-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--ZC1_data_out[1] is dual_processor:inst|opto_control:the_opto_control|data_out[1]
--operation mode is normal

ZC1_data_out[1]_lut_out = ZJ1_op_a[1];
ZC1_data_out[1] = DFFE(ZC1_data_out[1]_lut_out, clk, K1_data_out, , ZC1L1);


--ZC1_data_out[3] is dual_processor:inst|opto_control:the_opto_control|data_out[3]
--operation mode is normal

ZC1_data_out[3]_lut_out = ZJ1_op_a[3];
ZC1_data_out[3] = DFFE(ZC1_data_out[3]_lut_out, clk, K1_data_out, , ZC1L1);


--ZC1_data_out[0] is dual_processor:inst|opto_control:the_opto_control|data_out[0]
--operation mode is normal

ZC1_data_out[0]_lut_out = ZJ1_op_a[0];
ZC1_data_out[0] = DFFE(ZC1_data_out[0]_lut_out, clk, K1_data_out, , ZC1L1);


--ZC1_data_out[2] is dual_processor:inst|opto_control:the_opto_control|data_out[2]
--operation mode is normal

ZC1_data_out[2]_lut_out = ZJ1_op_a[2];
ZC1_data_out[2] = DFFE(ZC1_data_out[2]_lut_out, clk, K1_data_out, , ZC1L1);


--FB1_shift_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[15]
--operation mode is normal

FB1_shift_reg[15]_lut_out = FB1L176 & FB1_shift_reg[14] # !FB1L176 & (FB1L175);
FB1_shift_reg[15] = DFFE(FB1_shift_reg[15]_lut_out, clk, K1_data_out, , );


--FB1_SCLK_reg is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg
--operation mode is normal

FB1_SCLK_reg_lut_out = !FB1L38 & (!FB1L39 # !FB1_delayCounter[0] # !FB1_delayCounter[1]);
FB1_SCLK_reg = DFFE(FB1_SCLK_reg_lut_out, clk, K1_data_out, , );


--FB1_spi_slave_select_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[0]
--operation mode is normal

FB1_spi_slave_select_reg[0]_lut_out = FB1_spi_slave_select_holding_reg[0];
FB1_spi_slave_select_reg[0] = DFFE(FB1_spi_slave_select_reg[0]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_delayCounter[1] is dual_processor:inst|adc_spi:the_adc_spi|delayCounter[1]
--operation mode is normal

FB1_delayCounter[1]_lut_out = FB1_delayCounter[1] & (FB1_transmitting # !FB1_tx_holding_primed) # !FB1_delayCounter[1] & (FB1_delayCounter[0] & FB1_transmitting);
FB1_delayCounter[1] = DFFE(FB1_delayCounter[1]_lut_out, clk, K1_data_out, , );


--FB1_delayCounter[0] is dual_processor:inst|adc_spi:the_adc_spi|delayCounter[0]
--operation mode is normal

FB1_delayCounter[0]_lut_out = FB1_delayCounter[0] & (FB1_transmitting & (FB1_delayCounter[1]) # !FB1_transmitting & !FB1_tx_holding_primed) # !FB1_delayCounter[0] & (FB1_transmitting);
FB1_delayCounter[0] = DFFE(FB1_delayCounter[0]_lut_out, clk, K1_data_out, , );


--FB1_transmitting is dual_processor:inst|adc_spi:the_adc_spi|transmitting
--operation mode is normal

FB1_transmitting_lut_out = !FB1L236 & (FB1_transmitting # FB1_tx_holding_primed);
FB1_transmitting = DFFE(FB1_transmitting_lut_out, clk, K1_data_out, , );


--FB1_SSO_reg is dual_processor:inst|adc_spi:the_adc_spi|SSO_reg
--operation mode is normal

FB1_SSO_reg_lut_out = HG1_op_a[10];
FB1_SSO_reg = DFFE(FB1_SSO_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1L41 is dual_processor:inst|adc_spi:the_adc_spi|SS_n~18
--operation mode is normal

FB1L41 = !FB1_SSO_reg & (!FB1_delayCounter[1] & !FB1_delayCounter[0] # !FB1_transmitting);


--FB1L42 is dual_processor:inst|adc_spi:the_adc_spi|SS_n~19
--operation mode is normal

FB1L42 = FB1_spi_slave_select_reg[0] # FB1L41;


--FC1_select_n_to_the_SRAM1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_SRAM1
--operation mode is normal

FC1_select_n_to_the_SRAM1_lut_out = FC1L152 # FC1L81 & (FC1L5 # FC1L7);
FC1_select_n_to_the_SRAM1 = DFFE(FC1_select_n_to_the_SRAM1_lut_out, clk, K1_data_out, , );


--FC1_read_n_to_the_SRAM1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_SRAM1
--operation mode is normal

FC1_read_n_to_the_SRAM1_lut_out = FC1L152 # JH1_dc_read & FC1L153;
FC1_read_n_to_the_SRAM1 = DFFE(FC1_read_n_to_the_SRAM1_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_readn is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_readn
--operation mode is normal

FC1_ext_ram_bus_readn_lut_out = FC1L98 # FC1L99 & (FC1L12 # FC1L14);
FC1_ext_ram_bus_readn = DFFE(FC1_ext_ram_bus_readn_lut_out, clk, K1_data_out, , );


--inst25 is inst25
--operation mode is normal

inst25 = !FC1_read_n_to_the_SRAM1 & !FC1_ext_ram_bus_readn;


--FC1_wrote_half_cycle_SRAM1_s1_last_time is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|wrote_half_cycle_SRAM1_s1_last_time
--operation mode is normal

FC1_wrote_half_cycle_SRAM1_s1_last_time_lut_out = JH1_dc_write & FC1L81 & (FC1L5 # FC1L7);
FC1_wrote_half_cycle_SRAM1_s1_last_time = DFFE(FC1_wrote_half_cycle_SRAM1_s1_last_time_lut_out, clk, K1_data_out, , );


--FC1_write_n_to_the_SRAM1_mask is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_SRAM1_mask
--operation mode is normal

FC1_write_n_to_the_SRAM1_mask_lut_out = FC1_wrote_half_cycle_SRAM1_s1_last_time;
FC1_write_n_to_the_SRAM1_mask = DFFE(FC1_write_n_to_the_SRAM1_mask_lut_out, !clk, K1_data_out, , );


--FC1L217 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_SRAM1~0
--operation mode is normal

FC1L217 = FC1_wrote_half_cycle_SRAM1_s1_last_time & (!FC1_write_n_to_the_SRAM1_mask);


--FC1_write_n_to_the_ext_flash is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_flash
--operation mode is normal

FC1_write_n_to_the_ext_flash_lut_out = FC1_ext_flash_s1_in_a_write_cycle & (FC1L148 & !FC1_d1_reasons_to_wait # !FC1L106);
FC1_write_n_to_the_ext_flash = DFFE(FC1_write_n_to_the_ext_flash_lut_out, clk, K1_data_out, , );


--FC1_select_n_to_the_ext_flash is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_flash
--operation mode is normal

FC1_select_n_to_the_ext_flash_lut_out = FC1L89 # FC1L84 & (FC1L9 # FC1L11);
FC1_select_n_to_the_ext_flash = DFFE(FC1_select_n_to_the_ext_flash_lut_out, clk, K1_data_out, , );


--XB1_shift_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[15]
--operation mode is normal

XB1_shift_reg[15]_lut_out = XB1L175 & XB1_shift_reg[14] # !XB1L175 & (XB1L174);
XB1_shift_reg[15] = DFFE(XB1_shift_reg[15]_lut_out, clk, K1_data_out, , );


--XB1_SCLK_reg is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg
--operation mode is normal

XB1_SCLK_reg_lut_out = XB1L38 # XB1_SCLK_reg & (XB1L39 # !XB1L192);
XB1_SCLK_reg = DFFE(XB1_SCLK_reg_lut_out, clk, K1_data_out, , );


--G1_inst8 is lvdt_interface:inst61|inst8
--operation mode is normal

G1_inst8_lut_out = G1_inst8 & (!CL2L19) # !G1_inst8 & !G1_inst1 & FL25_aeb_out;
G1_inst8 = DFFE(G1_inst8_lut_out, clk, , , );


--G1_inst12 is lvdt_interface:inst61|inst12
--operation mode is normal

G1_inst12_lut_out = G1_inst12 & (!CL3L19) # !G1_inst12 & !G1_inst25 & FL27_aeb_out;
G1_inst12 = DFFE(G1_inst12_lut_out, clk, , , );


--HD1_data_out[0] is dual_processor:inst|samp_interface:the_samp_interface|data_out[0]
--operation mode is normal

HD1_data_out[0]_lut_out = ZJ1_op_a[0];
HD1_data_out[0] = DFFE(HD1_data_out[0]_lut_out, clk, K1_data_out, , HD1L1);


--HD1_data_out[1] is dual_processor:inst|samp_interface:the_samp_interface|data_out[1]
--operation mode is normal

HD1_data_out[1]_lut_out = ZJ1_op_a[1];
HD1_data_out[1] = DFFE(HD1_data_out[1]_lut_out, clk, K1_data_out, , HD1L1);


--HD1_data_out[2] is dual_processor:inst|samp_interface:the_samp_interface|data_out[2]
--operation mode is normal

HD1_data_out[2]_lut_out = ZJ1_op_a[2];
HD1_data_out[2] = DFFE(HD1_data_out[2]_lut_out, clk, K1_data_out, , HD1L1);


--HD1_data_out[3] is dual_processor:inst|samp_interface:the_samp_interface|data_out[3]
--operation mode is normal

HD1_data_out[3]_lut_out = ZJ1_op_a[3];
HD1_data_out[3] = DFFE(HD1_data_out[3]_lut_out, clk, K1_data_out, , HD1L1);


--HD1_data_out[4] is dual_processor:inst|samp_interface:the_samp_interface|data_out[4]
--operation mode is normal

HD1_data_out[4]_lut_out = ZJ1_op_a[4];
HD1_data_out[4] = DFFE(HD1_data_out[4]_lut_out, clk, K1_data_out, , HD1L1);


--KD1_data_out[0] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[0]
--operation mode is normal

KD1_data_out[0]_lut_out = HG1_op_a[0];
KD1_data_out[0] = DFFE(KD1_data_out[0]_lut_out, clk, K1_data_out, , KD1L1);


--KD1_data_out[1] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[1]
--operation mode is normal

KD1_data_out[1]_lut_out = HG1_op_a[1];
KD1_data_out[1] = DFFE(KD1_data_out[1]_lut_out, clk, K1_data_out, , KD1L1);


--KD1_data_out[2] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[2]
--operation mode is normal

KD1_data_out[2]_lut_out = HG1_op_a[2];
KD1_data_out[2] = DFFE(KD1_data_out[2]_lut_out, clk, K1_data_out, , KD1L1);


--KD1_data_out[3] is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|data_out[3]
--operation mode is normal

KD1_data_out[3]_lut_out = HG1_op_a[3];
KD1_data_out[3] = DFFE(KD1_data_out[3]_lut_out, clk, K1_data_out, , KD1L1);


--JK1_txd is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|txd
--operation mode is normal

JK1_txd_lut_out = GK1_control_reg[9] # JK1_pre_txd;
JK1_txd = DFFE(JK1_txd_lut_out, clk, K1_data_out, , );


--NK1_txd is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|txd
--operation mode is normal

NK1_txd_lut_out = LK1_control_reg[9] # NK1_pre_txd;
NK1_txd = DFFE(NK1_txd_lut_out, clk, K1_data_out, , );


--FD1_data_out is dual_processor:inst|reboot:the_reboot|data_out
--operation mode is normal

FD1_data_out_lut_out = VJ1_dc_address[4] & (HD1L3 & ZJ1_op_a[0] # !HD1L3 & (FD1_data_out)) # !VJ1_dc_address[4] & (FD1_data_out);
FD1_data_out = DFFE(FD1_data_out_lut_out, clk, K1_data_out, , );


--VK1_q is lvdt_interface:inst61|pwm1:inst|q
--operation mode is normal

VK1_q_lut_out = VK1_pwm_ff;
VK1_q = DFFE(VK1_q_lut_out, clk, !SC1_data_out[0], , );


--HD1_data_out[5] is dual_processor:inst|samp_interface:the_samp_interface|data_out[5]
--operation mode is normal

HD1_data_out[5]_lut_out = ZJ1_op_a[5];
HD1_data_out[5] = DFFE(HD1_data_out[5]_lut_out, clk, K1_data_out, , HD1L1);


--UC1_ior_n_to_the_lan91c111_0 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|ior_n_to_the_lan91c111_0
--operation mode is normal

UC1_ior_n_to_the_lan91c111_0_lut_out = UC1L34 & JH1_dc_read & UC1_d1_reasons_to_wait;
UC1_ior_n_to_the_lan91c111_0 = DFFE(UC1_ior_n_to_the_lan91c111_0_lut_out, clk, K1_data_out, , );


--UC1_iow_n_to_the_lan91c111_0 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|iow_n_to_the_lan91c111_0
--operation mode is normal

UC1_iow_n_to_the_lan91c111_0_lut_out = UC1L24 & UC1_lan91c111_0_s1_wait_counter & (UC1_d1_reasons_to_wait # !UC1L34);
UC1_iow_n_to_the_lan91c111_0 = DFFE(UC1_iow_n_to_the_lan91c111_0_lut_out, clk, K1_data_out, , );


--MD1_data_out[15] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[15]
--operation mode is normal

MD1_data_out[15]_lut_out = ZJ1_op_a[15];
MD1_data_out[15] = DFFE(MD1_data_out[15]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[14] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[14]
--operation mode is normal

MD1_data_out[14]_lut_out = ZJ1_op_a[14];
MD1_data_out[14] = DFFE(MD1_data_out[14]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[13] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[13]
--operation mode is normal

MD1_data_out[13]_lut_out = ZJ1_op_a[13];
MD1_data_out[13] = DFFE(MD1_data_out[13]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[12] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[12]
--operation mode is normal

MD1_data_out[12]_lut_out = ZJ1_op_a[12];
MD1_data_out[12] = DFFE(MD1_data_out[12]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[11] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[11]
--operation mode is normal

MD1_data_out[11]_lut_out = ZJ1_op_a[11];
MD1_data_out[11] = DFFE(MD1_data_out[11]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[10] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[10]
--operation mode is normal

MD1_data_out[10]_lut_out = ZJ1_op_a[10];
MD1_data_out[10] = DFFE(MD1_data_out[10]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[9] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[9]
--operation mode is normal

MD1_data_out[9]_lut_out = ZJ1_op_a[9];
MD1_data_out[9] = DFFE(MD1_data_out[9]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[8] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[8]
--operation mode is normal

MD1_data_out[8]_lut_out = ZJ1_op_a[8];
MD1_data_out[8] = DFFE(MD1_data_out[8]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[7] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[7]
--operation mode is normal

MD1_data_out[7]_lut_out = ZJ1_op_a[7];
MD1_data_out[7] = DFFE(MD1_data_out[7]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[6] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[6]
--operation mode is normal

MD1_data_out[6]_lut_out = ZJ1_op_a[6];
MD1_data_out[6] = DFFE(MD1_data_out[6]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[5] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[5]
--operation mode is normal

MD1_data_out[5]_lut_out = ZJ1_op_a[5];
MD1_data_out[5] = DFFE(MD1_data_out[5]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[4] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[4]
--operation mode is normal

MD1_data_out[4]_lut_out = ZJ1_op_a[4];
MD1_data_out[4] = DFFE(MD1_data_out[4]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[3] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[3]
--operation mode is normal

MD1_data_out[3]_lut_out = ZJ1_op_a[3];
MD1_data_out[3] = DFFE(MD1_data_out[3]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[2] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[2]
--operation mode is normal

MD1_data_out[2]_lut_out = ZJ1_op_a[2];
MD1_data_out[2] = DFFE(MD1_data_out[2]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[1] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[1]
--operation mode is normal

MD1_data_out[1]_lut_out = ZJ1_op_a[1];
MD1_data_out[1] = DFFE(MD1_data_out[1]_lut_out, clk, K1_data_out, , MD1L1);


--MD1_data_out[0] is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|data_out[0]
--operation mode is normal

MD1_data_out[0]_lut_out = ZJ1_op_a[0];
MD1_data_out[0] = DFFE(MD1_data_out[0]_lut_out, clk, K1_data_out, , MD1L1);


--UC1_nedk_card_bus_address[3] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|nedk_card_bus_address[3]
--operation mode is normal

UC1_nedk_card_bus_address[3]_lut_out = VJ1_dc_address[4];
UC1_nedk_card_bus_address[3] = DFFE(UC1_nedk_card_bus_address[3]_lut_out, clk, K1_data_out, , );


--UC1_nedk_card_bus_address[2] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|nedk_card_bus_address[2]
--operation mode is normal

UC1_nedk_card_bus_address[2]_lut_out = VJ1_dc_address[3];
UC1_nedk_card_bus_address[2] = DFFE(UC1_nedk_card_bus_address[2]_lut_out, clk, K1_data_out, , );


--UC1_nedk_card_bus_address[1] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|nedk_card_bus_address[1]
--operation mode is normal

UC1_nedk_card_bus_address[1]_lut_out = VJ1_dc_address[2];
UC1_nedk_card_bus_address[1] = DFFE(UC1_nedk_card_bus_address[1]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[19] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]
--operation mode is normal

FC1_ext_ram_bus_address[19]_lut_out = VH1_pc[18] & (FC1L206 # VJ1_dc_address[19] & !FC1L205) # !VH1_pc[18] & (VJ1_dc_address[19] & !FC1L205);
FC1_ext_ram_bus_address[19] = DFFE(FC1_ext_ram_bus_address[19]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[18] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]
--operation mode is normal

FC1_ext_ram_bus_address[18]_lut_out = FC1L205 & VH1_pc[17] # !FC1L205 & (VJ1_dc_address[18]);
FC1_ext_ram_bus_address[18] = DFFE(FC1_ext_ram_bus_address[18]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[17] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]
--operation mode is normal

FC1_ext_ram_bus_address[17]_lut_out = FC1L205 & VH1_pc[16] # !FC1L205 & (VJ1_dc_address[17]);
FC1_ext_ram_bus_address[17] = DFFE(FC1_ext_ram_bus_address[17]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[16] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]
--operation mode is normal

FC1_ext_ram_bus_address[16]_lut_out = FC1L205 & VH1_pc[15] # !FC1L205 & (VJ1_dc_address[16]);
FC1_ext_ram_bus_address[16] = DFFE(FC1_ext_ram_bus_address[16]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[15] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]
--operation mode is normal

FC1_ext_ram_bus_address[15]_lut_out = FC1L205 & VH1_pc[14] # !FC1L205 & (VJ1_dc_address[15]);
FC1_ext_ram_bus_address[15] = DFFE(FC1_ext_ram_bus_address[15]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[14] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]
--operation mode is normal

FC1_ext_ram_bus_address[14]_lut_out = FC1L205 & VH1_pc[13] # !FC1L205 & (VJ1_dc_address[14]);
FC1_ext_ram_bus_address[14] = DFFE(FC1_ext_ram_bus_address[14]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[13] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]
--operation mode is normal

FC1_ext_ram_bus_address[13]_lut_out = FC1L205 & VH1_pc[12] # !FC1L205 & (VJ1_dc_address[13]);
FC1_ext_ram_bus_address[13] = DFFE(FC1_ext_ram_bus_address[13]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[12] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]
--operation mode is normal

FC1_ext_ram_bus_address[12]_lut_out = FC1L205 & VH1_pc[11] # !FC1L205 & (VJ1_dc_address[12]);
FC1_ext_ram_bus_address[12] = DFFE(FC1_ext_ram_bus_address[12]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[11] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]
--operation mode is normal

FC1_ext_ram_bus_address[11]_lut_out = FC1L205 & VH1_pc[10] # !FC1L205 & (VJ1_dc_address[11]);
FC1_ext_ram_bus_address[11] = DFFE(FC1_ext_ram_bus_address[11]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[10] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]
--operation mode is normal

FC1_ext_ram_bus_address[10]_lut_out = FC1L205 & VH1_pc[9] # !FC1L205 & (VJ1_dc_address[10]);
FC1_ext_ram_bus_address[10] = DFFE(FC1_ext_ram_bus_address[10]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[9] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]
--operation mode is normal

FC1_ext_ram_bus_address[9]_lut_out = FC1L205 & VH1_pc[8] # !FC1L205 & (VJ1_dc_address[9]);
FC1_ext_ram_bus_address[9] = DFFE(FC1_ext_ram_bus_address[9]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[8] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]
--operation mode is normal

FC1_ext_ram_bus_address[8]_lut_out = FC1L205 & VH1_pc[7] # !FC1L205 & (VJ1_dc_address[8]);
FC1_ext_ram_bus_address[8] = DFFE(FC1_ext_ram_bus_address[8]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[7] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]
--operation mode is normal

FC1_ext_ram_bus_address[7]_lut_out = FC1L205 & VH1_pc[6] # !FC1L205 & (VJ1_dc_address[7]);
FC1_ext_ram_bus_address[7] = DFFE(FC1_ext_ram_bus_address[7]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[6] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]
--operation mode is normal

FC1_ext_ram_bus_address[6]_lut_out = FC1L205 & VH1_pc[5] # !FC1L205 & (VJ1_dc_address[6]);
FC1_ext_ram_bus_address[6] = DFFE(FC1_ext_ram_bus_address[6]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]
--operation mode is normal

FC1_ext_ram_bus_address[5]_lut_out = FC1L205 & VH1_pc[4] # !FC1L205 & (VJ1_dc_address[5]);
FC1_ext_ram_bus_address[5] = DFFE(FC1_ext_ram_bus_address[5]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]
--operation mode is normal

FC1_ext_ram_bus_address[4]_lut_out = FC1L205 & VH1_pc[3] # !FC1L205 & (VJ1_dc_address[4]);
FC1_ext_ram_bus_address[4] = DFFE(FC1_ext_ram_bus_address[4]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]
--operation mode is normal

FC1_ext_ram_bus_address[3]_lut_out = FC1L205 & VH1_pc[2] # !FC1L205 & (VJ1_dc_address[3]);
FC1_ext_ram_bus_address[3] = DFFE(FC1_ext_ram_bus_address[3]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]
--operation mode is normal

FC1_ext_ram_bus_address[2]_lut_out = FC1L205 & VH1_pc[1] # !FC1L205 & (VJ1_dc_address[2]);
FC1_ext_ram_bus_address[2] = DFFE(FC1_ext_ram_bus_address[2]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1]
--operation mode is normal

FC1_ext_ram_bus_address[1]_lut_out = FC1L153 & VJ1_dc_address[1] # !FC1L153 & (FC1L204);
FC1_ext_ram_bus_address[1] = DFFE(FC1_ext_ram_bus_address[1]_lut_out, clk, K1_data_out, , );


--FC1_ext_ram_bus_address[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[0]
--operation mode is normal

FC1_ext_ram_bus_address[0]_lut_out = VJ1_dc_address[0] & FC1L81 & (FC1L5 # FC1L7);
FC1_ext_ram_bus_address[0] = DFFE(FC1_ext_ram_bus_address[0]_lut_out, clk, K1_data_out, , );


--FC1_be_n_to_the_SRAM1[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_SRAM1[3]
--operation mode is normal

FC1_be_n_to_the_SRAM1[3]_lut_out = JH1_dc_byteenable[3] # !FC1L5 & !FC1L7 # !FC1L81;
FC1_be_n_to_the_SRAM1[3] = DFFE(FC1_be_n_to_the_SRAM1[3]_lut_out, clk, K1_data_out, , );


--FC1_be_n_to_the_SRAM1[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_SRAM1[2]
--operation mode is normal

FC1_be_n_to_the_SRAM1[2]_lut_out = JH1_dc_byteenable[2] # !FC1L5 & !FC1L7 # !FC1L81;
FC1_be_n_to_the_SRAM1[2] = DFFE(FC1_be_n_to_the_SRAM1[2]_lut_out, clk, K1_data_out, , );


--FC1_be_n_to_the_SRAM1[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_SRAM1[1]
--operation mode is normal

FC1_be_n_to_the_SRAM1[1]_lut_out = JH1_dc_byteenable[1] # !FC1L5 & !FC1L7 # !FC1L81;
FC1_be_n_to_the_SRAM1[1] = DFFE(FC1_be_n_to_the_SRAM1[1]_lut_out, clk, K1_data_out, , );


--FC1_be_n_to_the_SRAM1[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_SRAM1[0]
--operation mode is normal

FC1_be_n_to_the_SRAM1[0]_lut_out = JH1_dc_byteenable[0] # !FC1L5 & !FC1L7 # !FC1L81;
FC1_be_n_to_the_SRAM1[0] = DFFE(FC1_be_n_to_the_SRAM1[0]_lut_out, clk, K1_data_out, , );


--XB1_transmitting is dual_processor:inst|dac_spi:the_dac_spi|transmitting
--operation mode is normal

XB1_transmitting_lut_out = !XB1L240 & (XB1_transmitting # XB1_tx_holding_primed);
XB1_transmitting = DFFE(XB1_transmitting_lut_out, clk, K1_data_out, , );


--XB1_stateZero is dual_processor:inst|dac_spi:the_dac_spi|stateZero
--operation mode is normal

XB1_stateZero_lut_out = !XB1_state[0] # !XB1_state[5] # !XB1L32;
XB1_stateZero = DFFE(XB1_stateZero_lut_out, clk, K1_data_out, , XB1L59);


--XB1_SSO_reg is dual_processor:inst|dac_spi:the_dac_spi|SSO_reg
--operation mode is normal

XB1_SSO_reg_lut_out = ZJ1_op_a[10];
XB1_SSO_reg = DFFE(XB1_SSO_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1_spi_slave_select_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[3]
--operation mode is normal

XB1_spi_slave_select_reg[3]_lut_out = XB1_spi_slave_select_holding_reg[3];
XB1_spi_slave_select_reg[3] = DFFE(XB1_spi_slave_select_reg[3]_lut_out, clk, K1_data_out, , XB1L58);


--XB1L44 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[3]~101
--operation mode is normal

XB1L44 = !XB1_SSO_reg & (!XB1_stateZero # !XB1_transmitting) # !XB1_spi_slave_select_reg[3];


--XB1_spi_slave_select_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[2]
--operation mode is normal

XB1_spi_slave_select_reg[2]_lut_out = XB1_spi_slave_select_holding_reg[2];
XB1_spi_slave_select_reg[2] = DFFE(XB1_spi_slave_select_reg[2]_lut_out, clk, K1_data_out, , XB1L58);


--XB1L43 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[2]~102
--operation mode is normal

XB1L43 = !XB1_SSO_reg & (!XB1_stateZero # !XB1_transmitting) # !XB1_spi_slave_select_reg[2];


--XB1_spi_slave_select_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[1]
--operation mode is normal

XB1_spi_slave_select_reg[1]_lut_out = XB1_spi_slave_select_holding_reg[1];
XB1_spi_slave_select_reg[1] = DFFE(XB1_spi_slave_select_reg[1]_lut_out, clk, K1_data_out, , XB1L58);


--XB1L42 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[1]~103
--operation mode is normal

XB1L42 = !XB1_SSO_reg & (!XB1_stateZero # !XB1_transmitting) # !XB1_spi_slave_select_reg[1];


--XB1_spi_slave_select_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[0]
--operation mode is normal

XB1_spi_slave_select_reg[0]_lut_out = XB1_spi_slave_select_holding_reg[0];
XB1_spi_slave_select_reg[0] = DFFE(XB1_spi_slave_select_reg[0]_lut_out, clk, K1_data_out, , XB1L58);


--XB1L41 is dual_processor:inst|dac_spi:the_dac_spi|SS_n[0]~104
--operation mode is normal

XB1L41 = XB1_spi_slave_select_reg[0] # !XB1_SSO_reg & (!XB1_stateZero # !XB1_transmitting);


--ZJ1_op_a[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[1]
--operation mode is normal

ZJ1_op_a[1]_lut_out = ZJ1L57 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[1];
ZJ1_op_a[1] = DFFE(ZJ1_op_a[1]_lut_out, clk, K1_data_out, , JH1L8);


--K1_data_out is dual_processor:inst|dual_processor_reset_clk_domain_synch_module:dual_processor_reset_clk_domain_synch|data_out
--operation mode is normal

K1_data_out_lut_out = K1_data_in_d1;
K1_data_out = DFFE(K1_data_out_lut_out, clk, !B1L1, , );


--VJ1_dc_address[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]
--operation mode is arithmetic

VJ1_dc_address[19]_lut_out = BK7_combout $ HH1_const[15] $ VJ1L39;
VJ1_dc_address[19] = DFFE(VJ1_dc_address[19]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[19]~806
--operation mode is arithmetic

VJ1L41 = CARRY(BK7_combout & !HH1_const[15] & !VJ1L39 # !BK7_combout & (!VJ1L39 # !HH1_const[15]));


--VJ1_dc_address[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[20]
--operation mode is arithmetic

VJ1_dc_address[20]_lut_out = BK9_combout $ HH1_const[15] $ !VJ1L41;
VJ1_dc_address[20] = DFFE(VJ1_dc_address[20]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[20]~809
--operation mode is arithmetic

VJ1L43 = CARRY(BK9_combout & (HH1_const[15] # !VJ1L41) # !BK9_combout & HH1_const[15] & !VJ1L41);


--VJ1_dc_address[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15]
--operation mode is arithmetic

VJ1_dc_address[15]_lut_out = BK32_combout $ HH1_const[13] $ VJ1L31;
VJ1_dc_address[15] = DFFE(VJ1_dc_address[15]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[15]~812
--operation mode is arithmetic

VJ1L33 = CARRY(BK32_combout & !HH1_const[13] & !VJ1L31 # !BK32_combout & (!VJ1L31 # !HH1_const[13]));


--VJ1_dc_address[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17]
--operation mode is arithmetic

VJ1_dc_address[17]_lut_out = BK3_combout $ HH1_const[15] $ VJ1L35;
VJ1_dc_address[17] = DFFE(VJ1_dc_address[17]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[17]~815
--operation mode is arithmetic

VJ1L37 = CARRY(BK3_combout & !HH1_const[15] & !VJ1L35 # !BK3_combout & (!VJ1L35 # !HH1_const[15]));


--AC1L1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~130
--operation mode is normal

AC1L1 = !VJ1_dc_address[19] & !VJ1_dc_address[20] & !VJ1_dc_address[15] & !VJ1_dc_address[17];


--VJ1_dc_address[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13]
--operation mode is arithmetic

VJ1_dc_address[13]_lut_out = BK28_combout $ HH1_const[11] $ VJ1L27;
VJ1_dc_address[13] = DFFE(VJ1_dc_address[13]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[13]~818
--operation mode is arithmetic

VJ1L29 = CARRY(BK28_combout & !HH1_const[11] & !VJ1L27 # !BK28_combout & (!VJ1L27 # !HH1_const[11]));


--VJ1_dc_address[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[18]
--operation mode is arithmetic

VJ1_dc_address[18]_lut_out = BK5_combout $ HH1_const[15] $ !VJ1L37;
VJ1_dc_address[18] = DFFE(VJ1_dc_address[18]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[18]~821
--operation mode is arithmetic

VJ1L39 = CARRY(BK5_combout & (HH1_const[15] # !VJ1L37) # !BK5_combout & HH1_const[15] & !VJ1L37);


--VJ1_dc_address[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[22]
--operation mode is normal

VJ1_dc_address[22]_lut_out = BK13_combout $ HH1_const[15] $ !VJ1L7;
VJ1_dc_address[22] = DFFE(VJ1_dc_address[22]_lut_out, clk, K1_data_out, , JH1L8);


--AC1L2 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~131
--operation mode is normal

AC1L2 = AC1L1 & !VJ1_dc_address[13] & !VJ1_dc_address[18] & !VJ1_dc_address[22];


--VJ1_dc_address[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14]
--operation mode is arithmetic

VJ1_dc_address[14]_lut_out = BK30_combout $ HH1_const[12] $ !VJ1L29;
VJ1_dc_address[14] = DFFE(VJ1_dc_address[14]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[14]~827
--operation mode is arithmetic

VJ1L31 = CARRY(BK30_combout & (HH1_const[12] # !VJ1L29) # !BK30_combout & HH1_const[12] & !VJ1L29);


--VJ1_dc_address[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[6]
--operation mode is arithmetic

VJ1_dc_address[6]_lut_out = BK14_combout $ HH1_const[4] $ !VJ1L13;
VJ1_dc_address[6] = DFFE(VJ1_dc_address[6]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[6]~830
--operation mode is arithmetic

VJ1L15 = CARRY(BK14_combout & (HH1_const[4] # !VJ1L13) # !BK14_combout & HH1_const[4] & !VJ1L13);


--VJ1_dc_address[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16]
--operation mode is arithmetic

VJ1_dc_address[16]_lut_out = BK1_combout $ HH1_const[14] $ !VJ1L33;
VJ1_dc_address[16] = DFFE(VJ1_dc_address[16]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[16]~833
--operation mode is arithmetic

VJ1L35 = CARRY(BK1_combout & (HH1_const[14] # !VJ1L33) # !BK1_combout & HH1_const[14] & !VJ1L33);


--YD1L1 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~79
--operation mode is normal

YD1L1 = AC1L2 & VJ1_dc_address[14] & !VJ1_dc_address[6] & !VJ1_dc_address[16];


--VJ1_dc_address[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[10]
--operation mode is arithmetic

VJ1_dc_address[10]_lut_out = BK22_combout $ HH1_const[8] $ !VJ1L21;
VJ1_dc_address[10] = DFFE(VJ1_dc_address[10]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[10]~836
--operation mode is arithmetic

VJ1L23 = CARRY(BK22_combout & (HH1_const[8] # !VJ1L21) # !BK22_combout & HH1_const[8] & !VJ1L21);


--VJ1_dc_address[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[7]
--operation mode is arithmetic

VJ1_dc_address[7]_lut_out = BK16_combout $ HH1_const[5] $ VJ1L15;
VJ1_dc_address[7] = DFFE(VJ1_dc_address[7]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[7]~839
--operation mode is arithmetic

VJ1L17 = CARRY(BK16_combout & !HH1_const[5] & !VJ1L15 # !BK16_combout & (!VJ1L15 # !HH1_const[5]));


--VJ1_dc_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[5]
--operation mode is arithmetic

VJ1_dc_address[5]_lut_out = BK12_combout $ HH1_const[3] $ VJ1L11;
VJ1_dc_address[5] = DFFE(VJ1_dc_address[5]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[5]~842
--operation mode is arithmetic

VJ1L13 = CARRY(BK12_combout & !HH1_const[3] & !VJ1L11 # !BK12_combout & (!VJ1L11 # !HH1_const[3]));


--VJ1_dc_address[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[12]
--operation mode is arithmetic

VJ1_dc_address[12]_lut_out = BK26_combout $ HH1_const[10] $ !VJ1L25;
VJ1_dc_address[12] = DFFE(VJ1_dc_address[12]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[12]~845
--operation mode is arithmetic

VJ1L27 = CARRY(BK26_combout & (HH1_const[10] # !VJ1L25) # !BK26_combout & HH1_const[10] & !VJ1L25);


--YD1L2 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~80
--operation mode is normal

YD1L2 = !VJ1_dc_address[7] & !VJ1_dc_address[5] & !VJ1_dc_address[12];


--VJ1_dc_address[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[4]
--operation mode is arithmetic

VJ1_dc_address[4]_lut_out = BK10_combout $ HH1_const[2] $ !VJ1L9;
VJ1_dc_address[4] = DFFE(VJ1_dc_address[4]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[4]~848
--operation mode is arithmetic

VJ1L11 = CARRY(BK10_combout & (HH1_const[2] # !VJ1L9) # !BK10_combout & HH1_const[2] & !VJ1L9);


--CD1L1 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|Equal~82
--operation mode is normal

CD1L1 = YD1L1 & VJ1_dc_address[10] & YD1L2 & !VJ1_dc_address[4];


--JH1_dc_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_write
--operation mode is normal

JH1_dc_write_lut_out = LH1_p2_op_is_STx & (!DH1_is_cancelled_2 & !DH1_is_neutrino_2);
JH1_dc_write = DFFE(JH1_dc_write_lut_out, clk, K1_data_out, , JH1L8);


--VJ1_dc_address[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]
--operation mode is arithmetic

VJ1_dc_address[2]_lut_out = BK6_combout $ HH1_const[0];
VJ1_dc_address[2] = DFFE(VJ1_dc_address[2]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~851
--operation mode is arithmetic

VJ1L5 = CARRY(BK6_combout & HH1_const[0]);


--VJ1_dc_address[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[3]
--operation mode is arithmetic

VJ1_dc_address[3]_lut_out = BK8_combout $ HH1_const[1] $ VJ1L5;
VJ1_dc_address[3] = DFFE(VJ1_dc_address[3]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[3]~854
--operation mode is arithmetic

VJ1L9 = CARRY(BK8_combout & !HH1_const[1] & !VJ1L5 # !BK8_combout & (!VJ1L5 # !HH1_const[1]));


--T1L1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~113
--operation mode is normal

T1L1 = !VJ1_dc_address[2] & !VJ1_dc_address[3];


--DC1_enet_nios_data_master_waitrequest is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest
--operation mode is normal

DC1_enet_nios_data_master_waitrequest_lut_out = !DC1L431 & !DC1L435 & DC1L443 & DC1L444;
DC1_enet_nios_data_master_waitrequest = DFFE(DC1_enet_nios_data_master_waitrequest_lut_out, clk, K1_data_out, , );


--SC1L2 is dual_processor:inst|misc_outs:the_misc_outs|always0~25
--operation mode is normal

SC1L2 = CD1L1 & JH1_dc_write & T1L1 & !DC1_enet_nios_data_master_waitrequest;


--VJ1_dc_address[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[11]
--operation mode is arithmetic

VJ1_dc_address[11]_lut_out = BK24_combout $ HH1_const[9] $ VJ1L23;
VJ1_dc_address[11] = DFFE(VJ1_dc_address[11]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[11]~857
--operation mode is arithmetic

VJ1L25 = CARRY(BK24_combout & !HH1_const[9] & !VJ1L23 # !BK24_combout & (!VJ1L23 # !HH1_const[9]));


--VJ1_dc_address[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[8]
--operation mode is arithmetic

VJ1_dc_address[8]_lut_out = BK18_combout $ HH1_const[6] $ !VJ1L17;
VJ1_dc_address[8] = DFFE(VJ1_dc_address[8]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[8]~860
--operation mode is arithmetic

VJ1L19 = CARRY(BK18_combout & (HH1_const[6] # !VJ1L17) # !BK18_combout & HH1_const[6] & !VJ1L17);


--VJ1_dc_address[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[9]
--operation mode is arithmetic

VJ1_dc_address[9]_lut_out = BK20_combout $ HH1_const[7] $ VJ1L19;
VJ1_dc_address[9] = DFFE(VJ1_dc_address[9]_lut_out, clk, K1_data_out, , JH1L8);

--VJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[9]~863
--operation mode is arithmetic

VJ1L21 = CARRY(BK20_combout & !HH1_const[7] & !VJ1L19 # !BK20_combout & (!VJ1L19 # !HH1_const[7]));


--ZC1L1 is dual_processor:inst|opto_control:the_opto_control|always0~1
--operation mode is normal

ZC1L1 = SC1L2 & VJ1_dc_address[11] & VJ1_dc_address[8] & VJ1_dc_address[9];


--ZJ1_op_a[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[3]
--operation mode is normal

ZJ1_op_a[3]_lut_out = ZJ1L59 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[3];
ZJ1_op_a[3] = DFFE(ZJ1_op_a[3]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[0]
--operation mode is normal

ZJ1_op_a[0]_lut_out = ZJ1L56 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[0];
ZJ1_op_a[0] = DFFE(ZJ1_op_a[0]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[2]
--operation mode is normal

ZJ1_op_a[2]_lut_out = ZJ1L58 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[2];
ZJ1_op_a[2] = DFFE(ZJ1_op_a[2]_lut_out, clk, K1_data_out, , JH1L8);


--FB1_shift_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[14]
--operation mode is normal

FB1_shift_reg[14]_lut_out = FB1L176 & FB1_shift_reg[13] # !FB1L176 & (FB1L177);
FB1_shift_reg[14] = DFFE(FB1_shift_reg[14]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[15]
--operation mode is normal

FB1_tx_holding_reg[15]_lut_out = HG1_op_a[15];
FB1_tx_holding_reg[15] = DFFE(FB1_tx_holding_reg[15]_lut_out, clk, K1_data_out, , FB1L258);


--FB1_tx_holding_primed is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_primed
--operation mode is normal

FB1_tx_holding_primed_lut_out = FB1_data_wr_strobe # FB1_transmitting & FB1_tx_holding_primed;
FB1_tx_holding_primed = DFFE(FB1_tx_holding_primed_lut_out, clk, K1_data_out, , );


--FB1L175 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3984
--operation mode is normal

FB1L175 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[15] # !FB1_transmitting & (FB1_tx_holding_reg[15])) # !FB1_tx_holding_primed & FB1_shift_reg[15];


--FB1L176 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3985
--operation mode is normal

FB1L176 = FB1_SCLK_reg & FB1_delayCounter[1] & FB1_delayCounter[0];


--FB1_state[4] is dual_processor:inst|adc_spi:the_adc_spi|state[4]
--operation mode is normal

FB1_state[4]_lut_out = FB1L44;
FB1_state[4] = DFFE(FB1_state[4]_lut_out, clk, K1_data_out, , FB1L56);


--FB1_state[3] is dual_processor:inst|adc_spi:the_adc_spi|state[3]
--operation mode is normal

FB1_state[3]_lut_out = FB1L46;
FB1_state[3] = DFFE(FB1_state[3]_lut_out, clk, K1_data_out, , FB1L56);


--FB1_state[2] is dual_processor:inst|adc_spi:the_adc_spi|state[2]
--operation mode is normal

FB1_state[2]_lut_out = FB1L48;
FB1_state[2] = DFFE(FB1_state[2]_lut_out, clk, K1_data_out, , FB1L56);


--FB1_state[1] is dual_processor:inst|adc_spi:the_adc_spi|state[1]
--operation mode is normal

FB1_state[1]_lut_out = FB1L50 & (!FB1_state[0] # !FB1_state[5] # !FB1L28);
FB1_state[1] = DFFE(FB1_state[1]_lut_out, clk, K1_data_out, , FB1L56);


--FB1L28 is dual_processor:inst|adc_spi:the_adc_spi|Equal~978
--operation mode is normal

FB1L28 = !FB1_state[4] & !FB1_state[3] & !FB1_state[2] & !FB1_state[1];


--FB1_state[5] is dual_processor:inst|adc_spi:the_adc_spi|state[5]
--operation mode is normal

FB1_state[5]_lut_out = FB1L52 & (!FB1_state[0] # !FB1_state[5] # !FB1L28);
FB1_state[5] = DFFE(FB1_state[5]_lut_out, clk, K1_data_out, , FB1L56);


--FB1_state[0] is dual_processor:inst|adc_spi:the_adc_spi|state[0]
--operation mode is normal

FB1_state[0]_lut_out = FB1L53;
FB1_state[0] = DFFE(FB1_state[0]_lut_out, clk, K1_data_out, , FB1L56);


--FB1L29 is dual_processor:inst|adc_spi:the_adc_spi|Equal~979
--operation mode is normal

FB1L29 = FB1L28 & (!FB1_state[5] & !FB1_state[0]);


--FB1L38 is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg~410
--operation mode is normal

FB1L38 = !FB1_SCLK_reg & (FB1L29 # !FB1_delayCounter[0] # !FB1_delayCounter[1]);


--FB1L30 is dual_processor:inst|adc_spi:the_adc_spi|Equal~980
--operation mode is normal

FB1L30 = FB1L28 & FB1_state[5] & FB1_state[0];


--FB1L39 is dual_processor:inst|adc_spi:the_adc_spi|SCLK_reg~411
--operation mode is normal

FB1L39 = FB1L30 # !FB1L29 & (FB1_SCLK_reg $ !FB1_transmitting);


--FB1_spi_slave_select_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[0]
--operation mode is normal

FB1_spi_slave_select_holding_reg[0]_lut_out = !HG1_op_a[0];
FB1_spi_slave_select_holding_reg[0] = DFFE(FB1_spi_slave_select_holding_reg[0]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_write_shift_reg is dual_processor:inst|adc_spi:the_adc_spi|write_shift_reg
--operation mode is normal

FB1_write_shift_reg = FB1_tx_holding_primed & (!FB1_transmitting);


--FB1_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|wr_strobe
--operation mode is normal

FB1_wr_strobe_lut_out = !FB1_wr_strobe & (TE1_dc_write & GB1L4);
FB1_wr_strobe = DFFE(FB1_wr_strobe_lut_out, clk, K1_data_out, , );


--DG1_dc_address[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[1]
--operation mode is arithmetic

DG1_dc_address[1]_lut_out = KG2_combout $ SE1_const[0];
DG1_dc_address[1] = DFFE(DG1_dc_address[1]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[1]~202
--operation mode is arithmetic

DG1L3 = CARRY(KG2_combout & SE1_const[0]);


--DG1_dc_address[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[2]
--operation mode is arithmetic

DG1_dc_address[2]_lut_out = KG3_combout $ SE1_const[1] $ DG1L3;
DG1_dc_address[2] = DFFE(DG1_dc_address[2]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[2]~205
--operation mode is arithmetic

DG1L5 = CARRY(KG3_combout & !SE1_const[1] & !DG1L3 # !KG3_combout & (!DG1L3 # !SE1_const[1]));


--DG1_dc_address[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[3]
--operation mode is arithmetic

DG1_dc_address[3]_lut_out = KG4_combout $ SE1_const[2] $ !DG1L5;
DG1_dc_address[3] = DFFE(DG1_dc_address[3]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[3]~208
--operation mode is arithmetic

DG1L7 = CARRY(KG4_combout & (SE1_const[2] # !DG1L5) # !KG4_combout & SE1_const[2] & !DG1L5);


--FB1_control_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|control_wr_strobe
--operation mode is normal

FB1_control_wr_strobe = FB1_wr_strobe & DG1_dc_address[1] & DG1_dc_address[2] & !DG1_dc_address[3];


--HG1_op_a[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[10]
--operation mode is normal

HG1_op_a[10]_lut_out = HG1L41 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[10];
HG1_op_a[10] = DFFE(HG1_op_a[10]_lut_out, clk, K1_data_out, , TE1L6);


--FB1L55 is dual_processor:inst|adc_spi:the_adc_spi|always6~2
--operation mode is normal

FB1L55 = FB1_write_shift_reg # FB1_control_wr_strobe & HG1_op_a[10] & !FB1_SSO_reg;


--FB1L236 is dual_processor:inst|adc_spi:the_adc_spi|transmitting~103
--operation mode is normal

FB1L236 = FB1_delayCounter[1] & FB1_delayCounter[0] & FB1L30;


--VH1_pc[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[21]
--operation mode is normal

VH1_pc[21]_lut_out = VH1_pc[21] $ (VH1L47);
VH1_pc[21]_sload_eqn = (VH1L2 & WH1L65) # (!VH1L2 & VH1_pc[21]_lut_out);
VH1_pc[21] = DFFE(VH1_pc[21]_sload_eqn, clk, K1_data_out, , VH1L50);


--YH1_ic_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read
--operation mode is normal

YH1_ic_read_lut_out = EC1L73 & YH1L126 # !EC1L73 & (YH1_ic_read);
YH1_ic_read = DFFE(YH1_ic_read_lut_out, clk, K1_data_out, , );


--VH1_pc[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[18]
--operation mode is counter

VH1_pc[18]_lut_out = VH1_pc[18] $ (!VH1L42);
VH1_pc[18]_sload_eqn = (VH1L2 & WH1L62) # (!VH1L2 & VH1_pc[18]_lut_out);
VH1_pc[18] = DFFE(VH1_pc[18]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[18]~793
--operation mode is counter

VH1L44 = CARRY(VH1_pc[18] & (!VH1L42));


--VH1_pc[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[19]
--operation mode is counter

VH1_pc[19]_lut_out = VH1_pc[19] $ (VH1L44);
VH1_pc[19]_sload_eqn = (VH1L2 & WH1L63) # (!VH1L2 & VH1_pc[19]_lut_out);
VH1_pc[19] = DFFE(VH1_pc[19]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[19]~796
--operation mode is counter

VH1L46 = CARRY(!VH1L44 # !VH1_pc[19]);


--FC1L91 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register_in~85
--operation mode is normal

FC1L91 = VH1_pc[21] & YH1_ic_read & !VH1_pc[18] & !VH1_pc[19];


--JH1_dc_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_read
--operation mode is normal

JH1_dc_read_lut_out = !DH1_is_cancelled_2 & !DH1_is_neutrino_2 & (LH1_do_iLDx_delayed_for_sel_memword_2 # LH1_p2_do_iTRAP_0);
JH1_dc_read = DFFE(JH1_dc_read_lut_out, clk, K1_data_out, , JH1L8);


--DC1L492 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_7~4
--operation mode is normal

DC1L492 = JH1_dc_write # JH1_dc_read;


--FC1_enet_nios_data_master_requests_SRAM1_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_requests_SRAM1_s1
--operation mode is normal

FC1_enet_nios_data_master_requests_SRAM1_s1 = VJ1_dc_address[22] & DC1L492 & !VJ1_dc_address[19] & !VJ1_dc_address[20];


--FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1
--operation mode is normal

FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1_lut_out = FC1_enet_nios_data_master_requests_SRAM1_s1 & (FC1L143 # FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1 & !FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal);
FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1 = DFFE(FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1_lut_out, clk, K1_data_out, , );


--FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1
--operation mode is normal

FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1_lut_out = FC1L88 & (FC1L201 # FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] & !FC1L145);
FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 = DFFE(FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1_lut_out, clk, K1_data_out, , );


--FC1L88 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_requests_ext_flash_s1~257
--operation mode is normal

FC1L88 = VJ1_dc_address[20] & !VJ1_dc_address[22] & (JH1_dc_write # JH1_dc_read);


--FC1L77 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_arbiterlock~88
--operation mode is normal

FC1L77 = FC1_enet_nios_data_master_requests_SRAM1_s1 & !FC1_last_cycle_enet_nios_data_master_granted_slave_SRAM1_s1 & (!FC1L88 # !FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1) # !FC1_enet_nios_data_master_requests_SRAM1_s1 & (!FC1L88 # !FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1);


--FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable_lut_out = FC1L149 & FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable # !FC1L149 & (FC1L161 # !FC1L163);
FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable = DFFE(FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--FC1L92 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register_in~86
--operation mode is normal

FC1L92 = FC1L91 & (FC1L77 # !FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--FC1L1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~763
--operation mode is arithmetic

FC1L1 = FC1_ext_ram_bus_avalon_slave_arb_addend[0] $ FC1L92;

--FC1L2 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~765
--operation mode is arithmetic

FC1L2 = CARRY(!FC1_ext_ram_bus_avalon_slave_arb_addend[0] & !FC1L92);


--FC1L3 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~767
--operation mode is arithmetic

FC1L3 = FC1L10 $ (FC1L91 & !FC1L78);

--FC1L4 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~769
--operation mode is arithmetic

FC1L4 = CARRY(!FC1L10 & (FC1L78 # !FC1L91));


--FC1L152 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[0]~215
--operation mode is normal

FC1L152 = FC1L92 & (FC1L1 # FC1L3);


--FC1_enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register
--operation mode is normal

FC1_enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register_lut_out = JH1_dc_read & FC1L81 & (FC1L5 # FC1L7);
FC1_enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register = DFFE(FC1_enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register_lut_out, clk, K1_data_out, , );


--FC1L79 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_SRAM1_s1~136
--operation mode is normal

FC1L79 = JH1_dc_write & (FC1_wrote_half_cycle_SRAM1_s1_last_time # DC1_enet_nios_data_master_waitrequest);


--FC1L80 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_SRAM1_s1~137
--operation mode is normal

FC1L80 = !FC1L79 & (!FC1_enet_nios_data_master_read_data_valid_SRAM1_s1_shift_register # !JH1_dc_read);


--FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1
--operation mode is normal

FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1_lut_out = FC1L91 & (FC1L142 # FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1 & !FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal);
FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1 = DFFE(FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1_lut_out, clk, K1_data_out, , );


--FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1
--operation mode is normal

FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1_lut_out = FC1L95 & (FC1L144 # FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 & !FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal);
FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1 = DFFE(FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1_lut_out, clk, K1_data_out, , );


--FC1L95 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_requests_ext_flash_s1~26
--operation mode is normal

FC1L95 = YH1_ic_read & VH1_pc[19] & (!VH1_pc[21]);


--FC1L150 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_firsttransfer~132
--operation mode is normal

FC1L150 = FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1 & !FC1L91 & (!FC1L95 # !FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1) # !FC1_last_cycle_enet_nios_instruction_master_granted_slave_SRAM1_s1 & (!FC1L95 # !FC1_last_cycle_enet_nios_instruction_master_granted_slave_ext_flash_s1);


--FC1L81 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_SRAM1_s1~138
--operation mode is normal

FC1L81 = FC1_enet_nios_data_master_requests_SRAM1_s1 & FC1L80 & (FC1L150 # !FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--FC1L5 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~771
--operation mode is arithmetic

FC1L5 = FC1_ext_ram_bus_avalon_slave_arb_addend[1] $ FC1L81 $ !FC1L2;

--FC1L6 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~773
--operation mode is arithmetic

FC1L6 = CARRY(FC1_ext_ram_bus_avalon_slave_arb_addend[1] & FC1L81 & !FC1L2 # !FC1_ext_ram_bus_avalon_slave_arb_addend[1] & (FC1L81 # !FC1L2));


--FC1L7 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~775
--operation mode is arithmetic

FC1L7 = FC1L81 $ (!FC1L4);

--FC1L8 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~777
--operation mode is arithmetic

FC1L8 = CARRY(FC1L81 # !FC1L4);


--FC1L153 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[1]~216
--operation mode is normal

FC1L153 = FC1L81 & (FC1L5 # FC1L7);


--FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register
--operation mode is normal

FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register_lut_out = FC1L98 & FC1L106 & (FC1_d1_reasons_to_wait # !FC1L148);
FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register = DFFE(FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register_lut_out, clk, K1_data_out, , );


--FC1L82 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~121
--operation mode is normal

FC1L82 = FC1L88 & (!FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register # !JH1_dc_read);


--JH1_dc_byteenable[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[2]
--operation mode is normal

JH1_dc_byteenable[2]_lut_out = LH1_p2_do_write_16 & JH1L10 # !LH1_p2_do_write_16 & (JH1L10 & !JH1L9 # !LH1_p2_do_write_8);
JH1_dc_byteenable[2] = DFFE(JH1_dc_byteenable[2]_lut_out, clk, K1_data_out, , JH1L8);


--JH1_dc_byteenable[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[0]
--operation mode is normal

JH1_dc_byteenable[0]_lut_out = LH1_p2_do_write_16 & (!JH1L10) # !LH1_p2_do_write_16 & (!JH1L9 & !JH1L10 # !LH1_p2_do_write_8);
JH1_dc_byteenable[0] = DFFE(JH1_dc_byteenable[0]_lut_out, clk, K1_data_out, , JH1L8);


--DC1_enet_nios_data_master_dbs_address[1] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1]
--operation mode is normal

DC1_enet_nios_data_master_dbs_address[1]_lut_out = DC1_enet_nios_data_master_dbs_address[1] $ (!DC1L484 & DC1L20 & DC1L24);
DC1_enet_nios_data_master_dbs_address[1] = DFFE(DC1_enet_nios_data_master_dbs_address[1]_lut_out, clk, K1_data_out, , );


--JH1_dc_byteenable[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[1]
--operation mode is normal

JH1_dc_byteenable[1]_lut_out = LH1_p2_do_write_16 & (!JH1L10) # !LH1_p2_do_write_16 & (JH1L9 & !JH1L10 # !LH1_p2_do_write_8);
JH1_dc_byteenable[1] = DFFE(JH1_dc_byteenable[1]_lut_out, clk, K1_data_out, , JH1L8);


--JH1_dc_byteenable[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|dc_byteenable[3]
--operation mode is normal

JH1_dc_byteenable[3]_lut_out = LH1_p2_do_write_16 & JH1L10 # !LH1_p2_do_write_16 & (JH1L10 & JH1L9 # !LH1_p2_do_write_8);
JH1_dc_byteenable[3] = DFFE(JH1_dc_byteenable[3]_lut_out, clk, K1_data_out, , JH1L8);


--FC1L210 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~40
--operation mode is normal

FC1L210 = DC1_enet_nios_data_master_dbs_address[1] & (!JH1_dc_byteenable[3]) # !DC1_enet_nios_data_master_dbs_address[1] & !JH1_dc_byteenable[1];


--FC1L209 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_nor~0
--operation mode is normal

FC1L209 = DC1_enet_nios_data_master_dbs_address[1] & JH1_dc_byteenable[2] # !DC1_enet_nios_data_master_dbs_address[1] & (JH1_dc_byteenable[0]) # !FC1L210;


--DC1_enet_nios_data_master_no_byte_enables_and_last_term is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_no_byte_enables_and_last_term
--operation mode is normal

DC1_enet_nios_data_master_no_byte_enables_and_last_term_lut_out = JH1_dc_write & DC1_enet_nios_data_master_dbs_address[1] & (!FC1L209);
DC1_enet_nios_data_master_no_byte_enables_and_last_term = DFFE(DC1_enet_nios_data_master_no_byte_enables_and_last_term_lut_out, clk, K1_data_out, , );


--FC1L83 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~122
--operation mode is normal

FC1L83 = FC1L82 & (FC1L209 & !DC1_enet_nios_data_master_no_byte_enables_and_last_term # !JH1_dc_write);


--FC1L84 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_qualified_request_ext_flash_s1~123
--operation mode is normal

FC1L84 = FC1L83 & (FC1L150 # !FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--FC1L9 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~779
--operation mode is arithmetic

FC1L9 = FC1_ext_ram_bus_avalon_slave_arb_addend[3] $ FC1L84 $ !FC1L13;

--FC1L10 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~781
--operation mode is arithmetic

FC1L10 = CARRY(FC1_ext_ram_bus_avalon_slave_arb_addend[3] & FC1L84 & !FC1L13 # !FC1_ext_ram_bus_avalon_slave_arb_addend[3] & (FC1L84 # !FC1L13));


--FC1L11 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~783
--operation mode is normal

FC1L11 = FC1L84 $ (!FC1L15);


--FC1L98 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_read_cycle~82
--operation mode is normal

FC1L98 = JH1_dc_read & FC1L84 & (FC1L9 # FC1L11);


--FC1L78 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_data_master_arbiterlock~89
--operation mode is normal

FC1L78 = FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable & (!FC1L77);


--FC1L99 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_read_cycle~83
--operation mode is normal

FC1L99 = YH1_ic_read & VH1_pc[19] & !FC1L78 & !VH1_pc[21];


--FC1L12 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~787
--operation mode is arithmetic

FC1L12 = FC1_ext_ram_bus_avalon_slave_arb_addend[2] $ FC1L99 $ FC1L6;

--FC1L13 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~789
--operation mode is arithmetic

FC1L13 = CARRY(FC1_ext_ram_bus_avalon_slave_arb_addend[2] & (!FC1L6 # !FC1L99) # !FC1_ext_ram_bus_avalon_slave_arb_addend[2] & !FC1L99 & !FC1L6);


--FC1L14 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~791
--operation mode is arithmetic

FC1L14 = FC1L8 $ (FC1L95 & !FC1L78);

--FC1L15 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~793
--operation mode is arithmetic

FC1L15 = CARRY(!FC1L8 & (FC1L78 # !FC1L95));


--FC1_ext_flash_s1_in_a_write_cycle is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_in_a_write_cycle
--operation mode is normal

FC1_ext_flash_s1_in_a_write_cycle = JH1_dc_write & FC1L84 & (FC1L9 # FC1L11);


--FC1L148 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer~55
--operation mode is normal

FC1L148 = FC1L92 # FC1L99 # FC1L81 # FC1L84;


--FC1_d1_reasons_to_wait is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_reasons_to_wait
--operation mode is normal

FC1_d1_reasons_to_wait_lut_out = !FC1L207 & (FC1L98 # FC1L89 # FC1_ext_flash_s1_in_a_write_cycle);
FC1_d1_reasons_to_wait = DFFE(FC1_d1_reasons_to_wait_lut_out, clk, K1_data_out, , );


--FC1_ext_flash_s1_wait_counter[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[0]
--operation mode is normal

FC1_ext_flash_s1_wait_counter[0]_lut_out = FC1L97 # FC1L20 & (!FC1_ext_flash_s1_wait_counter[0]);
FC1_ext_flash_s1_wait_counter[0] = DFFE(FC1_ext_flash_s1_wait_counter[0]_lut_out, clk, K1_data_out, , );


--FC1_ext_flash_s1_wait_counter[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[3]
--operation mode is normal

FC1_ext_flash_s1_wait_counter[3]_lut_out = !FC1L97 & (FC1L96 # FC1_ext_ram_bus_avalon_slave_begins_xfer & FC1_ext_flash_s1_in_a_write_cycle);
FC1_ext_flash_s1_wait_counter[3] = DFFE(FC1_ext_flash_s1_wait_counter[3]_lut_out, clk, K1_data_out, , );


--FC1_ext_flash_s1_wait_counter[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[2]
--operation mode is normal

FC1_ext_flash_s1_wait_counter[2]_lut_out = FC1L97 # FC1L20 & (FC1_ext_flash_s1_wait_counter[2] $ FC1L21);
FC1_ext_flash_s1_wait_counter[2] = DFFE(FC1_ext_flash_s1_wait_counter[2]_lut_out, clk, K1_data_out, , );


--FC1_ext_flash_s1_wait_counter[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter[1]
--operation mode is normal

FC1_ext_flash_s1_wait_counter[1]_lut_out = FC1L97 # FC1L20 & (FC1_ext_flash_s1_wait_counter[0] $ !FC1_ext_flash_s1_wait_counter[1]);
FC1_ext_flash_s1_wait_counter[1] = DFFE(FC1_ext_flash_s1_wait_counter[1]_lut_out, clk, K1_data_out, , );


--FC1L106 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_wait_counter_eq_0~124
--operation mode is normal

FC1L106 = !FC1_ext_flash_s1_wait_counter[0] & !FC1_ext_flash_s1_wait_counter[3] & !FC1_ext_flash_s1_wait_counter[2] & !FC1_ext_flash_s1_wait_counter[1];


--FC1L89 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_granted_ext_flash_s1~91
--operation mode is normal

FC1L89 = FC1L99 & (FC1L12 # FC1L14);


--XB1_shift_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[14]
--operation mode is normal

XB1_shift_reg[14]_lut_out = XB1L175 & XB1_shift_reg[13] # !XB1L175 & (XB1L176);
XB1_shift_reg[14] = DFFE(XB1_shift_reg[14]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[15]
--operation mode is normal

XB1_tx_holding_reg[15]_lut_out = ZJ1_op_a[15];
XB1_tx_holding_reg[15] = DFFE(XB1_tx_holding_reg[15]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1_tx_holding_primed is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_primed
--operation mode is normal

XB1_tx_holding_primed_lut_out = XB1_data_wr_strobe # XB1_transmitting & XB1_tx_holding_primed;
XB1_tx_holding_primed = DFFE(XB1_tx_holding_primed_lut_out, clk, K1_data_out, , );


--XB1L174 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3984
--operation mode is normal

XB1L174 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[15] # !XB1_transmitting & (XB1_tx_holding_reg[15])) # !XB1_tx_holding_primed & XB1_shift_reg[15];


--XB1_slowcount[1] is dual_processor:inst|dac_spi:the_dac_spi|slowcount[1]
--operation mode is normal

XB1_slowcount[1]_lut_out = XB1_transmitting & XB1_slowcount[0] & (!XB1_slowcount[1]);
XB1_slowcount[1] = DFFE(XB1_slowcount[1]_lut_out, clk, K1_data_out, , );


--XB1_slowcount[0] is dual_processor:inst|dac_spi:the_dac_spi|slowcount[0]
--operation mode is normal

XB1_slowcount[0]_lut_out = XB1_transmitting & (!XB1_slowcount[0] & !XB1_slowcount[1]);
XB1_slowcount[0] = DFFE(XB1_slowcount[0]_lut_out, clk, K1_data_out, , );


--XB1L175 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3985
--operation mode is normal

XB1L175 = XB1_SCLK_reg & XB1_slowcount[1] & (!XB1_slowcount[0]);


--XB1L37 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~344
--operation mode is normal

XB1L37 = XB1_slowcount[1] & !XB1_slowcount[0] & (XB1_SCLK_reg $ XB1_transmitting);


--XB1_state[5] is dual_processor:inst|dac_spi:the_dac_spi|state[5]
--operation mode is normal

XB1_state[5]_lut_out = XB1L47 & (!XB1_state[0] # !XB1_state[5] # !XB1L32);
XB1_state[5] = DFFE(XB1_state[5]_lut_out, clk, K1_data_out, , XB1L59);


--XB1_state[0] is dual_processor:inst|dac_spi:the_dac_spi|state[0]
--operation mode is normal

XB1_state[0]_lut_out = XB1L48;
XB1_state[0] = DFFE(XB1_state[0]_lut_out, clk, K1_data_out, , XB1L59);


--XB1_state[4] is dual_processor:inst|dac_spi:the_dac_spi|state[4]
--operation mode is normal

XB1_state[4]_lut_out = XB1L50;
XB1_state[4] = DFFE(XB1_state[4]_lut_out, clk, K1_data_out, , XB1L59);


--XB1_state[3] is dual_processor:inst|dac_spi:the_dac_spi|state[3]
--operation mode is normal

XB1_state[3]_lut_out = XB1L52;
XB1_state[3] = DFFE(XB1_state[3]_lut_out, clk, K1_data_out, , XB1L59);


--XB1_state[2] is dual_processor:inst|dac_spi:the_dac_spi|state[2]
--operation mode is normal

XB1_state[2]_lut_out = XB1L54;
XB1_state[2] = DFFE(XB1_state[2]_lut_out, clk, K1_data_out, , XB1L59);


--XB1_state[1] is dual_processor:inst|dac_spi:the_dac_spi|state[1]
--operation mode is normal

XB1_state[1]_lut_out = XB1L56 & (!XB1_state[0] # !XB1_state[5] # !XB1L32);
XB1_state[1] = DFFE(XB1_state[1]_lut_out, clk, K1_data_out, , XB1L59);


--XB1L32 is dual_processor:inst|dac_spi:the_dac_spi|Equal~499
--operation mode is normal

XB1L32 = !XB1_state[4] & !XB1_state[3] & !XB1_state[2] & !XB1_state[1];


--XB1L38 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~345
--operation mode is normal

XB1L38 = XB1L37 & (XB1_state[5] $ XB1_state[0] # !XB1L32);


--XB1L39 is dual_processor:inst|dac_spi:the_dac_spi|SCLK_reg~346
--operation mode is normal

XB1L39 = XB1L32 & (!XB1_state[5] & !XB1_state[0]);


--XB1L192 is dual_processor:inst|dac_spi:the_dac_spi|slowclock~68
--operation mode is normal

XB1L192 = XB1_slowcount[1] & (!XB1_slowcount[0]);


--G1_inst1 is lvdt_interface:inst61|inst1
--operation mode is normal

G1_inst1_lut_out = FL25_aeb_out;
G1_inst1 = DFFE(G1_inst1_lut_out, clk, , , );


--FL25_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL25_aeb_out = FL2_aeb_out & FL9_aeb_out & FL10_aeb_out & FL11_aeb_out;


--CL2L19 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

CL2L19 = CL2_cout;


--G1_inst25 is lvdt_interface:inst61|inst25
--operation mode is normal

G1_inst25_lut_out = FL27_aeb_out;
G1_inst25 = DFFE(G1_inst25_lut_out, clk, , , );


--FL27_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL27_aeb_out = FL4_aeb_out & FL16_aeb_out & FL17_aeb_out & FL18_aeb_out;


--CL3L19 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

CL3L19 = CL3_cout;


--TB1L1 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~54
--operation mode is normal

TB1L1 = VJ1_dc_address[8] & VJ1_dc_address[9] & (!VJ1_dc_address[11]);


--TB1L2 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~55
--operation mode is normal

TB1L2 = VJ1_dc_address[12] & JH1_dc_write & T1L1 & TB1L1;


--HD1L2 is dual_processor:inst|samp_interface:the_samp_interface|always0~33
--operation mode is normal

HD1L2 = TB1L2 & !VJ1_dc_address[5] & (!DC1_enet_nios_data_master_waitrequest # !JH1_dc_write);


--HD1L3 is dual_processor:inst|samp_interface:the_samp_interface|always0~34
--operation mode is normal

HD1L3 = VJ1_dc_address[7] & YD1L1 & HD1L2 & !VJ1_dc_address[10];


--HD1L1 is dual_processor:inst|samp_interface:the_samp_interface|always0~1
--operation mode is normal

HD1L1 = HD1L3 & JH1_dc_byteenable[0] & (!VJ1_dc_address[4]);


--ZJ1_op_a[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[4]
--operation mode is normal

ZJ1_op_a[4]_lut_out = ZJ1L60 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[4];
ZJ1_op_a[4] = DFFE(ZJ1_op_a[4]_lut_out, clk, K1_data_out, , JH1L8);


--HG1_op_a[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[0]
--operation mode is normal

HG1_op_a[0]_lut_out = HG1L31 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[0];
HG1_op_a[0] = DFFE(HG1_op_a[0]_lut_out, clk, K1_data_out, , TE1L6);


--DG1_dc_address[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[6]
--operation mode is arithmetic

DG1_dc_address[6]_lut_out = KG7_combout $ SE1_const[5] $ DG1L11;
DG1_dc_address[6] = DFFE(DG1_dc_address[6]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[6]~211
--operation mode is arithmetic

DG1L13 = CARRY(KG7_combout & !SE1_const[5] & !DG1L11 # !KG7_combout & (!DG1L11 # !SE1_const[5]));


--DG1_dc_address[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]
--operation mode is arithmetic

DG1_dc_address[8]_lut_out = KG9_combout $ SE1_const[7] $ DG1L15;
DG1_dc_address[8] = DFFE(DG1_dc_address[8]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[8]~214
--operation mode is arithmetic

DG1L17 = CARRY(KG9_combout & !SE1_const[7] & !DG1L15 # !KG9_combout & (!DG1L15 # !SE1_const[7]));


--DG1_dc_address[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[4]
--operation mode is arithmetic

DG1_dc_address[4]_lut_out = KG5_combout $ SE1_const[3] $ DG1L7;
DG1_dc_address[4] = DFFE(DG1_dc_address[4]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[4]~217
--operation mode is arithmetic

DG1L9 = CARRY(KG5_combout & !SE1_const[3] & !DG1L7 # !KG5_combout & (!DG1L7 # !SE1_const[3]));


--DG1_dc_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[5]
--operation mode is arithmetic

DG1_dc_address[5]_lut_out = KG6_combout $ SE1_const[4] $ !DG1L9;
DG1_dc_address[5] = DFFE(DG1_dc_address[5]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[5]~220
--operation mode is arithmetic

DG1L11 = CARRY(KG6_combout & (SE1_const[4] # !DG1L9) # !KG6_combout & SE1_const[4] & !DG1L9);


--GB1L1 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~111
--operation mode is normal

GB1L1 = !DG1_dc_address[6] & !DG1_dc_address[8] & !DG1_dc_address[4] & !DG1_dc_address[5];


--DG1_dc_address[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[14]
--operation mode is normal

DG1_dc_address[14]_lut_out = KG15_combout $ SE1_const[13] $ DG1L27;
DG1_dc_address[14] = DFFE(DG1_dc_address[14]_lut_out, clk, K1_data_out, , TE1L6);


--DG1_dc_address[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[11]
--operation mode is arithmetic

DG1_dc_address[11]_lut_out = KG12_combout $ SE1_const[10] $ !DG1L21;
DG1_dc_address[11] = DFFE(DG1_dc_address[11]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[11]~226
--operation mode is arithmetic

DG1L23 = CARRY(KG12_combout & (SE1_const[10] # !DG1L21) # !KG12_combout & SE1_const[10] & !DG1L21);


--DG1_dc_address[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[12]
--operation mode is arithmetic

DG1_dc_address[12]_lut_out = KG13_combout $ SE1_const[11] $ DG1L23;
DG1_dc_address[12] = DFFE(DG1_dc_address[12]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[12]~229
--operation mode is arithmetic

DG1L25 = CARRY(KG13_combout & !SE1_const[11] & !DG1L23 # !KG13_combout & (!DG1L23 # !SE1_const[11]));


--DG1_dc_address[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[13]
--operation mode is arithmetic

DG1_dc_address[13]_lut_out = KG14_combout $ SE1_const[12] $ !DG1L25;
DG1_dc_address[13] = DFFE(DG1_dc_address[13]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[13]~232
--operation mode is arithmetic

DG1L27 = CARRY(KG14_combout & (SE1_const[12] # !DG1L25) # !KG14_combout & SE1_const[12] & !DG1L25);


--GB1L2 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~112
--operation mode is normal

GB1L2 = DG1_dc_address[11] & (!DG1_dc_address[12] & !DG1_dc_address[13]);


--DG1_dc_address[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[7]
--operation mode is arithmetic

DG1_dc_address[7]_lut_out = KG8_combout $ SE1_const[6] $ !DG1L13;
DG1_dc_address[7] = DFFE(DG1_dc_address[7]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[7]~235
--operation mode is arithmetic

DG1L15 = CARRY(KG8_combout & (SE1_const[6] # !DG1L13) # !KG8_combout & SE1_const[6] & !DG1L13);


--GB1L3 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~113
--operation mode is normal

GB1L3 = GB1L1 & DG1_dc_address[14] & GB1L2 & !DG1_dc_address[7];


--TE1_dc_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_write
--operation mode is normal

TE1_dc_write_lut_out = VE1_p2_op_is_STx & (!NE1_is_cancelled_2 & !NE1_is_neutrino_2);
TE1_dc_write = DFFE(TE1_dc_write_lut_out, clk, K1_data_out, , TE1L6);


--FB1L105 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_rd_strobe~13
--operation mode is normal

FB1L105 = !DG1_dc_address[2] & !DG1_dc_address[3];


--KD1L2 is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|always0~47
--operation mode is normal

KD1L2 = DG1_dc_address[1] # !FB1L105 # !TE1_dc_write # !GB1L3;


--V1_ad_nios_data_master_waitrequest is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest
--operation mode is normal

V1_ad_nios_data_master_waitrequest_lut_out = !V1L82 & !V1L84 & !V1L88;
V1_ad_nios_data_master_waitrequest = DFFE(V1_ad_nios_data_master_waitrequest_lut_out, clk, K1_data_out, , );


--LD1L1 is dual_processor:inst|sel_ana17_24_s1_arbitrator:the_sel_ana17_24_s1|ad_nios_data_master_qualified_request_sel_ana17_24_s1~0
--operation mode is normal

LD1L1 = TE1_dc_write & V1_ad_nios_data_master_waitrequest;


--DG1_dc_address[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[9]
--operation mode is arithmetic

DG1_dc_address[9]_lut_out = KG10_combout $ SE1_const[8] $ !DG1L17;
DG1_dc_address[9] = DFFE(DG1_dc_address[9]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[9]~238
--operation mode is arithmetic

DG1L19 = CARRY(KG10_combout & (SE1_const[8] # !DG1L17) # !KG10_combout & SE1_const[8] & !DG1L17);


--DG1_dc_address[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[10]
--operation mode is arithmetic

DG1_dc_address[10]_lut_out = KG11_combout $ SE1_const[9] $ DG1L19;
DG1_dc_address[10] = DFFE(DG1_dc_address[10]_lut_out, clk, K1_data_out, , TE1L6);

--DG1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|ad_nios_offset_adder:the_ad_nios_offset_adder|dc_address[10]~241
--operation mode is arithmetic

DG1L21 = CARRY(KG11_combout & !SE1_const[9] & !DG1L19 # !KG11_combout & (!DG1L19 # !SE1_const[9]));


--KD1L1 is dual_processor:inst|sel_ana17_24:the_sel_ana17_24|always0~1
--operation mode is normal

KD1L1 = !KD1L2 & !LD1L1 & !DG1_dc_address[9] & DG1_dc_address[10];


--HG1_op_a[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[1]
--operation mode is normal

HG1_op_a[1]_lut_out = HG1L32 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[1];
HG1_op_a[1] = DFFE(HG1_op_a[1]_lut_out, clk, K1_data_out, , TE1L6);


--HG1_op_a[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[2]
--operation mode is normal

HG1_op_a[2]_lut_out = HG1L33 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[2];
HG1_op_a[2] = DFFE(HG1_op_a[2]_lut_out, clk, K1_data_out, , TE1L6);


--HG1_op_a[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[3]
--operation mode is normal

HG1_op_a[3]_lut_out = HG1L34 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[3];
HG1_op_a[3] = DFFE(HG1_op_a[3]_lut_out, clk, K1_data_out, , TE1L6);


--GK1_control_reg[9] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[9]
--operation mode is normal

GK1_control_reg[9]_lut_out = ZJ1_op_a[9];
GK1_control_reg[9] = DFFE(GK1_control_reg[9]_lut_out, clk, K1_data_out, , GK1L12);


--JK1_pre_txd is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd
--operation mode is normal

JK1_pre_txd_lut_out = !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (JK1_pre_txd # !JK1L27);
JK1_pre_txd = DFFE(JK1_pre_txd_lut_out, clk, K1_data_out, , );


--LK1_control_reg[9] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[9]
--operation mode is normal

LK1_control_reg[9]_lut_out = ZJ1_op_a[9];
LK1_control_reg[9] = DFFE(LK1_control_reg[9]_lut_out, clk, K1_data_out, , LK1L13);


--NK1_pre_txd is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd
--operation mode is normal

NK1_pre_txd_lut_out = !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (NK1_pre_txd # !NK1L30);
NK1_pre_txd = DFFE(NK1_pre_txd_lut_out, clk, K1_data_out, , );


--VK1_pwm_ff is lvdt_interface:inst61|pwm1:inst|pwm_ff
--operation mode is normal

VK1_pwm_ff_lut_out = !CL5L20 & (VK1_period_pulse # VK1_pwm_ff);
VK1_pwm_ff = DFFE(VK1_pwm_ff_lut_out, clk, !SC1_data_out[0], , );


--SC1_data_out[0] is dual_processor:inst|misc_outs:the_misc_outs|data_out[0]
--operation mode is normal

SC1_data_out[0]_lut_out = ZJ1_op_a[0];
SC1_data_out[0] = DFFE(SC1_data_out[0]_lut_out, clk, K1_data_out, , SC1L1);


--ZJ1_op_a[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[5]
--operation mode is normal

ZJ1_op_a[5]_lut_out = ZJ1L61 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[5];
ZJ1_op_a[5] = DFFE(ZJ1_op_a[5]_lut_out, clk, K1_data_out, , JH1L8);


--UC1L26 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_with_write_latency~65
--operation mode is normal

UC1L26 = !VJ1_dc_address[10] & !VJ1_dc_address[11] & !VJ1_dc_address[8] & !VJ1_dc_address[9];


--UC1L27 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_with_write_latency~66
--operation mode is normal

UC1L27 = YD1L2 & VJ1_dc_address[16] & !VJ1_dc_address[6] & !VJ1_dc_address[14];


--UC1L28 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_with_write_latency~67
--operation mode is normal

UC1L28 = AC1L2 & UC1L26 & UC1L27;


--UC1L34 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|p1_ior_n_to_the_lan91c111_0~32
--operation mode is normal

UC1L34 = UC1L28 & (JH1_dc_read & (!UC1_ior_n_to_the_lan91c111_0) # !JH1_dc_read & JH1_dc_write);


--UC1_d1_reasons_to_wait is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_reasons_to_wait
--operation mode is normal

UC1_d1_reasons_to_wait_lut_out = UC1L24 & (UC1L33 # UC1_lan91c111_0_s1_wait_counter) # !UC1L24 & UC1L33 & JH1_dc_read;
UC1_d1_reasons_to_wait = DFFE(UC1_d1_reasons_to_wait_lut_out, clk, K1_data_out, , );


--UC1L24 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_counter_load_value~29
--operation mode is normal

UC1L24 = JH1_dc_write & UC1L28 & (!JH1_dc_read # !UC1_ior_n_to_the_lan91c111_0);


--UC1_lan91c111_0_s1_wait_counter is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|lan91c111_0_s1_wait_counter
--operation mode is normal

UC1_lan91c111_0_s1_wait_counter_lut_out = UC1L24 & (!UC1_d1_reasons_to_wait);
UC1_lan91c111_0_s1_wait_counter = DFFE(UC1_lan91c111_0_s1_wait_counter_lut_out, clk, K1_data_out, , );


--ZJ1_op_a[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[15]
--operation mode is normal

ZJ1_op_a[15]_lut_out = ZJ1L71 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[15];
ZJ1_op_a[15] = DFFE(ZJ1_op_a[15]_lut_out, clk, K1_data_out, , JH1L8);


--MD1L1 is dual_processor:inst|seven_seg_pio:the_seven_seg_pio|always0~1
--operation mode is normal

MD1L1 = !VJ1_dc_address[11] & !VJ1_dc_address[8] & !VJ1_dc_address[9] & SC1L2;


--ZJ1_op_a[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[14]
--operation mode is normal

ZJ1_op_a[14]_lut_out = ZJ1L70 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[14];
ZJ1_op_a[14] = DFFE(ZJ1_op_a[14]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[13]
--operation mode is normal

ZJ1_op_a[13]_lut_out = ZJ1L69 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[13];
ZJ1_op_a[13] = DFFE(ZJ1_op_a[13]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[12]
--operation mode is normal

ZJ1_op_a[12]_lut_out = ZJ1L68 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[12];
ZJ1_op_a[12] = DFFE(ZJ1_op_a[12]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[11]
--operation mode is normal

ZJ1_op_a[11]_lut_out = ZJ1L67 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[11];
ZJ1_op_a[11] = DFFE(ZJ1_op_a[11]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[10]
--operation mode is normal

ZJ1_op_a[10]_lut_out = ZJ1L66 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[10];
ZJ1_op_a[10] = DFFE(ZJ1_op_a[10]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[9]
--operation mode is normal

ZJ1_op_a[9]_lut_out = ZJ1L65 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[9];
ZJ1_op_a[9] = DFFE(ZJ1_op_a[9]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[8]
--operation mode is normal

ZJ1_op_a[8]_lut_out = ZJ1L64 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[8];
ZJ1_op_a[8] = DFFE(ZJ1_op_a[8]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[7]
--operation mode is normal

ZJ1_op_a[7]_lut_out = ZJ1L63 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[7];
ZJ1_op_a[7] = DFFE(ZJ1_op_a[7]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[6]
--operation mode is normal

ZJ1_op_a[6]_lut_out = ZJ1L62 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[6];
ZJ1_op_a[6] = DFFE(ZJ1_op_a[6]_lut_out, clk, K1_data_out, , JH1L8);


--FC1L154 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_grant_vector[3]~217
--operation mode is normal

FC1L154 = FC1L84 & (FC1L9 # FC1L11);


--FC1L206 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[19]~3153
--operation mode is normal

FC1L206 = !FC1L154 & (!FC1L5 & !FC1L7 # !FC1L81);


--FC1L205 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[18]~3154
--operation mode is normal

FC1L205 = !FC1L153 & (FC1L152 # !FC1L154);


--VH1_pc[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[17]
--operation mode is counter

VH1_pc[17]_lut_out = VH1_pc[17] $ (VH1L40);
VH1_pc[17]_sload_eqn = (VH1L2 & WH1L61) # (!VH1L2 & VH1_pc[17]_lut_out);
VH1_pc[17] = DFFE(VH1_pc[17]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[17]~799
--operation mode is counter

VH1L42 = CARRY(!VH1L40 # !VH1_pc[17]);


--VH1_pc[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[16]
--operation mode is counter

VH1_pc[16]_lut_out = VH1_pc[16] $ (!VH1L38);
VH1_pc[16]_sload_eqn = (VH1L2 & WH1L60) # (!VH1L2 & VH1_pc[16]_lut_out);
VH1_pc[16] = DFFE(VH1_pc[16]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[16]~802
--operation mode is counter

VH1L40 = CARRY(VH1_pc[16] & (!VH1L38));


--VH1_pc[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[15]
--operation mode is counter

VH1_pc[15]_lut_out = VH1_pc[15] $ (VH1L36);
VH1_pc[15]_sload_eqn = (VH1L2 & WH1L59) # (!VH1L2 & VH1_pc[15]_lut_out);
VH1_pc[15] = DFFE(VH1_pc[15]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[15]~805
--operation mode is counter

VH1L38 = CARRY(!VH1L36 # !VH1_pc[15]);


--VH1_pc[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[14]
--operation mode is counter

VH1_pc[14]_lut_out = VH1_pc[14] $ (!VH1L34);
VH1_pc[14]_sload_eqn = (VH1L2 & WH1L58) # (!VH1L2 & VH1_pc[14]_lut_out);
VH1_pc[14] = DFFE(VH1_pc[14]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[14]~808
--operation mode is counter

VH1L36 = CARRY(VH1_pc[14] & (!VH1L34));


--VH1_pc[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[13]
--operation mode is counter

VH1_pc[13]_lut_out = VH1_pc[13] $ (VH1L32);
VH1_pc[13]_sload_eqn = (VH1L2 & WH1L57) # (!VH1L2 & VH1_pc[13]_lut_out);
VH1_pc[13] = DFFE(VH1_pc[13]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[13]~811
--operation mode is counter

VH1L34 = CARRY(!VH1L32 # !VH1_pc[13]);


--VH1_pc[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[12]
--operation mode is counter

VH1_pc[12]_lut_out = VH1_pc[12] $ (!VH1L30);
VH1_pc[12]_sload_eqn = (VH1L2 & WH1L56) # (!VH1L2 & VH1_pc[12]_lut_out);
VH1_pc[12] = DFFE(VH1_pc[12]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[12]~814
--operation mode is counter

VH1L32 = CARRY(VH1_pc[12] & (!VH1L30));


--VH1_pc[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[11]
--operation mode is counter

VH1_pc[11]_lut_out = VH1_pc[11] $ (VH1L28);
VH1_pc[11]_sload_eqn = (VH1L2 & WH1L55) # (!VH1L2 & VH1_pc[11]_lut_out);
VH1_pc[11] = DFFE(VH1_pc[11]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[11]~817
--operation mode is counter

VH1L30 = CARRY(!VH1L28 # !VH1_pc[11]);


--VH1_pc[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[10]
--operation mode is counter

VH1_pc[10]_lut_out = VH1_pc[10] $ (!VH1L26);
VH1_pc[10]_sload_eqn = (VH1L2 & WH1L54) # (!VH1L2 & VH1_pc[10]_lut_out);
VH1_pc[10] = DFFE(VH1_pc[10]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[10]~820
--operation mode is counter

VH1L28 = CARRY(VH1_pc[10] & (!VH1L26));


--VH1_pc[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[9]
--operation mode is counter

VH1_pc[9]_lut_out = VH1_pc[9] $ (VH1L24);
VH1_pc[9]_sload_eqn = (VH1L2 & WH1L53) # (!VH1L2 & VH1_pc[9]_lut_out);
VH1_pc[9] = DFFE(VH1_pc[9]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[9]~823
--operation mode is counter

VH1L26 = CARRY(!VH1L24 # !VH1_pc[9]);


--VH1_pc[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[8]
--operation mode is counter

VH1_pc[8]_lut_out = VH1_pc[8] $ (!VH1L22);
VH1_pc[8]_sload_eqn = (VH1L2 & WH1L52) # (!VH1L2 & VH1_pc[8]_lut_out);
VH1_pc[8] = DFFE(VH1_pc[8]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[8]~826
--operation mode is counter

VH1L24 = CARRY(VH1_pc[8] & (!VH1L22));


--VH1_pc[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[7]
--operation mode is counter

VH1_pc[7]_lut_out = VH1_pc[7] $ (VH1L20);
VH1_pc[7]_sload_eqn = (VH1L2 & WH1L51) # (!VH1L2 & VH1_pc[7]_lut_out);
VH1_pc[7] = DFFE(VH1_pc[7]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[7]~829
--operation mode is counter

VH1L22 = CARRY(!VH1L20 # !VH1_pc[7]);


--VH1_pc[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[6]
--operation mode is counter

VH1_pc[6]_lut_out = VH1_pc[6] $ (!VH1L18);
VH1_pc[6]_sload_eqn = (VH1L2 & WH1L50) # (!VH1L2 & VH1_pc[6]_lut_out);
VH1_pc[6] = DFFE(VH1_pc[6]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[6]~832
--operation mode is counter

VH1L20 = CARRY(VH1_pc[6] & (!VH1L18));


--VH1_pc[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[5]
--operation mode is counter

VH1_pc[5]_lut_out = VH1_pc[5] $ (VH1L16);
VH1_pc[5]_sload_eqn = (VH1L2 & WH1L49) # (!VH1L2 & VH1_pc[5]_lut_out);
VH1_pc[5] = DFFE(VH1_pc[5]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[5]~835
--operation mode is counter

VH1L18 = CARRY(!VH1L16 # !VH1_pc[5]);


--VH1_pc[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[4]
--operation mode is counter

VH1_pc[4]_lut_out = VH1_pc[4] $ (!VH1L14);
VH1_pc[4]_sload_eqn = (VH1L2 & WH1L48) # (!VH1L2 & VH1_pc[4]_lut_out);
VH1_pc[4] = DFFE(VH1_pc[4]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[4]~838
--operation mode is counter

VH1L16 = CARRY(VH1_pc[4] & (!VH1L14));


--VH1_pc[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[3]
--operation mode is counter

VH1_pc[3]_lut_out = VH1_pc[3] $ (VH1L12);
VH1_pc[3]_sload_eqn = (VH1L2 & WH1L47) # (!VH1L2 & VH1_pc[3]_lut_out);
VH1_pc[3] = DFFE(VH1_pc[3]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[3]~841
--operation mode is counter

VH1L14 = CARRY(!VH1L12 # !VH1_pc[3]);


--VH1_pc[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[2]
--operation mode is counter

VH1_pc[2]_lut_out = VH1_pc[2] $ (!VH1L10);
VH1_pc[2]_sload_eqn = (VH1L2 & WH1L46) # (!VH1L2 & VH1_pc[2]_lut_out);
VH1_pc[2] = DFFE(VH1_pc[2]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[2]~844
--operation mode is counter

VH1L12 = CARRY(VH1_pc[2] & (!VH1L10));


--VH1_pc[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[1]
--operation mode is counter

VH1_pc[1]_lut_out = VH1_pc[1] $ (VH1L8);
VH1_pc[1]_sload_eqn = (VH1L2 & WH1L45) # (!VH1L2 & VH1_pc[1]_lut_out);
VH1_pc[1] = DFFE(VH1_pc[1]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[1]~847
--operation mode is counter

VH1L10 = CARRY(!VH1L8 # !VH1_pc[1]);


--VJ1_dc_address[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[1]
--operation mode is normal

VJ1_dc_address[1]_lut_out = HH1_offset_lsbs[1];
VJ1_dc_address[1] = DFFE(VJ1_dc_address[1]_lut_out, clk, K1_data_out, , JH1L8);


--VH1_pc[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[0]
--operation mode is counter

VH1_pc[0]_lut_out = !VH1_pc[0];
VH1_pc[0]_sload_eqn = (VH1L2 & WH1L44) # (!VH1L2 & VH1_pc[0]_lut_out);
VH1_pc[0] = DFFE(VH1_pc[0]_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[0]~850
--operation mode is counter

VH1L8 = CARRY(VH1_pc[0]);


--FC1L204 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[1]~3173
--operation mode is normal

FC1L204 = FC1L154 & (FC1L152 & VH1_pc[0] # !FC1L152 & (DC1_enet_nios_data_master_dbs_address[1])) # !FC1L154 & VH1_pc[0];


--VJ1_dc_address[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[0]
--operation mode is normal

VJ1_dc_address[0]_lut_out = HH1_offset_lsbs[0];
VJ1_dc_address[0] = DFFE(VJ1_dc_address[0]_lut_out, clk, K1_data_out, , JH1L8);


--XB1L240 is dual_processor:inst|dac_spi:the_dac_spi|transmitting~89
--operation mode is normal

XB1L240 = XB1L192 & XB1L32 & XB1_state[5] & XB1_state[0];


--XB1L59 is dual_processor:inst|dac_spi:the_dac_spi|always11~0
--operation mode is normal

XB1L59 = XB1_transmitting & XB1_slowcount[1] & (!XB1_slowcount[0]);


--XB1_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|wr_strobe
--operation mode is normal

XB1_wr_strobe_lut_out = !XB1_wr_strobe & (JH1_dc_write & YB1L1);
XB1_wr_strobe = DFFE(XB1_wr_strobe_lut_out, clk, K1_data_out, , );


--XB1_control_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|control_wr_strobe
--operation mode is normal

XB1_control_wr_strobe = XB1_wr_strobe & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];


--XB1_spi_slave_select_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[3]
--operation mode is normal

XB1_spi_slave_select_holding_reg[3]_lut_out = ZJ1_op_a[3];
XB1_spi_slave_select_holding_reg[3] = DFFE(XB1_spi_slave_select_holding_reg[3]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--XB1_write_shift_reg is dual_processor:inst|dac_spi:the_dac_spi|write_shift_reg
--operation mode is normal

XB1_write_shift_reg = XB1_tx_holding_primed & (!XB1_transmitting);


--XB1L58 is dual_processor:inst|dac_spi:the_dac_spi|always6~2
--operation mode is normal

XB1L58 = XB1_write_shift_reg # XB1_control_wr_strobe & ZJ1_op_a[10] & !XB1_SSO_reg;


--XB1_spi_slave_select_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[2]
--operation mode is normal

XB1_spi_slave_select_holding_reg[2]_lut_out = ZJ1_op_a[2];
XB1_spi_slave_select_holding_reg[2] = DFFE(XB1_spi_slave_select_holding_reg[2]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--XB1_spi_slave_select_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[1]
--operation mode is normal

XB1_spi_slave_select_holding_reg[1]_lut_out = ZJ1_op_a[1];
XB1_spi_slave_select_holding_reg[1] = DFFE(XB1_spi_slave_select_holding_reg[1]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--XB1_spi_slave_select_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[0]
--operation mode is normal

XB1_spi_slave_select_holding_reg[0]_lut_out = !ZJ1_op_a[0];
XB1_spi_slave_select_holding_reg[0] = DFFE(XB1_spi_slave_select_holding_reg[0]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--RJ2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC1|regout
--operation mode is normal

RJ2_regout_lut_out = (EJ1L25 & KJ1_true_regA[1] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[9] # !EJ1_rota0[1])) & CASCADE(QJ3_cascout);
RJ2_regout = DFFE(RJ2_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_1|regout
--operation mode is counter

MJ2_regout_lut_out = KJ1_true_regA[1] $ LJ1_true_regB[1] $ !MJ1_cout;
MJ2_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[1]) # (!JJ1L1 & MJ2_regout_lut_out);
MJ2_regout_reg_input = MJ2_regout_sload_eqn & !GH1L6;
MJ2_regout = DFFE(MJ2_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ2_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_1|cout
--operation mode is counter

MJ2_cout = CARRY(KJ1_true_regA[1] & (LJ1_true_regB[1] # !MJ1_cout) # !KJ1_true_regA[1] & LJ1_true_regB[1] & !MJ1_cout);


--SJ1_alu_result[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[1]
--operation mode is normal

SJ1_alu_result[1] = RJ2_regout $ MJ2_regout;


--ME14_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME14_q[1]_data_in = SJ1_alu_result[1];
ME14_q[1]_write_enable = RH1L6;
ME14_q[1]_clock_0 = clk;
ME14_q[1]_clock_1 = clk;
ME14_q[1]_clock_enable_1 = JH1L8;
ME14_q[1]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[1]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[1] = MEMORY_SEGMENT(ME14_q[1]_data_in, ME14_q[1]_write_enable, ME14_q[1]_clock_0, ME14_q[1]_clock_1, , , , ME14_q[1]_clock_enable_1, VCC, ME14_q[1]_write_address, ME14_q[1]_read_address);


--KH1_a_matches_dest2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|a_matches_dest2
--operation mode is normal

KH1_a_matches_dest2_lut_out = KH1L14;
KH1_a_matches_dest2 = DFFE(KH1_a_matches_dest2_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_save_return_address is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_save_return_address
--operation mode is normal

LH1_p2_do_save_return_address_lut_out = LH1_op_subroutine_delayed_for_force_carryin_1 # LH1L109 & !ZH1_subinstruction[0] & !ZH1_subinstruction[1];
LH1_p2_do_save_return_address = DFFE(LH1_p2_do_save_return_address_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[1]~1166
--operation mode is normal

ZJ1L57 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[1] # !KH1_a_matches_dest2 & (ME14_q[1]));


--PH1_next_instruction_address_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[1]
--operation mode is normal

PH1_next_instruction_address_2[1]_lut_out = TH1_next_instruction_address[1];
PH1_next_instruction_address_2[1] = DFFE(PH1_next_instruction_address_2[1]_lut_out, clk, K1_data_out, , JH1L8);


--JH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|pipe_freeze~46
--operation mode is normal

JH1L8 = DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read;


--K1_data_in_d1 is dual_processor:inst|dual_processor_reset_clk_domain_synch_module:dual_processor_reset_clk_domain_synch|data_in_d1
--operation mode is normal

K1_data_in_d1_lut_out = VCC;
K1_data_in_d1 = DFFE(K1_data_in_d1_lut_out, clk, !B1L1, , );


--XD1_timeout_occurred is dual_processor:inst|watchdog:the_watchdog|timeout_occurred
--operation mode is normal

XD1_timeout_occurred_lut_out = XD1_timeout_occurred & (!XD1L76 # !T1L2) # !XD1_timeout_occurred & XD1L78 & (!XD1L76 # !T1L2);
XD1_timeout_occurred = DFFE(XD1_timeout_occurred_lut_out, clk, K1_data_out, , );


--B1L1 is dual_processor:inst|reset_n_sources~1
--operation mode is normal

B1L1 = XD1_timeout_occurred # !RESET_SWITCH_out;


--BK7_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F6|combout
--operation mode is normal

BK7_combout = AK1_sel_raw_reg_b & ME15_q[19] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[19] # !AK1_sel_alu_result);

--BK7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F6|cascout
--operation mode is normal

BK7_cascout = AK1_sel_raw_reg_b & ME15_q[19] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[19] # !AK1_sel_alu_result);


--HH1_const[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[15]
--operation mode is normal

HH1_const[15]_lut_out = HH1L81 # LH1_p1_op_b_from_2Ei5 & UJ1L1;
HH1_const[15] = DFFE(HH1_const[15]_lut_out, clk, K1_data_out, , JH1L8);


--BK9_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F8|combout
--operation mode is normal

BK9_combout = AK1_sel_raw_reg_b & ME15_q[20] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[20] # !AK1_sel_alu_result);

--BK9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F8|cascout
--operation mode is normal

BK9_cascout = AK1_sel_raw_reg_b & ME15_q[20] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[20] # !AK1_sel_alu_result);


--BK32_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F31|combout
--operation mode is normal

BK32_combout = AK1_sel_raw_reg_b & (ME15_q[15] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[15] # !AK1_sel_alu_result);

--BK32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F31|cascout
--operation mode is normal

BK32_cascout = AK1_sel_raw_reg_b & (ME15_q[15] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[15] # !AK1_sel_alu_result);


--HH1_const[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[13]
--operation mode is normal

HH1_const[13]_lut_out = HH1L79 # HH1_K[8] & (LH1_p1_op_b_from_reg_or_const # ME16_q[8]);
HH1_const[13] = DFFE(HH1_const[13]_lut_out, clk, K1_data_out, , JH1L8);


--BK3_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F2|combout
--operation mode is normal

BK3_combout = AK1_sel_raw_reg_b & (ME15_q[17] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[17] # !AK1_sel_alu_result);

--BK3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F2|cascout
--operation mode is normal

BK3_cascout = AK1_sel_raw_reg_b & (ME15_q[17] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[17] # !AK1_sel_alu_result);


--BK28_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F27|combout
--operation mode is normal

BK28_combout = AK1_sel_raw_reg_b & (ME15_q[13] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[13] # !AK1_sel_alu_result);

--BK28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F27|cascout
--operation mode is normal

BK28_cascout = AK1_sel_raw_reg_b & (ME15_q[13] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[13] # !AK1_sel_alu_result);


--HH1_const[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[11]
--operation mode is normal

HH1_const[11]_lut_out = HH1L77 # HH1_K[6] & (LH1_p1_op_b_from_reg_or_const # ME16_q[8]);
HH1_const[11] = DFFE(HH1_const[11]_lut_out, clk, K1_data_out, , JH1L8);


--BK5_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F4|combout
--operation mode is normal

BK5_combout = AK1_sel_raw_reg_b & (ME15_q[18] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[18] # !AK1_sel_alu_result);

--BK5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F4|cascout
--operation mode is normal

BK5_cascout = AK1_sel_raw_reg_b & (ME15_q[18] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[18] # !AK1_sel_alu_result);


--BK13_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F12|combout
--operation mode is normal

BK13_combout = AK1_sel_raw_reg_b & (ME15_q[22] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[22] # !AK1_sel_alu_result);

--BK13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F12|cascout
--operation mode is normal

BK13_cascout = AK1_sel_raw_reg_b & (ME15_q[22] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[22] # !AK1_sel_alu_result);


--VJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~865COMB
--operation mode is arithmetic

VJ1L6 = VCC;

--VJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|enet_nios_offset_adder:the_enet_nios_offset_adder|dc_address[2]~867
--operation mode is arithmetic

VJ1L7 = CARRY(BK11_combout & !HH1_const[15] & !VJ1L43 # !BK11_combout & (!VJ1L43 # !HH1_const[15]));


--BK30_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F29|combout
--operation mode is normal

BK30_combout = AK1_sel_raw_reg_b & (ME15_q[14] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[14] # !AK1_sel_alu_result);

--BK30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F29|cascout
--operation mode is normal

BK30_cascout = AK1_sel_raw_reg_b & (ME15_q[14] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[14] # !AK1_sel_alu_result);


--HH1_const[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[12]
--operation mode is normal

HH1_const[12]_lut_out = HH1L78 # HH1_K[7] & (LH1_p1_op_b_from_reg_or_const # ME16_q[8]);
HH1_const[12] = DFFE(HH1_const[12]_lut_out, clk, K1_data_out, , JH1L8);


--BK14_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F13|combout
--operation mode is normal

BK14_combout = AK1_sel_raw_reg_b & ME15_q[6] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[6] # !AK1_sel_alu_result);

--BK14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F13|cascout
--operation mode is normal

BK14_cascout = AK1_sel_raw_reg_b & ME15_q[6] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[6] # !AK1_sel_alu_result);


--HH1_const[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[4]
--operation mode is normal

HH1_const[4]_lut_out = HH1L54 # HH1L55 # DH1_instruction_1[6] & LH1_p1_do_narrow_stack_offset;
HH1_const[4] = DFFE(HH1_const[4]_lut_out, clk, K1_data_out, , JH1L8);


--BK1_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F0|combout
--operation mode is normal

BK1_combout = AK1_sel_raw_reg_b & (ME15_q[16] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[16] # !AK1_sel_alu_result);

--BK1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F0|cascout
--operation mode is normal

BK1_cascout = AK1_sel_raw_reg_b & (ME15_q[16] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[16] # !AK1_sel_alu_result);


--HH1_const[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[14]
--operation mode is normal

HH1_const[14]_lut_out = HH1L80 # HH1_K[9] & (LH1_p1_op_b_from_reg_or_const # ME16_q[8]);
HH1_const[14] = DFFE(HH1_const[14]_lut_out, clk, K1_data_out, , JH1L8);


--BK22_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F21|combout
--operation mode is normal

BK22_combout = AK1_sel_raw_reg_b & (ME15_q[10] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[10] # !AK1_sel_alu_result);

--BK22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F21|cascout
--operation mode is normal

BK22_cascout = AK1_sel_raw_reg_b & (ME15_q[10] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[10] # !AK1_sel_alu_result);


--HH1_const[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[8]
--operation mode is normal

HH1_const[8]_lut_out = !HH1L71;
HH1_const[8] = DFFE(HH1_const[8]_lut_out, clk, K1_data_out, , JH1L8);


--BK16_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F15|combout
--operation mode is normal

BK16_combout = AK1_sel_raw_reg_b & ME15_q[7] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[7] # !AK1_sel_alu_result);

--BK16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F15|cascout
--operation mode is normal

BK16_cascout = AK1_sel_raw_reg_b & ME15_q[7] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[7] # !AK1_sel_alu_result);


--HH1_const[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[5]
--operation mode is normal

HH1_const[5]_lut_out = HH1L56 # HH1_op_uses_Ki5 & HH1_K[0] # !HH1L58;
HH1_const[5] = DFFE(HH1_const[5]_lut_out, clk, K1_data_out, , JH1L8);


--BK12_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F11|combout
--operation mode is normal

BK12_combout = AK1_sel_raw_reg_b & ME15_q[5] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[5] # !AK1_sel_alu_result);

--BK12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F11|cascout
--operation mode is normal

BK12_cascout = AK1_sel_raw_reg_b & ME15_q[5] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[5] # !AK1_sel_alu_result);


--HH1_const[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[3]
--operation mode is normal

HH1_const[3]_lut_out = HH1L51 # HH1L52 # DH1_instruction_1[5] & LH1_p1_do_narrow_stack_offset;
HH1_const[3] = DFFE(HH1_const[3]_lut_out, clk, K1_data_out, , JH1L8);


--BK26_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F25|combout
--operation mode is normal

BK26_combout = AK1_sel_raw_reg_b & (ME15_q[12] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[12] # !AK1_sel_alu_result);

--BK26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F25|cascout
--operation mode is normal

BK26_cascout = AK1_sel_raw_reg_b & (ME15_q[12] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[12] # !AK1_sel_alu_result);


--HH1_const[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[10]
--operation mode is normal

HH1_const[10]_lut_out = HH1L76 # HH1_K[5] & (LH1_p1_op_b_from_reg_or_const # ME16_q[8]);
HH1_const[10] = DFFE(HH1_const[10]_lut_out, clk, K1_data_out, , JH1L8);


--BK10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F9|combout
--operation mode is normal

BK10_combout = AK1_sel_raw_reg_b & ME15_q[4] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[4] # !AK1_sel_alu_result);

--BK10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F9|cascout
--operation mode is normal

BK10_cascout = AK1_sel_raw_reg_b & ME15_q[4] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[4] # !AK1_sel_alu_result);


--HH1_const[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[2]
--operation mode is normal

HH1_const[2]_lut_out = HH1L48 # HH1L49 # DH1_instruction_1[4] & LH1_p1_do_narrow_stack_offset;
HH1_const[2] = DFFE(HH1_const[2]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_op_is_STx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_STx
--operation mode is normal

LH1_p2_op_is_STx_lut_out = LH1_p1_do_iSTx;
LH1_p2_op_is_STx = DFFE(LH1_p2_op_is_STx_lut_out, clk, K1_data_out, , JH1L8);


--DH1_is_cancelled_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_2
--operation mode is normal

DH1_is_cancelled_2_lut_out = UH1_is_cancelled_from_commit_stage # KH1L5 & KH1_next_stage_modifies_register & UH1_is_neutrino;
DH1_is_cancelled_2 = DFFE(DH1_is_cancelled_2_lut_out, clk, K1_data_out, , JH1L8);


--DH1_is_neutrino_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_2
--operation mode is normal

DH1_is_neutrino_2_lut_out = !UH1_is_neutrino;
DH1_is_neutrino_2 = DFFE(DH1_is_neutrino_2_lut_out, clk, K1_data_out, , JH1L8);


--BK6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F5|combout
--operation mode is normal

BK6_combout = AK1_sel_raw_reg_b & ME15_q[2] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[2] # !AK1_sel_alu_result);

--BK6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F5|cascout
--operation mode is normal

BK6_cascout = AK1_sel_raw_reg_b & ME15_q[2] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[2] # !AK1_sel_alu_result);


--HH1_const[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[0]
--operation mode is normal

HH1_const[0]_lut_out = DH1_instruction_1[5] & (LH1_p1_do_stack_offset # HH1_op_uses_Ki5) # !HH1L42;
HH1_const[0] = DFFE(HH1_const[0]_lut_out, clk, K1_data_out, , JH1L8);


--BK8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F7|combout
--operation mode is normal

BK8_combout = AK1_sel_raw_reg_b & ME15_q[3] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[3] # !AK1_sel_alu_result);

--BK8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F7|cascout
--operation mode is normal

BK8_cascout = AK1_sel_raw_reg_b & ME15_q[3] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[3] # !AK1_sel_alu_result);


--HH1_const[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[1]
--operation mode is normal

HH1_const[1]_lut_out = DH1_instruction_1[6] & (LH1_p1_do_stack_offset # HH1_op_uses_Ki5) # !HH1L45;
HH1_const[1] = DFFE(HH1_const[1]_lut_out, clk, K1_data_out, , JH1L8);


--AC1L50 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_requests_enet_boot_rom_s1~278
--operation mode is normal

AC1L50 = !VJ1_dc_address[14] & !VJ1_dc_address[16] & !VJ1_dc_address[11];


--AC1L51 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_requests_enet_boot_rom_s1~279
--operation mode is normal

AC1L51 = JH1_dc_read & AC1L2 & AC1L50 & !VJ1_dc_address[12];


--AC1_enet_boot_rom_s1_slavearbiterlockenable is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_slavearbiterlockenable
--operation mode is normal

AC1_enet_boot_rom_s1_slavearbiterlockenable_lut_out = !AC1L66;
AC1_enet_boot_rom_s1_slavearbiterlockenable = DFFE(AC1_enet_boot_rom_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1
--operation mode is normal

AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1_lut_out = AC1L59 & (AC1L38 # AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 & !AC1L40);
AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 = DFFE(AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1_lut_out, clk, K1_data_out, , );


--FC1L93 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register_in~87
--operation mode is normal

FC1L93 = YH1_ic_read & (!VH1_pc[18] & !VH1_pc[19]);


--AC1L57 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~72
--operation mode is normal

AC1L57 = !VH1_pc[17] & !VH1_pc[16] & !VH1_pc[15] & !VH1_pc[14];


--AC1L58 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~73
--operation mode is normal

AC1L58 = !VH1_pc[13] & !VH1_pc[12] & !VH1_pc[11] & !VH1_pc[10];


--AC1L59 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_in~74
--operation mode is normal

AC1L59 = FC1L93 & AC1L57 & AC1L58 & !VH1_pc[21];


--AC1L52 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_arbiterlock~14
--operation mode is normal

AC1L52 = AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 & AC1L59;


--AC1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register
--operation mode is normal

AC1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out = AC1L48 & (AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L55);
AC1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register = DFFE(AC1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out, clk, K1_data_out, , );


--AC1L48 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_qualified_request_enet_boot_rom_s1~84
--operation mode is normal

AC1L48 = AC1L51 & !AC1_enet_nios_data_master_read_data_valid_enet_boot_rom_s1_shift_register & (!AC1L52 # !AC1_enet_boot_rom_s1_slavearbiterlockenable);


--AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1
--operation mode is normal

AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1_lut_out = AC1L51 & (AC1L61 # AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 & !AC1L40);
AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 = DFFE(AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1_lut_out, clk, K1_data_out, , );


--AC1L55 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_qualified_request_enet_boot_rom_s1~75
--operation mode is normal

AC1L55 = AC1L59 & (!AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 # !AC1L51 # !AC1_enet_boot_rom_s1_slavearbiterlockenable);


--AC1_enet_boot_rom_s1_arb_addend[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_addend[1]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_addend[1]_lut_out = AC1L70 & AC1L38 # !AC1L70 & (AC1L54 & AC1L38 # !AC1L54 & (AC1_enet_boot_rom_s1_arb_addend[1]));
AC1_enet_boot_rom_s1_arb_addend[1] = DFFE(AC1_enet_boot_rom_s1_arb_addend[1]_lut_out, clk, K1_data_out, , );


--AC1L42 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_grant_vector[1]~71
--operation mode is normal

AC1L42 = AC1L48 & AC1L55 & (!AC1_enet_boot_rom_s1_arb_addend[1]);


--UC1L33 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|nedk_card_bus_avalon_slave_begins_xfer~56
--operation mode is normal

UC1L33 = UC1L34 & (!UC1_d1_reasons_to_wait);


--FC1L207 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_write_n_to_the_ext_flash~27
--operation mode is normal

FC1L207 = FC1L106 & (FC1_d1_reasons_to_wait # !FC1L148);


--DC1L430 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~506
--operation mode is normal

DC1L430 = FC1L84 & (!FC1L154 # !DC1_enet_nios_data_master_dbs_address[1] # !FC1L207);


--DC1L431 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~507
--operation mode is normal

DC1L431 = AC1L42 # JH1_dc_read & (UC1L33 # DC1L430);


--DC1L432 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~509
--operation mode is normal

DC1L432 = !DC1L442 & (FC1L209 # !DC1_enet_nios_data_master_dbs_address[1] # !JH1_dc_write);


--AC1L3 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|Equal~132
--operation mode is normal

AC1L3 = AC1L1 & (!VJ1_dc_address[18] & !VJ1_dc_address[22]);


--AB1L1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~132
--operation mode is normal

AB1L1 = AC1L3 & VJ1_dc_address[13] & AC1L50;


--AB1L2 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~133
--operation mode is normal

AB1L2 = AB1L1 & !VJ1_dc_address[10] & !VJ1_dc_address[7] & !VJ1_dc_address[12];


--AB1L3 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~134
--operation mode is normal

AB1L3 = AB1L2 & (!VJ1_dc_address[6] & !VJ1_dc_address[8]);


--T1L2 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~114
--operation mode is normal

T1L2 = !VJ1_dc_address[4] & !VJ1_dc_address[2] & !VJ1_dc_address[3];


--T1L3 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|Equal~115
--operation mode is normal

T1L3 = AB1L3 & VJ1_dc_address[9] & T1L2 & !VJ1_dc_address[5];


--T1_enet_nios_data_master_requests_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_requests_ad_cmd_ram_s1
--operation mode is normal

T1_enet_nios_data_master_requests_ad_cmd_ram_s1 = T1L3 & (JH1_dc_write # JH1_dc_read);


--T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register
--operation mode is normal

T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out = JH1_dc_read & T1L59 & (!T1L50 # !T1_ad_cmd_ram_s1_arb_addend[1]);
T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register = DFFE(T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--AB1L62 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~157
--operation mode is normal

AB1L62 = JH1_dc_write & (DC1_enet_nios_data_master_waitrequest # DC1_enet_nios_data_master_no_byte_enables_and_last_term # !FC1L209);


--T1L58 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_qualified_request_ad_cmd_ram_s1~118
--operation mode is normal

T1L58 = !AB1L62 & (!T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register # !JH1_dc_read);


--T1_ad_cmd_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_slavearbiterlockenable
--operation mode is normal

T1_ad_cmd_ram_s1_slavearbiterlockenable_lut_out = T1L11 # T1L17 # !T1L13;
T1_ad_cmd_ram_s1_slavearbiterlockenable = DFFE(T1_ad_cmd_ram_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1
--operation mode is normal

T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out = T1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (T1L63 # T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 & !T1L20);
T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 = DFFE(T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out, clk, K1_data_out, , );


--TE1_dc_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_read
--operation mode is normal

TE1_dc_read_lut_out = VE1_do_iLDx_delayed_for_sel_memword_2 & (!NE1_is_cancelled_2 & !NE1_is_neutrino_2);
TE1_dc_read = DFFE(TE1_dc_read_lut_out, clk, K1_data_out, , TE1L6);


--T1L53 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_requests_ad_cmd_ram_s1~0
--operation mode is normal

T1L53 = TE1_dc_write # TE1_dc_read;


--Y1L5 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_requests_ad_ram_s1~158
--operation mode is normal

Y1L5 = DG1_dc_address[13] & T1L53 & !DG1_dc_address[14] & !DG1_dc_address[11];


--T1L54 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_requests_ad_cmd_ram_s1~184
--operation mode is normal

T1L54 = Y1L5 & !DG1_dc_address[10] & !DG1_dc_address[7] & !DG1_dc_address[12];


--T1_ad_nios_data_master_requests_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_requests_ad_cmd_ram_s1
--operation mode is normal

T1_ad_nios_data_master_requests_ad_cmd_ram_s1 = GB1L1 & T1L54 & FB1L105 & DG1_dc_address[9];


--T1L21 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~111
--operation mode is normal

T1L21 = T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 & T1_ad_nios_data_master_requests_ad_cmd_ram_s1;


--T1L59 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|enet_nios_data_master_qualified_request_ad_cmd_ram_s1~119
--operation mode is normal

T1L59 = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & T1L58 & (!T1L21 # !T1_ad_cmd_ram_s1_slavearbiterlockenable);


--AB1L4 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|Equal~135
--operation mode is normal

AB1L4 = AB1L2 & !VJ1_dc_address[9] & !VJ1_dc_address[6] & !VJ1_dc_address[8];


--AB1_enet_nios_data_master_requests_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_requests_ad_result_ram_s1
--operation mode is normal

AB1_enet_nios_data_master_requests_ad_result_ram_s1 = AB1L4 & (JH1_dc_write # JH1_dc_read);


--AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register
--operation mode is normal

AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out = JH1_dc_read & AB1L64 & (!AB1L6 # !AB1_ad_result_ram_s1_arb_addend[1]);
AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register = DFFE(AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--AB1L63 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~158
--operation mode is normal

AB1L63 = !AB1L62 & (!AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register # !JH1_dc_read);


--AB1_ad_result_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_slavearbiterlockenable
--operation mode is normal

AB1_ad_result_ram_s1_slavearbiterlockenable_lut_out = AB1L21 # AB1L20 # AB1L24;
AB1_ad_result_ram_s1_slavearbiterlockenable = DFFE(AB1_ad_result_ram_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1
--operation mode is normal

AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1_lut_out = AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (AB1L68 # AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 & !AB1L27);
AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 = DFFE(AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1_lut_out, clk, K1_data_out, , );


--AB1_ad_nios_data_master_requests_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_requests_ad_result_ram_s1
--operation mode is normal

AB1_ad_nios_data_master_requests_ad_result_ram_s1 = T1L54 & !DG1_dc_address[6] & !DG1_dc_address[8] & !DG1_dc_address[9];


--AB1L28 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_firsttransfer~111
--operation mode is normal

AB1L28 = AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 & AB1_ad_nios_data_master_requests_ad_result_ram_s1;


--AB1L64 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|enet_nios_data_master_qualified_request_ad_result_ram_s1~159
--operation mode is normal

AB1L64 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & AB1L63 & (!AB1L28 # !AB1_ad_result_ram_s1_slavearbiterlockenable);


--Y1_enet_nios_data_master_requests_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_requests_ad_ram_s1
--operation mode is normal

Y1_enet_nios_data_master_requests_ad_ram_s1 = VJ1_dc_address[12] & AB1L1 & (JH1_dc_write # JH1_dc_read);


--Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register
--operation mode is normal

Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out = JH1_dc_read & Y1L102 & (Y1L82 # Y1L84);
Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register = DFFE(Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--Y1_ad_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_slavearbiterlockenable
--operation mode is normal

Y1_ad_ram_s1_slavearbiterlockenable_lut_out = !Y1L113;
Y1_ad_ram_s1_slavearbiterlockenable = DFFE(Y1_ad_ram_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1
--operation mode is normal

Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1_lut_out = Y1L11 & (Y1L48 # Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 & !Y1L50);
Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 = DFFE(Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1_lut_out, clk, K1_data_out, , );


--GF1_ic_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read
--operation mode is normal

GF1_ic_read_lut_out = W1L23 & (GF1L59 & !GF1L62) # !W1L23 & GF1_ic_read;
GF1_ic_read = DFFE(GF1_ic_read_lut_out, clk, K1_data_out, , );


--DF1_pc[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[10]
--operation mode is counter

DF1_pc[10]_lut_out = DF1_pc[10] $ (!DF1L25);
DF1_pc[10]_sload_eqn = (DF1L2 & EF1L36) # (!DF1L2 & DF1_pc[10]_lut_out);
DF1_pc[10] = DFFE(DF1_pc[10]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[10]~614
--operation mode is counter

DF1L27 = CARRY(!DF1_pc[10] & (!DF1L25));


--DF1_pc[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[11]
--operation mode is counter

DF1_pc[11]_lut_out = DF1_pc[11] $ (DF1L27);
DF1_pc[11]_sload_eqn = (DF1L2 & EF1L37) # (!DF1L2 & DF1_pc[11]_lut_out);
DF1_pc[11] = DFFE(DF1_pc[11]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[11]~617
--operation mode is counter

DF1L29 = CARRY(!DF1L27 # !DF1_pc[11]);


--DF1_pc[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[12]
--operation mode is normal

DF1_pc[12]_lut_out = DF1_pc[12] $ (!DF1L29);
DF1_pc[12]_sload_eqn = (DF1L2 & EF1L38) # (!DF1L2 & DF1_pc[12]_lut_out);
DF1_pc[12] = DFFE(DF1_pc[12]_sload_eqn, clk, K1_data_out, , DF1L31);


--Y1L11 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_in~28
--operation mode is normal

Y1L11 = GF1_ic_read & DF1_pc[10] & DF1_pc[11] & DF1_pc[12];


--Y1L6 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_arbiterlock~14
--operation mode is normal

Y1L6 = Y1_ad_ram_s1_slavearbiterlockenable & Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 & Y1L11;


--Y1L100 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~81
--operation mode is normal

Y1L100 = !Y1L6 & (!Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register # !JH1_dc_read);


--Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1
--operation mode is normal

Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1_lut_out = Y1_ad_nios_data_master_requests_ad_ram_s1 & (Y1L106 # Y1_ad_ram_s1_saved_chosen_master_vector[2] & !Y1L49);
Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 = DFFE(Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1_lut_out, clk, K1_data_out, , );


--Y1_ad_nios_data_master_requests_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_requests_ad_ram_s1
--operation mode is normal

Y1_ad_nios_data_master_requests_ad_ram_s1 = DG1_dc_address[12] & Y1L5;


--Y1L101 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~82
--operation mode is normal

Y1L101 = Y1L100 & (!Y1_ad_nios_data_master_requests_ad_ram_s1 # !Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 # !Y1_ad_ram_s1_slavearbiterlockenable);


--Y1L102 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_qualified_request_ad_ram_s1~83
--operation mode is normal

Y1L102 = Y1_enet_nios_data_master_requests_ad_ram_s1 & Y1L101 & (!AB1L62);


--DC1L433 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~510
--operation mode is normal

DC1L433 = T1L59 # AB1L64 # Y1L102;


--DC1L434 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~511
--operation mode is normal

DC1L434 = DC1L432 # DC1L433 & JH1_dc_write & !DC1_enet_nios_data_master_dbs_address[1];


--AC1L70 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|registered_enet_nios_data_master_read_data_valid_enet_boot_rom_s1~23
--operation mode is normal

AC1L70 = AC1L48 & (AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L55);


--DC1L435 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~512
--operation mode is normal

DC1L435 = DC1L434 # AC1L51 & !AC1L70 & !AC1L48;


--BK24_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F23|combout
--operation mode is normal

BK24_combout = AK1_sel_raw_reg_b & (ME15_q[11] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[11] # !AK1_sel_alu_result);

--BK24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F23|cascout
--operation mode is normal

BK24_cascout = AK1_sel_raw_reg_b & (ME15_q[11] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[11] # !AK1_sel_alu_result);


--HH1_const[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[9]
--operation mode is normal

HH1_const[9]_lut_out = !HH1L74;
HH1_const[9] = DFFE(HH1_const[9]_lut_out, clk, K1_data_out, , JH1L8);


--BK18_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F17|combout
--operation mode is normal

BK18_combout = AK1_sel_raw_reg_b & (ME15_q[8] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[8] # !AK1_sel_alu_result);

--BK18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F17|cascout
--operation mode is normal

BK18_cascout = AK1_sel_raw_reg_b & (ME15_q[8] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[8] # !AK1_sel_alu_result);


--HH1_const[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[6]
--operation mode is normal

HH1_const[6]_lut_out = !HH1L61;
HH1_const[6] = DFFE(HH1_const[6]_lut_out, clk, K1_data_out, , JH1L8);


--BK20_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F19|combout
--operation mode is normal

BK20_combout = AK1_sel_raw_reg_b & (ME15_q[9] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[9] # !AK1_sel_alu_result);

--BK20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F19|cascout
--operation mode is normal

BK20_cascout = AK1_sel_raw_reg_b & (ME15_q[9] # AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[9] # !AK1_sel_alu_result);


--HH1_const[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|const[7]
--operation mode is normal

HH1_const[7]_lut_out = !HH1L66;
HH1_const[7] = DFFE(HH1_const[7]_lut_out, clk, K1_data_out, , JH1L8);


--RJ4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC3|regout
--operation mode is normal

RJ4_regout_lut_out = (EJ1L25 & KJ1_true_regA[3] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[11] # !EJ1_rota0[1])) & CASCADE(QJ7_cascout);
RJ4_regout = DFFE(RJ4_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_3|regout
--operation mode is counter

MJ4_regout_lut_out = KJ1_true_regA[3] $ LJ1_true_regB[3] $ !MJ3_cout;
MJ4_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[3]) # (!JJ1L1 & MJ4_regout_lut_out);
MJ4_regout_reg_input = MJ4_regout_sload_eqn & !GH1L6;
MJ4_regout = DFFE(MJ4_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ4_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_3|cout
--operation mode is counter

MJ4_cout = CARRY(KJ1_true_regA[3] & (LJ1_true_regB[3] # !MJ3_cout) # !KJ1_true_regA[3] & LJ1_true_regB[3] & !MJ3_cout);


--SJ1_alu_result[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[3]
--operation mode is normal

SJ1_alu_result[3] = RJ4_regout $ MJ4_regout;


--ME14_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME14_q[3]_data_in = SJ1_alu_result[3];
ME14_q[3]_write_enable = RH1L6;
ME14_q[3]_clock_0 = clk;
ME14_q[3]_clock_1 = clk;
ME14_q[3]_clock_enable_1 = JH1L8;
ME14_q[3]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[3]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[3] = MEMORY_SEGMENT(ME14_q[3]_data_in, ME14_q[3]_write_enable, ME14_q[3]_clock_0, ME14_q[3]_clock_1, , , , ME14_q[3]_clock_enable_1, VCC, ME14_q[3]_write_address, ME14_q[3]_read_address);


--ZJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[3]~1168
--operation mode is normal

ZJ1L59 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[3] # !KH1_a_matches_dest2 & (ME14_q[3]));


--PH1_next_instruction_address_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[3]
--operation mode is normal

PH1_next_instruction_address_2[3]_lut_out = TH1_next_instruction_address[3];
PH1_next_instruction_address_2[3] = DFFE(PH1_next_instruction_address_2[3]_lut_out, clk, K1_data_out, , JH1L8);


--RJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC|regout
--operation mode is normal

RJ1_regout_lut_out = (EJ1L25 & KJ1_true_regA[0] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[8] # !EJ1_rota0[1])) & CASCADE(QJ1_cascout);
RJ1_regout = DFFE(RJ1_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|regout
--operation mode is counter

MJ1_regout_lut_out = KJ1_true_regA[0] $ LJ1_true_regB[0] $ MJ1L4;
MJ1_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[0]) # (!JJ1L1 & MJ1_regout_lut_out);
MJ1_regout_reg_input = MJ1_regout_sload_eqn & !GH1L6;
MJ1_regout = DFFE(MJ1_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ1_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|cout
--operation mode is counter

MJ1_cout = CARRY(KJ1_true_regA[0] & !LJ1_true_regB[0] & !MJ1L4 # !KJ1_true_regA[0] & (!MJ1L4 # !LJ1_true_regB[0]));


--SJ1_alu_result[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[0]
--operation mode is normal

SJ1_alu_result[0] = RJ1_regout $ MJ1_regout;


--ME14_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME14_q[0]_data_in = SJ1_alu_result[0];
ME14_q[0]_write_enable = RH1L6;
ME14_q[0]_clock_0 = clk;
ME14_q[0]_clock_1 = clk;
ME14_q[0]_clock_enable_1 = JH1L8;
ME14_q[0]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[0]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[0] = MEMORY_SEGMENT(ME14_q[0]_data_in, ME14_q[0]_write_enable, ME14_q[0]_clock_0, ME14_q[0]_clock_1, , , , ME14_q[0]_clock_enable_1, VCC, ME14_q[0]_write_address, ME14_q[0]_read_address);


--ZJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[0]~1170
--operation mode is normal

ZJ1L56 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[0] # !KH1_a_matches_dest2 & (ME14_q[0]));


--PH1_next_instruction_address_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[0]
--operation mode is normal

PH1_next_instruction_address_2[0]_lut_out = TH1_next_instruction_address[0];
PH1_next_instruction_address_2[0] = DFFE(PH1_next_instruction_address_2[0]_lut_out, clk, K1_data_out, , JH1L8);


--RJ3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC2|regout
--operation mode is normal

RJ3_regout_lut_out = (EJ1L25 & KJ1_true_regA[2] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[10] # !EJ1_rota0[1])) & CASCADE(QJ5_cascout);
RJ3_regout = DFFE(RJ3_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_2|regout
--operation mode is counter

MJ3_regout_lut_out = KJ1_true_regA[2] $ LJ1_true_regB[2] $ MJ2_cout;
MJ3_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[2]) # (!JJ1L1 & MJ3_regout_lut_out);
MJ3_regout_reg_input = MJ3_regout_sload_eqn & !GH1L6;
MJ3_regout = DFFE(MJ3_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ3_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_2|cout
--operation mode is counter

MJ3_cout = CARRY(KJ1_true_regA[2] & !LJ1_true_regB[2] & !MJ2_cout # !KJ1_true_regA[2] & (!MJ2_cout # !LJ1_true_regB[2]));


--SJ1_alu_result[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[2]
--operation mode is normal

SJ1_alu_result[2] = RJ3_regout $ MJ3_regout;


--ME14_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME14_q[2]_data_in = SJ1_alu_result[2];
ME14_q[2]_write_enable = RH1L6;
ME14_q[2]_clock_0 = clk;
ME14_q[2]_clock_1 = clk;
ME14_q[2]_clock_enable_1 = JH1L8;
ME14_q[2]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[2]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[2] = MEMORY_SEGMENT(ME14_q[2]_data_in, ME14_q[2]_write_enable, ME14_q[2]_clock_0, ME14_q[2]_clock_1, , , , ME14_q[2]_clock_enable_1, VCC, ME14_q[2]_write_address, ME14_q[2]_read_address);


--ZJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[2]~1172
--operation mode is normal

ZJ1L58 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[2] # !KH1_a_matches_dest2 & (ME14_q[2]));


--PH1_next_instruction_address_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[2]
--operation mode is normal

PH1_next_instruction_address_2[2]_lut_out = TH1_next_instruction_address[2];
PH1_next_instruction_address_2[2] = DFFE(PH1_next_instruction_address_2[2]_lut_out, clk, K1_data_out, , JH1L8);


--FB1_shift_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[13]
--operation mode is normal

FB1_shift_reg[13]_lut_out = FB1L176 & FB1_shift_reg[12] # !FB1L176 & (FB1L178);
FB1_shift_reg[13] = DFFE(FB1_shift_reg[13]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[14]
--operation mode is normal

FB1_tx_holding_reg[14]_lut_out = HG1_op_a[14];
FB1_tx_holding_reg[14] = DFFE(FB1_tx_holding_reg[14]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L177 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3987
--operation mode is normal

FB1L177 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[14] # !FB1_transmitting & (FB1_tx_holding_reg[14])) # !FB1_tx_holding_primed & FB1_shift_reg[14];


--HG1_op_a[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[15]
--operation mode is normal

HG1_op_a[15]_lut_out = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[15] # !UE1_a_matches_dest2 & (ME3_q[15]));
HG1_op_a[15] = DFFE(HG1_op_a[15]_lut_out, clk, K1_data_out, , TE1L6);


--FB1_data_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|data_wr_strobe
--operation mode is normal

FB1_data_wr_strobe_lut_out = DG1_dc_address[1] & !FB1_p1_wr_strobe & !DG1_dc_address[2] & !DG1_dc_address[3];
FB1_data_wr_strobe = DFFE(FB1_data_wr_strobe_lut_out, clk, K1_data_out, , );


--FB1L258 is dual_processor:inst|adc_spi:the_adc_spi|write_tx_holding~14
--operation mode is normal

FB1L258 = FB1_data_wr_strobe & (!FB1_tx_holding_primed # !FB1_transmitting);


--FB1L44 is dual_processor:inst|adc_spi:the_adc_spi|add~113
--operation mode is arithmetic

FB1L44 = FB1_state[4] $ (!FB1L47);

--FB1L45 is dual_processor:inst|adc_spi:the_adc_spi|add~115
--operation mode is arithmetic

FB1L45 = CARRY(FB1_state[4] & (!FB1L47));


--FB1L56 is dual_processor:inst|adc_spi:the_adc_spi|always11~0
--operation mode is normal

FB1L56 = FB1_transmitting & FB1_delayCounter[1] & FB1_delayCounter[0];


--FB1L46 is dual_processor:inst|adc_spi:the_adc_spi|add~117
--operation mode is arithmetic

FB1L46 = FB1_state[3] $ (FB1L49);

--FB1L47 is dual_processor:inst|adc_spi:the_adc_spi|add~119
--operation mode is arithmetic

FB1L47 = CARRY(!FB1L49 # !FB1_state[3]);


--FB1L48 is dual_processor:inst|adc_spi:the_adc_spi|add~121
--operation mode is arithmetic

FB1L48 = FB1_state[2] $ (!FB1L51);

--FB1L49 is dual_processor:inst|adc_spi:the_adc_spi|add~123
--operation mode is arithmetic

FB1L49 = CARRY(FB1_state[2] & (!FB1L51));


--FB1L50 is dual_processor:inst|adc_spi:the_adc_spi|add~125
--operation mode is arithmetic

FB1L50 = FB1_state[1] $ (FB1L54);

--FB1L51 is dual_processor:inst|adc_spi:the_adc_spi|add~127
--operation mode is arithmetic

FB1L51 = CARRY(!FB1L54 # !FB1_state[1]);


--FB1L52 is dual_processor:inst|adc_spi:the_adc_spi|add~129
--operation mode is normal

FB1L52 = FB1_state[5] $ (FB1L45);


--FB1L53 is dual_processor:inst|adc_spi:the_adc_spi|add~133
--operation mode is arithmetic

FB1L53 = !FB1_state[0];

--FB1L54 is dual_processor:inst|adc_spi:the_adc_spi|add~135
--operation mode is arithmetic

FB1L54 = CARRY(FB1_state[0]);


--FB1_slaveselect_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|slaveselect_wr_strobe
--operation mode is normal

FB1_slaveselect_wr_strobe = FB1_wr_strobe & DG1_dc_address[1] & DG1_dc_address[3] & !DG1_dc_address[2];


--GB1L4 is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|Equal~114
--operation mode is normal

GB1L4 = GB1L3 & DG1_dc_address[9] & (!DG1_dc_address[10]);


--FB1_p1_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|p1_wr_strobe
--operation mode is normal

FB1_p1_wr_strobe = FB1_wr_strobe # !GB1L4 # !TE1_dc_write;


--KG2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F1|combout
--operation mode is normal

KG2_combout = JG1L4 & ME4_q[1] & (!JG1L1) # !JG1L4 & (AG1_alu_result[1] # !JG1L1);

--KG2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F1|cascout
--operation mode is normal

KG2_cascout = JG1L4 & ME4_q[1] & (!JG1L1) # !JG1L4 & (AG1_alu_result[1] # !JG1L1);


--SE1_const[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[0]
--operation mode is normal

SE1_const[0]_lut_out = SE1L36 # SE1L38 # VE1_p1_do_narrow_stack_offset & NE1_instruction_1[1];
SE1_const[0] = DFFE(SE1_const[0]_lut_out, clk, K1_data_out, , TE1L6);


--TE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|pipe_freeze~46
--operation mode is normal

TE1L6 = V1_ad_nios_data_master_waitrequest # !TE1_dc_write & !TE1_dc_read;


--KG3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F2|combout
--operation mode is normal

KG3_combout = JG1L4 & ME4_q[2] & (!JG1L1) # !JG1L4 & (AG1_alu_result[2] # !JG1L1);

--KG3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F2|cascout
--operation mode is normal

KG3_cascout = JG1L4 & ME4_q[2] & (!JG1L1) # !JG1L4 & (AG1_alu_result[2] # !JG1L1);


--SE1_const[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[1]
--operation mode is normal

SE1_const[1]_lut_out = NE1_instruction_1[6] & (VE1_p1_do_stack_offset # SE1_op_uses_Ki5) # !SE1L40;
SE1_const[1] = DFFE(SE1_const[1]_lut_out, clk, K1_data_out, , TE1L6);


--KG4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F3|combout
--operation mode is normal

KG4_combout = JG1L4 & ME4_q[3] & (!JG1L1) # !JG1L4 & (AG1_alu_result[3] # !JG1L1);

--KG4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F3|cascout
--operation mode is normal

KG4_cascout = JG1L4 & ME4_q[3] & (!JG1L1) # !JG1L4 & (AG1_alu_result[3] # !JG1L1);


--SE1_const[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[2]
--operation mode is normal

SE1_const[2]_lut_out = NE1_instruction_1[7] & (VE1_p1_do_stack_offset # SE1_op_uses_Ki5) # !SE1L43;
SE1_const[2] = DFFE(SE1_const[2]_lut_out, clk, K1_data_out, , TE1L6);


--ZF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC10|regout
--operation mode is normal

ZF11_regout_lut_out = (NF1_rota1[0] & TF1L6 & (!NF1L7) # !NF1_rota1[0] & (TF1L22 # !NF1L7)) & CASCADE(YF11_cascout);
ZF11_regout = DFFE(ZF11_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_10|regout
--operation mode is counter

VF11_regout_lut_out = TF1L22 $ UF1_true_regB[10] $ VF10_cout;
VF11_regout_sload_eqn = (SF1L3 & UF1_true_regB[10]) # (!SF1L3 & VF11_regout_lut_out);
VF11_regout_reg_input = VF11_regout_sload_eqn & !RE1L4;
VF11_regout = DFFE(VF11_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF11_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_10|cout
--operation mode is counter

VF11_cout = CARRY(TF1L22 & !UF1_true_regB[10] & !VF10_cout # !TF1L22 & (!VF10_cout # !UF1_true_regB[10]));


--AG1_alu_result[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[10]
--operation mode is normal

AG1_alu_result[10] = ZF11_regout $ VF11_regout;


--ME3_q[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10]
ME3_q[10]_data_in = AG1_alu_result[10];
ME3_q[10]_write_enable = ZE1L1;
ME3_q[10]_clock_0 = clk;
ME3_q[10]_clock_1 = clk;
ME3_q[10]_clock_enable_1 = TE1L6;
ME3_q[10]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[10]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[10] = MEMORY_SEGMENT(ME3_q[10]_data_in, ME3_q[10]_write_enable, ME3_q[10]_clock_0, ME3_q[10]_clock_1, , , , ME3_q[10]_clock_enable_1, VCC, ME3_q[10]_write_address, ME3_q[10]_read_address);


--UE1_a_matches_dest2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|a_matches_dest2
--operation mode is normal

UE1_a_matches_dest2_lut_out = UE1L16;
UE1_a_matches_dest2 = DFFE(UE1_a_matches_dest2_lut_out, clk, K1_data_out, , TE1L6);


--VE1_op_subroutine_delayed_for_force_carryin_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_2
--operation mode is normal

VE1_op_subroutine_delayed_for_force_carryin_2_lut_out = VE1_op_subroutine_delayed_for_force_carryin_1;
VE1_op_subroutine_delayed_for_force_carryin_2 = DFFE(VE1_op_subroutine_delayed_for_force_carryin_2_lut_out, clk, K1_data_out, , TE1L6);


--HG1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[10]~689
--operation mode is normal

HG1L41 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[10] # !UE1_a_matches_dest2 & (ME3_q[10]));


--XE1_next_instruction_address_2[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[10]
--operation mode is normal

XE1_next_instruction_address_2[10]_lut_out = !BF1_next_instruction_address[10];
XE1_next_instruction_address_2[10] = DFFE(XE1_next_instruction_address_2[10]_lut_out, clk, K1_data_out, , TE1L6);


--XH22_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_21|combout
--operation mode is normal

XH22_combout = NH1_do_jump & ZJ1L22 # !NH1_do_jump & (WH1L1);

--XH22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_21|regout
--operation mode is normal

XH22_regout = DFFE(XH22_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[21]~2861
--operation mode is normal

WH1L65 = VH1L4 & XH22_regout # !VH1L4 & (XH22_combout);


--VH1L48Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[20]~reg0
--operation mode is counter

VH1L48Q_lut_out = VH1L48Q $ (!VH1L46);
VH1L48Q_sload_eqn = (VH1L2 & WH1L64) # (!VH1L2 & VH1L48Q_lut_out);
VH1L48Q = DFFE(VH1L48Q_sload_eqn, clk, K1_data_out, , VH1L50);

--VH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc[20]~853
--operation mode is counter

VH1L47 = CARRY(VH1L48Q & (!VH1L46));


--EC1L74 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|r_2~0
--operation mode is normal

EC1L74 = !AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1 # !AC1L51 # !AC1_enet_boot_rom_s1_slavearbiterlockenable # !AC1L59;


--EC1L70 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~90
--operation mode is normal

EC1L70 = EC1L74 & (FC1_d1_reasons_to_wait & FC1L106 # !FC1L99);


--EC1L75 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|r_3~5
--operation mode is normal

EC1L75 = FC1L12 # FC1L14 # !FC1L99;


--EC1L71 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~91
--operation mode is normal

EC1L71 = EC1L75 & (FC1L1 # FC1L3 # !FC1L92);


--EC1L72 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~92
--operation mode is normal

EC1L72 = EC1L71 & (!FC1L95 & !FC1L91 # !FC1L78);


--AC1_enet_nios_instruction_master_granted_enet_boot_rom_s1 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_granted_enet_boot_rom_s1
--operation mode is normal

AC1_enet_nios_instruction_master_granted_enet_boot_rom_s1 = AC1L55 & (!AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L48) # !AC1L55 & (AC1L48 # AC1_enet_boot_rom_s1_arb_addend[1]);


--EC1L73 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run~93
--operation mode is normal

EC1L73 = EC1L70 & EC1L72 & (AC1_enet_nios_instruction_master_granted_enet_boot_rom_s1 # !AC1L55);


--VH1_waiting_for_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|waiting_for_delay_slot
--operation mode is normal

VH1_waiting_for_delay_slot_lut_out = !YH1L128 & (VH1_waiting_for_delay_slot # VH1_nonsequential_pc & !TH1_d1_instruction_fifo_read_data_bad);
VH1_waiting_for_delay_slot = DFFE(VH1_waiting_for_delay_slot_lut_out, clk, K1_data_out, , JH1L8);


--VH1_remember_to_flush is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|remember_to_flush
--operation mode is normal

VH1_remember_to_flush_lut_out = VH1L52 & (VH1L5 # !EC1L73);
VH1_remember_to_flush = DFFE(VH1_remember_to_flush_lut_out, clk, K1_data_out, , );


--TH1_d1_instruction_fifo_read_data_bad is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_read_data_bad
--operation mode is normal

TH1_d1_instruction_fifo_read_data_bad_lut_out = TH1L35 & (YH1L128) # !TH1L35 & TH1_d1_instruction_fifo_read_data_bad;
TH1_d1_instruction_fifo_read_data_bad = DFFE(TH1_d1_instruction_fifo_read_data_bad_lut_out, clk, K1_data_out, , );


--VH1_nonsequential_pc is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|nonsequential_pc
--operation mode is normal

VH1_nonsequential_pc = !VH1L4 & (DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read);


--VH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|p1_flush~243
--operation mode is normal

VH1L5 = VH1_waiting_for_delay_slot & (!VH1_nonsequential_pc # !TH1_d1_instruction_fifo_read_data_bad) # !VH1_waiting_for_delay_slot & !VH1_remember_to_flush & (!VH1_nonsequential_pc # !TH1_d1_instruction_fifo_read_data_bad);


--VH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|pc_clken~45
--operation mode is normal

VH1L50 = EC1L73 & (YH1_ic_read # !VH1L5);


--VH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|next_pc~0
--operation mode is normal

VH1L2 = VH1_remember_to_flush & !VH1_waiting_for_delay_slot # !VH1L4;


--AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]
--operation mode is normal

AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out = ZH1L28 & (ZH1L1 & (AJ1L2) # !ZH1L1 & AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]) # !ZH1L28 & AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1];
AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] = DFFE(AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out, clk, K1_data_out, , AJ1L1);


--ZH1_subinstruction[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[0]
--operation mode is counter

ZH1_subinstruction[0]_lut_out = !ZH1_subinstruction[0];
ZH1_subinstruction[0]_sload_eqn = (ZH1L1 & ZH1L6) # (!ZH1L1 & ZH1_subinstruction[0]_lut_out);
ZH1_subinstruction[0] = DFFE(ZH1_subinstruction[0]_sload_eqn, clk, K1_data_out, , ZH1L28);

--ZH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[0]~661
--operation mode is counter

ZH1L31 = CARRY(ZH1_subinstruction[0]);


--ZH1_subinstruction[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[1]
--operation mode is counter

ZH1_subinstruction[1]_lut_out = ZH1_subinstruction[1] $ (!ZH1L31);
ZH1_subinstruction[1]_sload_eqn = (ZH1L1 & ZH1L14) # (!ZH1L1 & ZH1_subinstruction[1]_lut_out);
ZH1_subinstruction[1] = DFFE(ZH1_subinstruction[1]_sload_eqn, clk, K1_data_out, , ZH1L28);

--ZH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[1]~664
--operation mode is counter

ZH1L33 = CARRY(!ZH1_subinstruction[1] & (!ZH1L31));


--ZH1_subinstruction[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[2]
--operation mode is counter

ZH1_subinstruction[2]_lut_out = ZH1_subinstruction[2] $ (ZH1L33);
ZH1_subinstruction[2]_sload_eqn = (ZH1L1 & ~GND) # (!ZH1L1 & ZH1_subinstruction[2]_lut_out);
ZH1_subinstruction[2] = DFFE(ZH1_subinstruction[2]_sload_eqn, clk, K1_data_out, , ZH1L28);

--ZH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[2]~667
--operation mode is counter

ZH1L35 = CARRY(ZH1_subinstruction[2] # !ZH1L33);


--ZH1_subinstruction[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[3]
--operation mode is counter

ZH1_subinstruction[3]_lut_out = ZH1_subinstruction[3] $ (!ZH1L35);
ZH1_subinstruction[3]_sload_eqn = (ZH1L1 & ~GND) # (!ZH1L1 & ZH1_subinstruction[3]_lut_out);
ZH1_subinstruction[3] = DFFE(ZH1_subinstruction[3]_sload_eqn, clk, K1_data_out, , ZH1L28);

--ZH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[3]~670
--operation mode is counter

ZH1L37 = CARRY(!ZH1_subinstruction[3] & (!ZH1L35));


--MH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~126
--operation mode is normal

MH1L27 = !ZH1_subinstruction[0] & !ZH1_subinstruction[1] & !ZH1_subinstruction[2] & !ZH1_subinstruction[3];


--ZH1_subinstruction[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[4]
--operation mode is counter

ZH1_subinstruction[4]_lut_out = ZH1_subinstruction[4] $ (ZH1L37);
ZH1_subinstruction[4]_sload_eqn = (ZH1L1 & ~GND) # (!ZH1L1 & ZH1_subinstruction[4]_lut_out);
ZH1_subinstruction[4] = DFFE(ZH1_subinstruction[4]_sload_eqn, clk, K1_data_out, , ZH1L28);

--ZH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[4]~673
--operation mode is counter

ZH1L39 = CARRY(ZH1_subinstruction[4] # !ZH1L37);


--ZH1_subinstruction[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subinstruction[5]
--operation mode is normal

ZH1_subinstruction[5]_lut_out = ZH1_subinstruction[5] $ (!ZH1L39);
ZH1_subinstruction[5]_sload_eqn = (ZH1L1 & ZH1L22) # (!ZH1L1 & ZH1_subinstruction[5]_lut_out);
ZH1_subinstruction[5] = DFFE(ZH1_subinstruction[5]_sload_eqn, clk, K1_data_out, , ZH1L28);


--MH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~127
--operation mode is normal

MH1L28 = MH1L27 & (!ZH1_subinstruction[4] & !ZH1_subinstruction[5]);


--ME16_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME16_q[2]_data_in = ~GND;
ME16_q[2]_clock_1 = clk;
ME16_q[2]_clock_enable_1 = UH1L1;
ME16_q[2]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[2]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[2] = MEMORY_SEGMENT(ME16_q[2]_data_in, GND, GND, ME16_q[2]_clock_1, , , , ME16_q[2]_clock_enable_1, VCC, ME16_q[2]_write_address, ME16_q[2]_read_address);


--ME16_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME16_q[9]_data_in = ~GND;
ME16_q[9]_clock_1 = clk;
ME16_q[9]_clock_enable_1 = UH1L1;
ME16_q[9]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[9]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[9] = MEMORY_SEGMENT(ME16_q[9]_data_in, GND, GND, ME16_q[9]_clock_1, , , , ME16_q[9]_clock_enable_1, VCC, ME16_q[9]_write_address, ME16_q[9]_read_address);


--KH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|hold_for_hazard~42
--operation mode is normal

KH1L5 = ME16_q[2] & (KH1L10 # ME16_q[9] & KH1L18) # !ME16_q[2] & ME16_q[9] & KH1L18;


--KH1_next_stage_modifies_register is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|next_stage_modifies_register
--operation mode is normal

KH1_next_stage_modifies_register_lut_out = !ME16_q[11] & (KH1L24 & MH1L28);
KH1_next_stage_modifies_register = DFFE(KH1_next_stage_modifies_register_lut_out, clk, K1_data_out, , JH1L8);


--UH1_is_neutrino is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_neutrino
--operation mode is normal

UH1_is_neutrino_lut_out = KH1L6 # UH1L9 & (TH1_d1_instruction_fifo_read_data_bad # !ZH1L1);
UH1_is_neutrino = DFFE(UH1_is_neutrino_lut_out, clk, K1_data_out, , JH1L8);


--UH1_is_cancelled_from_commit_stage is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage
--operation mode is normal

UH1_is_cancelled_from_commit_stage_lut_out = UH1L7 # UH1_is_cancelled_from_commit_stage & (!UH1L4);
UH1_is_cancelled_from_commit_stage = DFFE(UH1_is_cancelled_from_commit_stage_lut_out, clk, K1_data_out, , );


--KH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|hold_for_hazard~43
--operation mode is normal

KH1L6 = KH1L5 & KH1_next_stage_modifies_register & UH1_is_neutrino & !UH1_is_cancelled_from_commit_stage;


--FJ1_IE_out_pre_mask is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask
--operation mode is normal

FJ1_IE_out_pre_mask_lut_out = FJ1L22 # FJ1L24 & (FJ1L23) # !FJ1L24 & FJ1_IE_out_pre_mask;
FJ1_IE_out_pre_mask = DFFE(FJ1_IE_out_pre_mask_lut_out, clk, K1_data_out, , );


--LH1_p1_op_is_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_trap
--operation mode is normal

LH1_p1_op_is_trap_lut_out = LH1L81 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[8]);
LH1_p1_op_is_trap = DFFE(LH1_p1_op_is_trap_lut_out, clk, K1_data_out, , UH1L1);


--MH1_trap_properly_received is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|trap_properly_received
--operation mode is normal

MH1_trap_properly_received = LH1_p1_op_is_trap & UH1_is_neutrino & (!UH1_is_cancelled_from_commit_stage);


--TH1_dont_forget_to_force_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|dont_forget_to_force_trap
--operation mode is normal

TH1_dont_forget_to_force_trap_lut_out = !MH1_trap_properly_received & (TH1_dont_forget_to_force_trap # MH1L31);
TH1_dont_forget_to_force_trap = DFFE(TH1_dont_forget_to_force_trap_lut_out, clk, K1_data_out, , JH1L8);


--MH1_dont_forget_im_processing_a_trap is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|dont_forget_im_processing_a_trap
--operation mode is normal

MH1_dont_forget_im_processing_a_trap_lut_out = LH1_p1_op_is_trap;
MH1_dont_forget_im_processing_a_trap = DFFE(MH1_dont_forget_im_processing_a_trap_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--MH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~128
--operation mode is normal

MH1L29 = FJ1_IE_out_pre_mask & !MH1_trap_properly_received & !TH1_dont_forget_to_force_trap & !MH1_dont_forget_im_processing_a_trap;


--EH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch~5
--operation mode is normal

EH1L2 = UH1_is_neutrino & (!UH1_is_cancelled_from_commit_stage);


--MH1_d2_irq is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irq
--operation mode is normal

MH1_d2_irq_lut_out = MH1_d1_irq & MH1L1;
MH1_d2_irq = DFFE(MH1_d2_irq_lut_out, clk, K1_data_out, , );


--ME16_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10]
ME16_q[10]_data_in = ~GND;
ME16_q[10]_clock_1 = clk;
ME16_q[10]_clock_enable_1 = UH1L1;
ME16_q[10]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[10]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[10] = MEMORY_SEGMENT(ME16_q[10]_data_in, GND, GND, ME16_q[10]_clock_1, , , , ME16_q[10]_clock_enable_1, VCC, ME16_q[10]_write_address, ME16_q[10]_read_address);


--MH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~129
--operation mode is normal

MH1L30 = MH1L28 & EH1L2 & MH1_d2_irq & !ME16_q[10];


--FJ1_trap_request_underflow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow
--operation mode is normal

FJ1_trap_request_underflow_lut_out = FJ1L137;
FJ1_trap_request_underflow = DFFE(FJ1_trap_request_underflow_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_trap_request_overflow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow
--operation mode is normal

FJ1_trap_request_overflow_lut_out = FJ1L133;
FJ1_trap_request_overflow = DFFE(FJ1_trap_request_overflow_lut_out, clk, K1_data_out, , JH1L8);


--MH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|do_force_trap~130
--operation mode is normal

MH1L31 = MH1L29 & (MH1L30 # FJ1_trap_request_underflow # FJ1_trap_request_overflow);


--ZH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subcount_en~11
--operation mode is normal

ZH1L27 = !KH1L6 & !MH1L31 & (AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] # !MH1L28);


--ZH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|is_subinstruction~24
--operation mode is normal

ZH1L1 = !ZH1_subinstruction[4] & !ZH1_subinstruction[5] & MH1L27 # !UH1_is_neutrino;


--TH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction_fifo_read~28
--operation mode is normal

TH1L35 = JH1L8 & (ZH1L27 & ZH1L1 # !TH1_d1_instruction_fifo_read_data_bad);


--YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]
--operation mode is normal

YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]_lut_out = VH1L5 & YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1];
YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] = DFFE(YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]_lut_out, clk, K1_data_out, , YH1L133);


--YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]
--operation mode is normal

YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out = !YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] & (VH1L5);
YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] = DFFE(YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out, clk, K1_data_out, , YH1L134);


--YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]
--operation mode is normal

YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out = !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & (VH1L5);
YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] = DFFE(YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out, clk, K1_data_out, , YH1L133);


--YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]
--operation mode is normal

YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out = VH1L5 & (!YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]);
YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] = DFFE(YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out, clk, K1_data_out, , YH1L134);


--YH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~28
--operation mode is normal

YH1L6 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & !YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & (YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] $ YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[2] & YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & (YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] $ YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]);


--YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]
--operation mode is normal

YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out = VH1L5 & (!YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]);
YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] = DFFE(YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out, clk, K1_data_out, , YH1L133);


--YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]
--operation mode is normal

YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]_lut_out = VH1L5 & YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1];
YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2] = DFFE(YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]_lut_out, clk, K1_data_out, , YH1L134);


--EC1_enet_nios_instruction_master_read_but_no_slave_selected is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_read_but_no_slave_selected
--operation mode is normal

EC1_enet_nios_instruction_master_read_but_no_slave_selected_lut_out = EC1L73 & YH1_ic_read & EC1L2 & !AC1L54;
EC1_enet_nios_instruction_master_read_but_no_slave_selected = DFFE(EC1_enet_nios_instruction_master_read_but_no_slave_selected_lut_out, clk, K1_data_out, , );


--FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register
--operation mode is normal

FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register_lut_out = FC1L207 & FC1L99 & (FC1L12 # FC1L14);
FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register = DFFE(FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register_lut_out, clk, K1_data_out, , );


--FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register
--operation mode is normal

FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register_lut_out = FC1L92 & (FC1L1 # FC1L3);
FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register = DFFE(FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register_lut_out, clk, K1_data_out, , );


--AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register
--operation mode is normal

AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out = AC1L55 & (!AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L48);
AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register = DFFE(AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register_lut_out, clk, K1_data_out, , );


--EC1L19 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdatavalid~57
--operation mode is normal

EC1L19 = FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register # FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register # AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register;


--VH1_ic_flush is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|ic_flush
--operation mode is normal

VH1_ic_flush_lut_out = EC1L73 & (!VH1L5) # !EC1L73 & VH1_ic_flush;
VH1_ic_flush = DFFE(VH1_ic_flush_lut_out, clk, K1_data_out, , );


--EC1_enet_nios_instruction_master_run_delayed is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_run_delayed
--operation mode is normal

EC1_enet_nios_instruction_master_run_delayed_lut_out = EC1L70 & EC1L72 & (AC1_enet_nios_instruction_master_granted_enet_boot_rom_s1 # !AC1L55);
EC1_enet_nios_instruction_master_run_delayed = DFFE(EC1_enet_nios_instruction_master_run_delayed_lut_out, clk, K1_data_out, , );


--EC1L20 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdatavalid~58
--operation mode is normal

EC1L20 = EC1_enet_nios_instruction_master_read_but_no_slave_selected # EC1L19 & (!EC1_enet_nios_instruction_master_run_delayed # !VH1_ic_flush);


--YH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~29
--operation mode is normal

YH1L7 = YH1L6 & !EC1L20 & (YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] $ !YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2]);


--YH1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~240
--operation mode is normal

YH1L124 = VH1L5 & (!YH1_ic_read);


--YH1_internal_fifo_empty is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty
--operation mode is normal

YH1_internal_fifo_empty_lut_out = YH1L128 & (!YH1L7 & YH1_internal_fifo_empty # !TH1L35);
YH1_internal_fifo_empty = DFFE(YH1_internal_fifo_empty_lut_out, clk, K1_data_out, , );


--YH1L125 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~241
--operation mode is normal

YH1L125 = TH1L35 & YH1L7 # !YH1_internal_fifo_empty # !YH1L124;


--YH1_dont_forget_to_reset_ic_read is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read
--operation mode is normal

YH1_dont_forget_to_reset_ic_read_lut_out = EC1L73 # YH1_dont_forget_to_reset_ic_read & !YH1L5 # !YH1_dont_forget_to_reset_ic_read & (!YH1_internal_fifo_empty);
YH1_dont_forget_to_reset_ic_read = DFFE(YH1_dont_forget_to_reset_ic_read_lut_out, clk, K1_data_out, , );


--YH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read~30
--operation mode is normal

YH1L5 = EC1L20 & (!TH1L35);


--YH1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|ic_read~242
--operation mode is normal

YH1L126 = YH1L125 & !YH1L5 & (YH1_dont_forget_to_reset_ic_read # !YH1_internal_fifo_empty);


--XH19_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_18|combout
--operation mode is normal

XH19_combout = NH1_do_jump & ZJ1L19 # !NH1_do_jump & (WH1L2);

--XH19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_18|regout
--operation mode is normal

XH19_regout = DFFE(XH19_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[18]~2862
--operation mode is normal

WH1L62 = VH1L4 & XH19_regout # !VH1L4 & (XH19_combout);


--XH20_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_19|combout
--operation mode is normal

XH20_combout = NH1_do_jump & ZJ1L20 # !NH1_do_jump & (WH1L4);

--XH20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_19|regout
--operation mode is normal

XH20_regout = DFFE(XH20_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[19]~2863
--operation mode is normal

WH1L63 = VH1L4 & XH20_regout # !VH1L4 & (XH20_combout);


--LH1_do_iLDx_delayed_for_sel_memword_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|do_iLDx_delayed_for_sel_memword_2
--operation mode is normal

LH1_do_iLDx_delayed_for_sel_memword_2_lut_out = LH1_p1_do_iLDx;
LH1_do_iLDx_delayed_for_sel_memword_2 = DFFE(LH1_do_iLDx_delayed_for_sel_memword_2_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_iTRAP_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iTRAP_0
--operation mode is normal

LH1_p2_do_iTRAP_0_lut_out = LH1L109 & ZH1_subinstruction[0] & ZH1_subinstruction[1];
LH1_p2_do_iTRAP_0 = DFFE(LH1_p2_do_iTRAP_0_lut_out, clk, K1_data_out, , JH1L8);


--FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]_lut_out = FC1L81 & (FC1L5 # FC1L7);
FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1] = DFFE(FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , FC1L145);


--EC1L2 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_read_but_no_slave_selected~46
--operation mode is normal

EC1L2 = !FC1L89 & (!FC1L1 & !FC1L3 # !FC1L92);


--FC1L212 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~1
--operation mode is normal

FC1L212 = !EC1L2 # !FC1L206;


--FC1L145 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner~0
--operation mode is normal

FC1L145 = FC1L212 & (FC1L150 & FC1L77 # !FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable);


--FC1L143 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[1]~57
--operation mode is normal

FC1L143 = FC1L145 & FC1L153 # !FC1L145 & (FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[1]);


--FC1L151 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_firsttransfer~133
--operation mode is normal

FC1L151 = FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable & (!FC1L77 # !FC1L150);


--FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arbitration_holdoff_internal
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal = FC1L148 & (!FC1L151 & !FC1_d1_reasons_to_wait);


--FC1L201 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1~69
--operation mode is normal

FC1L201 = FC1L154 & (FC1L145 # FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 & !FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal) # !FC1L154 & (FC1_last_cycle_enet_nios_data_master_granted_slave_ext_flash_s1 & !FC1_ext_ram_bus_avalon_slave_arbitration_holdoff_internal);


--FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[3]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3]_lut_out = FC1L84 & (FC1L9 # FC1L11);
FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3] = DFFE(FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[3]_lut_out, clk, K1_data_out, , FC1L145);


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[0]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[0]_lut_out = FC1L16 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[0] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[0]_lut_out, clk, K1_data_out, , FC1L134);


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[1]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[1]_lut_out = FC1L22 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[1] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[1]_lut_out, clk, K1_data_out, , FC1L134);


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[2]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[2]_lut_out = FC1L24 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[2] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[2]_lut_out, clk, K1_data_out, , FC1L134);


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[3]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[3]_lut_out = FC1L18 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[3] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[3]_lut_out, clk, K1_data_out, , FC1L134);


--FC1L213 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~41
--operation mode is normal

FC1L213 = FC1_ext_ram_bus_avalon_slave_arb_share_counter[0] # FC1_ext_ram_bus_avalon_slave_arb_share_counter[1] # FC1_ext_ram_bus_avalon_slave_arb_share_counter[2] # FC1_ext_ram_bus_avalon_slave_arb_share_counter[3];


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[4]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[4]_lut_out = FC1L26 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[4] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[4]_lut_out, clk, K1_data_out, , FC1L134);


--FC1_ext_ram_bus_avalon_slave_arb_share_counter[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_share_counter[5]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_share_counter[5]_lut_out = FC1L28 $ (!FC1L211 & (FC1L151));
FC1_ext_ram_bus_avalon_slave_arb_share_counter[5] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_share_counter[5]_lut_out, clk, K1_data_out, , FC1L134);


--FC1L211 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|reduce_or~0
--operation mode is normal

FC1L211 = FC1L213 # FC1_ext_ram_bus_avalon_slave_arb_share_counter[4] # FC1_ext_ram_bus_avalon_slave_arb_share_counter[5];


--FC1L16 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~795
--operation mode is arithmetic

FC1L16 = !FC1L29;

--FC1L17 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~797
--operation mode is arithmetic

FC1L17 = CARRY(FC1L29);


--FC1L18 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~799
--operation mode is arithmetic

FC1L18 = FC1L30 $ (!FC1L25);

--FC1L19 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~801
--operation mode is arithmetic

FC1L19 = CARRY(!FC1L30 & (!FC1L25));


--FC1L161 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~109
--operation mode is normal

FC1L161 = FC1L16 & (FC1L211 # !FC1L151 # !FC1L18) # !FC1L16 & (FC1L18 # !FC1L211 & FC1L151);


--FC1L149 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_end_xfer~27
--operation mode is normal

FC1L149 = !FC1L207 & (FC1L98 # FC1L89 # FC1_ext_flash_s1_in_a_write_cycle);


--FC1_ext_ram_bus_avalon_slave_arb_addend[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[0]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_addend[0]_lut_out = FC1L149 & !FC1L152 # !FC1L149 & (FC1L143 # !FC1L133);
FC1_ext_ram_bus_avalon_slave_arb_addend[0] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_addend[0]_lut_out, clk, K1_data_out, , FC1L212);


--FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_lut_out = FC1L92 & (FC1L1 # FC1L3);
FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0] = DFFE(FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , FC1L145);


--FC1L142 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[0]~58
--operation mode is normal

FC1L142 = FC1L145 & FC1L152 # !FC1L145 & (FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]);


--FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]_lut_out = FC1L99 & (FC1L12 # FC1L14);
FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2] = DFFE(FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]_lut_out, clk, K1_data_out, , FC1L145);


--FC1L144 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner[2]~59
--operation mode is normal

FC1L144 = FC1L145 & FC1L89 # !FC1L145 & (FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[2]);


--FC1_ext_ram_bus_avalon_slave_arb_addend[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[1]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_addend[1]_lut_out = FC1L149 & FC1L153 # !FC1L149 & (FC1L142);
FC1_ext_ram_bus_avalon_slave_arb_addend[1] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_addend[1]_lut_out, clk, K1_data_out, , FC1L212);


--BK4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F3|combout
--operation mode is normal

BK4_combout = AK1_sel_raw_reg_b & ME15_q[1] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[1] # !AK1_sel_alu_result);

--BK4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F3|cascout
--operation mode is normal

BK4_cascout = AK1_sel_raw_reg_b & ME15_q[1] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[1] # !AK1_sel_alu_result);


--HH1_offset_lsbs[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|offset_lsbs[1]
--operation mode is normal

HH1_offset_lsbs[1]_lut_out = LH1_p1_do_narrow_stack_offset & DH1_instruction_1[1] # !LH1_p1_do_narrow_stack_offset & (DH1_instruction_1[6] & LH1_p1_do_normal_static_write);
HH1_offset_lsbs[1] = DFFE(HH1_offset_lsbs[1]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_dynamic_narrow_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_dynamic_narrow_write
--operation mode is normal

LH1_p2_do_dynamic_narrow_write_lut_out = LH1L93 & DH1_instruction_1[9] & !DH1_instruction_1[7] & !DH1_instruction_1[6];
LH1_p2_do_dynamic_narrow_write = DFFE(LH1_p2_do_dynamic_narrow_write_lut_out, clk, K1_data_out, , JH1L8);


--JH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|which_byte[1]~16
--operation mode is normal

JH1L10 = LH1_p2_do_dynamic_narrow_write & BK4_combout # !LH1_p2_do_dynamic_narrow_write & (HH1_offset_lsbs[1]);


--LH1_p2_do_write_16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_write_16
--operation mode is normal

LH1_p2_do_write_16_lut_out = LH1L115 # DH1_instruction_1[7] & DH1_instruction_1[9] & LH1L120;
LH1_p2_do_write_16 = DFFE(LH1_p2_do_write_16_lut_out, clk, K1_data_out, , JH1L8);


--BK2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F1|combout
--operation mode is normal

BK2_combout = AK1_sel_raw_reg_b & ME15_q[0] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[0] # !AK1_sel_alu_result);

--BK2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F1|cascout
--operation mode is normal

BK2_cascout = AK1_sel_raw_reg_b & ME15_q[0] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[0] # !AK1_sel_alu_result);


--HH1_offset_lsbs[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|offset_lsbs[0]
--operation mode is normal

HH1_offset_lsbs[0]_lut_out = LH1_p1_do_narrow_stack_offset & DH1_instruction_1[0] # !LH1_p1_do_narrow_stack_offset & (DH1_instruction_1[5] & LH1_p1_do_normal_static_write);
HH1_offset_lsbs[0] = DFFE(HH1_offset_lsbs[0]_lut_out, clk, K1_data_out, , JH1L8);


--JH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_data_master:the_enet_nios_data_master|which_byte[0]~17
--operation mode is normal

JH1L9 = LH1_p2_do_dynamic_narrow_write & BK2_combout # !LH1_p2_do_dynamic_narrow_write & (HH1_offset_lsbs[0]);


--LH1_p2_do_write_8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_write_8
--operation mode is normal

LH1_p2_do_write_8_lut_out = LH1L112 # DH1_instruction_1[9] & LH1L120 & !DH1_instruction_1[7];
LH1_p2_do_write_8 = DFFE(LH1_p2_do_write_8_lut_out, clk, K1_data_out, , JH1L8);


--DC1L19 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_count_enable~219
--operation mode is normal

DC1L19 = !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !Y1_enet_nios_data_master_requests_ad_ram_s1 # !DC1_enet_nios_data_master_waitrequest # !JH1_dc_write;


--DC1L20 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_count_enable~220
--operation mode is normal

DC1L20 = DC1L19 & (!AB1_enet_nios_data_master_requests_ad_result_ram_s1 # !DC1_enet_nios_data_master_waitrequest # !JH1_dc_write);


--DC1L23 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1]~89
--operation mode is normal

DC1L23 = VJ1_dc_address[12] & (AB1L1 # VJ1_dc_address[20] & !VJ1_dc_address[22]) # !VJ1_dc_address[12] & (VJ1_dc_address[20] & !VJ1_dc_address[22]);


--DC1L24 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_address[1]~90
--operation mode is normal

DC1L24 = DC1L492 & (T1L3 # AB1L4 # DC1L23);


--FC1_ext_ram_bus_avalon_slave_arb_addend[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[3]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_addend[3]_lut_out = FC1L149 & FC1L154 # !FC1L149 & (FC1L144);
FC1_ext_ram_bus_avalon_slave_arb_addend[3] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_addend[3]_lut_out, clk, K1_data_out, , FC1L212);


--FC1_ext_ram_bus_avalon_slave_arb_addend[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend[2]
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_arb_addend[2]_lut_out = FC1L149 & FC1L89 # !FC1L149 & (FC1L143);
FC1_ext_ram_bus_avalon_slave_arb_addend[2] = DFFE(FC1_ext_ram_bus_avalon_slave_arb_addend[2]_lut_out, clk, K1_data_out, , FC1L212);


--FC1L97 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_counter_load_value~0
--operation mode is normal

FC1L97 = FC1L148 & !FC1_d1_reasons_to_wait & (FC1L98 # FC1L89);


--FC1L20 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~803
--operation mode is normal

FC1L20 = !FC1L106 & (FC1_d1_reasons_to_wait # !FC1L148 # !FC1_ext_flash_s1_in_a_write_cycle);


--FC1L96 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_flash_s1_counter_load_value[3]~127
--operation mode is normal

FC1L96 = FC1_ext_flash_s1_wait_counter[3] & (FC1_ext_flash_s1_wait_counter[2] # FC1_ext_flash_s1_wait_counter[0] # FC1_ext_flash_s1_wait_counter[1]);


--FC1_ext_ram_bus_avalon_slave_begins_xfer is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_begins_xfer
--operation mode is normal

FC1_ext_ram_bus_avalon_slave_begins_xfer = FC1L148 & (!FC1_d1_reasons_to_wait);


--FC1L21 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~804
--operation mode is normal

FC1L21 = !FC1_ext_flash_s1_wait_counter[0] & !FC1_ext_flash_s1_wait_counter[1];


--XB1_shift_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[13]
--operation mode is normal

XB1_shift_reg[13]_lut_out = XB1L175 & XB1_shift_reg[12] # !XB1L175 & (XB1L177);
XB1_shift_reg[13] = DFFE(XB1_shift_reg[13]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[14]
--operation mode is normal

XB1_tx_holding_reg[14]_lut_out = ZJ1_op_a[14];
XB1_tx_holding_reg[14] = DFFE(XB1_tx_holding_reg[14]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L176 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3987
--operation mode is normal

XB1L176 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[14] # !XB1_transmitting & (XB1_tx_holding_reg[14])) # !XB1_tx_holding_primed & XB1_shift_reg[14];


--XB1_data_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|data_wr_strobe
--operation mode is normal

XB1_data_wr_strobe_lut_out = YB1_dac_spi_spi_control_port_chipselect & JH1_dc_write & XD1L2 & !XB1_wr_strobe;
XB1_data_wr_strobe = DFFE(XB1_data_wr_strobe_lut_out, clk, K1_data_out, , );


--XB1_write_tx_holding is dual_processor:inst|dac_spi:the_dac_spi|write_tx_holding
--operation mode is normal

XB1_write_tx_holding = XB1_data_wr_strobe & (!XB1_tx_holding_primed # !XB1_transmitting);


--XB1L47 is dual_processor:inst|dac_spi:the_dac_spi|add~106
--operation mode is normal

XB1L47 = XB1_state[5] $ (XB1L51);


--XB1L48 is dual_processor:inst|dac_spi:the_dac_spi|add~110
--operation mode is arithmetic

XB1L48 = !XB1_state[0];

--XB1L49 is dual_processor:inst|dac_spi:the_dac_spi|add~112
--operation mode is arithmetic

XB1L49 = CARRY(XB1_state[0]);


--XB1L50 is dual_processor:inst|dac_spi:the_dac_spi|add~114
--operation mode is arithmetic

XB1L50 = XB1_state[4] $ (!XB1L53);

--XB1L51 is dual_processor:inst|dac_spi:the_dac_spi|add~116
--operation mode is arithmetic

XB1L51 = CARRY(XB1_state[4] & (!XB1L53));


--XB1L52 is dual_processor:inst|dac_spi:the_dac_spi|add~118
--operation mode is arithmetic

XB1L52 = XB1_state[3] $ (XB1L55);

--XB1L53 is dual_processor:inst|dac_spi:the_dac_spi|add~120
--operation mode is arithmetic

XB1L53 = CARRY(!XB1L55 # !XB1_state[3]);


--XB1L54 is dual_processor:inst|dac_spi:the_dac_spi|add~122
--operation mode is arithmetic

XB1L54 = XB1_state[2] $ (!XB1L57);

--XB1L55 is dual_processor:inst|dac_spi:the_dac_spi|add~124
--operation mode is arithmetic

XB1L55 = CARRY(XB1_state[2] & (!XB1L57));


--XB1L56 is dual_processor:inst|dac_spi:the_dac_spi|add~126
--operation mode is arithmetic

XB1L56 = XB1_state[1] $ (XB1L49);

--XB1L57 is dual_processor:inst|dac_spi:the_dac_spi|add~128
--operation mode is arithmetic

XB1L57 = CARRY(!XB1L49 # !XB1_state[1]);


--FL2_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[1]|aeb_out
--operation mode is normal

FL2_aeb_out_lut_out = CL6_sload_path[3] & JC1_data_out[3] & (JC1_data_out[2] $ !CL6_sload_path[2]) # !CL6_sload_path[3] & !JC1_data_out[3] & (JC1_data_out[2] $ !CL6_sload_path[2]);
FL2_aeb_out = DFFE(FL2_aeb_out_lut_out, clk, , , );


--FL9_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[2]|aeb_out
--operation mode is normal

FL9_aeb_out_lut_out = JC1_data_out[4] & CL6_sload_path[4] & (JC1_data_out[5] $ !CL6_sload_path[5]) # !JC1_data_out[4] & !CL6_sload_path[4] & (JC1_data_out[5] $ !CL6_sload_path[5]);
FL9_aeb_out = DFFE(FL9_aeb_out_lut_out, clk, , , );


--FL10_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|aeb_out
--operation mode is normal

FL10_aeb_out_lut_out = JC1_data_out[0] & CL6_sload_path[0] & (JC1_data_out[1] $ !CL6_sload_path[1]) # !JC1_data_out[0] & !CL6_sload_path[0] & (JC1_data_out[1] $ !CL6_sload_path[1]);
FL10_aeb_out = DFFE(FL10_aeb_out_lut_out, clk, , , );


--FL11_aeb_out is lvdt_interface:inst61|lpm_compare0:inst11|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[3]|aeb_out
--operation mode is normal

FL11_aeb_out_lut_out = JC1_data_out[7] & CL6_sload_path[7] & (JC1_data_out[6] $ !CL6_sload_path[6]) # !JC1_data_out[7] & !CL6_sload_path[7] & (JC1_data_out[6] $ !CL6_sload_path[6]);
FL11_aeb_out = DFFE(FL11_aeb_out_lut_out, clk, , , );


--CL2L33 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

CL2L33 = GND;

--CL2_cout is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

CL2_cout = CARRY(FL26_aeb_out # !CL2L17);


--FL4_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[0]|aeb_out
--operation mode is normal

FL4_aeb_out_lut_out = LC1_data_out[1] & CL6_sload_path[1] & (LC1_data_out[0] $ !CL6_sload_path[0]) # !LC1_data_out[1] & !CL6_sload_path[1] & (LC1_data_out[0] $ !CL6_sload_path[0]);
FL4_aeb_out = DFFE(FL4_aeb_out_lut_out, clk, , , );


--FL16_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[2]|aeb_out
--operation mode is normal

FL16_aeb_out_lut_out = LC1_data_out[5] & CL6_sload_path[5] & (LC1_data_out[4] $ !CL6_sload_path[4]) # !LC1_data_out[5] & !CL6_sload_path[5] & (LC1_data_out[4] $ !CL6_sload_path[4]);
FL16_aeb_out = DFFE(FL16_aeb_out_lut_out, clk, , , );


--FL17_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[1]|aeb_out
--operation mode is normal

FL17_aeb_out_lut_out = CL6_sload_path[3] & LC1_data_out[3] & (LC1_data_out[2] $ !CL6_sload_path[2]) # !CL6_sload_path[3] & !LC1_data_out[3] & (LC1_data_out[2] $ !CL6_sload_path[2]);
FL17_aeb_out = DFFE(FL17_aeb_out_lut_out, clk, , , );


--FL18_aeb_out is lvdt_interface:inst61|lpm_compare0:inst15|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp[3]|aeb_out
--operation mode is normal

FL18_aeb_out_lut_out = LC1_data_out[6] & CL6_sload_path[6] & (CL6_sload_path[7] $ !LC1_data_out[7]) # !LC1_data_out[6] & !CL6_sload_path[6] & (CL6_sload_path[7] $ !LC1_data_out[7]);
FL18_aeb_out = DFFE(FL18_aeb_out_lut_out, clk, , , );


--CL3L33 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

CL3L33 = GND;

--CL3_cout is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

CL3_cout = CARRY(FL28_aeb_out # !CL3L17);


--RJ5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC4|regout
--operation mode is normal

RJ5_regout_lut_out = (EJ1L25 & KJ1_true_regA[4] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[12] # !EJ1_rota0[1])) & CASCADE(QJ9_cascout);
RJ5_regout = DFFE(RJ5_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_4|regout
--operation mode is counter

MJ5_regout_lut_out = KJ1_true_regA[4] $ LJ1_true_regB[4] $ MJ4_cout;
MJ5_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[4]) # (!JJ1L1 & MJ5_regout_lut_out);
MJ5_regout_reg_input = MJ5_regout_sload_eqn & !GH1L6;
MJ5_regout = DFFE(MJ5_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ5_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_4|cout
--operation mode is counter

MJ5_cout = CARRY(KJ1_true_regA[4] & !LJ1_true_regB[4] & !MJ4_cout # !KJ1_true_regA[4] & (!MJ4_cout # !LJ1_true_regB[4]));


--SJ1_alu_result[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[4]
--operation mode is normal

SJ1_alu_result[4] = RJ5_regout $ MJ5_regout;


--ME14_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME14_q[4]_data_in = SJ1_alu_result[4];
ME14_q[4]_write_enable = RH1L6;
ME14_q[4]_clock_0 = clk;
ME14_q[4]_clock_1 = clk;
ME14_q[4]_clock_enable_1 = JH1L8;
ME14_q[4]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[4]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[4] = MEMORY_SEGMENT(ME14_q[4]_data_in, ME14_q[4]_write_enable, ME14_q[4]_clock_0, ME14_q[4]_clock_1, , , , ME14_q[4]_clock_enable_1, VCC, ME14_q[4]_write_address, ME14_q[4]_read_address);


--ZJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[4]~1174
--operation mode is normal

ZJ1L60 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[4] # !KH1_a_matches_dest2 & (ME14_q[4]));


--PH1_next_instruction_address_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[4]
--operation mode is normal

PH1_next_instruction_address_2[4]_lut_out = TH1_next_instruction_address[4];
PH1_next_instruction_address_2[4] = DFFE(PH1_next_instruction_address_2[4]_lut_out, clk, K1_data_out, , JH1L8);


--ZF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC|regout
--operation mode is normal

ZF1_regout_lut_out = (NF1L6 & TF1L2 & (!NF1_rota0[1]) # !NF1L6 & (TF1L18 # !NF1_rota0[1])) & CASCADE(YF1_cascout);
ZF1_regout = DFFE(ZF1_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|regout
--operation mode is counter

VF1_regout_lut_out = TF1L2 $ UF1_true_regB[0] $ VF1L4;
VF1_regout_sload_eqn = (SF1L3 & UF1_true_regB[0]) # (!SF1L3 & VF1_regout_lut_out);
VF1_regout_reg_input = VF1_regout_sload_eqn & !RE1L4;
VF1_regout = DFFE(VF1_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF1_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|cout
--operation mode is counter

VF1_cout = CARRY(TF1L2 & !UF1_true_regB[0] & !VF1L4 # !TF1L2 & (!VF1L4 # !UF1_true_regB[0]));


--AG1_alu_result[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[0]
--operation mode is normal

AG1_alu_result[0] = ZF1_regout $ VF1_regout;


--ME3_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME3_q[0]_data_in = AG1_alu_result[0];
ME3_q[0]_write_enable = ZE1L1;
ME3_q[0]_clock_0 = clk;
ME3_q[0]_clock_1 = clk;
ME3_q[0]_clock_enable_1 = TE1L6;
ME3_q[0]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[0]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[0] = MEMORY_SEGMENT(ME3_q[0]_data_in, ME3_q[0]_write_enable, ME3_q[0]_clock_0, ME3_q[0]_clock_1, , , , ME3_q[0]_clock_enable_1, VCC, ME3_q[0]_write_address, ME3_q[0]_read_address);


--HG1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[0]~691
--operation mode is normal

HG1L31 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[0] # !UE1_a_matches_dest2 & (ME3_q[0]));


--XE1_next_instruction_address_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[0]
--operation mode is normal

XE1_next_instruction_address_2[0]_lut_out = BF1_next_instruction_address[0];
XE1_next_instruction_address_2[0] = DFFE(XE1_next_instruction_address_2[0]_lut_out, clk, K1_data_out, , TE1L6);


--KG7_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F6|combout
--operation mode is normal

KG7_combout = JG1L4 & ME4_q[6] & (!JG1L1) # !JG1L4 & (AG1_alu_result[6] # !JG1L1);

--KG7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F6|cascout
--operation mode is normal

KG7_cascout = JG1L4 & ME4_q[6] & (!JG1L1) # !JG1L4 & (AG1_alu_result[6] # !JG1L1);


--SE1_const[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[5]
--operation mode is normal

SE1_const[5]_lut_out = !SE1L52;
SE1_const[5] = DFFE(SE1_const[5]_lut_out, clk, K1_data_out, , TE1L6);


--KG9_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F8|combout
--operation mode is normal

KG9_combout = JG1L4 & (ME4_q[8] # JG1L1) # !JG1L4 & (AG1_alu_result[8] # !JG1L1);

--KG9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F8|cascout
--operation mode is normal

KG9_cascout = JG1L4 & (ME4_q[8] # JG1L1) # !JG1L4 & (AG1_alu_result[8] # !JG1L1);


--SE1_const[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[7]
--operation mode is normal

SE1_const[7]_lut_out = !SE1L62;
SE1_const[7] = DFFE(SE1_const[7]_lut_out, clk, K1_data_out, , TE1L6);


--KG5_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F4|combout
--operation mode is normal

KG5_combout = JG1L4 & ME4_q[4] & (!JG1L1) # !JG1L4 & (AG1_alu_result[4] # !JG1L1);

--KG5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F4|cascout
--operation mode is normal

KG5_cascout = JG1L4 & ME4_q[4] & (!JG1L1) # !JG1L4 & (AG1_alu_result[4] # !JG1L1);


--SE1_const[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[3]
--operation mode is normal

SE1_const[3]_lut_out = NE1_instruction_1[8] & (VE1_p1_do_stack_offset # SE1_op_uses_Ki5) # !SE1L46;
SE1_const[3] = DFFE(SE1_const[3]_lut_out, clk, K1_data_out, , TE1L6);


--KG6_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F5|combout
--operation mode is normal

KG6_combout = JG1L4 & ME4_q[5] & (!JG1L1) # !JG1L4 & (AG1_alu_result[5] # !JG1L1);

--KG6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F5|cascout
--operation mode is normal

KG6_cascout = JG1L4 & ME4_q[5] & (!JG1L1) # !JG1L4 & (AG1_alu_result[5] # !JG1L1);


--SE1_const[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[4]
--operation mode is normal

SE1_const[4]_lut_out = NE1_instruction_1[9] & (VE1_p1_do_stack_offset # SE1_op_uses_Ki5) # !SE1L49;
SE1_const[4] = DFFE(SE1_const[4]_lut_out, clk, K1_data_out, , TE1L6);


--KG15_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F14|combout
--operation mode is normal

KG15_combout = JG1L4 & ME4_q[14] & (!JG1L1) # !JG1L4 & (AG1_alu_result[14] # !JG1L1);

--KG15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F14|cascout
--operation mode is normal

KG15_cascout = JG1L4 & ME4_q[14] & (!JG1L1) # !JG1L4 & (AG1_alu_result[14] # !JG1L1);


--SE1_const[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[13]
--operation mode is normal

SE1_const[13]_lut_out = SE1L73 # SE1_K[8] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[13] = DFFE(SE1_const[13]_lut_out, clk, K1_data_out, , TE1L6);


--KG12_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F11|combout
--operation mode is normal

KG12_combout = JG1L4 & ME4_q[11] & (!JG1L1) # !JG1L4 & (AG1_alu_result[11] # !JG1L1);

--KG12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F11|cascout
--operation mode is normal

KG12_cascout = JG1L4 & ME4_q[11] & (!JG1L1) # !JG1L4 & (AG1_alu_result[11] # !JG1L1);


--SE1_const[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[10]
--operation mode is normal

SE1_const[10]_lut_out = SE1L70 # SE1_K[5] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[10] = DFFE(SE1_const[10]_lut_out, clk, K1_data_out, , TE1L6);


--KG13_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F12|combout
--operation mode is normal

KG13_combout = JG1L4 & (ME4_q[12] # JG1L1) # !JG1L4 & (AG1_alu_result[12] # !JG1L1);

--KG13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F12|cascout
--operation mode is normal

KG13_cascout = JG1L4 & (ME4_q[12] # JG1L1) # !JG1L4 & (AG1_alu_result[12] # !JG1L1);


--SE1_const[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[11]
--operation mode is normal

SE1_const[11]_lut_out = SE1L71 # SE1_K[6] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[11] = DFFE(SE1_const[11]_lut_out, clk, K1_data_out, , TE1L6);


--KG14_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F13|combout
--operation mode is normal

KG14_combout = JG1L4 & (ME4_q[13] # JG1L1) # !JG1L4 & (AG1_alu_result[13] # !JG1L1);

--KG14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F13|cascout
--operation mode is normal

KG14_cascout = JG1L4 & (ME4_q[13] # JG1L1) # !JG1L4 & (AG1_alu_result[13] # !JG1L1);


--SE1_const[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[12]
--operation mode is normal

SE1_const[12]_lut_out = SE1L72 # SE1_K[7] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[12] = DFFE(SE1_const[12]_lut_out, clk, K1_data_out, , TE1L6);


--KG8_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F7|combout
--operation mode is normal

KG8_combout = JG1L4 & ME4_q[7] & (!JG1L1) # !JG1L4 & (TF1L33 # !JG1L1);

--KG8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F7|cascout
--operation mode is normal

KG8_cascout = JG1L4 & ME4_q[7] & (!JG1L1) # !JG1L4 & (TF1L33 # !JG1L1);


--SE1_const[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[6]
--operation mode is normal

SE1_const[6]_lut_out = !SE1L57;
SE1_const[6] = DFFE(SE1_const[6]_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_op_is_STx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_op_is_STx
--operation mode is normal

VE1_p2_op_is_STx_lut_out = ME5_q[0];
VE1_p2_op_is_STx = DFFE(VE1_p2_op_is_STx_lut_out, clk, K1_data_out, , TE1L6);


--NE1_is_cancelled_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_2
--operation mode is normal

NE1_is_cancelled_2_lut_out = CF1_is_cancelled_from_commit_stage # UE1L7 & UE1_next_stage_modifies_register & CF1_is_neutrino;
NE1_is_cancelled_2 = DFFE(NE1_is_cancelled_2_lut_out, clk, K1_data_out, , TE1L6);


--NE1_is_neutrino_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_2
--operation mode is normal

NE1_is_neutrino_2_lut_out = !CF1_is_neutrino;
NE1_is_neutrino_2 = DFFE(NE1_is_neutrino_2_lut_out, clk, K1_data_out, , TE1L6);


--EB1_ad_nios_data_master_requests_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_requests_ad_setup_ram_s1
--operation mode is normal

EB1_ad_nios_data_master_requests_ad_setup_ram_s1 = DG1_dc_address[8] & T1L54 & (!DG1_dc_address[9]);


--EB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register
--operation mode is normal

EB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out = TE1_dc_read & EB1L2 & (EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L79);
EB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register = DFFE(EB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--EB1L1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_qualified_request_ad_setup_ram_s1~100
--operation mode is normal

EB1L1 = EB1_ad_nios_data_master_requests_ad_setup_ram_s1 & !LD1L1 & (!EB1_ad_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !TE1_dc_read);


--EB1_ad_setup_ram_s1_slavearbiterlockenable is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_slavearbiterlockenable
--operation mode is normal

EB1_ad_setup_ram_s1_slavearbiterlockenable_lut_out = EB1L22 $ EB1L23 # !EB1L18 # !EB1L20;
EB1_ad_setup_ram_s1_slavearbiterlockenable = DFFE(EB1_ad_setup_ram_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--YD1L3 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~81
--operation mode is normal

YD1L3 = VJ1_dc_address[8] & (!VJ1_dc_address[9]);


--EB1_enet_nios_data_master_requests_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_requests_ad_setup_ram_s1
--operation mode is normal

EB1_enet_nios_data_master_requests_ad_setup_ram_s1 = AB1L2 & YD1L3 & (JH1_dc_write # JH1_dc_read);


--EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1
--operation mode is normal

EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out = EB1_enet_nios_data_master_requests_ad_setup_ram_s1 & (EB1L24 # EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 & !EB1L26);
EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 = DFFE(EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out, clk, K1_data_out, , );


--EB1L2 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_qualified_request_ad_setup_ram_s1~101
--operation mode is normal

EB1L2 = EB1L1 & (!EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1 # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1 # !EB1_ad_setup_ram_s1_slavearbiterlockenable);


--EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register
--operation mode is normal

EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out = JH1_dc_read & EB1L79 & (!EB1L2 # !EB1_ad_setup_ram_s1_arb_addend[1]);
EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register = DFFE(EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--EB1L78 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_qualified_request_ad_setup_ram_s1~89
--operation mode is normal

EB1L78 = JH1_dc_write & !DC1_enet_nios_data_master_waitrequest & (!EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !JH1_dc_read) # !JH1_dc_write & (!EB1_enet_nios_data_master_read_data_valid_ad_setup_ram_s1_shift_register # !JH1_dc_read);


--EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1
--operation mode is normal

EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out = EB1_ad_nios_data_master_requests_ad_setup_ram_s1 & (EB1L83 # EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 & !EB1L26);
EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 = DFFE(EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1_lut_out, clk, K1_data_out, , );


--EB1L27 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_firsttransfer~118
--operation mode is normal

EB1L27 = EB1_last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1 & DG1_dc_address[8] & T1L54 & !DG1_dc_address[9];


--EB1L79 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|enet_nios_data_master_qualified_request_ad_setup_ram_s1~90
--operation mode is normal

EB1L79 = EB1_enet_nios_data_master_requests_ad_setup_ram_s1 & EB1L78 & (!EB1L27 # !EB1_ad_setup_ram_s1_slavearbiterlockenable);


--EB1_ad_setup_ram_s1_arb_addend[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_addend[1]
--operation mode is normal

EB1_ad_setup_ram_s1_arb_addend[1]_lut_out = EB1L30 & EB1L24 # !EB1L30 & (EB1L29 & EB1L24 # !EB1L29 & (EB1_ad_setup_ram_s1_arb_addend[1]));
EB1_ad_setup_ram_s1_arb_addend[1] = DFFE(EB1_ad_setup_ram_s1_arb_addend[1]_lut_out, clk, K1_data_out, , );


--EB1L3 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_nios_data_master_qualified_request_ad_setup_ram_s1~102
--operation mode is normal

EB1L3 = EB1L2 & EB1L79 & (!EB1_ad_setup_ram_s1_arb_addend[1]);


--AB1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register
--operation mode is normal

AB1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out = TE1_dc_read & AB1L6 & (AB1_ad_result_ram_s1_arb_addend[1] # !AB1L64);
AB1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register = DFFE(AB1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--AB1L5 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_qualified_request_ad_result_ram_s1~147
--operation mode is normal

AB1L5 = TE1_dc_read & !AB1_ad_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register & (!V1_ad_nios_data_master_waitrequest # !TE1_dc_write) # !TE1_dc_read & (!V1_ad_nios_data_master_waitrequest # !TE1_dc_write);


--AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1
--operation mode is normal

AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1_lut_out = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (AB1L25 # AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 & !AB1L27);
AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 = DFFE(AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1_lut_out, clk, K1_data_out, , );


--AB1L29 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_firsttransfer~112
--operation mode is normal

AB1L29 = AB1_last_cycle_enet_nios_data_master_granted_slave_ad_result_ram_s1 & AB1L4 & (JH1_dc_write # JH1_dc_read);


--AB1L6 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_nios_data_master_qualified_request_ad_result_ram_s1~148
--operation mode is normal

AB1L6 = AB1_ad_nios_data_master_requests_ad_result_ram_s1 & AB1L5 & (!AB1L29 # !AB1_ad_result_ram_s1_slavearbiterlockenable);


--AB1_ad_result_ram_s1_arb_addend[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_addend[1]
--operation mode is normal

AB1_ad_result_ram_s1_arb_addend[1]_lut_out = AB1L39 & AB1L25 # !AB1L39 & (AB1L31 & AB1L25 # !AB1L31 & (AB1_ad_result_ram_s1_arb_addend[1]));
AB1_ad_result_ram_s1_arb_addend[1] = DFFE(AB1_ad_result_ram_s1_arb_addend[1]_lut_out, clk, K1_data_out, , );


--V1L82 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~108
--operation mode is normal

V1L82 = EB1L3 # AB1L6 & AB1L64 & !AB1_ad_result_ram_s1_arb_addend[1];


--CB1L4 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_requests_ad_rom_s1~161
--operation mode is normal

CB1L4 = TE1_dc_read & !DG1_dc_address[14] & !DG1_dc_address[10] & !DG1_dc_address[8];


--CB1L5 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_requests_ad_rom_s1~162
--operation mode is normal

CB1L5 = GB1L2 & CB1L4 & (!DG1_dc_address[9]);


--CB1_ad_rom_s1_slavearbiterlockenable is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_slavearbiterlockenable
--operation mode is normal

CB1_ad_rom_s1_slavearbiterlockenable_lut_out = !CB1L53;
CB1_ad_rom_s1_slavearbiterlockenable = DFFE(CB1_ad_rom_s1_slavearbiterlockenable_lut_out, clk, K1_data_out, , );


--CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1
--operation mode is normal

CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1_lut_out = CB1L11 & (CB1L33 # CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & !CB1L35);
CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 = DFFE(CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1_lut_out, clk, K1_data_out, , );


--CB1L10 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_in~45
--operation mode is normal

CB1L10 = GF1_ic_read & !DF1_pc[10] & !DF1_pc[11] & !DF1_pc[12];


--DF1_pc[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[7]
--operation mode is counter

DF1_pc[7]_lut_out = DF1_pc[7] $ (DF1L19);
DF1_pc[7]_sload_eqn = (DF1L2 & EF1L33) # (!DF1L2 & DF1_pc[7]_lut_out);
DF1_pc[7] = DFFE(DF1_pc[7]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[7]~623
--operation mode is counter

DF1L21 = CARRY(!DF1L19 # !DF1_pc[7]);


--DF1_pc[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[8]
--operation mode is counter

DF1_pc[8]_lut_out = DF1_pc[8] $ (!DF1L21);
DF1_pc[8]_sload_eqn = (DF1L2 & EF1L34) # (!DF1L2 & DF1_pc[8]_lut_out);
DF1_pc[8] = DFFE(DF1_pc[8]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[8]~626
--operation mode is counter

DF1L23 = CARRY(DF1_pc[8] & (!DF1L21));


--DF1_pc[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[9]
--operation mode is counter

DF1_pc[9]_lut_out = DF1_pc[9] $ (DF1L23);
DF1_pc[9]_sload_eqn = (DF1L2 & EF1L35) # (!DF1L2 & DF1_pc[9]_lut_out);
DF1_pc[9] = DFFE(DF1_pc[9]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[9]~629
--operation mode is counter

DF1L25 = CARRY(!DF1L23 # !DF1_pc[9]);


--CB1L11 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_in~46
--operation mode is normal

CB1L11 = CB1L10 & !DF1_pc[7] & !DF1_pc[8] & !DF1_pc[9];


--CB1L6 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_arbiterlock~14
--operation mode is normal

CB1L6 = CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & CB1L11;


--CB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register
--operation mode is normal

CB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register_lut_out = CB1L2 & (CB1_ad_rom_s1_arb_addend[1] # !CB1L8);
CB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register = DFFE(CB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register_lut_out, clk, K1_data_out, , );


--CB1L2 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_qualified_request_ad_rom_s1~80
--operation mode is normal

CB1L2 = CB1L5 & !CB1_ad_nios_data_master_read_data_valid_ad_rom_s1_shift_register & (!CB1L6 # !CB1_ad_rom_s1_slavearbiterlockenable);


--V1L83 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~109
--operation mode is normal

V1L83 = CB1L46 # AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (!AB1L6);


--T1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register
--operation mode is normal

T1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out = TE1_dc_read & T1L50 & (T1_ad_cmd_ram_s1_arb_addend[1] # !T1L59);
T1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register = DFFE(T1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--T1L49 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_qualified_request_ad_cmd_ram_s1~75
--operation mode is normal

T1L49 = TE1_dc_read & !T1_ad_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register & (!V1_ad_nios_data_master_waitrequest # !TE1_dc_write) # !TE1_dc_read & (!V1_ad_nios_data_master_waitrequest # !TE1_dc_write);


--T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1
--operation mode is normal

T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (T1L18 # T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 & !T1L20);
T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 = DFFE(T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1_lut_out, clk, K1_data_out, , );


--T1L22 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~112
--operation mode is normal

T1L22 = T1_last_cycle_enet_nios_data_master_granted_slave_ad_cmd_ram_s1 & T1L3 & (JH1_dc_write # JH1_dc_read);


--T1L50 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_nios_data_master_qualified_request_ad_cmd_ram_s1~76
--operation mode is normal

T1L50 = T1_ad_nios_data_master_requests_ad_cmd_ram_s1 & T1L49 & (!T1L22 # !T1_ad_cmd_ram_s1_slavearbiterlockenable);


--T1_ad_cmd_ram_s1_arb_addend[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_addend[1]
--operation mode is normal

T1_ad_cmd_ram_s1_arb_addend[1]_lut_out = T1L31 & T1L18 # !T1L31 & (T1L24 & T1L18 # !T1L24 & (T1_ad_cmd_ram_s1_arb_addend[1]));
T1_ad_cmd_ram_s1_arb_addend[1] = DFFE(T1_ad_cmd_ram_s1_arb_addend[1]_lut_out, clk, K1_data_out, , );


--V1L84 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~110
--operation mode is normal

V1L84 = V1L83 # T1L50 & T1L59 & !T1_ad_cmd_ram_s1_arb_addend[1];


--Y1L79 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~743
--operation mode is arithmetic

Y1L79 = Y1_ad_ram_s1_arb_addend[2] $ Y1L2 $ Y1L87;

--Y1L80 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~745
--operation mode is arithmetic

Y1L80 = CARRY(Y1_ad_ram_s1_arb_addend[2] & (!Y1L87 # !Y1L2) # !Y1_ad_ram_s1_arb_addend[2] & !Y1L2 & !Y1L87);


--Y1L81 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~747
--operation mode is normal

Y1L81 = Y1L2 $ (!Y1L89);


--Y1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register
--operation mode is normal

Y1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out = TE1_dc_read & Y1L2 & (Y1L79 # Y1L81);
Y1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register = DFFE(Y1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--Y1L1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_qualified_request_ad_ram_s1~71
--operation mode is normal

Y1L1 = Y1_ad_nios_data_master_requests_ad_ram_s1 & !LD1L1 & (!Y1_ad_nios_data_master_read_data_valid_ad_ram_s1_shift_register # !TE1_dc_read);


--Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1
--operation mode is normal

Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1_lut_out = Y1_enet_nios_data_master_requests_ad_ram_s1 & (Y1L47 # Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 & !Y1L50);
Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1 = DFFE(Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1_lut_out, clk, K1_data_out, , );


--Y1L98 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_arbiterlock~28
--operation mode is normal

Y1L98 = Y1_enet_nios_data_master_requests_ad_ram_s1 & Y1_last_cycle_enet_nios_data_master_granted_slave_ad_ram_s1;


--Y1L2 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_data_master_qualified_request_ad_ram_s1~72
--operation mode is normal

Y1L2 = Y1L1 & !Y1L6 & (!Y1L98 # !Y1_ad_ram_s1_slavearbiterlockenable);


--V1L85 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~111
--operation mode is normal

V1L85 = Y1L2 & (!Y1L79 & !Y1L81) # !Y1L2 & Y1_ad_nios_data_master_requests_ad_ram_s1;


--CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1
--operation mode is normal

CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1_lut_out = CB1L5 & (CB1L48 # CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 & !CB1L35);
CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 = DFFE(CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1_lut_out, clk, K1_data_out, , );


--CB1L1 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_data_master_arbiterlock~21
--operation mode is normal

CB1L1 = CB1_last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1 & GB1L2 & CB1L4 & !DG1_dc_address[9];


--CB1L8 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_qualified_request_ad_rom_s1~65
--operation mode is normal

CB1L8 = CB1L11 & (!CB1L1 # !CB1_ad_rom_s1_slavearbiterlockenable);


--CB1_ad_rom_s1_arb_addend[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_addend[1]
--operation mode is normal

CB1_ad_rom_s1_arb_addend[1]_lut_out = CB1L41 & (CB1L7 & CB1L33 # !CB1L7 & (CB1_ad_rom_s1_arb_addend[1])) # !CB1L41 & CB1L33;
CB1_ad_rom_s1_arb_addend[1] = DFFE(CB1_ad_rom_s1_arb_addend[1]_lut_out, clk, K1_data_out, , );


--V1L86 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~112
--operation mode is normal

V1L86 = V1L85 # CB1L2 & CB1L8 & !CB1_ad_rom_s1_arb_addend[1];


--V1L87 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~113
--operation mode is normal

V1L87 = V1L86 # T1_ad_nios_data_master_requests_ad_cmd_ram_s1 & (!T1L50);


--V1L88 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_waitrequest~114
--operation mode is normal

V1L88 = V1L87 # TE1L6 # EB1_ad_nios_data_master_requests_ad_setup_ram_s1 & !EB1L2;


--KG10_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F9|combout
--operation mode is normal

KG10_combout = JG1L4 & (ME4_q[9] # JG1L1) # !JG1L4 & (AG1_alu_result[9] # !JG1L1);

--KG10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F9|cascout
--operation mode is normal

KG10_cascout = JG1L4 & (ME4_q[9] # JG1L1) # !JG1L4 & (AG1_alu_result[9] # !JG1L1);


--SE1_const[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[8]
--operation mode is normal

SE1_const[8]_lut_out = !SE1L67;
SE1_const[8] = DFFE(SE1_const[8]_lut_out, clk, K1_data_out, , TE1L6);


--KG11_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F10|combout
--operation mode is normal

KG11_combout = JG1L4 & (ME4_q[10] # JG1L1) # !JG1L4 & (AG1_alu_result[10] # !JG1L1);

--KG11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F10|cascout
--operation mode is normal

KG11_cascout = JG1L4 & (ME4_q[10] # JG1L1) # !JG1L4 & (AG1_alu_result[10] # !JG1L1);


--SE1_const[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[9]
--operation mode is normal

SE1_const[9]_lut_out = SE1L69 # SE1_K[4] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[9] = DFFE(SE1_const[9]_lut_out, clk, K1_data_out, , TE1L6);


--ZF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC1|regout
--operation mode is normal

ZF2_regout_lut_out = (NF1L6 & TF1L4 & (!NF1_rota0[1]) # !NF1L6 & (TF1L20 # !NF1_rota0[1])) & CASCADE(YF2_cascout);
ZF2_regout = DFFE(ZF2_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_1|regout
--operation mode is counter

VF2_regout_lut_out = TF1L4 $ UF1_true_regB[1] $ !VF1_cout;
VF2_regout_sload_eqn = (SF1L3 & UF1_true_regB[1]) # (!SF1L3 & VF2_regout_lut_out);
VF2_regout_reg_input = VF2_regout_sload_eqn & !RE1L4;
VF2_regout = DFFE(VF2_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF2_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_1|cout
--operation mode is counter

VF2_cout = CARRY(TF1L4 & (UF1_true_regB[1] # !VF1_cout) # !TF1L4 & UF1_true_regB[1] & !VF1_cout);


--AG1_alu_result[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[1]
--operation mode is normal

AG1_alu_result[1] = ZF2_regout $ VF2_regout;


--ME3_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME3_q[1]_data_in = AG1_alu_result[1];
ME3_q[1]_write_enable = ZE1L1;
ME3_q[1]_clock_0 = clk;
ME3_q[1]_clock_1 = clk;
ME3_q[1]_clock_enable_1 = TE1L6;
ME3_q[1]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[1]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[1] = MEMORY_SEGMENT(ME3_q[1]_data_in, ME3_q[1]_write_enable, ME3_q[1]_clock_0, ME3_q[1]_clock_1, , , , ME3_q[1]_clock_enable_1, VCC, ME3_q[1]_write_address, ME3_q[1]_read_address);


--HG1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[1]~693
--operation mode is normal

HG1L32 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[1] # !UE1_a_matches_dest2 & (ME3_q[1]));


--XE1_next_instruction_address_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[1]
--operation mode is normal

XE1_next_instruction_address_2[1]_lut_out = BF1_next_instruction_address[1];
XE1_next_instruction_address_2[1] = DFFE(XE1_next_instruction_address_2[1]_lut_out, clk, K1_data_out, , TE1L6);


--ZF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC2|regout
--operation mode is normal

ZF3_regout_lut_out = (NF1L6 & TF1L6 & (!NF1_rota0[1]) # !NF1L6 & (TF1L22 # !NF1_rota0[1])) & CASCADE(YF3_cascout);
ZF3_regout = DFFE(ZF3_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_2|regout
--operation mode is counter

VF3_regout_lut_out = TF1L6 $ UF1_true_regB[2] $ VF2_cout;
VF3_regout_sload_eqn = (SF1L3 & UF1_true_regB[2]) # (!SF1L3 & VF3_regout_lut_out);
VF3_regout_reg_input = VF3_regout_sload_eqn & !RE1L4;
VF3_regout = DFFE(VF3_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF3_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_2|cout
--operation mode is counter

VF3_cout = CARRY(TF1L6 & !UF1_true_regB[2] & !VF2_cout # !TF1L6 & (!VF2_cout # !UF1_true_regB[2]));


--AG1_alu_result[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[2]
--operation mode is normal

AG1_alu_result[2] = ZF3_regout $ VF3_regout;


--ME3_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME3_q[2]_data_in = AG1_alu_result[2];
ME3_q[2]_write_enable = ZE1L1;
ME3_q[2]_clock_0 = clk;
ME3_q[2]_clock_1 = clk;
ME3_q[2]_clock_enable_1 = TE1L6;
ME3_q[2]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[2]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[2] = MEMORY_SEGMENT(ME3_q[2]_data_in, ME3_q[2]_write_enable, ME3_q[2]_clock_0, ME3_q[2]_clock_1, , , , ME3_q[2]_clock_enable_1, VCC, ME3_q[2]_write_address, ME3_q[2]_read_address);


--HG1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[2]~695
--operation mode is normal

HG1L33 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[2] # !UE1_a_matches_dest2 & (ME3_q[2]));


--XE1_next_instruction_address_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[2]
--operation mode is normal

XE1_next_instruction_address_2[2]_lut_out = BF1_next_instruction_address[2];
XE1_next_instruction_address_2[2] = DFFE(XE1_next_instruction_address_2[2]_lut_out, clk, K1_data_out, , TE1L6);


--ZF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC3|regout
--operation mode is normal

ZF4_regout_lut_out = (NF1L6 & TF1L8 & (!NF1_rota0[1]) # !NF1L6 & (TF1L24 # !NF1_rota0[1])) & CASCADE(YF4_cascout);
ZF4_regout = DFFE(ZF4_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_3|regout
--operation mode is counter

VF4_regout_lut_out = TF1L8 $ UF1_true_regB[3] $ !VF3_cout;
VF4_regout_sload_eqn = (SF1L3 & UF1_true_regB[3]) # (!SF1L3 & VF4_regout_lut_out);
VF4_regout_reg_input = VF4_regout_sload_eqn & !RE1L4;
VF4_regout = DFFE(VF4_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF4_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_3|cout
--operation mode is counter

VF4_cout = CARRY(TF1L8 & (UF1_true_regB[3] # !VF3_cout) # !TF1L8 & UF1_true_regB[3] & !VF3_cout);


--AG1_alu_result[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[3]
--operation mode is normal

AG1_alu_result[3] = ZF4_regout $ VF4_regout;


--ME3_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME3_q[3]_data_in = AG1_alu_result[3];
ME3_q[3]_write_enable = ZE1L1;
ME3_q[3]_clock_0 = clk;
ME3_q[3]_clock_1 = clk;
ME3_q[3]_clock_enable_1 = TE1L6;
ME3_q[3]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[3]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[3] = MEMORY_SEGMENT(ME3_q[3]_data_in, ME3_q[3]_write_enable, ME3_q[3]_clock_0, ME3_q[3]_clock_1, , , , ME3_q[3]_clock_enable_1, VCC, ME3_q[3]_write_address, ME3_q[3]_read_address);


--HG1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[3]~697
--operation mode is normal

HG1L34 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[3] # !UE1_a_matches_dest2 & (ME3_q[3]));


--XE1_next_instruction_address_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[3]
--operation mode is normal

XE1_next_instruction_address_2[3]_lut_out = BF1_next_instruction_address[3];
XE1_next_instruction_address_2[3] = DFFE(XE1_next_instruction_address_2[3]_lut_out, clk, K1_data_out, , TE1L6);


--XD1L1 is dual_processor:inst|watchdog:the_watchdog|Equal~299
--operation mode is normal

XD1L1 = VJ1_dc_address[2] & VJ1_dc_address[3] & (!VJ1_dc_address[4]);


--WD1L1 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~76
--operation mode is normal

WD1L1 = YD1L1 & !VJ1_dc_address[10] & !VJ1_dc_address[7] & !VJ1_dc_address[11];


--WD1L2 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~77
--operation mode is normal

WD1L2 = WD1L1 & (!VJ1_dc_address[5] & !VJ1_dc_address[12]);


--UD1L1 is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|Equal~62
--operation mode is normal

UD1L1 = WD1L2 & VJ1_dc_address[8] & (!VJ1_dc_address[9]);


--GK1L12 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe~21
--operation mode is normal

GK1L12 = XD1L1 & JH1_dc_write & UD1L1;


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out = JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] & (!JK1_do_load_shifter);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]_lut_out = JK1_do_load_shifter;
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out = JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] # JK1_do_load_shifter;
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out = JK1_do_load_shifter & GK1_tx_data[7] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out = JK1_do_load_shifter & GK1_tx_data[6] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out, clk, K1_data_out, , JK1L46);


--JK1L25 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~67
--operation mode is normal

JK1L25 = !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7];


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out = JK1_do_load_shifter & GK1_tx_data[5] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out = JK1_do_load_shifter & GK1_tx_data[4] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out = JK1_do_load_shifter & GK1_tx_data[3] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out = JK1_do_load_shifter & GK1_tx_data[2] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out, clk, K1_data_out, , JK1L46);


--JK1L26 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~68
--operation mode is normal

JK1L26 = !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3];


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out = JK1_do_load_shifter & GK1_tx_data[1] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out, clk, K1_data_out, , JK1L46);


--JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]
--operation mode is normal

JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out = JK1_do_load_shifter & GK1_tx_data[0] # !JK1_do_load_shifter & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]);
JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFE(JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out, clk, K1_data_out, , JK1L46);


--JK1L27 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|pre_txd~69
--operation mode is normal

JK1L27 = JK1L25 & JK1L26 & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] & !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1];


--LK1L12 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_wr_strobe~21
--operation mode is normal

LK1L12 = JH1_dc_write & WD1L2 & VJ1_dc_address[9] & !VJ1_dc_address[8];


--LK1L13 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_wr_strobe~22
--operation mode is normal

LK1L13 = LK1L12 & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out = NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] & (!NK1_do_load_shifter);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out = NK1_do_load_shifter;
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out = NK1_do_load_shifter & LK1_tx_data[7] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out = NK1_do_load_shifter & LK1_tx_data[6] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out = NK1_do_load_shifter & LK1_tx_data[5] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]_lut_out, clk, K1_data_out, , NK1L47);


--NK1L28 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~61
--operation mode is normal

NK1L28 = !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6];


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out = NK1_do_load_shifter & LK1_tx_data[4] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out = NK1_do_load_shifter & LK1_tx_data[3] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out = NK1_do_load_shifter & LK1_tx_data[2] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]_lut_out, clk, K1_data_out, , NK1L47);


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out = NK1_do_load_shifter & LK1_tx_data[1] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]_lut_out, clk, K1_data_out, , NK1L47);


--NK1L29 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~62
--operation mode is normal

NK1L29 = !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3] & !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2];


--NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]
--operation mode is normal

NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out = NK1_do_load_shifter & LK1_tx_data[0] # !NK1_do_load_shifter & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]);
NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1] = DFFE(NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]_lut_out, clk, K1_data_out, , NK1L47);


--NK1L30 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|pre_txd~63
--operation mode is normal

NK1L30 = NK1L28 & NK1L29 & (!NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]);


--VK1_period_pulse is lvdt_interface:inst61|pwm1:inst|period_pulse
--operation mode is normal

VK1_period_pulse_lut_out = CL4L14;
VK1_period_pulse = DFFE(VK1_period_pulse_lut_out, clk, !SC1_data_out[0], , );


--CL5L20 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

CL5L20 = !CL5_cout;


--SC1L1 is dual_processor:inst|misc_outs:the_misc_outs|always0~1
--operation mode is normal

SC1L1 = SC1L2 & JH1_dc_byteenable[0] & TB1L1;


--RJ6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC5|regout
--operation mode is normal

RJ6_regout_lut_out = (EJ1L25 & KJ1_true_regA[5] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[13] # !EJ1_rota0[1])) & CASCADE(QJ11_cascout);
RJ6_regout = DFFE(RJ6_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_5|regout
--operation mode is counter

MJ6_regout_lut_out = KJ1_true_regA[5] $ LJ1_true_regB[5] $ !MJ5_cout;
MJ6_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[5]) # (!JJ1L1 & MJ6_regout_lut_out);
MJ6_regout_reg_input = MJ6_regout_sload_eqn & !GH1L6;
MJ6_regout = DFFE(MJ6_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ6_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_5|cout
--operation mode is counter

MJ6_cout = CARRY(KJ1_true_regA[5] & (LJ1_true_regB[5] # !MJ5_cout) # !KJ1_true_regA[5] & LJ1_true_regB[5] & !MJ5_cout);


--SJ1_alu_result[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[5]
--operation mode is normal

SJ1_alu_result[5] = RJ6_regout $ MJ6_regout;


--ME14_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME14_q[5]_data_in = SJ1_alu_result[5];
ME14_q[5]_write_enable = RH1L6;
ME14_q[5]_clock_0 = clk;
ME14_q[5]_clock_1 = clk;
ME14_q[5]_clock_enable_1 = JH1L8;
ME14_q[5]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[5]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[5] = MEMORY_SEGMENT(ME14_q[5]_data_in, ME14_q[5]_write_enable, ME14_q[5]_clock_0, ME14_q[5]_clock_1, , , , ME14_q[5]_clock_enable_1, VCC, ME14_q[5]_write_address, ME14_q[5]_read_address);


--ZJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[5]~1176
--operation mode is normal

ZJ1L61 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[5] # !KH1_a_matches_dest2 & (ME14_q[5]));


--PH1_next_instruction_address_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[5]
--operation mode is normal

PH1_next_instruction_address_2[5]_lut_out = TH1_next_instruction_address[5];
PH1_next_instruction_address_2[5] = DFFE(PH1_next_instruction_address_2[5]_lut_out, clk, K1_data_out, , JH1L8);


--RJ16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC15|regout
--operation mode is normal

RJ16_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[7] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[15] # !EJ1L26)) & CASCADE(QJ31_cascout);
RJ16_regout = DFFE(RJ16_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_15|regout
--operation mode is counter

MJ16_regout_lut_out = KJ1_true_regA[15] $ LJ1_true_regB[15] $ !MJ15_cout;
MJ16_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[15]) # (!JJ1L1 & MJ16_regout_lut_out);
MJ16_regout_reg_input = MJ16_regout_sload_eqn & !GH1L6;
MJ16_regout = DFFE(MJ16_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ16_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_15|cout
--operation mode is counter

MJ16_cout = CARRY(KJ1_true_regA[15] & (LJ1_true_regB[15] # !MJ15_cout) # !KJ1_true_regA[15] & LJ1_true_regB[15] & !MJ15_cout);


--SJ1_alu_result[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[15]
--operation mode is normal

SJ1_alu_result[15] = RJ16_regout $ MJ16_regout;


--ME14_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME14_q[15]_data_in = SJ1_alu_result[15];
ME14_q[15]_write_enable = RH1L6;
ME14_q[15]_clock_0 = clk;
ME14_q[15]_clock_1 = clk;
ME14_q[15]_clock_enable_1 = JH1L8;
ME14_q[15]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[15]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[15] = MEMORY_SEGMENT(ME14_q[15]_data_in, ME14_q[15]_write_enable, ME14_q[15]_clock_0, ME14_q[15]_clock_1, , , , ME14_q[15]_clock_enable_1, VCC, ME14_q[15]_write_address, ME14_q[15]_read_address);


--ZJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[15]~1178
--operation mode is normal

ZJ1L71 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[15] # !KH1_a_matches_dest2 & (ME14_q[15]));


--PH1_next_instruction_address_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[15]
--operation mode is normal

PH1_next_instruction_address_2[15]_lut_out = TH1_next_instruction_address[15];
PH1_next_instruction_address_2[15] = DFFE(PH1_next_instruction_address_2[15]_lut_out, clk, K1_data_out, , JH1L8);


--RJ15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC14|regout
--operation mode is normal

RJ15_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[6] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[14] # !EJ1L26)) & CASCADE(QJ29_cascout);
RJ15_regout = DFFE(RJ15_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_14|regout
--operation mode is counter

MJ15_regout_lut_out = KJ1_true_regA[14] $ LJ1_true_regB[14] $ MJ14_cout;
MJ15_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[14]) # (!JJ1L1 & MJ15_regout_lut_out);
MJ15_regout_reg_input = MJ15_regout_sload_eqn & !GH1L6;
MJ15_regout = DFFE(MJ15_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ15_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_14|cout
--operation mode is counter

MJ15_cout = CARRY(KJ1_true_regA[14] & !LJ1_true_regB[14] & !MJ14_cout # !KJ1_true_regA[14] & (!MJ14_cout # !LJ1_true_regB[14]));


--SJ1_alu_result[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[14]
--operation mode is normal

SJ1_alu_result[14] = RJ15_regout $ MJ15_regout;


--ME14_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME14_q[14]_data_in = SJ1_alu_result[14];
ME14_q[14]_write_enable = RH1L6;
ME14_q[14]_clock_0 = clk;
ME14_q[14]_clock_1 = clk;
ME14_q[14]_clock_enable_1 = JH1L8;
ME14_q[14]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[14]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[14] = MEMORY_SEGMENT(ME14_q[14]_data_in, ME14_q[14]_write_enable, ME14_q[14]_clock_0, ME14_q[14]_clock_1, , , , ME14_q[14]_clock_enable_1, VCC, ME14_q[14]_write_address, ME14_q[14]_read_address);


--ZJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[14]~1180
--operation mode is normal

ZJ1L70 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[14] # !KH1_a_matches_dest2 & (ME14_q[14]));


--PH1_next_instruction_address_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[14]
--operation mode is normal

PH1_next_instruction_address_2[14]_lut_out = TH1_next_instruction_address[14];
PH1_next_instruction_address_2[14] = DFFE(PH1_next_instruction_address_2[14]_lut_out, clk, K1_data_out, , JH1L8);


--RJ14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC13|regout
--operation mode is normal

RJ14_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[5] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[13] # !EJ1L26)) & CASCADE(QJ27_cascout);
RJ14_regout = DFFE(RJ14_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_13|regout
--operation mode is counter

MJ14_regout_lut_out = KJ1_true_regA[13] $ LJ1_true_regB[13] $ !MJ13_cout;
MJ14_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[13]) # (!JJ1L1 & MJ14_regout_lut_out);
MJ14_regout_reg_input = MJ14_regout_sload_eqn & !GH1L6;
MJ14_regout = DFFE(MJ14_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ14_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_13|cout
--operation mode is counter

MJ14_cout = CARRY(KJ1_true_regA[13] & (LJ1_true_regB[13] # !MJ13_cout) # !KJ1_true_regA[13] & LJ1_true_regB[13] & !MJ13_cout);


--SJ1_alu_result[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[13]
--operation mode is normal

SJ1_alu_result[13] = RJ14_regout $ MJ14_regout;


--ME14_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME14_q[13]_data_in = SJ1_alu_result[13];
ME14_q[13]_write_enable = RH1L6;
ME14_q[13]_clock_0 = clk;
ME14_q[13]_clock_1 = clk;
ME14_q[13]_clock_enable_1 = JH1L8;
ME14_q[13]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[13]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[13] = MEMORY_SEGMENT(ME14_q[13]_data_in, ME14_q[13]_write_enable, ME14_q[13]_clock_0, ME14_q[13]_clock_1, , , , ME14_q[13]_clock_enable_1, VCC, ME14_q[13]_write_address, ME14_q[13]_read_address);


--ZJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[13]~1182
--operation mode is normal

ZJ1L69 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[13] # !KH1_a_matches_dest2 & (ME14_q[13]));


--PH1_next_instruction_address_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[13]
--operation mode is normal

PH1_next_instruction_address_2[13]_lut_out = TH1_next_instruction_address[13];
PH1_next_instruction_address_2[13] = DFFE(PH1_next_instruction_address_2[13]_lut_out, clk, K1_data_out, , JH1L8);


--RJ13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC12|regout
--operation mode is normal

RJ13_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[4] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[12] # !EJ1L26)) & CASCADE(QJ25_cascout);
RJ13_regout = DFFE(RJ13_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_12|regout
--operation mode is counter

MJ13_regout_lut_out = KJ1_true_regA[12] $ LJ1_true_regB[12] $ MJ12_cout;
MJ13_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[12]) # (!JJ1L1 & MJ13_regout_lut_out);
MJ13_regout_reg_input = MJ13_regout_sload_eqn & !GH1L6;
MJ13_regout = DFFE(MJ13_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ13_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_12|cout
--operation mode is counter

MJ13_cout = CARRY(KJ1_true_regA[12] & !LJ1_true_regB[12] & !MJ12_cout # !KJ1_true_regA[12] & (!MJ12_cout # !LJ1_true_regB[12]));


--SJ1_alu_result[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[12]
--operation mode is normal

SJ1_alu_result[12] = RJ13_regout $ MJ13_regout;


--ME14_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME14_q[12]_data_in = SJ1_alu_result[12];
ME14_q[12]_write_enable = RH1L6;
ME14_q[12]_clock_0 = clk;
ME14_q[12]_clock_1 = clk;
ME14_q[12]_clock_enable_1 = JH1L8;
ME14_q[12]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[12]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[12] = MEMORY_SEGMENT(ME14_q[12]_data_in, ME14_q[12]_write_enable, ME14_q[12]_clock_0, ME14_q[12]_clock_1, , , , ME14_q[12]_clock_enable_1, VCC, ME14_q[12]_write_address, ME14_q[12]_read_address);


--ZJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[12]~1184
--operation mode is normal

ZJ1L68 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[12] # !KH1_a_matches_dest2 & (ME14_q[12]));


--PH1_next_instruction_address_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[12]
--operation mode is normal

PH1_next_instruction_address_2[12]_lut_out = TH1_next_instruction_address[12];
PH1_next_instruction_address_2[12] = DFFE(PH1_next_instruction_address_2[12]_lut_out, clk, K1_data_out, , JH1L8);


--RJ12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC11|regout
--operation mode is normal

RJ12_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[3] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[11] # !EJ1L26)) & CASCADE(QJ23_cascout);
RJ12_regout = DFFE(RJ12_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_11|regout
--operation mode is counter

MJ12_regout_lut_out = KJ1_true_regA[11] $ LJ1_true_regB[11] $ !MJ11_cout;
MJ12_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[11]) # (!JJ1L1 & MJ12_regout_lut_out);
MJ12_regout_reg_input = MJ12_regout_sload_eqn & !GH1L6;
MJ12_regout = DFFE(MJ12_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ12_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_11|cout
--operation mode is counter

MJ12_cout = CARRY(KJ1_true_regA[11] & (LJ1_true_regB[11] # !MJ11_cout) # !KJ1_true_regA[11] & LJ1_true_regB[11] & !MJ11_cout);


--SJ1_alu_result[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[11]
--operation mode is normal

SJ1_alu_result[11] = RJ12_regout $ MJ12_regout;


--ME14_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME14_q[11]_data_in = SJ1_alu_result[11];
ME14_q[11]_write_enable = RH1L6;
ME14_q[11]_clock_0 = clk;
ME14_q[11]_clock_1 = clk;
ME14_q[11]_clock_enable_1 = JH1L8;
ME14_q[11]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[11]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[11] = MEMORY_SEGMENT(ME14_q[11]_data_in, ME14_q[11]_write_enable, ME14_q[11]_clock_0, ME14_q[11]_clock_1, , , , ME14_q[11]_clock_enable_1, VCC, ME14_q[11]_write_address, ME14_q[11]_read_address);


--ZJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[11]~1186
--operation mode is normal

ZJ1L67 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[11] # !KH1_a_matches_dest2 & (ME14_q[11]));


--PH1_next_instruction_address_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[11]
--operation mode is normal

PH1_next_instruction_address_2[11]_lut_out = TH1_next_instruction_address[11];
PH1_next_instruction_address_2[11] = DFFE(PH1_next_instruction_address_2[11]_lut_out, clk, K1_data_out, , JH1L8);


--RJ11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC10|regout
--operation mode is normal

RJ11_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[2] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[10] # !EJ1L26)) & CASCADE(QJ21_cascout);
RJ11_regout = DFFE(RJ11_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_10|regout
--operation mode is counter

MJ11_regout_lut_out = KJ1_true_regA[10] $ LJ1_true_regB[10] $ MJ10_cout;
MJ11_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[10]) # (!JJ1L1 & MJ11_regout_lut_out);
MJ11_regout_reg_input = MJ11_regout_sload_eqn & !GH1L6;
MJ11_regout = DFFE(MJ11_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ11_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_10|cout
--operation mode is counter

MJ11_cout = CARRY(KJ1_true_regA[10] & !LJ1_true_regB[10] & !MJ10_cout # !KJ1_true_regA[10] & (!MJ10_cout # !LJ1_true_regB[10]));


--SJ1_alu_result[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[10]
--operation mode is normal

SJ1_alu_result[10] = RJ11_regout $ MJ11_regout;


--ME14_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10]
ME14_q[10]_data_in = SJ1_alu_result[10];
ME14_q[10]_write_enable = RH1L6;
ME14_q[10]_clock_0 = clk;
ME14_q[10]_clock_1 = clk;
ME14_q[10]_clock_enable_1 = JH1L8;
ME14_q[10]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[10]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[10] = MEMORY_SEGMENT(ME14_q[10]_data_in, ME14_q[10]_write_enable, ME14_q[10]_clock_0, ME14_q[10]_clock_1, , , , ME14_q[10]_clock_enable_1, VCC, ME14_q[10]_write_address, ME14_q[10]_read_address);


--ZJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[10]~1188
--operation mode is normal

ZJ1L66 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[10] # !KH1_a_matches_dest2 & (ME14_q[10]));


--PH1_next_instruction_address_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[10]
--operation mode is normal

PH1_next_instruction_address_2[10]_lut_out = TH1_next_instruction_address[10];
PH1_next_instruction_address_2[10] = DFFE(PH1_next_instruction_address_2[10]_lut_out, clk, K1_data_out, , JH1L8);


--RJ10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC9|regout
--operation mode is normal

RJ10_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[1] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[9] # !EJ1L26)) & CASCADE(QJ19_cascout);
RJ10_regout = DFFE(RJ10_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_9|regout
--operation mode is counter

MJ10_regout_lut_out = KJ1_true_regA[9] $ LJ1_true_regB[9] $ !MJ9_cout;
MJ10_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[9]) # (!JJ1L1 & MJ10_regout_lut_out);
MJ10_regout_reg_input = MJ10_regout_sload_eqn & !GH1L6;
MJ10_regout = DFFE(MJ10_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ10_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_9|cout
--operation mode is counter

MJ10_cout = CARRY(KJ1_true_regA[9] & (LJ1_true_regB[9] # !MJ9_cout) # !KJ1_true_regA[9] & LJ1_true_regB[9] & !MJ9_cout);


--SJ1_alu_result[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[9]
--operation mode is normal

SJ1_alu_result[9] = RJ10_regout $ MJ10_regout;


--ME14_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME14_q[9]_data_in = SJ1_alu_result[9];
ME14_q[9]_write_enable = RH1L6;
ME14_q[9]_clock_0 = clk;
ME14_q[9]_clock_1 = clk;
ME14_q[9]_clock_enable_1 = JH1L8;
ME14_q[9]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[9]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[9] = MEMORY_SEGMENT(ME14_q[9]_data_in, ME14_q[9]_write_enable, ME14_q[9]_clock_0, ME14_q[9]_clock_1, , , , ME14_q[9]_clock_enable_1, VCC, ME14_q[9]_write_address, ME14_q[9]_read_address);


--ZJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[9]~1190
--operation mode is normal

ZJ1L65 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[9] # !KH1_a_matches_dest2 & (ME14_q[9]));


--PH1_next_instruction_address_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[9]
--operation mode is normal

PH1_next_instruction_address_2[9]_lut_out = TH1_next_instruction_address[9];
PH1_next_instruction_address_2[9] = DFFE(PH1_next_instruction_address_2[9]_lut_out, clk, K1_data_out, , JH1L8);


--RJ9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC8|regout
--operation mode is normal

RJ9_regout_lut_out = (EJ1_rota1[0] & KJ1_true_regA[0] & (!EJ1L26) # !EJ1_rota1[0] & (KJ1_true_regA[8] # !EJ1L26)) & CASCADE(QJ17_cascout);
RJ9_regout = DFFE(RJ9_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_8|regout
--operation mode is counter

MJ9_regout_lut_out = KJ1_true_regA[8] $ LJ1_true_regB[8] $ MJ8_cout;
MJ9_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[8]) # (!JJ1L1 & MJ9_regout_lut_out);
MJ9_regout_reg_input = MJ9_regout_sload_eqn & !GH1L6;
MJ9_regout = DFFE(MJ9_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ9_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_8|cout
--operation mode is counter

MJ9_cout = CARRY(KJ1_true_regA[8] & !LJ1_true_regB[8] & !MJ8_cout # !KJ1_true_regA[8] & (!MJ8_cout # !LJ1_true_regB[8]));


--SJ1_alu_result[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[8]
--operation mode is normal

SJ1_alu_result[8] = RJ9_regout $ MJ9_regout;


--ME14_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME14_q[8]_data_in = SJ1_alu_result[8];
ME14_q[8]_write_enable = RH1L6;
ME14_q[8]_clock_0 = clk;
ME14_q[8]_clock_1 = clk;
ME14_q[8]_clock_enable_1 = JH1L8;
ME14_q[8]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[8]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[8] = MEMORY_SEGMENT(ME14_q[8]_data_in, ME14_q[8]_write_enable, ME14_q[8]_clock_0, ME14_q[8]_clock_1, , , , ME14_q[8]_clock_enable_1, VCC, ME14_q[8]_write_address, ME14_q[8]_read_address);


--ZJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[8]~1192
--operation mode is normal

ZJ1L64 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[8] # !KH1_a_matches_dest2 & (ME14_q[8]));


--PH1_next_instruction_address_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[8]
--operation mode is normal

PH1_next_instruction_address_2[8]_lut_out = TH1_next_instruction_address[8];
PH1_next_instruction_address_2[8] = DFFE(PH1_next_instruction_address_2[8]_lut_out, clk, K1_data_out, , JH1L8);


--RJ8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC7|regout
--operation mode is normal

RJ8_regout_lut_out = (EJ1L25 & KJ1_true_regA[7] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[15] # !EJ1_rota0[1])) & CASCADE(QJ15_cascout);
RJ8_regout = DFFE(RJ8_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_7|regout
--operation mode is counter

MJ8_regout_lut_out = KJ1_true_regA[7] $ LJ1_true_regB[7] $ !MJ7_cout;
MJ8_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[7]) # (!JJ1L1 & MJ8_regout_lut_out);
MJ8_regout_reg_input = MJ8_regout_sload_eqn & !GH1L6;
MJ8_regout = DFFE(MJ8_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ8_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_7|cout
--operation mode is counter

MJ8_cout = CARRY(KJ1_true_regA[7] & (LJ1_true_regB[7] # !MJ7_cout) # !KJ1_true_regA[7] & LJ1_true_regB[7] & !MJ7_cout);


--SJ1_alu_result[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[7]
--operation mode is normal

SJ1_alu_result[7] = RJ8_regout $ MJ8_regout;


--ME14_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME14_q[7]_data_in = SJ1_alu_result[7];
ME14_q[7]_write_enable = RH1L6;
ME14_q[7]_clock_0 = clk;
ME14_q[7]_clock_1 = clk;
ME14_q[7]_clock_enable_1 = JH1L8;
ME14_q[7]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[7]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[7] = MEMORY_SEGMENT(ME14_q[7]_data_in, ME14_q[7]_write_enable, ME14_q[7]_clock_0, ME14_q[7]_clock_1, , , , ME14_q[7]_clock_enable_1, VCC, ME14_q[7]_write_address, ME14_q[7]_read_address);


--ZJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[7]~1194
--operation mode is normal

ZJ1L63 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[7] # !KH1_a_matches_dest2 & (ME14_q[7]));


--PH1_next_instruction_address_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[7]
--operation mode is normal

PH1_next_instruction_address_2[7]_lut_out = TH1_next_instruction_address[7];
PH1_next_instruction_address_2[7] = DFFE(PH1_next_instruction_address_2[7]_lut_out, clk, K1_data_out, , JH1L8);


--RJ7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC6|regout
--operation mode is normal

RJ7_regout_lut_out = (EJ1L25 & KJ1_true_regA[6] & (!EJ1_rota0[1]) # !EJ1L25 & (KJ1_true_regA[14] # !EJ1_rota0[1])) & CASCADE(QJ13_cascout);
RJ7_regout = DFFE(RJ7_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_6|regout
--operation mode is counter

MJ7_regout_lut_out = KJ1_true_regA[6] $ LJ1_true_regB[6] $ MJ6_cout;
MJ7_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[6]) # (!JJ1L1 & MJ7_regout_lut_out);
MJ7_regout_reg_input = MJ7_regout_sload_eqn & !GH1L6;
MJ7_regout = DFFE(MJ7_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ7_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_6|cout
--operation mode is counter

MJ7_cout = CARRY(KJ1_true_regA[6] & !LJ1_true_regB[6] & !MJ6_cout # !KJ1_true_regA[6] & (!MJ6_cout # !LJ1_true_regB[6]));


--SJ1_alu_result[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[6]
--operation mode is normal

SJ1_alu_result[6] = RJ7_regout $ MJ7_regout;


--ME14_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME14_q[6]_data_in = SJ1_alu_result[6];
ME14_q[6]_write_enable = RH1L6;
ME14_q[6]_clock_0 = clk;
ME14_q[6]_clock_1 = clk;
ME14_q[6]_clock_enable_1 = JH1L8;
ME14_q[6]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[6]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[6] = MEMORY_SEGMENT(ME14_q[6]_data_in, ME14_q[6]_write_enable, ME14_q[6]_clock_0, ME14_q[6]_clock_1, , , , ME14_q[6]_clock_enable_1, VCC, ME14_q[6]_write_address, ME14_q[6]_read_address);


--ZJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[6]~1196
--operation mode is normal

ZJ1L62 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[6] # !KH1_a_matches_dest2 & (ME14_q[6]));


--PH1_next_instruction_address_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[6]
--operation mode is normal

PH1_next_instruction_address_2[6]_lut_out = TH1_next_instruction_address[6];
PH1_next_instruction_address_2[6] = DFFE(PH1_next_instruction_address_2[6]_lut_out, clk, K1_data_out, , JH1L8);


--XH18_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_17|combout
--operation mode is normal

XH18_combout = NH1_do_jump & ZJ1L18 # !NH1_do_jump & (WH1L6);

--XH18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_17|regout
--operation mode is normal

XH18_regout = DFFE(XH18_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[17]~2864
--operation mode is normal

WH1L61 = VH1L4 & XH18_regout # !VH1L4 & (XH18_combout);


--XH17_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_16|combout
--operation mode is normal

XH17_combout = NH1_do_jump & ZJ1L17 # !NH1_do_jump & (WH1L8);

--XH17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_16|regout
--operation mode is normal

XH17_regout = DFFE(XH17_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[16]~2865
--operation mode is normal

WH1L60 = VH1L4 & XH17_regout # !VH1L4 & (XH17_combout);


--XH16_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_15|combout
--operation mode is normal

XH16_combout = NH1_do_jump & ZJ1L16 # !NH1_do_jump & (WH1L10);

--XH16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_15|regout
--operation mode is normal

XH16_regout = DFFE(XH16_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[15]~2866
--operation mode is normal

WH1L59 = VH1L4 & XH16_regout # !VH1L4 & (XH16_combout);


--XH15_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_14|combout
--operation mode is normal

XH15_combout = NH1_do_jump & ZJ1L15 # !NH1_do_jump & (WH1L12);

--XH15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_14|regout
--operation mode is normal

XH15_regout = DFFE(XH15_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[14]~2867
--operation mode is normal

WH1L58 = VH1L4 & XH15_regout # !VH1L4 & (XH15_combout);


--XH14_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_13|combout
--operation mode is normal

XH14_combout = NH1_do_jump & ZJ1L14 # !NH1_do_jump & (WH1L14);

--XH14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_13|regout
--operation mode is normal

XH14_regout = DFFE(XH14_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[13]~2868
--operation mode is normal

WH1L57 = VH1L4 & XH14_regout # !VH1L4 & (XH14_combout);


--XH13_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_12|combout
--operation mode is normal

XH13_combout = NH1_do_jump & ZJ1L13 # !NH1_do_jump & (WH1L16);

--XH13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_12|regout
--operation mode is normal

XH13_regout = DFFE(XH13_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[12]~2869
--operation mode is normal

WH1L56 = VH1L4 & XH13_regout # !VH1L4 & (XH13_combout);


--XH12_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_11|combout
--operation mode is normal

XH12_combout = NH1_do_jump & ZJ1L12 # !NH1_do_jump & (WH1L18);

--XH12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_11|regout
--operation mode is normal

XH12_regout = DFFE(XH12_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[11]~2870
--operation mode is normal

WH1L55 = VH1L4 & XH12_regout # !VH1L4 & (XH12_combout);


--XH11_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_10|combout
--operation mode is normal

XH11_combout = NH1_do_jump & ZJ1L11 # !NH1_do_jump & (WH1L20);

--XH11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_10|regout
--operation mode is normal

XH11_regout = DFFE(XH11_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[10]~2871
--operation mode is normal

WH1L54 = VH1L4 & XH11_regout # !VH1L4 & (XH11_combout);


--XH10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_9|combout
--operation mode is normal

XH10_combout = NH1_do_jump & ZJ1L10 # !NH1_do_jump & (WH1L22);

--XH10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_9|regout
--operation mode is normal

XH10_regout = DFFE(XH10_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[9]~2872
--operation mode is normal

WH1L53 = VH1L4 & XH10_regout # !VH1L4 & (XH10_combout);


--XH9_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_8|combout
--operation mode is normal

XH9_combout = NH1_do_jump & ZJ1L9 # !NH1_do_jump & (WH1L24);

--XH9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_8|regout
--operation mode is normal

XH9_regout = DFFE(XH9_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[8]~2873
--operation mode is normal

WH1L52 = VH1L4 & XH9_regout # !VH1L4 & (XH9_combout);


--XH8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_7|combout
--operation mode is normal

XH8_combout = NH1_do_jump & ZJ1L8 # !NH1_do_jump & (WH1L26);

--XH8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_7|regout
--operation mode is normal

XH8_regout = DFFE(XH8_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[7]~2874
--operation mode is normal

WH1L51 = VH1L4 & XH8_regout # !VH1L4 & (XH8_combout);


--XH7_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_6|combout
--operation mode is normal

XH7_combout = NH1_do_jump & ZJ1L7 # !NH1_do_jump & (WH1L28);

--XH7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_6|regout
--operation mode is normal

XH7_regout = DFFE(XH7_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[6]~2875
--operation mode is normal

WH1L50 = VH1L4 & XH7_regout # !VH1L4 & (XH7_combout);


--XH6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_5|combout
--operation mode is normal

XH6_combout = NH1_do_jump & ZJ1L6 # !NH1_do_jump & (WH1L30);

--XH6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_5|regout
--operation mode is normal

XH6_regout = DFFE(XH6_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[5]~2876
--operation mode is normal

WH1L49 = VH1L4 & XH6_regout # !VH1L4 & (XH6_combout);


--XH5_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_4|combout
--operation mode is normal

XH5_combout = NH1_do_jump & ZJ1L5 # !NH1_do_jump & (WH1L32);

--XH5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_4|regout
--operation mode is normal

XH5_regout = DFFE(XH5_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[4]~2877
--operation mode is normal

WH1L48 = VH1L4 & XH5_regout # !VH1L4 & (XH5_combout);


--XH4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_3|combout
--operation mode is normal

XH4_combout = NH1_do_jump & ZJ1L4 # !NH1_do_jump & (WH1L34);

--XH4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_3|regout
--operation mode is normal

XH4_regout = DFFE(XH4_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[3]~2878
--operation mode is normal

WH1L47 = VH1L4 & XH4_regout # !VH1L4 & (XH4_combout);


--XH3_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_2|combout
--operation mode is normal

XH3_combout = NH1_do_jump & ZJ1L3 # !NH1_do_jump & (WH1L36);

--XH3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_2|regout
--operation mode is normal

XH3_regout = DFFE(XH3_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[2]~2879
--operation mode is normal

WH1L46 = VH1L4 & XH3_regout # !VH1L4 & (XH3_combout);


--XH2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_1|combout
--operation mode is normal

XH2_combout = NH1_do_jump & ZJ1L2 # !NH1_do_jump & (WH1L38);

--XH2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_1|regout
--operation mode is normal

XH2_regout = DFFE(XH2_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[1]~2880
--operation mode is normal

WH1L45 = VH1L4 & XH2_regout # !VH1L4 & (XH2_combout);


--XH1_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_0|combout
--operation mode is normal

XH1_combout = NH1_do_jump & ZJ1L1 # !NH1_do_jump & (WH1L40);

--XH1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_0|regout
--operation mode is normal

XH1_regout = DFFE(XH1_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[0]~2881
--operation mode is normal

WH1L44 = VH1L4 & XH1_regout # !VH1L4 & (XH1_combout);


--YD1L4 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~82
--operation mode is normal

YD1L4 = YD1L2 & YD1L1 & (!VJ1_dc_address[10]);


--YB1L1 is dual_processor:inst|dac_spi_spi_control_port_arbitrator:the_dac_spi_spi_control_port|Equal~70
--operation mode is normal

YB1L1 = VJ1_dc_address[11] & YD1L4 & VJ1_dc_address[8] & VJ1_dc_address[9];


--XB1_slaveselect_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|slaveselect_wr_strobe
--operation mode is normal

XB1_slaveselect_wr_strobe = XB1_wr_strobe & VJ1_dc_address[4] & VJ1_dc_address[2] & !VJ1_dc_address[3];


--BD1_data_out[15] is dual_processor:inst|opto_data:the_opto_data|data_out[15]
--operation mode is normal

BD1_data_out[15]_lut_out = ZJ1_op_a[15];
BD1_data_out[15] = DFFE(BD1_data_out[15]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[15] is dual_processor:inst|opto_data:the_opto_data|data_dir[15]
--operation mode is normal

BD1_data_dir[15]_lut_out = ZJ1_op_a[15];
BD1_data_dir[15] = DFFE(BD1_data_dir[15]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[14] is dual_processor:inst|opto_data:the_opto_data|data_out[14]
--operation mode is normal

BD1_data_out[14]_lut_out = ZJ1_op_a[14];
BD1_data_out[14] = DFFE(BD1_data_out[14]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[14] is dual_processor:inst|opto_data:the_opto_data|data_dir[14]
--operation mode is normal

BD1_data_dir[14]_lut_out = ZJ1_op_a[14];
BD1_data_dir[14] = DFFE(BD1_data_dir[14]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[13] is dual_processor:inst|opto_data:the_opto_data|data_out[13]
--operation mode is normal

BD1_data_out[13]_lut_out = ZJ1_op_a[13];
BD1_data_out[13] = DFFE(BD1_data_out[13]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[13] is dual_processor:inst|opto_data:the_opto_data|data_dir[13]
--operation mode is normal

BD1_data_dir[13]_lut_out = ZJ1_op_a[13];
BD1_data_dir[13] = DFFE(BD1_data_dir[13]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[12] is dual_processor:inst|opto_data:the_opto_data|data_out[12]
--operation mode is normal

BD1_data_out[12]_lut_out = ZJ1_op_a[12];
BD1_data_out[12] = DFFE(BD1_data_out[12]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[12] is dual_processor:inst|opto_data:the_opto_data|data_dir[12]
--operation mode is normal

BD1_data_dir[12]_lut_out = ZJ1_op_a[12];
BD1_data_dir[12] = DFFE(BD1_data_dir[12]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[11] is dual_processor:inst|opto_data:the_opto_data|data_out[11]
--operation mode is normal

BD1_data_out[11]_lut_out = ZJ1_op_a[11];
BD1_data_out[11] = DFFE(BD1_data_out[11]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[11] is dual_processor:inst|opto_data:the_opto_data|data_dir[11]
--operation mode is normal

BD1_data_dir[11]_lut_out = ZJ1_op_a[11];
BD1_data_dir[11] = DFFE(BD1_data_dir[11]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[10] is dual_processor:inst|opto_data:the_opto_data|data_out[10]
--operation mode is normal

BD1_data_out[10]_lut_out = ZJ1_op_a[10];
BD1_data_out[10] = DFFE(BD1_data_out[10]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[10] is dual_processor:inst|opto_data:the_opto_data|data_dir[10]
--operation mode is normal

BD1_data_dir[10]_lut_out = ZJ1_op_a[10];
BD1_data_dir[10] = DFFE(BD1_data_dir[10]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[9] is dual_processor:inst|opto_data:the_opto_data|data_out[9]
--operation mode is normal

BD1_data_out[9]_lut_out = ZJ1_op_a[9];
BD1_data_out[9] = DFFE(BD1_data_out[9]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[9] is dual_processor:inst|opto_data:the_opto_data|data_dir[9]
--operation mode is normal

BD1_data_dir[9]_lut_out = ZJ1_op_a[9];
BD1_data_dir[9] = DFFE(BD1_data_dir[9]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[8] is dual_processor:inst|opto_data:the_opto_data|data_out[8]
--operation mode is normal

BD1_data_out[8]_lut_out = ZJ1_op_a[8];
BD1_data_out[8] = DFFE(BD1_data_out[8]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[8] is dual_processor:inst|opto_data:the_opto_data|data_dir[8]
--operation mode is normal

BD1_data_dir[8]_lut_out = ZJ1_op_a[8];
BD1_data_dir[8] = DFFE(BD1_data_dir[8]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[7] is dual_processor:inst|opto_data:the_opto_data|data_out[7]
--operation mode is normal

BD1_data_out[7]_lut_out = ZJ1_op_a[7];
BD1_data_out[7] = DFFE(BD1_data_out[7]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[7] is dual_processor:inst|opto_data:the_opto_data|data_dir[7]
--operation mode is normal

BD1_data_dir[7]_lut_out = ZJ1_op_a[7];
BD1_data_dir[7] = DFFE(BD1_data_dir[7]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[6] is dual_processor:inst|opto_data:the_opto_data|data_out[6]
--operation mode is normal

BD1_data_out[6]_lut_out = ZJ1_op_a[6];
BD1_data_out[6] = DFFE(BD1_data_out[6]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[6] is dual_processor:inst|opto_data:the_opto_data|data_dir[6]
--operation mode is normal

BD1_data_dir[6]_lut_out = ZJ1_op_a[6];
BD1_data_dir[6] = DFFE(BD1_data_dir[6]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[5] is dual_processor:inst|opto_data:the_opto_data|data_out[5]
--operation mode is normal

BD1_data_out[5]_lut_out = ZJ1_op_a[5];
BD1_data_out[5] = DFFE(BD1_data_out[5]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[5] is dual_processor:inst|opto_data:the_opto_data|data_dir[5]
--operation mode is normal

BD1_data_dir[5]_lut_out = ZJ1_op_a[5];
BD1_data_dir[5] = DFFE(BD1_data_dir[5]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[4] is dual_processor:inst|opto_data:the_opto_data|data_out[4]
--operation mode is normal

BD1_data_out[4]_lut_out = ZJ1_op_a[4];
BD1_data_out[4] = DFFE(BD1_data_out[4]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[4] is dual_processor:inst|opto_data:the_opto_data|data_dir[4]
--operation mode is normal

BD1_data_dir[4]_lut_out = ZJ1_op_a[4];
BD1_data_dir[4] = DFFE(BD1_data_dir[4]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[3] is dual_processor:inst|opto_data:the_opto_data|data_out[3]
--operation mode is normal

BD1_data_out[3]_lut_out = ZJ1_op_a[3];
BD1_data_out[3] = DFFE(BD1_data_out[3]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[3] is dual_processor:inst|opto_data:the_opto_data|data_dir[3]
--operation mode is normal

BD1_data_dir[3]_lut_out = ZJ1_op_a[3];
BD1_data_dir[3] = DFFE(BD1_data_dir[3]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[2] is dual_processor:inst|opto_data:the_opto_data|data_out[2]
--operation mode is normal

BD1_data_out[2]_lut_out = ZJ1_op_a[2];
BD1_data_out[2] = DFFE(BD1_data_out[2]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[2] is dual_processor:inst|opto_data:the_opto_data|data_dir[2]
--operation mode is normal

BD1_data_dir[2]_lut_out = ZJ1_op_a[2];
BD1_data_dir[2] = DFFE(BD1_data_dir[2]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[1] is dual_processor:inst|opto_data:the_opto_data|data_out[1]
--operation mode is normal

BD1_data_out[1]_lut_out = ZJ1_op_a[1];
BD1_data_out[1] = DFFE(BD1_data_out[1]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[1] is dual_processor:inst|opto_data:the_opto_data|data_dir[1]
--operation mode is normal

BD1_data_dir[1]_lut_out = ZJ1_op_a[1];
BD1_data_dir[1] = DFFE(BD1_data_dir[1]_lut_out, clk, K1_data_out, , BD1L2);


--BD1_data_out[0] is dual_processor:inst|opto_data:the_opto_data|data_out[0]
--operation mode is normal

BD1_data_out[0]_lut_out = ZJ1_op_a[0];
BD1_data_out[0] = DFFE(BD1_data_out[0]_lut_out, clk, K1_data_out, , BD1L1);


--BD1_data_dir[0] is dual_processor:inst|opto_data:the_opto_data|data_dir[0]
--operation mode is normal

BD1_data_dir[0]_lut_out = ZJ1_op_a[0];
BD1_data_dir[0] = DFFE(BD1_data_dir[0]_lut_out, clk, K1_data_out, , BD1L2);


--FC1_d1_outgoing_ext_ram_bus_data[31] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[31]_lut_out = ZJ1_op_a[31] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[31] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[31]_lut_out, clk, K1_data_out, , );


--FC1_d1_in_a_write_cycle is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle
--operation mode is normal

FC1_d1_in_a_write_cycle_lut_out = JH1_dc_write & FC1L148 & (!FC1L206);
FC1_d1_in_a_write_cycle = DFFE(FC1_d1_in_a_write_cycle_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[30] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[30]_lut_out = ZJ1_op_a[30] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[30] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[30]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[29] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[29]_lut_out = ZJ1_op_a[29] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[29] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[29]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[28] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[28]_lut_out = ZJ1_op_a[28] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[28] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[28]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[27] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[27]_lut_out = ZJ1_op_a[27] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[27] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[27]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[26] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[26]_lut_out = ZJ1_op_a[26] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[26] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[26]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[25] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[25]_lut_out = ZJ1_op_a[25] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[25] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[25]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[24] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[24]_lut_out = ZJ1_op_a[24] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[24] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[24]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[23] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[23]_lut_out = ZJ1_op_a[23] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[23] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[23]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[22] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[22]_lut_out = ZJ1_op_a[22] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[22] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[22]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[21] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[21]_lut_out = ZJ1_op_a[21] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[21] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[21]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[20] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[20]_lut_out = ZJ1_op_a[20] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[20] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[20]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[19] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[19]_lut_out = ZJ1_op_a[19] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[19] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[19]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[18] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[18]_lut_out = ZJ1_op_a[18] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[18] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[18]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[17] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[17]_lut_out = ZJ1_op_a[17] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[17] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[17]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[16] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[16]_lut_out = ZJ1_op_a[16] & FC1L81 & (FC1L5 # FC1L7);
FC1_d1_outgoing_ext_ram_bus_data[16] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[16]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[15] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[15]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[15] # !FC1L153 & (ZJ1_op_a[31])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[15];
FC1_d1_outgoing_ext_ram_bus_data[15] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[15]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[14] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[14]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[14] # !FC1L153 & (ZJ1_op_a[30])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[14];
FC1_d1_outgoing_ext_ram_bus_data[14] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[14]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[13] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[13]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[13] # !FC1L153 & (ZJ1_op_a[29])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[13];
FC1_d1_outgoing_ext_ram_bus_data[13] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[13]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[12] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[12]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[12] # !FC1L153 & (ZJ1_op_a[28])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[12];
FC1_d1_outgoing_ext_ram_bus_data[12] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[12]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[11] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[11]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[11] # !FC1L153 & (ZJ1_op_a[27])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[11];
FC1_d1_outgoing_ext_ram_bus_data[11] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[11]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[10] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[10]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[10] # !FC1L153 & (ZJ1_op_a[26])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[10];
FC1_d1_outgoing_ext_ram_bus_data[10] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[10]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[9] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[9]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[9] # !FC1L153 & (ZJ1_op_a[25])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[9];
FC1_d1_outgoing_ext_ram_bus_data[9] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[9]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[8] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[8]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[8] # !FC1L153 & (ZJ1_op_a[24])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[8];
FC1_d1_outgoing_ext_ram_bus_data[8] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[8]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[7] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[7]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[7] # !FC1L153 & (ZJ1_op_a[23])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[7];
FC1_d1_outgoing_ext_ram_bus_data[7] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[7]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[6] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[6]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[6] # !FC1L153 & (ZJ1_op_a[22])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[6];
FC1_d1_outgoing_ext_ram_bus_data[6] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[6]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[5]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[5] # !FC1L153 & (ZJ1_op_a[21])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[5];
FC1_d1_outgoing_ext_ram_bus_data[5] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[5]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[4]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[4] # !FC1L153 & (ZJ1_op_a[20])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[4];
FC1_d1_outgoing_ext_ram_bus_data[4] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[4]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[3]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[3] # !FC1L153 & (ZJ1_op_a[19])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[3];
FC1_d1_outgoing_ext_ram_bus_data[3] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[3]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[2]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[2] # !FC1L153 & (ZJ1_op_a[18])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[2];
FC1_d1_outgoing_ext_ram_bus_data[2] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[2]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[1]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[1] # !FC1L153 & (ZJ1_op_a[17])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[1];
FC1_d1_outgoing_ext_ram_bus_data[1] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[1]_lut_out, clk, K1_data_out, , );


--FC1_d1_outgoing_ext_ram_bus_data[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0]
--operation mode is normal

FC1_d1_outgoing_ext_ram_bus_data[0]_lut_out = DC1_enet_nios_data_master_dbs_address[1] & (FC1L153 & ZJ1_op_a[0] # !FC1L153 & (ZJ1_op_a[16])) # !DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[0];
FC1_d1_outgoing_ext_ram_bus_data[0] = DFFE(FC1_d1_outgoing_ext_ram_bus_data[0]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[15] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[15]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[15]_lut_out = ZJ1_op_a[15];
UC1_d1_outgoing_nedk_card_bus_data[15] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[15]_lut_out, clk, K1_data_out, , );


--UC1_d1_in_a_write_cycle is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_in_a_write_cycle
--operation mode is normal

UC1_d1_in_a_write_cycle_lut_out = UC1L28 & JH1_dc_write & (!JH1_dc_read # !UC1_ior_n_to_the_lan91c111_0);
UC1_d1_in_a_write_cycle = DFFE(UC1_d1_in_a_write_cycle_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[14] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[14]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[14]_lut_out = ZJ1_op_a[14];
UC1_d1_outgoing_nedk_card_bus_data[14] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[14]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[13] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[13]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[13]_lut_out = ZJ1_op_a[13];
UC1_d1_outgoing_nedk_card_bus_data[13] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[13]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[12] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[12]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[12]_lut_out = ZJ1_op_a[12];
UC1_d1_outgoing_nedk_card_bus_data[12] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[12]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[11] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[11]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[11]_lut_out = ZJ1_op_a[11];
UC1_d1_outgoing_nedk_card_bus_data[11] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[11]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[10] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[10]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[10]_lut_out = ZJ1_op_a[10];
UC1_d1_outgoing_nedk_card_bus_data[10] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[10]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[9] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[9]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[9]_lut_out = ZJ1_op_a[9];
UC1_d1_outgoing_nedk_card_bus_data[9] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[9]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[8] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[8]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[8]_lut_out = ZJ1_op_a[8];
UC1_d1_outgoing_nedk_card_bus_data[8] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[8]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[7] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[7]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[7]_lut_out = ZJ1_op_a[7];
UC1_d1_outgoing_nedk_card_bus_data[7] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[7]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[6] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[6]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[6]_lut_out = ZJ1_op_a[6];
UC1_d1_outgoing_nedk_card_bus_data[6] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[6]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[5] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[5]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[5]_lut_out = ZJ1_op_a[5];
UC1_d1_outgoing_nedk_card_bus_data[5] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[5]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[4] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[4]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[4]_lut_out = ZJ1_op_a[4];
UC1_d1_outgoing_nedk_card_bus_data[4] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[4]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[3] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[3]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[3]_lut_out = ZJ1_op_a[3];
UC1_d1_outgoing_nedk_card_bus_data[3] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[3]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[2] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[2]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[2]_lut_out = ZJ1_op_a[2];
UC1_d1_outgoing_nedk_card_bus_data[2] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[2]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[1] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[1]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[1]_lut_out = ZJ1_op_a[1];
UC1_d1_outgoing_nedk_card_bus_data[1] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[1]_lut_out, clk, K1_data_out, , );


--UC1_d1_outgoing_nedk_card_bus_data[0] is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|d1_outgoing_nedk_card_bus_data[0]
--operation mode is normal

UC1_d1_outgoing_nedk_card_bus_data[0]_lut_out = ZJ1_op_a[0];
UC1_d1_outgoing_nedk_card_bus_data[0] = DFFE(UC1_d1_outgoing_nedk_card_bus_data[0]_lut_out, clk, K1_data_out, , );


--SC1_data_out[1] is dual_processor:inst|misc_outs:the_misc_outs|data_out[1]
--operation mode is normal

SC1_data_out[1]_lut_out = ZJ1_op_a[1];
SC1_data_out[1] = DFFE(SC1_data_out[1]_lut_out, clk, K1_data_out, , SC1L1);


--SC1_data_out[5] is dual_processor:inst|misc_outs:the_misc_outs|data_out[5]
--operation mode is normal

SC1_data_out[5]_lut_out = ZJ1_op_a[5];
SC1_data_out[5] = DFFE(SC1_data_out[5]_lut_out, clk, K1_data_out, , SC1L1);


--XD1_internal_counter[16] is dual_processor:inst|watchdog:the_watchdog|internal_counter[16]
--operation mode is counter

XD1_internal_counter[16]_lut_out = XD1_internal_counter[16] $ (XD1L55);
XD1_internal_counter[16]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[16]_lut_out);
XD1_internal_counter[16] = DFFE(XD1_internal_counter[16]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L57 is dual_processor:inst|watchdog:the_watchdog|internal_counter[16]~934
--operation mode is counter

XD1L57 = CARRY(!XD1L55 # !XD1_internal_counter[16]);


--XD1_internal_counter[17] is dual_processor:inst|watchdog:the_watchdog|internal_counter[17]
--operation mode is counter

XD1_internal_counter[17]_lut_out = XD1_internal_counter[17] $ (!XD1L57);
XD1_internal_counter[17]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[17]_lut_out);
XD1_internal_counter[17] = DFFE(XD1_internal_counter[17]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L59 is dual_processor:inst|watchdog:the_watchdog|internal_counter[17]~937
--operation mode is counter

XD1L59 = CARRY(XD1_internal_counter[17] & (!XD1L57));


--XD1_internal_counter[18] is dual_processor:inst|watchdog:the_watchdog|internal_counter[18]
--operation mode is counter

XD1_internal_counter[18]_lut_out = XD1_internal_counter[18] $ (XD1L59);
XD1_internal_counter[18]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[18]_lut_out);
XD1_internal_counter[18] = DFFE(XD1_internal_counter[18]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L61 is dual_processor:inst|watchdog:the_watchdog|internal_counter[18]~940
--operation mode is counter

XD1L61 = CARRY(!XD1L59 # !XD1_internal_counter[18]);


--XD1_internal_counter[19] is dual_processor:inst|watchdog:the_watchdog|internal_counter[19]
--operation mode is counter

XD1_internal_counter[19]_lut_out = XD1_internal_counter[19] $ (!XD1L61);
XD1_internal_counter[19]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[19]_lut_out);
XD1_internal_counter[19] = DFFE(XD1_internal_counter[19]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L63 is dual_processor:inst|watchdog:the_watchdog|internal_counter[19]~943
--operation mode is counter

XD1L63 = CARRY(!XD1_internal_counter[19] & (!XD1L61));


--XD1L12 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~288
--operation mode is normal

XD1L12 = XD1_internal_counter[16] & XD1_internal_counter[17] & XD1_internal_counter[18] & !XD1_internal_counter[19];


--XD1_internal_counter[24] is dual_processor:inst|watchdog:the_watchdog|internal_counter[24]
--operation mode is normal

XD1_internal_counter[24]_lut_out = XD1_internal_counter[24] $ (XD1L71);
XD1_internal_counter[24]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[24]_lut_out);
XD1_internal_counter[24] = DFFE(XD1_internal_counter[24]_sload_eqn, clk, K1_data_out, , XD1L8);


--XD1_internal_counter[20] is dual_processor:inst|watchdog:the_watchdog|internal_counter[20]
--operation mode is counter

XD1_internal_counter[20]_lut_out = XD1_internal_counter[20] $ (XD1L63);
XD1_internal_counter[20]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[20]_lut_out);
XD1_internal_counter[20] = DFFE(XD1_internal_counter[20]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L65 is dual_processor:inst|watchdog:the_watchdog|internal_counter[20]~949
--operation mode is counter

XD1L65 = CARRY(!XD1L63 # !XD1_internal_counter[20]);


--XD1_internal_counter[21] is dual_processor:inst|watchdog:the_watchdog|internal_counter[21]
--operation mode is counter

XD1_internal_counter[21]_lut_out = XD1_internal_counter[21] $ (!XD1L65);
XD1_internal_counter[21]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[21]_lut_out);
XD1_internal_counter[21] = DFFE(XD1_internal_counter[21]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L67 is dual_processor:inst|watchdog:the_watchdog|internal_counter[21]~952
--operation mode is counter

XD1L67 = CARRY(!XD1_internal_counter[21] & (!XD1L65));


--XD1_internal_counter[22] is dual_processor:inst|watchdog:the_watchdog|internal_counter[22]
--operation mode is counter

XD1_internal_counter[22]_lut_out = XD1_internal_counter[22] $ (XD1L67);
XD1_internal_counter[22]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[22]_lut_out);
XD1_internal_counter[22] = DFFE(XD1_internal_counter[22]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L69 is dual_processor:inst|watchdog:the_watchdog|internal_counter[22]~955
--operation mode is counter

XD1L69 = CARRY(XD1_internal_counter[22] # !XD1L67);


--XD1_internal_counter[23] is dual_processor:inst|watchdog:the_watchdog|internal_counter[23]
--operation mode is counter

XD1_internal_counter[23]_lut_out = XD1_internal_counter[23] $ (!XD1L69);
XD1_internal_counter[23]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[23]_lut_out);
XD1_internal_counter[23] = DFFE(XD1_internal_counter[23]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L71 is dual_processor:inst|watchdog:the_watchdog|internal_counter[23]~958
--operation mode is counter

XD1L71 = CARRY(!XD1_internal_counter[23] & (!XD1L69));


--XD1L13 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~289
--operation mode is normal

XD1L13 = XD1_internal_counter[20] & !XD1_internal_counter[21] & !XD1_internal_counter[22] & !XD1_internal_counter[23];


--XD1L14 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~290
--operation mode is normal

XD1L14 = XD1L12 & XD1_internal_counter[24] & XD1L13;


--XD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|watchdog:the_watchdog|delayed_unxcounter_is_zeroxx0
--operation mode is normal

XD1_delayed_unxcounter_is_zeroxx0_lut_out = XD1L17 & XD1L18 & XD1L14;
XD1_delayed_unxcounter_is_zeroxx0 = DFFE(XD1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--XD1L78 is dual_processor:inst|watchdog:the_watchdog|timeout_pulse~13
--operation mode is normal

XD1L78 = XD1L17 & XD1L18 & XD1L14 & !XD1_delayed_unxcounter_is_zeroxx0;


--A1L141 is inst7~25
--operation mode is normal

A1L141 = SC1_data_out[5] # XD1L78 # !SC1_data_out[1] & !A1L140;


--D1_TMPAA is quad_decoder:inst12|TMPAA
--operation mode is normal

D1_TMPAA_lut_out = HL1L3;
D1_TMPAA = DFFE(D1_TMPAA_lut_out, clk, !SC1_data_out[0], , );


--D1_TMPBB is quad_decoder:inst12|TMPBB
--operation mode is normal

D1_TMPBB_lut_out = HL2L3;
D1_TMPBB = DFFE(D1_TMPBB_lut_out, clk, !SC1_data_out[0], , );


--D2_TMPAA is quad_decoder:inst10|TMPAA
--operation mode is normal

D2_TMPAA_lut_out = !C2L8;
D2_TMPAA = DFFE(D2_TMPAA_lut_out, clk, !SC1_data_out[0], , );


--D2_TMPBB is quad_decoder:inst10|TMPBB
--operation mode is normal

D2_TMPBB_lut_out = !C2L11;
D2_TMPBB = DFFE(D2_TMPBB_lut_out, clk, !SC1_data_out[0], , );


--inst42 is inst42
--operation mode is normal

inst42 = !ch3A_aux_input_302 & (DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1]);


--inst49 is inst49
--operation mode is normal

inst49 = !ch3B_aux_input_303 & (DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2]);


--inst50 is inst50
--operation mode is normal

inst50 = !ch4A_aux_input_304 & (DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3]);


--DJ1_shiftresult[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[0]
--operation mode is normal

DJ1_shiftresult[0]_lut_out = !DJ1L2;
DJ1_shiftresult[0] = DFFE(DJ1_shiftresult[0]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[1]
--operation mode is normal

DJ1_shiftresult[1]_lut_out = !DJ1L5;
DJ1_shiftresult[1] = DFFE(DJ1_shiftresult[1]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_sel_rot1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|sel_rot1
--operation mode is normal

DJ1_sel_rot1_lut_out = LH1_p3_is_right_shift & HJ1L1 # !LH1_p3_is_right_shift & (PH1_shiftValue[0]);
DJ1_sel_rot1 = DFFE(DJ1_sel_rot1_lut_out, clk, K1_data_out, , FJ1L24);


--DJ1_shift_cycle_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shift_cycle_2
--operation mode is normal

DJ1_shift_cycle_2_lut_out = LH1_p3_is_right_shift # LH1_p3_is_left_shift;
DJ1_shift_cycle_2 = DFFE(DJ1_shift_cycle_2_lut_out, clk, K1_data_out, , FJ1L24);


--KJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3592
--operation mode is normal

KJ1L42 = DJ1_sel_rot1 & DJ1_shiftresult[0] # !DJ1_sel_rot1 & (DJ1_shiftresult[1]) # !DJ1_shift_cycle_2;


--YJ1_do_fwd_a_alu is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_data_forwarding_logic:the_enet_nios_data_forwarding_logic|do_fwd_a_alu
--operation mode is normal

YJ1_do_fwd_a_alu_lut_out = HH1_do_override_op_b # KH1_a_matches_dest1 & (!LH1_p2_do_save_return_address);
YJ1_do_fwd_a_alu = DFFE(YJ1_do_fwd_a_alu_lut_out, clk, K1_data_out, , JH1L8);


--KJ1_true_regA[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[1]
--operation mode is normal

KJ1_true_regA[1] = KJ1L42 & (YJ1_do_fwd_a_alu & SJ1_alu_result[1] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[1]));


--DJ1_shiftresult[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[8]
--operation mode is normal

DJ1_shiftresult[8]_lut_out = !DJ1L26;
DJ1_shiftresult[8] = DFFE(DJ1_shiftresult[8]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[9]
--operation mode is normal

DJ1_shiftresult[9]_lut_out = !DJ1L29;
DJ1_shiftresult[9] = DFFE(DJ1_shiftresult[9]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3593
--operation mode is normal

KJ1L43 = DJ1_sel_rot1 & DJ1_shiftresult[8] # !DJ1_sel_rot1 & (DJ1_shiftresult[9]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[9]
--operation mode is normal

KJ1_true_regA[9] = KJ1L43 & (YJ1_do_fwd_a_alu & SJ1_alu_result[9] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[9]));


--LH1_p3_sel_dynamic_ext16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext16
--operation mode is normal

LH1_p3_sel_dynamic_ext16_lut_out = LH1L138 # LH1L141 & DH1_instruction_2[13] & !DH1_instruction_2[10];
LH1_p3_sel_dynamic_ext16 = DFFE(LH1_p3_sel_dynamic_ext16_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_sel_dynamic_ext is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext
--operation mode is normal

LH1_p3_sel_dynamic_ext_lut_out = LH1L139 # LH1L142 # LH1L140 & !DH1_instruction_2[7];
LH1_p3_sel_dynamic_ext = DFFE(LH1_p3_sel_dynamic_ext_lut_out, clk, K1_data_out, , JH1L8);


--CK2_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC1|combout
--operation mode is normal

CK2_combout = (AK1_sel_override_lo & GJ1L1 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[0] # !AK1L3)) & CASCADE(BK2_cascout);

--CK2_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC1|regout
--operation mode is normal

CK2_regout = DFFE(CK2_combout, clk, K1_data_out, , JH1L8);


--YJ1_do_fwd_b_alu is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_data_forwarding_logic:the_enet_nios_data_forwarding_logic|do_fwd_b_alu
--operation mode is normal

YJ1_do_fwd_b_alu_lut_out = HH1_op_b_from_reg_really & KH1_b_matches_dest1;
YJ1_do_fwd_b_alu = DFFE(YJ1_do_fwd_b_alu_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|fw_op_b[0]~410
--operation mode is normal

LJ1L1 = YJ1_do_fwd_b_alu & (RJ1_regout $ MJ1_regout) # !YJ1_do_fwd_b_alu & CK2_regout;


--CK4_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC3|combout
--operation mode is normal

CK4_combout = (AK1_sel_override_lo & GJ1L4 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[1] # !AK1L3)) & CASCADE(BK4_cascout);

--CK4_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC3|regout
--operation mode is normal

CK4_regout = DFFE(CK4_combout, clk, K1_data_out, , JH1L8);


--LJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|fw_op_b[1]~411
--operation mode is normal

LJ1L2 = YJ1_do_fwd_b_alu & (RJ2_regout $ MJ2_regout) # !YJ1_do_fwd_b_alu & CK4_regout;


--EJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_0~326
--operation mode is normal

EJ1L24 = !LJ1L2 & (LJ1L1 & LH1_p3_sel_dynamic_ext16 # !LJ1L1 & (LH1_p3_sel_dynamic_ext));


--PH1_byterot_sel_lo16[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[0]
--operation mode is normal

PH1_byterot_sel_lo16[0]_lut_out = LH1_p2_do_byterot_1 # HH1_do_override_op_b & !PH1L50 # !PH1L52;
PH1_byterot_sel_lo16[0] = DFFE(PH1_byterot_sel_lo16[0]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_iABS is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iABS
--operation mode is normal

LH1_p3_do_iABS_lut_out = DH1_instruction_2[6] & LH1L96 & !DH1_instruction_2[5] & !DH1_instruction_2[7];
LH1_p3_do_iABS = DFFE(LH1_p3_do_iABS_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[30]
--operation mode is normal

DJ1_shiftresult[30]_lut_out = !DJ1L92;
DJ1_shiftresult[30] = DFFE(DJ1_shiftresult[30]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[31]
--operation mode is normal

DJ1_shiftresult[31]_lut_out = !DJ1L95;
DJ1_shiftresult[31] = DFFE(DJ1_shiftresult[31]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3594
--operation mode is normal

KJ1L44 = DJ1_sel_rot1 & DJ1_shiftresult[30] # !DJ1_sel_rot1 & (DJ1_shiftresult[31]) # !DJ1_shift_cycle_2;


--RJ32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC31|regout
--operation mode is normal

RJ32_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[7] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[15] # !EJ1L22)) & CASCADE(QJ63_cascout);
RJ32_regout = DFFE(RJ32_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_31|regout
--operation mode is counter

MJ32_regout_lut_out = KJ1_true_regA[31] $ LJ1_true_regB[31] $ !MJ31_cout;
MJ32_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[31]) # (!JJ1L1 & MJ32_regout_lut_out);
MJ32_regout_reg_input = MJ32_regout_sload_eqn & !GH1L6;
MJ32_regout = DFFE(MJ32_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ32_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_31|cout
--operation mode is counter

MJ32_cout = CARRY(KJ1_true_regA[31] & (LJ1_true_regB[31] # !MJ31_cout) # !KJ1_true_regA[31] & LJ1_true_regB[31] & !MJ31_cout);


--KJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~31
--operation mode is normal

KJ1L41 = RJ32_regout $ MJ32_regout;


--ZJ1_op_a[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[31]
--operation mode is normal

ZJ1_op_a[31]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L41 # !KH1_a_matches_dest2 & (ME14_q[31]));
ZJ1_op_a[31] = DFFE(ZJ1_op_a[31]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1_true_regA[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[31]
--operation mode is normal

KJ1_true_regA[31] = KJ1L44 & (YJ1_do_fwd_a_alu & KJ1L41 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[31]));


--EJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_0~327
--operation mode is normal

EJ1L25 = EJ1L24 # PH1_byterot_sel_lo16[0] # LH1_p3_do_iABS & !KJ1_true_regA[31];


--PH1_byterot_sel_lo16[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[1]
--operation mode is normal

PH1_byterot_sel_lo16[1]_lut_out = LH1_p2_do_iTRAP_n # LH1_p2_byterot_F_control # HH1_do_override_op_b & PH1L55;
PH1_byterot_sel_lo16[1] = DFFE(PH1_byterot_sel_lo16[1]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_sel_dynamic_ext8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_dynamic_ext8
--operation mode is normal

LH1_p3_sel_dynamic_ext8_lut_out = LH1L137 # LH1L141 & DH1_instruction_2[10] & !DH1_instruction_2[13];
LH1_p3_sel_dynamic_ext8 = DFFE(LH1_p3_sel_dynamic_ext8_lut_out, clk, K1_data_out, , JH1L8);


--EJ1_rota0[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[1]
--operation mode is normal

EJ1_rota0[1] = PH1_byterot_sel_lo16[1] # LJ1L1 & LH1_p3_sel_dynamic_ext8 & !LJ1L2;


--QJ3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F2|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ3L3 = (EJ1L9 & KJ1_true_regA[17] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[25] # !EJ1_rota0[3])) & CASCADE(QJ4_cascout);

--QJ3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F2|cascout
--operation mode is normal

QJ3_cascout = (EJ1L9 & KJ1_true_regA[17] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[25] # !EJ1_rota0[3])) & CASCADE(QJ4_cascout);


--EJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|abs_switcheroo~208
--operation mode is normal

EJ1L1 = LH1_p3_do_iABS & (!KJ1_true_regA[31]);


--LH1_p3_op_is_TRAP_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_op_is_TRAP_0
--operation mode is normal

LH1_p3_op_is_TRAP_0_lut_out = LH1_p2_do_iTRAP_0;
LH1_p3_op_is_TRAP_0 = DFFE(LH1_p3_op_is_TRAP_0_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_sreset_add_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sreset_add_x
--operation mode is normal

LH1_p3_sreset_add_x_lut_out = LH1_p2_sreset_add_x;
LH1_p3_sreset_add_x = DFFE(LH1_p3_sreset_add_x_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_iASRx_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iASRx_1
--operation mode is normal

LH1_p3_do_iASRx_1_lut_out = LH1L97 & DH1_instruction_2[13] & !DH1_subinstruction_2[0] & !DH1_instruction_2[14];
LH1_p3_do_iASRx_1 = DFFE(LH1_p3_do_iASRx_1_lut_out, clk, K1_data_out, , JH1L8);


--GH1_p_true_regA_msb is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|p_true_regA_msb
--operation mode is normal

GH1_p_true_regA_msb_lut_out = KJ1L44 & (YJ1_do_fwd_a_alu & KJ1L41 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[31]));
GH1_p_true_regA_msb = DFFE(GH1_p_true_regA_msb_lut_out, clk, K1_data_out, , JH1L8);


--GH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~164
--operation mode is normal

GH1L2 = LH1_p3_op_is_TRAP_0 # LH1_p3_sreset_add_x # LH1_p3_do_iASRx_1 & !GH1_p_true_regA_msb;


--LH1_p3_do_iSEXT16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSEXT16
--operation mode is normal

LH1_p3_do_iSEXT16_lut_out = LH1L96 & DH1_instruction_2[7] & !DH1_instruction_2[6] & !DH1_instruction_2[5];
LH1_p3_do_iSEXT16 = DFFE(LH1_p3_do_iSEXT16_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[14]
--operation mode is normal

DJ1_shiftresult[14]_lut_out = !DJ1L44;
DJ1_shiftresult[14] = DFFE(DJ1_shiftresult[14]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[15]
--operation mode is normal

DJ1_shiftresult[15]_lut_out = !DJ1L47;
DJ1_shiftresult[15] = DFFE(DJ1_shiftresult[15]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3595
--operation mode is normal

KJ1L45 = DJ1_sel_rot1 & DJ1_shiftresult[14] # !DJ1_sel_rot1 & (DJ1_shiftresult[15]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[15]
--operation mode is normal

KJ1_true_regA[15] = KJ1L45 & (YJ1_do_fwd_a_alu & SJ1_alu_result[15] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[15]));


--GH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~165
--operation mode is normal

GH1L3 = EJ1L1 # GH1L2 # LH1_p3_do_iSEXT16 & !KJ1_true_regA[15];


--LH1_p3_sreset_add_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sreset_add_0
--operation mode is normal

LH1_p3_sreset_add_0_lut_out = LH1L97 & DH1_instruction_2[13] & (!DH1_instruction_2[14]);
LH1_p3_sreset_add_0 = DFFE(LH1_p3_sreset_add_0_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_3[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[5]
--operation mode is normal

DH1_subinstruction_3[5]_lut_out = DH1_subinstruction_2[5];
DH1_subinstruction_3[5] = DFFE(DH1_subinstruction_3[5]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[4]
--operation mode is normal

DH1_subinstruction_3[4]_lut_out = DH1_subinstruction_2[4];
DH1_subinstruction_3[4] = DFFE(DH1_subinstruction_3[4]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[3]
--operation mode is normal

DH1_subinstruction_3[3]_lut_out = DH1_subinstruction_2[3];
DH1_subinstruction_3[3] = DFFE(DH1_subinstruction_3[3]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[2]
--operation mode is normal

DH1_subinstruction_3[2]_lut_out = DH1_subinstruction_2[2];
DH1_subinstruction_3[2] = DFFE(DH1_subinstruction_3[2]_lut_out, clk, K1_data_out, , JH1L8);


--GH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~166
--operation mode is normal

GH1L4 = DH1_subinstruction_3[5] # DH1_subinstruction_3[4] # DH1_subinstruction_3[3] # DH1_subinstruction_3[2];


--DH1_subinstruction_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[1]
--operation mode is normal

DH1_subinstruction_3[1]_lut_out = DH1_subinstruction_2[1];
DH1_subinstruction_3[1] = DFFE(DH1_subinstruction_3[1]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_3[0]
--operation mode is normal

DH1_subinstruction_3[0]_lut_out = DH1_subinstruction_2[0];
DH1_subinstruction_3[0] = DFFE(DH1_subinstruction_3[0]_lut_out, clk, K1_data_out, , JH1L8);


--GH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~167
--operation mode is normal

GH1L5 = LH1_p3_sreset_add_0 & (GH1L4 # DH1_subinstruction_3[1] # DH1_subinstruction_3[0]);


--LH1_p3_do_iSEXT8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSEXT8
--operation mode is normal

LH1_p3_do_iSEXT8_lut_out = LH1L96 & DH1_instruction_2[5] & DH1_instruction_2[6] & !DH1_instruction_2[7];
LH1_p3_do_iSEXT8 = DFFE(LH1_p3_do_iSEXT8_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[6]
--operation mode is normal

DJ1_shiftresult[6]_lut_out = !DJ1L20;
DJ1_shiftresult[6] = DFFE(DJ1_shiftresult[6]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[7]
--operation mode is normal

DJ1_shiftresult[7]_lut_out = !DJ1L23;
DJ1_shiftresult[7] = DFFE(DJ1_shiftresult[7]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3596
--operation mode is normal

KJ1L46 = DJ1_sel_rot1 & DJ1_shiftresult[6] # !DJ1_sel_rot1 & (DJ1_shiftresult[7]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[7]
--operation mode is normal

KJ1_true_regA[7] = KJ1L46 & (YJ1_do_fwd_a_alu & SJ1_alu_result[7] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[7]));


--GH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|computed_sreset_add~168
--operation mode is normal

GH1L6 = GH1L3 # GH1L5 # LH1_p3_do_iSEXT8 & !KJ1_true_regA[7];


--LH1_p3_sload_add_with_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sload_add_with_b_control
--operation mode is normal

LH1_p3_sload_add_with_b_control_lut_out = LH1_p2_sload_add_with_b_control;
LH1_p3_sload_add_with_b_control = DFFE(LH1_p3_sload_add_with_b_control_lut_out, clk, K1_data_out, , JH1L8);


--JJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|sload_add_with_b~0
--operation mode is normal

JJ1L1 = LH1_p3_do_iASRx_1 # LH1_p3_sload_add_with_b_control;


--DH1_is_cancelled_4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_4
--operation mode is normal

DH1_is_cancelled_4_lut_out = DH1_is_cancelled_3;
DH1_is_cancelled_4 = DFFE(DH1_is_cancelled_4_lut_out, clk, K1_data_out, , JH1L8);


--DH1_is_neutrino_4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_4
--operation mode is normal

DH1_is_neutrino_4_lut_out = DH1_is_neutrino_3;
DH1_is_neutrino_4 = DFFE(DH1_is_neutrino_4_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p4_non_write_op is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p4_non_write_op
--operation mode is normal

LH1_p4_non_write_op_lut_out = LH1_reg_not_modified_delayed_for_non_write_op_3;
LH1_p4_non_write_op = DFFE(LH1_p4_non_write_op_lut_out, clk, K1_data_out, , JH1L8);


--RH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|reg_write_enable~15
--operation mode is normal

RH1L6 = !DH1_is_cancelled_4 & !DH1_is_neutrino_4 & !LH1_p4_non_write_op;


--DH1_dest_local_4[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[0]
--operation mode is normal

DH1_dest_local_4[0]_lut_out = DH1_dest_local_3[0];
DH1_dest_local_4[0] = DFFE(DH1_dest_local_4[0]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_4[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[1]
--operation mode is normal

DH1_dest_local_4[1]_lut_out = DH1_dest_local_3[1];
DH1_dest_local_4[1] = DFFE(DH1_dest_local_4[1]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_4[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[2]
--operation mode is normal

DH1_dest_local_4[2]_lut_out = DH1_dest_local_3[2];
DH1_dest_local_4[2] = DFFE(DH1_dest_local_4[2]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_4[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[3]
--operation mode is normal

DH1_dest_local_4[3]_lut_out = DH1_dest_local_3[3];
DH1_dest_local_4[3] = DFFE(DH1_dest_local_4[3]_lut_out, clk, K1_data_out, , JH1L8);


--FK3L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~221
--operation mode is arithmetic

FK3L1 = RH1L1 $ DH1_dest_local_4[4];

--FK3L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~223
--operation mode is arithmetic

FK3L2 = CARRY(RH1L1 & DH1_dest_local_4[4]);


--DH1_dest_local_4[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_4[4]
--operation mode is normal

DH1_dest_local_4[4]_lut_out = DH1_dest_local_3[4];
DH1_dest_local_4[4] = DFFE(DH1_dest_local_4[4]_lut_out, clk, K1_data_out, , JH1L8);


--FK3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~225
--operation mode is normal

FK3L3 = FK3L1 & (DH1_dest_local_4[3] # DH1_dest_local_4[4]);


--FK3L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~226
--operation mode is arithmetic

FK3L4 = RH1L2 $ (FK3L2);

--FK3L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~228
--operation mode is arithmetic

FK3L5 = CARRY(!FK3L2 # !RH1L2);


--FK3L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~230
--operation mode is normal

FK3L6 = FK3L4 & (DH1_dest_local_4[3] # DH1_dest_local_4[4]);


--FK3L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~231
--operation mode is arithmetic

FK3L7 = RH1L3 $ (!FK3L5);

--FK3L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~233
--operation mode is arithmetic

FK3L8 = CARRY(RH1L3 & (!FK3L5));


--FK3L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~235
--operation mode is normal

FK3L9 = FK3L7 & (DH1_dest_local_4[3] # DH1_dest_local_4[4]);


--FK3L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~236
--operation mode is arithmetic

FK3L10 = RH1L4 $ (FK3L8);

--FK3L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~238
--operation mode is arithmetic

FK3L11 = CARRY(!FK3L8 # !RH1L4);


--FK3L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~240
--operation mode is normal

FK3L12 = FK3L10 & (DH1_dest_local_4[3] # DH1_dest_local_4[4]);


--FK3L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~241
--operation mode is normal

FK3L13 = RH1L5 $ (!FK3L11);


--FK3L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder2|add~245
--operation mode is normal

FK3L14 = FK3L13 & (DH1_dest_local_4[3] # DH1_dest_local_4[4]);


--QH1_a_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[0]
--operation mode is normal

QH1_a_local[0]_lut_out = LH1_p_do_trap_offset # TH1L21 & (!QH1L23);
QH1_a_local[0] = DFFE(QH1_a_local[0]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_a_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[1]
--operation mode is normal

QH1_a_local[1]_lut_out = LH1L81 # TH1L23 & QH1L22 & !QH1L21;
QH1_a_local[1] = DFFE(QH1_a_local[1]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_a_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[2]
--operation mode is normal

QH1_a_local[2]_lut_out = LH1L81 # TH1L24 & QH1L22 & !QH1L21;
QH1_a_local[2] = DFFE(QH1_a_local[2]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_a_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[3]
--operation mode is normal

QH1_a_local[3]_lut_out = LH1L81 # TH1L25 & QH1L22 & !QH1L21;
QH1_a_local[3] = DFFE(QH1_a_local[3]_lut_out, clk, K1_data_out, , UH1L1);


--FK1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~221
--operation mode is arithmetic

FK1L1 = FJ1_CWP_out_pre_mask[0] $ QH1_a_local[4];

--FK1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~223
--operation mode is arithmetic

FK1L2 = CARRY(FJ1_CWP_out_pre_mask[0] & QH1_a_local[4]);


--QH1_a_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|a_local[4]
--operation mode is normal

QH1_a_local[4]_lut_out = TH1L27 & QH1L22 & !QH1L21 & !LH1L81;
QH1_a_local[4] = DFFE(QH1_a_local[4]_lut_out, clk, K1_data_out, , UH1L1);


--FK1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~225
--operation mode is normal

FK1L3 = FK1L1 & (QH1_a_local[4] # QH1_a_local[3]);


--FK1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~226
--operation mode is arithmetic

FK1L4 = FJ1_CWP_out_pre_mask[1] $ (!FK1L2);

--FK1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~228
--operation mode is arithmetic

FK1L5 = CARRY(FJ1_CWP_out_pre_mask[1] # !FK1L2);


--FK1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~230
--operation mode is normal

FK1L6 = FK1L4 & (QH1_a_local[4] # QH1_a_local[3]);


--FK1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~231
--operation mode is arithmetic

FK1L7 = FJ1_CWP_out_pre_mask[2] $ (FK1L5);

--FK1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~233
--operation mode is arithmetic

FK1L8 = CARRY(!FJ1_CWP_out_pre_mask[2] & (!FK1L5));


--FK1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~235
--operation mode is normal

FK1L9 = FK1L7 & (QH1_a_local[4] # QH1_a_local[3]);


--FK1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~236
--operation mode is arithmetic

FK1L10 = FJ1_CWP_out_pre_mask[3] $ (!FK1L8);

--FK1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~238
--operation mode is arithmetic

FK1L11 = CARRY(FJ1_CWP_out_pre_mask[3] # !FK1L8);


--FK1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~240
--operation mode is normal

FK1L12 = FK1L10 & (QH1_a_local[4] # QH1_a_local[3]);


--FK1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~241
--operation mode is normal

FK1L13 = FJ1_CWP_out_pre_mask[4] $ (FK1L11);


--FK1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder|add~245
--operation mode is normal

FK1L14 = FK1L13 & (QH1_a_local[4] # QH1_a_local[3]);


--LH1_op_subroutine_delayed_for_force_carryin_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_1
--operation mode is normal

LH1_op_subroutine_delayed_for_force_carryin_1_lut_out = !LH1L9;
LH1_op_subroutine_delayed_for_force_carryin_1 = DFFE(LH1_op_subroutine_delayed_for_force_carryin_1_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[14]
--operation mode is normal

DH1_instruction_1[14]_lut_out = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[14];
DH1_instruction_1[14] = DFFE(DH1_instruction_1[14]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[13]
--operation mode is normal

DH1_instruction_1[13]_lut_out = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[13];
DH1_instruction_1[13] = DFFE(DH1_instruction_1[13]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[15]
--operation mode is normal

DH1_instruction_1[15]_lut_out = TH1_d1_instruction_fifo_out[15] & (!TH1_dont_forget_to_force_trap);
DH1_instruction_1[15] = DFFE(DH1_instruction_1[15]_lut_out, clk, K1_data_out, , UH1L1);


--LH1L113 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~90
--operation mode is normal

LH1L113 = DH1_instruction_1[14] & DH1_instruction_1[13] & (!DH1_instruction_1[15]);


--DH1_instruction_1[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[12]
--operation mode is normal

DH1_instruction_1[12]_lut_out = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[12];
DH1_instruction_1[12] = DFFE(DH1_instruction_1[12]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[8]
--operation mode is normal

DH1_instruction_1[8]_lut_out = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[8];
DH1_instruction_1[8] = DFFE(DH1_instruction_1[8]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[11]
--operation mode is normal

DH1_instruction_1[11]_lut_out = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11];
DH1_instruction_1[11] = DFFE(DH1_instruction_1[11]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[9]
--operation mode is normal

DH1_instruction_1[9]_lut_out = TH1_d1_instruction_fifo_out[9] & (!TH1_dont_forget_to_force_trap);
DH1_instruction_1[9] = DFFE(DH1_instruction_1[9]_lut_out, clk, K1_data_out, , UH1L1);


--LH1L106 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~52
--operation mode is normal

LH1L106 = DH1_instruction_1[8] & DH1_instruction_1[11] & (!DH1_instruction_1[9]);


--DH1_instruction_1[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[10]
--operation mode is normal

DH1_instruction_1[10]_lut_out = TH1_d1_instruction_fifo_out[10] & (!TH1_dont_forget_to_force_trap);
DH1_instruction_1[10] = DFFE(DH1_instruction_1[10]_lut_out, clk, K1_data_out, , UH1L1);


--LH1L109 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iTRAP_0~40
--operation mode is normal

LH1L109 = LH1L113 & DH1_instruction_1[12] & LH1L106 & !DH1_instruction_1[10];


--TH1_next_instruction_address[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[1]
--operation mode is counter

TH1_next_instruction_address[1]_lut_out = TH1_next_instruction_address[1] $ (TH1L38);
TH1_next_instruction_address[1]_sload_eqn = (TH1L81 & WH1L45) # (!TH1L81 & TH1_next_instruction_address[1]_lut_out);
TH1_next_instruction_address[1] = DFFE(TH1_next_instruction_address[1]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[1]~155
--operation mode is counter

TH1L40 = CARRY(!TH1L38 # !TH1_next_instruction_address[1]);


--YD1L5 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~83
--operation mode is normal

YD1L5 = VJ1_dc_address[11] & VJ1_dc_address[8] & (!VJ1_dc_address[9]);


--XD1L76 is dual_processor:inst|watchdog:the_watchdog|status_wr_strobe~22
--operation mode is normal

XD1L76 = YD1L4 & YD1L5 & JH1_dc_write & !DC1_enet_nios_data_master_waitrequest;


--ME15_q[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[19]
ME15_q[19]_data_in = SJ1_alu_result[19];
ME15_q[19]_write_enable = RH1L6;
ME15_q[19]_clock_0 = clk;
ME15_q[19]_clock_1 = clk;
ME15_q[19]_clock_enable_1 = JH1L8;
ME15_q[19]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[19]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[19] = MEMORY_SEGMENT(ME15_q[19]_data_in, ME15_q[19]_write_enable, ME15_q[19]_clock_0, ME15_q[19]_clock_1, , , , ME15_q[19]_clock_enable_1, VCC, ME15_q[19]_write_address, ME15_q[19]_read_address);


--RJ20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC19|regout
--operation mode is normal

RJ20_regout_lut_out = (EJ1L16 & KJ1_true_regA[3] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[11] # !EJ1_rota2[1])) & CASCADE(QJ39_cascout);
RJ20_regout = DFFE(RJ20_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_19|regout
--operation mode is counter

MJ20_regout_lut_out = KJ1_true_regA[19] $ LJ1_true_regB[19] $ !MJ19_cout;
MJ20_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[19]) # (!JJ1L1 & MJ20_regout_lut_out);
MJ20_regout_reg_input = MJ20_regout_sload_eqn & !GH1L6;
MJ20_regout = DFFE(MJ20_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ20_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_19|cout
--operation mode is counter

MJ20_cout = CARRY(KJ1_true_regA[19] & (LJ1_true_regB[19] # !MJ19_cout) # !KJ1_true_regA[19] & LJ1_true_regB[19] & !MJ19_cout);


--SJ1_alu_result[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[19]
--operation mode is normal

SJ1_alu_result[19] = RJ20_regout $ MJ20_regout;


--LH1_op_is_trap_delayed_for_use_fresh_cwp_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_is_trap_delayed_for_use_fresh_cwp_2
--operation mode is normal

LH1_op_is_trap_delayed_for_use_fresh_cwp_2_lut_out = LH1_p1_op_is_trap;
LH1_op_is_trap_delayed_for_use_fresh_cwp_2 = DFFE(LH1_op_is_trap_delayed_for_use_fresh_cwp_2_lut_out, clk, K1_data_out, , JH1L8);


--HH1_op_b_from_reg_really is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_from_reg_really
--operation mode is normal

HH1_op_b_from_reg_really_lut_out = !HH1_p1_do_override_op_b & (ME16_q[15] # LH1_p1_op_b_from_reg_or_const & !HH1_last_instruction_was_prefix);
HH1_op_b_from_reg_really = DFFE(HH1_op_b_from_reg_really_lut_out, clk, K1_data_out, , JH1L8);


--KH1_b_matches_dest2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|b_matches_dest2
--operation mode is normal

KH1_b_matches_dest2_lut_out = KH1L22;
KH1_b_matches_dest2 = DFFE(KH1_b_matches_dest2_lut_out, clk, K1_data_out, , JH1L8);


--AK1_sel_raw_reg_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_raw_reg_b
--operation mode is normal

AK1_sel_raw_reg_b = LH1_op_is_trap_delayed_for_use_fresh_cwp_2 # HH1_op_b_from_reg_really & (!KH1_b_matches_dest2);


--AK1_sel_alu_result is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_alu_result
--operation mode is normal

AK1_sel_alu_result = LH1_op_is_trap_delayed_for_use_fresh_cwp_2 # KH1_b_matches_dest2 & HH1_op_b_from_reg_really;


--HH1_K[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[10]
--operation mode is normal

HH1_K[10]_lut_out = DH1_instruction_1[10] & LH1_p1_op_is_PFX;
HH1_K[10] = DFFE(HH1_K[10]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME16_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME16_q[13]_data_in = ~GND;
ME16_q[13]_clock_1 = clk;
ME16_q[13]_clock_enable_1 = UH1L1;
ME16_q[13]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[13]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[13] = MEMORY_SEGMENT(ME16_q[13]_data_in, GND, GND, ME16_q[13]_clock_1, , , , ME16_q[13]_clock_enable_1, VCC, ME16_q[13]_write_address, ME16_q[13]_read_address);


--LH1_p1_op_b_from_reg_or_const is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_b_from_reg_or_const
--operation mode is normal

LH1_p1_op_b_from_reg_or_const_lut_out = !LH1L130;
LH1_p1_op_b_from_reg_or_const = DFFE(LH1_p1_op_b_from_reg_or_const_lut_out, clk, K1_data_out, , UH1L1);


--ME16_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME16_q[8]_data_in = ~GND;
ME16_q[8]_clock_1 = clk;
ME16_q[8]_clock_enable_1 = UH1L1;
ME16_q[8]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[8]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[8] = MEMORY_SEGMENT(ME16_q[8]_data_in, GND, GND, ME16_q[8]_clock_1, , , , ME16_q[8]_clock_enable_1, VCC, ME16_q[8]_write_address, ME16_q[8]_read_address);


--HH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[15]~1169
--operation mode is normal

HH1L81 = HH1_K[10] & (ME16_q[13] # LH1_p1_op_b_from_reg_or_const # ME16_q[8]);


--LH1_p1_op_b_from_2Ei5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_b_from_2Ei5
--operation mode is normal

LH1_p1_op_b_from_2Ei5_lut_out = LH1L104 # LH1L128 & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[12];
LH1_p1_op_b_from_2Ei5 = DFFE(LH1_p1_op_b_from_2Ei5_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[7]
--operation mode is normal

DH1_instruction_1[7]_lut_out = TH1_d1_instruction_fifo_out[7] & (!TH1_dont_forget_to_force_trap);
DH1_instruction_1[7] = DFFE(DH1_instruction_1[7]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[5]
--operation mode is normal

DH1_instruction_1[5]_lut_out = MH1_d2_irqnumber[5] & (TH1L26 # TH1_d1_instruction_fifo_out[5] & !TH1_dont_forget_to_force_trap) # !MH1_d2_irqnumber[5] & (TH1_d1_instruction_fifo_out[5] & !TH1_dont_forget_to_force_trap);
DH1_instruction_1[5] = DFFE(DH1_instruction_1[5]_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[6]
--operation mode is normal

DH1_instruction_1[6]_lut_out = TH1_d1_instruction_fifo_out[6] & (!TH1_dont_forget_to_force_trap);
DH1_instruction_1[6] = DFFE(DH1_instruction_1[6]_lut_out, clk, K1_data_out, , UH1L1);


--UJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1217
--operation mode is normal

UJ1L1 = DH1_instruction_1[7] & DH1_instruction_1[5] & DH1_instruction_1[6] & DH1_instruction_1[8];


--ME15_q[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[20]
ME15_q[20]_data_in = SJ1_alu_result[20];
ME15_q[20]_write_enable = RH1L6;
ME15_q[20]_clock_0 = clk;
ME15_q[20]_clock_1 = clk;
ME15_q[20]_clock_enable_1 = JH1L8;
ME15_q[20]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[20]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[20] = MEMORY_SEGMENT(ME15_q[20]_data_in, ME15_q[20]_write_enable, ME15_q[20]_clock_0, ME15_q[20]_clock_1, , , , ME15_q[20]_clock_enable_1, VCC, ME15_q[20]_write_address, ME15_q[20]_read_address);


--RJ21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC20|regout
--operation mode is normal

RJ21_regout_lut_out = (EJ1L16 & KJ1_true_regA[4] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[12] # !EJ1_rota2[1])) & CASCADE(QJ41_cascout);
RJ21_regout = DFFE(RJ21_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_20|regout
--operation mode is counter

MJ21_regout_lut_out = KJ1_true_regA[20] $ LJ1_true_regB[20] $ MJ20_cout;
MJ21_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[20]) # (!JJ1L1 & MJ21_regout_lut_out);
MJ21_regout_reg_input = MJ21_regout_sload_eqn & !GH1L6;
MJ21_regout = DFFE(MJ21_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ21_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_20|cout
--operation mode is counter

MJ21_cout = CARRY(KJ1_true_regA[20] & !LJ1_true_regB[20] & !MJ20_cout # !KJ1_true_regA[20] & (!MJ20_cout # !LJ1_true_regB[20]));


--SJ1_alu_result[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[20]
--operation mode is normal

SJ1_alu_result[20] = RJ21_regout $ MJ21_regout;


--ME15_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME15_q[15]_data_in = SJ1_alu_result[15];
ME15_q[15]_write_enable = RH1L6;
ME15_q[15]_clock_0 = clk;
ME15_q[15]_clock_1 = clk;
ME15_q[15]_clock_enable_1 = JH1L8;
ME15_q[15]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[15]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[15] = MEMORY_SEGMENT(ME15_q[15]_data_in, ME15_q[15]_write_enable, ME15_q[15]_clock_0, ME15_q[15]_clock_1, , , , ME15_q[15]_clock_enable_1, VCC, ME15_q[15]_write_address, ME15_q[15]_read_address);


--UJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1218
--operation mode is normal

UJ1L2 = DH1_instruction_1[7] & DH1_instruction_1[5] & !DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[13]~1171
--operation mode is normal

HH1L79 = ME16_q[13] & (HH1_K[10] # LH1_p1_op_b_from_2Ei5 & UJ1L2) # !ME16_q[13] & LH1_p1_op_b_from_2Ei5 & UJ1L2;


--HH1_K[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[8]
--operation mode is normal

HH1_K[8]_lut_out = DH1_instruction_1[8] & LH1_p1_op_is_PFX;
HH1_K[8] = DFFE(HH1_K[8]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[17]
ME15_q[17]_data_in = SJ1_alu_result[17];
ME15_q[17]_write_enable = RH1L6;
ME15_q[17]_clock_0 = clk;
ME15_q[17]_clock_1 = clk;
ME15_q[17]_clock_enable_1 = JH1L8;
ME15_q[17]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[17]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[17] = MEMORY_SEGMENT(ME15_q[17]_data_in, ME15_q[17]_write_enable, ME15_q[17]_clock_0, ME15_q[17]_clock_1, , , , ME15_q[17]_clock_enable_1, VCC, ME15_q[17]_write_address, ME15_q[17]_read_address);


--RJ18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC17|regout
--operation mode is normal

RJ18_regout_lut_out = (EJ1L16 & KJ1_true_regA[1] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[9] # !EJ1_rota2[1])) & CASCADE(QJ35_cascout);
RJ18_regout = DFFE(RJ18_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_17|regout
--operation mode is counter

MJ18_regout_lut_out = KJ1_true_regA[17] $ LJ1_true_regB[17] $ !MJ17_cout;
MJ18_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[17]) # (!JJ1L1 & MJ18_regout_lut_out);
MJ18_regout_reg_input = MJ18_regout_sload_eqn & !GH1L6;
MJ18_regout = DFFE(MJ18_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ18_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_17|cout
--operation mode is counter

MJ18_cout = CARRY(KJ1_true_regA[17] & (LJ1_true_regB[17] # !MJ17_cout) # !KJ1_true_regA[17] & LJ1_true_regB[17] & !MJ17_cout);


--SJ1_alu_result[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[17]
--operation mode is normal

SJ1_alu_result[17] = RJ18_regout $ MJ18_regout;


--ME15_q[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME15_q[13]_data_in = SJ1_alu_result[13];
ME15_q[13]_write_enable = RH1L6;
ME15_q[13]_clock_0 = clk;
ME15_q[13]_clock_1 = clk;
ME15_q[13]_clock_enable_1 = JH1L8;
ME15_q[13]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[13]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[13] = MEMORY_SEGMENT(ME15_q[13]_data_in, ME15_q[13]_write_enable, ME15_q[13]_clock_0, ME15_q[13]_clock_1, , , , ME15_q[13]_clock_enable_1, VCC, ME15_q[13]_write_address, ME15_q[13]_read_address);


--UJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1219
--operation mode is normal

UJ1L3 = !DH1_instruction_1[7] & DH1_instruction_1[5] & DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[11]~1172
--operation mode is normal

HH1L77 = ME16_q[13] & (HH1_K[10] # LH1_p1_op_b_from_2Ei5 & UJ1L3) # !ME16_q[13] & LH1_p1_op_b_from_2Ei5 & UJ1L3;


--HH1_K[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[6]
--operation mode is normal

HH1_K[6]_lut_out = DH1_instruction_1[6] & LH1_p1_op_is_PFX;
HH1_K[6] = DFFE(HH1_K[6]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[18]
ME15_q[18]_data_in = SJ1_alu_result[18];
ME15_q[18]_write_enable = RH1L6;
ME15_q[18]_clock_0 = clk;
ME15_q[18]_clock_1 = clk;
ME15_q[18]_clock_enable_1 = JH1L8;
ME15_q[18]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[18]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[18] = MEMORY_SEGMENT(ME15_q[18]_data_in, ME15_q[18]_write_enable, ME15_q[18]_clock_0, ME15_q[18]_clock_1, , , , ME15_q[18]_clock_enable_1, VCC, ME15_q[18]_write_address, ME15_q[18]_read_address);


--RJ19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC18|regout
--operation mode is normal

RJ19_regout_lut_out = (EJ1L16 & KJ1_true_regA[2] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[10] # !EJ1_rota2[1])) & CASCADE(QJ37_cascout);
RJ19_regout = DFFE(RJ19_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_18|regout
--operation mode is counter

MJ19_regout_lut_out = KJ1_true_regA[18] $ LJ1_true_regB[18] $ MJ18_cout;
MJ19_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[18]) # (!JJ1L1 & MJ19_regout_lut_out);
MJ19_regout_reg_input = MJ19_regout_sload_eqn & !GH1L6;
MJ19_regout = DFFE(MJ19_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ19_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_18|cout
--operation mode is counter

MJ19_cout = CARRY(KJ1_true_regA[18] & !LJ1_true_regB[18] & !MJ18_cout # !KJ1_true_regA[18] & (!MJ18_cout # !LJ1_true_regB[18]));


--SJ1_alu_result[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[18]
--operation mode is normal

SJ1_alu_result[18] = RJ19_regout $ MJ19_regout;


--ME15_q[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[22]
ME15_q[22]_data_in = SJ1_alu_result[22];
ME15_q[22]_write_enable = RH1L6;
ME15_q[22]_clock_0 = clk;
ME15_q[22]_clock_1 = clk;
ME15_q[22]_clock_enable_1 = JH1L8;
ME15_q[22]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[22]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[22] = MEMORY_SEGMENT(ME15_q[22]_data_in, ME15_q[22]_write_enable, ME15_q[22]_clock_0, ME15_q[22]_clock_1, , , , ME15_q[22]_clock_enable_1, VCC, ME15_q[22]_write_address, ME15_q[22]_read_address);


--RJ23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC22|regout
--operation mode is normal

RJ23_regout_lut_out = (EJ1L16 & KJ1_true_regA[6] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[14] # !EJ1_rota2[1])) & CASCADE(QJ45_cascout);
RJ23_regout = DFFE(RJ23_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_22|regout
--operation mode is counter

MJ23_regout_lut_out = KJ1_true_regA[22] $ LJ1_true_regB[22] $ MJ22_cout;
MJ23_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[22]) # (!JJ1L1 & MJ23_regout_lut_out);
MJ23_regout_reg_input = MJ23_regout_sload_eqn & !GH1L6;
MJ23_regout = DFFE(MJ23_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ23_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_22|cout
--operation mode is counter

MJ23_cout = CARRY(KJ1_true_regA[22] & !LJ1_true_regB[22] & !MJ22_cout # !KJ1_true_regA[22] & (!MJ22_cout # !LJ1_true_regB[22]));


--SJ1_alu_result[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[22]
--operation mode is normal

SJ1_alu_result[22] = RJ23_regout $ MJ23_regout;


--BK11_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F10|combout
--operation mode is normal

BK11_combout = AK1_sel_raw_reg_b & ME15_q[21] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[21] # !AK1_sel_alu_result);

--BK11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F10|cascout
--operation mode is normal

BK11_cascout = AK1_sel_raw_reg_b & ME15_q[21] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[21] # !AK1_sel_alu_result);


--ME15_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME15_q[14]_data_in = SJ1_alu_result[14];
ME15_q[14]_write_enable = RH1L6;
ME15_q[14]_clock_0 = clk;
ME15_q[14]_clock_1 = clk;
ME15_q[14]_clock_enable_1 = JH1L8;
ME15_q[14]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[14]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[14] = MEMORY_SEGMENT(ME15_q[14]_data_in, ME15_q[14]_write_enable, ME15_q[14]_clock_0, ME15_q[14]_clock_1, , , , ME15_q[14]_clock_enable_1, VCC, ME15_q[14]_write_address, ME15_q[14]_read_address);


--UJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1220
--operation mode is normal

UJ1L4 = DH1_instruction_1[7] & !DH1_instruction_1[5] & !DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[12]~1173
--operation mode is normal

HH1L78 = ME16_q[13] & (HH1_K[10] # LH1_p1_op_b_from_2Ei5 & UJ1L4) # !ME16_q[13] & LH1_p1_op_b_from_2Ei5 & UJ1L4;


--HH1_K[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[7]
--operation mode is normal

HH1_K[7]_lut_out = DH1_instruction_1[7] & LH1_p1_op_is_PFX;
HH1_K[7] = DFFE(HH1_K[7]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME15_q[6]_data_in = SJ1_alu_result[6];
ME15_q[6]_write_enable = RH1L6;
ME15_q[6]_clock_0 = clk;
ME15_q[6]_clock_1 = clk;
ME15_q[6]_clock_enable_1 = JH1L8;
ME15_q[6]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[6]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[6] = MEMORY_SEGMENT(ME15_q[6]_data_in, ME15_q[6]_write_enable, ME15_q[6]_clock_0, ME15_q[6]_clock_1, , , , ME15_q[6]_clock_enable_1, VCC, ME15_q[6]_write_address, ME15_q[6]_read_address);


--HH1_K[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[4]
--operation mode is normal

HH1_K[4]_lut_out = DH1_instruction_1[4] & LH1_p1_op_is_PFX;
HH1_K[4] = DFFE(HH1_K[4]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--UJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1221
--operation mode is normal

UJ1L5 = DH1_instruction_1[7] & !DH1_instruction_1[5] & !DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1174
--operation mode is normal

HH1L53 = LH1_p1_op_b_from_2Ei5 & (UJ1L5 # ME16_q[13] & HH1_K[4]) # !LH1_p1_op_b_from_2Ei5 & ME16_q[13] & HH1_K[4];


--LH1_p1_do_stack_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_stack_offset
--operation mode is normal

LH1_p1_do_stack_offset_lut_out = !TH1_dont_forget_to_force_trap & (TH1_d1_instruction_fifo_out[15] & TH1_d1_instruction_fifo_out[14]);
LH1_p1_do_stack_offset = DFFE(LH1_p1_do_stack_offset_lut_out, clk, K1_data_out, , UH1L1);


--HH1_op_uses_Ki5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_uses_Ki5
--operation mode is normal

HH1_op_uses_Ki5 = LH1_p1_op_b_from_reg_or_const # ME16_q[8];


--HH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1175
--operation mode is normal

HH1L54 = HH1L53 # DH1_instruction_1[9] & (LH1_p1_do_stack_offset # HH1_op_uses_Ki5);


--DH1_instruction_1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[2]
--operation mode is normal

DH1_instruction_1[2]_lut_out = TH1L26 & (MH1_d2_irqnumber[2] # TH1L4Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L4Q & !TH1_dont_forget_to_force_trap);
DH1_instruction_1[2] = DFFE(DH1_instruction_1[2]_lut_out, clk, K1_data_out, , UH1L1);


--LH1_p1_do_iSAVE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iSAVE
--operation mode is normal

LH1_p1_do_iSAVE_lut_out = LH1L81 & (!TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[8]);
LH1_p1_do_iSAVE = DFFE(LH1_p1_do_iSAVE_lut_out, clk, K1_data_out, , UH1L1);


--DH1_instruction_1[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[4]
--operation mode is normal

DH1_instruction_1[4]_lut_out = TH1L26 & (MH1_d2_irqnumber[4] # TH1L6Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L6Q & !TH1_dont_forget_to_force_trap);
DH1_instruction_1[4] = DFFE(DH1_instruction_1[4]_lut_out, clk, K1_data_out, , UH1L1);


--HH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[4]~1176
--operation mode is normal

HH1L55 = LH1_p1_op_is_trap & (DH1_instruction_1[4] # DH1_instruction_1[2] & LH1_p1_do_iSAVE) # !LH1_p1_op_is_trap & DH1_instruction_1[2] & LH1_p1_do_iSAVE;


--LH1_p1_do_narrow_stack_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_narrow_stack_offset
--operation mode is normal

LH1_p1_do_narrow_stack_offset_lut_out = !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[11] & !TH1_d1_instruction_fifo_out[12] & ZH1L20;
LH1_p1_do_narrow_stack_offset = DFFE(LH1_p1_do_narrow_stack_offset_lut_out, clk, K1_data_out, , UH1L1);


--ME15_q[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[16]
ME15_q[16]_data_in = SJ1_alu_result[16];
ME15_q[16]_write_enable = RH1L6;
ME15_q[16]_clock_0 = clk;
ME15_q[16]_clock_1 = clk;
ME15_q[16]_clock_enable_1 = JH1L8;
ME15_q[16]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[16]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[16] = MEMORY_SEGMENT(ME15_q[16]_data_in, ME15_q[16]_write_enable, ME15_q[16]_clock_0, ME15_q[16]_clock_1, , , , ME15_q[16]_clock_enable_1, VCC, ME15_q[16]_write_address, ME15_q[16]_read_address);


--RJ17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC16|regout
--operation mode is normal

RJ17_regout_lut_out = (EJ1L16 & KJ1_true_regA[0] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[8] # !EJ1_rota2[1])) & CASCADE(QJ33_cascout);
RJ17_regout = DFFE(RJ17_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_16|regout
--operation mode is counter

MJ17_regout_lut_out = KJ1_true_regA[16] $ LJ1_true_regB[16] $ MJ16_cout;
MJ17_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[16]) # (!JJ1L1 & MJ17_regout_lut_out);
MJ17_regout_reg_input = MJ17_regout_sload_eqn & !GH1L6;
MJ17_regout = DFFE(MJ17_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ17_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_16|cout
--operation mode is counter

MJ17_cout = CARRY(KJ1_true_regA[16] & !LJ1_true_regB[16] & !MJ16_cout # !KJ1_true_regA[16] & (!MJ16_cout # !LJ1_true_regB[16]));


--SJ1_alu_result[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[16]
--operation mode is normal

SJ1_alu_result[16] = RJ17_regout $ MJ17_regout;


--UJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1222
--operation mode is normal

UJ1L6 = DH1_instruction_1[7] & !DH1_instruction_1[5] & DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[14]~1178
--operation mode is normal

HH1L80 = ME16_q[13] & (HH1_K[10] # LH1_p1_op_b_from_2Ei5 & UJ1L6) # !ME16_q[13] & LH1_p1_op_b_from_2Ei5 & UJ1L6;


--HH1_K[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[9]
--operation mode is normal

HH1_K[9]_lut_out = DH1_instruction_1[9] & LH1_p1_op_is_PFX;
HH1_K[9] = DFFE(HH1_K[9]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10]
ME15_q[10]_data_in = SJ1_alu_result[10];
ME15_q[10]_write_enable = RH1L6;
ME15_q[10]_clock_0 = clk;
ME15_q[10]_clock_1 = clk;
ME15_q[10]_clock_enable_1 = JH1L8;
ME15_q[10]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[10]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[10] = MEMORY_SEGMENT(ME15_q[10]_data_in, ME15_q[10]_write_enable, ME15_q[10]_clock_0, ME15_q[10]_clock_1, , , , ME15_q[10]_clock_enable_1, VCC, ME15_q[10]_write_address, ME15_q[10]_read_address);


--ME15_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME15_q[7]_data_in = SJ1_alu_result[7];
ME15_q[7]_write_enable = RH1L6;
ME15_q[7]_clock_0 = clk;
ME15_q[7]_clock_1 = clk;
ME15_q[7]_clock_enable_1 = JH1L8;
ME15_q[7]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[7]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[7] = MEMORY_SEGMENT(ME15_q[7]_data_in, ME15_q[7]_write_enable, ME15_q[7]_clock_0, ME15_q[7]_clock_1, , , , ME15_q[7]_clock_enable_1, VCC, ME15_q[7]_write_address, ME15_q[7]_read_address);


--DH1_instruction_1[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[3]
--operation mode is normal

DH1_instruction_1[3]_lut_out = TH1L26 & (MH1_d2_irqnumber[3] # TH1L5Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L5Q & !TH1_dont_forget_to_force_trap);
DH1_instruction_1[3] = DFFE(DH1_instruction_1[3]_lut_out, clk, K1_data_out, , UH1L1);


--HH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1180
--operation mode is normal

HH1L56 = LH1_p1_op_is_trap & (DH1_instruction_1[5] # LH1_p1_do_iSAVE & DH1_instruction_1[3]) # !LH1_p1_op_is_trap & LH1_p1_do_iSAVE & DH1_instruction_1[3];


--HH1_K[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[0]
--operation mode is normal

HH1_K[0]_lut_out = DH1_instruction_1[0] & LH1_p1_op_is_PFX;
HH1_K[0] = DFFE(HH1_K[0]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME15_q[5]_data_in = SJ1_alu_result[5];
ME15_q[5]_write_enable = RH1L6;
ME15_q[5]_clock_0 = clk;
ME15_q[5]_clock_1 = clk;
ME15_q[5]_clock_enable_1 = JH1L8;
ME15_q[5]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[5]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[5] = MEMORY_SEGMENT(ME15_q[5]_data_in, ME15_q[5]_write_enable, ME15_q[5]_clock_0, ME15_q[5]_clock_1, , , , ME15_q[5]_clock_enable_1, VCC, ME15_q[5]_write_address, ME15_q[5]_read_address);


--HH1_K[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[3]
--operation mode is normal

HH1_K[3]_lut_out = DH1_instruction_1[3] & LH1_p1_op_is_PFX;
HH1_K[3] = DFFE(HH1_K[3]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--UJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1223
--operation mode is normal

UJ1L7 = !DH1_instruction_1[7] & DH1_instruction_1[5] & DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1183
--operation mode is normal

HH1L50 = LH1_p1_op_b_from_2Ei5 & (UJ1L7 # ME16_q[13] & HH1_K[3]) # !LH1_p1_op_b_from_2Ei5 & ME16_q[13] & HH1_K[3];


--HH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1184
--operation mode is normal

HH1L51 = HH1L50 # DH1_instruction_1[8] & (LH1_p1_do_stack_offset # HH1_op_uses_Ki5);


--DH1_instruction_1[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[1]
--operation mode is normal

DH1_instruction_1[1]_lut_out = TH1_dont_forget_to_force_trap & (TH1L22 & !FJ1_trap_request_underflow) # !TH1_dont_forget_to_force_trap & TH1L3Q;
DH1_instruction_1[1] = DFFE(DH1_instruction_1[1]_lut_out, clk, K1_data_out, , UH1L1);


--HH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[3]~1185
--operation mode is normal

HH1L52 = LH1_p1_op_is_trap & (DH1_instruction_1[3] # LH1_p1_do_iSAVE & DH1_instruction_1[1]) # !LH1_p1_op_is_trap & LH1_p1_do_iSAVE & DH1_instruction_1[1];


--ME15_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME15_q[12]_data_in = SJ1_alu_result[12];
ME15_q[12]_write_enable = RH1L6;
ME15_q[12]_clock_0 = clk;
ME15_q[12]_clock_1 = clk;
ME15_q[12]_clock_enable_1 = JH1L8;
ME15_q[12]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[12]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[12] = MEMORY_SEGMENT(ME15_q[12]_data_in, ME15_q[12]_write_enable, ME15_q[12]_clock_0, ME15_q[12]_clock_1, , , , ME15_q[12]_clock_enable_1, VCC, ME15_q[12]_write_address, ME15_q[12]_read_address);


--UJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1224
--operation mode is normal

UJ1L8 = !DH1_instruction_1[7] & !DH1_instruction_1[5] & DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[10]~1187
--operation mode is normal

HH1L76 = ME16_q[13] & (HH1_K[10] # LH1_p1_op_b_from_2Ei5 & UJ1L8) # !ME16_q[13] & LH1_p1_op_b_from_2Ei5 & UJ1L8;


--HH1_K[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[5]
--operation mode is normal

HH1_K[5]_lut_out = DH1_instruction_1[5] & LH1_p1_op_is_PFX;
HH1_K[5] = DFFE(HH1_K[5]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME15_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME15_q[4]_data_in = SJ1_alu_result[4];
ME15_q[4]_write_enable = RH1L6;
ME15_q[4]_clock_0 = clk;
ME15_q[4]_clock_1 = clk;
ME15_q[4]_clock_enable_1 = JH1L8;
ME15_q[4]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[4]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[4] = MEMORY_SEGMENT(ME15_q[4]_data_in, ME15_q[4]_write_enable, ME15_q[4]_clock_0, ME15_q[4]_clock_1, , , , ME15_q[4]_clock_enable_1, VCC, ME15_q[4]_write_address, ME15_q[4]_read_address);


--HH1_K[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[2]
--operation mode is normal

HH1_K[2]_lut_out = DH1_instruction_1[2] & LH1_p1_op_is_PFX;
HH1_K[2] = DFFE(HH1_K[2]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--UJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1225
--operation mode is normal

UJ1L9 = !DH1_instruction_1[7] & !DH1_instruction_1[5] & DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1188
--operation mode is normal

HH1L47 = LH1_p1_op_b_from_2Ei5 & (UJ1L9 # ME16_q[13] & HH1_K[2]) # !LH1_p1_op_b_from_2Ei5 & ME16_q[13] & HH1_K[2];


--HH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1189
--operation mode is normal

HH1L48 = HH1L47 # DH1_instruction_1[7] & (LH1_p1_do_stack_offset # HH1_op_uses_Ki5);


--DH1_instruction_1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_1[0]
--operation mode is normal

DH1_instruction_1[0]_lut_out = TH1_dont_forget_to_force_trap & TH1L20 # !TH1_dont_forget_to_force_trap & (TH1L2Q);
DH1_instruction_1[0] = DFFE(DH1_instruction_1[0]_lut_out, clk, K1_data_out, , UH1L1);


--HH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[2]~1190
--operation mode is normal

HH1L49 = LH1_p1_op_is_trap & (DH1_instruction_1[2] # LH1_p1_do_iSAVE & DH1_instruction_1[0]) # !LH1_p1_op_is_trap & LH1_p1_do_iSAVE & DH1_instruction_1[0];


--LH1_p1_do_iSTx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iSTx
--operation mode is normal

LH1_p1_do_iSTx_lut_out = LH1L105 # LH1L85 & !TH1L30 # !QH1L22;
LH1_p1_do_iSTx = DFFE(LH1_p1_do_iSTx_lut_out, clk, K1_data_out, , UH1L1);


--ME15_q[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME15_q[2]_data_in = SJ1_alu_result[2];
ME15_q[2]_write_enable = RH1L6;
ME15_q[2]_clock_0 = clk;
ME15_q[2]_clock_1 = clk;
ME15_q[2]_clock_enable_1 = JH1L8;
ME15_q[2]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[2]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[2] = MEMORY_SEGMENT(ME15_q[2]_data_in, ME15_q[2]_write_enable, ME15_q[2]_clock_0, ME15_q[2]_clock_1, , , , ME15_q[2]_clock_enable_1, VCC, ME15_q[2]_write_address, ME15_q[2]_read_address);


--ME15_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME15_q[3]_data_in = SJ1_alu_result[3];
ME15_q[3]_write_enable = RH1L6;
ME15_q[3]_clock_0 = clk;
ME15_q[3]_clock_1 = clk;
ME15_q[3]_clock_enable_1 = JH1L8;
ME15_q[3]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[3]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[3] = MEMORY_SEGMENT(ME15_q[3]_data_in, ME15_q[3]_write_enable, ME15_q[3]_clock_0, ME15_q[3]_clock_1, , , , ME15_q[3]_clock_enable_1, VCC, ME15_q[3]_write_address, ME15_q[3]_read_address);


--AC1_enet_boot_rom_s1_saved_chosen_master_vector[0] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_saved_chosen_master_vector[0]
--operation mode is normal

AC1_enet_boot_rom_s1_saved_chosen_master_vector[0]_lut_out = AC1L55 & (!AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L48);
AC1_enet_boot_rom_s1_saved_chosen_master_vector[0] = DFFE(AC1_enet_boot_rom_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , AC1L39);


--AC1L54 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_instruction_master_granted_enet_boot_rom_s1~86
--operation mode is normal

AC1L54 = AC1L55 & (!AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L48);


--AC1L47 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_nios_data_master_arbiterlock~21
--operation mode is normal

AC1L47 = AC1L51 & AC1_last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1;


--AC1L41 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_firsttransfer~61
--operation mode is normal

AC1L41 = AC1_enet_boot_rom_s1_slavearbiterlockenable & (AC1L47 # AC1_last_cycle_enet_nios_instruction_master_granted_slave_enet_boot_rom_s1 & AC1L59);


--AC1L38 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_winner[0]~33
--operation mode is normal

AC1L38 = AC1L41 & AC1_enet_boot_rom_s1_saved_chosen_master_vector[0] # !AC1L41 & (AC1L54 # AC1_enet_boot_rom_s1_saved_chosen_master_vector[0] & !AC1L70);


--AC1L40 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arbitration_holdoff_internal~15
--operation mode is normal

AC1L40 = !AC1L41 & (AC1L48 # AC1L55);


--AC1_enet_boot_rom_s1_saved_chosen_master_vector[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_saved_chosen_master_vector[1]
--operation mode is normal

AC1_enet_boot_rom_s1_saved_chosen_master_vector[1]_lut_out = AC1L48 & (AC1_enet_boot_rom_s1_arb_addend[1] # !AC1L55);
AC1_enet_boot_rom_s1_saved_chosen_master_vector[1] = DFFE(AC1_enet_boot_rom_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , AC1L39);


--AC1L61 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|last_cycle_enet_nios_data_master_granted_slave_enet_boot_rom_s1~70
--operation mode is normal

AC1L61 = AC1L41 & AC1_enet_boot_rom_s1_saved_chosen_master_vector[1] # !AC1L41 & (AC1L70 # AC1_enet_boot_rom_s1_saved_chosen_master_vector[1] & !AC1L54);


--T1L31 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[1]~116
--operation mode is normal

T1L31 = T1L59 & (!T1L50 # !T1_ad_cmd_ram_s1_arb_addend[1]);


--T1L23 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_firsttransfer~113
--operation mode is normal

T1L23 = T1_ad_cmd_ram_s1_slavearbiterlockenable & (T1L22 # T1_last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1 & T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--T1_ad_cmd_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[1]
--operation mode is normal

T1_ad_cmd_ram_s1_arb_share_counter[1]_lut_out = !T1L13;
T1_ad_cmd_ram_s1_arb_share_counter[1] = DFFE(T1_ad_cmd_ram_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , );


--T1_ad_cmd_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[0]
--operation mode is normal

T1_ad_cmd_ram_s1_arb_share_counter[0]_lut_out = T1L23 & (T1L65 $ T1L56) # !T1L23 & T1L31;
T1_ad_cmd_ram_s1_arb_share_counter[0] = DFFE(T1_ad_cmd_ram_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , );


--T1_ad_cmd_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter[2]
--operation mode is normal

T1_ad_cmd_ram_s1_arb_share_counter[2]_lut_out = T1L16 $ (T1L23 & !T1L15 # !T1L23 & (T1L31));
T1_ad_cmd_ram_s1_arb_share_counter[2] = DFFE(T1_ad_cmd_ram_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , );


--T1L65 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|reduce_or~30
--operation mode is normal

T1L65 = T1_ad_cmd_ram_s1_arb_share_counter[1] # T1_ad_cmd_ram_s1_arb_share_counter[0] # T1_ad_cmd_ram_s1_arb_share_counter[2];


--T1L55 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~480
--operation mode is normal

T1L55 = !T1L23 & (T1_ad_cmd_ram_s1_arb_addend[1] & T1L50 # !T1L59);


--T1L24 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_grant_vector[1]~49
--operation mode is normal

T1L24 = T1L50 & (T1_ad_cmd_ram_s1_arb_addend[1] # !T1L59);


--T1L56 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~481
--operation mode is normal

T1L56 = T1L55 # T1L23 & T1_ad_cmd_ram_s1_arb_share_counter[0] # !T1L23 & (T1L24);


--T1L11 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[0]~459
--operation mode is normal

T1L11 = T1L23 & (T1L65 $ T1L56) # !T1L23 & T1L31;


--T1L15 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~460
--operation mode is normal

T1L15 = !T1_ad_cmd_ram_s1_arb_share_counter[2] & (T1_ad_cmd_ram_s1_arb_share_counter[1] # T1_ad_cmd_ram_s1_arb_share_counter[0]);


--T1L16 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~461
--operation mode is normal

T1L16 = !T1L56 & (T1L23 & (!T1_ad_cmd_ram_s1_arb_share_counter[1]) # !T1L23 & !T1L24);


--T1L17 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[2]~462
--operation mode is normal

T1L17 = T1L16 $ (T1L23 & !T1L15 # !T1L23 & (T1L31));


--T1_ad_cmd_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_saved_chosen_master_vector[1]
--operation mode is normal

T1_ad_cmd_ram_s1_saved_chosen_master_vector[1]_lut_out = T1L50 & (T1_ad_cmd_ram_s1_arb_addend[1] # !T1L59);
T1_ad_cmd_ram_s1_saved_chosen_master_vector[1] = DFFE(T1_ad_cmd_ram_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , T1L19);


--T1L63 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_cmd_ram_s1~65
--operation mode is normal

T1L63 = T1L23 & T1_ad_cmd_ram_s1_saved_chosen_master_vector[1] # !T1L23 & (T1L24 # T1_ad_cmd_ram_s1_saved_chosen_master_vector[1] & !T1L31);


--T1L20 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arbitration_holdoff_internal~15
--operation mode is normal

T1L20 = !T1L23 & (T1L59 # T1L50);


--VE1_do_iLDx_delayed_for_sel_memword_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|do_iLDx_delayed_for_sel_memword_2
--operation mode is normal

VE1_do_iLDx_delayed_for_sel_memword_2_lut_out = VE1_p1_do_iLDx;
VE1_do_iLDx_delayed_for_sel_memword_2 = DFFE(VE1_do_iLDx_delayed_for_sel_memword_2_lut_out, clk, K1_data_out, , TE1L6);


--AB1_ad_result_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[1]
--operation mode is normal

AB1_ad_result_ram_s1_arb_share_counter[1]_lut_out = AB1L58 $ AB1L60 $ (AB1L70 # !AB1L30);
AB1_ad_result_ram_s1_arb_share_counter[1] = DFFE(AB1_ad_result_ram_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , );


--AB1L31 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_grant_vector[1]~49
--operation mode is normal

AB1L31 = AB1L6 & (AB1_ad_result_ram_s1_arb_addend[1] # !AB1L64);


--AB1L30 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_firsttransfer~113
--operation mode is normal

AB1L30 = AB1_ad_result_ram_s1_slavearbiterlockenable & (AB1L29 # AB1_last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1 & AB1_ad_nios_data_master_requests_ad_result_ram_s1);


--AB1L58 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~524
--operation mode is normal

AB1L58 = AB1L30 & AB1_ad_result_ram_s1_arb_share_counter[1] # !AB1L30 & (AB1L31);


--AB1L59 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~525
--operation mode is normal

AB1L59 = !AB1L30 & (AB1_ad_result_ram_s1_arb_addend[1] & AB1L6 # !AB1L64);


--AB1_ad_result_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[0]
--operation mode is normal

AB1_ad_result_ram_s1_arb_share_counter[0]_lut_out = AB1L30 & (AB1L70 $ AB1L60) # !AB1L30 & AB1L39;
AB1_ad_result_ram_s1_arb_share_counter[0] = DFFE(AB1_ad_result_ram_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , );


--AB1L60 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~526
--operation mode is normal

AB1L60 = AB1L59 # AB1L30 & AB1_ad_result_ram_s1_arb_share_counter[0] # !AB1L30 & (AB1L31);


--AB1_ad_result_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter[2]
--operation mode is normal

AB1_ad_result_ram_s1_arb_share_counter[2]_lut_out = AB1L23 $ (AB1L30 & !AB1L22 # !AB1L30 & (AB1L39));
AB1_ad_result_ram_s1_arb_share_counter[2] = DFFE(AB1_ad_result_ram_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , );


--AB1L70 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|reduce_or~38
--operation mode is normal

AB1L70 = AB1_ad_result_ram_s1_arb_share_counter[1] # AB1_ad_result_ram_s1_arb_share_counter[0] # AB1_ad_result_ram_s1_arb_share_counter[2];


--AB1L21 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[1]~441
--operation mode is normal

AB1L21 = AB1L58 $ AB1L60 $ (AB1L70 # !AB1L30);


--AB1L39 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~159
--operation mode is normal

AB1L39 = AB1L64 & (!AB1L6 # !AB1_ad_result_ram_s1_arb_addend[1]);


--AB1L20 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[0]~442
--operation mode is normal

AB1L20 = AB1L30 & (AB1L70 $ AB1L60) # !AB1L30 & AB1L39;


--AB1L22 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~443
--operation mode is normal

AB1L22 = !AB1_ad_result_ram_s1_arb_share_counter[2] & (AB1_ad_result_ram_s1_arb_share_counter[1] # AB1_ad_result_ram_s1_arb_share_counter[0]);


--AB1L23 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~444
--operation mode is normal

AB1L23 = !AB1L60 & (AB1L30 & (!AB1_ad_result_ram_s1_arb_share_counter[1]) # !AB1L30 & !AB1L31);


--AB1L24 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_share_counter_next_value[2]~445
--operation mode is normal

AB1L24 = AB1L23 $ (AB1L30 & !AB1L22 # !AB1L30 & (AB1L39));


--AB1_ad_result_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_saved_chosen_master_vector[1]
--operation mode is normal

AB1_ad_result_ram_s1_saved_chosen_master_vector[1]_lut_out = AB1L6 & (AB1_ad_result_ram_s1_arb_addend[1] # !AB1L64);
AB1_ad_result_ram_s1_saved_chosen_master_vector[1] = DFFE(AB1_ad_result_ram_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , AB1L26);


--AB1L68 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_result_ram_s1~65
--operation mode is normal

AB1L68 = AB1L30 & AB1_ad_result_ram_s1_saved_chosen_master_vector[1] # !AB1L30 & (AB1L31 # AB1_ad_result_ram_s1_saved_chosen_master_vector[1] & !AB1L39);


--AB1L27 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arbitration_holdoff_internal~15
--operation mode is normal

AB1L27 = !AB1L30 & (AB1L64 # AB1L6);


--Y1L82 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~751
--operation mode is arithmetic

Y1L82 = Y1_ad_ram_s1_arb_addend[0] $ Y1L102;

--Y1L83 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~753
--operation mode is arithmetic

Y1L83 = CARRY(!Y1_ad_ram_s1_arb_addend[0] & !Y1L102);


--Y1L84 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~755
--operation mode is arithmetic

Y1L84 = Y1L102 $ (!Y1L80);

--Y1L85 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~757
--operation mode is arithmetic

Y1L85 = CARRY(Y1L102 # !Y1L80);


--Y1_ad_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[1]
--operation mode is normal

Y1_ad_ram_s1_saved_chosen_master_vector[1]_lut_out = Y1L8 & (Y1L86 # Y1L88);
Y1_ad_ram_s1_saved_chosen_master_vector[1] = DFFE(Y1_ad_ram_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , Y1L49);


--Y1L51 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_firsttransfer~128
--operation mode is normal

Y1L51 = !Y1L98 & (!Y1L5 # !DG1_dc_address[12] # !Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1);


--Y1L8 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_qualified_request_ad_ram_s1~154
--operation mode is normal

Y1L8 = Y1L11 & (Y1L51 # !Y1_ad_ram_s1_slavearbiterlockenable);


--Y1L86 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~759
--operation mode is arithmetic

Y1L86 = Y1_ad_ram_s1_arb_addend[1] $ Y1L8 $ !Y1L83;

--Y1L87 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~761
--operation mode is arithmetic

Y1L87 = CARRY(Y1_ad_ram_s1_arb_addend[1] & Y1L8 & !Y1L83 # !Y1_ad_ram_s1_arb_addend[1] & (Y1L8 # !Y1L83));


--Y1L88 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~763
--operation mode is arithmetic

Y1L88 = Y1L85 $ (Y1L11 & !Y1L9);

--Y1L89 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~765
--operation mode is arithmetic

Y1L89 = CARRY(!Y1L85 & (Y1L9 # !Y1L11));


--Y1L7 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_granted_ad_ram_s1~24
--operation mode is normal

Y1L7 = Y1L8 & (Y1L86 # Y1L88);


--Y1L53 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_grant_vector[2]~44
--operation mode is normal

Y1L53 = Y1L2 & (Y1L79 # Y1L81);


--Y1L90 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~767
--operation mode is normal

Y1L90 = !Y1L53 & (!Y1L82 & !Y1L84 # !Y1L102);


--Y1L110 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~1
--operation mode is normal

Y1L110 = Y1L8 & (Y1L86 # Y1L88) # !Y1L90;


--Y1L52 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_firsttransfer~129
--operation mode is normal

Y1L52 = Y1_ad_ram_s1_slavearbiterlockenable & (Y1_last_cycle_ad_nios_instruction_master_granted_slave_ad_ram_s1 & Y1L11 # !Y1L51);


--Y1L48 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner[1]~52
--operation mode is normal

Y1L48 = Y1L110 & (Y1L52 & Y1_ad_ram_s1_saved_chosen_master_vector[1] # !Y1L52 & (Y1L7)) # !Y1L110 & Y1_ad_ram_s1_saved_chosen_master_vector[1];


--Y1L50 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arbitration_holdoff_internal~17
--operation mode is normal

Y1L50 = !Y1L52 & (Y1L8 # Y1L102 # Y1L2);


--GF1_internal_fifo_empty is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty
--operation mode is normal

GF1_internal_fifo_empty_lut_out = GF1L61 & (!GF1L6 & GF1_internal_fifo_empty # !BF1L20);
GF1_internal_fifo_empty = DFFE(GF1_internal_fifo_empty_lut_out, clk, K1_data_out, , );


--DF1_waiting_for_delay_slot is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|waiting_for_delay_slot
--operation mode is normal

DF1_waiting_for_delay_slot_lut_out = !GF1L61 & (DF1_waiting_for_delay_slot # DF1_nonsequential_pc & !BF1_d1_instruction_fifo_read_data_bad);
DF1_waiting_for_delay_slot = DFFE(DF1_waiting_for_delay_slot_lut_out, clk, K1_data_out, , TE1L6);


--DF1_remember_to_flush is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|remember_to_flush
--operation mode is normal

DF1_remember_to_flush_lut_out = DF1L33 & (GF1L66 # !W1L23);
DF1_remember_to_flush = DFFE(DF1_remember_to_flush_lut_out, clk, K1_data_out, , );


--BF1_d1_instruction_fifo_read_data_bad is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_read_data_bad
--operation mode is normal

BF1_d1_instruction_fifo_read_data_bad_lut_out = BF1L20 & (GF1L61) # !BF1L20 & BF1_d1_instruction_fifo_read_data_bad;
BF1_d1_instruction_fifo_read_data_bad = DFFE(BF1_d1_instruction_fifo_read_data_bad_lut_out, clk, K1_data_out, , );


--DF1_nonsequential_pc is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|nonsequential_pc
--operation mode is normal

DF1_nonsequential_pc = !DF1L4 & (V1_ad_nios_data_master_waitrequest # !TE1_dc_write & !TE1_dc_read);


--GF1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~618
--operation mode is normal

GF1L66 = DF1_waiting_for_delay_slot & (!DF1_nonsequential_pc # !BF1_d1_instruction_fifo_read_data_bad) # !DF1_waiting_for_delay_slot & !DF1_remember_to_flush & (!DF1_nonsequential_pc # !BF1_d1_instruction_fifo_read_data_bad);


--GF1L58 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read~244
--operation mode is normal

GF1L58 = GF1_ic_read # !GF1L66 # !GF1_internal_fifo_empty;


--HF1_subinstruction[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0]
--operation mode is normal

HF1_subinstruction[0]_lut_out = HF1L10 & (HF1L14 # HF1L1 & !HF1_subinstruction[0]) # !HF1L10 & (HF1_subinstruction[0]);
HF1_subinstruction[0] = DFFE(HF1_subinstruction[0]_lut_out, clk, K1_data_out, , );


--HF1_subinstruction[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]
--operation mode is normal

HF1_subinstruction[1]_lut_out = !HF1L17;
HF1_subinstruction[1] = DFFE(HF1_subinstruction[1]_lut_out, clk, K1_data_out, , );


--JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]
--operation mode is normal

JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out = CF1L1 & (JF1L3 # !BF1_d1_instruction_fifo_read_data_bad) # !CF1L1 & (JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]);
JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] = DFFE(JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]_lut_out, clk, K1_data_out, , JF1L1);


--NE1_dest_local_2[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[4]
--operation mode is normal

NE1_dest_local_2[4]_lut_out = YE1_dest_local[4];
NE1_dest_local_2[4] = DFFE(NE1_dest_local_2[4]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[2]
--operation mode is normal

NE1_dest_local_2[2]_lut_out = YE1_dest_local[2];
NE1_dest_local_2[2] = DFFE(NE1_dest_local_2[2]_lut_out, clk, K1_data_out, , TE1L6);


--YE1_b_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[2]
--operation mode is normal

YE1_b_local[2]_lut_out = YE1L25 # BF1_d1_instruction_fifo_out[7] & (!YE1L28);
YE1_b_local[2] = DFFE(YE1_b_local[2]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_b_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[4]
--operation mode is normal

YE1_b_local[4]_lut_out = YE1L27 # BF1_d1_instruction_fifo_out[9] & (!YE1L28);
YE1_b_local[4] = DFFE(YE1_b_local[4]_lut_out, clk, K1_data_out, , CF1L1);


--UE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~69
--operation mode is normal

UE1L4 = NE1_dest_local_2[4] & YE1_b_local[4] & (NE1_dest_local_2[2] $ !YE1_b_local[2]) # !NE1_dest_local_2[4] & !YE1_b_local[4] & (NE1_dest_local_2[2] $ !YE1_b_local[2]);


--NE1_dest_local_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[0]
--operation mode is normal

NE1_dest_local_2[0]_lut_out = YE1_dest_local[0];
NE1_dest_local_2[0] = DFFE(NE1_dest_local_2[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[1]
--operation mode is normal

NE1_dest_local_2[1]_lut_out = YE1_dest_local[1];
NE1_dest_local_2[1] = DFFE(NE1_dest_local_2[1]_lut_out, clk, K1_data_out, , TE1L6);


--YE1_b_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[1]
--operation mode is normal

YE1_b_local[1]_lut_out = YE1L24 # BF1_d1_instruction_fifo_out[6] & (!YE1L28);
YE1_b_local[1] = DFFE(YE1_b_local[1]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_b_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[0]
--operation mode is normal

YE1_b_local[0]_lut_out = YE1L22 # BF1_d1_instruction_fifo_out[5] & (!YE1L28);
YE1_b_local[0] = DFFE(YE1_b_local[0]_lut_out, clk, K1_data_out, , CF1L1);


--UE1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~70
--operation mode is normal

UE1L5 = NE1_dest_local_2[0] & YE1_b_local[0] & (NE1_dest_local_2[1] $ !YE1_b_local[1]) # !NE1_dest_local_2[0] & !YE1_b_local[0] & (NE1_dest_local_2[1] $ !YE1_b_local[1]);


--NE1_dest_local_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_2[3]
--operation mode is normal

NE1_dest_local_2[3]_lut_out = YE1_dest_local[3];
NE1_dest_local_2[3] = DFFE(NE1_dest_local_2[3]_lut_out, clk, K1_data_out, , TE1L6);


--YE1_b_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_local[3]
--operation mode is normal

YE1_b_local[3]_lut_out = YE1L26 # BF1_d1_instruction_fifo_out[8] & (!YE1L28);
YE1_b_local[3] = DFFE(YE1_b_local[3]_lut_out, clk, K1_data_out, , CF1L1);


--UE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~71
--operation mode is normal

UE1L6 = UE1L4 & UE1L5 & (NE1_dest_local_2[3] $ !YE1_b_local[3]);


--ME5_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME5_q[3]_data_in = ~GND;
ME5_q[3]_clock_1 = clk;
ME5_q[3]_clock_enable_1 = CF1L1;
ME5_q[3]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[3]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[3] = MEMORY_SEGMENT(ME5_q[3]_data_in, GND, GND, ME5_q[3]_clock_1, , , , ME5_q[3]_clock_enable_1, VCC, ME5_q[3]_write_address, ME5_q[3]_read_address);


--UE1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~72
--operation mode is normal

UE1L7 = UE1L6 # ME5_q[3] & UE1L12;


--UE1_next_stage_modifies_register is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|next_stage_modifies_register
--operation mode is normal

UE1_next_stage_modifies_register_lut_out = !HF1_subinstruction[0] & !HF1_subinstruction[1] & !ME5_q[14] & UE1L22;
UE1_next_stage_modifies_register = DFFE(UE1_next_stage_modifies_register_lut_out, clk, K1_data_out, , TE1L6);


--CF1_is_neutrino is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_neutrino
--operation mode is normal

CF1_is_neutrino_lut_out = UE1L8 # JF1L2 & (BF1_d1_instruction_fifo_read_data_bad # HF1L1);
CF1_is_neutrino = DFFE(CF1_is_neutrino_lut_out, clk, K1_data_out, , TE1L6);


--CF1_is_cancelled_from_commit_stage is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_cancelled_from_commit_stage
--operation mode is normal

CF1_is_cancelled_from_commit_stage_lut_out = CF1L1 & (CF1L4 # CF1_is_cancelled_from_commit_stage & CF1L6) # !CF1L1 & CF1_is_cancelled_from_commit_stage;
CF1_is_cancelled_from_commit_stage = DFFE(CF1_is_cancelled_from_commit_stage_lut_out, clk, K1_data_out, , );


--UE1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|hold_for_hazard~73
--operation mode is normal

UE1L8 = UE1L7 & UE1_next_stage_modifies_register & CF1_is_neutrino & !CF1_is_cancelled_from_commit_stage;


--JF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|feed_new_instruction~27
--operation mode is normal

JF1L2 = !UE1L8 & (HF1_subinstruction[0] # HF1_subinstruction[1] # JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0]);


--HF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|is_subinstruction~16
--operation mode is normal

HF1L1 = CF1_is_neutrino & (HF1_subinstruction[0] # HF1_subinstruction[1]);


--BF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction_fifo_read~28
--operation mode is normal

BF1L20 = TE1L6 & (JF1L2 & !HF1L1 # !BF1_d1_instruction_fifo_read_data_bad);


--GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]
--operation mode is normal

GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out = !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (GF1L66);
GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] = DFFE(GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]_lut_out, clk, K1_data_out, , GF1L67);


--GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]
--operation mode is normal

GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out = GF1L66 & (!GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]);
GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] = DFFE(GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]_lut_out, clk, K1_data_out, , GF1L68);


--W1_ad_nios_instruction_master_read_but_no_slave_selected is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_read_but_no_slave_selected
--operation mode is normal

W1_ad_nios_instruction_master_read_but_no_slave_selected_lut_out = W1L23 & GF1_ic_read & !Y1L7 & !CB1L7;
W1_ad_nios_instruction_master_read_but_no_slave_selected = DFFE(W1_ad_nios_instruction_master_read_but_no_slave_selected_lut_out, clk, K1_data_out, , );


--CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register
--operation mode is normal

CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_lut_out = CB1L8 & (!CB1_ad_rom_s1_arb_addend[1] # !CB1L2);
CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register = DFFE(CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register_lut_out, clk, K1_data_out, , );


--Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register
--operation mode is normal

Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_lut_out = Y1L8 & (Y1L86 # Y1L88);
Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register = DFFE(Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register_lut_out, clk, K1_data_out, , );


--DF1_ic_flush is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|ic_flush
--operation mode is normal

DF1_ic_flush_lut_out = W1L23 & (!GF1L66) # !W1L23 & DF1_ic_flush;
DF1_ic_flush = DFFE(DF1_ic_flush_lut_out, clk, K1_data_out, , );


--W1_ad_nios_instruction_master_run_delayed is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_run_delayed
--operation mode is normal

W1_ad_nios_instruction_master_run_delayed_lut_out = W1L23;
W1_ad_nios_instruction_master_run_delayed = DFFE(W1_ad_nios_instruction_master_run_delayed_lut_out, clk, K1_data_out, , );


--W1L18 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdatavalid~37
--operation mode is normal

W1L18 = CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (!W1_ad_nios_instruction_master_run_delayed # !DF1_ic_flush) # !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register & (!W1_ad_nios_instruction_master_run_delayed # !DF1_ic_flush);


--W1L19 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdatavalid~38
--operation mode is normal

W1L19 = W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18;


--GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]
--operation mode is normal

GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out = GF1L66 & (!GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0]);
GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] = DFFE(GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]_lut_out, clk, K1_data_out, , GF1L67);


--GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]
--operation mode is normal

GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out = !GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] & (GF1L66);
GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] = DFFE(GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]_lut_out, clk, K1_data_out, , GF1L68);


--GF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|Equal~7
--operation mode is normal

GF1L1 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] $ !GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0];


--GF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_becoming_empty~19
--operation mode is normal

GF1L6 = !W1L19 & !GF1L1 & (GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] $ GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1]);


--GF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read~30
--operation mode is normal

GF1L5 = !BF1L20 & (W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18);


--GF1L59 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|ic_read~245
--operation mode is normal

GF1L59 = !GF1L5 & (GF1L58 # BF1L20 & GF1L6);


--GF1_dont_forget_to_reset_ic_read is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|dont_forget_to_reset_ic_read
--operation mode is normal

GF1_dont_forget_to_reset_ic_read_lut_out = W1L23 # GF1_dont_forget_to_reset_ic_read & !GF1L5 # !GF1_dont_forget_to_reset_ic_read & (!GF1_internal_fifo_empty);
GF1_dont_forget_to_reset_ic_read = DFFE(GF1_dont_forget_to_reset_ic_read_lut_out, clk, K1_data_out, , );


--GF1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|reset_ic_read~1
--operation mode is normal

GF1L62 = GF1_internal_fifo_empty & (!GF1_dont_forget_to_reset_ic_read);


--FF11_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_10|combout
--operation mode is normal

FF11_combout = WE1_do_jump & HG1L11 # !WE1_do_jump & (EF1L1);

--FF11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_10|regout
--operation mode is normal

FF11_regout = DFFE(FF11_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[10]~1691
--operation mode is normal

EF1L36 = DF1L4 & !FF11_regout # !DF1L4 & (!FF11_combout);


--DF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc_clken~47
--operation mode is normal

DF1L31 = W1L23 & (GF1_ic_read # !GF1L66);


--DF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|next_pc~0
--operation mode is normal

DF1L2 = DF1_remember_to_flush & !DF1_waiting_for_delay_slot # !DF1L4;


--FF12_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_11|combout
--operation mode is normal

FF12_combout = WE1_do_jump & HG1L12 # !WE1_do_jump & (EF1L3);

--FF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_11|regout
--operation mode is normal

FF12_regout = DFFE(FF12_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[11]~1692
--operation mode is normal

EF1L37 = DF1L4 & FF12_regout # !DF1L4 & (FF12_combout);


--FF13_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_12|combout
--operation mode is normal

FF13_combout = WE1_do_jump & HG1L13 # !WE1_do_jump & (EF1L5);

--FF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_12|regout
--operation mode is normal

FF13_regout = DFFE(FF13_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[12]~1693
--operation mode is normal

EF1L38 = DF1L4 & FF13_regout # !DF1L4 & (FF13_combout);


--Y1L49 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner~0
--operation mode is normal

Y1L49 = Y1L110 & (!Y1L52);


--Y1L106 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1~65
--operation mode is normal

Y1L106 = Y1L53 & (Y1L49 # Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 & !Y1L50) # !Y1L53 & (Y1_last_cycle_ad_nios_data_master_granted_slave_ad_ram_s1 & !Y1L50);


--Y1_ad_ram_s1_saved_chosen_master_vector[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[2]
--operation mode is normal

Y1_ad_ram_s1_saved_chosen_master_vector[2]_lut_out = Y1L2 & (Y1L79 # Y1L81);
Y1_ad_ram_s1_saved_chosen_master_vector[2] = DFFE(Y1_ad_ram_s1_saved_chosen_master_vector[2]_lut_out, clk, K1_data_out, , Y1L49);


--ME15_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME15_q[11]_data_in = SJ1_alu_result[11];
ME15_q[11]_write_enable = RH1L6;
ME15_q[11]_clock_0 = clk;
ME15_q[11]_clock_1 = clk;
ME15_q[11]_clock_enable_1 = JH1L8;
ME15_q[11]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[11]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[11] = MEMORY_SEGMENT(ME15_q[11]_data_in, ME15_q[11]_write_enable, ME15_q[11]_clock_0, ME15_q[11]_clock_1, , , , ME15_q[11]_clock_enable_1, VCC, ME15_q[11]_write_address, ME15_q[11]_read_address);


--ME15_q[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME15_q[8]_data_in = SJ1_alu_result[8];
ME15_q[8]_write_enable = RH1L6;
ME15_q[8]_clock_0 = clk;
ME15_q[8]_clock_1 = clk;
ME15_q[8]_clock_enable_1 = JH1L8;
ME15_q[8]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[8]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[8] = MEMORY_SEGMENT(ME15_q[8]_data_in, ME15_q[8]_write_enable, ME15_q[8]_clock_0, ME15_q[8]_clock_1, , , , ME15_q[8]_clock_enable_1, VCC, ME15_q[8]_write_address, ME15_q[8]_read_address);


--ME15_q[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME15_q[9]_data_in = SJ1_alu_result[9];
ME15_q[9]_write_enable = RH1L6;
ME15_q[9]_clock_0 = clk;
ME15_q[9]_clock_1 = clk;
ME15_q[9]_clock_enable_1 = JH1L8;
ME15_q[9]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[9]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[9] = MEMORY_SEGMENT(ME15_q[9]_data_in, ME15_q[9]_write_enable, ME15_q[9]_clock_0, ME15_q[9]_clock_1, , , , ME15_q[9]_clock_enable_1, VCC, ME15_q[9]_write_address, ME15_q[9]_read_address);


--DJ1_shiftresult[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[2]
--operation mode is normal

DJ1_shiftresult[2]_lut_out = !DJ1L8;
DJ1_shiftresult[2] = DFFE(DJ1_shiftresult[2]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[3]
--operation mode is normal

DJ1_shiftresult[3]_lut_out = !DJ1L11;
DJ1_shiftresult[3] = DFFE(DJ1_shiftresult[3]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3597
--operation mode is normal

KJ1L47 = DJ1_sel_rot1 & DJ1_shiftresult[2] # !DJ1_sel_rot1 & (DJ1_shiftresult[3]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[3]
--operation mode is normal

KJ1_true_regA[3] = KJ1L47 & (YJ1_do_fwd_a_alu & SJ1_alu_result[3] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[3]));


--DJ1_shiftresult[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[10]
--operation mode is normal

DJ1_shiftresult[10]_lut_out = !DJ1L32;
DJ1_shiftresult[10] = DFFE(DJ1_shiftresult[10]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[11]
--operation mode is normal

DJ1_shiftresult[11]_lut_out = !DJ1L35;
DJ1_shiftresult[11] = DFFE(DJ1_shiftresult[11]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3598
--operation mode is normal

KJ1L48 = DJ1_sel_rot1 & DJ1_shiftresult[10] # !DJ1_sel_rot1 & (DJ1_shiftresult[11]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[11]
--operation mode is normal

KJ1_true_regA[11] = KJ1L48 & (YJ1_do_fwd_a_alu & SJ1_alu_result[11] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[11]));


--QJ7L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F6|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ7L3 = (EJ1L9 & KJ1_true_regA[19] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[27] # !EJ1_rota0[3])) & CASCADE(QJ8_cascout);

--QJ7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F6|cascout
--operation mode is normal

QJ7_cascout = (EJ1L9 & KJ1_true_regA[19] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[27] # !EJ1_rota0[3])) & CASCADE(QJ8_cascout);


--TH1_next_instruction_address[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[3]
--operation mode is counter

TH1_next_instruction_address[3]_lut_out = TH1_next_instruction_address[3] $ (TH1L42);
TH1_next_instruction_address[3]_sload_eqn = (TH1L81 & WH1L47) # (!TH1L81 & TH1_next_instruction_address[3]_lut_out);
TH1_next_instruction_address[3] = DFFE(TH1_next_instruction_address[3]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[3]~158
--operation mode is counter

TH1L44 = CARRY(!TH1L42 # !TH1_next_instruction_address[3]);


--KJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3599
--operation mode is normal

KJ1L49 = DJ1_sel_rot1 & DJ1_shiftresult[31] # !DJ1_sel_rot1 & (DJ1_shiftresult[0]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[0]
--operation mode is normal

KJ1_true_regA[0] = KJ1L49 & (YJ1_do_fwd_a_alu & SJ1_alu_result[0] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[0]));


--KJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3600
--operation mode is normal

KJ1L50 = DJ1_sel_rot1 & DJ1_shiftresult[7] # !DJ1_sel_rot1 & (DJ1_shiftresult[8]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[8]
--operation mode is normal

KJ1_true_regA[8] = KJ1L50 & (YJ1_do_fwd_a_alu & SJ1_alu_result[8] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[8]));


--QJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F0|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ1L3 = (EJ1L9 & KJ1_true_regA[16] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[24] # !EJ1_rota0[3])) & CASCADE(QJ2_cascout);

--QJ1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F0|cascout
--operation mode is normal

QJ1_cascout = (EJ1L9 & KJ1_true_regA[16] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[24] # !EJ1_rota0[3])) & CASCADE(QJ2_cascout);


--LH1_p3_force_carryin is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_force_carryin
--operation mode is normal

LH1_p3_force_carryin_lut_out = LH1L118 # LH1L119 & (DH1_instruction_2[12] $ DH1_instruction_2[11]);
LH1_p3_force_carryin = DFFE(LH1_p3_force_carryin_lut_out, clk, K1_data_out, , JH1L8);


--TH1_next_instruction_address[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[0]
--operation mode is counter

TH1_next_instruction_address[0]_lut_out = !TH1_next_instruction_address[0];
TH1_next_instruction_address[0]_sload_eqn = (TH1L81 & WH1L44) # (!TH1L81 & TH1_next_instruction_address[0]_lut_out);
TH1_next_instruction_address[0] = DFFE(TH1_next_instruction_address[0]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[0]~161
--operation mode is counter

TH1L38 = CARRY(TH1_next_instruction_address[0]);


--KJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3601
--operation mode is normal

KJ1L51 = DJ1_sel_rot1 & DJ1_shiftresult[1] # !DJ1_sel_rot1 & (DJ1_shiftresult[2]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[2]
--operation mode is normal

KJ1_true_regA[2] = KJ1L51 & (YJ1_do_fwd_a_alu & SJ1_alu_result[2] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[2]));


--KJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3602
--operation mode is normal

KJ1L52 = DJ1_sel_rot1 & DJ1_shiftresult[9] # !DJ1_sel_rot1 & (DJ1_shiftresult[10]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[10]
--operation mode is normal

KJ1_true_regA[10] = KJ1L52 & (YJ1_do_fwd_a_alu & SJ1_alu_result[10] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[10]));


--QJ5L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F4|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ5L3 = (EJ1L9 & KJ1_true_regA[18] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[26] # !EJ1_rota0[3])) & CASCADE(QJ6_cascout);

--QJ5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F4|cascout
--operation mode is normal

QJ5_cascout = (EJ1L9 & KJ1_true_regA[18] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[26] # !EJ1_rota0[3])) & CASCADE(QJ6_cascout);


--TH1_next_instruction_address[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[2]
--operation mode is counter

TH1_next_instruction_address[2]_lut_out = TH1_next_instruction_address[2] $ (!TH1L40);
TH1_next_instruction_address[2]_sload_eqn = (TH1L81 & WH1L46) # (!TH1L81 & TH1_next_instruction_address[2]_lut_out);
TH1_next_instruction_address[2] = DFFE(TH1_next_instruction_address[2]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[2]~164
--operation mode is counter

TH1L42 = CARRY(TH1_next_instruction_address[2] & (!TH1L40));


--FB1_shift_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[12]
--operation mode is normal

FB1_shift_reg[12]_lut_out = FB1L176 & FB1_shift_reg[11] # !FB1L176 & (FB1L179);
FB1_shift_reg[12] = DFFE(FB1_shift_reg[12]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[13]
--operation mode is normal

FB1_tx_holding_reg[13]_lut_out = HG1_op_a[13];
FB1_tx_holding_reg[13] = DFFE(FB1_tx_holding_reg[13]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L178 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3989
--operation mode is normal

FB1L178 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[13] # !FB1_transmitting & (FB1_tx_holding_reg[13])) # !FB1_tx_holding_primed & FB1_shift_reg[13];


--HG1_op_a[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[14]
--operation mode is normal

HG1_op_a[14]_lut_out = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[14] # !UE1_a_matches_dest2 & (ME3_q[14]));
HG1_op_a[14] = DFFE(HG1_op_a[14]_lut_out, clk, K1_data_out, , TE1L6);


--ZF16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC15|regout
--operation mode is normal

ZF16_regout_lut_out = (NF1_rota1[0] & TF1L16 & (!NF1L7) # !NF1_rota1[0] & (TF1L32 # !NF1L7)) & CASCADE(YF16_cascout);
ZF16_regout = DFFE(ZF16_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_15|regout
--operation mode is counter

VF16_regout_lut_out = TF1L32 $ UF1_true_regB[15] $ !VF15_cout;
VF16_regout_sload_eqn = (SF1L3 & UF1_true_regB[15]) # (!SF1L3 & VF16_regout_lut_out);
VF16_regout_reg_input = VF16_regout_sload_eqn & !RE1L4;
VF16_regout = DFFE(VF16_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF16_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_15|cout
--operation mode is counter

VF16_cout = CARRY(TF1L32 & (UF1_true_regB[15] # !VF15_cout) # !TF1L32 & UF1_true_regB[15] & !VF15_cout);


--AG1_alu_result[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[15]
--operation mode is normal

AG1_alu_result[15] = ZF16_regout $ VF16_regout;


--ME3_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME3_q[15]_data_in = AG1_alu_result[15];
ME3_q[15]_write_enable = ZE1L1;
ME3_q[15]_clock_0 = clk;
ME3_q[15]_clock_1 = clk;
ME3_q[15]_clock_enable_1 = TE1L6;
ME3_q[15]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[15]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[15] = MEMORY_SEGMENT(ME3_q[15]_data_in, ME3_q[15]_write_enable, ME3_q[15]_clock_0, ME3_q[15]_clock_1, , , , ME3_q[15]_clock_enable_1, VCC, ME3_q[15]_write_address, ME3_q[15]_read_address);


--ME4_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME4_q[1]_data_in = AG1_alu_result[1];
ME4_q[1]_write_enable = ZE1L1;
ME4_q[1]_clock_0 = clk;
ME4_q[1]_clock_1 = clk;
ME4_q[1]_clock_enable_1 = TE1L6;
ME4_q[1]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[1]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[1] = MEMORY_SEGMENT(ME4_q[1]_data_in, ME4_q[1]_write_enable, ME4_q[1]_clock_0, ME4_q[1]_clock_1, , , , ME4_q[1]_clock_enable_1, VCC, ME4_q[1]_write_address, ME4_q[1]_read_address);


--SE1_op_b_from_reg_really is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_b_from_reg_really
--operation mode is normal

SE1_op_b_from_reg_really_lut_out = !SE1L76 & (ME5_q[15] # VE1_p1_op_b_from_reg_or_const & !SE1_last_instruction_was_prefix);
SE1_op_b_from_reg_really = DFFE(SE1_op_b_from_reg_really_lut_out, clk, K1_data_out, , TE1L6);


--UE1_b_matches_dest2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|b_matches_dest2
--operation mode is normal

UE1_b_matches_dest2_lut_out = UE1L20;
UE1_b_matches_dest2 = DFFE(UE1_b_matches_dest2_lut_out, clk, K1_data_out, , TE1L6);


--JG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_raw_reg_b~0
--operation mode is normal

JG1L4 = SE1_op_b_from_reg_really & (!UE1_b_matches_dest2);


--JG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_alu_result~0
--operation mode is normal

JG1L1 = UE1_b_matches_dest2 & SE1_op_b_from_reg_really;


--NE1_instruction_1[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[5]
--operation mode is normal

NE1_instruction_1[5]_lut_out = BF1_d1_instruction_fifo_out[5];
NE1_instruction_1[5] = DFFE(NE1_instruction_1[5]_lut_out, clk, K1_data_out, , CF1L1);


--VE1_p1_do_stack_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_stack_offset
--operation mode is normal

VE1_p1_do_stack_offset_lut_out = BF1_d1_instruction_fifo_out[15] & BF1_d1_instruction_fifo_out[14];
VE1_p1_do_stack_offset = DFFE(VE1_p1_do_stack_offset_lut_out, clk, K1_data_out, , CF1L1);


--VE1_p1_op_b_from_reg_or_const is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_b_from_reg_or_const
--operation mode is normal

VE1_p1_op_b_from_reg_or_const_lut_out = VE1L97 & (!BF1_d1_instruction_fifo_out[15]);
VE1_p1_op_b_from_reg_or_const = DFFE(VE1_p1_op_b_from_reg_or_const_lut_out, clk, K1_data_out, , CF1L1);


--ME5_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME5_q[11]_data_in = ~GND;
ME5_q[11]_clock_1 = clk;
ME5_q[11]_clock_enable_1 = CF1L1;
ME5_q[11]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[11]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[11] = MEMORY_SEGMENT(ME5_q[11]_data_in, GND, GND, ME5_q[11]_clock_1, , , , ME5_q[11]_clock_enable_1, VCC, ME5_q[11]_write_address, ME5_q[11]_read_address);


--SE1_op_uses_Ki5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_uses_Ki5
--operation mode is normal

SE1_op_uses_Ki5 = VE1_p1_op_b_from_reg_or_const # ME5_q[11];


--VE1_p1_do_iEXT8s is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iEXT8s
--operation mode is normal

VE1_p1_do_iEXT8s_lut_out = YE1L7 & VE1L85 & (!BF1_d1_instruction_fifo_out[9]);
VE1_p1_do_iEXT8s = DFFE(VE1_p1_do_iEXT8s_lut_out, clk, K1_data_out, , CF1L1);


--SE1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1276
--operation mode is normal

SE1L36 = NE1_instruction_1[5] & (VE1_p1_do_stack_offset # SE1_op_uses_Ki5 & !VE1_p1_do_iEXT8s);


--VE1_p1_op_b_from_2Ei5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_b_from_2Ei5
--operation mode is normal

VE1_p1_op_b_from_2Ei5_lut_out = BF1_d1_instruction_fifo_out[11] & (VE1L83 & !BF1_d1_instruction_fifo_out[13]) # !BF1_d1_instruction_fifo_out[11] & VE1L81;
VE1_p1_op_b_from_2Ei5 = DFFE(VE1_p1_op_b_from_2Ei5_lut_out, clk, K1_data_out, , CF1L1);


--VE1_p1_do_normal_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_normal_offset
--operation mode is normal

VE1_p1_do_normal_offset_lut_out = BF1_d1_instruction_fifo_out[11] & VE1L81 # !YE1L20;
VE1_p1_do_normal_offset = DFFE(VE1_p1_do_normal_offset_lut_out, clk, K1_data_out, , CF1L1);


--SE1_K[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[0]
--operation mode is normal

SE1_K[0]_lut_out = NE1_instruction_1[0] & VE1_p1_op_is_PFX;
SE1_K[0] = DFFE(SE1_K[0]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--NE1_instruction_1[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[7]
--operation mode is normal

NE1_instruction_1[7]_lut_out = BF1_d1_instruction_fifo_out[7];
NE1_instruction_1[7] = DFFE(NE1_instruction_1[7]_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[8]
--operation mode is normal

NE1_instruction_1[8]_lut_out = BF1_d1_instruction_fifo_out[8];
NE1_instruction_1[8] = DFFE(NE1_instruction_1[8]_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[6]
--operation mode is normal

NE1_instruction_1[6]_lut_out = BF1_d1_instruction_fifo_out[6];
NE1_instruction_1[6] = DFFE(NE1_instruction_1[6]_lut_out, clk, K1_data_out, , CF1L1);


--CG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1217
--operation mode is normal

CG1L1 = !NE1_instruction_1[5] & !NE1_instruction_1[7] & !NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1277
--operation mode is normal

SE1L37 = VE1_p1_op_b_from_2Ei5 & (CG1L1 # VE1_p1_do_normal_offset & SE1_K[0]) # !VE1_p1_op_b_from_2Ei5 & VE1_p1_do_normal_offset & SE1_K[0];


--SE1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[0]~1278
--operation mode is normal

SE1L38 = SE1L37 # SE1_op_uses_Ki5 & VE1_p1_do_iEXT8s & NE1_instruction_1[6];


--VE1_p1_do_narrow_stack_offset is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_narrow_stack_offset
--operation mode is normal

VE1_p1_do_narrow_stack_offset_lut_out = VE1L83 & BF1_d1_instruction_fifo_out[13] & (!BF1_d1_instruction_fifo_out[11]);
VE1_p1_do_narrow_stack_offset = DFFE(VE1_p1_do_narrow_stack_offset_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[1]
--operation mode is normal

NE1_instruction_1[1]_lut_out = BF1_instruction[1];
NE1_instruction_1[1] = DFFE(NE1_instruction_1[1]_lut_out, clk, K1_data_out, , CF1L1);


--ME4_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME4_q[2]_data_in = AG1_alu_result[2];
ME4_q[2]_write_enable = ZE1L1;
ME4_q[2]_clock_0 = clk;
ME4_q[2]_clock_1 = clk;
ME4_q[2]_clock_enable_1 = TE1L6;
ME4_q[2]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[2]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[2] = MEMORY_SEGMENT(ME4_q[2]_data_in, ME4_q[2]_write_enable, ME4_q[2]_clock_0, ME4_q[2]_clock_1, , , , ME4_q[2]_clock_enable_1, VCC, ME4_q[2]_write_address, ME4_q[2]_read_address);


--ME4_q[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME4_q[3]_data_in = AG1_alu_result[3];
ME4_q[3]_write_enable = ZE1L1;
ME4_q[3]_clock_0 = clk;
ME4_q[3]_clock_1 = clk;
ME4_q[3]_clock_enable_1 = TE1L6;
ME4_q[3]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[3]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[3] = MEMORY_SEGMENT(ME4_q[3]_data_in, ME4_q[3]_write_enable, ME4_q[3]_clock_0, ME4_q[3]_clock_1, , , , ME4_q[3]_clock_enable_1, VCC, ME4_q[3]_write_address, ME4_q[3]_read_address);


--MF1_shiftresult[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[1]
--operation mode is normal

MF1_shiftresult[1]_lut_out = !MF1L5;
MF1_shiftresult[1] = DFFE(MF1_shiftresult[1]_lut_out, clk, K1_data_out, , TE1L6);


--MF1_shiftresult[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[2]
--operation mode is normal

MF1_shiftresult[2]_lut_out = !MF1L8;
MF1_shiftresult[2] = DFFE(MF1_shiftresult[2]_lut_out, clk, K1_data_out, , TE1L6);


--MF1_sel_rot1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|sel_rot1
--operation mode is normal

MF1_sel_rot1_lut_out = XE1_shiftValue[0];
MF1_sel_rot1 = DFFE(MF1_sel_rot1_lut_out, clk, K1_data_out, , MF1_pipe_state_we);


--MF1_shift_cycle_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shift_cycle_2
--operation mode is normal

MF1_shift_cycle_2_lut_out = VE1_p3_is_right_shift # VE1_p3_is_left_shift;
MF1_shift_cycle_2 = DFFE(MF1_shift_cycle_2_lut_out, clk, K1_data_out, , MF1_pipe_state_we);


--TF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[2]~2552
--operation mode is normal

TF1L5 = MF1_sel_rot1 & MF1_shiftresult[1] # !MF1_sel_rot1 & (MF1_shiftresult[2]) # !MF1_shift_cycle_2;


--GG1_do_fwd_a_alu is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_data_forwarding_logic:the_ad_nios_data_forwarding_logic|do_fwd_a_alu
--operation mode is normal

GG1_do_fwd_a_alu_lut_out = SE1_do_override_op_b # UE1_a_matches_dest1 & (!VE1_op_subroutine_delayed_for_force_carryin_2);
GG1_do_fwd_a_alu = DFFE(GG1_do_fwd_a_alu_lut_out, clk, K1_data_out, , TE1L6);


--TF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[2]~2553
--operation mode is normal

TF1L6 = TF1L5 & (GG1_do_fwd_a_alu & AG1_alu_result[2] # !GG1_do_fwd_a_alu & (HG1_op_a[2]));


--MF1_shiftresult[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[9]
--operation mode is normal

MF1_shiftresult[9]_lut_out = !MF1L29;
MF1_shiftresult[9] = DFFE(MF1_shiftresult[9]_lut_out, clk, K1_data_out, , TE1L6);


--MF1_shiftresult[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[10]
--operation mode is normal

MF1_shiftresult[10]_lut_out = !MF1L32;
MF1_shiftresult[10] = DFFE(MF1_shiftresult[10]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[10]~2554
--operation mode is normal

TF1L21 = MF1_sel_rot1 & MF1_shiftresult[9] # !MF1_sel_rot1 & (MF1_shiftresult[10]) # !MF1_shift_cycle_2;


--TF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[10]~2555
--operation mode is normal

TF1L22 = TF1L21 & (GG1_do_fwd_a_alu & AG1_alu_result[10] # !GG1_do_fwd_a_alu & (HG1_op_a[10]));


--XE1_byterot_sel_lo16[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byterot_sel_lo16[1]
--operation mode is normal

XE1_byterot_sel_lo16[1]_lut_out = VE1_p2_byterot_F_control # VE1_p2_do_iSWAP # SE1_do_override_op_b & RF1L3;
XE1_byterot_sel_lo16[1] = DFFE(XE1_byterot_sel_lo16[1]_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_sel_dynamic_ext is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_dynamic_ext
--operation mode is normal

VE1_p3_sel_dynamic_ext_lut_out = !VE1L104;
VE1_p3_sel_dynamic_ext = DFFE(VE1_p3_sel_dynamic_ext_lut_out, clk, K1_data_out, , TE1L6);


--LG1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC|combout
--operation mode is normal

LG1_combout = (JG1_sel_override_lo & QF1L1 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[0] # !JG1L2)) & CASCADE(KG1_cascout);

--LG1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC|regout
--operation mode is normal

LG1_regout = DFFE(LG1_combout, clk, K1_data_out, , TE1L6);


--NF1_rota1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|rota1[0]
--operation mode is normal

NF1_rota1[0] = XE1_byterot_sel_lo16[1] # VE1_p3_sel_dynamic_ext & (!LG1_regout);


--MF1_shiftresult[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[14]
--operation mode is normal

MF1_shiftresult[14]_lut_out = !MF1L44;
MF1_shiftresult[14] = DFFE(MF1_shiftresult[14]_lut_out, clk, K1_data_out, , TE1L6);


--MF1_shiftresult[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[15]
--operation mode is normal

MF1_shiftresult[15]_lut_out = !MF1L47;
MF1_shiftresult[15] = DFFE(MF1_shiftresult[15]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[15]~2556
--operation mode is normal

TF1L31 = MF1_sel_rot1 & MF1_shiftresult[14] # !MF1_sel_rot1 & (MF1_shiftresult[15]) # !MF1_shift_cycle_2;


--TF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[15]~2557
--operation mode is normal

TF1L32 = TF1L31 & (GG1_do_fwd_a_alu & AG1_alu_result[15] # !GG1_do_fwd_a_alu & (HG1_op_a[15]));


--VE1_p3_do_iABS is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iABS
--operation mode is normal

VE1_p3_do_iABS_lut_out = VE1L69 & VE1L70 & !NE1_instruction_2[5] & !NE1_instruction_2[8];
VE1_p3_do_iABS = DFFE(VE1_p3_do_iABS_lut_out, clk, K1_data_out, , TE1L6);


--XE1_byterot_sel_lo16[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byterot_sel_lo16[0]
--operation mode is normal

XE1_byterot_sel_lo16[0]_lut_out = VE1_p2_byterot_F_control # VE1_p2_do_byterot_1 # SE1_do_override_op_b & !RF1L3;
XE1_byterot_sel_lo16[0] = DFFE(XE1_byterot_sel_lo16[0]_lut_out, clk, K1_data_out, , TE1L6);


--NF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_0~41
--operation mode is normal

NF1L5 = !XE1_byterot_sel_lo16[0] & (TF1L32 # !VE1_p3_do_iABS);


--NF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_1~40
--operation mode is normal

NF1L7 = VE1_p3_sel_dynamic_ext & LG1_regout # !NF1L5;


--YF11L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F10|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF11L3 = (LF1_sel_notb & !UF1_true_regB[10] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L43 # !VE1_p3_sel_memword)) & CASCADE(XF11_cascout);

--YF11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F10|cascout
--operation mode is normal

YF11_cascout = (LF1_sel_notb & !UF1_true_regB[10] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L43 # !VE1_p3_sel_memword)) & CASCADE(XF11_cascout);


--XE1_byte_complement[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_complement[1]
--operation mode is normal

XE1_byte_complement[1]_lut_out = VE1_p2_is_eightie # VE1_p2_do_inv_all_b # SE1_do_override_op_b & QF1L3;
XE1_byte_complement[1] = DFFE(XE1_byte_complement[1]_lut_out, clk, K1_data_out, , TE1L6);


--XE1_byte_zero[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_zero[1]
--operation mode is normal

XE1_byte_zero[1]_lut_out = VE1_p2_zero_all_b_control # SE1_do_override_op_b & (!RF1L3);
XE1_byte_zero[1] = DFFE(XE1_byte_zero[1]_lut_out, clk, K1_data_out, , TE1L6);


--LG11_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC10|regout
--operation mode is normal

LG11_regout_lut_out = (JG1_sel_override_lo & QF1L5 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[10] # !JG1L2)) & CASCADE(KG11_cascout);
LG11_regout = DFFE(LG11_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[10]
--operation mode is normal

UF1_true_regB[10] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG11_regout));


--VF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_9|regout
--operation mode is counter

VF10_regout_lut_out = TF1L20 $ UF1_true_regB[9] $ !VF9_cout;
VF10_regout_sload_eqn = (SF1L3 & UF1_true_regB[9]) # (!SF1L3 & VF10_regout_lut_out);
VF10_regout_reg_input = VF10_regout_sload_eqn & !RE1L4;
VF10_regout = DFFE(VF10_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF10_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_9|cout
--operation mode is counter

VF10_cout = CARRY(TF1L20 & (UF1_true_regB[9] # !VF9_cout) # !TF1L20 & UF1_true_regB[9] & !VF9_cout);


--VE1_p3_sreset_add_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sreset_add_x
--operation mode is normal

VE1_p3_sreset_add_x_lut_out = VE1_p2_sreset_add_x;
VE1_p3_sreset_add_x = DFFE(VE1_p3_sreset_add_x_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_sreset_add_0 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sreset_add_0
--operation mode is normal

VE1_p3_sreset_add_0_lut_out = VE1L71 & (!NE1_instruction_2[14] & !NE1_instruction_2[12]);
VE1_p3_sreset_add_0 = DFFE(VE1_p3_sreset_add_0_lut_out, clk, K1_data_out, , TE1L6);


--NE1_subinstruction_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_3[1]
--operation mode is normal

NE1_subinstruction_3[1]_lut_out = NE1_subinstruction_2[1];
NE1_subinstruction_3[1] = DFFE(NE1_subinstruction_3[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_subinstruction_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_3[0]
--operation mode is normal

NE1_subinstruction_3[0]_lut_out = NE1_subinstruction_2[0];
NE1_subinstruction_3[0] = DFFE(NE1_subinstruction_3[0]_lut_out, clk, K1_data_out, , TE1L6);


--RE1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~158
--operation mode is normal

RE1L2 = VE1_p3_sreset_add_x # VE1_p3_sreset_add_0 & (NE1_subinstruction_3[1] # NE1_subinstruction_3[0]);


--VE1_p3_do_iSEXT8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSEXT8
--operation mode is normal

VE1_p3_do_iSEXT8_lut_out = NE1_instruction_2[5] & VE1L69 & VE1L70 & !NE1_instruction_2[8];
VE1_p3_do_iSEXT8 = DFFE(VE1_p3_do_iSEXT8_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_do_iASRx_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iASRx_1
--operation mode is normal

VE1_p3_do_iASRx_1_lut_out = VE1L71 & !NE1_instruction_2[14] & !NE1_instruction_2[12] & !NE1_subinstruction_2[0];
VE1_p3_do_iASRx_1 = DFFE(VE1_p3_do_iASRx_1_lut_out, clk, K1_data_out, , TE1L6);


--MF1_shiftresult[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[6]
--operation mode is normal

MF1_shiftresult[6]_lut_out = !MF1L20;
MF1_shiftresult[6] = DFFE(MF1_shiftresult[6]_lut_out, clk, K1_data_out, , TE1L6);


--MF1_shiftresult[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[7]
--operation mode is normal

MF1_shiftresult[7]_lut_out = !MF1L23;
MF1_shiftresult[7] = DFFE(MF1_shiftresult[7]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[7]~2558
--operation mode is normal

TF1L15 = MF1_sel_rot1 & MF1_shiftresult[6] # !MF1_sel_rot1 & (MF1_shiftresult[7]) # !MF1_shift_cycle_2;


--ZF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC7|regout
--operation mode is normal

ZF8_regout_lut_out = (NF1L6 & TF1L16 & (!NF1_rota0[1]) # !NF1L6 & (TF1L32 # !NF1_rota0[1])) & CASCADE(YF8_cascout);
ZF8_regout = DFFE(ZF8_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_7|regout
--operation mode is counter

VF8_regout_lut_out = TF1L16 $ UF1_true_regB[7] $ !VF7_cout;
VF8_regout_sload_eqn = (SF1L3 & UF1_true_regB[7]) # (!SF1L3 & VF8_regout_lut_out);
VF8_regout_reg_input = VF8_regout_sload_eqn & !RE1L4;
VF8_regout = DFFE(VF8_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF8_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_7|cout
--operation mode is counter

VF8_cout = CARRY(TF1L16 & (UF1_true_regB[7] # !VF7_cout) # !TF1L16 & UF1_true_regB[7] & !VF7_cout);


--TF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA~7
--operation mode is normal

TF1L33 = ZF8_regout $ VF8_regout;


--HG1_op_a[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[7]
--operation mode is normal

HG1_op_a[7]_lut_out = HG1L38 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[7];
HG1_op_a[7] = DFFE(HG1_op_a[7]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[7]~2559
--operation mode is normal

TF1L16 = TF1L15 & (GG1_do_fwd_a_alu & TF1L33 # !GG1_do_fwd_a_alu & (HG1_op_a[7]));


--RE1_p_true_regA_msb is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|p_true_regA_msb
--operation mode is normal

RE1_p_true_regA_msb_lut_out = TF1L31 & (GG1_do_fwd_a_alu & AG1_alu_result[15] # !GG1_do_fwd_a_alu & (HG1_op_a[15]));
RE1_p_true_regA_msb = DFFE(RE1_p_true_regA_msb_lut_out, clk, K1_data_out, , TE1L6);


--RE1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~159
--operation mode is normal

RE1L3 = VE1_p3_do_iSEXT8 & (VE1_p3_do_iASRx_1 & !RE1_p_true_regA_msb # !TF1L16) # !VE1_p3_do_iSEXT8 & VE1_p3_do_iASRx_1 & (!RE1_p_true_regA_msb);


--RE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|computed_sreset_add~160
--operation mode is normal

RE1L4 = RE1L2 # RE1L3 # VE1_p3_do_iABS & !TF1L32;


--VE1_p3_sload_add_with_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sload_add_with_b_control
--operation mode is normal

VE1_p3_sload_add_with_b_control_lut_out = VE1_p2_sload_add_with_b_control;
VE1_p3_sload_add_with_b_control = DFFE(VE1_p3_sload_add_with_b_control_lut_out, clk, K1_data_out, , TE1L6);


--SF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|sload_add_with_b~0
--operation mode is normal

SF1L3 = VE1_p3_do_iASRx_1 # VE1_p3_sload_add_with_b_control;


--NE1_is_cancelled_4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_4
--operation mode is normal

NE1_is_cancelled_4_lut_out = NE1_is_cancelled_3;
NE1_is_cancelled_4 = DFFE(NE1_is_cancelled_4_lut_out, clk, K1_data_out, , TE1L6);


--NE1_is_neutrino_4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_4
--operation mode is normal

NE1_is_neutrino_4_lut_out = NE1_is_neutrino_3;
NE1_is_neutrino_4 = DFFE(NE1_is_neutrino_4_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p4_non_write_op is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p4_non_write_op
--operation mode is normal

VE1_p4_non_write_op_lut_out = VE1_reg_not_modified_delayed_for_non_write_op_3;
VE1_p4_non_write_op = DFFE(VE1_p4_non_write_op_lut_out, clk, K1_data_out, , TE1L6);


--ZE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|reg_write_enable~15
--operation mode is normal

ZE1L1 = !NE1_is_cancelled_4 & !NE1_is_neutrino_4 & !VE1_p4_non_write_op;


--NE1_dest_local_4[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[0]
--operation mode is normal

NE1_dest_local_4[0]_lut_out = NE1_dest_local_3[0];
NE1_dest_local_4[0] = DFFE(NE1_dest_local_4[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_4[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[1]
--operation mode is normal

NE1_dest_local_4[1]_lut_out = NE1_dest_local_3[1];
NE1_dest_local_4[1] = DFFE(NE1_dest_local_4[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_4[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[2]
--operation mode is normal

NE1_dest_local_4[2]_lut_out = NE1_dest_local_3[2];
NE1_dest_local_4[2] = DFFE(NE1_dest_local_4[2]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_4[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[3]
--operation mode is normal

NE1_dest_local_4[3]_lut_out = NE1_dest_local_3[3];
NE1_dest_local_4[3] = DFFE(NE1_dest_local_4[3]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_cwp_4[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[0]
--operation mode is normal

NE1_dest_cwp_4[0]_lut_out = NE1_dest_cwp_3[0];
NE1_dest_cwp_4[0] = DFFE(NE1_dest_cwp_4[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_4[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_4[4]
--operation mode is normal

NE1_dest_local_4[4]_lut_out = NE1_dest_local_3[4];
NE1_dest_local_4[4] = DFFE(NE1_dest_local_4[4]_lut_out, clk, K1_data_out, , TE1L6);


--PG3L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[4]~108
--operation mode is normal

PG3L2 = NE1_dest_cwp_4[0] & !NE1_dest_local_4[4] & (NE1_dest_local_4[3]) # !NE1_dest_cwp_4[0] & NE1_dest_local_4[4];


--NE1_dest_cwp_4[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[1]
--operation mode is normal

NE1_dest_cwp_4[1]_lut_out = NE1_dest_cwp_3[1];
NE1_dest_cwp_4[1] = DFFE(NE1_dest_cwp_4[1]_lut_out, clk, K1_data_out, , TE1L6);


--PG3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[5]~109
--operation mode is normal

PG3L3 = NE1_dest_local_4[4] & (NE1_dest_cwp_4[1] $ NE1_dest_cwp_4[0]) # !NE1_dest_local_4[4] & NE1_dest_local_4[3] & NE1_dest_cwp_4[1];


--NE1_dest_cwp_4[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_4[2]
--operation mode is normal

NE1_dest_cwp_4[2]_lut_out = NE1_dest_cwp_3[2];
NE1_dest_cwp_4[2] = DFFE(NE1_dest_cwp_4[2]_lut_out, clk, K1_data_out, , TE1L6);


--PG3L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|add~116
--operation mode is normal

PG3L1 = NE1_dest_cwp_4[2] $ (NE1_dest_cwp_4[1] & NE1_dest_local_4[4] & NE1_dest_cwp_4[0]);


--PG3L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder2|adjusted_index[6]~110
--operation mode is normal

PG3L4 = PG3L1 & (NE1_dest_local_4[3] # NE1_dest_local_4[4]);


--YE1_a_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[0]
--operation mode is normal

YE1_a_local[0]_lut_out = YE1L20 & BF1_instruction[0] & !VE1L1 & !VE1L84;
YE1_a_local[0] = DFFE(YE1_a_local[0]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_a_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[1]
--operation mode is normal

YE1_a_local[1]_lut_out = VE1L1 # YE1L20 & BF1_instruction[1] & !VE1L84;
YE1_a_local[1] = DFFE(YE1_a_local[1]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_a_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[2]
--operation mode is normal

YE1_a_local[2]_lut_out = VE1L1 # YE1L20 & BF1_instruction[2] & !VE1L84;
YE1_a_local[2] = DFFE(YE1_a_local[2]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_a_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[3]
--operation mode is normal

YE1_a_local[3]_lut_out = VE1L1 # YE1L20 & BF1_instruction[3] & !VE1L84;
YE1_a_local[3] = DFFE(YE1_a_local[3]_lut_out, clk, K1_data_out, , CF1L1);


--PF1_CWP_out_pre_mask[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[0]
--operation mode is normal

PF1_CWP_out_pre_mask[0]_lut_out = !PF1L19;
PF1_CWP_out_pre_mask[0] = DFFE(PF1_CWP_out_pre_mask[0]_lut_out, clk, K1_data_out, , PF1L5);


--YE1_a_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|a_local[4]
--operation mode is normal

YE1_a_local[4]_lut_out = BF1_instruction[4] & YE1L20 & !VE1L1 & !VE1L84;
YE1_a_local[4] = DFFE(YE1_a_local[4]_lut_out, clk, K1_data_out, , CF1L1);


--PG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[4]~108
--operation mode is normal

PG1L2 = PF1_CWP_out_pre_mask[0] & !YE1_a_local[4] & (YE1_a_local[3]) # !PF1_CWP_out_pre_mask[0] & YE1_a_local[4];


--PF1_CWP_out_pre_mask[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[1]
--operation mode is normal

PF1_CWP_out_pre_mask[1]_lut_out = PF1L22;
PF1_CWP_out_pre_mask[1] = DFFE(PF1_CWP_out_pre_mask[1]_lut_out, clk, K1_data_out, , PF1L5);


--PG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[5]~109
--operation mode is normal

PG1L3 = YE1_a_local[4] & (PF1_CWP_out_pre_mask[0] $ !PF1_CWP_out_pre_mask[1]) # !YE1_a_local[4] & (!PF1_CWP_out_pre_mask[1] & YE1_a_local[3]);


--PF1_CWP_out_pre_mask[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_out_pre_mask[2]
--operation mode is normal

PF1_CWP_out_pre_mask[2]_lut_out = PF1L25;
PF1_CWP_out_pre_mask[2] = DFFE(PF1_CWP_out_pre_mask[2]_lut_out, clk, K1_data_out, , PF1L5);


--PG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|add~116
--operation mode is normal

PG1L1 = PF1_CWP_out_pre_mask[2] $ (PF1_CWP_out_pre_mask[1] # !PF1_CWP_out_pre_mask[0] # !YE1_a_local[4]);


--PG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder|adjusted_index[6]~110
--operation mode is normal

PG1L4 = PG1L1 & (YE1_a_local[4] # YE1_a_local[3]);


--VE1_op_subroutine_delayed_for_force_carryin_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_1
--operation mode is normal

VE1_op_subroutine_delayed_for_force_carryin_1_lut_out = BF1_d1_instruction_fifo_out[11] & (VE1L99 # BF1_d1_instruction_fifo_out[5] & VE1L98) # !BF1_d1_instruction_fifo_out[11] & BF1_d1_instruction_fifo_out[5] & VE1L98;
VE1_op_subroutine_delayed_for_force_carryin_1 = DFFE(VE1_op_subroutine_delayed_for_force_carryin_1_lut_out, clk, K1_data_out, , CF1L1);


--BF1_next_instruction_address[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[10]
--operation mode is counter

BF1_next_instruction_address[10]_lut_out = BF1_next_instruction_address[10] $ (!BF1L41);
BF1_next_instruction_address[10]_sload_eqn = (BF1L48 & EF1L36) # (!BF1L48 & BF1_next_instruction_address[10]_lut_out);
BF1_next_instruction_address[10] = DFFE(BF1_next_instruction_address[10]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[10]~92
--operation mode is counter

BF1L43 = CARRY(!BF1_next_instruction_address[10] & (!BF1L41));


--ME14_q[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[21]
ME14_q[21]_data_in = SJ1_alu_result[21];
ME14_q[21]_write_enable = RH1L6;
ME14_q[21]_clock_0 = clk;
ME14_q[21]_clock_1 = clk;
ME14_q[21]_clock_enable_1 = JH1L8;
ME14_q[21]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[21]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[21] = MEMORY_SEGMENT(ME14_q[21]_data_in, ME14_q[21]_write_enable, ME14_q[21]_clock_0, ME14_q[21]_clock_1, , , , ME14_q[21]_clock_enable_1, VCC, ME14_q[21]_write_address, ME14_q[21]_read_address);


--RJ22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC21|regout
--operation mode is normal

RJ22_regout_lut_out = (EJ1L16 & KJ1_true_regA[5] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[13] # !EJ1_rota2[1])) & CASCADE(QJ43_cascout);
RJ22_regout = DFFE(RJ22_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_21|regout
--operation mode is counter

MJ22_regout_lut_out = KJ1_true_regA[21] $ LJ1_true_regB[21] $ !MJ21_cout;
MJ22_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[21]) # (!JJ1L1 & MJ22_regout_lut_out);
MJ22_regout_reg_input = MJ22_regout_sload_eqn & !GH1L6;
MJ22_regout = DFFE(MJ22_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ22_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_21|cout
--operation mode is counter

MJ22_cout = CARRY(KJ1_true_regA[21] & (LJ1_true_regB[21] # !MJ21_cout) # !KJ1_true_regA[21] & LJ1_true_regB[21] & !MJ21_cout);


--ZJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[21]~814
--operation mode is normal

ZJ1L22 = KH1_a_matches_dest2 & (RJ22_regout $ MJ22_regout) # !KH1_a_matches_dest2 & ME14_q[21];


--WH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~309
--operation mode is normal

WH1L1 = TH1_next_instruction_address[21] $ DH1_instruction_1[10] $ WH1L43;


--LH1_p2_op_is_jump is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_jump
--operation mode is normal

LH1_p2_op_is_jump_lut_out = !LH1L132;
LH1_p2_op_is_jump = DFFE(LH1_p2_op_is_jump_lut_out, clk, K1_data_out, , JH1L8);


--NH1_do_jump is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_jump_unit:the_enet_nios_jump_unit|do_jump
--operation mode is normal

NH1_do_jump = LH1_p2_op_is_jump & !DH1_is_cancelled_2 & !DH1_is_neutrino_2 & JH1L8;


--XH21_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_20|combout
--operation mode is normal

XH21_combout = NH1_do_jump & ZJ1L21 # !NH1_do_jump & (WH1L42);

--XH21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|enet_nios_hidden_lcell_46FC:target_address_20|regout
--operation mode is normal

XH21_regout = DFFE(XH21_combout, clk, K1_data_out, , VH1_nonsequential_pc);


--WH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|target_address[20]~2882
--operation mode is normal

WH1L64 = VH1L4 & XH21_regout # !VH1L4 & (XH21_combout);


--YH1L128 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty~175
--operation mode is normal

YH1L128 = VH1L5 & (EC1L20 # YH1_internal_fifo_empty);


--VH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|remember_to_flush~38
--operation mode is normal

VH1L52 = VH1_remember_to_flush # VH1_nonsequential_pc & (!TH1_d1_instruction_fifo_read_data_bad # !EC1L73);


--AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]
--operation mode is normal

AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out = ZH1L1 & (ZH1L28 & (!AJ1L3) # !ZH1L28 & AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]) # !ZH1L1 & AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2];
AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] = DFFE(AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out, clk, K1_data_out, , AJ1L1);


--MH1_d2_irqnumber[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[5]
--operation mode is normal

MH1_d2_irqnumber[5]_lut_out = MH1_d1_irqnumber[5];
MH1_d2_irqnumber[5] = DFFE(MH1_d2_irqnumber[5]_lut_out, clk, K1_data_out, , );


--TH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[4]~321
--operation mode is normal

TH1L26 = TH1_dont_forget_to_force_trap & (!FJ1_trap_request_overflow & !FJ1_trap_request_underflow);


--TH1_d1_instruction_fifo_out[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[5]
--operation mode is normal

TH1_d1_instruction_fifo_out[5]_lut_out = !YH1L30;
TH1_d1_instruction_fifo_out[5] = DFFE(TH1_d1_instruction_fifo_out[5]_lut_out, clk, K1_data_out, , TH1L35);


--TH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[5]~322
--operation mode is normal

TH1L28 = MH1_d2_irqnumber[5] & (TH1L26 # TH1_d1_instruction_fifo_out[5] & !TH1_dont_forget_to_force_trap) # !MH1_d2_irqnumber[5] & (TH1_d1_instruction_fifo_out[5] & !TH1_dont_forget_to_force_trap);


--TH1_d1_instruction_fifo_out[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[6]
--operation mode is normal

TH1_d1_instruction_fifo_out[6]_lut_out = !YH1L34;
TH1_d1_instruction_fifo_out[6] = DFFE(TH1_d1_instruction_fifo_out[6]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[13]
--operation mode is normal

TH1_d1_instruction_fifo_out[13]_lut_out = !YH1L62;
TH1_d1_instruction_fifo_out[13] = DFFE(TH1_d1_instruction_fifo_out[13]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[14]
--operation mode is normal

TH1_d1_instruction_fifo_out[14]_lut_out = !YH1L66;
TH1_d1_instruction_fifo_out[14] = DFFE(TH1_d1_instruction_fifo_out[14]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[15]
--operation mode is normal

TH1_d1_instruction_fifo_out[15]_lut_out = !YH1L70;
TH1_d1_instruction_fifo_out[15] = DFFE(TH1_d1_instruction_fifo_out[15]_lut_out, clk, K1_data_out, , TH1L35);


--ZH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1689
--operation mode is normal

ZH1L20 = TH1_d1_instruction_fifo_out[13] & TH1_d1_instruction_fifo_out[14] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[15];


--TH1_d1_instruction_fifo_out[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[10]
--operation mode is normal

TH1_d1_instruction_fifo_out[10]_lut_out = !YH1L50;
TH1_d1_instruction_fifo_out[10] = DFFE(TH1_d1_instruction_fifo_out[10]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[12]
--operation mode is normal

TH1_d1_instruction_fifo_out[12]_lut_out = !YH1L58;
TH1_d1_instruction_fifo_out[12] = DFFE(TH1_d1_instruction_fifo_out[12]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[11]
--operation mode is normal

TH1_d1_instruction_fifo_out[11]_lut_out = !YH1L54;
TH1_d1_instruction_fifo_out[11] = DFFE(TH1_d1_instruction_fifo_out[11]_lut_out, clk, K1_data_out, , TH1L35);


--LH1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_cancel_branch_delay_slot~75
--operation mode is normal

LH1L89 = ZH1L20 & TH1_d1_instruction_fifo_out[10] & TH1_d1_instruction_fifo_out[12] & TH1_d1_instruction_fifo_out[11];


--TH1_d1_instruction_fifo_out[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[9]
--operation mode is normal

TH1_d1_instruction_fifo_out[9]_lut_out = !YH1L46;
TH1_d1_instruction_fifo_out[9] = DFFE(TH1_d1_instruction_fifo_out[9]_lut_out, clk, K1_data_out, , TH1L35);


--TH1_d1_instruction_fifo_out[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[8]
--operation mode is normal

TH1_d1_instruction_fifo_out[8]_lut_out = !YH1L42;
TH1_d1_instruction_fifo_out[8] = DFFE(TH1_d1_instruction_fifo_out[8]_lut_out, clk, K1_data_out, , TH1L35);


--LH1L135 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~65
--operation mode is normal

LH1L135 = LH1L89 & TH1_d1_instruction_fifo_out[9] & TH1_d1_instruction_fifo_out[8] & !TH1_dont_forget_to_force_trap;


--LH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~347
--operation mode is normal

LH1L2 = TH1L28 & TH1_d1_instruction_fifo_out[6] & !TH1_dont_forget_to_force_trap # !LH1L135;


--TH1_d1_instruction_fifo_out[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[7]
--operation mode is normal

TH1_d1_instruction_fifo_out[7]_lut_out = !YH1L38;
TH1_d1_instruction_fifo_out[7] = DFFE(TH1_d1_instruction_fifo_out[7]_lut_out, clk, K1_data_out, , TH1L35);


--TH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[7]~323
--operation mode is normal

TH1L30 = TH1_d1_instruction_fifo_out[7] & (!TH1_dont_forget_to_force_trap);


--TH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[6]~324
--operation mode is normal

TH1L29 = TH1_d1_instruction_fifo_out[6] & (!TH1_dont_forget_to_force_trap);


--LH1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~285
--operation mode is normal

LH1L84 = LH1L89 & TH1_d1_instruction_fifo_out[9] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[8];


--LH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~348
--operation mode is normal

LH1L3 = TH1L30 & (!LH1L84 # !TH1L29) # !TH1L30 & LH1L2;


--TH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[8]~325
--operation mode is normal

TH1L31 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[8];


--TH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[9]~326
--operation mode is normal

TH1L32 = TH1_d1_instruction_fifo_out[9] & (!TH1_dont_forget_to_force_trap);


--LH1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_cancel_branch_delay_slot~76
--operation mode is normal

LH1L90 = LH1L89 & TH1L31 & TH1L30 & !TH1L32;


--ZH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1690
--operation mode is normal

ZH1L12 = TH1_d1_instruction_fifo_out[13] & TH1_d1_instruction_fifo_out[14] & (!TH1_d1_instruction_fifo_out[15]);


--LH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~213
--operation mode is normal

LH1L80 = TH1_d1_instruction_fifo_out[12] & TH1_d1_instruction_fifo_out[11] & ZH1L12;


--LH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~214
--operation mode is normal

LH1L81 = TH1_dont_forget_to_force_trap # LH1L80 & !TH1_d1_instruction_fifo_out[10] & !TH1_d1_instruction_fifo_out[9];


--LH1_p_do_trap_offset is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_trap_offset
--operation mode is normal

LH1_p_do_trap_offset = LH1L81 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[8]);


--LH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~349
--operation mode is normal

LH1L4 = !LH1_p_do_trap_offset & (TH1L28 # !TH1L29 # !LH1L90);


--LH1L127 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_2Ei5~43
--operation mode is normal

LH1L127 = TH1_d1_instruction_fifo_out[14] & !TH1_d1_instruction_fifo_out[15] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[13];


--LH1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSKPx~39
--operation mode is normal

LH1L104 = LH1L127 & TH1_d1_instruction_fifo_out[12] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[11];


--LH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|must_run_to_completion~350
--operation mode is normal

LH1L5 = LH1L3 & LH1L4 & (!LH1L104);


--LH1_p_do_iRESTORE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iRESTORE
--operation mode is normal

LH1_p_do_iRESTORE = LH1L90 & TH1L28 & (TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[6]);


--AJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~130
--operation mode is normal

AJ1L8 = LH1_p_do_iRESTORE # LH1L81 & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[8];


--FJ1_trap_if_save is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save
--operation mode is normal

FJ1_trap_if_save_lut_out = FJ1L130 & (!FJ1L33 # !FJ1_IPRI_out_pre_mask[1]);
FJ1_trap_if_save = DFFE(FJ1_trap_if_save_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_trap_if_restore is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore
--operation mode is normal

FJ1_trap_if_restore_lut_out = FJ1L127 & (!FJ1_IPRI_out_pre_mask[1] & !FJ1_IPRI_out_pre_mask[0] # !FJ1L33);
FJ1_trap_if_restore = DFFE(FJ1_trap_if_restore_lut_out, clk, K1_data_out, , JH1L8);


--AJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~131
--operation mode is normal

AJ1L9 = AJ1L8 & (UH1_is_neutrino # FJ1_trap_if_save # FJ1_trap_if_restore);


--AJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|wait_once_after~132
--operation mode is normal

AJ1L10 = AJ1L9 # LH1L135 & TH1L29 & TH1L30;


--AJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[0]~395
--operation mode is normal

AJ1L2 = LH1L5 & !AJ1L10 # !TH1_d1_instruction_fifo_read_data_bad;


--ZH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|subcount_en~12
--operation mode is normal

ZH1L28 = ZH1L27 & (DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read);


--AJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|always0~1
--operation mode is normal

AJ1L1 = !KH1L6 & JH1L8 & (MH1L28);


--ZH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1691
--operation mode is normal

ZH1L2 = TH1_d1_instruction_fifo_out[12] & TH1_d1_instruction_fifo_out[14] & (!TH1_d1_instruction_fifo_out[15]);


--ZH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1693
--operation mode is normal

ZH1L3 = ZH1L2 & (TH1_d1_instruction_fifo_out[11] & TH1_d1_instruction_fifo_out[13] & !ZH1L10 # !TH1_d1_instruction_fifo_out[11] & !TH1_d1_instruction_fifo_out[13]);


--ZH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1694
--operation mode is normal

ZH1L4 = TH1_d1_instruction_fifo_out[11] & (TH1_d1_instruction_fifo_out[13] $ TH1_d1_instruction_fifo_out[12]) # !TH1_d1_instruction_fifo_out[11] & TH1_d1_instruction_fifo_out[10] & TH1_d1_instruction_fifo_out[13] & !TH1_d1_instruction_fifo_out[12];


--ZH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1695
--operation mode is normal

ZH1L5 = ZH1L25 # ZH1L4 & !TH1_d1_instruction_fifo_out[14] & !TH1_d1_instruction_fifo_out[15];


--ZH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1696
--operation mode is normal

ZH1L6 = TH1_d1_instruction_fifo_read_data_bad & (ZH1L3 # TH1_dont_forget_to_force_trap # ZH1L5);


--ZH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1697
--operation mode is normal

ZH1L13 = TH1_d1_instruction_fifo_out[12] & TH1_d1_instruction_fifo_out[13] & TH1_d1_instruction_fifo_out[14] & !TH1_d1_instruction_fifo_out[15];


--ZH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1699
--operation mode is normal

ZH1L14 = TH1_d1_instruction_fifo_read_data_bad & (TH1_dont_forget_to_force_trap # ZH1L13 & !ZH1L18);


--ZH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1700
--operation mode is normal

ZH1L21 = TH1_d1_instruction_fifo_read_data_bad & TH1_d1_instruction_fifo_out[12] & !TH1_d1_instruction_fifo_out[11] & !TH1_d1_instruction_fifo_out[10];


--ZH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[5]~1701
--operation mode is normal

ZH1L22 = ZH1L20 & ZH1L21 & (!ZH1L25);


--UH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|commit~42
--operation mode is normal

UH1L1 = ZH1L28 & (ZH1L1);


--LH1L129 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_reg_or_const~84
--operation mode is normal

LH1L129 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[13] & TH1_d1_instruction_fifo_out[12] & !TH1_d1_instruction_fifo_out[15];


--WJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_w~40
--operation mode is normal

WJ1L11 = LH1L129 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[14]);


--WJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_v~32
--operation mode is normal

WJ1L10 = WJ1L11 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11] & !TH1_d1_instruction_fifo_out[10]);


--WJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address~485
--operation mode is normal

WJ1L9 = TH1_dont_forget_to_force_trap # ZH1L13 & (TH1_d1_instruction_fifo_out[11] # TH1_d1_instruction_fifo_out[10]);


--WJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[0]~486
--operation mode is normal

WJ1L2 = WJ1L10 # TH1_d1_instruction_fifo_out[10] & !TH1_dont_forget_to_force_trap & !WJ1L9;


--WJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|is_subtable_w~41
--operation mode is normal

WJ1L12 = TH1_d1_instruction_fifo_out[10] & TH1_d1_instruction_fifo_out[11] & (!TH1_dont_forget_to_force_trap);


--WJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[0]~487
--operation mode is normal

WJ1L3 = WJ1L2 # WJ1L11 & WJ1L12 & TH1L28;


--WJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[1]~488
--operation mode is normal

WJ1L4 = TH1_dont_forget_to_force_trap & (!WJ1L9) # !TH1_dont_forget_to_force_trap & (WJ1L9 & TH1_d1_instruction_fifo_out[6] # !WJ1L9 & (TH1_d1_instruction_fifo_out[11]));


--WJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[2]~489
--operation mode is normal

WJ1L5 = TH1_dont_forget_to_force_trap & (!WJ1L9) # !TH1_dont_forget_to_force_trap & (WJ1L9 & TH1_d1_instruction_fifo_out[7] # !WJ1L9 & (TH1_d1_instruction_fifo_out[12]));


--WJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[3]~490
--operation mode is normal

WJ1L6 = TH1_dont_forget_to_force_trap # WJ1L9 & TH1_d1_instruction_fifo_out[8] # !WJ1L9 & (TH1_d1_instruction_fifo_out[13]);


--WJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[4]~491
--operation mode is normal

WJ1L7 = TH1_dont_forget_to_force_trap & (!WJ1L9) # !TH1_dont_forget_to_force_trap & (WJ1L9 & TH1_d1_instruction_fifo_out[9] # !WJ1L9 & (TH1_d1_instruction_fifo_out[14]));


--WJ1_decoder_rom_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|decoder_rom_address[5]
--operation mode is normal

WJ1_decoder_rom_address[5] = WJ1L11 & (WJ1L12 # TH1_d1_instruction_fifo_out[15] & !TH1_dont_forget_to_force_trap) # !WJ1L11 & (TH1_d1_instruction_fifo_out[15] & !TH1_dont_forget_to_force_trap);


--ME16_q[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME16_q[11]_data_in = ~GND;
ME16_q[11]_clock_1 = clk;
ME16_q[11]_clock_enable_1 = UH1L1;
ME16_q[11]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[11]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[11] = MEMORY_SEGMENT(ME16_q[11]_data_in, GND, GND, ME16_q[11]_clock_1, , , , ME16_q[11]_clock_enable_1, VCC, ME16_q[11]_write_address, ME16_q[11]_read_address);


--KH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|qualified_do_iSAVE~33
--operation mode is normal

KH1L24 = UH1_is_neutrino & !UH1_is_cancelled_from_commit_stage & (!KH1_next_stage_modifies_register # !KH1L5);


--UH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|p1_is_neutrino~82
--operation mode is normal

UH1L9 = !MH1L31 & (AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[0] # !MH1L28);


--UH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|p1_is_neutrino~83
--operation mode is normal

UH1L10 = !KH1L6 & (!TH1_d1_instruction_fifo_read_data_bad & ZH1L1 # !UH1L9);


--SJ1_do_skip is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|do_skip
--operation mode is normal

SJ1_do_skip_lut_out = SJ1L54 & LH1_p3_skip_is_active & !DH1_is_neutrino_3 & !DH1_is_cancelled_3;
SJ1_do_skip = DFFE(SJ1_do_skip_lut_out, clk, K1_data_out, , JH1L8);


--UH1_dont_forget_to_skip is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_skip
--operation mode is normal

UH1_dont_forget_to_skip_lut_out = LH1L100 & (SJ1_do_skip # UH1_dont_forget_to_skip) # !LH1L100 & !UH1L4 & (SJ1_do_skip # UH1_dont_forget_to_skip);
UH1_dont_forget_to_skip = DFFE(UH1_dont_forget_to_skip_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p1_cancel_branch_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_cancel_branch_delay_slot
--operation mode is normal

LH1_p1_cancel_branch_delay_slot_lut_out = LH1_p_do_trap_offset # !TH1L28 & LH1L90 & TH1L29;
LH1_p1_cancel_branch_delay_slot = DFFE(LH1_p1_cancel_branch_delay_slot_lut_out, clk, K1_data_out, , UH1L1);


--UH1_dont_forget_to_cancel_delay_slot is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_cancel_delay_slot
--operation mode is normal

UH1_dont_forget_to_cancel_delay_slot_lut_out = !UH1L6 & (!ZH1L28 # !TH1_d1_instruction_fifo_read_data_bad # !ZH1L1);
UH1_dont_forget_to_cancel_delay_slot = DFFE(UH1_dont_forget_to_cancel_delay_slot_lut_out, clk, K1_data_out, , JH1L8);


--UH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage~122
--operation mode is normal

UH1L6 = !UH1_dont_forget_to_cancel_delay_slot & (!KH1L24 # !LH1_p1_cancel_branch_delay_slot);


--UH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|is_cancelled_from_commit_stage~123
--operation mode is normal

UH1L7 = UH1L1 & (SJ1_do_skip # UH1_dont_forget_to_skip # !UH1L6);


--UH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|dont_forget_to_skip~39
--operation mode is normal

UH1L4 = ZH1L28 & (!UH1L10 & ZH1L1);


--CK12_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC11|regout
--operation mode is normal

CK12_regout_lut_out = (AK1_sel_override_lo & GJ1L8 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[5] # !AK1L3)) & CASCADE(BK12_cascout);
CK12_regout = DFFE(CK12_regout_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_iWRCTL is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iWRCTL
--operation mode is normal

LH1_p3_do_iWRCTL_lut_out = LH1L101 & (!DH1_instruction_2[5] & !DH1_instruction_2[6]);
LH1_p3_do_iWRCTL = DFFE(LH1_p3_do_iWRCTL_lut_out, clk, K1_data_out, , JH1L8);


--CK18_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC17|regout
--operation mode is normal

CK18_regout_lut_out = (AK1_sel_override_lo & GJ1L1 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[8] # !AK1L3)) & CASCADE(BK18_cascout);
CK18_regout = DFFE(CK18_regout_lut_out, clk, K1_data_out, , JH1L8);


--CK16_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC15|regout
--operation mode is normal

CK16_regout_lut_out = (!AK1_sel_override_lo & (HH1_const[7] # !AK1L3)) & CASCADE(BK16_cascout);
CK16_regout = DFFE(CK16_regout_lut_out, clk, K1_data_out, , JH1L8);


--CK14_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC13|regout
--operation mode is normal

CK14_regout_lut_out = (AK1_sel_override_lo & GJ1L2 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[6] # !AK1L3)) & CASCADE(BK14_cascout);
CK14_regout = DFFE(CK14_regout_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~573
--operation mode is normal

FJ1L20 = LH1_p3_do_iWRCTL & CK18_regout & !CK16_regout & !CK14_regout;


--DH1_is_neutrino_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_neutrino_3
--operation mode is normal

DH1_is_neutrino_3_lut_out = DH1_is_neutrino_2;
DH1_is_neutrino_3 = DFFE(DH1_is_neutrino_3_lut_out, clk, K1_data_out, , JH1L8);


--DH1_is_cancelled_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|is_cancelled_3
--operation mode is normal

DH1_is_cancelled_3_lut_out = DH1_is_cancelled_2;
DH1_is_cancelled_3 = DFFE(DH1_is_cancelled_3_lut_out, clk, K1_data_out, , JH1L8);


--SJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|do_skip~431
--operation mode is normal

SJ1L41 = !DH1_is_neutrino_3 & !DH1_is_cancelled_3;


--FJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_write_enable_2~1
--operation mode is normal

FJ1L24 = SJ1L41 & (DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read);


--FJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~574
--operation mode is normal

FJ1L21 = FJ1L20 & (CK12_regout & FJ1L24) # !FJ1L20 & FJ1_IE_out_pre_mask;


--LH1_p3_do_iTRET is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iTRET
--operation mode is normal

LH1_p3_do_iTRET_lut_out = LH1L95 & DH1_instruction_2[8] & LH1L110;
LH1_p3_do_iTRET = DFFE(LH1_p3_do_iTRET_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Equal~675
--operation mode is normal

FJ1L17 = !CK12_regout & !CK18_regout & !CK16_regout & !CK14_regout;


--FJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~3
--operation mode is normal

FJ1L7 = LH1_p3_do_iWRCTL & FJ1L17;


--FJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~575
--operation mode is normal

FJ1L22 = FJ1L21 & !LH1_p3_op_is_TRAP_0 & !LH1_p3_do_iTRET & !FJ1L7;


--FJ1_saved_status[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[15]
--operation mode is normal

FJ1_saved_status[15]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[15] # !FJ1L18 & (FJ1_IE_out_pre_mask)) # !LH1_p3_do_iWRCTL & (FJ1_IE_out_pre_mask);
FJ1_saved_status[15] = DFFE(FJ1_saved_status[15]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IE_out_pre_mask~576
--operation mode is normal

FJ1L23 = LH1_p3_do_iTRET & FJ1_saved_status[15] # !LH1_p3_do_iTRET & (KJ1_true_regA[15] & FJ1L7);


--MH1_pipe_state_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|pipe_state_we
--operation mode is normal

MH1_pipe_state_we = KH1L24 & (DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read);


--MH1_d1_irq is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irq
--operation mode is normal

MH1_d1_irq_lut_out = DC1L54 # !DC1L50 # !DC1L47;
MH1_d1_irq = DFFE(MH1_d1_irq_lut_out, clk, K1_data_out, , );


--MH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~73
--operation mode is normal

MH1L1 = MH1_d1_irqnumber[5] & !FJ1_IPRI_out_pre_mask[5] & MH1L3 # !MH1_d1_irqnumber[5] & (MH1L3 # !FJ1_IPRI_out_pre_mask[5]);


--YH1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]~579
--operation mode is normal

YH1L133 = TH1L35 & (EC1L20 # YH1_internal_fifo_empty) # !VH1L5;


--YH1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[2]~581
--operation mode is normal

YH1L134 = EC1L20 # !VH1L5;


--ME14_q[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[18]
ME14_q[18]_data_in = SJ1_alu_result[18];
ME14_q[18]_write_enable = RH1L6;
ME14_q[18]_clock_0 = clk;
ME14_q[18]_clock_1 = clk;
ME14_q[18]_clock_enable_1 = JH1L8;
ME14_q[18]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[18]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[18] = MEMORY_SEGMENT(ME14_q[18]_data_in, ME14_q[18]_write_enable, ME14_q[18]_clock_0, ME14_q[18]_clock_1, , , , ME14_q[18]_clock_enable_1, VCC, ME14_q[18]_write_address, ME14_q[18]_read_address);


--ZJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[18]~815
--operation mode is normal

ZJ1L19 = KH1_a_matches_dest2 & (RJ19_regout $ MJ19_regout) # !KH1_a_matches_dest2 & ME14_q[18];


--WH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~313
--operation mode is arithmetic

WH1L2 = TH1_next_instruction_address[18] $ DH1_instruction_1[10] $ !WH1L7;

--WH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~315
--operation mode is arithmetic

WH1L3 = CARRY(TH1_next_instruction_address[18] & (DH1_instruction_1[10] # !WH1L7) # !TH1_next_instruction_address[18] & DH1_instruction_1[10] & !WH1L7);


--ME14_q[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[19]
ME14_q[19]_data_in = SJ1_alu_result[19];
ME14_q[19]_write_enable = RH1L6;
ME14_q[19]_clock_0 = clk;
ME14_q[19]_clock_1 = clk;
ME14_q[19]_clock_enable_1 = JH1L8;
ME14_q[19]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[19]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[19] = MEMORY_SEGMENT(ME14_q[19]_data_in, ME14_q[19]_write_enable, ME14_q[19]_clock_0, ME14_q[19]_clock_1, , , , ME14_q[19]_clock_enable_1, VCC, ME14_q[19]_write_address, ME14_q[19]_read_address);


--ZJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[19]~816
--operation mode is normal

ZJ1L20 = KH1_a_matches_dest2 & (RJ20_regout $ MJ20_regout) # !KH1_a_matches_dest2 & ME14_q[19];


--WH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~317
--operation mode is arithmetic

WH1L4 = TH1_next_instruction_address[19] $ DH1_instruction_1[10] $ WH1L3;

--WH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~319
--operation mode is arithmetic

WH1L5 = CARRY(TH1_next_instruction_address[19] & !DH1_instruction_1[10] & !WH1L3 # !TH1_next_instruction_address[19] & (!WH1L3 # !DH1_instruction_1[10]));


--LH1_p1_do_iLDx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iLDx
--operation mode is normal

LH1_p1_do_iLDx_lut_out = LH1L98 # LH1L128 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[12]);
LH1_p1_do_iLDx = DFFE(LH1_p1_do_iLDx_lut_out, clk, K1_data_out, , UH1L1);


--FC1L134 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_counter_enable~20
--operation mode is normal

FC1L134 = !FC1L149 & (!EC1L2 # !FC1L206 # !FC1L148);


--FC1L22 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~805
--operation mode is arithmetic

FC1L22 = FC1L33 $ FC1L151 $ FC1L17;

--FC1L23 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~807
--operation mode is arithmetic

FC1L23 = CARRY(FC1L33 & !FC1L151 & !FC1L17 # !FC1L33 & (!FC1L17 # !FC1L151));


--FC1L24 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~809
--operation mode is arithmetic

FC1L24 = FC1L34 $ (FC1L23);

--FC1L25 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~811
--operation mode is arithmetic

FC1L25 = CARRY(FC1L34 # !FC1L23);


--FC1L26 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~813
--operation mode is arithmetic

FC1L26 = FC1L35 $ (FC1L19);

--FC1L27 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~815
--operation mode is arithmetic

FC1L27 = CARRY(FC1L35 # !FC1L19);


--FC1L28 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~817
--operation mode is normal

FC1L28 = FC1L36 $ (!FC1L27);


--FC1L29 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~821
--operation mode is normal

FC1L29 = FC1L151 & FC1_ext_ram_bus_avalon_slave_arb_share_counter[0] # !FC1L151 & (FC1L206);


--FC1L30 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~822
--operation mode is normal

FC1L30 = FC1L151 & FC1_ext_ram_bus_avalon_slave_arb_share_counter[3] # !FC1L151 & (FC1L154);


--FC1L133 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_addend~378
--operation mode is normal

FC1L133 = !FC1L144 & (FC1L145 & (!FC1L152) # !FC1L145 & !FC1_ext_ram_bus_avalon_slave_saved_chosen_master_vector[0]);


--ME15_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME15_q[1]_data_in = SJ1_alu_result[1];
ME15_q[1]_write_enable = RH1L6;
ME15_q[1]_clock_0 = clk;
ME15_q[1]_clock_1 = clk;
ME15_q[1]_clock_enable_1 = JH1L8;
ME15_q[1]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[1]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[1] = MEMORY_SEGMENT(ME15_q[1]_data_in, ME15_q[1]_write_enable, ME15_q[1]_clock_0, ME15_q[1]_clock_1, , , , ME15_q[1]_clock_enable_1, VCC, ME15_q[1]_write_address, ME15_q[1]_read_address);


--LH1_p1_do_normal_static_write is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_normal_static_write
--operation mode is normal

LH1_p1_do_normal_static_write_lut_out = ZH1L13 & LH1L86 & (!TH1_d1_instruction_fifo_out[8]);
LH1_p1_do_normal_static_write = DFFE(LH1_p1_do_normal_static_write_lut_out, clk, K1_data_out, , UH1L1);


--LH1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~86
--operation mode is normal

LH1L92 = LH1L113 & DH1_instruction_1[10] & DH1_instruction_1[12];


--LH1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~87
--operation mode is normal

LH1L93 = DH1_instruction_1[11] & LH1L92 & (!DH1_instruction_1[8]);


--LH1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_dynamic_narrow_write~88
--operation mode is normal

LH1L94 = LH1L93 & DH1_instruction_1[9] & !DH1_instruction_1[7] & !DH1_instruction_1[6];


--LH1L114 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~91
--operation mode is normal

LH1L114 = LH1L113 & DH1_instruction_1[10] & !DH1_instruction_1[11] & !DH1_instruction_1[12];


--LH1L115 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_16~92
--operation mode is normal

LH1L115 = LH1L114 # DH1_instruction_1[5] & LH1L94;


--LH1L120 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~134
--operation mode is normal

LH1L120 = LH1L92 & (!DH1_instruction_1[11] & !DH1_instruction_1[8]);


--ME15_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME15_q[0]_data_in = SJ1_alu_result[0];
ME15_q[0]_write_enable = RH1L6;
ME15_q[0]_clock_0 = clk;
ME15_q[0]_clock_1 = clk;
ME15_q[0]_clock_enable_1 = JH1L8;
ME15_q[0]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[0]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[0] = MEMORY_SEGMENT(ME15_q[0]_data_in, ME15_q[0]_write_enable, ME15_q[0]_clock_0, ME15_q[0]_clock_1, , , , ME15_q[0]_clock_enable_1, VCC, ME15_q[0]_write_address, ME15_q[0]_read_address);


--LH1L125 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_sixteenie~78
--operation mode is normal

LH1L125 = LH1L113 & (!DH1_instruction_1[10] & !DH1_instruction_1[12]);


--LH1L112 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_write_8~42
--operation mode is normal

LH1L112 = LH1L94 & (LH1L125 & !DH1_instruction_1[11] # !DH1_instruction_1[5]) # !LH1L94 & LH1L125 & (!DH1_instruction_1[11]);


--XB1_shift_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[12]
--operation mode is normal

XB1_shift_reg[12]_lut_out = XB1L175 & XB1_shift_reg[11] # !XB1L175 & (XB1L178);
XB1_shift_reg[12] = DFFE(XB1_shift_reg[12]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[13]
--operation mode is normal

XB1_tx_holding_reg[13]_lut_out = ZJ1_op_a[13];
XB1_tx_holding_reg[13] = DFFE(XB1_tx_holding_reg[13]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L177 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3989
--operation mode is normal

XB1L177 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[13] # !XB1_transmitting & (XB1_tx_holding_reg[13])) # !XB1_tx_holding_primed & XB1_shift_reg[13];


--YB1_dac_spi_spi_control_port_chipselect is dual_processor:inst|dac_spi_spi_control_port_arbitrator:the_dac_spi_spi_control_port|dac_spi_spi_control_port_chipselect
--operation mode is normal

YB1_dac_spi_spi_control_port_chipselect = YB1L1 & (JH1_dc_write # JH1_dc_read);


--XD1L2 is dual_processor:inst|watchdog:the_watchdog|Equal~300
--operation mode is normal

XD1L2 = VJ1_dc_address[2] & (!VJ1_dc_address[4] & !VJ1_dc_address[3]);


--XB1L12 is dual_processor:inst|dac_spi:the_dac_spi|EOP~378
--operation mode is normal

XB1L12 = (YB1_dac_spi_spi_control_port_chipselect & JH1_dc_write & XD1L2 & !XB1_wr_strobe) & CASCADE(XB1L22);


--CL6_sload_path[3] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

CL6_sload_path[3]_lut_out = CL6_sload_path[3] $ CL6L7;
CL6_sload_path[3]_reg_input = !SC1_data_out[0] & CL6_sload_path[3]_lut_out;
CL6_sload_path[3] = DFFE(CL6_sload_path[3]_reg_input, clk, , , CL1L23);

--CL6L9 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

CL6L9 = CARRY(!CL6L7 # !CL6_sload_path[3]);


--JC1_data_out[2] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[2]
--operation mode is normal

JC1_data_out[2]_lut_out = ZJ1_op_a[2];
JC1_data_out[2] = DFFE(JC1_data_out[2]_lut_out, clk, K1_data_out, , JC1L1);


--JC1_data_out[3] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[3]
--operation mode is normal

JC1_data_out[3]_lut_out = ZJ1_op_a[3];
JC1_data_out[3] = DFFE(JC1_data_out[3]_lut_out, clk, K1_data_out, , JC1L1);


--CL6_sload_path[2] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

CL6_sload_path[2]_lut_out = CL6_sload_path[2] $ !CL6L5;
CL6_sload_path[2]_reg_input = !SC1_data_out[0] & CL6_sload_path[2]_lut_out;
CL6_sload_path[2] = DFFE(CL6_sload_path[2]_reg_input, clk, , , CL1L23);

--CL6L7 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

CL6L7 = CARRY(CL6_sload_path[2] & !CL6L5);


--JC1_data_out[4] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[4]
--operation mode is normal

JC1_data_out[4]_lut_out = ZJ1_op_a[4];
JC1_data_out[4] = DFFE(JC1_data_out[4]_lut_out, clk, K1_data_out, , JC1L1);


--JC1_data_out[5] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[5]
--operation mode is normal

JC1_data_out[5]_lut_out = ZJ1_op_a[5];
JC1_data_out[5] = DFFE(JC1_data_out[5]_lut_out, clk, K1_data_out, , JC1L1);


--CL6_sload_path[5] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

CL6_sload_path[5]_lut_out = CL6_sload_path[5] $ CL6L11;
CL6_sload_path[5]_reg_input = !SC1_data_out[0] & CL6_sload_path[5]_lut_out;
CL6_sload_path[5] = DFFE(CL6_sload_path[5]_reg_input, clk, , , CL1L23);

--CL6L13 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

CL6L13 = CARRY(!CL6L11 # !CL6_sload_path[5]);


--CL6_sload_path[4] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

CL6_sload_path[4]_lut_out = CL6_sload_path[4] $ !CL6L9;
CL6_sload_path[4]_reg_input = !SC1_data_out[0] & CL6_sload_path[4]_lut_out;
CL6_sload_path[4] = DFFE(CL6_sload_path[4]_reg_input, clk, , , CL1L23);

--CL6L11 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

CL6L11 = CARRY(CL6_sload_path[4] & !CL6L9);


--JC1_data_out[0] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[0]
--operation mode is normal

JC1_data_out[0]_lut_out = ZJ1_op_a[0];
JC1_data_out[0] = DFFE(JC1_data_out[0]_lut_out, clk, K1_data_out, , JC1L1);


--JC1_data_out[1] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[1]
--operation mode is normal

JC1_data_out[1]_lut_out = ZJ1_op_a[1];
JC1_data_out[1] = DFFE(JC1_data_out[1]_lut_out, clk, K1_data_out, , JC1L1);


--CL6_sload_path[1] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

CL6_sload_path[1]_lut_out = CL6_sload_path[1] $ (CL6L3);
CL6_sload_path[1]_reg_input = !SC1_data_out[0] & CL6_sload_path[1]_lut_out;
CL6_sload_path[1] = DFFE(CL6_sload_path[1]_reg_input, clk, , , CL1L23);

--CL6L5 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

CL6L5 = CARRY(!CL6L3 # !CL6_sload_path[1]);


--CL6_sload_path[0] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

CL6_sload_path[0]_lut_out = !CL6_sload_path[0];
CL6_sload_path[0]_reg_input = !SC1_data_out[0] & CL6_sload_path[0]_lut_out;
CL6_sload_path[0] = DFFE(CL6_sload_path[0]_reg_input, clk, , , CL1L23);

--CL6L3 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL6L3 = CARRY(CL6_sload_path[0]);


--JC1_data_out[7] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[7]
--operation mode is normal

JC1_data_out[7]_lut_out = ZJ1_op_a[7];
JC1_data_out[7] = DFFE(JC1_data_out[7]_lut_out, clk, K1_data_out, , JC1L1);


--CL6_sload_path[7] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is normal

CL6_sload_path[7]_lut_out = CL6L15 $ CL6_sload_path[7];
CL6_sload_path[7]_reg_input = !SC1_data_out[0] & CL6_sload_path[7]_lut_out;
CL6_sload_path[7] = DFFE(CL6_sload_path[7]_reg_input, clk, , , CL1L23);


--JC1_data_out[6] is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|data_out[6]
--operation mode is normal

JC1_data_out[6]_lut_out = ZJ1_op_a[6];
JC1_data_out[6] = DFFE(JC1_data_out[6]_lut_out, clk, K1_data_out, , JC1L1);


--CL6_sload_path[6] is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

CL6_sload_path[6]_lut_out = CL6_sload_path[6] $ !CL6L13;
CL6_sload_path[6]_reg_input = !SC1_data_out[0] & CL6_sload_path[6]_lut_out;
CL6_sload_path[6] = DFFE(CL6_sload_path[6]_reg_input, clk, , , CL1L23);

--CL6L15 is lvdt_interface:inst61|sine_step_sequencer:inst5|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

CL6L15 = CARRY(CL6_sload_path[6] & !CL6L13);


--FL26_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL26_aeb_out = FL14_aeb_out & FL15_aeb_out;


--CL2_sload_path[7] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

CL2_sload_path[7]_lut_out = CL2_sload_path[7] $ (CL2L15);
CL2_sload_path[7]_reg_input = !CL2_pre_sclr & CL2_sload_path[7]_lut_out;
CL2_sload_path[7] = DFFE(CL2_sload_path[7]_reg_input, clk, , , G1_inst8);

--CL2L17 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

CL2L17 = CARRY(!CL2L15 # !CL2_sload_path[7]);


--LC1_data_out[1] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[1]
--operation mode is normal

LC1_data_out[1]_lut_out = ZJ1_op_a[1];
LC1_data_out[1] = DFFE(LC1_data_out[1]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[0] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[0]
--operation mode is normal

LC1_data_out[0]_lut_out = ZJ1_op_a[0];
LC1_data_out[0] = DFFE(LC1_data_out[0]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[5] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[5]
--operation mode is normal

LC1_data_out[5]_lut_out = ZJ1_op_a[5];
LC1_data_out[5] = DFFE(LC1_data_out[5]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[4] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[4]
--operation mode is normal

LC1_data_out[4]_lut_out = ZJ1_op_a[4];
LC1_data_out[4] = DFFE(LC1_data_out[4]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[2] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[2]
--operation mode is normal

LC1_data_out[2]_lut_out = ZJ1_op_a[2];
LC1_data_out[2] = DFFE(LC1_data_out[2]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[3] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[3]
--operation mode is normal

LC1_data_out[3]_lut_out = ZJ1_op_a[3];
LC1_data_out[3] = DFFE(LC1_data_out[3]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[6] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[6]
--operation mode is normal

LC1_data_out[6]_lut_out = ZJ1_op_a[6];
LC1_data_out[6] = DFFE(LC1_data_out[6]_lut_out, clk, K1_data_out, , LC1L1);


--LC1_data_out[7] is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|data_out[7]
--operation mode is normal

LC1_data_out[7]_lut_out = ZJ1_op_a[7];
LC1_data_out[7] = DFFE(LC1_data_out[7]_lut_out, clk, K1_data_out, , LC1L1);


--FL28_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL28_aeb_out = FL21_aeb_out & FL22_aeb_out;


--CL3_sload_path[7] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

CL3_sload_path[7]_lut_out = CL3_sload_path[7] $ CL3L15;
CL3_sload_path[7]_reg_input = !CL3_pre_sclr & CL3_sload_path[7]_lut_out;
CL3_sload_path[7] = DFFE(CL3_sload_path[7]_reg_input, clk, , , G1_inst12);

--CL3L17 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

CL3L17 = CARRY(!CL3L15 # !CL3_sload_path[7]);


--DJ1_shiftresult[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[4]
--operation mode is normal

DJ1_shiftresult[4]_lut_out = !DJ1L14;
DJ1_shiftresult[4] = DFFE(DJ1_shiftresult[4]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3603
--operation mode is normal

KJ1L53 = DJ1_sel_rot1 & DJ1_shiftresult[3] # !DJ1_sel_rot1 & (DJ1_shiftresult[4]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[4]
--operation mode is normal

KJ1_true_regA[4] = KJ1L53 & (YJ1_do_fwd_a_alu & SJ1_alu_result[4] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[4]));


--DJ1_shiftresult[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[12]
--operation mode is normal

DJ1_shiftresult[12]_lut_out = !DJ1L38;
DJ1_shiftresult[12] = DFFE(DJ1_shiftresult[12]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3604
--operation mode is normal

KJ1L54 = DJ1_sel_rot1 & DJ1_shiftresult[11] # !DJ1_sel_rot1 & (DJ1_shiftresult[12]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[12]
--operation mode is normal

KJ1_true_regA[12] = KJ1L54 & (YJ1_do_fwd_a_alu & SJ1_alu_result[12] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[12]));


--QJ9L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F8|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ9L3 = (EJ1L9 & KJ1_true_regA[20] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[28] # !EJ1_rota0[3])) & CASCADE(QJ10_cascout);

--QJ9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F8|cascout
--operation mode is normal

QJ9_cascout = (EJ1L9 & KJ1_true_regA[20] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[28] # !EJ1_rota0[3])) & CASCADE(QJ10_cascout);


--TH1_next_instruction_address[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[4]
--operation mode is counter

TH1_next_instruction_address[4]_lut_out = TH1_next_instruction_address[4] $ (!TH1L44);
TH1_next_instruction_address[4]_sload_eqn = (TH1L81 & WH1L48) # (!TH1L81 & TH1_next_instruction_address[4]_lut_out);
TH1_next_instruction_address[4] = DFFE(TH1_next_instruction_address[4]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[4]~167
--operation mode is counter

TH1L46 = CARRY(TH1_next_instruction_address[4] & (!TH1L44));


--MF1_shiftresult[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[0]
--operation mode is normal

MF1_shiftresult[0]_lut_out = !MF1L2;
MF1_shiftresult[0] = DFFE(MF1_shiftresult[0]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[0]~2560
--operation mode is normal

TF1L1 = MF1_sel_rot1 & MF1_shiftresult[15] # !MF1_sel_rot1 & (MF1_shiftresult[0]) # !MF1_shift_cycle_2;


--TF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[0]~2561
--operation mode is normal

TF1L2 = TF1L1 & (GG1_do_fwd_a_alu & AG1_alu_result[0] # !GG1_do_fwd_a_alu & (HG1_op_a[0]));


--MF1_shiftresult[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[8]
--operation mode is normal

MF1_shiftresult[8]_lut_out = !MF1L26;
MF1_shiftresult[8] = DFFE(MF1_shiftresult[8]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[8]~2562
--operation mode is normal

TF1L17 = MF1_sel_rot1 & MF1_shiftresult[7] # !MF1_sel_rot1 & (MF1_shiftresult[8]) # !MF1_shift_cycle_2;


--ZF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC8|regout
--operation mode is normal

ZF9_regout_lut_out = (NF1_rota1[0] & TF1L2 & (!NF1L7) # !NF1_rota1[0] & (TF1L18 # !NF1L7)) & CASCADE(YF9_cascout);
ZF9_regout = DFFE(ZF9_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_8|regout
--operation mode is counter

VF9_regout_lut_out = TF1L18 $ UF1_true_regB[8] $ VF8_cout;
VF9_regout_sload_eqn = (SF1L3 & UF1_true_regB[8]) # (!SF1L3 & VF9_regout_lut_out);
VF9_regout_reg_input = VF9_regout_sload_eqn & !RE1L4;
VF9_regout = DFFE(VF9_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF9_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_8|cout
--operation mode is counter

VF9_cout = CARRY(TF1L18 & !UF1_true_regB[8] & !VF8_cout # !TF1L18 & (!VF8_cout # !UF1_true_regB[8]));


--AG1_alu_result[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[8]
--operation mode is normal

AG1_alu_result[8] = ZF9_regout $ VF9_regout;


--HG1_op_a[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[8]
--operation mode is normal

HG1_op_a[8]_lut_out = HG1L39 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[8];
HG1_op_a[8] = DFFE(HG1_op_a[8]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[8]~2563
--operation mode is normal

TF1L18 = TF1L17 & (GG1_do_fwd_a_alu & AG1_alu_result[8] # !GG1_do_fwd_a_alu & (HG1_op_a[8]));


--NF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|sel_rota_byte_0~42
--operation mode is normal

NF1L6 = VE1_p3_sel_dynamic_ext & !LG1_regout # !NF1L5;


--NF1_rota0[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_byteshift_control_unit:the_ad_nios_byteshift_control_unit|rota0[1]
--operation mode is normal

NF1_rota0[1] = XE1_byterot_sel_lo16[1] # VE1_p3_sel_dynamic_ext & LG1_regout;


--YF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F0|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF1L3 = (LF1_sel_notb & !UF1_true_regB[0] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L3 # !VE1_p3_sel_memword)) & CASCADE(XF1_cascout);

--YF1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F0|cascout
--operation mode is normal

YF1_cascout = (LF1_sel_notb & !UF1_true_regB[0] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L3 # !VE1_p3_sel_memword)) & CASCADE(XF1_cascout);


--XE1_byte_complement[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_complement[0]
--operation mode is normal

XE1_byte_complement[0]_lut_out = VE1_p2_do_inv_all_b # SE1_do_override_op_b & (RF1L3 $ QF1L3);
XE1_byte_complement[0] = DFFE(XE1_byte_complement[0]_lut_out, clk, K1_data_out, , TE1L6);


--XE1_byte_zero[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|byte_zero[0]
--operation mode is normal

XE1_byte_zero[0]_lut_out = VE1_p2_zero_all_b_control # SE1_do_override_op_b & RF1L3;
XE1_byte_zero[0] = DFFE(XE1_byte_zero[0]_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[0]
--operation mode is normal

UF1_true_regB[0] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG1_regout));


--VE1_p3_force_carryin is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_force_carryin
--operation mode is normal

VE1_p3_force_carryin_lut_out = VE1_op_subroutine_delayed_for_force_carryin_2 # !NE1_instruction_2[15] & (VE1L89 # VE1L91);
VE1_p3_force_carryin = DFFE(VE1_p3_force_carryin_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_c_is_borrow is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_c_is_borrow
--operation mode is normal

VE1_p3_c_is_borrow_lut_out = NE1_instruction_2[10] & (VE1L64 # VE1L89 & !NE1_instruction_2[15]) # !NE1_instruction_2[10] & (VE1L89 & !NE1_instruction_2[15]);
VE1_p3_c_is_borrow = DFFE(VE1_p3_c_is_borrow_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_use_cflag is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_use_cflag
--operation mode is normal

VE1_p3_use_cflag_lut_out = NE1_instruction_2[14] & VE1L71 & (!NE1_instruction_2[12]);
VE1_p3_use_cflag = DFFE(VE1_p3_use_cflag_lut_out, clk, K1_data_out, , TE1L6);


--PF1_C_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_stored
--operation mode is normal

PF1_C_stored_lut_out = PF1L11 & TF1L2 # !PF1L11 & (PF1L12);
PF1_C_stored = DFFE(PF1_C_stored_lut_out, clk, K1_data_out, , PF1_C_deferred_we);


--PF1_V_stored_is_stale is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V_stored_is_stale
--operation mode is normal

PF1_V_stored_is_stale_lut_out = VE1_p3_V_update & (!NE1_is_cancelled_3 & !NE1_is_neutrino_3);
PF1_V_stored_is_stale = DFFE(PF1_V_stored_is_stale_lut_out, clk, K1_data_out, , TE1L6);


--RE1_d1_c_is_borrow is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|d1_c_is_borrow
--operation mode is normal

RE1_d1_c_is_borrow_lut_out = VE1_p3_c_is_borrow;
RE1_d1_c_is_borrow = DFFE(RE1_d1_c_is_borrow_lut_out, clk, K1_data_out, , TE1L6);


--WF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4CEF:carryout_reg|regout
--operation mode is normal

WF1_regout_lut_out = VF16_cout;
WF1_regout_sload_eqn = (SF1L3 & ~GND) # (!SF1L3 & WF1_regout_lut_out);
WF1_regout_reg_input = WF1_regout_sload_eqn & !RE1L4;
WF1_regout = DFFE(WF1_regout_reg_input, clk, K1_data_out, , TE1L6);


--PF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C~63
--operation mode is normal

PF1L12 = PF1_V_stored_is_stale & (RE1_d1_c_is_borrow $ WF1_regout) # !PF1_V_stored_is_stale & PF1_C_stored;


--SF1_carry_chain[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|carry_chain[0]
--operation mode is normal

SF1_carry_chain[0] = VE1_p3_force_carryin # VE1_p3_c_is_borrow $ (VE1_p3_use_cflag & PF1L12);


--BF1_next_instruction_address[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[0]
--operation mode is counter

BF1_next_instruction_address[0]_lut_out = !BF1_next_instruction_address[0];
BF1_next_instruction_address[0]_sload_eqn = (BF1L48 & EF1L26) # (!BF1L48 & BF1_next_instruction_address[0]_lut_out);
BF1_next_instruction_address[0] = DFFE(BF1_next_instruction_address[0]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[0]~95
--operation mode is counter

BF1L23 = CARRY(BF1_next_instruction_address[0]);


--ME4_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME4_q[6]_data_in = AG1_alu_result[6];
ME4_q[6]_write_enable = ZE1L1;
ME4_q[6]_clock_0 = clk;
ME4_q[6]_clock_1 = clk;
ME4_q[6]_clock_enable_1 = TE1L6;
ME4_q[6]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[6]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[6] = MEMORY_SEGMENT(ME4_q[6]_data_in, ME4_q[6]_write_enable, ME4_q[6]_clock_0, ME4_q[6]_clock_1, , , , ME4_q[6]_clock_enable_1, VCC, ME4_q[6]_write_address, ME4_q[6]_read_address);


--ZF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC6|regout
--operation mode is normal

ZF7_regout_lut_out = (NF1L6 & TF1L14 & (!NF1_rota0[1]) # !NF1L6 & (TF1L30 # !NF1_rota0[1])) & CASCADE(YF7_cascout);
ZF7_regout = DFFE(ZF7_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_6|regout
--operation mode is counter

VF7_regout_lut_out = TF1L14 $ UF1_true_regB[6] $ VF6_cout;
VF7_regout_sload_eqn = (SF1L3 & UF1_true_regB[6]) # (!SF1L3 & VF7_regout_lut_out);
VF7_regout_reg_input = VF7_regout_sload_eqn & !RE1L4;
VF7_regout = DFFE(VF7_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF7_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_6|cout
--operation mode is counter

VF7_cout = CARRY(TF1L14 & !UF1_true_regB[6] & !VF6_cout # !TF1L14 & (!VF6_cout # !UF1_true_regB[6]));


--AG1_alu_result[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[6]
--operation mode is normal

AG1_alu_result[6] = ZF7_regout $ VF7_regout;


--ME4_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME4_q[8]_data_in = AG1_alu_result[8];
ME4_q[8]_write_enable = ZE1L1;
ME4_q[8]_clock_0 = clk;
ME4_q[8]_clock_1 = clk;
ME4_q[8]_clock_enable_1 = TE1L6;
ME4_q[8]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[8]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[8] = MEMORY_SEGMENT(ME4_q[8]_data_in, ME4_q[8]_write_enable, ME4_q[8]_clock_0, ME4_q[8]_clock_1, , , , ME4_q[8]_clock_enable_1, VCC, ME4_q[8]_write_address, ME4_q[8]_read_address);


--ME4_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME4_q[4]_data_in = AG1_alu_result[4];
ME4_q[4]_write_enable = ZE1L1;
ME4_q[4]_clock_0 = clk;
ME4_q[4]_clock_1 = clk;
ME4_q[4]_clock_enable_1 = TE1L6;
ME4_q[4]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[4]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[4] = MEMORY_SEGMENT(ME4_q[4]_data_in, ME4_q[4]_write_enable, ME4_q[4]_clock_0, ME4_q[4]_clock_1, , , , ME4_q[4]_clock_enable_1, VCC, ME4_q[4]_write_address, ME4_q[4]_read_address);


--ZF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC4|regout
--operation mode is normal

ZF5_regout_lut_out = (NF1L6 & TF1L10 & (!NF1_rota0[1]) # !NF1L6 & (TF1L26 # !NF1_rota0[1])) & CASCADE(YF5_cascout);
ZF5_regout = DFFE(ZF5_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_4|regout
--operation mode is counter

VF5_regout_lut_out = TF1L10 $ UF1_true_regB[4] $ VF4_cout;
VF5_regout_sload_eqn = (SF1L3 & UF1_true_regB[4]) # (!SF1L3 & VF5_regout_lut_out);
VF5_regout_reg_input = VF5_regout_sload_eqn & !RE1L4;
VF5_regout = DFFE(VF5_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF5_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_4|cout
--operation mode is counter

VF5_cout = CARRY(TF1L10 & !UF1_true_regB[4] & !VF4_cout # !TF1L10 & (!VF4_cout # !UF1_true_regB[4]));


--AG1_alu_result[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[4]
--operation mode is normal

AG1_alu_result[4] = ZF5_regout $ VF5_regout;


--ME4_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME4_q[5]_data_in = AG1_alu_result[5];
ME4_q[5]_write_enable = ZE1L1;
ME4_q[5]_clock_0 = clk;
ME4_q[5]_clock_1 = clk;
ME4_q[5]_clock_enable_1 = TE1L6;
ME4_q[5]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[5]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[5] = MEMORY_SEGMENT(ME4_q[5]_data_in, ME4_q[5]_write_enable, ME4_q[5]_clock_0, ME4_q[5]_clock_1, , , , ME4_q[5]_clock_enable_1, VCC, ME4_q[5]_write_address, ME4_q[5]_read_address);


--ZF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC5|regout
--operation mode is normal

ZF6_regout_lut_out = (NF1L6 & TF1L12 & (!NF1_rota0[1]) # !NF1L6 & (TF1L28 # !NF1_rota0[1])) & CASCADE(YF6_cascout);
ZF6_regout = DFFE(ZF6_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_5|regout
--operation mode is counter

VF6_regout_lut_out = TF1L12 $ UF1_true_regB[5] $ !VF5_cout;
VF6_regout_sload_eqn = (SF1L3 & UF1_true_regB[5]) # (!SF1L3 & VF6_regout_lut_out);
VF6_regout_reg_input = VF6_regout_sload_eqn & !RE1L4;
VF6_regout = DFFE(VF6_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF6_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_5|cout
--operation mode is counter

VF6_cout = CARRY(TF1L12 & (UF1_true_regB[5] # !VF5_cout) # !TF1L12 & UF1_true_regB[5] & !VF5_cout);


--AG1_alu_result[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[5]
--operation mode is normal

AG1_alu_result[5] = ZF6_regout $ VF6_regout;


--NE1_instruction_1[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[9]
--operation mode is normal

NE1_instruction_1[9]_lut_out = BF1_d1_instruction_fifo_out[9];
NE1_instruction_1[9] = DFFE(NE1_instruction_1[9]_lut_out, clk, K1_data_out, , CF1L1);


--ME4_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME4_q[14]_data_in = AG1_alu_result[14];
ME4_q[14]_write_enable = ZE1L1;
ME4_q[14]_clock_0 = clk;
ME4_q[14]_clock_1 = clk;
ME4_q[14]_clock_enable_1 = TE1L6;
ME4_q[14]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[14]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[14] = MEMORY_SEGMENT(ME4_q[14]_data_in, ME4_q[14]_write_enable, ME4_q[14]_clock_0, ME4_q[14]_clock_1, , , , ME4_q[14]_clock_enable_1, VCC, ME4_q[14]_write_address, ME4_q[14]_read_address);


--ZF15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC14|regout
--operation mode is normal

ZF15_regout_lut_out = (NF1_rota1[0] & TF1L14 & (!NF1L7) # !NF1_rota1[0] & (TF1L30 # !NF1L7)) & CASCADE(YF15_cascout);
ZF15_regout = DFFE(ZF15_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_14|regout
--operation mode is counter

VF15_regout_lut_out = TF1L30 $ UF1_true_regB[14] $ VF14_cout;
VF15_regout_sload_eqn = (SF1L3 & UF1_true_regB[14]) # (!SF1L3 & VF15_regout_lut_out);
VF15_regout_reg_input = VF15_regout_sload_eqn & !RE1L4;
VF15_regout = DFFE(VF15_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF15_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_14|cout
--operation mode is counter

VF15_cout = CARRY(TF1L30 & !UF1_true_regB[14] & !VF14_cout # !TF1L30 & (!VF14_cout # !UF1_true_regB[14]));


--AG1_alu_result[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[14]
--operation mode is normal

AG1_alu_result[14] = ZF15_regout $ VF15_regout;


--CG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1218
--operation mode is normal

CG1L2 = NE1_instruction_1[5] & NE1_instruction_1[7] & NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1_K[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[10]
--operation mode is normal

SE1_K[10]_lut_out = NE1_instruction_1[10] & VE1_p1_op_is_PFX;
SE1_K[10] = DFFE(SE1_K[10]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--SE1L73 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[13]~1290
--operation mode is normal

SE1L73 = VE1_p1_do_normal_offset & (SE1_K[10] # VE1_p1_op_b_from_2Ei5 & CG1L2) # !VE1_p1_do_normal_offset & VE1_p1_op_b_from_2Ei5 & CG1L2;


--SE1_K[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[8]
--operation mode is normal

SE1_K[8]_lut_out = NE1_instruction_1[8] & VE1_p1_op_is_PFX;
SE1_K[8] = DFFE(SE1_K[8]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--ME4_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME4_q[11]_data_in = AG1_alu_result[11];
ME4_q[11]_write_enable = ZE1L1;
ME4_q[11]_clock_0 = clk;
ME4_q[11]_clock_1 = clk;
ME4_q[11]_clock_enable_1 = TE1L6;
ME4_q[11]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[11]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[11] = MEMORY_SEGMENT(ME4_q[11]_data_in, ME4_q[11]_write_enable, ME4_q[11]_clock_0, ME4_q[11]_clock_1, , , , ME4_q[11]_clock_enable_1, VCC, ME4_q[11]_write_address, ME4_q[11]_read_address);


--ZF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC11|regout
--operation mode is normal

ZF12_regout_lut_out = (NF1_rota1[0] & TF1L8 & (!NF1L7) # !NF1_rota1[0] & (TF1L24 # !NF1L7)) & CASCADE(YF12_cascout);
ZF12_regout = DFFE(ZF12_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_11|regout
--operation mode is counter

VF12_regout_lut_out = TF1L24 $ UF1_true_regB[11] $ !VF11_cout;
VF12_regout_sload_eqn = (SF1L3 & UF1_true_regB[11]) # (!SF1L3 & VF12_regout_lut_out);
VF12_regout_reg_input = VF12_regout_sload_eqn & !RE1L4;
VF12_regout = DFFE(VF12_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF12_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_11|cout
--operation mode is counter

VF12_cout = CARRY(TF1L24 & (UF1_true_regB[11] # !VF11_cout) # !TF1L24 & UF1_true_regB[11] & !VF11_cout);


--AG1_alu_result[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[11]
--operation mode is normal

AG1_alu_result[11] = ZF12_regout $ VF12_regout;


--CG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1219
--operation mode is normal

CG1L3 = !NE1_instruction_1[5] & !NE1_instruction_1[7] & NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L70 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[10]~1291
--operation mode is normal

SE1L70 = VE1_p1_do_normal_offset & (SE1_K[10] # VE1_p1_op_b_from_2Ei5 & CG1L3) # !VE1_p1_do_normal_offset & VE1_p1_op_b_from_2Ei5 & CG1L3;


--SE1_K[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[5]
--operation mode is normal

SE1_K[5]_lut_out = NE1_instruction_1[5] & VE1_p1_op_is_PFX;
SE1_K[5] = DFFE(SE1_K[5]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--ME4_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME4_q[12]_data_in = AG1_alu_result[12];
ME4_q[12]_write_enable = ZE1L1;
ME4_q[12]_clock_0 = clk;
ME4_q[12]_clock_1 = clk;
ME4_q[12]_clock_enable_1 = TE1L6;
ME4_q[12]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[12]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[12] = MEMORY_SEGMENT(ME4_q[12]_data_in, ME4_q[12]_write_enable, ME4_q[12]_clock_0, ME4_q[12]_clock_1, , , , ME4_q[12]_clock_enable_1, VCC, ME4_q[12]_write_address, ME4_q[12]_read_address);


--ZF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC12|regout
--operation mode is normal

ZF13_regout_lut_out = (NF1_rota1[0] & TF1L10 & (!NF1L7) # !NF1_rota1[0] & (TF1L26 # !NF1L7)) & CASCADE(YF13_cascout);
ZF13_regout = DFFE(ZF13_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_12|regout
--operation mode is counter

VF13_regout_lut_out = TF1L26 $ UF1_true_regB[12] $ VF12_cout;
VF13_regout_sload_eqn = (SF1L3 & UF1_true_regB[12]) # (!SF1L3 & VF13_regout_lut_out);
VF13_regout_reg_input = VF13_regout_sload_eqn & !RE1L4;
VF13_regout = DFFE(VF13_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF13_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_12|cout
--operation mode is counter

VF13_cout = CARRY(TF1L26 & !UF1_true_regB[12] & !VF12_cout # !TF1L26 & (!VF12_cout # !UF1_true_regB[12]));


--AG1_alu_result[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[12]
--operation mode is normal

AG1_alu_result[12] = ZF13_regout $ VF13_regout;


--CG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1220
--operation mode is normal

CG1L4 = NE1_instruction_1[5] & !NE1_instruction_1[7] & NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L71 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[11]~1292
--operation mode is normal

SE1L71 = VE1_p1_do_normal_offset & (SE1_K[10] # VE1_p1_op_b_from_2Ei5 & CG1L4) # !VE1_p1_do_normal_offset & VE1_p1_op_b_from_2Ei5 & CG1L4;


--SE1_K[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[6]
--operation mode is normal

SE1_K[6]_lut_out = NE1_instruction_1[6] & VE1_p1_op_is_PFX;
SE1_K[6] = DFFE(SE1_K[6]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--ME4_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME4_q[13]_data_in = AG1_alu_result[13];
ME4_q[13]_write_enable = ZE1L1;
ME4_q[13]_clock_0 = clk;
ME4_q[13]_clock_1 = clk;
ME4_q[13]_clock_enable_1 = TE1L6;
ME4_q[13]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[13]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[13] = MEMORY_SEGMENT(ME4_q[13]_data_in, ME4_q[13]_write_enable, ME4_q[13]_clock_0, ME4_q[13]_clock_1, , , , ME4_q[13]_clock_enable_1, VCC, ME4_q[13]_write_address, ME4_q[13]_read_address);


--ZF14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC13|regout
--operation mode is normal

ZF14_regout_lut_out = (NF1_rota1[0] & TF1L12 & (!NF1L7) # !NF1_rota1[0] & (TF1L28 # !NF1L7)) & CASCADE(YF14_cascout);
ZF14_regout = DFFE(ZF14_regout_lut_out, clk, K1_data_out, , TE1L6);


--VF14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_13|regout
--operation mode is counter

VF14_regout_lut_out = TF1L28 $ UF1_true_regB[13] $ !VF13_cout;
VF14_regout_sload_eqn = (SF1L3 & UF1_true_regB[13]) # (!SF1L3 & VF14_regout_lut_out);
VF14_regout_reg_input = VF14_regout_sload_eqn & !RE1L4;
VF14_regout = DFFE(VF14_regout_reg_input, clk, K1_data_out, , TE1L6);

--VF14_cout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_13|cout
--operation mode is counter

VF14_cout = CARRY(TF1L28 & (UF1_true_regB[13] # !VF13_cout) # !TF1L28 & UF1_true_regB[13] & !VF13_cout);


--AG1_alu_result[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[13]
--operation mode is normal

AG1_alu_result[13] = ZF14_regout $ VF14_regout;


--CG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1221
--operation mode is normal

CG1L5 = !NE1_instruction_1[5] & NE1_instruction_1[7] & NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L72 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[12]~1293
--operation mode is normal

SE1L72 = VE1_p1_do_normal_offset & (SE1_K[10] # VE1_p1_op_b_from_2Ei5 & CG1L5) # !VE1_p1_do_normal_offset & VE1_p1_op_b_from_2Ei5 & CG1L5;


--SE1_K[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[7]
--operation mode is normal

SE1_K[7]_lut_out = NE1_instruction_1[7] & VE1_p1_op_is_PFX;
SE1_K[7] = DFFE(SE1_K[7]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--ME4_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME4_q[7]_data_in = TF1L33;
ME4_q[7]_write_enable = ZE1L1;
ME4_q[7]_clock_0 = clk;
ME4_q[7]_clock_1 = clk;
ME4_q[7]_clock_enable_1 = TE1L6;
ME4_q[7]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[7]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[7] = MEMORY_SEGMENT(ME4_q[7]_data_in, ME4_q[7]_write_enable, ME4_q[7]_clock_0, ME4_q[7]_clock_1, , , , ME4_q[7]_clock_enable_1, VCC, ME4_q[7]_write_address, ME4_q[7]_read_address);


--ME5_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME5_q[0]_data_in = ~GND;
ME5_q[0]_clock_1 = clk;
ME5_q[0]_clock_enable_1 = CF1L1;
ME5_q[0]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[0]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[0] = MEMORY_SEGMENT(ME5_q[0]_data_in, GND, GND, ME5_q[0]_clock_1, , , , ME5_q[0]_clock_enable_1, VCC, ME5_q[0]_write_address, ME5_q[0]_read_address);


--EB1_ad_setup_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[0]
--operation mode is normal

EB1_ad_setup_ram_s1_arb_share_counter[0]_lut_out = EB1L28 & (EB1L85 $ EB1L76) # !EB1L28 & (EB1L17);
EB1_ad_setup_ram_s1_arb_share_counter[0] = DFFE(EB1_ad_setup_ram_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , );


--EB1L30 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_grant_vector[1]~96
--operation mode is normal

EB1L30 = EB1L2 & (EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L79);


--EB1L29 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_grant_vector[0]~97
--operation mode is normal

EB1L29 = EB1L79 & (!EB1L2 # !EB1_ad_setup_ram_s1_arb_addend[1]);


--EB1L28 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_firsttransfer~119
--operation mode is normal

EB1L28 = EB1_ad_setup_ram_s1_slavearbiterlockenable & (EB1L27 # EB1_enet_nios_data_master_requests_ad_setup_ram_s1 & EB1_last_cycle_enet_nios_data_master_granted_slave_ad_setup_ram_s1);


--EB1L76 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|add~525
--operation mode is normal

EB1L76 = EB1L28 & EB1_ad_setup_ram_s1_arb_share_counter[0] # !EB1L28 & (EB1L30 # !EB1L29);


--EB1_ad_setup_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[1]
--operation mode is normal

EB1_ad_setup_ram_s1_arb_share_counter[1]_lut_out = !EB1L20;
EB1_ad_setup_ram_s1_arb_share_counter[1] = DFFE(EB1_ad_setup_ram_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , );


--EB1L77 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|add~526
--operation mode is normal

EB1L77 = EB1L28 & EB1_ad_setup_ram_s1_arb_share_counter[1] # !EB1L28 & (EB1L30 # EB1L29);


--EB1L22 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[2]~278
--operation mode is normal

EB1L22 = !EB1L76 & !EB1L77;


--EB1_ad_setup_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter[2]
--operation mode is normal

EB1_ad_setup_ram_s1_arb_share_counter[2]_lut_out = EB1L23 $ (!EB1L76 & !EB1L77);
EB1_ad_setup_ram_s1_arb_share_counter[2] = DFFE(EB1_ad_setup_ram_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , );


--EB1L23 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[2]~279
--operation mode is normal

EB1L23 = EB1L28 & (EB1_ad_setup_ram_s1_arb_share_counter[2] # !EB1_ad_setup_ram_s1_arb_share_counter[0] & !EB1_ad_setup_ram_s1_arb_share_counter[1]);


--EB1L85 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|reduce_or~27
--operation mode is normal

EB1L85 = EB1_ad_setup_ram_s1_arb_share_counter[0] # EB1_ad_setup_ram_s1_arb_share_counter[1] # EB1_ad_setup_ram_s1_arb_share_counter[2];


--EB1L17 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[0]~281
--operation mode is normal

EB1L17 = EB1L79 & (!EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L2);


--EB1L18 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[0]~282
--operation mode is normal

EB1L18 = EB1L28 & (EB1L85 $ !EB1L76) # !EB1L28 & (!EB1L17);


--EB1_ad_setup_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_saved_chosen_master_vector[0]
--operation mode is normal

EB1_ad_setup_ram_s1_saved_chosen_master_vector[0]_lut_out = EB1L79 & (!EB1L2 # !EB1_ad_setup_ram_s1_arb_addend[1]);
EB1_ad_setup_ram_s1_saved_chosen_master_vector[0] = DFFE(EB1_ad_setup_ram_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , EB1L25);


--EB1L24 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_winner[0]~42
--operation mode is normal

EB1L24 = EB1L28 & EB1_ad_setup_ram_s1_saved_chosen_master_vector[0] # !EB1L28 & (EB1L29 # EB1_ad_setup_ram_s1_saved_chosen_master_vector[0] & !EB1L30);


--EB1L26 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arbitration_holdoff_internal~15
--operation mode is normal

EB1L26 = !EB1L28 & (EB1L79 # EB1L2);


--EB1_ad_setup_ram_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_saved_chosen_master_vector[1]
--operation mode is normal

EB1_ad_setup_ram_s1_saved_chosen_master_vector[1]_lut_out = EB1L2 & (EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L79);
EB1_ad_setup_ram_s1_saved_chosen_master_vector[1] = DFFE(EB1_ad_setup_ram_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , EB1L25);


--EB1L83 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|last_cycle_ad_nios_data_master_granted_slave_ad_setup_ram_s1~65
--operation mode is normal

EB1L83 = EB1L28 & EB1_ad_setup_ram_s1_saved_chosen_master_vector[1] # !EB1L28 & (EB1L30 # EB1_ad_setup_ram_s1_saved_chosen_master_vector[1] & !EB1L29);


--AB1_ad_result_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_saved_chosen_master_vector[0]
--operation mode is normal

AB1_ad_result_ram_s1_saved_chosen_master_vector[0]_lut_out = AB1L64 & (!AB1L6 # !AB1_ad_result_ram_s1_arb_addend[1]);
AB1_ad_result_ram_s1_saved_chosen_master_vector[0] = DFFE(AB1_ad_result_ram_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , AB1L26);


--AB1L25 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_winner[0]~35
--operation mode is normal

AB1L25 = AB1L30 & AB1_ad_result_ram_s1_saved_chosen_master_vector[0] # !AB1L30 & (AB1L39 # AB1_ad_result_ram_s1_saved_chosen_master_vector[0] & !AB1L31);


--CB1_ad_rom_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_saved_chosen_master_vector[0]
--operation mode is normal

CB1_ad_rom_s1_saved_chosen_master_vector[0]_lut_out = CB1L8 & (!CB1_ad_rom_s1_arb_addend[1] # !CB1L2);
CB1_ad_rom_s1_saved_chosen_master_vector[0] = DFFE(CB1_ad_rom_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , CB1L34);


--CB1L7 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_nios_instruction_master_granted_ad_rom_s1~86
--operation mode is normal

CB1L7 = CB1L8 & (!CB1_ad_rom_s1_arb_addend[1] # !CB1L2);


--CB1L41 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~673
--operation mode is normal

CB1L41 = CB1L8 & !CB1_ad_rom_s1_arb_addend[1] # !CB1L2;


--CB1L36 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_firsttransfer~58
--operation mode is normal

CB1L36 = CB1_ad_rom_s1_slavearbiterlockenable & (CB1L1 # CB1_last_cycle_ad_nios_instruction_master_granted_slave_ad_rom_s1 & CB1L11);


--CB1L33 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_winner[0]~33
--operation mode is normal

CB1L33 = CB1L36 & CB1_ad_rom_s1_saved_chosen_master_vector[0] # !CB1L36 & (CB1L7 # CB1_ad_rom_s1_saved_chosen_master_vector[0] & CB1L41);


--CB1L35 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arbitration_holdoff_internal~69
--operation mode is normal

CB1L35 = !CB1L36 & (CB1L2 # CB1L8);


--FF8_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_7|combout
--operation mode is normal

FF8_combout = WE1_do_jump & HG1L8 # !WE1_do_jump & (EF1L6);

--FF8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_7|regout
--operation mode is normal

FF8_regout = DFFE(FF8_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[7]~1694
--operation mode is normal

EF1L33 = DF1L4 & FF8_regout # !DF1L4 & (FF8_combout);


--DF1_pc[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[6]
--operation mode is counter

DF1_pc[6]_lut_out = DF1_pc[6] $ (!DF1L17);
DF1_pc[6]_sload_eqn = (DF1L2 & EF1L32) # (!DF1L2 & DF1_pc[6]_lut_out);
DF1_pc[6] = DFFE(DF1_pc[6]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[6]~632
--operation mode is counter

DF1L19 = CARRY(DF1_pc[6] & (!DF1L17));


--FF9_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_8|combout
--operation mode is normal

FF9_combout = WE1_do_jump & HG1L9 # !WE1_do_jump & (EF1L8);

--FF9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_8|regout
--operation mode is normal

FF9_regout = DFFE(FF9_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[8]~1695
--operation mode is normal

EF1L34 = DF1L4 & FF9_regout # !DF1L4 & (FF9_combout);


--FF10_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_9|combout
--operation mode is normal

FF10_combout = WE1_do_jump & HG1L10 # !WE1_do_jump & (EF1L10);

--FF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_9|regout
--operation mode is normal

FF10_regout = DFFE(FF10_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[9]~1696
--operation mode is normal

EF1L35 = DF1L4 & FF10_regout # !DF1L4 & (FF10_combout);


--T1_ad_cmd_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_saved_chosen_master_vector[0]
--operation mode is normal

T1_ad_cmd_ram_s1_saved_chosen_master_vector[0]_lut_out = T1L59 & (!T1L50 # !T1_ad_cmd_ram_s1_arb_addend[1]);
T1_ad_cmd_ram_s1_saved_chosen_master_vector[0] = DFFE(T1_ad_cmd_ram_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , T1L19);


--T1L18 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_winner[0]~35
--operation mode is normal

T1L18 = T1L23 & T1_ad_cmd_ram_s1_saved_chosen_master_vector[0] # !T1L23 & (T1L31 # T1_ad_cmd_ram_s1_saved_chosen_master_vector[0] & !T1L24);


--Y1_ad_ram_s1_arb_addend[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[2]
--operation mode is normal

Y1_ad_ram_s1_arb_addend[2]_lut_out = Y1L110 & (Y1L52 & Y1_ad_ram_s1_saved_chosen_master_vector[1] # !Y1L52 & (Y1L7)) # !Y1L110 & Y1_ad_ram_s1_saved_chosen_master_vector[1];
Y1_ad_ram_s1_arb_addend[2] = DFFE(Y1_ad_ram_s1_arb_addend[2]_lut_out, clk, K1_data_out, , Y1L110);


--Y1_ad_ram_s1_saved_chosen_master_vector[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_saved_chosen_master_vector[0]
--operation mode is normal

Y1_ad_ram_s1_saved_chosen_master_vector[0]_lut_out = Y1L102 & (Y1L82 # Y1L84);
Y1_ad_ram_s1_saved_chosen_master_vector[0] = DFFE(Y1_ad_ram_s1_saved_chosen_master_vector[0]_lut_out, clk, K1_data_out, , Y1L49);


--Y1L99 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|enet_nios_data_master_granted_ad_ram_s1~40
--operation mode is normal

Y1L99 = Y1L102 & (Y1L82 # Y1L84);


--Y1L47 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_winner[0]~53
--operation mode is normal

Y1L47 = Y1L110 & (Y1L52 & Y1_ad_ram_s1_saved_chosen_master_vector[0] # !Y1L52 & (Y1L99)) # !Y1L110 & Y1_ad_ram_s1_saved_chosen_master_vector[0];


--CB1_ad_rom_s1_saved_chosen_master_vector[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_saved_chosen_master_vector[1]
--operation mode is normal

CB1_ad_rom_s1_saved_chosen_master_vector[1]_lut_out = CB1L2 & (CB1_ad_rom_s1_arb_addend[1] # !CB1L8);
CB1_ad_rom_s1_saved_chosen_master_vector[1] = DFFE(CB1_ad_rom_s1_saved_chosen_master_vector[1]_lut_out, clk, K1_data_out, , CB1L34);


--CB1L48 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|last_cycle_ad_nios_data_master_granted_slave_ad_rom_s1~70
--operation mode is normal

CB1L48 = CB1L36 & CB1_ad_rom_s1_saved_chosen_master_vector[1] # !CB1L36 & (CB1_ad_rom_s1_saved_chosen_master_vector[1] & !CB1L7 # !CB1L41);


--ME4_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME4_q[9]_data_in = AG1_alu_result[9];
ME4_q[9]_write_enable = ZE1L1;
ME4_q[9]_clock_0 = clk;
ME4_q[9]_clock_1 = clk;
ME4_q[9]_clock_enable_1 = TE1L6;
ME4_q[9]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[9]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[9] = MEMORY_SEGMENT(ME4_q[9]_data_in, ME4_q[9]_write_enable, ME4_q[9]_clock_0, ME4_q[9]_clock_1, , , , ME4_q[9]_clock_enable_1, VCC, ME4_q[9]_write_address, ME4_q[9]_read_address);


--ZF10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_64FC:the_ad_nios_hidden_lcell_64FC9|regout
--operation mode is normal

ZF10_regout_lut_out = (NF1_rota1[0] & TF1L4 & (!NF1L7) # !NF1_rota1[0] & (TF1L20 # !NF1L7)) & CASCADE(YF10_cascout);
ZF10_regout = DFFE(ZF10_regout_lut_out, clk, K1_data_out, , TE1L6);


--AG1_alu_result[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|alu_result[9]
--operation mode is normal

AG1_alu_result[9] = VF10_regout $ ZF10_regout;


--ME4_q[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[10]
ME4_q[10]_data_in = AG1_alu_result[10];
ME4_q[10]_write_enable = ZE1L1;
ME4_q[10]_clock_0 = clk;
ME4_q[10]_clock_1 = clk;
ME4_q[10]_clock_enable_1 = TE1L6;
ME4_q[10]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[10]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[10] = MEMORY_SEGMENT(ME4_q[10]_data_in, ME4_q[10]_write_enable, ME4_q[10]_clock_0, ME4_q[10]_clock_1, , , , ME4_q[10]_clock_enable_1, VCC, ME4_q[10]_write_address, ME4_q[10]_read_address);


--SE1_K[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[9]
--operation mode is normal

SE1_K[9]_lut_out = NE1_instruction_1[9] & VE1_p1_op_is_PFX;
SE1_K[9] = DFFE(SE1_K[9]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--CG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1222
--operation mode is normal

CG1L6 = NE1_instruction_1[5] & !NE1_instruction_1[7] & NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L69 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[9]~1296
--operation mode is normal

SE1L69 = VE1_p1_op_b_from_2Ei5 & (CG1L6 # VE1_p1_do_normal_offset & SE1_K[9]) # !VE1_p1_op_b_from_2Ei5 & VE1_p1_do_normal_offset & SE1_K[9];


--SE1_K[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[4]
--operation mode is normal

SE1_K[4]_lut_out = NE1_instruction_1[4] & VE1_p1_op_is_PFX;
SE1_K[4] = DFFE(SE1_K[4]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--TF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[1]~2564
--operation mode is normal

TF1L3 = MF1_sel_rot1 & MF1_shiftresult[0] # !MF1_sel_rot1 & (MF1_shiftresult[1]) # !MF1_shift_cycle_2;


--TF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[1]~2565
--operation mode is normal

TF1L4 = TF1L3 & (GG1_do_fwd_a_alu & AG1_alu_result[1] # !GG1_do_fwd_a_alu & (HG1_op_a[1]));


--TF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[9]~2566
--operation mode is normal

TF1L19 = MF1_sel_rot1 & MF1_shiftresult[8] # !MF1_sel_rot1 & (MF1_shiftresult[9]) # !MF1_shift_cycle_2;


--HG1_op_a[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[9]
--operation mode is normal

HG1_op_a[9]_lut_out = HG1L40 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[9];
HG1_op_a[9] = DFFE(HG1_op_a[9]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[9]~2567
--operation mode is normal

TF1L20 = TF1L19 & (GG1_do_fwd_a_alu & AG1_alu_result[9] # !GG1_do_fwd_a_alu & (HG1_op_a[9]));


--YF2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F1|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF2L3 = (LF1_sel_notb & !UF1_true_regB[1] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L7 # !VE1_p3_sel_memword)) & CASCADE(XF2_cascout);

--YF2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F1|cascout
--operation mode is normal

YF2_cascout = (LF1_sel_notb & !UF1_true_regB[1] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L7 # !VE1_p3_sel_memword)) & CASCADE(XF2_cascout);


--LG2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC1|combout
--operation mode is normal

LG2_combout = (JG1_sel_override_lo & QF1L4 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[1] # !JG1L2)) & CASCADE(KG2_cascout);

--LG2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC1|regout
--operation mode is normal

LG2_regout = DFFE(LG2_combout, clk, K1_data_out, , TE1L6);


--UF1_true_regB[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[1]
--operation mode is normal

UF1_true_regB[1] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG2_regout));


--BF1_next_instruction_address[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[1]
--operation mode is counter

BF1_next_instruction_address[1]_lut_out = BF1_next_instruction_address[1] $ (BF1L23);
BF1_next_instruction_address[1]_sload_eqn = (BF1L48 & EF1L27) # (!BF1L48 & BF1_next_instruction_address[1]_lut_out);
BF1_next_instruction_address[1] = DFFE(BF1_next_instruction_address[1]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[1]~98
--operation mode is counter

BF1L25 = CARRY(!BF1L23 # !BF1_next_instruction_address[1]);


--YF3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F2|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF3L3 = (LF1_sel_notb & !UF1_true_regB[2] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L11 # !VE1_p3_sel_memword)) & CASCADE(XF3_cascout);

--YF3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F2|cascout
--operation mode is normal

YF3_cascout = (LF1_sel_notb & !UF1_true_regB[2] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L11 # !VE1_p3_sel_memword)) & CASCADE(XF3_cascout);


--LG3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC2|combout
--operation mode is normal

LG3_combout = (JG1_sel_override_lo & QF1L5 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[2] # !JG1L2)) & CASCADE(KG3_cascout);

--LG3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC2|regout
--operation mode is normal

LG3_regout = DFFE(LG3_combout, clk, K1_data_out, , TE1L6);


--UF1_true_regB[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[2]
--operation mode is normal

UF1_true_regB[2] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG3_regout));


--BF1_next_instruction_address[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[2]
--operation mode is counter

BF1_next_instruction_address[2]_lut_out = BF1_next_instruction_address[2] $ (!BF1L25);
BF1_next_instruction_address[2]_sload_eqn = (BF1L48 & EF1L28) # (!BF1L48 & BF1_next_instruction_address[2]_lut_out);
BF1_next_instruction_address[2] = DFFE(BF1_next_instruction_address[2]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[2]~101
--operation mode is counter

BF1L27 = CARRY(BF1_next_instruction_address[2] & (!BF1L25));


--MF1_shiftresult[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[3]
--operation mode is normal

MF1_shiftresult[3]_lut_out = !MF1L11;
MF1_shiftresult[3] = DFFE(MF1_shiftresult[3]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[3]~2568
--operation mode is normal

TF1L7 = MF1_sel_rot1 & MF1_shiftresult[2] # !MF1_sel_rot1 & (MF1_shiftresult[3]) # !MF1_shift_cycle_2;


--TF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[3]~2569
--operation mode is normal

TF1L8 = TF1L7 & (GG1_do_fwd_a_alu & AG1_alu_result[3] # !GG1_do_fwd_a_alu & (HG1_op_a[3]));


--MF1_shiftresult[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[11]
--operation mode is normal

MF1_shiftresult[11]_lut_out = !MF1L35;
MF1_shiftresult[11] = DFFE(MF1_shiftresult[11]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[11]~2570
--operation mode is normal

TF1L23 = MF1_sel_rot1 & MF1_shiftresult[10] # !MF1_sel_rot1 & (MF1_shiftresult[11]) # !MF1_shift_cycle_2;


--HG1_op_a[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[11]
--operation mode is normal

HG1_op_a[11]_lut_out = HG1L42 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[11];
HG1_op_a[11] = DFFE(HG1_op_a[11]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[11]~2571
--operation mode is normal

TF1L24 = TF1L23 & (GG1_do_fwd_a_alu & AG1_alu_result[11] # !GG1_do_fwd_a_alu & (HG1_op_a[11]));


--YF4L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F3|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF4L3 = (LF1_sel_notb & !UF1_true_regB[3] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L15 # !VE1_p3_sel_memword)) & CASCADE(XF4_cascout);

--YF4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F3|cascout
--operation mode is normal

YF4_cascout = (LF1_sel_notb & !UF1_true_regB[3] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L15 # !VE1_p3_sel_memword)) & CASCADE(XF4_cascout);


--LG4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC3|combout
--operation mode is normal

LG4_combout = (JG1_sel_override_lo & QF1L6 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[3] # !JG1L2)) & CASCADE(KG4_cascout);

--LG4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC3|regout
--operation mode is normal

LG4_regout = DFFE(LG4_combout, clk, K1_data_out, , TE1L6);


--UF1_true_regB[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[3]
--operation mode is normal

UF1_true_regB[3] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG4_regout));


--BF1_next_instruction_address[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[3]
--operation mode is counter

BF1_next_instruction_address[3]_lut_out = BF1_next_instruction_address[3] $ (BF1L27);
BF1_next_instruction_address[3]_sload_eqn = (BF1L48 & EF1L29) # (!BF1L48 & BF1_next_instruction_address[3]_lut_out);
BF1_next_instruction_address[3] = DFFE(BF1_next_instruction_address[3]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[3]~104
--operation mode is counter

BF1L29 = CARRY(!BF1L27 # !BF1_next_instruction_address[3]);


--JK1_do_load_shifter is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|do_load_shifter
--operation mode is normal

JK1_do_load_shifter_lut_out = !JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (JK1L27 & JK1_tx_ready);
JK1_do_load_shifter = DFFE(JK1_do_load_shifter_lut_out, clk, K1_data_out, , );


--JK1_baud_clk_en is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_clk_en
--operation mode is normal

JK1_baud_clk_en_lut_out = JK1L21 & JK1L22 & (!JK1_baud_rate_counter[8]);
JK1_baud_clk_en = DFFE(JK1_baud_clk_en_lut_out, clk, K1_data_out, , );


--JK1L46 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[10]~1020
--operation mode is normal

JK1L46 = JK1_do_load_shifter # JK1_baud_clk_en & (JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # !JK1L27);


--GK1_tx_data[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[7]
--operation mode is normal

GK1_tx_data[7]_lut_out = ZJ1_op_a[7];
GK1_tx_data[7] = DFFE(GK1_tx_data[7]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[6]
--operation mode is normal

GK1_tx_data[6]_lut_out = ZJ1_op_a[6];
GK1_tx_data[6] = DFFE(GK1_tx_data[6]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[5]
--operation mode is normal

GK1_tx_data[5]_lut_out = ZJ1_op_a[5];
GK1_tx_data[5] = DFFE(GK1_tx_data[5]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[4]
--operation mode is normal

GK1_tx_data[4]_lut_out = ZJ1_op_a[4];
GK1_tx_data[4] = DFFE(GK1_tx_data[4]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[3]
--operation mode is normal

GK1_tx_data[3]_lut_out = ZJ1_op_a[3];
GK1_tx_data[3] = DFFE(GK1_tx_data[3]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[2]
--operation mode is normal

GK1_tx_data[2]_lut_out = ZJ1_op_a[2];
GK1_tx_data[2] = DFFE(GK1_tx_data[2]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[1]
--operation mode is normal

GK1_tx_data[1]_lut_out = ZJ1_op_a[1];
GK1_tx_data[1] = DFFE(GK1_tx_data[1]_lut_out, clk, K1_data_out, , GK1L62);


--GK1_tx_data[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_data[0]
--operation mode is normal

GK1_tx_data[0]_lut_out = ZJ1_op_a[0];
GK1_tx_data[0] = DFFE(GK1_tx_data[0]_lut_out, clk, K1_data_out, , GK1L62);


--NK1_do_load_shifter is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|do_load_shifter
--operation mode is normal

NK1_do_load_shifter_lut_out = !NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] & (NK1L30 & NK1_tx_ready);
NK1_do_load_shifter = DFFE(NK1_do_load_shifter_lut_out, clk, K1_data_out, , );


--NK1_baud_clk_en is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_clk_en
--operation mode is normal

NK1_baud_clk_en_lut_out = NK1L23 & NK1L24 & !NK1_baud_rate_counter[8] & !NK1_baud_rate_counter[9];
NK1_baud_clk_en = DFFE(NK1_baud_clk_en_lut_out, clk, K1_data_out, , );


--NK1L47 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]~984
--operation mode is normal

NK1L47 = NK1_do_load_shifter # NK1_baud_clk_en & (NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # !NK1L30);


--LK1_tx_data[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[7]
--operation mode is normal

LK1_tx_data[7]_lut_out = ZJ1_op_a[7];
LK1_tx_data[7] = DFFE(LK1_tx_data[7]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[6]
--operation mode is normal

LK1_tx_data[6]_lut_out = ZJ1_op_a[6];
LK1_tx_data[6] = DFFE(LK1_tx_data[6]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[5]
--operation mode is normal

LK1_tx_data[5]_lut_out = ZJ1_op_a[5];
LK1_tx_data[5] = DFFE(LK1_tx_data[5]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[4]
--operation mode is normal

LK1_tx_data[4]_lut_out = ZJ1_op_a[4];
LK1_tx_data[4] = DFFE(LK1_tx_data[4]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[3]
--operation mode is normal

LK1_tx_data[3]_lut_out = ZJ1_op_a[3];
LK1_tx_data[3] = DFFE(LK1_tx_data[3]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[2]
--operation mode is normal

LK1_tx_data[2]_lut_out = ZJ1_op_a[2];
LK1_tx_data[2] = DFFE(LK1_tx_data[2]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[1]
--operation mode is normal

LK1_tx_data[1]_lut_out = ZJ1_op_a[1];
LK1_tx_data[1] = DFFE(LK1_tx_data[1]_lut_out, clk, K1_data_out, , LK1L63);


--LK1_tx_data[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_data[0]
--operation mode is normal

LK1_tx_data[0]_lut_out = ZJ1_op_a[0];
LK1_tx_data[0] = DFFE(LK1_tx_data[0]_lut_out, clk, K1_data_out, , LK1L63);


--CL4L14 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

CL4L14 = !CL4_cout;


--CL5_counter_cell[5] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[5]
--operation mode is counter

CL5_counter_cell[5]_lut_out = CL5_counter_cell[5] $ CL5L15;
CL5_counter_cell[5]_sload_eqn = (CL4L14 & UK1_dffs[5]) # (!CL4L14 & CL5_counter_cell[5]_lut_out);
CL5_counter_cell[5] = DFFE(CL5_counter_cell[5]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5_cout is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|cout
--operation mode is counter

CL5_cout = CARRY(CL5_counter_cell[5] # !CL5L15);


--DJ1_shiftresult[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[5]
--operation mode is normal

DJ1_shiftresult[5]_lut_out = !DJ1L17;
DJ1_shiftresult[5] = DFFE(DJ1_shiftresult[5]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3605
--operation mode is normal

KJ1L55 = DJ1_sel_rot1 & DJ1_shiftresult[4] # !DJ1_sel_rot1 & (DJ1_shiftresult[5]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[5]
--operation mode is normal

KJ1_true_regA[5] = KJ1L55 & (YJ1_do_fwd_a_alu & SJ1_alu_result[5] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[5]));


--DJ1_shiftresult[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[13]
--operation mode is normal

DJ1_shiftresult[13]_lut_out = !DJ1L41;
DJ1_shiftresult[13] = DFFE(DJ1_shiftresult[13]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3606
--operation mode is normal

KJ1L56 = DJ1_sel_rot1 & DJ1_shiftresult[12] # !DJ1_sel_rot1 & (DJ1_shiftresult[13]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[13]
--operation mode is normal

KJ1_true_regA[13] = KJ1L56 & (YJ1_do_fwd_a_alu & SJ1_alu_result[13] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[13]));


--QJ11L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F10|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ11L3 = (EJ1L9 & KJ1_true_regA[21] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[29] # !EJ1_rota0[3])) & CASCADE(QJ12_cascout);

--QJ11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F10|cascout
--operation mode is normal

QJ11_cascout = (EJ1L9 & KJ1_true_regA[21] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[29] # !EJ1_rota0[3])) & CASCADE(QJ12_cascout);


--TH1_next_instruction_address[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[5]
--operation mode is counter

TH1_next_instruction_address[5]_lut_out = TH1_next_instruction_address[5] $ (TH1L46);
TH1_next_instruction_address[5]_sload_eqn = (TH1L81 & WH1L49) # (!TH1L81 & TH1_next_instruction_address[5]_lut_out);
TH1_next_instruction_address[5] = DFFE(TH1_next_instruction_address[5]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[5]~170
--operation mode is counter

TH1L48 = CARRY(!TH1L46 # !TH1_next_instruction_address[5]);


--PH1_byterot_sel_lo16[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[3]
--operation mode is normal

PH1_byterot_sel_lo16[3]_lut_out = LH1_p2_do_iTRAP_n # LH1_p2_byterot_F_control # HH1_do_override_op_b & PH1L56;
PH1_byterot_sel_lo16[3] = DFFE(PH1_byterot_sel_lo16[3]_lut_out, clk, K1_data_out, , JH1L8);


--EJ1_rota1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[0]
--operation mode is normal

EJ1_rota1[0] = PH1_byterot_sel_lo16[3] # LH1_p3_sel_dynamic_ext8 & !LJ1L1 & !LJ1L2;


--EJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[1]~350
--operation mode is normal

EJ1L21 = LJ1L1 & LH1_p3_sel_dynamic_ext # !LJ1L1 & (LH1_p3_sel_dynamic_ext16);


--EJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_2~327
--operation mode is normal

EJ1L27 = !PH1_byterot_sel_lo16[0] & (KJ1_true_regA[31] # !LH1_p3_do_iABS);


--EJ1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_1~326
--operation mode is normal

EJ1L26 = EJ1L21 & !LJ1L2 # !EJ1L27;


--QJ31L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F30|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ31L3 = (EJ1_rota1[2] & KJ1_true_regA[23] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[31] # !EJ1L14)) & CASCADE(QJ32_cascout);

--QJ31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F30|cascout
--operation mode is normal

QJ31_cascout = (EJ1_rota1[2] & KJ1_true_regA[23] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[31] # !EJ1L14)) & CASCADE(QJ32_cascout);


--TH1_next_instruction_address[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[15]
--operation mode is counter

TH1_next_instruction_address[15]_lut_out = TH1_next_instruction_address[15] $ (TH1L66);
TH1_next_instruction_address[15]_sload_eqn = (TH1L81 & WH1L59) # (!TH1L81 & TH1_next_instruction_address[15]_lut_out);
TH1_next_instruction_address[15] = DFFE(TH1_next_instruction_address[15]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[15]~173
--operation mode is counter

TH1L68 = CARRY(!TH1L66 # !TH1_next_instruction_address[15]);


--KJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3607
--operation mode is normal

KJ1L57 = DJ1_sel_rot1 & DJ1_shiftresult[5] # !DJ1_sel_rot1 & (DJ1_shiftresult[6]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[6]
--operation mode is normal

KJ1_true_regA[6] = KJ1L57 & (YJ1_do_fwd_a_alu & SJ1_alu_result[6] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[6]));


--KJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3608
--operation mode is normal

KJ1L58 = DJ1_sel_rot1 & DJ1_shiftresult[13] # !DJ1_sel_rot1 & (DJ1_shiftresult[14]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[14]
--operation mode is normal

KJ1_true_regA[14] = KJ1L58 & (YJ1_do_fwd_a_alu & SJ1_alu_result[14] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[14]));


--QJ29L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F28|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ29L3 = (EJ1_rota1[2] & KJ1_true_regA[22] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[30] # !EJ1L14)) & CASCADE(QJ30_cascout);

--QJ29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F28|cascout
--operation mode is normal

QJ29_cascout = (EJ1_rota1[2] & KJ1_true_regA[22] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[30] # !EJ1L14)) & CASCADE(QJ30_cascout);


--TH1_next_instruction_address[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[14]
--operation mode is counter

TH1_next_instruction_address[14]_lut_out = TH1_next_instruction_address[14] $ (!TH1L64);
TH1_next_instruction_address[14]_sload_eqn = (TH1L81 & WH1L58) # (!TH1L81 & TH1_next_instruction_address[14]_lut_out);
TH1_next_instruction_address[14] = DFFE(TH1_next_instruction_address[14]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[14]~176
--operation mode is counter

TH1L66 = CARRY(TH1_next_instruction_address[14] & (!TH1L64));


--QJ27L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F26|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ27L3 = (EJ1_rota1[2] & KJ1_true_regA[21] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[29] # !EJ1L14)) & CASCADE(QJ28_cascout);

--QJ27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F26|cascout
--operation mode is normal

QJ27_cascout = (EJ1_rota1[2] & KJ1_true_regA[21] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[29] # !EJ1L14)) & CASCADE(QJ28_cascout);


--TH1_next_instruction_address[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[13]
--operation mode is counter

TH1_next_instruction_address[13]_lut_out = TH1_next_instruction_address[13] $ (TH1L62);
TH1_next_instruction_address[13]_sload_eqn = (TH1L81 & WH1L57) # (!TH1L81 & TH1_next_instruction_address[13]_lut_out);
TH1_next_instruction_address[13] = DFFE(TH1_next_instruction_address[13]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[13]~179
--operation mode is counter

TH1L64 = CARRY(!TH1L62 # !TH1_next_instruction_address[13]);


--QJ25L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F24|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ25L3 = (EJ1_rota1[2] & KJ1_true_regA[20] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[28] # !EJ1L14)) & CASCADE(QJ26_cascout);

--QJ25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F24|cascout
--operation mode is normal

QJ25_cascout = (EJ1_rota1[2] & KJ1_true_regA[20] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[28] # !EJ1L14)) & CASCADE(QJ26_cascout);


--TH1_next_instruction_address[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[12]
--operation mode is counter

TH1_next_instruction_address[12]_lut_out = TH1_next_instruction_address[12] $ (!TH1L60);
TH1_next_instruction_address[12]_sload_eqn = (TH1L81 & WH1L56) # (!TH1L81 & TH1_next_instruction_address[12]_lut_out);
TH1_next_instruction_address[12] = DFFE(TH1_next_instruction_address[12]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[12]~182
--operation mode is counter

TH1L62 = CARRY(TH1_next_instruction_address[12] & (!TH1L60));


--QJ23L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F22|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ23L3 = (EJ1_rota1[2] & KJ1_true_regA[19] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[27] # !EJ1L14)) & CASCADE(QJ24_cascout);

--QJ23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F22|cascout
--operation mode is normal

QJ23_cascout = (EJ1_rota1[2] & KJ1_true_regA[19] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[27] # !EJ1L14)) & CASCADE(QJ24_cascout);


--TH1_next_instruction_address[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[11]
--operation mode is counter

TH1_next_instruction_address[11]_lut_out = TH1_next_instruction_address[11] $ (TH1L58);
TH1_next_instruction_address[11]_sload_eqn = (TH1L81 & WH1L55) # (!TH1L81 & TH1_next_instruction_address[11]_lut_out);
TH1_next_instruction_address[11] = DFFE(TH1_next_instruction_address[11]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[11]~185
--operation mode is counter

TH1L60 = CARRY(!TH1L58 # !TH1_next_instruction_address[11]);


--QJ21L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F20|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ21L3 = (EJ1_rota1[2] & KJ1_true_regA[18] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[26] # !EJ1L14)) & CASCADE(QJ22_cascout);

--QJ21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F20|cascout
--operation mode is normal

QJ21_cascout = (EJ1_rota1[2] & KJ1_true_regA[18] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[26] # !EJ1L14)) & CASCADE(QJ22_cascout);


--TH1_next_instruction_address[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[10]
--operation mode is counter

TH1_next_instruction_address[10]_lut_out = TH1_next_instruction_address[10] $ (!TH1L56);
TH1_next_instruction_address[10]_sload_eqn = (TH1L81 & WH1L54) # (!TH1L81 & TH1_next_instruction_address[10]_lut_out);
TH1_next_instruction_address[10] = DFFE(TH1_next_instruction_address[10]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[10]~188
--operation mode is counter

TH1L58 = CARRY(TH1_next_instruction_address[10] & (!TH1L56));


--QJ19L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F18|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ19L3 = (EJ1_rota1[2] & KJ1_true_regA[17] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[25] # !EJ1L14)) & CASCADE(QJ20_cascout);

--QJ19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F18|cascout
--operation mode is normal

QJ19_cascout = (EJ1_rota1[2] & KJ1_true_regA[17] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[25] # !EJ1L14)) & CASCADE(QJ20_cascout);


--TH1_next_instruction_address[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[9]
--operation mode is counter

TH1_next_instruction_address[9]_lut_out = TH1_next_instruction_address[9] $ (TH1L54);
TH1_next_instruction_address[9]_sload_eqn = (TH1L81 & WH1L53) # (!TH1L81 & TH1_next_instruction_address[9]_lut_out);
TH1_next_instruction_address[9] = DFFE(TH1_next_instruction_address[9]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[9]~191
--operation mode is counter

TH1L56 = CARRY(!TH1L54 # !TH1_next_instruction_address[9]);


--QJ17L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F16|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ17L3 = (EJ1_rota1[2] & KJ1_true_regA[16] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[24] # !EJ1L14)) & CASCADE(QJ18_cascout);

--QJ17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F16|cascout
--operation mode is normal

QJ17_cascout = (EJ1_rota1[2] & KJ1_true_regA[16] & (!EJ1L14) # !EJ1_rota1[2] & (KJ1_true_regA[24] # !EJ1L14)) & CASCADE(QJ18_cascout);


--TH1_next_instruction_address[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[8]
--operation mode is counter

TH1_next_instruction_address[8]_lut_out = TH1_next_instruction_address[8] $ (!TH1L52);
TH1_next_instruction_address[8]_sload_eqn = (TH1L81 & WH1L52) # (!TH1L81 & TH1_next_instruction_address[8]_lut_out);
TH1_next_instruction_address[8] = DFFE(TH1_next_instruction_address[8]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[8]~194
--operation mode is counter

TH1L54 = CARRY(TH1_next_instruction_address[8] & (!TH1L52));


--QJ15L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F14|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ15L3 = (EJ1L9 & KJ1_true_regA[23] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[31] # !EJ1_rota0[3])) & CASCADE(QJ16_cascout);

--QJ15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F14|cascout
--operation mode is normal

QJ15_cascout = (EJ1L9 & KJ1_true_regA[23] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[31] # !EJ1_rota0[3])) & CASCADE(QJ16_cascout);


--TH1_next_instruction_address[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[7]
--operation mode is counter

TH1_next_instruction_address[7]_lut_out = TH1_next_instruction_address[7] $ (TH1L50);
TH1_next_instruction_address[7]_sload_eqn = (TH1L81 & WH1L51) # (!TH1L81 & TH1_next_instruction_address[7]_lut_out);
TH1_next_instruction_address[7] = DFFE(TH1_next_instruction_address[7]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[7]~197
--operation mode is counter

TH1L52 = CARRY(!TH1L50 # !TH1_next_instruction_address[7]);


--QJ13L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F12|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ13L3 = (EJ1L9 & KJ1_true_regA[22] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[30] # !EJ1_rota0[3])) & CASCADE(QJ14_cascout);

--QJ13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F12|cascout
--operation mode is normal

QJ13_cascout = (EJ1L9 & KJ1_true_regA[22] & (!EJ1_rota0[3]) # !EJ1L9 & (KJ1_true_regA[30] # !EJ1_rota0[3])) & CASCADE(QJ14_cascout);


--TH1_next_instruction_address[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[6]
--operation mode is counter

TH1_next_instruction_address[6]_lut_out = TH1_next_instruction_address[6] $ (!TH1L48);
TH1_next_instruction_address[6]_sload_eqn = (TH1L81 & WH1L50) # (!TH1L81 & TH1_next_instruction_address[6]_lut_out);
TH1_next_instruction_address[6] = DFFE(TH1_next_instruction_address[6]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[6]~200
--operation mode is counter

TH1L50 = CARRY(TH1_next_instruction_address[6] & (!TH1L48));


--ME14_q[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[17]
ME14_q[17]_data_in = SJ1_alu_result[17];
ME14_q[17]_write_enable = RH1L6;
ME14_q[17]_clock_0 = clk;
ME14_q[17]_clock_1 = clk;
ME14_q[17]_clock_enable_1 = JH1L8;
ME14_q[17]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[17]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[17] = MEMORY_SEGMENT(ME14_q[17]_data_in, ME14_q[17]_write_enable, ME14_q[17]_clock_0, ME14_q[17]_clock_1, , , , ME14_q[17]_clock_enable_1, VCC, ME14_q[17]_write_address, ME14_q[17]_read_address);


--ZJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[17]~817
--operation mode is normal

ZJ1L18 = KH1_a_matches_dest2 & (RJ18_regout $ MJ18_regout) # !KH1_a_matches_dest2 & ME14_q[17];


--WH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~321
--operation mode is arithmetic

WH1L6 = TH1_next_instruction_address[17] $ DH1_instruction_1[10] $ WH1L9;

--WH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~323
--operation mode is arithmetic

WH1L7 = CARRY(TH1_next_instruction_address[17] & !DH1_instruction_1[10] & !WH1L9 # !TH1_next_instruction_address[17] & (!WH1L9 # !DH1_instruction_1[10]));


--ME14_q[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[16]
ME14_q[16]_data_in = SJ1_alu_result[16];
ME14_q[16]_write_enable = RH1L6;
ME14_q[16]_clock_0 = clk;
ME14_q[16]_clock_1 = clk;
ME14_q[16]_clock_enable_1 = JH1L8;
ME14_q[16]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[16]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[16] = MEMORY_SEGMENT(ME14_q[16]_data_in, ME14_q[16]_write_enable, ME14_q[16]_clock_0, ME14_q[16]_clock_1, , , , ME14_q[16]_clock_enable_1, VCC, ME14_q[16]_write_address, ME14_q[16]_read_address);


--ZJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[16]~818
--operation mode is normal

ZJ1L17 = KH1_a_matches_dest2 & (RJ17_regout $ MJ17_regout) # !KH1_a_matches_dest2 & ME14_q[16];


--WH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~325
--operation mode is arithmetic

WH1L8 = TH1_next_instruction_address[16] $ DH1_instruction_1[10] $ !WH1L11;

--WH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~327
--operation mode is arithmetic

WH1L9 = CARRY(TH1_next_instruction_address[16] & (DH1_instruction_1[10] # !WH1L11) # !TH1_next_instruction_address[16] & DH1_instruction_1[10] & !WH1L11);


--ZJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[15]~819
--operation mode is normal

ZJ1L16 = KH1_a_matches_dest2 & (RJ16_regout $ MJ16_regout) # !KH1_a_matches_dest2 & ME14_q[15];


--WH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~329
--operation mode is arithmetic

WH1L10 = TH1_next_instruction_address[15] $ DH1_instruction_1[10] $ WH1L13;

--WH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~331
--operation mode is arithmetic

WH1L11 = CARRY(TH1_next_instruction_address[15] & !DH1_instruction_1[10] & !WH1L13 # !TH1_next_instruction_address[15] & (!WH1L13 # !DH1_instruction_1[10]));


--ZJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[14]~820
--operation mode is normal

ZJ1L15 = KH1_a_matches_dest2 & (RJ15_regout $ MJ15_regout) # !KH1_a_matches_dest2 & ME14_q[14];


--WH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~333
--operation mode is arithmetic

WH1L12 = TH1_next_instruction_address[14] $ DH1_instruction_1[10] $ !WH1L15;

--WH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~335
--operation mode is arithmetic

WH1L13 = CARRY(TH1_next_instruction_address[14] & (DH1_instruction_1[10] # !WH1L15) # !TH1_next_instruction_address[14] & DH1_instruction_1[10] & !WH1L15);


--ZJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[13]~821
--operation mode is normal

ZJ1L14 = KH1_a_matches_dest2 & (RJ14_regout $ MJ14_regout) # !KH1_a_matches_dest2 & ME14_q[13];


--WH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~337
--operation mode is arithmetic

WH1L14 = TH1_next_instruction_address[13] $ DH1_instruction_1[10] $ WH1L17;

--WH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~339
--operation mode is arithmetic

WH1L15 = CARRY(TH1_next_instruction_address[13] & !DH1_instruction_1[10] & !WH1L17 # !TH1_next_instruction_address[13] & (!WH1L17 # !DH1_instruction_1[10]));


--ZJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[12]~822
--operation mode is normal

ZJ1L13 = KH1_a_matches_dest2 & (RJ13_regout $ MJ13_regout) # !KH1_a_matches_dest2 & ME14_q[12];


--WH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~341
--operation mode is arithmetic

WH1L16 = TH1_next_instruction_address[12] $ DH1_instruction_1[10] $ !WH1L19;

--WH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~343
--operation mode is arithmetic

WH1L17 = CARRY(TH1_next_instruction_address[12] & (DH1_instruction_1[10] # !WH1L19) # !TH1_next_instruction_address[12] & DH1_instruction_1[10] & !WH1L19);


--ZJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[11]~823
--operation mode is normal

ZJ1L12 = KH1_a_matches_dest2 & (RJ12_regout $ MJ12_regout) # !KH1_a_matches_dest2 & ME14_q[11];


--WH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~345
--operation mode is arithmetic

WH1L18 = TH1_next_instruction_address[11] $ DH1_instruction_1[10] $ WH1L21;

--WH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~347
--operation mode is arithmetic

WH1L19 = CARRY(TH1_next_instruction_address[11] & !DH1_instruction_1[10] & !WH1L21 # !TH1_next_instruction_address[11] & (!WH1L21 # !DH1_instruction_1[10]));


--ZJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[10]~824
--operation mode is normal

ZJ1L11 = KH1_a_matches_dest2 & (RJ11_regout $ MJ11_regout) # !KH1_a_matches_dest2 & ME14_q[10];


--WH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~349
--operation mode is arithmetic

WH1L20 = TH1_next_instruction_address[10] $ DH1_instruction_1[10] $ !WH1L23;

--WH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~351
--operation mode is arithmetic

WH1L21 = CARRY(TH1_next_instruction_address[10] & (DH1_instruction_1[10] # !WH1L23) # !TH1_next_instruction_address[10] & DH1_instruction_1[10] & !WH1L23);


--ZJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[9]~825
--operation mode is normal

ZJ1L10 = KH1_a_matches_dest2 & (RJ10_regout $ MJ10_regout) # !KH1_a_matches_dest2 & ME14_q[9];


--WH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~353
--operation mode is arithmetic

WH1L22 = TH1_next_instruction_address[9] $ DH1_instruction_1[9] $ WH1L25;

--WH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~355
--operation mode is arithmetic

WH1L23 = CARRY(TH1_next_instruction_address[9] & !DH1_instruction_1[9] & !WH1L25 # !TH1_next_instruction_address[9] & (!WH1L25 # !DH1_instruction_1[9]));


--ZJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[8]~826
--operation mode is normal

ZJ1L9 = KH1_a_matches_dest2 & (RJ9_regout $ MJ9_regout) # !KH1_a_matches_dest2 & ME14_q[8];


--WH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~357
--operation mode is arithmetic

WH1L24 = TH1_next_instruction_address[8] $ DH1_instruction_1[8] $ !WH1L27;

--WH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~359
--operation mode is arithmetic

WH1L25 = CARRY(TH1_next_instruction_address[8] & (DH1_instruction_1[8] # !WH1L27) # !TH1_next_instruction_address[8] & DH1_instruction_1[8] & !WH1L27);


--ZJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[7]~827
--operation mode is normal

ZJ1L8 = KH1_a_matches_dest2 & (RJ8_regout $ MJ8_regout) # !KH1_a_matches_dest2 & ME14_q[7];


--WH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~361
--operation mode is arithmetic

WH1L26 = TH1_next_instruction_address[7] $ DH1_instruction_1[7] $ WH1L29;

--WH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~363
--operation mode is arithmetic

WH1L27 = CARRY(TH1_next_instruction_address[7] & !DH1_instruction_1[7] & !WH1L29 # !TH1_next_instruction_address[7] & (!WH1L29 # !DH1_instruction_1[7]));


--ZJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[6]~828
--operation mode is normal

ZJ1L7 = KH1_a_matches_dest2 & (RJ7_regout $ MJ7_regout) # !KH1_a_matches_dest2 & ME14_q[6];


--WH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~365
--operation mode is arithmetic

WH1L28 = TH1_next_instruction_address[6] $ DH1_instruction_1[6] $ !WH1L31;

--WH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~367
--operation mode is arithmetic

WH1L29 = CARRY(TH1_next_instruction_address[6] & (DH1_instruction_1[6] # !WH1L31) # !TH1_next_instruction_address[6] & DH1_instruction_1[6] & !WH1L31);


--ZJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[5]~829
--operation mode is normal

ZJ1L6 = KH1_a_matches_dest2 & (RJ6_regout $ MJ6_regout) # !KH1_a_matches_dest2 & ME14_q[5];


--WH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~369
--operation mode is arithmetic

WH1L30 = TH1_next_instruction_address[5] $ DH1_instruction_1[5] $ WH1L33;

--WH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~371
--operation mode is arithmetic

WH1L31 = CARRY(TH1_next_instruction_address[5] & !DH1_instruction_1[5] & !WH1L33 # !TH1_next_instruction_address[5] & (!WH1L33 # !DH1_instruction_1[5]));


--ZJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[4]~830
--operation mode is normal

ZJ1L5 = KH1_a_matches_dest2 & (RJ5_regout $ MJ5_regout) # !KH1_a_matches_dest2 & ME14_q[4];


--WH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~373
--operation mode is arithmetic

WH1L32 = TH1_next_instruction_address[4] $ DH1_instruction_1[4] $ !WH1L35;

--WH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~375
--operation mode is arithmetic

WH1L33 = CARRY(TH1_next_instruction_address[4] & (DH1_instruction_1[4] # !WH1L35) # !TH1_next_instruction_address[4] & DH1_instruction_1[4] & !WH1L35);


--ZJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[3]~831
--operation mode is normal

ZJ1L4 = KH1_a_matches_dest2 & (RJ4_regout $ MJ4_regout) # !KH1_a_matches_dest2 & ME14_q[3];


--WH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~377
--operation mode is arithmetic

WH1L34 = TH1_next_instruction_address[3] $ DH1_instruction_1[3] $ WH1L37;

--WH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~379
--operation mode is arithmetic

WH1L35 = CARRY(TH1_next_instruction_address[3] & !DH1_instruction_1[3] & !WH1L37 # !TH1_next_instruction_address[3] & (!WH1L37 # !DH1_instruction_1[3]));


--ZJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[2]~832
--operation mode is normal

ZJ1L3 = KH1_a_matches_dest2 & (RJ3_regout $ MJ3_regout) # !KH1_a_matches_dest2 & ME14_q[2];


--WH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~381
--operation mode is arithmetic

WH1L36 = TH1_next_instruction_address[2] $ DH1_instruction_1[2] $ !WH1L39;

--WH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~383
--operation mode is arithmetic

WH1L37 = CARRY(TH1_next_instruction_address[2] & (DH1_instruction_1[2] # !WH1L39) # !TH1_next_instruction_address[2] & DH1_instruction_1[2] & !WH1L39);


--ZJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[1]~833
--operation mode is normal

ZJ1L2 = KH1_a_matches_dest2 & (RJ2_regout $ MJ2_regout) # !KH1_a_matches_dest2 & ME14_q[1];


--WH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~385
--operation mode is arithmetic

WH1L38 = TH1_next_instruction_address[1] $ DH1_instruction_1[1] $ WH1L41;

--WH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~387
--operation mode is arithmetic

WH1L39 = CARRY(TH1_next_instruction_address[1] & !DH1_instruction_1[1] & !WH1L41 # !TH1_next_instruction_address[1] & (!WH1L41 # !DH1_instruction_1[1]));


--ZJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[0]~834
--operation mode is normal

ZJ1L1 = KH1_a_matches_dest2 & (RJ1_regout $ MJ1_regout) # !KH1_a_matches_dest2 & ME14_q[0];


--WH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~389
--operation mode is arithmetic

WH1L40 = TH1_next_instruction_address[0] $ DH1_instruction_1[0];

--WH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~391
--operation mode is arithmetic

WH1L41 = CARRY(TH1_next_instruction_address[0] & DH1_instruction_1[0]);


--VC1L126 is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_wr_strobe~28
--operation mode is normal

VC1L126 = JH1_dc_write & (!DC1_enet_nios_data_master_waitrequest);


--CD1L2 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|Equal~83
--operation mode is normal

CD1L2 = CD1L1 & VJ1_dc_address[11] & VJ1_dc_address[9] & !VJ1_dc_address[8];


--BD1L1 is dual_processor:inst|opto_data:the_opto_data|always1~21
--operation mode is normal

BD1L1 = VC1L126 & CD1L2 & !VJ1_dc_address[2] & !VJ1_dc_address[3];


--BD1L2 is dual_processor:inst|opto_data:the_opto_data|always2~11
--operation mode is normal

BD1L2 = VC1L126 & CD1L2 & VJ1_dc_address[2] & !VJ1_dc_address[3];


--ZJ1_op_a[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[30]
--operation mode is normal

ZJ1_op_a[30]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L40 # !KH1_a_matches_dest2 & (ME14_q[30]));
ZJ1_op_a[30] = DFFE(ZJ1_op_a[30]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[29]
--operation mode is normal

ZJ1_op_a[29]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L39 # !KH1_a_matches_dest2 & (ME14_q[29]));
ZJ1_op_a[29] = DFFE(ZJ1_op_a[29]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[28]
--operation mode is normal

ZJ1_op_a[28]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L38 # !KH1_a_matches_dest2 & (ME14_q[28]));
ZJ1_op_a[28] = DFFE(ZJ1_op_a[28]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[27]
--operation mode is normal

ZJ1_op_a[27]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L37 # !KH1_a_matches_dest2 & (ME14_q[27]));
ZJ1_op_a[27] = DFFE(ZJ1_op_a[27]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[26]
--operation mode is normal

ZJ1_op_a[26]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L36 # !KH1_a_matches_dest2 & (ME14_q[26]));
ZJ1_op_a[26] = DFFE(ZJ1_op_a[26]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[25]
--operation mode is normal

ZJ1_op_a[25]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L35 # !KH1_a_matches_dest2 & (ME14_q[25]));
ZJ1_op_a[25] = DFFE(ZJ1_op_a[25]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[24]
--operation mode is normal

ZJ1_op_a[24]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & KJ1L34 # !KH1_a_matches_dest2 & (ME14_q[24]));
ZJ1_op_a[24] = DFFE(ZJ1_op_a[24]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[23]
--operation mode is normal

ZJ1_op_a[23]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[23] # !KH1_a_matches_dest2 & (ME14_q[23]));
ZJ1_op_a[23] = DFFE(ZJ1_op_a[23]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[22]
--operation mode is normal

ZJ1_op_a[22]_lut_out = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[22] # !KH1_a_matches_dest2 & (ME14_q[22]));
ZJ1_op_a[22] = DFFE(ZJ1_op_a[22]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[21]
--operation mode is normal

ZJ1_op_a[21]_lut_out = ZJ1L77 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[21];
ZJ1_op_a[21] = DFFE(ZJ1_op_a[21]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[20]
--operation mode is normal

ZJ1_op_a[20]_lut_out = ZJ1L76 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[20];
ZJ1_op_a[20] = DFFE(ZJ1_op_a[20]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[19]
--operation mode is normal

ZJ1_op_a[19]_lut_out = ZJ1L75 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[19];
ZJ1_op_a[19] = DFFE(ZJ1_op_a[19]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[18]
--operation mode is normal

ZJ1_op_a[18]_lut_out = ZJ1L74 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[18];
ZJ1_op_a[18] = DFFE(ZJ1_op_a[18]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[17]
--operation mode is normal

ZJ1_op_a[17]_lut_out = ZJ1L73 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[17];
ZJ1_op_a[17] = DFFE(ZJ1_op_a[17]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1_op_a[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|op_a[16]
--operation mode is normal

ZJ1_op_a[16]_lut_out = ZJ1L72 # LH1_p2_do_save_return_address & PH1_next_instruction_address_2[16];
ZJ1_op_a[16] = DFFE(ZJ1_op_a[16]_lut_out, clk, K1_data_out, , JH1L8);


--inst36 is inst36
--operation mode is normal

inst36 = SC1_data_out[5] # XD1L78;


--XD1_internal_counter[15] is dual_processor:inst|watchdog:the_watchdog|internal_counter[15]
--operation mode is counter

XD1_internal_counter[15]_lut_out = XD1_internal_counter[15] $ (!XD1L53);
XD1_internal_counter[15]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[15]_lut_out);
XD1_internal_counter[15] = DFFE(XD1_internal_counter[15]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L55 is dual_processor:inst|watchdog:the_watchdog|internal_counter[15]~961
--operation mode is counter

XD1L55 = CARRY(XD1_internal_counter[15] & (!XD1L53));


--XD1_force_reload is dual_processor:inst|watchdog:the_watchdog|force_reload
--operation mode is normal

XD1_force_reload_lut_out = VJ1_dc_address[3] & XD1L76 & (!VJ1_dc_address[4]);
XD1_force_reload = DFFE(XD1_force_reload_lut_out, clk, K1_data_out, , );


--XD1_counter_is_running is dual_processor:inst|watchdog:the_watchdog|counter_is_running
--operation mode is normal

XD1_counter_is_running_lut_out = XD1_counter_is_running # ZJ1_op_a[2] & XD1L76 & XD1L2;
XD1_counter_is_running = DFFE(XD1_counter_is_running_lut_out, clk, K1_data_out, , );


--XD1L8 is dual_processor:inst|watchdog:the_watchdog|always0~0
--operation mode is normal

XD1L8 = XD1_force_reload # XD1_counter_is_running;


--XD1L9 is dual_processor:inst|watchdog:the_watchdog|always0~1
--operation mode is normal

XD1L9 = XD1_force_reload # XD1L17 & XD1L18 & XD1L14;


--H1_A is ube_converter:inst73|A
--operation mode is normal

H1_A_lut_out = H1_PREV_CU & H1L2 # !H1_PREV_CU & (H1_CU & (!H1_B) # !H1_CU & H1L2);
H1_A = DFFE(H1_A_lut_out, clk, !SC1_data_out[0], , );


--C1_A is div_by_5:inst5|A
--operation mode is normal

C1_A_lut_out = C1_B $ !C1_UP_DN_INTERNAL;
C1_A = DFFE(C1_A_lut_out, clk, !SC1_data_out[0], , C1_DIVIDED_X4);


--HB1_data_out[3] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[3]
--operation mode is normal

HB1_data_out[3]_lut_out = ZJ1_op_a[3];
HB1_data_out[3] = DFFE(HB1_data_out[3]_lut_out, clk, K1_data_out, , HB1L1);


--HB1_data_out[2] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[2]
--operation mode is normal

HB1_data_out[2]_lut_out = ZJ1_op_a[2];
HB1_data_out[2] = DFFE(HB1_data_out[2]_lut_out, clk, K1_data_out, , HB1L1);


--HB1_data_out[1] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[1]
--operation mode is normal

HB1_data_out[1]_lut_out = ZJ1_op_a[1];
HB1_data_out[1] = DFFE(HB1_data_out[1]_lut_out, clk, K1_data_out, , HB1L1);


--HL1L1 is mux_2_1:inst74|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~198
--operation mode is normal

HL1L1 = C1_A & (HB1_data_out[3] # HB1_data_out[2] # HB1_data_out[1]);


--HL1L2 is mux_2_1:inst74|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~199
--operation mode is normal

HL1L2 = ch_a1_in & !HB1_data_out[3] & !HB1_data_out[2] & !HB1_data_out[1];


--HL1L3 is mux_2_1:inst74|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~200
--operation mode is normal

HL1L3 = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & (HL1L1 # HL1L2) # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & H1_A;


--H1_B is ube_converter:inst73|B
--operation mode is normal

H1_B_lut_out = H1_CU & (H1_PREV_CU & H1L4 # !H1_PREV_CU & (H1_A)) # !H1_CU & H1L4;
H1_B = DFFE(H1_B_lut_out, clk, !SC1_data_out[0], , );


--C1_B is div_by_5:inst5|B
--operation mode is normal

C1_B_lut_out = C1_A $ C1_UP_DN_INTERNAL;
C1_B = DFFE(C1_B_lut_out, clk, !SC1_data_out[0], , C1_DIVIDED_X4);


--HL2L1 is mux_2_1:inst75|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~198
--operation mode is normal

HL2L1 = C1_B & (HB1_data_out[3] # HB1_data_out[2] # HB1_data_out[1]);


--HL2L2 is mux_2_1:inst75|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~199
--operation mode is normal

HL2L2 = ch_b1_in & !HB1_data_out[3] & !HB1_data_out[2] & !HB1_data_out[1];


--HL2L3 is mux_2_1:inst75|lpm_mux:lpm_mux_component|muxlut:$00009|result_node~200
--operation mode is normal

HL2L3 = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & (HL2L1 # HL2L2) # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & H1_B;


--HJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~85
--operation mode is arithmetic

HJ1L1 = PH1_shiftValue[0];

--HJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~87
--operation mode is arithmetic

HJ1L2 = CARRY(!PH1_shiftValue[0]);


--PH1_shiftValue[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[0]
--operation mode is normal

PH1_shiftValue[0]_lut_out = CK2_combout;
PH1_shiftValue[0] = DFFE(PH1_shiftValue[0]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_is_right_shift is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_is_right_shift
--operation mode is normal

LH1_p3_is_right_shift_lut_out = DH1_instruction_2[13] & LH1L124 & (!DH1_instruction_2[12]);
LH1_p3_is_right_shift = DFFE(LH1_p3_is_right_shift_lut_out, clk, K1_data_out, , JH1L8);


--HJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[0]~115
--operation mode is normal

HJ1L12 = LH1_p3_is_right_shift & HJ1L1 # !LH1_p3_is_right_shift & (PH1_shiftValue[0]);


--LH1_p3_is_left_shift is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_is_left_shift
--operation mode is normal

LH1_p3_is_left_shift_lut_out = LH1L124 & DH1_instruction_2[12] & DH1_instruction_2[11] & !DH1_instruction_2[13];
LH1_p3_is_left_shift = DFFE(LH1_p3_is_left_shift_lut_out, clk, K1_data_out, , JH1L8);


--HH1_do_override_op_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|do_override_op_b
--operation mode is normal

HH1_do_override_op_b_lut_out = ME16_q[3] & MH1L27 & !ZH1_subinstruction[4] & !ZH1_subinstruction[5];
HH1_do_override_op_b = DFFE(HH1_do_override_op_b_lut_out, clk, K1_data_out, , JH1L8);


--KH1_a_matches_dest1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|a_matches_dest1
--operation mode is normal

KH1_a_matches_dest1_lut_out = KH1L10;
KH1_a_matches_dest1 = DFFE(KH1_a_matches_dest1_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[13]
--operation mode is normal

DH1_instruction_2[13]_lut_out = DH1_instruction_1[13];
DH1_instruction_2[13] = DFFE(DH1_instruction_2[13]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[12]
--operation mode is normal

DH1_instruction_2[12]_lut_out = DH1_instruction_1[12];
DH1_instruction_2[12] = DFFE(DH1_instruction_2[12]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[14]
--operation mode is normal

DH1_instruction_2[14]_lut_out = DH1_instruction_1[14];
DH1_instruction_2[14] = DFFE(DH1_instruction_2[14]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[15]
--operation mode is normal

DH1_instruction_2[15]_lut_out = DH1_instruction_1[15];
DH1_instruction_2[15] = DFFE(DH1_instruction_2[15]_lut_out, clk, K1_data_out, , JH1L8);


--LH1L116 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~78
--operation mode is normal

LH1L116 = DH1_instruction_2[13] & DH1_instruction_2[12] & DH1_instruction_2[14] & !DH1_instruction_2[15];


--DH1_instruction_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[8]
--operation mode is normal

DH1_instruction_2[8]_lut_out = DH1_instruction_1[8];
DH1_instruction_2[8] = DFFE(DH1_instruction_2[8]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[9]
--operation mode is normal

DH1_instruction_2[9]_lut_out = DH1_instruction_1[9];
DH1_instruction_2[9] = DFFE(DH1_instruction_2[9]_lut_out, clk, K1_data_out, , JH1L8);


--LH1L117 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~79
--operation mode is normal

LH1L117 = LH1L116 & (!DH1_instruction_2[8] & !DH1_instruction_2[9]);


--DH1_instruction_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[10]
--operation mode is normal

DH1_instruction_2[10]_lut_out = DH1_instruction_1[10];
DH1_instruction_2[10] = DFFE(DH1_instruction_2[10]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[11]
--operation mode is normal

DH1_instruction_2[11]_lut_out = DH1_instruction_1[11];
DH1_instruction_2[11] = DFFE(DH1_instruction_2[11]_lut_out, clk, K1_data_out, , JH1L8);


--LH1L139 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~266
--operation mode is normal

LH1L139 = LH1L117 & DH1_instruction_2[10] & (!DH1_instruction_2[11]);


--DH1_instruction_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[5]
--operation mode is normal

DH1_instruction_2[5]_lut_out = DH1_instruction_1[5];
DH1_instruction_2[5] = DFFE(DH1_instruction_2[5]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[6]
--operation mode is normal

DH1_instruction_2[6]_lut_out = DH1_instruction_1[6];
DH1_instruction_2[6] = DFFE(DH1_instruction_2[6]_lut_out, clk, K1_data_out, , JH1L8);


--LH1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iABS~52
--operation mode is normal

LH1L95 = LH1L116 & DH1_instruction_2[10] & DH1_instruction_2[11];


--LH1L140 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~267
--operation mode is normal

LH1L140 = DH1_instruction_2[6] & LH1L95 & DH1_instruction_2[9] & !DH1_instruction_2[8];


--DH1_instruction_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[7]
--operation mode is normal

DH1_instruction_2[7]_lut_out = DH1_instruction_1[7];
DH1_instruction_2[7] = DFFE(DH1_instruction_2[7]_lut_out, clk, K1_data_out, , JH1L8);


--LH1L138 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext16~36
--operation mode is normal

LH1L138 = DH1_instruction_2[7] & LH1L139 # !DH1_instruction_2[7] & (DH1_instruction_2[5] & LH1L140);


--LH1L141 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~268
--operation mode is normal

LH1L141 = DH1_instruction_2[14] & DH1_instruction_2[11] & !DH1_instruction_2[15] & !DH1_instruction_2[12];


--LH1L142 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext~269
--operation mode is normal

LH1L142 = LH1L141 & (DH1_instruction_2[13] $ DH1_instruction_2[10]);


--HJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~89
--operation mode is arithmetic

HJ1L3 = PH1_shiftValue[2] $ (HJ1L6);

--HJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~91
--operation mode is arithmetic

HJ1L4 = CARRY(!PH1_shiftValue[2] & (!HJ1L6));


--PH1_shiftValue[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[2]
--operation mode is normal

PH1_shiftValue[2]_lut_out = CK6_combout;
PH1_shiftValue[2] = DFFE(PH1_shiftValue[2]_lut_out, clk, K1_data_out, , JH1L8);


--HJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[2]~116
--operation mode is normal

HJ1L14 = LH1_p3_is_right_shift & HJ1L3 # !LH1_p3_is_right_shift & (PH1_shiftValue[2]);


--HJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~93
--operation mode is arithmetic

HJ1L5 = PH1_shiftValue[1] $ (!HJ1L2);

--HJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~95
--operation mode is arithmetic

HJ1L6 = CARRY(PH1_shiftValue[1] # !HJ1L2);


--PH1_shiftValue[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[1]
--operation mode is normal

PH1_shiftValue[1]_lut_out = CK4_combout;
PH1_shiftValue[1] = DFFE(PH1_shiftValue[1]_lut_out, clk, K1_data_out, , JH1L8);


--HJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[1]~117
--operation mode is normal

HJ1L13 = LH1_p3_is_right_shift & HJ1L5 # !LH1_p3_is_right_shift & (PH1_shiftValue[1]);


--GJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|Equal~566
--operation mode is normal

GJ1L1 = HJ1L14 # HJ1L13 # HJ1L12;


--HH1_op_b_lo_from_zero is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_lo_from_zero
--operation mode is normal

HH1_op_b_lo_from_zero_lut_out = LH1_p1_do_iMOVHI # DH1_instruction_1[9] & LH1_p1_op_b_from_2Ei5;
HH1_op_b_lo_from_zero = DFFE(HH1_op_b_lo_from_zero_lut_out, clk, K1_data_out, , JH1L8);


--AK1_sel_override_lo is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_override_lo
--operation mode is normal

AK1_sel_override_lo = HH1_do_override_op_b # HH1_op_b_lo_from_zero;


--AK1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_const_lo~20
--operation mode is normal

AK1L3 = !LH1_op_is_trap_delayed_for_use_fresh_cwp_2 & !HH1_do_override_op_b & (HH1_op_b_lo_from_zero # !HH1_op_b_from_reg_really);


--KH1_b_matches_dest1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|b_matches_dest1
--operation mode is normal

KH1_b_matches_dest1_lut_out = KH1L18;
KH1_b_matches_dest1 = DFFE(KH1_b_matches_dest1_lut_out, clk, K1_data_out, , JH1L8);


--GJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[1]~292
--operation mode is normal

GJ1L4 = HJ1L14 # LH1_p3_is_right_shift & HJ1L5 # !LH1_p3_is_right_shift & (PH1_shiftValue[1]);


--LH1_p2_do_byterot_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_byterot_1
--operation mode is normal

LH1_p2_do_byterot_1_lut_out = ME16_q[0];
LH1_p2_do_byterot_1 = DFFE(LH1_p2_do_byterot_1_lut_out, clk, K1_data_out, , JH1L8);


--HJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~97
--operation mode is arithmetic

HJ1L7 = PH1_shiftValue[3] $ (!HJ1L4);

--HJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~99
--operation mode is arithmetic

HJ1L8 = CARRY(PH1_shiftValue[3] # !HJ1L4);


--PH1_shiftValue[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[3]
--operation mode is normal

PH1_shiftValue[3]_lut_out = CK8_combout;
PH1_shiftValue[3] = DFFE(PH1_shiftValue[3]_lut_out, clk, K1_data_out, , JH1L8);


--HJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[3]~118
--operation mode is normal

HJ1L15 = LH1_p3_is_right_shift & HJ1L7 # !LH1_p3_is_right_shift & (PH1_shiftValue[3]);


--HJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~101
--operation mode is arithmetic

HJ1L9 = PH1_shiftValue[4] $ (HJ1L8);

--HJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~103
--operation mode is arithmetic

HJ1L10 = CARRY(!PH1_shiftValue[4] & (!HJ1L8));


--PH1_shiftValue[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|shiftValue[4]
--operation mode is normal

PH1_shiftValue[4]_lut_out = CK10_combout;
PH1_shiftValue[4] = DFFE(PH1_shiftValue[4]_lut_out, clk, K1_data_out, , JH1L8);


--PH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[3]~459
--operation mode is normal

PH1L50 = HJ1L15 # LH1_p3_is_right_shift & HJ1L9 # !LH1_p3_is_right_shift & (PH1_shiftValue[4]);


--LH1_p2_op_is_MOVHI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_op_is_MOVHI
--operation mode is normal

LH1_p2_op_is_MOVHI_lut_out = LH1_p1_do_iMOVHI;
LH1_p2_op_is_MOVHI = DFFE(LH1_p2_op_is_MOVHI_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_iTRAP_n is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iTRAP_n
--operation mode is normal

LH1_p2_do_iTRAP_n_lut_out = LH1L109 & (!ZH1_subinstruction[0] & !ZH1_subinstruction[1]);
LH1_p2_do_iTRAP_n = DFFE(LH1_p2_do_iTRAP_n_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_byterot_F_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_byterot_F_control
--operation mode is normal

LH1_p2_byterot_F_control_lut_out = ME16_q[7];
LH1_p2_byterot_F_control = DFFE(LH1_p2_byterot_F_control_lut_out, clk, K1_data_out, , JH1L8);


--PH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16[3]~129
--operation mode is normal

PH1L52 = !LH1_p2_op_is_MOVHI & !LH1_p2_do_iTRAP_n & !LH1_p2_byterot_F_control;


--LH1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iABS~53
--operation mode is normal

LH1L96 = LH1L95 & (!DH1_instruction_2[8] & !DH1_instruction_2[9]);


--PH1_byterot_sel_hi16[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[1]
--operation mode is normal

PH1_byterot_sel_hi16[1]_lut_out = HH1_do_override_op_b & PH1L55 # !PH1L52;
PH1_byterot_sel_hi16[1] = DFFE(PH1_byterot_sel_hi16[1]_lut_out, clk, K1_data_out, , JH1L8);


--EJ1_rota3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[0]
--operation mode is normal

EJ1_rota3[0] = PH1_byterot_sel_hi16[1] # LH1_p3_sel_dynamic_ext8 & !LJ1L1 & !LJ1L2;


--PH1_byterot_sel_hi16[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[2]
--operation mode is normal

PH1_byterot_sel_hi16[2]_lut_out = LH1_p2_op_is_MOVHI # LH1_p2_do_iTRAP_n # LH1_p2_byterot_F_control # !PH1L51;
PH1_byterot_sel_hi16[2] = DFFE(PH1_byterot_sel_hi16[2]_lut_out, clk, K1_data_out, , JH1L8);


--EJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[1]~351
--operation mode is normal

EJ1L22 = PH1_byterot_sel_hi16[2] # EJ1L21 & (!LJ1L2);


--QJ63L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F62|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ63L3 = (EJ1_rota3[2] & KJ1_true_regA[23] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[31] # !EJ1L29)) & CASCADE(QJ64_cascout);

--QJ63_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F62|cascout
--operation mode is normal

QJ63_cascout = (EJ1_rota3[2] & KJ1_true_regA[23] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[31] # !EJ1L29)) & CASCADE(QJ64_cascout);


--PH1_byte_complement[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[3]
--operation mode is normal

PH1_byte_complement[3]_lut_out = HH1_do_override_op_b & LH1_p3_is_right_shift & !HJ1L11 # !PH1L45;
PH1_byte_complement[3] = DFFE(PH1_byte_complement[3]_lut_out, clk, K1_data_out, , JH1L8);


--PH1_byte_zero[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[3]
--operation mode is normal

PH1_byte_zero[3]_lut_out = HH1_do_override_op_b & (!HJ1L15 # !HJ1L16) # !PH1L49;
PH1_byte_zero[3] = DFFE(PH1_byte_zero[3]_lut_out, clk, K1_data_out, , JH1L8);


--CK31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC30|regout
--operation mode is normal

CK31_regout_lut_out = (!AK1_sel_override_hi & (HH1_const[15] # !AK1L2)) & CASCADE(BK31_cascout);
CK31_regout = DFFE(CK31_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7145
--operation mode is normal

LJ1L37 = YJ1_do_fwd_b_alu & (RJ32_regout $ MJ32_regout) # !YJ1_do_fwd_b_alu & CK31_regout;


--LJ1_true_regB[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[31]
--operation mode is normal

LJ1_true_regB[31] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L37));


--MJ31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_30|regout
--operation mode is counter

MJ31_regout_lut_out = KJ1_true_regA[30] $ LJ1_true_regB[30] $ MJ30_cout;
MJ31_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[30]) # (!JJ1L1 & MJ31_regout_lut_out);
MJ31_regout_reg_input = MJ31_regout_sload_eqn & !GH1L6;
MJ31_regout = DFFE(MJ31_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ31_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_30|cout
--operation mode is counter

MJ31_cout = CARRY(KJ1_true_regA[30] & !LJ1_true_regB[30] & !MJ30_cout # !KJ1_true_regA[30] & (!MJ30_cout # !LJ1_true_regB[30]));


--ME14_q[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[31]
ME14_q[31]_data_in = KJ1L41;
ME14_q[31]_write_enable = RH1L6;
ME14_q[31]_clock_0 = clk;
ME14_q[31]_clock_1 = clk;
ME14_q[31]_clock_enable_1 = JH1L8;
ME14_q[31]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[31]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[31] = MEMORY_SEGMENT(ME14_q[31]_data_in, ME14_q[31]_write_enable, ME14_q[31]_clock_0, ME14_q[31]_clock_1, , , , ME14_q[31]_clock_enable_1, VCC, ME14_q[31]_write_address, ME14_q[31]_read_address);


--PH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~226
--operation mode is normal

PH1L54 = PH1_shiftValue[4] & PH1_shiftValue[3] & (!LH1_p3_is_right_shift);


--PH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~227
--operation mode is normal

PH1L55 = PH1L54 # LH1_p3_is_right_shift & HJ1L9 & HJ1L7;


--LH1L137 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_sel_dynamic_ext8~66
--operation mode is normal

LH1L137 = !DH1_instruction_2[7] & (LH1L139 # LH1L140 & !DH1_instruction_2[5]);


--DJ1_shiftresult[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[16]
--operation mode is normal

DJ1_shiftresult[16]_lut_out = !DJ1L50;
DJ1_shiftresult[16] = DFFE(DJ1_shiftresult[16]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[17]
--operation mode is normal

DJ1_shiftresult[17]_lut_out = !DJ1L53;
DJ1_shiftresult[17] = DFFE(DJ1_shiftresult[17]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3609
--operation mode is normal

KJ1L59 = DJ1_sel_rot1 & DJ1_shiftresult[16] # !DJ1_sel_rot1 & (DJ1_shiftresult[17]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[17]
--operation mode is normal

KJ1_true_regA[17] = KJ1L59 & (YJ1_do_fwd_a_alu & SJ1_alu_result[17] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[17]));


--DJ1_shiftresult[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[24]
--operation mode is normal

DJ1_shiftresult[24]_lut_out = !DJ1L74;
DJ1_shiftresult[24] = DFFE(DJ1_shiftresult[24]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[25]
--operation mode is normal

DJ1_shiftresult[25]_lut_out = !DJ1L77;
DJ1_shiftresult[25] = DFFE(DJ1_shiftresult[25]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3610
--operation mode is normal

KJ1L60 = DJ1_sel_rot1 & DJ1_shiftresult[24] # !DJ1_sel_rot1 & (DJ1_shiftresult[25]) # !DJ1_shift_cycle_2;


--RJ26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC25|regout
--operation mode is normal

RJ26_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[1] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[9] # !EJ1L22)) & CASCADE(QJ51_cascout);
RJ26_regout = DFFE(RJ26_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_25|regout
--operation mode is counter

MJ26_regout_lut_out = KJ1_true_regA[25] $ LJ1_true_regB[25] $ !MJ25_cout;
MJ26_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[25]) # (!JJ1L1 & MJ26_regout_lut_out);
MJ26_regout_reg_input = MJ26_regout_sload_eqn & !GH1L6;
MJ26_regout = DFFE(MJ26_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ26_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_25|cout
--operation mode is counter

MJ26_cout = CARRY(KJ1_true_regA[25] & (LJ1_true_regB[25] # !MJ25_cout) # !KJ1_true_regA[25] & LJ1_true_regB[25] & !MJ25_cout);


--KJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~25
--operation mode is normal

KJ1L35 = RJ26_regout $ MJ26_regout;


--KJ1_true_regA[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[25]
--operation mode is normal

KJ1_true_regA[25] = KJ1L60 & (YJ1_do_fwd_a_alu & KJ1L35 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[25]));


--PH1_byterot_sel_lo16[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_lo16[2]
--operation mode is normal

PH1_byterot_sel_lo16[2]_lut_out = LH1_p2_do_iTRAP_n # LH1_p2_byterot_F_control # !PH1L51;
PH1_byterot_sel_lo16[2] = DFFE(PH1_byterot_sel_lo16[2]_lut_out, clk, K1_data_out, , JH1L8);


--EJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[2]~350
--operation mode is normal

EJ1L8 = LJ1L1 & LH1_p3_sel_dynamic_ext16 # !LJ1L1 & (LH1_p3_sel_dynamic_ext);


--EJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[2]~351
--operation mode is normal

EJ1L9 = PH1_byterot_sel_lo16[2] # EJ1L8 & LJ1L2;


--EJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte0[3]~289
--operation mode is normal

EJ1L2 = CK2_regout & CK4_regout & (!YJ1_do_fwd_b_alu);


--EJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte0[3]~290
--operation mode is normal

EJ1L3 = EJ1L2 # SJ1_alu_result[0] & SJ1_alu_result[1] & YJ1_do_fwd_b_alu;


--EJ1_rota0[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota0[3]
--operation mode is normal

EJ1_rota0[3] = PH1_byterot_sel_lo16[3] # LH1_p3_sel_dynamic_ext8 & EJ1L3;


--QJ4L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F3|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ4L3 = (CJ1_sel_notb & !LJ1_true_regB[1] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L85 # !LH1_p3_sel_memword)) & CASCADE(PJ2_cascout);

--QJ4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F3|cascout
--operation mode is normal

QJ4_cascout = (CJ1_sel_notb & !LJ1_true_regB[1] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L85 # !LH1_p3_sel_memword)) & CASCADE(PJ2_cascout);


--PH1_byte_complement[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[0]
--operation mode is normal

PH1_byte_complement[0]_lut_out = LH1_p2_do_inv_all_b # HH1_do_override_op_b & (PH1L50 $ GJ1L3);
PH1_byte_complement[0] = DFFE(PH1_byte_complement[0]_lut_out, clk, K1_data_out, , JH1L8);


--PH1_byte_zero[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[0]
--operation mode is normal

PH1_byte_zero[0]_lut_out = HH1_do_override_op_b & PH1L50 # !PH1L48;
PH1_byte_zero[0] = DFFE(PH1_byte_zero[0]_lut_out, clk, K1_data_out, , JH1L8);


--LJ1_true_regB[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[1]
--operation mode is normal

LJ1_true_regB[1] = PH1_byte_complement[0] $ (!PH1_byte_zero[0] & (LJ1L2));


--LH1_p2_sreset_add_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sreset_add_x
--operation mode is normal

LH1_p2_sreset_add_x_lut_out = ME16_q[14];
LH1_p2_sreset_add_x = DFFE(LH1_p2_sreset_add_x_lut_out, clk, K1_data_out, , JH1L8);


--LH1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iASRx_1~54
--operation mode is normal

LH1L97 = DH1_instruction_2[11] & (!DH1_instruction_2[15] & !DH1_instruction_2[12]);


--DH1_subinstruction_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[0]
--operation mode is normal

DH1_subinstruction_2[0]_lut_out = ZH1_subinstruction[0];
DH1_subinstruction_2[0] = DFFE(DH1_subinstruction_2[0]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[5]
--operation mode is normal

DH1_subinstruction_2[5]_lut_out = ZH1_subinstruction[5];
DH1_subinstruction_2[5] = DFFE(DH1_subinstruction_2[5]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[4]
--operation mode is normal

DH1_subinstruction_2[4]_lut_out = ZH1_subinstruction[4];
DH1_subinstruction_2[4] = DFFE(DH1_subinstruction_2[4]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[3]
--operation mode is normal

DH1_subinstruction_2[3]_lut_out = ZH1_subinstruction[3];
DH1_subinstruction_2[3] = DFFE(DH1_subinstruction_2[3]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[2]
--operation mode is normal

DH1_subinstruction_2[2]_lut_out = ZH1_subinstruction[2];
DH1_subinstruction_2[2] = DFFE(DH1_subinstruction_2[2]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_subinstruction_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|subinstruction_2[1]
--operation mode is normal

DH1_subinstruction_2[1]_lut_out = ZH1_subinstruction[1];
DH1_subinstruction_2[1] = DFFE(DH1_subinstruction_2[1]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_sload_add_with_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sload_add_with_b_control
--operation mode is normal

LH1_p2_sload_add_with_b_control_lut_out = ME16_q[1];
LH1_p2_sload_add_with_b_control = DFFE(LH1_p2_sload_add_with_b_control_lut_out, clk, K1_data_out, , JH1L8);


--LH1_reg_not_modified_delayed_for_non_write_op_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_3
--operation mode is normal

LH1_reg_not_modified_delayed_for_non_write_op_3_lut_out = LH1_reg_not_modified_delayed_for_non_write_op_2;
LH1_reg_not_modified_delayed_for_non_write_op_3 = DFFE(LH1_reg_not_modified_delayed_for_non_write_op_3_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[0]
--operation mode is normal

DH1_dest_local_3[0]_lut_out = DH1_dest_local_2[0];
DH1_dest_local_3[0] = DFFE(DH1_dest_local_3[0]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[1]
--operation mode is normal

DH1_dest_local_3[1]_lut_out = DH1_dest_local_2[1];
DH1_dest_local_3[1] = DFFE(DH1_dest_local_3[1]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[2]
--operation mode is normal

DH1_dest_local_3[2]_lut_out = DH1_dest_local_2[2];
DH1_dest_local_3[2] = DFFE(DH1_dest_local_3[2]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[3]
--operation mode is normal

DH1_dest_local_3[3]_lut_out = DH1_dest_local_2[3];
DH1_dest_local_3[3] = DFFE(DH1_dest_local_3[3]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_CWP_out_pre_mask[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[0]
--operation mode is normal

FJ1_CWP_out_pre_mask[0]_lut_out = FJ1L39 & FJ1L38 # !FJ1L39 & (FJ1L58);
FJ1_CWP_out_pre_mask[0] = DFFE(FJ1_CWP_out_pre_mask[0]_lut_out, clk, K1_data_out, , FJ1L11);


--DH1_dest_cwp_4[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[0]
--operation mode is normal

DH1_dest_cwp_4[0]_lut_out = DH1_dest_cwp_3[0];
DH1_dest_cwp_4[0] = DFFE(DH1_dest_cwp_4[0]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p4_use_fresh_cwp is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p4_use_fresh_cwp
--operation mode is normal

LH1_p4_use_fresh_cwp_lut_out = LH1_op_is_trap_delayed_for_use_fresh_cwp_3;
LH1_p4_use_fresh_cwp = DFFE(LH1_p4_use_fresh_cwp_lut_out, clk, K1_data_out, , JH1L8);


--RH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[0]~40
--operation mode is normal

RH1L1 = LH1_p4_use_fresh_cwp & FJ1_CWP_out_pre_mask[0] # !LH1_p4_use_fresh_cwp & (DH1_dest_cwp_4[0]);


--DH1_dest_local_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_3[4]
--operation mode is normal

DH1_dest_local_3[4]_lut_out = DH1_dest_local_2[4];
DH1_dest_local_3[4] = DFFE(DH1_dest_local_3[4]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_cwp_4[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[1]
--operation mode is normal

DH1_dest_cwp_4[1]_lut_out = DH1_dest_cwp_3[1];
DH1_dest_cwp_4[1] = DFFE(DH1_dest_cwp_4[1]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_CWP_out_pre_mask[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[1]
--operation mode is normal

FJ1_CWP_out_pre_mask[1]_lut_out = FJ1L39 & !FJ1L40 # !FJ1L39 & (!FJ1L60);
FJ1_CWP_out_pre_mask[1] = DFFE(FJ1_CWP_out_pre_mask[1]_lut_out, clk, K1_data_out, , FJ1L11);


--RH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[1]~41
--operation mode is normal

RH1L2 = LH1_p4_use_fresh_cwp & (!FJ1_CWP_out_pre_mask[1]) # !LH1_p4_use_fresh_cwp & DH1_dest_cwp_4[1];


--DH1_dest_cwp_4[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[2]
--operation mode is normal

DH1_dest_cwp_4[2]_lut_out = DH1_dest_cwp_3[2];
DH1_dest_cwp_4[2] = DFFE(DH1_dest_cwp_4[2]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_CWP_out_pre_mask[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[2]
--operation mode is normal

FJ1_CWP_out_pre_mask[2]_lut_out = FJ1L39 & !FJ1L41 # !FJ1L39 & (!FJ1L62);
FJ1_CWP_out_pre_mask[2] = DFFE(FJ1_CWP_out_pre_mask[2]_lut_out, clk, K1_data_out, , FJ1L11);


--RH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[2]~42
--operation mode is normal

RH1L3 = LH1_p4_use_fresh_cwp & (!FJ1_CWP_out_pre_mask[2]) # !LH1_p4_use_fresh_cwp & DH1_dest_cwp_4[2];


--DH1_dest_cwp_4[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[3]
--operation mode is normal

DH1_dest_cwp_4[3]_lut_out = DH1_dest_cwp_3[3];
DH1_dest_cwp_4[3] = DFFE(DH1_dest_cwp_4[3]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_CWP_out_pre_mask[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[3]
--operation mode is normal

FJ1_CWP_out_pre_mask[3]_lut_out = FJ1L39 & !FJ1L42 # !FJ1L39 & (!FJ1L64);
FJ1_CWP_out_pre_mask[3] = DFFE(FJ1_CWP_out_pre_mask[3]_lut_out, clk, K1_data_out, , FJ1L11);


--RH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[3]~43
--operation mode is normal

RH1L4 = LH1_p4_use_fresh_cwp & (!FJ1_CWP_out_pre_mask[3]) # !LH1_p4_use_fresh_cwp & DH1_dest_cwp_4[3];


--DH1_dest_cwp_4[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_4[4]
--operation mode is normal

DH1_dest_cwp_4[4]_lut_out = DH1_dest_cwp_3[4];
DH1_dest_cwp_4[4] = DFFE(DH1_dest_cwp_4[4]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_CWP_out_pre_mask[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_out_pre_mask[4]
--operation mode is normal

FJ1_CWP_out_pre_mask[4]_lut_out = FJ1L39 & !FJ1L43 # !FJ1L39 & (!FJ1L66);
FJ1_CWP_out_pre_mask[4] = DFFE(FJ1_CWP_out_pre_mask[4]_lut_out, clk, K1_data_out, , FJ1L11);


--RH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|dest_cwp_adder_base[4]~44
--operation mode is normal

RH1L5 = LH1_p4_use_fresh_cwp & (!FJ1_CWP_out_pre_mask[4]) # !LH1_p4_use_fresh_cwp & DH1_dest_cwp_4[4];


--MH1_d2_irqnumber[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[0]
--operation mode is normal

MH1_d2_irqnumber[0]_lut_out = MH1_d1_irqnumber[0];
MH1_d2_irqnumber[0] = DFFE(MH1_d2_irqnumber[0]_lut_out, clk, K1_data_out, , );


--TH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[0]~327
--operation mode is normal

TH1L20 = FJ1_trap_request_underflow # MH1_d2_irqnumber[0] & (!FJ1_trap_request_overflow);


--TH1L2Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[0]~reg0
--operation mode is normal

TH1L2Q_lut_out = !YH1L10;
TH1L2Q = DFFE(TH1L2Q_lut_out, clk, K1_data_out, , TH1L35);


--TH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[0]~328
--operation mode is normal

TH1L21 = TH1_dont_forget_to_force_trap & TH1L20 # !TH1_dont_forget_to_force_trap & (TH1L2Q);


--LH1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~286
--operation mode is normal

LH1L85 = LH1L84 & (TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[6]);


--QH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~599
--operation mode is normal

QH1L21 = LH1L85 & (TH1L28 # TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[7]);


--LH1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~25
--operation mode is normal

LH1L83 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11] # TH1_d1_instruction_fifo_out[12] # !ZH1L20;


--LH1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~287
--operation mode is normal

LH1L86 = TH1_d1_instruction_fifo_out[10] & TH1_d1_instruction_fifo_out[9] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[11];


--QH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~600
--operation mode is normal

QH1L22 = LH1L83 & (TH1_d1_instruction_fifo_out[8] # !LH1L86 # !ZH1L13);


--QH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_a_local~601
--operation mode is normal

QH1L23 = QH1L21 # LH1L81 # !QH1L22;


--TH1L3Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[1]~reg0
--operation mode is normal

TH1L3Q_lut_out = !YH1L14;
TH1L3Q = DFFE(TH1L3Q_lut_out, clk, K1_data_out, , TH1L35);


--MH1_d2_irqnumber[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[1]
--operation mode is normal

MH1_d2_irqnumber[1]_lut_out = MH1_d1_irqnumber[1];
MH1_d2_irqnumber[1] = DFFE(MH1_d2_irqnumber[1]_lut_out, clk, K1_data_out, , );


--TH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[1]~329
--operation mode is normal

TH1L22 = FJ1_trap_request_overflow # MH1_d2_irqnumber[1];


--TH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[1]~330
--operation mode is normal

TH1L23 = TH1_dont_forget_to_force_trap & (TH1L22 & !FJ1_trap_request_underflow) # !TH1_dont_forget_to_force_trap & TH1L3Q;


--MH1_d2_irqnumber[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[2]
--operation mode is normal

MH1_d2_irqnumber[2]_lut_out = MH1_d1_irqnumber[2];
MH1_d2_irqnumber[2] = DFFE(MH1_d2_irqnumber[2]_lut_out, clk, K1_data_out, , );


--TH1L4Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[2]~reg0
--operation mode is normal

TH1L4Q_lut_out = !YH1L18;
TH1L4Q = DFFE(TH1L4Q_lut_out, clk, K1_data_out, , TH1L35);


--TH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[2]~331
--operation mode is normal

TH1L24 = TH1L26 & (MH1_d2_irqnumber[2] # TH1L4Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L4Q & !TH1_dont_forget_to_force_trap);


--MH1_d2_irqnumber[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[3]
--operation mode is normal

MH1_d2_irqnumber[3]_lut_out = MH1_d1_irqnumber[3];
MH1_d2_irqnumber[3] = DFFE(MH1_d2_irqnumber[3]_lut_out, clk, K1_data_out, , );


--TH1L5Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[3]~reg0
--operation mode is normal

TH1L5Q_lut_out = !YH1L22;
TH1L5Q = DFFE(TH1L5Q_lut_out, clk, K1_data_out, , TH1L35);


--TH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[3]~332
--operation mode is normal

TH1L25 = TH1L26 & (MH1_d2_irqnumber[3] # TH1L5Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L5Q & !TH1_dont_forget_to_force_trap);


--MH1_d2_irqnumber[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d2_irqnumber[4]
--operation mode is normal

MH1_d2_irqnumber[4]_lut_out = XC1_counter_is_running;
MH1_d2_irqnumber[4] = DFFE(MH1_d2_irqnumber[4]_lut_out, clk, K1_data_out, , );


--TH1L6Q is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|d1_instruction_fifo_out[4]~reg0
--operation mode is normal

TH1L6Q_lut_out = !YH1L26;
TH1L6Q = DFFE(TH1L6Q_lut_out, clk, K1_data_out, , TH1L35);


--TH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[4]~333
--operation mode is normal

TH1L27 = TH1L26 & (MH1_d2_irqnumber[4] # TH1L6Q & !TH1_dont_forget_to_force_trap) # !TH1L26 & (TH1L6Q & !TH1_dont_forget_to_force_trap);


--TH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[13]~335
--operation mode is normal

TH1L34 = !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[13];


--TH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|instruction[12]~337
--operation mode is normal

TH1L33 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[12];


--TH1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address_enable~12
--operation mode is normal

TH1L80 = TH1_d1_instruction_fifo_read_data_bad & ZH1L28 & !TH1_dont_forget_to_force_trap & ZH1L1;


--TH1_use_saved_next_address is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|use_saved_next_address
--operation mode is normal

TH1_use_saved_next_address_lut_out = TH1L81 & (TH1_dont_forget_to_force_trap # !UH1L1 # !TH1_d1_instruction_fifo_read_data_bad);
TH1_use_saved_next_address = DFFE(TH1_use_saved_next_address_lut_out, clk, K1_data_out, , JH1L8);


--TH1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|p1_next_instruction_address~1
--operation mode is normal

TH1L81 = TH1_use_saved_next_address # !VH1L4;


--QH1_b_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[0]
--operation mode is normal

QH1_b_local[0]_lut_out = QH1L26 # TH1L21 & QH1_b_index_from_a;
QH1_b_local[0] = DFFE(QH1_b_local[0]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_b_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[1]
--operation mode is normal

QH1_b_local[1]_lut_out = QH1L32 # QH1L27 # TH1L23 & QH1_b_index_from_a;
QH1_b_local[1] = DFFE(QH1_b_local[1]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_b_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[2]
--operation mode is normal

QH1_b_local[2]_lut_out = QH1L28 # TH1L24 & QH1_b_index_from_a;
QH1_b_local[2] = DFFE(QH1_b_local[2]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_b_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[3]
--operation mode is normal

QH1_b_local[3]_lut_out = QH1L29 # TH1L25 & QH1_b_index_from_a;
QH1_b_local[3] = DFFE(QH1_b_local[3]_lut_out, clk, K1_data_out, , UH1L1);


--FK2L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~221
--operation mode is arithmetic

FK2L1 = FJ1_CWP_out_pre_mask[0] $ QH1_b_local[4];

--FK2L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~223
--operation mode is arithmetic

FK2L2 = CARRY(FJ1_CWP_out_pre_mask[0] & QH1_b_local[4]);


--QH1_b_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_local[4]
--operation mode is normal

QH1_b_local[4]_lut_out = QH1L30 # TH1L27 & QH1_b_index_from_a;
QH1_b_local[4] = DFFE(QH1_b_local[4]_lut_out, clk, K1_data_out, , UH1L1);


--FK2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~225
--operation mode is normal

FK2L3 = FK2L1 & (QH1_b_local[4] # QH1_b_local[3]);


--FK2L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~226
--operation mode is arithmetic

FK2L4 = FJ1_CWP_out_pre_mask[1] $ (!FK2L2);

--FK2L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~228
--operation mode is arithmetic

FK2L5 = CARRY(FJ1_CWP_out_pre_mask[1] # !FK2L2);


--FK2L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~230
--operation mode is normal

FK2L6 = FK2L4 & (QH1_b_local[4] # QH1_b_local[3]);


--FK2L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~231
--operation mode is arithmetic

FK2L7 = FJ1_CWP_out_pre_mask[2] $ (FK2L5);

--FK2L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~233
--operation mode is arithmetic

FK2L8 = CARRY(!FJ1_CWP_out_pre_mask[2] & (!FK2L5));


--FK2L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~235
--operation mode is normal

FK2L9 = FK2L7 & (QH1_b_local[4] # QH1_b_local[3]);


--FK2L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~236
--operation mode is arithmetic

FK2L10 = FJ1_CWP_out_pre_mask[3] $ (!FK2L8);

--FK2L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~238
--operation mode is arithmetic

FK2L11 = CARRY(FJ1_CWP_out_pre_mask[3] # !FK2L8);


--FK2L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~240
--operation mode is normal

FK2L12 = FK2L10 & (QH1_b_local[4] # QH1_b_local[3]);


--FK2L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~241
--operation mode is normal

FK2L13 = FJ1_CWP_out_pre_mask[4] $ (FK2L11);


--FK2L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_cwp_adder:the_enet_nios_cwp_adder1|add~245
--operation mode is normal

FK2L14 = FK2L13 & (QH1_b_local[4] # QH1_b_local[3]);


--EJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[0]~350
--operation mode is normal

EJ1L16 = EJ1L24 # PH1_byterot_sel_hi16[2];


--PH1_byterot_sel_hi16[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byterot_sel_hi16[3]
--operation mode is normal

PH1_byterot_sel_hi16[3]_lut_out = HH1_do_override_op_b & PH1L56 # !PH1L52;
PH1_byterot_sel_hi16[3] = DFFE(PH1_byterot_sel_hi16[3]_lut_out, clk, K1_data_out, , JH1L8);


--EJ1_rota2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[1]
--operation mode is normal

EJ1_rota2[1] = PH1_byterot_sel_hi16[3] # LJ1L1 & LH1_p3_sel_dynamic_ext8 & !LJ1L2;


--QJ39L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F38|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ39L3 = (EJ1L28 & KJ1_true_regA[19] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[27] # !EJ1_rota2[3])) & CASCADE(QJ40_cascout);

--QJ39_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F38|cascout
--operation mode is normal

QJ39_cascout = (EJ1L28 & KJ1_true_regA[19] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[27] # !EJ1_rota2[3])) & CASCADE(QJ40_cascout);


--DJ1_shiftresult[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[18]
--operation mode is normal

DJ1_shiftresult[18]_lut_out = !DJ1L56;
DJ1_shiftresult[18] = DFFE(DJ1_shiftresult[18]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[19]
--operation mode is normal

DJ1_shiftresult[19]_lut_out = !DJ1L59;
DJ1_shiftresult[19] = DFFE(DJ1_shiftresult[19]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3611
--operation mode is normal

KJ1L61 = DJ1_sel_rot1 & DJ1_shiftresult[18] # !DJ1_sel_rot1 & (DJ1_shiftresult[19]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[19]
--operation mode is normal

KJ1_true_regA[19] = KJ1L61 & (YJ1_do_fwd_a_alu & SJ1_alu_result[19] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[19]));


--PH1_byte_complement[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[2]
--operation mode is normal

PH1_byte_complement[2]_lut_out = PH1L47 # LH1_p2_is_sixteenie # LH1_p2_do_inv_all_b # LH1_p2_is_eightie;
PH1_byte_complement[2] = DFFE(PH1_byte_complement[2]_lut_out, clk, K1_data_out, , JH1L8);


--PH1_byte_zero[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[2]
--operation mode is normal

PH1_byte_zero[2]_lut_out = HH1_do_override_op_b & !PH1L53 # !PH1L49;
PH1_byte_zero[2] = DFFE(PH1_byte_zero[2]_lut_out, clk, K1_data_out, , JH1L8);


--CK7_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC6|regout
--operation mode is normal

CK7_regout_lut_out = (AK1_sel_override_hi & GJ1L6 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[3] # !AK1L2)) & CASCADE(BK7_cascout);
CK7_regout = DFFE(CK7_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7146
--operation mode is normal

LJ1L38 = YJ1_do_fwd_b_alu & (RJ20_regout $ MJ20_regout) # !YJ1_do_fwd_b_alu & CK7_regout;


--LJ1_true_regB[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[19]
--operation mode is normal

LJ1_true_regB[19] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L38));


--ME16_q[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME16_q[15]_data_in = ~GND;
ME16_q[15]_clock_1 = clk;
ME16_q[15]_clock_enable_1 = UH1L1;
ME16_q[15]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[15]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[15] = MEMORY_SEGMENT(ME16_q[15]_data_in, GND, GND, ME16_q[15]_clock_1, , , , ME16_q[15]_clock_enable_1, VCC, ME16_q[15]_write_address, ME16_q[15]_read_address);


--HH1_last_instruction_was_prefix is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|last_instruction_was_prefix
--operation mode is normal

HH1_last_instruction_was_prefix_lut_out = LH1_p1_op_is_PFX;
HH1_last_instruction_was_prefix = DFFE(HH1_last_instruction_was_prefix_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--ME16_q[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[3]
ME16_q[3]_data_in = ~GND;
ME16_q[3]_clock_1 = clk;
ME16_q[3]_clock_enable_1 = UH1L1;
ME16_q[3]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[3]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[3] = MEMORY_SEGMENT(ME16_q[3]_data_in, GND, GND, ME16_q[3]_clock_1, , , , ME16_q[3]_clock_enable_1, VCC, ME16_q[3]_write_address, ME16_q[3]_read_address);


--HH1_p1_do_override_op_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_do_override_op_b
--operation mode is normal

HH1_p1_do_override_op_b = ME16_q[3] & MH1L27 & !ZH1_subinstruction[4] & !ZH1_subinstruction[5];


--LH1_p1_op_is_PFX is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_PFX
--operation mode is normal

LH1_p1_op_is_PFX_lut_out = TH1_d1_instruction_fifo_out[12] & !QH1L8 & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[13];
LH1_p1_op_is_PFX = DFFE(LH1_p1_op_is_PFX_lut_out, clk, K1_data_out, , UH1L1);


--LH1L128 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_2Ei5~44
--operation mode is normal

LH1L128 = LH1L127 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11] & !TH1_d1_instruction_fifo_out[10]);


--QJ41L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F40|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ41L3 = (EJ1L28 & KJ1_true_regA[20] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[28] # !EJ1_rota2[3])) & CASCADE(QJ42_cascout);

--QJ41_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F40|cascout
--operation mode is normal

QJ41_cascout = (EJ1L28 & KJ1_true_regA[20] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[28] # !EJ1_rota2[3])) & CASCADE(QJ42_cascout);


--DJ1_shiftresult[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[20]
--operation mode is normal

DJ1_shiftresult[20]_lut_out = !DJ1L62;
DJ1_shiftresult[20] = DFFE(DJ1_shiftresult[20]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3612
--operation mode is normal

KJ1L62 = DJ1_sel_rot1 & DJ1_shiftresult[19] # !DJ1_sel_rot1 & (DJ1_shiftresult[20]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[20]
--operation mode is normal

KJ1_true_regA[20] = KJ1L62 & (YJ1_do_fwd_a_alu & SJ1_alu_result[20] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[20]));


--CK9_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC8|regout
--operation mode is normal

CK9_regout_lut_out = (AK1_sel_override_hi & GJ1L7 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[4] # !AK1L2)) & CASCADE(BK9_cascout);
CK9_regout = DFFE(CK9_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7147
--operation mode is normal

LJ1L39 = YJ1_do_fwd_b_alu & (RJ21_regout $ MJ21_regout) # !YJ1_do_fwd_b_alu & CK9_regout;


--LJ1_true_regB[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[20]
--operation mode is normal

LJ1_true_regB[20] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L39));


--QJ35L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F34|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ35L3 = (EJ1L28 & KJ1_true_regA[17] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[25] # !EJ1_rota2[3])) & CASCADE(QJ36_cascout);

--QJ35_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F34|cascout
--operation mode is normal

QJ35_cascout = (EJ1L28 & KJ1_true_regA[17] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[25] # !EJ1_rota2[3])) & CASCADE(QJ36_cascout);


--CK3_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC2|regout
--operation mode is normal

CK3_regout_lut_out = (AK1_sel_override_hi & GJ1L4 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[1] # !AK1L2)) & CASCADE(BK3_cascout);
CK3_regout = DFFE(CK3_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7148
--operation mode is normal

LJ1L40 = YJ1_do_fwd_b_alu & (RJ18_regout $ MJ18_regout) # !YJ1_do_fwd_b_alu & CK3_regout;


--LJ1_true_regB[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[17]
--operation mode is normal

LJ1_true_regB[17] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L40));


--QJ37L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F36|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ37L3 = (EJ1L28 & KJ1_true_regA[18] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[26] # !EJ1_rota2[3])) & CASCADE(QJ38_cascout);

--QJ37_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F36|cascout
--operation mode is normal

QJ37_cascout = (EJ1L28 & KJ1_true_regA[18] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[26] # !EJ1_rota2[3])) & CASCADE(QJ38_cascout);


--KJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3613
--operation mode is normal

KJ1L63 = DJ1_sel_rot1 & DJ1_shiftresult[17] # !DJ1_sel_rot1 & (DJ1_shiftresult[18]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[18]
--operation mode is normal

KJ1_true_regA[18] = KJ1L63 & (YJ1_do_fwd_a_alu & SJ1_alu_result[18] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[18]));


--CK5_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC4|regout
--operation mode is normal

CK5_regout_lut_out = (AK1_sel_override_hi & GJ1L5 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[2] # !AK1L2)) & CASCADE(BK5_cascout);
CK5_regout = DFFE(CK5_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7149
--operation mode is normal

LJ1L41 = YJ1_do_fwd_b_alu & (RJ19_regout $ MJ19_regout) # !YJ1_do_fwd_b_alu & CK5_regout;


--LJ1_true_regB[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[18]
--operation mode is normal

LJ1_true_regB[18] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L41));


--QJ45L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F44|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ45L3 = (EJ1L28 & KJ1_true_regA[22] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[30] # !EJ1_rota2[3])) & CASCADE(QJ46_cascout);

--QJ45_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F44|cascout
--operation mode is normal

QJ45_cascout = (EJ1L28 & KJ1_true_regA[22] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[30] # !EJ1_rota2[3])) & CASCADE(QJ46_cascout);


--DJ1_shiftresult[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[21]
--operation mode is normal

DJ1_shiftresult[21]_lut_out = !DJ1L65;
DJ1_shiftresult[21] = DFFE(DJ1_shiftresult[21]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[22]
--operation mode is normal

DJ1_shiftresult[22]_lut_out = !DJ1L68;
DJ1_shiftresult[22] = DFFE(DJ1_shiftresult[22]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3614
--operation mode is normal

KJ1L64 = DJ1_sel_rot1 & DJ1_shiftresult[21] # !DJ1_sel_rot1 & (DJ1_shiftresult[22]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[22]
--operation mode is normal

KJ1_true_regA[22] = KJ1L64 & (YJ1_do_fwd_a_alu & SJ1_alu_result[22] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[22]));


--CK13_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC12|regout
--operation mode is normal

CK13_regout_lut_out = (AK1_sel_override_hi & GJ1L2 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[6] # !AK1L2)) & CASCADE(BK13_cascout);
CK13_regout = DFFE(CK13_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7150
--operation mode is normal

LJ1L42 = YJ1_do_fwd_b_alu & (RJ23_regout $ MJ23_regout) # !YJ1_do_fwd_b_alu & CK13_regout;


--LJ1_true_regB[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[22]
--operation mode is normal

LJ1_true_regB[22] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L42));


--ME15_q[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[21]
ME15_q[21]_data_in = SJ1_alu_result[21];
ME15_q[21]_write_enable = RH1L6;
ME15_q[21]_clock_0 = clk;
ME15_q[21]_clock_1 = clk;
ME15_q[21]_clock_enable_1 = JH1L8;
ME15_q[21]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[21]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[21] = MEMORY_SEGMENT(ME15_q[21]_data_in, ME15_q[21]_write_enable, ME15_q[21]_clock_0, ME15_q[21]_clock_1, , , , ME15_q[21]_clock_enable_1, VCC, ME15_q[21]_write_address, ME15_q[21]_read_address);


--SJ1_alu_result[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[21]
--operation mode is normal

SJ1_alu_result[21] = RJ22_regout $ MJ22_regout;


--LH1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_o7~215
--operation mode is normal

LH1L82 = TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[14] # !TH1_d1_instruction_fifo_out[15];


--QJ33L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F32|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ33L3 = (EJ1L28 & KJ1_true_regA[16] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[24] # !EJ1_rota2[3])) & CASCADE(QJ34_cascout);

--QJ33_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F32|cascout
--operation mode is normal

QJ33_cascout = (EJ1L28 & KJ1_true_regA[16] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[24] # !EJ1_rota2[3])) & CASCADE(QJ34_cascout);


--KJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3615
--operation mode is normal

KJ1L65 = DJ1_sel_rot1 & DJ1_shiftresult[15] # !DJ1_sel_rot1 & (DJ1_shiftresult[16]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[16]
--operation mode is normal

KJ1_true_regA[16] = KJ1L65 & (YJ1_do_fwd_a_alu & SJ1_alu_result[16] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[16]));


--CK1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC|regout
--operation mode is normal

CK1_regout_lut_out = (AK1_sel_override_hi & GJ1L1 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[0] # !AK1L2)) & CASCADE(BK1_cascout);
CK1_regout = DFFE(CK1_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7151
--operation mode is normal

LJ1L43 = YJ1_do_fwd_b_alu & (RJ17_regout $ MJ17_regout) # !YJ1_do_fwd_b_alu & CK1_regout;


--LJ1_true_regB[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[16]
--operation mode is normal

LJ1_true_regB[16] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L43));


--LH1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~288
--operation mode is normal

LH1L87 = LH1L127 & WJ1L12 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[12]);


--LH1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_a_index_from_zero~289
--operation mode is normal

LH1L88 = TH1_d1_instruction_fifo_out[15] & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[12] & !TH1_d1_instruction_fifo_out[14];


--LH1L105 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSTx~85
--operation mode is normal

LH1L105 = LH1L87 # TH1L34 & (!LH1L82) # !TH1L34 & LH1L88;


--AC1L39 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_winner~34
--operation mode is normal

AC1L39 = !AC1L41 & (AC1L70 # AC1L54);


--DC1L436 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~524
--operation mode is normal

DC1L436 = Y1L102 & (T1L59 # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !Y1L102 & !Y1_enet_nios_data_master_requests_ad_ram_s1 & (T1L59 # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);

--DC1L446 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~543
--operation mode is normal

DC1L446 = Y1L102 & (T1L59 # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !Y1L102 & !Y1_enet_nios_data_master_requests_ad_ram_s1 & (T1L59 # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L442 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~537
--operation mode is normal

DC1L442 = (FC1L84 & (AB1L64 # !AB1_enet_nios_data_master_requests_ad_result_ram_s1) # !FC1L84 & !FC1L88 & (AB1L64 # !AB1_enet_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(DC1L446);


--T1L19 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_winner~36
--operation mode is normal

T1L19 = !T1L23 & (T1L31 # T1L24);


--VE1_p1_do_iLDx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iLDx
--operation mode is normal

VE1_p1_do_iLDx_lut_out = VE1L72 # BF1_d1_instruction_fifo_out[11] & VE1L81 & !BF1_d1_instruction_fifo_out[10];
VE1_p1_do_iLDx = DFFE(VE1_p1_do_iLDx_lut_out, clk, K1_data_out, , CF1L1);


--AB1L26 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_arb_winner~36
--operation mode is normal

AB1L26 = !AB1L30 & (AB1L39 # AB1L31);


--Y1_ad_ram_s1_arb_addend[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[0]
--operation mode is normal

Y1_ad_ram_s1_arb_addend[0]_lut_out = Y1L48 # Y1L47;
Y1_ad_ram_s1_arb_addend[0] = DFFE(Y1_ad_ram_s1_arb_addend[0]_lut_out, clk, K1_data_out, , Y1L110);


--Y1_ad_ram_s1_arb_addend[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_addend[1]
--operation mode is normal

Y1_ad_ram_s1_arb_addend[1]_lut_out = Y1L110 & (Y1L52 & Y1_ad_ram_s1_saved_chosen_master_vector[0] # !Y1L52 & (Y1L99)) # !Y1L110 & Y1_ad_ram_s1_saved_chosen_master_vector[0];
Y1_ad_ram_s1_arb_addend[1] = DFFE(Y1_ad_ram_s1_arb_addend[1]_lut_out, clk, K1_data_out, , Y1L110);


--Y1L9 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_nios_instruction_master_qualified_request_ad_ram_s1~155
--operation mode is normal

Y1L9 = Y1_ad_ram_s1_slavearbiterlockenable & (!Y1L51);


--GF1L61 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|internal_fifo_empty~158
--operation mode is normal

GF1L61 = GF1L66 & (GF1_internal_fifo_empty # W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18);


--DF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|remember_to_flush~38
--operation mode is normal

DF1L33 = DF1_remember_to_flush # DF1_nonsequential_pc & (!BF1_d1_instruction_fifo_read_data_bad # !W1L23);


--HF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0]~1011
--operation mode is normal

HF1L13 = BF1_d1_instruction_fifo_read_data_bad & (!HF1_subinstruction[0] & !HF1_subinstruction[1] # !CF1_is_neutrino);


--BF1_d1_instruction_fifo_out[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[12]
--operation mode is normal

BF1_d1_instruction_fifo_out[12]_lut_out = GF1_internal_fifo_empty & GF1L19 # !GF1_internal_fifo_empty & (W1L14);
BF1_d1_instruction_fifo_out[12] = DFFE(BF1_d1_instruction_fifo_out[12]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[14]
--operation mode is normal

BF1_d1_instruction_fifo_out[14]_lut_out = GF1_internal_fifo_empty & GF1L21 # !GF1_internal_fifo_empty & (W1L16);
BF1_d1_instruction_fifo_out[14] = DFFE(BF1_d1_instruction_fifo_out[14]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[11]
--operation mode is normal

BF1_d1_instruction_fifo_out[11]_lut_out = GF1_internal_fifo_empty & GF1L18 # !GF1_internal_fifo_empty & (W1L13);
BF1_d1_instruction_fifo_out[11] = DFFE(BF1_d1_instruction_fifo_out[11]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[13]
--operation mode is normal

BF1_d1_instruction_fifo_out[13]_lut_out = GF1_internal_fifo_empty & GF1L20 # !GF1_internal_fifo_empty & (W1L15);
BF1_d1_instruction_fifo_out[13] = DFFE(BF1_d1_instruction_fifo_out[13]_lut_out, clk, K1_data_out, , BF1L20);


--HF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~923
--operation mode is normal

HF1L4 = BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[13] & (BF1_d1_instruction_fifo_out[14] $ BF1_d1_instruction_fifo_out[11]);


--BF1_d1_instruction_fifo_out[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[10]
--operation mode is normal

BF1_d1_instruction_fifo_out[10]_lut_out = GF1_internal_fifo_empty & GF1L17 # !GF1_internal_fifo_empty & (W1L12);
BF1_d1_instruction_fifo_out[10] = DFFE(BF1_d1_instruction_fifo_out[10]_lut_out, clk, K1_data_out, , BF1L20);


--HF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~924
--operation mode is normal

HF1L5 = BF1_d1_instruction_fifo_out[10] & BF1_d1_instruction_fifo_out[11];


--BF1_d1_instruction_fifo_out[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[7]
--operation mode is normal

BF1_d1_instruction_fifo_out[7]_lut_out = GF1_internal_fifo_empty & GF1L14 # !GF1_internal_fifo_empty & (W1L9);
BF1_d1_instruction_fifo_out[7] = DFFE(BF1_d1_instruction_fifo_out[7]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[9]
--operation mode is normal

BF1_d1_instruction_fifo_out[9]_lut_out = GF1_internal_fifo_empty & GF1L16 # !GF1_internal_fifo_empty & (W1L11);
BF1_d1_instruction_fifo_out[9] = DFFE(BF1_d1_instruction_fifo_out[9]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[6]
--operation mode is normal

BF1_d1_instruction_fifo_out[6]_lut_out = GF1_internal_fifo_empty & GF1L13 # !GF1_internal_fifo_empty & (W1L8);
BF1_d1_instruction_fifo_out[6] = DFFE(BF1_d1_instruction_fifo_out[6]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[5]
--operation mode is normal

BF1_d1_instruction_fifo_out[5]_lut_out = GF1_internal_fifo_empty & GF1L12 # !GF1_internal_fifo_empty & (W1L7);
BF1_d1_instruction_fifo_out[5] = DFFE(BF1_d1_instruction_fifo_out[5]_lut_out, clk, K1_data_out, , BF1L20);


--BF1_d1_instruction_fifo_out[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[8]
--operation mode is normal

BF1_d1_instruction_fifo_out[8]_lut_out = GF1_internal_fifo_empty & GF1L15 # !GF1_internal_fifo_empty & (W1L10);
BF1_d1_instruction_fifo_out[8] = DFFE(BF1_d1_instruction_fifo_out[8]_lut_out, clk, K1_data_out, , BF1L20);


--HF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~925
--operation mode is normal

HF1L6 = BF1_d1_instruction_fifo_out[12] & HF1L5 & HF1L8 & BF1_d1_instruction_fifo_out[14] # !BF1_d1_instruction_fifo_out[12] & (!BF1_d1_instruction_fifo_out[14]);


--BF1_d1_instruction_fifo_out[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|d1_instruction_fifo_out[15]
--operation mode is normal

BF1_d1_instruction_fifo_out[15]_lut_out = GF1_internal_fifo_empty & GF1L22 # !GF1_internal_fifo_empty & (W1L17);
BF1_d1_instruction_fifo_out[15] = DFFE(BF1_d1_instruction_fifo_out[15]_lut_out, clk, K1_data_out, , BF1L20);


--HF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~926
--operation mode is normal

HF1L7 = !BF1_d1_instruction_fifo_out[15] & (HF1L4 # BF1_d1_instruction_fifo_out[13] & HF1L6);


--YE1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|b_index_from_a~28
--operation mode is normal

YE1L7 = BF1_d1_instruction_fifo_out[14] & BF1_d1_instruction_fifo_out[12] & BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[15];


--HF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value~927
--operation mode is normal

HF1L9 = YE1L7 & BF1_d1_instruction_fifo_out[11] & !BF1_d1_instruction_fifo_out[9] & !BF1_d1_instruction_fifo_out[10];


--HF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[0]~1012
--operation mode is normal

HF1L14 = HF1L13 & (HF1L7 # BF1_d1_instruction_fifo_out[8] & HF1L9);


--HF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subcount_en~9
--operation mode is normal

HF1L10 = JF1L2 & (V1_ad_nios_data_master_waitrequest # !TE1_dc_write & !TE1_dc_read);


--VE1L75 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~28
--operation mode is normal

VE1L75 = BF1_d1_instruction_fifo_out[8] & YE1L7 & BF1_d1_instruction_fifo_out[10] & BF1_d1_instruction_fifo_out[11];


--VE1L98 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~2
--operation mode is normal

VE1L98 = BF1_d1_instruction_fifo_out[9] & VE1L75 & BF1_d1_instruction_fifo_out[6] & BF1_d1_instruction_fifo_out[7];


--VE1L76 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~29
--operation mode is normal

VE1L76 = BF1_d1_instruction_fifo_out[5] & (!BF1_d1_instruction_fifo_out[9] & !BF1_d1_instruction_fifo_out[6]);


--VE1L77 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRESTORE~30
--operation mode is normal

VE1L77 = VE1L75 & BF1_d1_instruction_fifo_out[7] & VE1L76;


--JF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|wait_once_after~79
--operation mode is normal

JF1L9 = CF1_is_neutrino & (VE1L77 # HF1L9 & !BF1_d1_instruction_fifo_out[8]);


--JF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[0]~315
--operation mode is normal

JF1L3 = VE1L5 & (!VE1L98 & !JF1L9);


--JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]
--operation mode is normal

JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out = CF1L1 & (!JF1L4) # !CF1L1 & JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2];
JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1] = DFFE(JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[1]_lut_out, clk, K1_data_out, , JF1L1);


--CF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|commit~27
--operation mode is normal

CF1L1 = HF1L10 & (!HF1_subinstruction[0] & !HF1_subinstruction[1] # !CF1_is_neutrino);


--JF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|always0~1
--operation mode is normal

JF1L1 = !UE1L8 & TE1L6 & !HF1_subinstruction[0] & !HF1_subinstruction[1];


--YE1_dest_local[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[4]
--operation mode is normal

YE1_dest_local[4]_lut_out = BF1_instruction[4] & YE1L21 & (!VE1L2);
YE1_dest_local[4] = DFFE(YE1_dest_local[4]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_dest_local[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[2]
--operation mode is normal

YE1_dest_local[2]_lut_out = BF1_instruction[2] & !VE1L2 # !YE1L21;
YE1_dest_local[2] = DFFE(YE1_dest_local[2]_lut_out, clk, K1_data_out, , CF1L1);


--BF1_instruction[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[2]
--operation mode is normal

BF1_instruction[2]_lut_out = GF1_internal_fifo_empty & GF1L9 # !GF1_internal_fifo_empty & (W1L4);
BF1_instruction[2] = DFFE(BF1_instruction[2]_lut_out, clk, K1_data_out, , BF1L20);


--VE1L83 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_narrow_stack_offset~66
--operation mode is normal

VE1L83 = BF1_d1_instruction_fifo_out[14] & !BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[10];


--VE1L84 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_narrow_stack_offset~67
--operation mode is normal

VE1L84 = VE1L83 & BF1_d1_instruction_fifo_out[13] & (!BF1_d1_instruction_fifo_out[11]);


--YE1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~451
--operation mode is normal

YE1L29 = !VE1L84 & (!BF1_d1_instruction_fifo_out[14] # !BF1_d1_instruction_fifo_out[15]);


--YE1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[2]~452
--operation mode is normal

YE1L25 = YE1L7 & BF1_instruction[2] # !YE1L29;


--YE1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~14
--operation mode is normal

YE1L28 = YE1L7 # BF1_d1_instruction_fifo_out[15] # VE1L84;


--BF1_instruction[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[4]
--operation mode is normal

BF1_instruction[4]_lut_out = GF1_internal_fifo_empty & GF1L11 # !GF1_internal_fifo_empty & (W1L6);
BF1_instruction[4] = DFFE(BF1_instruction[4]_lut_out, clk, K1_data_out, , BF1L20);


--YE1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[4]~454
--operation mode is normal

YE1L27 = YE1L7 & (BF1_instruction[4] # BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[14]) # !YE1L7 & (BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[14]);


--YE1_dest_local[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[0]
--operation mode is normal

YE1_dest_local[0]_lut_out = VE1_op_subroutine_delayed_for_do_save_return_address_0 # BF1_instruction[0] & YE1L21 & !VE1L2;
YE1_dest_local[0] = DFFE(YE1_dest_local[0]_lut_out, clk, K1_data_out, , CF1L1);


--YE1_dest_local[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[1]
--operation mode is normal

YE1_dest_local[1]_lut_out = BF1_instruction[1] & !VE1L2 # !YE1L21;
YE1_dest_local[1] = DFFE(YE1_dest_local[1]_lut_out, clk, K1_data_out, , CF1L1);


--YE1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[1]~455
--operation mode is normal

YE1L23 = VE1L84 # BF1_d1_instruction_fifo_out[15] & (BF1_d1_instruction_fifo_out[11] # BF1_d1_instruction_fifo_out[14]);


--BF1_instruction[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[1]
--operation mode is normal

BF1_instruction[1]_lut_out = GF1_internal_fifo_empty & GF1L8 # !GF1_internal_fifo_empty & (W1L3);
BF1_instruction[1] = DFFE(BF1_instruction[1]_lut_out, clk, K1_data_out, , BF1L20);


--YE1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[1]~456
--operation mode is normal

YE1L24 = YE1L23 # YE1L7 & BF1_instruction[1];


--YE1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local~458
--operation mode is normal

YE1L30 = BF1_d1_instruction_fifo_out[15] & (!BF1_d1_instruction_fifo_out[14]);


--BF1_instruction[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[0]
--operation mode is normal

BF1_instruction[0]_lut_out = GF1_internal_fifo_empty & GF1L7 # !GF1_internal_fifo_empty & (W1L2);
BF1_instruction[0] = DFFE(BF1_instruction[0]_lut_out, clk, K1_data_out, , BF1L20);


--YE1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[0]~459
--operation mode is normal

YE1L22 = YE1L7 & (BF1_instruction[0] # BF1_d1_instruction_fifo_out[10] & YE1L30) # !YE1L7 & BF1_d1_instruction_fifo_out[10] & YE1L30;


--YE1_dest_local[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|dest_local[3]
--operation mode is normal

YE1_dest_local[3]_lut_out = BF1_instruction[3] & !VE1L2 # !YE1L21;
YE1_dest_local[3] = DFFE(YE1_dest_local[3]_lut_out, clk, K1_data_out, , CF1L1);


--BF1_instruction[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|instruction[3]
--operation mode is normal

BF1_instruction[3]_lut_out = GF1_internal_fifo_empty & GF1L10 # !GF1_internal_fifo_empty & (W1L5);
BF1_instruction[3] = DFFE(BF1_instruction[3]_lut_out, clk, K1_data_out, , BF1L20);


--YE1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|pre_b_local[3]~460
--operation mode is normal

YE1L26 = YE1L7 & BF1_instruction[3] # !YE1L29;


--EG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[0]~408
--operation mode is normal

EG1L2 = YE1L7 & BF1_d1_instruction_fifo_out[11] & (BF1_d1_instruction_fifo_out[5] # !BF1_d1_instruction_fifo_out[10]) # !YE1L7 & (BF1_d1_instruction_fifo_out[10]);


--EG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[1]~409
--operation mode is normal

EG1L3 = YE1L7 & BF1_d1_instruction_fifo_out[6] & (BF1_d1_instruction_fifo_out[11] # BF1_d1_instruction_fifo_out[10]) # !YE1L7 & (BF1_d1_instruction_fifo_out[11]);


--EG1_decoder_rom_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[5]
--operation mode is normal

EG1_decoder_rom_address[5] = BF1_d1_instruction_fifo_out[15] # YE1L7 & BF1_d1_instruction_fifo_out[10] & BF1_d1_instruction_fifo_out[11];


--EG1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address~413
--operation mode is normal

EG1L14 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]);


--ME5_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME5_q[14]_data_in = ~GND;
ME5_q[14]_clock_1 = clk;
ME5_q[14]_clock_enable_1 = CF1L1;
ME5_q[14]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[14]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[14] = MEMORY_SEGMENT(ME5_q[14]_data_in, GND, GND, ME5_q[14]_clock_1, , , , ME5_q[14]_clock_enable_1, VCC, ME5_q[14]_write_address, ME5_q[14]_read_address);


--UE1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|qualified_do_iSAVE~28
--operation mode is normal

UE1L22 = CF1_is_neutrino & !CF1_is_cancelled_from_commit_stage & (!UE1_next_stage_modifies_register # !UE1L7);


--CF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|p1_is_neutrino~35
--operation mode is normal

CF1L6 = !UE1L8 & (!BF1_d1_instruction_fifo_read_data_bad & !HF1L1 # !JF1L2);


--AG1_do_skip is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|do_skip
--operation mode is normal

AG1_do_skip_lut_out = VE1_p3_skip_is_active & !AG1L45 & !NE1_is_cancelled_3 & !NE1_is_neutrino_3;
AG1_do_skip = DFFE(AG1_do_skip_lut_out, clk, K1_data_out, , TE1L6);


--CF1_dont_forget_to_skip is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|dont_forget_to_skip
--operation mode is normal

CF1_dont_forget_to_skip_lut_out = CF1L4 & (CF1L6 # VE1L73 # !CF1L1);
CF1_dont_forget_to_skip = DFFE(CF1_dont_forget_to_skip_lut_out, clk, K1_data_out, , TE1L6);


--CF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|is_cancelled_from_commit_stage~104
--operation mode is normal

CF1L4 = AG1_do_skip # CF1_dont_forget_to_skip;


--GF1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~620
--operation mode is normal

GF1L67 = BF1L20 & (W1L19 # GF1_internal_fifo_empty) # !GF1L66;


--GF1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|unxshiftxread_pointerxxrdaddress_calculatorx0_out[1]~622
--operation mode is normal

GF1L68 = W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18 # !GF1L66;


--HG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[10]~481
--operation mode is normal

HG1L11 = UE1_a_matches_dest2 & (ZF11_regout $ VF11_regout) # !UE1_a_matches_dest2 & ME3_q[10];


--EF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~183
--operation mode is arithmetic

EF1L1 = BF1_next_instruction_address[10] $ NE1_instruction_1[10] $ EF1L11;

--EF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~185
--operation mode is arithmetic

EF1L2 = CARRY(BF1_next_instruction_address[10] & NE1_instruction_1[10] & !EF1L11 # !BF1_next_instruction_address[10] & (NE1_instruction_1[10] # !EF1L11));


--VE1_p2_op_is_jump is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_op_is_jump
--operation mode is normal

VE1_p2_op_is_jump_lut_out = VE1_op_jmpcall_delayed_for_op_is_jump_1;
VE1_p2_op_is_jump = DFFE(VE1_p2_op_is_jump_lut_out, clk, K1_data_out, , TE1L6);


--WE1_do_jump is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_jump_unit:the_ad_nios_jump_unit|do_jump
--operation mode is normal

WE1_do_jump = VE1_p2_op_is_jump & !NE1_is_cancelled_2 & !NE1_is_neutrino_2 & TE1L6;


--ME3_q[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[11]
ME3_q[11]_data_in = AG1_alu_result[11];
ME3_q[11]_write_enable = ZE1L1;
ME3_q[11]_clock_0 = clk;
ME3_q[11]_clock_1 = clk;
ME3_q[11]_clock_enable_1 = TE1L6;
ME3_q[11]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[11]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[11] = MEMORY_SEGMENT(ME3_q[11]_data_in, ME3_q[11]_write_enable, ME3_q[11]_clock_0, ME3_q[11]_clock_1, , , , ME3_q[11]_clock_enable_1, VCC, ME3_q[11]_write_address, ME3_q[11]_read_address);


--HG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[11]~482
--operation mode is normal

HG1L12 = UE1_a_matches_dest2 & (ZF12_regout $ VF12_regout) # !UE1_a_matches_dest2 & ME3_q[11];


--EF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~187
--operation mode is arithmetic

EF1L3 = BF1_next_instruction_address[11] $ NE1_instruction_1[10] $ EF1L2;

--EF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~189
--operation mode is arithmetic

EF1L4 = CARRY(BF1_next_instruction_address[11] & !NE1_instruction_1[10] & !EF1L2 # !BF1_next_instruction_address[11] & (!EF1L2 # !NE1_instruction_1[10]));


--ME3_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME3_q[12]_data_in = AG1_alu_result[12];
ME3_q[12]_write_enable = ZE1L1;
ME3_q[12]_clock_0 = clk;
ME3_q[12]_clock_1 = clk;
ME3_q[12]_clock_enable_1 = TE1L6;
ME3_q[12]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[12]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[12] = MEMORY_SEGMENT(ME3_q[12]_data_in, ME3_q[12]_write_enable, ME3_q[12]_clock_0, ME3_q[12]_clock_1, , , , ME3_q[12]_clock_enable_1, VCC, ME3_q[12]_write_address, ME3_q[12]_read_address);


--HG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[12]~483
--operation mode is normal

HG1L13 = UE1_a_matches_dest2 & (ZF13_regout $ VF13_regout) # !UE1_a_matches_dest2 & ME3_q[12];


--EF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~191
--operation mode is normal

EF1L5 = BF1_next_instruction_address[12] $ NE1_instruction_1[10] $ !EF1L4;


--AB1L61 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|add~527
--operation mode is normal

AB1L61 = AB1L64 & AB1_ad_result_ram_s1_arb_addend[1] & AB1L6 # !AB1L64 & !AB1_ad_result_ram_s1_arb_addend[1] & !AB1L6;


--DC1L486 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~225
--operation mode is normal

DC1L486 = DC1_enet_nios_data_master_dbs_address[1] & !AB1L61 # !AB1L64 # !JH1_dc_read;

--DC1L488 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~228
--operation mode is normal

DC1L488 = DC1_enet_nios_data_master_dbs_address[1] & !AB1L61 # !AB1L64 # !JH1_dc_read;


--T1L57 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|add~482
--operation mode is normal

T1L57 = T1L59 & T1_ad_cmd_ram_s1_arb_addend[1] & T1L50 # !T1L59 & !T1_ad_cmd_ram_s1_arb_addend[1] & !T1L50;


--DC1L443 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~538
--operation mode is normal

DC1L443 = (DC1_enet_nios_data_master_dbs_address[1] & !T1L57 # !T1L59 # !JH1_dc_read) & CASCADE(DC1L488);


--DC1L487 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_0~226
--operation mode is normal

DC1L487 = DC1_enet_nios_data_master_dbs_address[1] & (Y1L82 # Y1L84) # !JH1_dc_read;


--DC1L437 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~527
--operation mode is normal

DC1L437 = Y1L102 & (!Y1L82 & !Y1L84 # !DC1L487);


--DC1L438 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~528
--operation mode is normal

DC1L438 = !DC1L437 & (!EB1L2 # !EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L79);

--DC1L447 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~544
--operation mode is normal

DC1L447 = !DC1L437 & (!EB1L2 # !EB1_ad_setup_ram_s1_arb_addend[1] # !EB1L79);


--FC1L31 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~823
--operation mode is normal

FC1L31 = !FC1L9 & !FC1L11;


--DC1L439 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~529
--operation mode is normal

DC1L439 = FC1L31 & (FC1L84 # EB1_enet_nios_data_master_requests_ad_setup_ram_s1 & !EB1L79) # !FC1L31 & (EB1_enet_nios_data_master_requests_ad_setup_ram_s1 & !EB1L79);


--FC1L32 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~824
--operation mode is normal

FC1L32 = !FC1L5 & !FC1L7;


--DC1L440 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~530
--operation mode is normal

DC1L440 = JH1L8 # FC1L81 & FC1L32 # !FC1L81 & (FC1_enet_nios_data_master_requests_SRAM1_s1);


--DC1L441 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~532
--operation mode is normal

DC1L441 = DC1L440 # T1L59 & T1L57 # !DC1L445;


--DC1L444 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~539
--operation mode is normal

DC1L444 = (!DC1L439 & !DC1L441 & (!AB1L61 # !AB1L64)) & CASCADE(DC1L447);


--DJ1_shiftresult[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[26]
--operation mode is normal

DJ1_shiftresult[26]_lut_out = !DJ1L80;
DJ1_shiftresult[26] = DFFE(DJ1_shiftresult[26]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1_shiftresult[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[27]
--operation mode is normal

DJ1_shiftresult[27]_lut_out = !DJ1L83;
DJ1_shiftresult[27] = DFFE(DJ1_shiftresult[27]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3616
--operation mode is normal

KJ1L66 = DJ1_sel_rot1 & DJ1_shiftresult[26] # !DJ1_sel_rot1 & (DJ1_shiftresult[27]) # !DJ1_shift_cycle_2;


--RJ28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC27|regout
--operation mode is normal

RJ28_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[3] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[11] # !EJ1L22)) & CASCADE(QJ55_cascout);
RJ28_regout = DFFE(RJ28_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_27|regout
--operation mode is counter

MJ28_regout_lut_out = KJ1_true_regA[27] $ LJ1_true_regB[27] $ !MJ27_cout;
MJ28_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[27]) # (!JJ1L1 & MJ28_regout_lut_out);
MJ28_regout_reg_input = MJ28_regout_sload_eqn & !GH1L6;
MJ28_regout = DFFE(MJ28_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ28_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_27|cout
--operation mode is counter

MJ28_cout = CARRY(KJ1_true_regA[27] & (LJ1_true_regB[27] # !MJ27_cout) # !KJ1_true_regA[27] & LJ1_true_regB[27] & !MJ27_cout);


--KJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~27
--operation mode is normal

KJ1L37 = RJ28_regout $ MJ28_regout;


--KJ1_true_regA[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[27]
--operation mode is normal

KJ1_true_regA[27] = KJ1L66 & (YJ1_do_fwd_a_alu & KJ1L37 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[27]));


--QJ8L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F7|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ8L3 = (CJ1_sel_notb & !LJ1_true_regB[3] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L113 # !LH1_p3_sel_memword)) & CASCADE(PJ4_cascout);

--QJ8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F7|cascout
--operation mode is normal

QJ8_cascout = (CJ1_sel_notb & !LJ1_true_regB[3] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L113 # !LH1_p3_sel_memword)) & CASCADE(PJ4_cascout);


--CK8_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC7|combout
--operation mode is normal

CK8_combout = (AK1_sel_override_lo & GJ1L6 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[3] # !AK1L3)) & CASCADE(BK8_cascout);

--CK8_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC7|regout
--operation mode is normal

CK8_regout = DFFE(CK8_combout, clk, K1_data_out, , JH1L8);


--LJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7152
--operation mode is normal

LJ1L44 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[3] # !YJ1_do_fwd_b_alu & (CK8_regout));


--LJ1_true_regB[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[3]
--operation mode is normal

LJ1_true_regB[3] = PH1_byte_complement[0] $ LJ1L44;


--DJ1_shiftresult[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[23]
--operation mode is normal

DJ1_shiftresult[23]_lut_out = !DJ1L71;
DJ1_shiftresult[23] = DFFE(DJ1_shiftresult[23]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3617
--operation mode is normal

KJ1L67 = DJ1_sel_rot1 & DJ1_shiftresult[23] # !DJ1_sel_rot1 & (DJ1_shiftresult[24]) # !DJ1_shift_cycle_2;


--RJ25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC24|regout
--operation mode is normal

RJ25_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[0] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[8] # !EJ1L22)) & CASCADE(QJ49_cascout);
RJ25_regout = DFFE(RJ25_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_24|regout
--operation mode is counter

MJ25_regout_lut_out = KJ1_true_regA[24] $ LJ1_true_regB[24] $ MJ24_cout;
MJ25_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[24]) # (!JJ1L1 & MJ25_regout_lut_out);
MJ25_regout_reg_input = MJ25_regout_sload_eqn & !GH1L6;
MJ25_regout = DFFE(MJ25_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ25_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_24|cout
--operation mode is counter

MJ25_cout = CARRY(KJ1_true_regA[24] & !LJ1_true_regB[24] & !MJ24_cout # !KJ1_true_regA[24] & (!MJ24_cout # !LJ1_true_regB[24]));


--KJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~24
--operation mode is normal

KJ1L34 = RJ25_regout $ MJ25_regout;


--KJ1_true_regA[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[24]
--operation mode is normal

KJ1_true_regA[24] = KJ1L67 & (YJ1_do_fwd_a_alu & KJ1L34 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[24]));


--QJ2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F1|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ2L3 = (CJ1_sel_notb & !LJ1_true_regB[0] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L71 # !LH1_p3_sel_memword)) & CASCADE(PJ1_cascout);

--QJ2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F1|cascout
--operation mode is normal

QJ2_cascout = (CJ1_sel_notb & !LJ1_true_regB[0] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L71 # !LH1_p3_sel_memword)) & CASCADE(PJ1_cascout);


--LJ1_true_regB[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[0]
--operation mode is normal

LJ1_true_regB[0] = PH1_byte_complement[0] $ LJ1L36;


--LH1_op_subroutine_delayed_for_force_carryin_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_force_carryin_2
--operation mode is normal

LH1_op_subroutine_delayed_for_force_carryin_2_lut_out = LH1_op_subroutine_delayed_for_force_carryin_1;
LH1_op_subroutine_delayed_for_force_carryin_2 = DFFE(LH1_op_subroutine_delayed_for_force_carryin_2_lut_out, clk, K1_data_out, , JH1L8);


--LH1L118 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~80
--operation mode is normal

LH1L118 = LH1_op_subroutine_delayed_for_force_carryin_2 # LH1L117 & DH1_instruction_2[11] & !DH1_instruction_2[10];


--LH1L119 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_force_carryin~81
--operation mode is normal

LH1L119 = !DH1_instruction_2[13] & !DH1_instruction_2[15] & !DH1_instruction_2[14];


--KJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3618
--operation mode is normal

KJ1L68 = DJ1_sel_rot1 & DJ1_shiftresult[25] # !DJ1_sel_rot1 & (DJ1_shiftresult[26]) # !DJ1_shift_cycle_2;


--RJ27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC26|regout
--operation mode is normal

RJ27_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[2] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[10] # !EJ1L22)) & CASCADE(QJ53_cascout);
RJ27_regout = DFFE(RJ27_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_26|regout
--operation mode is counter

MJ27_regout_lut_out = KJ1_true_regA[26] $ LJ1_true_regB[26] $ MJ26_cout;
MJ27_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[26]) # (!JJ1L1 & MJ27_regout_lut_out);
MJ27_regout_reg_input = MJ27_regout_sload_eqn & !GH1L6;
MJ27_regout = DFFE(MJ27_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ27_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_26|cout
--operation mode is counter

MJ27_cout = CARRY(KJ1_true_regA[26] & !LJ1_true_regB[26] & !MJ26_cout # !KJ1_true_regA[26] & (!MJ26_cout # !LJ1_true_regB[26]));


--KJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~26
--operation mode is normal

KJ1L36 = RJ27_regout $ MJ27_regout;


--KJ1_true_regA[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[26]
--operation mode is normal

KJ1_true_regA[26] = KJ1L68 & (YJ1_do_fwd_a_alu & KJ1L36 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[26]));


--QJ6L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F5|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ6L3 = (CJ1_sel_notb & !LJ1_true_regB[2] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L97 # !LH1_p3_sel_memword)) & CASCADE(PJ3_cascout);

--QJ6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F5|cascout
--operation mode is normal

QJ6_cascout = (CJ1_sel_notb & !LJ1_true_regB[2] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L97 # !LH1_p3_sel_memword)) & CASCADE(PJ3_cascout);


--LJ1_true_regB[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[2]
--operation mode is normal

LJ1_true_regB[2] = PH1_byte_complement[0] $ LJ1L57;


--FB1_shift_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[11]
--operation mode is normal

FB1_shift_reg[11]_lut_out = FB1L176 & FB1_shift_reg[10] # !FB1L176 & (FB1L180);
FB1_shift_reg[11] = DFFE(FB1_shift_reg[11]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[12]
--operation mode is normal

FB1_tx_holding_reg[12]_lut_out = HG1_op_a[12];
FB1_tx_holding_reg[12] = DFFE(FB1_tx_holding_reg[12]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L179 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3991
--operation mode is normal

FB1L179 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[12] # !FB1_transmitting & (FB1_tx_holding_reg[12])) # !FB1_tx_holding_primed & FB1_shift_reg[12];


--HG1_op_a[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[13]
--operation mode is normal

HG1_op_a[13]_lut_out = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[13] # !UE1_a_matches_dest2 & (ME3_q[13]));
HG1_op_a[13] = DFFE(HG1_op_a[13]_lut_out, clk, K1_data_out, , TE1L6);


--ME3_q[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME3_q[14]_data_in = AG1_alu_result[14];
ME3_q[14]_write_enable = ZE1L1;
ME3_q[14]_clock_0 = clk;
ME3_q[14]_clock_1 = clk;
ME3_q[14]_clock_enable_1 = TE1L6;
ME3_q[14]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[14]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[14] = MEMORY_SEGMENT(ME3_q[14]_data_in, ME3_q[14]_write_enable, ME3_q[14]_clock_0, ME3_q[14]_clock_1, , , , ME3_q[14]_clock_enable_1, VCC, ME3_q[14]_write_address, ME3_q[14]_read_address);


--YF16L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F15|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF16L3 = (LF1_sel_notb & !UF1_true_regB[15] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L63 # !VE1_p3_sel_memword)) & CASCADE(XF16_cascout);

--YF16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F15|cascout
--operation mode is normal

YF16_cascout = (LF1_sel_notb & !UF1_true_regB[15] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L63 # !VE1_p3_sel_memword)) & CASCADE(XF16_cascout);


--LG16_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC15|regout
--operation mode is normal

LG16_regout_lut_out = (!JG1_sel_override_lo & (SE1_const[15] # !JG1L2)) & CASCADE(KG16_cascout);
LG16_regout = DFFE(LG16_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[15]
--operation mode is normal

UF1_true_regB[15] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG16_regout));


--PG2L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[4]~108
--operation mode is normal

PG2L2 = PF1_CWP_out_pre_mask[0] & !YE1_b_local[4] & (YE1_b_local[3]) # !PF1_CWP_out_pre_mask[0] & YE1_b_local[4];


--PG2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[5]~109
--operation mode is normal

PG2L3 = YE1_b_local[4] & (PF1_CWP_out_pre_mask[0] $ !PF1_CWP_out_pre_mask[1]) # !YE1_b_local[4] & (!PF1_CWP_out_pre_mask[1] & YE1_b_local[3]);


--PG2L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|add~116
--operation mode is normal

PG2L1 = PF1_CWP_out_pre_mask[2] $ (PF1_CWP_out_pre_mask[1] # !PF1_CWP_out_pre_mask[0] # !YE1_b_local[4]);


--PG2L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_cwp_adder:the_ad_nios_cwp_adder1|adjusted_index[6]~110
--operation mode is normal

PG2L4 = PG2L1 & (YE1_b_local[4] # YE1_b_local[3]);


--ME5_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME5_q[15]_data_in = ~GND;
ME5_q[15]_clock_1 = clk;
ME5_q[15]_clock_enable_1 = CF1L1;
ME5_q[15]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[15]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[15] = MEMORY_SEGMENT(ME5_q[15]_data_in, GND, GND, ME5_q[15]_clock_1, , , , ME5_q[15]_clock_enable_1, VCC, ME5_q[15]_write_address, ME5_q[15]_read_address);


--SE1_last_instruction_was_prefix is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|last_instruction_was_prefix
--operation mode is normal

SE1_last_instruction_was_prefix_lut_out = VE1_p1_op_is_PFX;
SE1_last_instruction_was_prefix = DFFE(SE1_last_instruction_was_prefix_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--ME5_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME5_q[8]_data_in = ~GND;
ME5_q[8]_clock_1 = clk;
ME5_q[8]_clock_enable_1 = CF1L1;
ME5_q[8]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[8]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[8] = MEMORY_SEGMENT(ME5_q[8]_data_in, GND, GND, ME5_q[8]_clock_1, , , , ME5_q[8]_clock_enable_1, VCC, ME5_q[8]_write_address, ME5_q[8]_read_address);


--SE1L76 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_do_override_op_b~9
--operation mode is normal

SE1L76 = ME5_q[8] & (!HF1_subinstruction[0] & !HF1_subinstruction[1]);


--VE1L97 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_b_from_reg_or_const~99
--operation mode is normal

VE1L97 = BF1_d1_instruction_fifo_out[11] & BF1_d1_instruction_fifo_out[13] & BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[14] # !BF1_d1_instruction_fifo_out[11] & !BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[12] & BF1_d1_instruction_fifo_out[14];


--VE1L85 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_normal_static_write~50
--operation mode is normal

VE1L85 = BF1_d1_instruction_fifo_out[10] & !BF1_d1_instruction_fifo_out[8] & !BF1_d1_instruction_fifo_out[11] & !BF1_d1_instruction_fifo_out[7];


--VE1L81 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPx~42
--operation mode is normal

VE1L81 = BF1_d1_instruction_fifo_out[14] & BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[13];


--EG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|is_subtable_w~35
--operation mode is normal

EG1L15 = YE1L7 & BF1_d1_instruction_fifo_out[10] & BF1_d1_instruction_fifo_out[11];


--VE1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_a_index_from_zero~88
--operation mode is normal

VE1L62 = EG1L15 & BF1_d1_instruction_fifo_out[9] & (!BF1_d1_instruction_fifo_out[8]);


--VE1L63 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_a_index_from_zero~89
--operation mode is normal

VE1L63 = VE1L62 & !BF1_d1_instruction_fifo_out[6] & !BF1_d1_instruction_fifo_out[5] & !BF1_d1_instruction_fifo_out[7];


--YE1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|p1_a_local~553
--operation mode is normal

YE1L20 = !VE1L63 & (!VE1L85 # !YE1L7 # !BF1_d1_instruction_fifo_out[9]);


--NE1_instruction_1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[0]
--operation mode is normal

NE1_instruction_1[0]_lut_out = BF1_instruction[0];
NE1_instruction_1[0] = DFFE(NE1_instruction_1[0]_lut_out, clk, K1_data_out, , CF1L1);


--VE1_p1_op_is_PFX is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_is_PFX
--operation mode is normal

VE1_p1_op_is_PFX_lut_out = BF1_d1_instruction_fifo_out[12] & BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[14];
VE1_p1_op_is_PFX = DFFE(VE1_p1_op_is_PFX_lut_out, clk, K1_data_out, , CF1L1);


--SE1_pipe_state_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|pipe_state_we
--operation mode is normal

SE1_pipe_state_we = UE1L22 & (V1_ad_nios_data_master_waitrequest # !TE1_dc_write & !TE1_dc_read);


--XE1_shiftValue[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[0]
--operation mode is normal

XE1_shiftValue[0]_lut_out = LG1_combout;
XE1_shiftValue[0] = DFFE(XE1_shiftValue[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_is_cancelled_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_cancelled_3
--operation mode is normal

NE1_is_cancelled_3_lut_out = NE1_is_cancelled_2;
NE1_is_cancelled_3 = DFFE(NE1_is_cancelled_3_lut_out, clk, K1_data_out, , TE1L6);


--NE1_is_neutrino_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|is_neutrino_3
--operation mode is normal

NE1_is_neutrino_3_lut_out = NE1_is_neutrino_2;
NE1_is_neutrino_3 = DFFE(NE1_is_neutrino_3_lut_out, clk, K1_data_out, , TE1L6);


--MF1_pipe_state_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|pipe_state_we
--operation mode is normal

MF1_pipe_state_we = TE1L6 & !NE1_is_cancelled_3 & !NE1_is_neutrino_3;


--VE1_p3_is_right_shift is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_is_right_shift
--operation mode is normal

VE1_p3_is_right_shift_lut_out = NE1_instruction_2[13] & VE1L96 & (!NE1_instruction_2[12]);
VE1_p3_is_right_shift = DFFE(VE1_p3_is_right_shift_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_is_left_shift is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_is_left_shift
--operation mode is normal

VE1_p3_is_left_shift_lut_out = NE1_instruction_2[11] & NE1_instruction_2[12] & VE1L96 & !NE1_instruction_2[13];
VE1_p3_is_left_shift = DFFE(VE1_p3_is_left_shift_lut_out, clk, K1_data_out, , TE1L6);


--SE1_do_override_op_b is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|do_override_op_b
--operation mode is normal

SE1_do_override_op_b_lut_out = ME5_q[8] & (!HF1_subinstruction[0] & !HF1_subinstruction[1]);
SE1_do_override_op_b = DFFE(SE1_do_override_op_b_lut_out, clk, K1_data_out, , TE1L6);


--UE1_a_matches_dest1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|a_matches_dest1
--operation mode is normal

UE1_a_matches_dest1_lut_out = UE1L12;
UE1_a_matches_dest1 = DFFE(UE1_a_matches_dest1_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_byterot_F_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_byterot_F_control
--operation mode is normal

VE1_p2_byterot_F_control_lut_out = ME5_q[12];
VE1_p2_byterot_F_control = DFFE(VE1_p2_byterot_F_control_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_do_iSWAP is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_iSWAP
--operation mode is normal

VE1_p2_do_iSWAP_lut_out = VE1L67 & NE1_instruction_1[8] & (!NE1_instruction_1[9]);
VE1_p2_do_iSWAP = DFFE(VE1_p2_do_iSWAP_lut_out, clk, K1_data_out, , TE1L6);


--XE1_shiftValue[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[3]
--operation mode is normal

XE1_shiftValue[3]_lut_out = LG4_combout;
XE1_shiftValue[3] = DFFE(XE1_shiftValue[3]_lut_out, clk, K1_data_out, , TE1L6);


--XE1_shiftValue[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[2]
--operation mode is normal

XE1_shiftValue[2]_lut_out = LG3_combout;
XE1_shiftValue[2] = DFFE(XE1_shiftValue[2]_lut_out, clk, K1_data_out, , TE1L6);


--XE1_shiftValue[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|shiftValue[1]
--operation mode is normal

XE1_shiftValue[1]_lut_out = LG2_combout;
XE1_shiftValue[1] = DFFE(XE1_shiftValue[1]_lut_out, clk, K1_data_out, , TE1L6);


--QF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|Equal~559
--operation mode is normal

QF1L1 = XE1_shiftValue[2] # XE1_shiftValue[1] # XE1_shiftValue[0];


--RF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[3]~243
--operation mode is normal

RF1L3 = XE1_shiftValue[3] $ (QF1L1 & (VE1_p3_is_right_shift));


--SE1_op_b_lo_from_zero is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|op_b_lo_from_zero
--operation mode is normal

SE1_op_b_lo_from_zero_lut_out = VE1_p1_op_b_from_2Ei5 & NE1_instruction_1[9];
SE1_op_b_lo_from_zero = DFFE(SE1_op_b_lo_from_zero_lut_out, clk, K1_data_out, , TE1L6);


--JG1_sel_override_lo is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_override_lo
--operation mode is normal

JG1_sel_override_lo = SE1_do_override_op_b # SE1_op_b_lo_from_zero;


--JG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|sel_const_lo~19
--operation mode is normal

JG1L2 = !SE1_do_override_op_b & (SE1_op_b_lo_from_zero # !SE1_op_b_from_reg_really);


--KG1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F0|combout
--operation mode is normal

KG1_combout = JG1L4 & ME4_q[0] & (!JG1L1) # !JG1L4 & (AG1_alu_result[0] # !JG1L1);

--KG1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F0|cascout
--operation mode is normal

KG1_cascout = JG1L4 & ME4_q[0] & (!JG1L1) # !JG1L4 & (AG1_alu_result[0] # !JG1L1);


--NE1_instruction_2[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[12]
--operation mode is normal

NE1_instruction_2[12]_lut_out = NE1_instruction_1[12];
NE1_instruction_2[12] = DFFE(NE1_instruction_2[12]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[11]
--operation mode is normal

NE1_instruction_2[11]_lut_out = NE1_instruction_1[11];
NE1_instruction_2[11] = DFFE(NE1_instruction_2[11]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[13]
--operation mode is normal

NE1_instruction_2[13]_lut_out = NE1_instruction_1[13];
NE1_instruction_2[13] = DFFE(NE1_instruction_2[13]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[15]
--operation mode is normal

NE1_instruction_2[15]_lut_out = NE1_instruction_1[15];
NE1_instruction_2[15] = DFFE(NE1_instruction_2[15]_lut_out, clk, K1_data_out, , TE1L6);


--VE1L71 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iASRx_1~48
--operation mode is normal

VE1L71 = NE1_instruction_2[11] & NE1_instruction_2[13] & (!NE1_instruction_2[15]);


--NE1_instruction_2[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[10]
--operation mode is normal

NE1_instruction_2[10]_lut_out = NE1_instruction_1[10];
NE1_instruction_2[10] = DFFE(NE1_instruction_2[10]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[14]
--operation mode is normal

NE1_instruction_2[14]_lut_out = NE1_instruction_1[14];
NE1_instruction_2[14] = DFFE(NE1_instruction_2[14]_lut_out, clk, K1_data_out, , TE1L6);


--VE1L69 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iABS~66
--operation mode is normal

VE1L69 = NE1_instruction_2[12] & VE1L71 & NE1_instruction_2[10] & NE1_instruction_2[14];


--NE1_instruction_2[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[6]
--operation mode is normal

NE1_instruction_2[6]_lut_out = NE1_instruction_1[6];
NE1_instruction_2[6] = DFFE(NE1_instruction_2[6]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[9]
--operation mode is normal

NE1_instruction_2[9]_lut_out = NE1_instruction_1[9];
NE1_instruction_2[9] = DFFE(NE1_instruction_2[9]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[7]
--operation mode is normal

NE1_instruction_2[7]_lut_out = NE1_instruction_1[7];
NE1_instruction_2[7] = DFFE(NE1_instruction_2[7]_lut_out, clk, K1_data_out, , TE1L6);


--VE1L70 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iABS~67
--operation mode is normal

VE1L70 = NE1_instruction_2[6] & (!NE1_instruction_2[9] & !NE1_instruction_2[7]);


--NE1_instruction_2[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[5]
--operation mode is normal

NE1_instruction_2[5]_lut_out = NE1_instruction_1[5];
NE1_instruction_2[5] = DFFE(NE1_instruction_2[5]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[8]
--operation mode is normal

NE1_instruction_2[8]_lut_out = NE1_instruction_1[8];
NE1_instruction_2[8] = DFFE(NE1_instruction_2[8]_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_do_byterot_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_byterot_1
--operation mode is normal

VE1_p2_do_byterot_1_lut_out = ME5_q[6];
VE1_p2_do_byterot_1 = DFFE(VE1_p2_do_byterot_1_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_sel_notb_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_notb_x
--operation mode is normal

VE1_p3_sel_notb_x_lut_out = VE1_p2_sel_notb_x;
VE1_p3_sel_notb_x = DFFE(VE1_p3_sel_notb_x_lut_out, clk, K1_data_out, , TE1L6);


--XE1_op_b_is_overridden is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|op_b_is_overridden
--operation mode is normal

XE1_op_b_is_overridden_lut_out = SE1_do_override_op_b;
XE1_op_b_is_overridden = DFFE(XE1_op_b_is_overridden_lut_out, clk, K1_data_out, , TE1L6);


--LF1_sel_notb is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|sel_notb
--operation mode is normal

LF1_sel_notb = VE1_p3_sel_notb_x # XE1_op_b_is_overridden;


--VE1_p3_sel_memword is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_sel_memword
--operation mode is normal

VE1_p3_sel_memword_lut_out = VE1_do_iLDx_delayed_for_sel_memword_2;
VE1_p3_sel_memword = DFFE(VE1_p3_sel_memword_lut_out, clk, K1_data_out, , TE1L6);


--XF11L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F10|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF11L3 = !VE1_p3_do_iRDCTL;

--XF11_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F10|cascout
--operation mode is normal

XF11_cascout = !VE1_p3_do_iRDCTL;


--VE1_p2_is_eightie is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_is_eightie
--operation mode is normal

VE1_p2_is_eightie_lut_out = VE1L92 & NE1_instruction_1[10] & NE1_instruction_1[14] & !NE1_instruction_1[15];
VE1_p2_is_eightie = DFFE(VE1_p2_is_eightie_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_do_inv_all_b is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_inv_all_b
--operation mode is normal

VE1_p2_do_inv_all_b_lut_out = ME5_q[9];
VE1_p2_do_inv_all_b = DFFE(VE1_p2_do_inv_all_b_lut_out, clk, K1_data_out, , TE1L6);


--QF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_byte_compl[1]~64
--operation mode is normal

QF1L3 = VE1_p3_is_right_shift & (XE1_shiftValue[3] # QF1L1);


--VE1_p2_zero_all_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_zero_all_b_control
--operation mode is normal

VE1_p2_zero_all_b_control_lut_out = ME5_q[2];
VE1_p2_zero_all_b_control = DFFE(VE1_p2_zero_all_b_control_lut_out, clk, K1_data_out, , TE1L6);


--RF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[1]~244
--operation mode is normal

RF1L1 = XE1_shiftValue[1] $ (VE1_p3_is_right_shift & XE1_shiftValue[0]);


--RF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_shiftvalue_conditioner:the_ad_nios_shiftvalue_conditioner|true_shiftValue[2]~245
--operation mode is normal

RF1L2 = XE1_shiftValue[2] $ (VE1_p3_is_right_shift & (XE1_shiftValue[1] # XE1_shiftValue[0]));


--QF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[2]~219
--operation mode is normal

QF1L5 = QF1L1 & (RF1L2 # XE1_shiftValue[0] $ !RF1L1);


--LG10_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC9|regout
--operation mode is normal

LG10_regout_lut_out = (JG1_sel_override_lo & QF1L4 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[9] # !JG1L2)) & CASCADE(KG10_cascout);
LG10_regout = DFFE(LG10_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[9]
--operation mode is normal

UF1_true_regB[9] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG10_regout));


--VE1_p2_sreset_add_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sreset_add_x
--operation mode is normal

VE1_p2_sreset_add_x_lut_out = ME5_q[13];
VE1_p2_sreset_add_x = DFFE(VE1_p2_sreset_add_x_lut_out, clk, K1_data_out, , TE1L6);


--NE1_subinstruction_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_2[1]
--operation mode is normal

NE1_subinstruction_2[1]_lut_out = HF1_subinstruction[1];
NE1_subinstruction_2[1] = DFFE(NE1_subinstruction_2[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_subinstruction_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|subinstruction_2[0]
--operation mode is normal

NE1_subinstruction_2[0]_lut_out = HF1_subinstruction[0];
NE1_subinstruction_2[0] = DFFE(NE1_subinstruction_2[0]_lut_out, clk, K1_data_out, , TE1L6);


--YF8L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F7|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF8L3 = (LF1_sel_notb & !UF1_true_regB[7] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L31 # !VE1_p3_sel_memword)) & CASCADE(XF8_cascout);

--YF8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F7|cascout
--operation mode is normal

YF8_cascout = (LF1_sel_notb & !UF1_true_regB[7] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L31 # !VE1_p3_sel_memword)) & CASCADE(XF8_cascout);


--LG8_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC7|regout
--operation mode is normal

LG8_regout_lut_out = (!JG1_sel_override_lo & (SE1_const[7] # !JG1L2)) & CASCADE(KG8_cascout);
LG8_regout = DFFE(LG8_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[7]
--operation mode is normal

UF1_true_regB[7] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG8_regout));


--ME3_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME3_q[7]_data_in = TF1L33;
ME3_q[7]_write_enable = ZE1L1;
ME3_q[7]_clock_0 = clk;
ME3_q[7]_clock_1 = clk;
ME3_q[7]_clock_enable_1 = TE1L6;
ME3_q[7]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[7]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[7] = MEMORY_SEGMENT(ME3_q[7]_data_in, ME3_q[7]_write_enable, ME3_q[7]_clock_0, ME3_q[7]_clock_1, , , , ME3_q[7]_clock_enable_1, VCC, ME3_q[7]_write_address, ME3_q[7]_read_address);


--HG1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[7]~699
--operation mode is normal

HG1L38 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & TF1L33 # !UE1_a_matches_dest2 & (ME3_q[7]));


--XE1_next_instruction_address_2[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[7]
--operation mode is normal

XE1_next_instruction_address_2[7]_lut_out = BF1_next_instruction_address[7];
XE1_next_instruction_address_2[7] = DFFE(XE1_next_instruction_address_2[7]_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_sload_add_with_b_control is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sload_add_with_b_control
--operation mode is normal

VE1_p2_sload_add_with_b_control_lut_out = ME5_q[4];
VE1_p2_sload_add_with_b_control = DFFE(VE1_p2_sload_add_with_b_control_lut_out, clk, K1_data_out, , TE1L6);


--VE1_reg_not_modified_delayed_for_non_write_op_3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_3
--operation mode is normal

VE1_reg_not_modified_delayed_for_non_write_op_3_lut_out = VE1_reg_not_modified_delayed_for_non_write_op_2;
VE1_reg_not_modified_delayed_for_non_write_op_3 = DFFE(VE1_reg_not_modified_delayed_for_non_write_op_3_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[0]
--operation mode is normal

NE1_dest_local_3[0]_lut_out = NE1_dest_local_2[0];
NE1_dest_local_3[0] = DFFE(NE1_dest_local_3[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[1]
--operation mode is normal

NE1_dest_local_3[1]_lut_out = NE1_dest_local_2[1];
NE1_dest_local_3[1] = DFFE(NE1_dest_local_3[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[2]
--operation mode is normal

NE1_dest_local_3[2]_lut_out = NE1_dest_local_2[2];
NE1_dest_local_3[2] = DFFE(NE1_dest_local_3[2]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_3[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[3]
--operation mode is normal

NE1_dest_local_3[3]_lut_out = NE1_dest_local_2[3];
NE1_dest_local_3[3] = DFFE(NE1_dest_local_3[3]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_cwp_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[0]
--operation mode is normal

NE1_dest_cwp_3[0]_lut_out = PF1_CWP_out_pre_mask[0];
NE1_dest_cwp_3[0] = DFFE(NE1_dest_cwp_3[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_local_3[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_local_3[4]
--operation mode is normal

NE1_dest_local_3[4]_lut_out = NE1_dest_local_2[4];
NE1_dest_local_3[4] = DFFE(NE1_dest_local_3[4]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_cwp_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[1]
--operation mode is normal

NE1_dest_cwp_3[1]_lut_out = !PF1_CWP_out_pre_mask[1];
NE1_dest_cwp_3[1] = DFFE(NE1_dest_cwp_3[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_dest_cwp_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|dest_cwp_3[2]
--operation mode is normal

NE1_dest_cwp_3[2]_lut_out = !PF1_CWP_out_pre_mask[2];
NE1_dest_cwp_3[2] = DFFE(NE1_dest_cwp_3[2]_lut_out, clk, K1_data_out, , TE1L6);


--VE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|a_index_from_sp~69
--operation mode is normal

VE1L1 = HF1L9 & (!BF1_d1_instruction_fifo_out[8]);


--VE1_p1_do_iRESTORE is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iRESTORE
--operation mode is normal

VE1_p1_do_iRESTORE_lut_out = VE1L75 & BF1_d1_instruction_fifo_out[7] & VE1L76;
VE1_p1_do_iRESTORE = DFFE(VE1_p1_do_iRESTORE_lut_out, clk, K1_data_out, , CF1L1);


--PF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~119
--operation mode is normal

PF1L5 = TE1L6 & (PF1L7 # UE1L22 & VE1_p1_do_iRESTORE);


--VE1L99 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~57
--operation mode is normal

VE1L99 = BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[14];


--VE1_op_subroutine_delayed_for_do_save_return_address_0 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_subroutine_delayed_for_do_save_return_address_0
--operation mode is normal

VE1_op_subroutine_delayed_for_do_save_return_address_0 = BF1_d1_instruction_fifo_out[11] & (VE1L99 # BF1_d1_instruction_fifo_out[5] & VE1L98) # !BF1_d1_instruction_fifo_out[11] & BF1_d1_instruction_fifo_out[5] & VE1L98;


--BF1_next_instruction_address[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[9]
--operation mode is counter

BF1_next_instruction_address[9]_lut_out = BF1_next_instruction_address[9] $ (BF1L39);
BF1_next_instruction_address[9]_sload_eqn = (BF1L48 & EF1L35) # (!BF1L48 & BF1_next_instruction_address[9]_lut_out);
BF1_next_instruction_address[9] = DFFE(BF1_next_instruction_address[9]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[9]~107
--operation mode is counter

BF1L41 = CARRY(!BF1L39 # !BF1_next_instruction_address[9]);


--BF1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address_enable~21
--operation mode is normal

BF1L47 = BF1_d1_instruction_fifo_read_data_bad & CF1L1;


--BF1_use_saved_next_address is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|use_saved_next_address
--operation mode is normal

BF1_use_saved_next_address_lut_out = BF1_use_saved_next_address & (!CF1L1 # !BF1_d1_instruction_fifo_read_data_bad) # !BF1_use_saved_next_address & !DF1L4 & (!CF1L1 # !BF1_d1_instruction_fifo_read_data_bad);
BF1_use_saved_next_address = DFFE(BF1_use_saved_next_address_lut_out, clk, K1_data_out, , TE1L6);


--BF1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|p1_next_instruction_address~1
--operation mode is normal

BF1L48 = BF1_use_saved_next_address # !DF1L4;


--QJ43L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F42|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ43L3 = (EJ1L28 & KJ1_true_regA[21] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[29] # !EJ1_rota2[3])) & CASCADE(QJ44_cascout);

--QJ43_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F42|cascout
--operation mode is normal

QJ43_cascout = (EJ1L28 & KJ1_true_regA[21] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[29] # !EJ1_rota2[3])) & CASCADE(QJ44_cascout);


--KJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3619
--operation mode is normal

KJ1L69 = DJ1_sel_rot1 & DJ1_shiftresult[20] # !DJ1_sel_rot1 & (DJ1_shiftresult[21]) # !DJ1_shift_cycle_2;


--KJ1_true_regA[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[21]
--operation mode is normal

KJ1_true_regA[21] = KJ1L69 & (YJ1_do_fwd_a_alu & SJ1_alu_result[21] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[21]));


--CK11_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC10|regout
--operation mode is normal

CK11_regout_lut_out = (AK1_sel_override_hi & GJ1L8 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[5] # !AK1L2)) & CASCADE(BK11_cascout);
CK11_regout = DFFE(CK11_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7155
--operation mode is normal

LJ1L45 = YJ1_do_fwd_b_alu & (RJ22_regout $ MJ22_regout) # !YJ1_do_fwd_b_alu & CK11_regout;


--LJ1_true_regB[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[21]
--operation mode is normal

LJ1_true_regB[21] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L45));


--TH1_next_instruction_address[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[21]
--operation mode is normal

TH1_next_instruction_address[21]_lut_out = TH1_next_instruction_address[21] $ (TH1L78);
TH1_next_instruction_address[21]_sload_eqn = (TH1L81 & WH1L65) # (!TH1L81 & TH1_next_instruction_address[21]_lut_out);
TH1_next_instruction_address[21] = DFFE(TH1_next_instruction_address[21]_sload_eqn, clk, K1_data_out, , TH1L80);


--WH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~393
--operation mode is arithmetic

WH1L42 = TH1_next_instruction_address[20] $ DH1_instruction_1[10] $ !WH1L5;

--WH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_target_address:the_enet_nios_target_address|add~395
--operation mode is arithmetic

WH1L43 = CARRY(TH1_next_instruction_address[20] & (DH1_instruction_1[10] # !WH1L5) # !TH1_next_instruction_address[20] & DH1_instruction_1[10] & !WH1L5);


--LH1_p1_op_is_branch is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_op_is_branch
--operation mode is normal

LH1_p1_op_is_branch_lut_out = !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[13] & (LH1L88);
LH1_p1_op_is_branch = DFFE(LH1_p1_op_is_branch_lut_out, clk, K1_data_out, , UH1L1);


--EH1_do_branch is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch
--operation mode is normal

EH1_do_branch = UH1_is_cancelled_from_commit_stage # !UH1_is_neutrino # !LH1_p1_op_is_branch;

--EH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_branch_unit:the_enet_nios_branch_unit|do_branch~8
--operation mode is normal

EH1L3 = UH1_is_cancelled_from_commit_stage # !UH1_is_neutrino # !LH1_p1_op_is_branch;


--VH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_fetch:the_enet_nios_instruction_fetch|enet_nios_address_request:the_enet_nios_address_request|nonsequential_pc~62
--operation mode is normal

VH1L4 = (DH1_is_cancelled_2 # DH1_is_neutrino_2 # !LH1_p2_op_is_jump # !JH1L8) & CASCADE(EH1L3);


--ME14_q[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[20]
ME14_q[20]_data_in = SJ1_alu_result[20];
ME14_q[20]_write_enable = RH1L6;
ME14_q[20]_clock_0 = clk;
ME14_q[20]_clock_1 = clk;
ME14_q[20]_clock_enable_1 = JH1L8;
ME14_q[20]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[20]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[20] = MEMORY_SEGMENT(ME14_q[20]_data_in, ME14_q[20]_write_enable, ME14_q[20]_clock_0, ME14_q[20]_clock_1, , , , ME14_q[20]_clock_enable_1, VCC, ME14_q[20]_write_address, ME14_q[20]_read_address);


--ZJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|jump_target_address[20]~835
--operation mode is normal

ZJ1L21 = KH1_a_matches_dest2 & (RJ21_regout $ MJ21_regout) # !KH1_a_matches_dest2 & ME14_q[20];


--AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]
--operation mode is normal

AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out = !ZH1L28 # !AJ1L3 # !ZH1L1;
AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] = DFFE(AJ1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out, clk, K1_data_out, , AJ1L1);


--AJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_wait_counter:the_enet_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[2]~397
--operation mode is normal

AJ1L3 = TH1_d1_instruction_fifo_read_data_bad & (!LH1L5 & !AJ1L10);


--MH1_d1_irqnumber[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[5]
--operation mode is normal

MH1_d1_irqnumber[5]_lut_out = DC1L47 & DC1L50 & DC1L48;
MH1_d1_irqnumber[5] = DFFE(MH1_d1_irqnumber[5]_lut_out, clk, K1_data_out, , );


--FJ1L129 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save~52
--operation mode is normal

FJ1L129 = FJ1_IE_out_pre_mask & FJ1_CWP_out_pre_mask[0] & FJ1_CWP_out_pre_mask[1] & FJ1_CWP_out_pre_mask[2];


--FJ1L130 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_save~53
--operation mode is normal

FJ1L130 = FJ1L129 & FJ1_CWP_out_pre_mask[3] & FJ1_CWP_out_pre_mask[4];


--FJ1_IPRI_out_pre_mask[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[1]
--operation mode is normal

FJ1_IPRI_out_pre_mask[1]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[10] # !LH1_p3_do_iTRET & (!FJ1L45);
FJ1_IPRI_out_pre_mask[1] = DFFE(FJ1_IPRI_out_pre_mask[1]_lut_out, clk, K1_data_out, , FJ1L32);


--FJ1_IPRI_out_pre_mask[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[5]
--operation mode is normal

FJ1_IPRI_out_pre_mask[5]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[14] # !LH1_p3_do_iTRET & (!FJ1L49);
FJ1_IPRI_out_pre_mask[5] = DFFE(FJ1_IPRI_out_pre_mask[5]_lut_out, clk, K1_data_out, , FJ1L32);


--FJ1_IPRI_out_pre_mask[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[4]
--operation mode is normal

FJ1_IPRI_out_pre_mask[4]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[13] # !LH1_p3_do_iTRET & (!FJ1L48);
FJ1_IPRI_out_pre_mask[4] = DFFE(FJ1_IPRI_out_pre_mask[4]_lut_out, clk, K1_data_out, , FJ1L32);


--FJ1_IPRI_out_pre_mask[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[3]
--operation mode is normal

FJ1_IPRI_out_pre_mask[3]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[12] # !LH1_p3_do_iTRET & (!FJ1L47);
FJ1_IPRI_out_pre_mask[3] = DFFE(FJ1_IPRI_out_pre_mask[3]_lut_out, clk, K1_data_out, , FJ1L32);


--FJ1_IPRI_out_pre_mask[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[2]
--operation mode is normal

FJ1_IPRI_out_pre_mask[2]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[11] # !LH1_p3_do_iTRET & (!FJ1L46);
FJ1_IPRI_out_pre_mask[2] = DFFE(FJ1_IPRI_out_pre_mask[2]_lut_out, clk, K1_data_out, , FJ1L32);


--FJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|LessThan~119
--operation mode is normal

FJ1L33 = FJ1_IPRI_out_pre_mask[5] & FJ1_IPRI_out_pre_mask[4] & FJ1_IPRI_out_pre_mask[3] & FJ1_IPRI_out_pre_mask[2];


--FJ1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore~52
--operation mode is normal

FJ1L126 = FJ1_IE_out_pre_mask & !FJ1_CWP_out_pre_mask[0] & !FJ1_CWP_out_pre_mask[1] & !FJ1_CWP_out_pre_mask[2];


--FJ1L127 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_if_restore~53
--operation mode is normal

FJ1L127 = FJ1L126 & (!FJ1_CWP_out_pre_mask[3] & !FJ1_CWP_out_pre_mask[4]);


--FJ1_IPRI_out_pre_mask[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_out_pre_mask[0]
--operation mode is normal

FJ1_IPRI_out_pre_mask[0]_lut_out = LH1_p3_do_iTRET & !FJ1_saved_status[9] # !LH1_p3_do_iTRET & (!FJ1L44);
FJ1_IPRI_out_pre_mask[0] = DFFE(FJ1_IPRI_out_pre_mask[0]_lut_out, clk, K1_data_out, , FJ1L32);


--DH1_dest_local_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[0]
--operation mode is normal

DH1_dest_local_2[0]_lut_out = QH1_dest_local[0];
DH1_dest_local_2[0] = DFFE(DH1_dest_local_2[0]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[3]
--operation mode is normal

DH1_dest_local_2[3]_lut_out = QH1_dest_local[3];
DH1_dest_local_2[3] = DFFE(DH1_dest_local_2[3]_lut_out, clk, K1_data_out, , JH1L8);


--KH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~43
--operation mode is normal

KH1L16 = DH1_dest_local_2[0] & QH1_b_local[0] & (DH1_dest_local_2[3] $ !QH1_b_local[3]) # !DH1_dest_local_2[0] & !QH1_b_local[0] & (DH1_dest_local_2[3] $ !QH1_b_local[3]);


--DH1_dest_local_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[2]
--operation mode is normal

DH1_dest_local_2[2]_lut_out = QH1_dest_local[2];
DH1_dest_local_2[2] = DFFE(DH1_dest_local_2[2]_lut_out, clk, K1_data_out, , JH1L8);


--KH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~44
--operation mode is normal

KH1L17 = KH1L16 & KH1_next_stage_modifies_register & (DH1_dest_local_2[2] $ !QH1_b_local[2]);

--KH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~48
--operation mode is normal

KH1L19 = KH1L16 & KH1_next_stage_modifies_register & (DH1_dest_local_2[2] $ !QH1_b_local[2]);


--DH1_dest_local_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[4]
--operation mode is normal

DH1_dest_local_2[4]_lut_out = QH1_dest_local[4];
DH1_dest_local_2[4] = DFFE(DH1_dest_local_2[4]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_local_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_local_2[1]
--operation mode is normal

DH1_dest_local_2[1]_lut_out = QH1_dest_local[1];
DH1_dest_local_2[1] = DFFE(DH1_dest_local_2[1]_lut_out, clk, K1_data_out, , JH1L8);


--KH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest1~46
--operation mode is normal

KH1L18 = (DH1_dest_local_2[4] & QH1_b_local[4] & (DH1_dest_local_2[1] $ !QH1_b_local[1]) # !DH1_dest_local_2[4] & !QH1_b_local[4] & (DH1_dest_local_2[1] $ !QH1_b_local[1])) & CASCADE(KH1L19);


--KH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~43
--operation mode is normal

KH1L8 = QH1_a_local[0] & DH1_dest_local_2[0] & (QH1_a_local[3] $ !DH1_dest_local_2[3]) # !QH1_a_local[0] & !DH1_dest_local_2[0] & (QH1_a_local[3] $ !DH1_dest_local_2[3]);


--KH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~44
--operation mode is normal

KH1L9 = KH1L8 & KH1_next_stage_modifies_register & (QH1_a_local[2] $ !DH1_dest_local_2[2]);

--KH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~48
--operation mode is normal

KH1L11 = KH1L8 & KH1_next_stage_modifies_register & (QH1_a_local[2] $ !DH1_dest_local_2[2]);


--KH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest1~46
--operation mode is normal

KH1L10 = (QH1_a_local[4] & DH1_dest_local_2[4] & (QH1_a_local[1] $ !DH1_dest_local_2[1]) # !QH1_a_local[4] & !DH1_dest_local_2[4] & (QH1_a_local[1] $ !DH1_dest_local_2[1])) & CASCADE(KH1L11);


--TJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~471
--operation mode is normal

TJ1L1 = TJ1L6 & TJ1L7 & TJ1L8 & TJ1L9;


--LH1_p3_do_iSKP1x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKP1x
--operation mode is normal

LH1_p3_do_iSKP1x_lut_out = DH1_instruction_2[10] & LH1L103 & (!DH1_instruction_2[13]);
LH1_p3_do_iSKP1x = DFFE(LH1_p3_do_iSKP1x_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_iSKPRzx is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKPRzx
--operation mode is normal

LH1_p3_do_iSKPRzx_lut_out = LH1L140 & DH1_instruction_2[7] & (!DH1_instruction_2[5]);
LH1_p3_do_iSKPRzx = DFFE(LH1_p3_do_iSKPRzx_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_iSKP0x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKP0x
--operation mode is normal

LH1_p3_do_iSKP0x_lut_out = LH1L103 & (!DH1_instruction_2[10] & !DH1_instruction_2[13]);
LH1_p3_do_iSKP0x = DFFE(LH1_p3_do_iSKP0x_lut_out, clk, K1_data_out, , JH1L8);


--SJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result~916
--operation mode is normal

SJ1L53 = !LH1_p3_do_iSKP0x & (LH1_p3_do_iSKP1x # !LH1_p3_do_iSKPRzx);


--LH1_p3_do_iSKPS is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iSKPS
--operation mode is normal

LH1_p3_do_iSKPS_lut_out = DH1_instruction_2[7] & DH1_instruction_2[5] & LH1L140;
LH1_p3_do_iSKPS = DFFE(LH1_p3_do_iSKPS_lut_out, clk, K1_data_out, , JH1L8);


--SJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result~917
--operation mode is normal

SJ1L54 = LH1_p3_do_iSKPS & (!SJ1L51) # !LH1_p3_do_iSKPS & (TJ1L1 $ SJ1L53);


--LH1_p3_skip_is_active is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_skip_is_active
--operation mode is normal

LH1_p3_skip_is_active_lut_out = !LH1L145;
LH1_p3_skip_is_active = DFFE(LH1_p3_skip_is_active_lut_out, clk, K1_data_out, , JH1L8);


--QH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_index_from_p~33
--operation mode is normal

QH1L8 = TH1_d1_instruction_fifo_out[14] # TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[15];


--LH1L100 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iPFXx~19
--operation mode is normal

LH1L100 = TH1_d1_instruction_fifo_out[12] & !QH1L8 & !TH1_dont_forget_to_force_trap & !TH1_d1_instruction_fifo_out[13];


--GJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[5]~293
--operation mode is normal

GJ1L8 = HJ1L14 & (LH1_p3_is_right_shift & HJ1L5 # !LH1_p3_is_right_shift & (PH1_shiftValue[1]));


--LH1L101 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iRDCTL~36
--operation mode is normal

LH1L101 = LH1L95 & DH1_instruction_2[8] & DH1_instruction_2[9] & !DH1_instruction_2[7];


--GJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|Equal~567
--operation mode is normal

GJ1L2 = GJ1L8 & (LH1_p3_is_right_shift & HJ1L1 # !LH1_p3_is_right_shift & (PH1_shiftValue[0]));


--LH1L110 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iTRET~26
--operation mode is normal

LH1L110 = DH1_instruction_2[6] & DH1_instruction_2[7] & !DH1_instruction_2[5] & !DH1_instruction_2[9];


--FJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Equal~676
--operation mode is normal

FJ1L18 = CK12_regout & !CK18_regout & !CK16_regout & !CK14_regout;


--FJ1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status_write_enable_9~44
--operation mode is normal

FJ1L124 = FJ1L24 & (LH1_p3_op_is_TRAP_0 # LH1_p3_do_iWRCTL & FJ1L18);


--XB1_irq_reg is dual_processor:inst|dac_spi:the_dac_spi|irq_reg
--operation mode is normal

XB1_irq_reg_lut_out = XB1L128 # XB1L130 # XB1L46 & XB1_iTRDY_reg;
XB1_irq_reg = DFFE(XB1_irq_reg_lut_out, clk, K1_data_out, , );


--LK1_irq is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|irq
--operation mode is normal

LK1_irq_lut_out = LK1L17 # LK1L18 # LK1_control_reg[7] & MK1_rx_char_ready;
LK1_irq = DFFE(LK1_irq_lut_out, clk, K1_data_out, , );


--GK1_irq is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|irq
--operation mode is normal

GK1_irq_lut_out = GK1L16 # GK1L17 # GK1_control_reg[7] & HK1_rx_char_ready;
GK1_irq = DFFE(GK1_irq_lut_out, clk, K1_data_out, , );


--XD1_control_register is dual_processor:inst|watchdog:the_watchdog|control_register
--operation mode is normal

XD1_control_register_lut_out = XD1L76 & (XD1L2 & ZJ1_op_a[0] # !XD1L2 & (XD1_control_register)) # !XD1L76 & (XD1_control_register);
XD1_control_register = DFFE(XD1_control_register_lut_out, clk, K1_data_out, , );


--VC1_timeout_occurred is dual_processor:inst|o_scope_timer:the_o_scope_timer|timeout_occurred
--operation mode is normal

VC1_timeout_occurred_lut_out = VC1L154 & (!VC1L127 # !T1L2);
VC1_timeout_occurred = DFFE(VC1_timeout_occurred_lut_out, clk, K1_data_out, , );


--VC1_control_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[0]
--operation mode is normal

VC1_control_register[0]_lut_out = ZJ1_op_a[0];
VC1_control_register[0] = DFFE(VC1_control_register[0]_lut_out, clk, K1_data_out, , VC1_control_wr_strobe);


--DC1L48 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[5]~448
--operation mode is normal

DC1L48 = XD1_timeout_occurred & !XD1_control_register & (!VC1_control_register[0] # !VC1_timeout_occurred) # !XD1_timeout_occurred & (!VC1_control_register[0] # !VC1_timeout_occurred);


--DC1L54 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irq~25
--operation mode is normal

DC1L54 = XB1_irq_reg # LK1_irq # GK1_irq # !DC1L48;


--PD1_timeout_occurred is dual_processor:inst|timer1:the_timer1|timeout_occurred
--operation mode is normal

PD1_timeout_occurred_lut_out = PD1L229 & (!PD1L159 # !T1L2);
PD1_timeout_occurred = DFFE(PD1_timeout_occurred_lut_out, clk, K1_data_out, , );


--PD1_control_register[0] is dual_processor:inst|timer1:the_timer1|control_register[0]
--operation mode is normal

PD1_control_register[0]_lut_out = ZJ1_op_a[0];
PD1_control_register[0] = DFFE(PD1_control_register[0]_lut_out, clk, K1_data_out, , PD1_control_wr_strobe);


--PB1_irq_mask is dual_processor:inst|bounceback_int:the_bounceback_int|irq_mask
--operation mode is normal

PB1_irq_mask_lut_out = QB1L1 & (GC1L1 & ZJ1_op_a[0] # !GC1L1 & (PB1_irq_mask)) # !QB1L1 & (PB1_irq_mask);
PB1_irq_mask = DFFE(PB1_irq_mask_lut_out, clk, K1_data_out, , );


--PB1_edge_capture is dual_processor:inst|bounceback_int:the_bounceback_int|edge_capture
--operation mode is normal

PB1_edge_capture_lut_out = PB1L4 & (!GC1L24 # !QB1L1);
PB1_edge_capture = DFFE(PB1_edge_capture_lut_out, clk, K1_data_out, , );


--DC1L46 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[1]~449
--operation mode is normal

DC1L46 = PD1_timeout_occurred & !PD1_control_register[0] & (!PB1_edge_capture # !PB1_irq_mask) # !PD1_timeout_occurred & (!PB1_edge_capture # !PB1_irq_mask);


--KB1_irq_mask is dual_processor:inst|axis1_int:the_axis1_int|irq_mask
--operation mode is normal

KB1_irq_mask_lut_out = LB1L2 & (GC1L1 & ZJ1_op_a[0] # !GC1L1 & (KB1_irq_mask)) # !LB1L2 & (KB1_irq_mask);
KB1_irq_mask = DFFE(KB1_irq_mask_lut_out, clk, K1_data_out, , );


--KB1_edge_capture is dual_processor:inst|axis1_int:the_axis1_int|edge_capture
--operation mode is normal

KB1_edge_capture_lut_out = KB1_edge_capture & (!GC1L24 # !LB1L2) # !KB1_edge_capture & VB1L33 & (!GC1L24 # !LB1L2);
KB1_edge_capture = DFFE(KB1_edge_capture_lut_out, clk, K1_data_out, , );


--DC1L47 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[2]~450
--operation mode is normal

DC1L47 = DC1L46 & GC1L34 & (!KB1_edge_capture # !KB1_irq_mask);


--XC1_timeout_occurred is dual_processor:inst|one_ms_timer:the_one_ms_timer|timeout_occurred
--operation mode is normal

XC1_timeout_occurred_lut_out = XC1L145 & (XC1_timeout_occurred # XC1L8 & !XC1_delayed_unxcounter_is_zeroxx0);
XC1_timeout_occurred = DFFE(XC1_timeout_occurred_lut_out, clk, K1_data_out, , );


--XC1_control_register is dual_processor:inst|one_ms_timer:the_one_ms_timer|control_register
--operation mode is normal

XC1_control_register_lut_out = !XC1L5;
XC1_control_register = DFFE(XC1_control_register_lut_out, clk, K1_data_out, , );


--RD1_timeout_occurred is dual_processor:inst|timer2:the_timer2|timeout_occurred
--operation mode is normal

RD1_timeout_occurred_lut_out = RD1L230 & (!RD1L160 # !T1L2);
RD1_timeout_occurred = DFFE(RD1_timeout_occurred_lut_out, clk, K1_data_out, , );


--RD1_control_register[0] is dual_processor:inst|timer2:the_timer2|control_register[0]
--operation mode is normal

RD1_control_register[0]_lut_out = ZJ1_op_a[0];
RD1_control_register[0] = DFFE(RD1_control_register[0]_lut_out, clk, K1_data_out, , RD1_control_wr_strobe);


--DC1L49 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~451
--operation mode is normal

DC1L49 = XC1_timeout_occurred & !XC1_control_register & (!RD1_control_register[0] # !RD1_timeout_occurred) # !XC1_timeout_occurred & (!RD1_control_register[0] # !RD1_timeout_occurred);


--Q1_timeout_occurred is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|timeout_occurred
--operation mode is normal

Q1_timeout_occurred_lut_out = Q1_timeout_occurred & (!Q1L66 # !T1L2) # !Q1_timeout_occurred & Q1L68 & (!Q1L66 # !T1L2);
Q1_timeout_occurred = DFFE(Q1_timeout_occurred_lut_out, clk, K1_data_out, , );


--Q1_control_register is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|control_register
--operation mode is normal

Q1_control_register_lut_out = Q1L66 & (XD1L2 & ZJ1_op_a[0] # !XD1L2 & (Q1_control_register)) # !Q1L66 & (Q1_control_register);
Q1_control_register = DFFE(Q1_control_register_lut_out, clk, K1_data_out, , );


--VB1_irq_mask[1] is dual_processor:inst|control_int:the_control_int|irq_mask[1]
--operation mode is normal

VB1_irq_mask[1]_lut_out = ZJ1_op_a[1];
VB1_irq_mask[1] = DFFE(VB1_irq_mask[1]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[1] is dual_processor:inst|control_int:the_control_int|edge_capture[1]
--operation mode is normal

VB1_edge_capture[1]_lut_out = !VB1L32 & (VB1_edge_capture[1] # VB1_d1_data_in[1] & !VB1_d2_data_in[1]);
VB1_edge_capture[1] = DFFE(VB1_edge_capture[1]_lut_out, clk, K1_data_out, , );


--VB1_irq is dual_processor:inst|control_int:the_control_int|irq
--operation mode is normal

VB1_irq = VB1_irq_mask[1] & VB1_edge_capture[1] # !VB1L48 # !VB1L47;


--DC1L50 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~452
--operation mode is normal

DC1L50 = DC1L49 & !VB1_irq & (!Q1_control_register # !Q1_timeout_occurred);


--MH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~77
--operation mode is arithmetic

MH1L2 = XC1_counter_is_running & !FJ1_IPRI_out_pre_mask[4] & !MH1L5 # !XC1_counter_is_running & (!MH1L5 # !FJ1_IPRI_out_pre_mask[4]);

--MH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~79
--operation mode is arithmetic

MH1L3 = CARRY(XC1_counter_is_running & !FJ1_IPRI_out_pre_mask[4] & !MH1L5 # !XC1_counter_is_running & (!MH1L5 # !FJ1_IPRI_out_pre_mask[4]));


--TH1_next_instruction_address[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[18]
--operation mode is counter

TH1_next_instruction_address[18]_lut_out = TH1_next_instruction_address[18] $ (!TH1L72);
TH1_next_instruction_address[18]_sload_eqn = (TH1L81 & WH1L62) # (!TH1L81 & TH1_next_instruction_address[18]_lut_out);
TH1_next_instruction_address[18] = DFFE(TH1_next_instruction_address[18]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[18]~206
--operation mode is counter

TH1L74 = CARRY(TH1_next_instruction_address[18] & (!TH1L72));


--TH1_next_instruction_address[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[19]
--operation mode is counter

TH1_next_instruction_address[19]_lut_out = TH1_next_instruction_address[19] $ (TH1L74);
TH1_next_instruction_address[19]_sload_eqn = (TH1L81 & WH1L63) # (!TH1L81 & TH1_next_instruction_address[19]_lut_out);
TH1_next_instruction_address[19] = DFFE(TH1_next_instruction_address[19]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[19]~209
--operation mode is counter

TH1L76 = CARRY(!TH1L74 # !TH1_next_instruction_address[19]);


--LH1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iLDx~134
--operation mode is normal

LH1L98 = !TH1L34 & (TH1L33 & !QH1L8 # !LH1L82);


--FC1L33 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~825
--operation mode is normal

FC1L33 = FC1_ext_ram_bus_avalon_slave_arb_share_counter[1] # FC1L150 & FC1L77 # !FC1_ext_ram_bus_avalon_slave_slavearbiterlockenable;


--FC1L34 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~826
--operation mode is normal

FC1L34 = FC1L151 & FC1_ext_ram_bus_avalon_slave_arb_share_counter[2] # !FC1L151 & (FC1L153);


--FC1L35 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~827
--operation mode is normal

FC1L35 = FC1L151 & FC1_ext_ram_bus_avalon_slave_arb_share_counter[4] # !FC1L151 & (FC1L153);


--FC1L36 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|add~828
--operation mode is normal

FC1L36 = FC1L151 & FC1_ext_ram_bus_avalon_slave_arb_share_counter[5] # !FC1L151 & (FC1L154);


--FC1L162 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~115
--operation mode is normal

FC1L162 = FC1L22 & FC1L151 & FC1L24 & !FC1L211 # !FC1L22 & !FC1L24 & (FC1L211 # !FC1L151);

--FC1L164 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~119
--operation mode is normal

FC1L164 = FC1L22 & FC1L151 & FC1L24 & !FC1L211 # !FC1L22 & !FC1L24 & (FC1L211 # !FC1L151);


--FC1L163 is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~117
--operation mode is normal

FC1L163 = (FC1L28 & FC1L151 & FC1L26 & !FC1L211 # !FC1L28 & !FC1L26 & (FC1L211 # !FC1L151)) & CASCADE(FC1L164);


--DC1L480 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~162
--operation mode is normal

DC1L480 = FC1_enet_nios_data_master_read_data_valid_ext_flash_s1_shift_register # T1_enet_nios_data_master_read_data_valid_ad_cmd_ram_s1_shift_register # AB1_enet_nios_data_master_read_data_valid_ad_result_ram_s1_shift_register # Y1_enet_nios_data_master_read_data_valid_ad_ram_s1_shift_register;


--DC1L481 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~163
--operation mode is normal

DC1L481 = !DC1L480 & (!FC1L106 # !FC1_d1_reasons_to_wait # !FC1_ext_flash_s1_in_a_write_cycle);

--DC1L485 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~169
--operation mode is normal

DC1L485 = !DC1L480 & (!FC1L106 # !FC1_d1_reasons_to_wait # !FC1_ext_flash_s1_in_a_write_cycle);


--DC1L482 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~164
--operation mode is normal

DC1L482 = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 # AB1_enet_nios_data_master_requests_ad_result_ram_s1 # FC1L88 # Y1_enet_nios_data_master_requests_ad_ram_s1;


--DC1L483 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~165
--operation mode is normal

DC1L483 = AB1L39 # DC1L482 & !DC1_enet_nios_data_master_no_byte_enables_and_last_term & !FC1L209;


--DC1L484 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|pre_dbs_count_enable~167
--operation mode is normal

DC1L484 = (!DC1L483 & !T1L31 & !Y1L99 # !JH1_dc_write) & CASCADE(DC1L485);


--XB1_shift_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[11]
--operation mode is normal

XB1_shift_reg[11]_lut_out = XB1L175 & XB1_shift_reg[10] # !XB1L175 & (XB1L179);
XB1_shift_reg[11] = DFFE(XB1_shift_reg[11]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[12]
--operation mode is normal

XB1_tx_holding_reg[12]_lut_out = ZJ1_op_a[12];
XB1_tx_holding_reg[12] = DFFE(XB1_tx_holding_reg[12]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L178 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3991
--operation mode is normal

XB1L178 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[12] # !XB1_transmitting & (XB1_tx_holding_reg[12])) # !XB1_tx_holding_primed & XB1_shift_reg[12];


--CL1L23 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0
--operation mode is normal

CL1L23 = CL1_cout;


--YD1L6 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|Equal~84
--operation mode is normal

YD1L6 = AC1L2 & VJ1_dc_address[14] & (!VJ1_dc_address[16]);


--YC1L1 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|Equal~85
--operation mode is normal

YC1L1 = YD1L6 & VJ1_dc_address[6] & (!VJ1_dc_address[7]);


--TB1L3 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~56
--operation mode is normal

TB1L3 = YC1L1 & TB1L2 & (!VJ1_dc_address[10]);


--LC1L2 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~27
--operation mode is normal

LC1L2 = TB1L3 & JH1_dc_byteenable[0] & (!DC1_enet_nios_data_master_waitrequest # !JH1_dc_write);


--JC1L1 is dual_processor:inst|lvdt_demod1_phase:the_lvdt_demod1_phase|always0~1
--operation mode is normal

JC1L1 = LC1L2 & VJ1_dc_address[4] & (!VJ1_dc_address[5]);


--FL14_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

FL14_aeb_out = !CL2_sload_path[5] & CL2_sload_path[7] & !CL2_sload_path[4] & CL2_sload_path[6];


--FL15_aeb_out is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

FL15_aeb_out = !CL2_sload_path[3] & CL2_sload_path[1] & CL2_sload_path[2] & CL2_sload_path[0];


--CL2_sload_path[6] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

CL2_sload_path[6]_lut_out = CL2_sload_path[6] $ (!CL2L13);
CL2_sload_path[6]_reg_input = !CL2_pre_sclr & CL2_sload_path[6]_lut_out;
CL2_sload_path[6] = DFFE(CL2_sload_path[6]_reg_input, clk, , , G1_inst8);

--CL2L15 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

CL2L15 = CARRY(CL2_sload_path[6] & (!CL2L13));


--CL2_pre_sclr is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

CL2_pre_sclr = SC1_data_out[0] # FL26_aeb_out;


--LC1L1 is dual_processor:inst|lvdt_demod2_phase:the_lvdt_demod2_phase|always0~1
--operation mode is normal

LC1L1 = LC1L2 & VJ1_dc_address[5] & (!VJ1_dc_address[4]);


--FL21_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

FL21_aeb_out = !CL3_sload_path[5] & CL3_sload_path[6] & CL3_sload_path[7] & !CL3_sload_path[4];


--FL22_aeb_out is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00016|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

FL22_aeb_out = !CL3_sload_path[3] & CL3_sload_path[1] & CL3_sload_path[2] & CL3_sload_path[0];


--CL3_sload_path[6] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

CL3_sload_path[6]_lut_out = CL3_sload_path[6] $ (!CL3L13);
CL3_sload_path[6]_reg_input = !CL3_pre_sclr & CL3_sload_path[6]_lut_out;
CL3_sload_path[6] = DFFE(CL3_sload_path[6]_reg_input, clk, , , G1_inst12);

--CL3L15 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

CL3L15 = CARRY(CL3_sload_path[6] & (!CL3L13));


--CL3_pre_sclr is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

CL3_pre_sclr = SC1_data_out[0] # FL28_aeb_out;


--DJ1_shiftresult[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[28]
--operation mode is normal

DJ1_shiftresult[28]_lut_out = !DJ1L86;
DJ1_shiftresult[28] = DFFE(DJ1_shiftresult[28]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3620
--operation mode is normal

KJ1L70 = DJ1_sel_rot1 & DJ1_shiftresult[27] # !DJ1_sel_rot1 & (DJ1_shiftresult[28]) # !DJ1_shift_cycle_2;


--RJ29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC28|regout
--operation mode is normal

RJ29_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[4] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[12] # !EJ1L22)) & CASCADE(QJ57_cascout);
RJ29_regout = DFFE(RJ29_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_28|regout
--operation mode is counter

MJ29_regout_lut_out = KJ1_true_regA[28] $ LJ1_true_regB[28] $ MJ28_cout;
MJ29_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[28]) # (!JJ1L1 & MJ29_regout_lut_out);
MJ29_regout_reg_input = MJ29_regout_sload_eqn & !GH1L6;
MJ29_regout = DFFE(MJ29_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ29_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_28|cout
--operation mode is counter

MJ29_cout = CARRY(KJ1_true_regA[28] & !LJ1_true_regB[28] & !MJ28_cout # !KJ1_true_regA[28] & (!MJ28_cout # !LJ1_true_regB[28]));


--KJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~28
--operation mode is normal

KJ1L38 = RJ29_regout $ MJ29_regout;


--KJ1_true_regA[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[28]
--operation mode is normal

KJ1_true_regA[28] = KJ1L70 & (YJ1_do_fwd_a_alu & KJ1L38 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[28]));


--QJ10L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F9|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ10L3 = (CJ1_sel_notb & !LJ1_true_regB[4] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L129 # !LH1_p3_sel_memword)) & CASCADE(PJ5_cascout);

--QJ10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F9|cascout
--operation mode is normal

QJ10_cascout = (CJ1_sel_notb & !LJ1_true_regB[4] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L129 # !LH1_p3_sel_memword)) & CASCADE(PJ5_cascout);


--LJ1_true_regB[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[4]
--operation mode is normal

LJ1_true_regB[4] = PH1_byte_complement[0] $ LJ1L59;


--YF9L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F8|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF9L3 = (LF1_sel_notb & !UF1_true_regB[8] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L35 # !VE1_p3_sel_memword)) & CASCADE(XF9_cascout);

--YF9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F8|cascout
--operation mode is normal

YF9_cascout = (LF1_sel_notb & !UF1_true_regB[8] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L35 # !VE1_p3_sel_memword)) & CASCADE(XF9_cascout);


--LG9_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC8|regout
--operation mode is normal

LG9_regout_lut_out = (JG1_sel_override_lo & QF1L1 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[8] # !JG1L2)) & CASCADE(KG9_cascout);
LG9_regout = DFFE(LG9_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[8]
--operation mode is normal

UF1_true_regB[8] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG9_regout));


--ME3_q[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[8]
ME3_q[8]_data_in = AG1_alu_result[8];
ME3_q[8]_write_enable = ZE1L1;
ME3_q[8]_clock_0 = clk;
ME3_q[8]_clock_1 = clk;
ME3_q[8]_clock_enable_1 = TE1L6;
ME3_q[8]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[8]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[8] = MEMORY_SEGMENT(ME3_q[8]_data_in, ME3_q[8]_write_enable, ME3_q[8]_clock_0, ME3_q[8]_clock_1, , , , ME3_q[8]_clock_enable_1, VCC, ME3_q[8]_write_address, ME3_q[8]_read_address);


--HG1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[8]~701
--operation mode is normal

HG1L39 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[8] # !UE1_a_matches_dest2 & (ME3_q[8]));


--XE1_next_instruction_address_2[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[8]
--operation mode is normal

XE1_next_instruction_address_2[8]_lut_out = BF1_next_instruction_address[8];
XE1_next_instruction_address_2[8] = DFFE(XE1_next_instruction_address_2[8]_lut_out, clk, K1_data_out, , TE1L6);


--XF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F0|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF1L3 = PF1_control_register_result[0] # !VE1_p3_do_iRDCTL;

--XF1_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F0|cascout
--operation mode is normal

XF1_cascout = PF1_control_register_result[0] # !VE1_p3_do_iRDCTL;


--VE1L89 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~185
--operation mode is normal

VE1L89 = !NE1_instruction_2[13] & !NE1_instruction_2[14] & (NE1_instruction_2[12] $ NE1_instruction_2[11]);


--VE1L90 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~186
--operation mode is normal

VE1L90 = NE1_instruction_2[12] & NE1_instruction_2[13] & !NE1_instruction_2[9] & !NE1_instruction_2[8];


--VE1L91 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_force_carryin~187
--operation mode is normal

VE1L91 = VE1L90 & NE1_instruction_2[11] & NE1_instruction_2[14] & !NE1_instruction_2[10];


--VE1L64 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_c_is_borrow~176
--operation mode is normal

VE1L64 = NE1_instruction_2[14] & VE1L71 & (!NE1_instruction_2[12]);


--VE1_p3_do_iWRCTL is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iWRCTL
--operation mode is normal

VE1_p3_do_iWRCTL_lut_out = VE1L74 & (!NE1_instruction_2[6] & !NE1_instruction_2[5]);
VE1_p3_do_iWRCTL = DFFE(VE1_p3_do_iWRCTL_lut_out, clk, K1_data_out, , TE1L6);


--LG7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC6|regout
--operation mode is normal

LG7_regout_lut_out = (JG1_sel_override_lo & QF1L2 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[6] # !JG1L2)) & CASCADE(KG7_cascout);
LG7_regout = DFFE(LG7_regout_lut_out, clk, K1_data_out, , TE1L6);


--LG6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC5|regout
--operation mode is normal

LG6_regout_lut_out = (JG1_sel_override_lo & QF1L8 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[5] # !JG1L2)) & CASCADE(KG6_cascout);
LG6_regout = DFFE(LG6_regout_lut_out, clk, K1_data_out, , TE1L6);


--PF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Equal~80
--operation mode is normal

PF1L13 = !LG7_regout & !LG8_regout & !LG9_regout & !LG6_regout;


--PF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_write_enable_6~37
--operation mode is normal

PF1L11 = VE1_p3_do_iWRCTL & PF1L13 & (MF1_pipe_state_we);


--PF1_C_deferred_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|C_deferred_we
--operation mode is normal

PF1_C_deferred_we = PF1L11 # PF1_V_stored_is_stale & (TE1L6);


--VE1_p3_V_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_V_update
--operation mode is normal

VE1_p3_V_update_lut_out = VE1_p2_V_update;
VE1_p3_V_update = DFFE(VE1_p3_V_update_lut_out, clk, K1_data_out, , TE1L6);


--FF1_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_0|combout
--operation mode is normal

FF1_combout = WE1_do_jump & HG1L1 # !WE1_do_jump & (EF1L12);

--FF1_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_0|regout
--operation mode is normal

FF1_regout = DFFE(FF1_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[0]~1697
--operation mode is normal

EF1L26 = DF1L4 & FF1_regout # !DF1L4 & (FF1_combout);


--MF1_shiftresult[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[5]
--operation mode is normal

MF1_shiftresult[5]_lut_out = !MF1L17;
MF1_shiftresult[5] = DFFE(MF1_shiftresult[5]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[6]~2572
--operation mode is normal

TF1L13 = MF1_sel_rot1 & MF1_shiftresult[5] # !MF1_sel_rot1 & (MF1_shiftresult[6]) # !MF1_shift_cycle_2;


--HG1_op_a[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[6]
--operation mode is normal

HG1_op_a[6]_lut_out = HG1L37 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[6];
HG1_op_a[6] = DFFE(HG1_op_a[6]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[6]~2573
--operation mode is normal

TF1L14 = TF1L13 & (GG1_do_fwd_a_alu & AG1_alu_result[6] # !GG1_do_fwd_a_alu & (HG1_op_a[6]));


--MF1_shiftresult[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[13]
--operation mode is normal

MF1_shiftresult[13]_lut_out = !MF1L41;
MF1_shiftresult[13] = DFFE(MF1_shiftresult[13]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[14]~2574
--operation mode is normal

TF1L29 = MF1_sel_rot1 & MF1_shiftresult[13] # !MF1_sel_rot1 & (MF1_shiftresult[14]) # !MF1_shift_cycle_2;


--TF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[14]~2575
--operation mode is normal

TF1L30 = TF1L29 & (GG1_do_fwd_a_alu & AG1_alu_result[14] # !GG1_do_fwd_a_alu & (HG1_op_a[14]));


--YF7L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F6|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF7L3 = (LF1_sel_notb & !UF1_true_regB[6] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L27 # !VE1_p3_sel_memword)) & CASCADE(XF7_cascout);

--YF7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F6|cascout
--operation mode is normal

YF7_cascout = (LF1_sel_notb & !UF1_true_regB[6] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L27 # !VE1_p3_sel_memword)) & CASCADE(XF7_cascout);


--UF1_true_regB[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[6]
--operation mode is normal

UF1_true_regB[6] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG7_regout));


--MF1_shiftresult[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[4]
--operation mode is normal

MF1_shiftresult[4]_lut_out = !MF1L14;
MF1_shiftresult[4] = DFFE(MF1_shiftresult[4]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[4]~2576
--operation mode is normal

TF1L9 = MF1_sel_rot1 & MF1_shiftresult[3] # !MF1_sel_rot1 & (MF1_shiftresult[4]) # !MF1_shift_cycle_2;


--HG1_op_a[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[4]
--operation mode is normal

HG1_op_a[4]_lut_out = HG1L35 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[4];
HG1_op_a[4] = DFFE(HG1_op_a[4]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[4]~2577
--operation mode is normal

TF1L10 = TF1L9 & (GG1_do_fwd_a_alu & AG1_alu_result[4] # !GG1_do_fwd_a_alu & (HG1_op_a[4]));


--MF1_shiftresult[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|shiftresult[12]
--operation mode is normal

MF1_shiftresult[12]_lut_out = !MF1L38;
MF1_shiftresult[12] = DFFE(MF1_shiftresult[12]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[12]~2578
--operation mode is normal

TF1L25 = MF1_sel_rot1 & MF1_shiftresult[11] # !MF1_sel_rot1 & (MF1_shiftresult[12]) # !MF1_shift_cycle_2;


--HG1_op_a[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[12]
--operation mode is normal

HG1_op_a[12]_lut_out = HG1L43 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[12];
HG1_op_a[12] = DFFE(HG1_op_a[12]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[12]~2579
--operation mode is normal

TF1L26 = TF1L25 & (GG1_do_fwd_a_alu & AG1_alu_result[12] # !GG1_do_fwd_a_alu & (HG1_op_a[12]));


--YF5L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F4|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF5L3 = (LF1_sel_notb & !UF1_true_regB[4] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L19 # !VE1_p3_sel_memword)) & CASCADE(XF5_cascout);

--YF5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F4|cascout
--operation mode is normal

YF5_cascout = (LF1_sel_notb & !UF1_true_regB[4] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L19 # !VE1_p3_sel_memword)) & CASCADE(XF5_cascout);


--LG5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC4|regout
--operation mode is normal

LG5_regout_lut_out = (JG1_sel_override_lo & QF1L7 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[4] # !JG1L2)) & CASCADE(KG5_cascout);
LG5_regout = DFFE(LG5_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[4]
--operation mode is normal

UF1_true_regB[4] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG5_regout));


--TF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[5]~2580
--operation mode is normal

TF1L11 = MF1_sel_rot1 & MF1_shiftresult[4] # !MF1_sel_rot1 & (MF1_shiftresult[5]) # !MF1_shift_cycle_2;


--HG1_op_a[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|op_a[5]
--operation mode is normal

HG1_op_a[5]_lut_out = HG1L36 # VE1_op_subroutine_delayed_for_force_carryin_2 & XE1_next_instruction_address_2[5];
HG1_op_a[5] = DFFE(HG1_op_a[5]_lut_out, clk, K1_data_out, , TE1L6);


--TF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[5]~2581
--operation mode is normal

TF1L12 = TF1L11 & (GG1_do_fwd_a_alu & AG1_alu_result[5] # !GG1_do_fwd_a_alu & (HG1_op_a[5]));


--TF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[13]~2582
--operation mode is normal

TF1L27 = MF1_sel_rot1 & MF1_shiftresult[12] # !MF1_sel_rot1 & (MF1_shiftresult[13]) # !MF1_shift_cycle_2;


--TF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_a_condition:the_ad_nios_op_a_condition|true_regA[13]~2583
--operation mode is normal

TF1L28 = TF1L27 & (GG1_do_fwd_a_alu & AG1_alu_result[13] # !GG1_do_fwd_a_alu & (HG1_op_a[13]));


--YF6L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F5|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF6L3 = (LF1_sel_notb & !UF1_true_regB[5] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L23 # !VE1_p3_sel_memword)) & CASCADE(XF6_cascout);

--YF6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F5|cascout
--operation mode is normal

YF6_cascout = (LF1_sel_notb & !UF1_true_regB[5] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L23 # !VE1_p3_sel_memword)) & CASCADE(XF6_cascout);


--UF1_true_regB[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[5]
--operation mode is normal

UF1_true_regB[5] = XE1_byte_complement[0] $ (!XE1_byte_zero[0] & (LG6_regout));


--YF15L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F14|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF15L3 = (LF1_sel_notb & !UF1_true_regB[14] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L59 # !VE1_p3_sel_memword)) & CASCADE(XF15_cascout);

--YF15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F14|cascout
--operation mode is normal

YF15_cascout = (LF1_sel_notb & !UF1_true_regB[14] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L59 # !VE1_p3_sel_memword)) & CASCADE(XF15_cascout);


--LG15_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC14|regout
--operation mode is normal

LG15_regout_lut_out = (JG1_sel_override_lo & QF1L2 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[14] # !JG1L2)) & CASCADE(KG15_cascout);
LG15_regout = DFFE(LG15_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[14]
--operation mode is normal

UF1_true_regB[14] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG15_regout));


--NE1_instruction_1[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[10]
--operation mode is normal

NE1_instruction_1[10]_lut_out = BF1_d1_instruction_fifo_out[10];
NE1_instruction_1[10] = DFFE(NE1_instruction_1[10]_lut_out, clk, K1_data_out, , CF1L1);


--YF12L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F11|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF12L3 = (LF1_sel_notb & !UF1_true_regB[11] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L47 # !VE1_p3_sel_memword)) & CASCADE(XF12_cascout);

--YF12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F11|cascout
--operation mode is normal

YF12_cascout = (LF1_sel_notb & !UF1_true_regB[11] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L47 # !VE1_p3_sel_memword)) & CASCADE(XF12_cascout);


--LG12_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC11|regout
--operation mode is normal

LG12_regout_lut_out = (JG1_sel_override_lo & QF1L6 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[11] # !JG1L2)) & CASCADE(KG12_cascout);
LG12_regout = DFFE(LG12_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[11]
--operation mode is normal

UF1_true_regB[11] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG12_regout));


--YF13L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F12|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF13L3 = (LF1_sel_notb & !UF1_true_regB[12] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L51 # !VE1_p3_sel_memword)) & CASCADE(XF13_cascout);

--YF13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F12|cascout
--operation mode is normal

YF13_cascout = (LF1_sel_notb & !UF1_true_regB[12] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L51 # !VE1_p3_sel_memword)) & CASCADE(XF13_cascout);


--LG13_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC12|regout
--operation mode is normal

LG13_regout_lut_out = (JG1_sel_override_lo & QF1L7 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[12] # !JG1L2)) & CASCADE(KG13_cascout);
LG13_regout = DFFE(LG13_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[12]
--operation mode is normal

UF1_true_regB[12] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG13_regout));


--YF14L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F13|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF14L3 = (LF1_sel_notb & !UF1_true_regB[13] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L55 # !VE1_p3_sel_memword)) & CASCADE(XF14_cascout);

--YF14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F13|cascout
--operation mode is normal

YF14_cascout = (LF1_sel_notb & !UF1_true_regB[13] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L55 # !VE1_p3_sel_memword)) & CASCADE(XF14_cascout);


--LG14_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_66FC:the_ad_nios_hidden_lcell_66FC13|regout
--operation mode is normal

LG14_regout_lut_out = (JG1_sel_override_lo & QF1L8 & (!JG1L2) # !JG1_sel_override_lo & (SE1_const[13] # !JG1L2)) & CASCADE(KG14_cascout);
LG14_regout = DFFE(LG14_regout_lut_out, clk, K1_data_out, , TE1L6);


--UF1_true_regB[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_op_b_condition:the_ad_nios_op_b_condition|true_regB[13]
--operation mode is normal

UF1_true_regB[13] = XE1_byte_complement[1] $ (!XE1_byte_zero[1] & (LG14_regout));


--EB1L25 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_winner~43
--operation mode is normal

EB1L25 = !EB1L28 & (EB1L30 # EB1L29);


--CB1L34 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_winner~34
--operation mode is normal

CB1L34 = !CB1L36 & (CB1L7 # !CB1L41);


--HG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[7]~484
--operation mode is normal

HG1L8 = UE1_a_matches_dest2 & (ZF8_regout $ VF8_regout) # !UE1_a_matches_dest2 & ME3_q[7];


--EF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~195
--operation mode is arithmetic

EF1L6 = BF1_next_instruction_address[7] $ NE1_instruction_1[7] $ EF1L15;

--EF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~197
--operation mode is arithmetic

EF1L7 = CARRY(BF1_next_instruction_address[7] & !NE1_instruction_1[7] & !EF1L15 # !BF1_next_instruction_address[7] & (!EF1L15 # !NE1_instruction_1[7]));


--FF7_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_6|combout
--operation mode is normal

FF7_combout = WE1_do_jump & HG1L7 # !WE1_do_jump & (EF1L14);

--FF7_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_6|regout
--operation mode is normal

FF7_regout = DFFE(FF7_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[6]~1698
--operation mode is normal

EF1L32 = DF1L4 & FF7_regout # !DF1L4 & (FF7_combout);


--DF1_pc[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[5]
--operation mode is counter

DF1_pc[5]_lut_out = DF1_pc[5] $ (DF1L15);
DF1_pc[5]_sload_eqn = (DF1L2 & EF1L31) # (!DF1L2 & DF1_pc[5]_lut_out);
DF1_pc[5] = DFFE(DF1_pc[5]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[5]~635
--operation mode is counter

DF1L17 = CARRY(!DF1L15 # !DF1_pc[5]);


--HG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[8]~485
--operation mode is normal

HG1L9 = UE1_a_matches_dest2 & (ZF9_regout $ VF9_regout) # !UE1_a_matches_dest2 & ME3_q[8];


--EF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~199
--operation mode is arithmetic

EF1L8 = BF1_next_instruction_address[8] $ NE1_instruction_1[8] $ !EF1L7;

--EF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~201
--operation mode is arithmetic

EF1L9 = CARRY(BF1_next_instruction_address[8] & (NE1_instruction_1[8] # !EF1L7) # !BF1_next_instruction_address[8] & NE1_instruction_1[8] & !EF1L7);


--ME3_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME3_q[9]_data_in = AG1_alu_result[9];
ME3_q[9]_write_enable = ZE1L1;
ME3_q[9]_clock_0 = clk;
ME3_q[9]_clock_1 = clk;
ME3_q[9]_clock_enable_1 = TE1L6;
ME3_q[9]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[9]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[9] = MEMORY_SEGMENT(ME3_q[9]_data_in, ME3_q[9]_write_enable, ME3_q[9]_clock_0, ME3_q[9]_clock_1, , , , ME3_q[9]_clock_enable_1, VCC, ME3_q[9]_write_address, ME3_q[9]_read_address);


--HG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[9]~486
--operation mode is normal

HG1L10 = UE1_a_matches_dest2 & (VF10_regout $ ZF10_regout) # !UE1_a_matches_dest2 & ME3_q[9];


--EF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~203
--operation mode is arithmetic

EF1L10 = BF1_next_instruction_address[9] $ NE1_instruction_1[9] $ EF1L9;

--EF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~205
--operation mode is arithmetic

EF1L11 = CARRY(BF1_next_instruction_address[9] & !NE1_instruction_1[9] & !EF1L9 # !BF1_next_instruction_address[9] & (!EF1L9 # !NE1_instruction_1[9]));


--YF10L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F9|the_apex20k_lcell~COMBOUT
--operation mode is normal

YF10L3 = (LF1_sel_notb & !UF1_true_regB[9] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L39 # !VE1_p3_sel_memword)) & CASCADE(XF10_cascout);

--YF10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_30F0:the_ad_nios_hidden_lcell_30F9|cascout
--operation mode is normal

YF10_cascout = (LF1_sel_notb & !UF1_true_regB[9] & (!VE1_p3_sel_memword) # !LF1_sel_notb & (V1L39 # !VE1_p3_sel_memword)) & CASCADE(XF10_cascout);


--NE1_instruction_1[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[4]
--operation mode is normal

NE1_instruction_1[4]_lut_out = BF1_instruction[4];
NE1_instruction_1[4] = DFFE(NE1_instruction_1[4]_lut_out, clk, K1_data_out, , CF1L1);


--HG1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[9]~703
--operation mode is normal

HG1L40 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[9] # !UE1_a_matches_dest2 & (ME3_q[9]));


--XE1_next_instruction_address_2[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[9]
--operation mode is normal

XE1_next_instruction_address_2[9]_lut_out = BF1_next_instruction_address[9];
XE1_next_instruction_address_2[9] = DFFE(XE1_next_instruction_address_2[9]_lut_out, clk, K1_data_out, , TE1L6);


--XF2L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F1|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF2L3 = PF1_control_register_result[1] # !VE1_p3_do_iRDCTL;

--XF2_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F1|cascout
--operation mode is normal

XF2_cascout = PF1_control_register_result[1] # !VE1_p3_do_iRDCTL;


--QF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[1]~220
--operation mode is normal

QF1L4 = XE1_shiftValue[1] & (!XE1_shiftValue[0] # !VE1_p3_is_right_shift # !XE1_shiftValue[2]) # !XE1_shiftValue[1] & (XE1_shiftValue[2] # VE1_p3_is_right_shift & XE1_shiftValue[0]);


--FF2_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_1|combout
--operation mode is normal

FF2_combout = WE1_do_jump & HG1L2 # !WE1_do_jump & (EF1L16);

--FF2_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_1|regout
--operation mode is normal

FF2_regout = DFFE(FF2_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[1]~1699
--operation mode is normal

EF1L27 = DF1L4 & FF2_regout # !DF1L4 & (FF2_combout);


--XF3L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F2|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF3L3 = PF1_control_register_result[2] # !VE1_p3_do_iRDCTL;

--XF3_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F2|cascout
--operation mode is normal

XF3_cascout = PF1_control_register_result[2] # !VE1_p3_do_iRDCTL;


--FF3_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_2|combout
--operation mode is normal

FF3_combout = WE1_do_jump & HG1L3 # !WE1_do_jump & (EF1L18);

--FF3_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_2|regout
--operation mode is normal

FF3_regout = DFFE(FF3_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[2]~1700
--operation mode is normal

EF1L28 = DF1L4 & FF3_regout # !DF1L4 & (FF3_combout);


--HG1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[11]~705
--operation mode is normal

HG1L42 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[11] # !UE1_a_matches_dest2 & (ME3_q[11]));


--XE1_next_instruction_address_2[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[11]
--operation mode is normal

XE1_next_instruction_address_2[11]_lut_out = BF1_next_instruction_address[11];
XE1_next_instruction_address_2[11] = DFFE(XE1_next_instruction_address_2[11]_lut_out, clk, K1_data_out, , TE1L6);


--XF4L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F3|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF4L3 = PF1_control_register_result[3] # !VE1_p3_do_iRDCTL;

--XF4_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F3|cascout
--operation mode is normal

XF4_cascout = PF1_control_register_result[3] # !VE1_p3_do_iRDCTL;


--QF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[3]~221
--operation mode is normal

QF1L6 = XE1_shiftValue[2] $ (VE1_p3_is_right_shift & (XE1_shiftValue[1] # XE1_shiftValue[0]));


--FF4_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_3|combout
--operation mode is normal

FF4_combout = WE1_do_jump & HG1L4 # !WE1_do_jump & (EF1L20);

--FF4_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_3|regout
--operation mode is normal

FF4_regout = DFFE(FF4_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[3]~1701
--operation mode is normal

EF1L29 = DF1L4 & FF4_regout # !DF1L4 & (FF4_combout);


--JK1_tx_ready is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_ready
--operation mode is normal

JK1_tx_ready_lut_out = JK1L32 # !JK1_do_load_shifter & JK1_tx_ready;
JK1_tx_ready = DFFE(JK1_tx_ready_lut_out, clk, K1_data_out, , );


--JK1_baud_rate_counter[0] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0]
--operation mode is counter

JK1_baud_rate_counter[0]_lut_out = !JK1_baud_rate_counter[0];
JK1_baud_rate_counter[0]_sload_eqn = (JK1L1 & VCC) # (!JK1L1 & JK1_baud_rate_counter[0]_lut_out);
JK1_baud_rate_counter[0] = DFFE(JK1_baud_rate_counter[0]_sload_eqn, clk, K1_data_out, , );

--JK1L5 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[0]~73
--operation mode is counter

JK1L5 = CARRY(JK1_baud_rate_counter[0]);


--JK1_baud_rate_counter[1] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1]
--operation mode is counter

JK1_baud_rate_counter[1]_lut_out = JK1_baud_rate_counter[1] $ (!JK1L5);
JK1_baud_rate_counter[1]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[1]_lut_out);
JK1_baud_rate_counter[1] = DFFE(JK1_baud_rate_counter[1]_sload_eqn, clk, K1_data_out, , );

--JK1L7 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[1]~76
--operation mode is counter

JK1L7 = CARRY(!JK1_baud_rate_counter[1] & (!JK1L5));


--JK1_baud_rate_counter[2] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2]
--operation mode is counter

JK1_baud_rate_counter[2]_lut_out = JK1_baud_rate_counter[2] $ (JK1L7);
JK1_baud_rate_counter[2]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[2]_lut_out);
JK1_baud_rate_counter[2] = DFFE(JK1_baud_rate_counter[2]_sload_eqn, clk, K1_data_out, , );

--JK1L9 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[2]~79
--operation mode is counter

JK1L9 = CARRY(JK1_baud_rate_counter[2] # !JK1L7);


--JK1_baud_rate_counter[3] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3]
--operation mode is counter

JK1_baud_rate_counter[3]_lut_out = JK1_baud_rate_counter[3] $ (!JK1L9);
JK1_baud_rate_counter[3]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[3]_lut_out);
JK1_baud_rate_counter[3] = DFFE(JK1_baud_rate_counter[3]_sload_eqn, clk, K1_data_out, , );

--JK1L11 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[3]~82
--operation mode is counter

JK1L11 = CARRY(!JK1_baud_rate_counter[3] & (!JK1L9));


--JK1L21 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~133
--operation mode is normal

JK1L21 = !JK1_baud_rate_counter[0] & !JK1_baud_rate_counter[1] & !JK1_baud_rate_counter[2] & !JK1_baud_rate_counter[3];


--JK1_baud_rate_counter[4] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4]
--operation mode is counter

JK1_baud_rate_counter[4]_lut_out = JK1_baud_rate_counter[4] $ (JK1L11);
JK1_baud_rate_counter[4]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[4]_lut_out);
JK1_baud_rate_counter[4] = DFFE(JK1_baud_rate_counter[4]_sload_eqn, clk, K1_data_out, , );

--JK1L13 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[4]~85
--operation mode is counter

JK1L13 = CARRY(JK1_baud_rate_counter[4] # !JK1L11);


--JK1_baud_rate_counter[5] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5]
--operation mode is counter

JK1_baud_rate_counter[5]_lut_out = JK1_baud_rate_counter[5] $ (!JK1L13);
JK1_baud_rate_counter[5]_sload_eqn = (JK1L1 & VCC) # (!JK1L1 & JK1_baud_rate_counter[5]_lut_out);
JK1_baud_rate_counter[5] = DFFE(JK1_baud_rate_counter[5]_sload_eqn, clk, K1_data_out, , );

--JK1L15 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[5]~88
--operation mode is counter

JK1L15 = CARRY(!JK1_baud_rate_counter[5] & (!JK1L13));


--JK1_baud_rate_counter[6] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6]
--operation mode is counter

JK1_baud_rate_counter[6]_lut_out = JK1_baud_rate_counter[6] $ (JK1L15);
JK1_baud_rate_counter[6]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[6]_lut_out);
JK1_baud_rate_counter[6] = DFFE(JK1_baud_rate_counter[6]_sload_eqn, clk, K1_data_out, , );

--JK1L17 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[6]~91
--operation mode is counter

JK1L17 = CARRY(JK1_baud_rate_counter[6] # !JK1L15);


--JK1_baud_rate_counter[7] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7]
--operation mode is counter

JK1_baud_rate_counter[7]_lut_out = JK1_baud_rate_counter[7] $ (!JK1L17);
JK1_baud_rate_counter[7]_sload_eqn = (JK1L1 & ~GND) # (!JK1L1 & JK1_baud_rate_counter[7]_lut_out);
JK1_baud_rate_counter[7] = DFFE(JK1_baud_rate_counter[7]_sload_eqn, clk, K1_data_out, , );

--JK1L19 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[7]~94
--operation mode is counter

JK1L19 = CARRY(!JK1_baud_rate_counter[7] & (!JK1L17));


--JK1L22 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter_is_zero~134
--operation mode is normal

JK1L22 = !JK1_baud_rate_counter[4] & !JK1_baud_rate_counter[5] & !JK1_baud_rate_counter[6] & !JK1_baud_rate_counter[7];


--JK1_baud_rate_counter[8] is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|baud_rate_counter[8]
--operation mode is normal

JK1_baud_rate_counter[8]_lut_out = JK1_baud_rate_counter[8] $ (JK1L19);
JK1_baud_rate_counter[8]_sload_eqn = (JK1L1 & VCC) # (!JK1L1 & JK1_baud_rate_counter[8]_lut_out);
JK1_baud_rate_counter[8] = DFFE(JK1_baud_rate_counter[8]_sload_eqn, clk, K1_data_out, , );


--GK1L62 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe~11
--operation mode is normal

GK1L62 = JH1_dc_write & UD1L1 & XD1L2;


--NK1_tx_ready is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_ready
--operation mode is normal

NK1_tx_ready_lut_out = NK1L34 # !NK1_do_load_shifter & NK1_tx_ready;
NK1_tx_ready = DFFE(NK1_tx_ready_lut_out, clk, K1_data_out, , );


--NK1_baud_rate_counter[0] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[0]
--operation mode is counter

NK1_baud_rate_counter[0]_lut_out = !NK1_baud_rate_counter[0];
NK1_baud_rate_counter[0]_sload_eqn = (NK1L1 & VCC) # (!NK1L1 & NK1_baud_rate_counter[0]_lut_out);
NK1_baud_rate_counter[0] = DFFE(NK1_baud_rate_counter[0]_sload_eqn, clk, K1_data_out, , );

--NK1L5 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[0]~81
--operation mode is counter

NK1L5 = CARRY(NK1_baud_rate_counter[0]);


--NK1_baud_rate_counter[1] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[1]
--operation mode is counter

NK1_baud_rate_counter[1]_lut_out = NK1_baud_rate_counter[1] $ (!NK1L5);
NK1_baud_rate_counter[1]_sload_eqn = (NK1L1 & VCC) # (!NK1L1 & NK1_baud_rate_counter[1]_lut_out);
NK1_baud_rate_counter[1] = DFFE(NK1_baud_rate_counter[1]_sload_eqn, clk, K1_data_out, , );

--NK1L7 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[1]~84
--operation mode is counter

NK1L7 = CARRY(!NK1_baud_rate_counter[1] & (!NK1L5));


--NK1_baud_rate_counter[2] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[2]
--operation mode is counter

NK1_baud_rate_counter[2]_lut_out = NK1_baud_rate_counter[2] $ (NK1L7);
NK1_baud_rate_counter[2]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[2]_lut_out);
NK1_baud_rate_counter[2] = DFFE(NK1_baud_rate_counter[2]_sload_eqn, clk, K1_data_out, , );

--NK1L9 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[2]~87
--operation mode is counter

NK1L9 = CARRY(NK1_baud_rate_counter[2] # !NK1L7);


--NK1_baud_rate_counter[3] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[3]
--operation mode is counter

NK1_baud_rate_counter[3]_lut_out = NK1_baud_rate_counter[3] $ (!NK1L9);
NK1_baud_rate_counter[3]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[3]_lut_out);
NK1_baud_rate_counter[3] = DFFE(NK1_baud_rate_counter[3]_sload_eqn, clk, K1_data_out, , );

--NK1L11 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[3]~90
--operation mode is counter

NK1L11 = CARRY(!NK1_baud_rate_counter[3] & (!NK1L9));


--NK1L23 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~139
--operation mode is normal

NK1L23 = !NK1_baud_rate_counter[0] & !NK1_baud_rate_counter[1] & !NK1_baud_rate_counter[2] & !NK1_baud_rate_counter[3];


--NK1_baud_rate_counter[4] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[4]
--operation mode is counter

NK1_baud_rate_counter[4]_lut_out = NK1_baud_rate_counter[4] $ (NK1L11);
NK1_baud_rate_counter[4]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[4]_lut_out);
NK1_baud_rate_counter[4] = DFFE(NK1_baud_rate_counter[4]_sload_eqn, clk, K1_data_out, , );

--NK1L13 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[4]~93
--operation mode is counter

NK1L13 = CARRY(NK1_baud_rate_counter[4] # !NK1L11);


--NK1_baud_rate_counter[5] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[5]
--operation mode is counter

NK1_baud_rate_counter[5]_lut_out = NK1_baud_rate_counter[5] $ (!NK1L13);
NK1_baud_rate_counter[5]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[5]_lut_out);
NK1_baud_rate_counter[5] = DFFE(NK1_baud_rate_counter[5]_sload_eqn, clk, K1_data_out, , );

--NK1L15 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[5]~96
--operation mode is counter

NK1L15 = CARRY(!NK1_baud_rate_counter[5] & (!NK1L13));


--NK1_baud_rate_counter[6] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[6]
--operation mode is counter

NK1_baud_rate_counter[6]_lut_out = NK1_baud_rate_counter[6] $ (NK1L15);
NK1_baud_rate_counter[6]_sload_eqn = (NK1L1 & VCC) # (!NK1L1 & NK1_baud_rate_counter[6]_lut_out);
NK1_baud_rate_counter[6] = DFFE(NK1_baud_rate_counter[6]_sload_eqn, clk, K1_data_out, , );

--NK1L17 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[6]~99
--operation mode is counter

NK1L17 = CARRY(NK1_baud_rate_counter[6] # !NK1L15);


--NK1_baud_rate_counter[7] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[7]
--operation mode is counter

NK1_baud_rate_counter[7]_lut_out = NK1_baud_rate_counter[7] $ (!NK1L17);
NK1_baud_rate_counter[7]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[7]_lut_out);
NK1_baud_rate_counter[7] = DFFE(NK1_baud_rate_counter[7]_sload_eqn, clk, K1_data_out, , );

--NK1L19 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[7]~102
--operation mode is counter

NK1L19 = CARRY(!NK1_baud_rate_counter[7] & (!NK1L17));


--NK1L24 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~140
--operation mode is normal

NK1L24 = !NK1_baud_rate_counter[4] & !NK1_baud_rate_counter[5] & !NK1_baud_rate_counter[6] & !NK1_baud_rate_counter[7];


--NK1_baud_rate_counter[8] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[8]
--operation mode is counter

NK1_baud_rate_counter[8]_lut_out = NK1_baud_rate_counter[8] $ (NK1L19);
NK1_baud_rate_counter[8]_sload_eqn = (NK1L1 & ~GND) # (!NK1L1 & NK1_baud_rate_counter[8]_lut_out);
NK1_baud_rate_counter[8] = DFFE(NK1_baud_rate_counter[8]_sload_eqn, clk, K1_data_out, , );

--NK1L21 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[8]~105
--operation mode is counter

NK1L21 = CARRY(NK1_baud_rate_counter[8] # !NK1L19);


--NK1_baud_rate_counter[9] is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter[9]
--operation mode is normal

NK1_baud_rate_counter[9]_lut_out = NK1_baud_rate_counter[9] $ (!NK1L21);
NK1_baud_rate_counter[9]_sload_eqn = (NK1L1 & VCC) # (!NK1L1 & NK1_baud_rate_counter[9]_lut_out);
NK1_baud_rate_counter[9] = DFFE(NK1_baud_rate_counter[9]_sload_eqn, clk, K1_data_out, , );


--NK1L25 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|baud_rate_counter_is_zero~141
--operation mode is normal

NK1L25 = NK1L23 & NK1L24 & !NK1_baud_rate_counter[8] & !NK1_baud_rate_counter[9];


--LK1L63 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|tx_wr_strobe~11
--operation mode is normal

LK1L63 = LK1L12 & VJ1_dc_address[2] & !VJ1_dc_address[4] & !VJ1_dc_address[3];


--CL4_sload_path[5] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is arithmetic

CL4_sload_path[5]_lut_out = CL4_sload_path[5] $ CL4L11;
CL4_sload_path[5] = DFFE(CL4_sload_path[5]_lut_out, clk, !SC1_data_out[0], , );

--CL4_cout is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

CL4_cout = CARRY(CL4_sload_path[5] # !CL4L11);


--UK1_dffs[5] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[5]
--operation mode is normal

UK1_dffs[5]_lut_out = WG4_q[5];
UK1_dffs[5] = DFFE(UK1_dffs[5]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--CL5_counter_cell[4] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[4]
--operation mode is counter

CL5_counter_cell[4]_lut_out = CL5_counter_cell[4] $ !CL5L12;
CL5_counter_cell[4]_sload_eqn = (CL4L14 & UK1_dffs[4]) # (!CL4L14 & CL5_counter_cell[4]_lut_out);
CL5_counter_cell[4] = DFFE(CL5_counter_cell[4]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5L15 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

CL5L15 = CARRY(!CL5_counter_cell[4] & !CL5L12);


--DJ1_shiftresult[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|shiftresult[29]
--operation mode is normal

DJ1_shiftresult[29]_lut_out = !DJ1L89;
DJ1_shiftresult[29] = DFFE(DJ1_shiftresult[29]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3621
--operation mode is normal

KJ1L71 = DJ1_sel_rot1 & DJ1_shiftresult[28] # !DJ1_sel_rot1 & (DJ1_shiftresult[29]) # !DJ1_shift_cycle_2;


--RJ30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC29|regout
--operation mode is normal

RJ30_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[5] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[13] # !EJ1L22)) & CASCADE(QJ59_cascout);
RJ30_regout = DFFE(RJ30_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_29|regout
--operation mode is counter

MJ30_regout_lut_out = KJ1_true_regA[29] $ LJ1_true_regB[29] $ !MJ29_cout;
MJ30_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[29]) # (!JJ1L1 & MJ30_regout_lut_out);
MJ30_regout_reg_input = MJ30_regout_sload_eqn & !GH1L6;
MJ30_regout = DFFE(MJ30_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ30_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_29|cout
--operation mode is counter

MJ30_cout = CARRY(KJ1_true_regA[29] & (LJ1_true_regB[29] # !MJ29_cout) # !KJ1_true_regA[29] & LJ1_true_regB[29] & !MJ29_cout);


--KJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~29
--operation mode is normal

KJ1L39 = RJ30_regout $ MJ30_regout;


--KJ1_true_regA[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[29]
--operation mode is normal

KJ1_true_regA[29] = KJ1L71 & (YJ1_do_fwd_a_alu & KJ1L39 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[29]));


--QJ12L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F11|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ12L3 = (CJ1_sel_notb & !LJ1_true_regB[5] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L145 # !LH1_p3_sel_memword)) & CASCADE(PJ6_cascout);

--QJ12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F11|cascout
--operation mode is normal

QJ12_cascout = (CJ1_sel_notb & !LJ1_true_regB[5] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L145 # !LH1_p3_sel_memword)) & CASCADE(PJ6_cascout);


--LJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7157
--operation mode is normal

LJ1L46 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[5] # !YJ1_do_fwd_b_alu & (CK12_regout));


--LJ1_true_regB[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[5]
--operation mode is normal

LJ1_true_regB[5] = PH1_byte_complement[0] $ LJ1L46;


--PH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_lo16~229
--operation mode is normal

PH1L56 = HJ1L15 & (LH1_p3_is_right_shift & (!HJ1L9) # !LH1_p3_is_right_shift & !PH1_shiftValue[4]);


--KJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3622
--operation mode is normal

KJ1L72 = DJ1_sel_rot1 & DJ1_shiftresult[22] # !DJ1_sel_rot1 & (DJ1_shiftresult[23]) # !DJ1_shift_cycle_2;


--RJ24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC23|regout
--operation mode is normal

RJ24_regout_lut_out = (EJ1L16 & KJ1_true_regA[7] & (!EJ1_rota2[1]) # !EJ1L16 & (KJ1_true_regA[15] # !EJ1_rota2[1])) & CASCADE(QJ47_cascout);
RJ24_regout = DFFE(RJ24_regout_lut_out, clk, K1_data_out, , JH1L8);


--MJ24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_23|regout
--operation mode is counter

MJ24_regout_lut_out = KJ1_true_regA[23] $ LJ1_true_regB[23] $ !MJ23_cout;
MJ24_regout_sload_eqn = (JJ1L1 & LJ1_true_regB[23]) # (!JJ1L1 & MJ24_regout_lut_out);
MJ24_regout_reg_input = MJ24_regout_sload_eqn & !GH1L6;
MJ24_regout = DFFE(MJ24_regout_reg_input, clk, K1_data_out, , JH1L8);

--MJ24_cout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_23|cout
--operation mode is counter

MJ24_cout = CARRY(KJ1_true_regA[23] & (LJ1_true_regB[23] # !MJ23_cout) # !KJ1_true_regA[23] & LJ1_true_regB[23] & !MJ23_cout);


--SJ1_alu_result[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|alu_result[23]
--operation mode is normal

SJ1_alu_result[23] = RJ24_regout $ MJ24_regout;


--KJ1_true_regA[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[23]
--operation mode is normal

KJ1_true_regA[23] = KJ1L72 & (YJ1_do_fwd_a_alu & SJ1_alu_result[23] # !YJ1_do_fwd_a_alu & (ZJ1_op_a[23]));


--EJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte1[2]~286
--operation mode is normal

EJ1L4 = CK4_regout & (!CK2_regout & !YJ1_do_fwd_b_alu);


--EJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|dynamic_ext_byte1[2]~287
--operation mode is normal

EJ1L5 = EJ1L4 # SJ1_alu_result[1] & YJ1_do_fwd_b_alu & !SJ1_alu_result[0];


--EJ1_rota1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[2]
--operation mode is normal

EJ1_rota1[2] = PH1_byterot_sel_lo16[1] # LH1_p3_sel_dynamic_ext8 & EJ1L5;


--EJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota1[3]~350
--operation mode is normal

EJ1L14 = PH1_byterot_sel_lo16[2] # LJ1L2 & EJ1L21;


--QJ32L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F31|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ32L3 = (CJ1_sel_notb & !LJ1_true_regB[15] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L291 # !LH1_p3_sel_memword)) & CASCADE(PJ16_cascout);

--QJ32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F31|cascout
--operation mode is normal

QJ32_cascout = (CJ1_sel_notb & !LJ1_true_regB[15] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L291 # !LH1_p3_sel_memword)) & CASCADE(PJ16_cascout);


--PH1_byte_complement[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_complement[1]
--operation mode is normal

PH1_byte_complement[1]_lut_out = HH1_do_override_op_b & (HJ1L16 $ GJ1L3) # !PH1L44;
PH1_byte_complement[1] = DFFE(PH1_byte_complement[1]_lut_out, clk, K1_data_out, , JH1L8);


--CK32_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC31|regout
--operation mode is normal

CK32_regout_lut_out = (!AK1_sel_override_lo & (HH1_const[15] # !AK1L3)) & CASCADE(BK32_cascout);
CK32_regout = DFFE(CK32_regout_lut_out, clk, K1_data_out, , JH1L8);


--PH1_byte_zero[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|byte_zero[1]
--operation mode is normal

PH1_byte_zero[1]_lut_out = HH1_do_override_op_b & !PH1L56 # !PH1L48;
PH1_byte_zero[1] = DFFE(PH1_byte_zero[1]_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7158
--operation mode is normal

LJ1L47 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[15] # !YJ1_do_fwd_b_alu & (CK32_regout));


--LJ1_true_regB[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[15]
--operation mode is normal

LJ1_true_regB[15] = PH1_byte_complement[1] $ LJ1L47;


--KJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3623
--operation mode is normal

KJ1L73 = DJ1_sel_rot1 & DJ1_shiftresult[29] # !DJ1_sel_rot1 & (DJ1_shiftresult[30]) # !DJ1_shift_cycle_2;


--RJ31_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_64FC:the_enet_nios_hidden_lcell_64FC30|regout
--operation mode is normal

RJ31_regout_lut_out = (EJ1_rota3[0] & KJ1_true_regA[6] & (!EJ1L22) # !EJ1_rota3[0] & (KJ1_true_regA[14] # !EJ1L22)) & CASCADE(QJ61_cascout);
RJ31_regout = DFFE(RJ31_regout_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~30
--operation mode is normal

KJ1L40 = RJ31_regout $ MJ31_regout;


--KJ1_true_regA[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA[30]
--operation mode is normal

KJ1_true_regA[30] = KJ1L73 & (YJ1_do_fwd_a_alu & KJ1L40 # !YJ1_do_fwd_a_alu & (ZJ1_op_a[30]));


--QJ30L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F29|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ30L3 = (CJ1_sel_notb & !LJ1_true_regB[14] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L278 # !LH1_p3_sel_memword)) & CASCADE(PJ15_cascout);

--QJ30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F29|cascout
--operation mode is normal

QJ30_cascout = (CJ1_sel_notb & !LJ1_true_regB[14] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L278 # !LH1_p3_sel_memword)) & CASCADE(PJ15_cascout);


--LJ1_true_regB[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[14]
--operation mode is normal

LJ1_true_regB[14] = PH1_byte_complement[1] $ LJ1L62;


--QJ28L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F27|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ28L3 = (CJ1_sel_notb & !LJ1_true_regB[13] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L265 # !LH1_p3_sel_memword)) & CASCADE(PJ14_cascout);

--QJ28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F27|cascout
--operation mode is normal

QJ28_cascout = (CJ1_sel_notb & !LJ1_true_regB[13] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L265 # !LH1_p3_sel_memword)) & CASCADE(PJ14_cascout);


--CK28_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC27|regout
--operation mode is normal

CK28_regout_lut_out = (AK1_sel_override_lo & GJ1L8 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[13] # !AK1L3)) & CASCADE(BK28_cascout);
CK28_regout = DFFE(CK28_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7160
--operation mode is normal

LJ1L48 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[13] # !YJ1_do_fwd_b_alu & (CK28_regout));


--LJ1_true_regB[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[13]
--operation mode is normal

LJ1_true_regB[13] = PH1_byte_complement[1] $ LJ1L48;


--QJ26L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F25|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ26L3 = (CJ1_sel_notb & !LJ1_true_regB[12] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L252 # !LH1_p3_sel_memword)) & CASCADE(PJ13_cascout);

--QJ26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F25|cascout
--operation mode is normal

QJ26_cascout = (CJ1_sel_notb & !LJ1_true_regB[12] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L252 # !LH1_p3_sel_memword)) & CASCADE(PJ13_cascout);


--LJ1_true_regB[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[12]
--operation mode is normal

LJ1_true_regB[12] = PH1_byte_complement[1] $ LJ1L63;


--QJ24L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F23|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ24L3 = (CJ1_sel_notb & !LJ1_true_regB[11] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[11] # !LH1_p3_sel_memword)) & CASCADE(PJ12_cascout);

--QJ24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F23|cascout
--operation mode is normal

QJ24_cascout = (CJ1_sel_notb & !LJ1_true_regB[11] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[11] # !LH1_p3_sel_memword)) & CASCADE(PJ12_cascout);


--CK24_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC23|regout
--operation mode is normal

CK24_regout_lut_out = (AK1_sel_override_lo & GJ1L6 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[11] # !AK1L3)) & CASCADE(BK24_cascout);
CK24_regout = DFFE(CK24_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7162
--operation mode is normal

LJ1L49 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[11] # !YJ1_do_fwd_b_alu & (CK24_regout));


--LJ1_true_regB[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[11]
--operation mode is normal

LJ1_true_regB[11] = PH1_byte_complement[1] $ LJ1L49;


--QJ22L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F21|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ22L3 = (CJ1_sel_notb & !LJ1_true_regB[10] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[10] # !LH1_p3_sel_memword)) & CASCADE(PJ11_cascout);

--QJ22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F21|cascout
--operation mode is normal

QJ22_cascout = (CJ1_sel_notb & !LJ1_true_regB[10] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[10] # !LH1_p3_sel_memword)) & CASCADE(PJ11_cascout);


--LJ1_true_regB[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[10]
--operation mode is normal

LJ1_true_regB[10] = PH1_byte_complement[1] $ LJ1L64;


--QJ20L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F19|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ20L3 = (CJ1_sel_notb & !LJ1_true_regB[9] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[9] # !LH1_p3_sel_memword)) & CASCADE(PJ10_cascout);

--QJ20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F19|cascout
--operation mode is normal

QJ20_cascout = (CJ1_sel_notb & !LJ1_true_regB[9] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[9] # !LH1_p3_sel_memword)) & CASCADE(PJ10_cascout);


--CK20_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC19|regout
--operation mode is normal

CK20_regout_lut_out = (AK1_sel_override_lo & GJ1L4 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[9] # !AK1L3)) & CASCADE(BK20_cascout);
CK20_regout = DFFE(CK20_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7164
--operation mode is normal

LJ1L50 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[9] # !YJ1_do_fwd_b_alu & (CK20_regout));


--LJ1_true_regB[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[9]
--operation mode is normal

LJ1_true_regB[9] = PH1_byte_complement[1] $ LJ1L50;


--QJ18L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F17|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ18L3 = (CJ1_sel_notb & !LJ1_true_regB[8] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L193 # !LH1_p3_sel_memword)) & CASCADE(PJ9_cascout);

--QJ18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F17|cascout
--operation mode is normal

QJ18_cascout = (CJ1_sel_notb & !LJ1_true_regB[8] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L193 # !LH1_p3_sel_memword)) & CASCADE(PJ9_cascout);


--LJ1_true_regB[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[8]
--operation mode is normal

LJ1_true_regB[8] = PH1_byte_complement[1] $ LJ1L65;


--QJ16L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F15|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ16L3 = (CJ1_sel_notb & !LJ1_true_regB[7] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L177 # !LH1_p3_sel_memword)) & CASCADE(PJ8_cascout);

--QJ16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F15|cascout
--operation mode is normal

QJ16_cascout = (CJ1_sel_notb & !LJ1_true_regB[7] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L177 # !LH1_p3_sel_memword)) & CASCADE(PJ8_cascout);


--LJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7166
--operation mode is normal

LJ1L51 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[7] # !YJ1_do_fwd_b_alu & (CK16_regout));


--LJ1_true_regB[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[7]
--operation mode is normal

LJ1_true_regB[7] = PH1_byte_complement[0] $ LJ1L51;


--QJ14L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F13|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ14L3 = (CJ1_sel_notb & !LJ1_true_regB[6] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L162 # !LH1_p3_sel_memword)) & CASCADE(PJ7_cascout);

--QJ14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F13|cascout
--operation mode is normal

QJ14_cascout = (CJ1_sel_notb & !LJ1_true_regB[6] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1L162 # !LH1_p3_sel_memword)) & CASCADE(PJ7_cascout);


--LJ1_true_regB[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[6]
--operation mode is normal

LJ1_true_regB[6] = PH1_byte_complement[0] $ LJ1L66;


--TH1_next_instruction_address[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[17]
--operation mode is counter

TH1_next_instruction_address[17]_lut_out = TH1_next_instruction_address[17] $ (TH1L70);
TH1_next_instruction_address[17]_sload_eqn = (TH1L81 & WH1L61) # (!TH1L81 & TH1_next_instruction_address[17]_lut_out);
TH1_next_instruction_address[17] = DFFE(TH1_next_instruction_address[17]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[17]~212
--operation mode is counter

TH1L72 = CARRY(!TH1L70 # !TH1_next_instruction_address[17]);


--TH1_next_instruction_address[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[16]
--operation mode is counter

TH1_next_instruction_address[16]_lut_out = TH1_next_instruction_address[16] $ (!TH1L68);
TH1_next_instruction_address[16]_sload_eqn = (TH1L81 & WH1L60) # (!TH1L81 & TH1_next_instruction_address[16]_lut_out);
TH1_next_instruction_address[16] = DFFE(TH1_next_instruction_address[16]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[16]~215
--operation mode is counter

TH1L70 = CARRY(TH1_next_instruction_address[16] & (!TH1L68));


--ME14_q[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[30]
ME14_q[30]_data_in = KJ1L40;
ME14_q[30]_write_enable = RH1L6;
ME14_q[30]_clock_0 = clk;
ME14_q[30]_clock_1 = clk;
ME14_q[30]_clock_enable_1 = JH1L8;
ME14_q[30]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[30]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[30] = MEMORY_SEGMENT(ME14_q[30]_data_in, ME14_q[30]_write_enable, ME14_q[30]_clock_0, ME14_q[30]_clock_1, , , , ME14_q[30]_clock_enable_1, VCC, ME14_q[30]_write_address, ME14_q[30]_read_address);


--ME14_q[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[29]
ME14_q[29]_data_in = KJ1L39;
ME14_q[29]_write_enable = RH1L6;
ME14_q[29]_clock_0 = clk;
ME14_q[29]_clock_1 = clk;
ME14_q[29]_clock_enable_1 = JH1L8;
ME14_q[29]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[29]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[29] = MEMORY_SEGMENT(ME14_q[29]_data_in, ME14_q[29]_write_enable, ME14_q[29]_clock_0, ME14_q[29]_clock_1, , , , ME14_q[29]_clock_enable_1, VCC, ME14_q[29]_write_address, ME14_q[29]_read_address);


--ME14_q[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[28]
ME14_q[28]_data_in = KJ1L38;
ME14_q[28]_write_enable = RH1L6;
ME14_q[28]_clock_0 = clk;
ME14_q[28]_clock_1 = clk;
ME14_q[28]_clock_enable_1 = JH1L8;
ME14_q[28]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[28]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[28] = MEMORY_SEGMENT(ME14_q[28]_data_in, ME14_q[28]_write_enable, ME14_q[28]_clock_0, ME14_q[28]_clock_1, , , , ME14_q[28]_clock_enable_1, VCC, ME14_q[28]_write_address, ME14_q[28]_read_address);


--ME14_q[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[27]
ME14_q[27]_data_in = KJ1L37;
ME14_q[27]_write_enable = RH1L6;
ME14_q[27]_clock_0 = clk;
ME14_q[27]_clock_1 = clk;
ME14_q[27]_clock_enable_1 = JH1L8;
ME14_q[27]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[27]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[27] = MEMORY_SEGMENT(ME14_q[27]_data_in, ME14_q[27]_write_enable, ME14_q[27]_clock_0, ME14_q[27]_clock_1, , , , ME14_q[27]_clock_enable_1, VCC, ME14_q[27]_write_address, ME14_q[27]_read_address);


--ME14_q[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[26]
ME14_q[26]_data_in = KJ1L36;
ME14_q[26]_write_enable = RH1L6;
ME14_q[26]_clock_0 = clk;
ME14_q[26]_clock_1 = clk;
ME14_q[26]_clock_enable_1 = JH1L8;
ME14_q[26]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[26]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[26] = MEMORY_SEGMENT(ME14_q[26]_data_in, ME14_q[26]_write_enable, ME14_q[26]_clock_0, ME14_q[26]_clock_1, , , , ME14_q[26]_clock_enable_1, VCC, ME14_q[26]_write_address, ME14_q[26]_read_address);


--ME14_q[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[25]
ME14_q[25]_data_in = KJ1L35;
ME14_q[25]_write_enable = RH1L6;
ME14_q[25]_clock_0 = clk;
ME14_q[25]_clock_1 = clk;
ME14_q[25]_clock_enable_1 = JH1L8;
ME14_q[25]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[25]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[25] = MEMORY_SEGMENT(ME14_q[25]_data_in, ME14_q[25]_write_enable, ME14_q[25]_clock_0, ME14_q[25]_clock_1, , , , ME14_q[25]_clock_enable_1, VCC, ME14_q[25]_write_address, ME14_q[25]_read_address);


--ME14_q[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[24]
ME14_q[24]_data_in = KJ1L34;
ME14_q[24]_write_enable = RH1L6;
ME14_q[24]_clock_0 = clk;
ME14_q[24]_clock_1 = clk;
ME14_q[24]_clock_enable_1 = JH1L8;
ME14_q[24]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[24]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[24] = MEMORY_SEGMENT(ME14_q[24]_data_in, ME14_q[24]_write_enable, ME14_q[24]_clock_0, ME14_q[24]_clock_1, , , , ME14_q[24]_clock_enable_1, VCC, ME14_q[24]_write_address, ME14_q[24]_read_address);


--ME14_q[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[23]
ME14_q[23]_data_in = SJ1_alu_result[23];
ME14_q[23]_write_enable = RH1L6;
ME14_q[23]_clock_0 = clk;
ME14_q[23]_clock_1 = clk;
ME14_q[23]_clock_enable_1 = JH1L8;
ME14_q[23]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[23]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[23] = MEMORY_SEGMENT(ME14_q[23]_data_in, ME14_q[23]_write_enable, ME14_q[23]_clock_0, ME14_q[23]_clock_1, , , , ME14_q[23]_clock_enable_1, VCC, ME14_q[23]_write_address, ME14_q[23]_read_address);


--ME14_q[22] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_a_module:enet_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[22]
ME14_q[22]_data_in = SJ1_alu_result[22];
ME14_q[22]_write_enable = RH1L6;
ME14_q[22]_clock_0 = clk;
ME14_q[22]_clock_1 = clk;
ME14_q[22]_clock_enable_1 = JH1L8;
ME14_q[22]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME14_q[22]_read_address = RD_ADDR(QH1_a_local[0], QH1_a_local[1], QH1_a_local[2], QH1_a_local[3], FK1L3, FK1L6, FK1L9, FK1L12, FK1L14);
ME14_q[22] = MEMORY_SEGMENT(ME14_q[22]_data_in, ME14_q[22]_write_enable, ME14_q[22]_clock_0, ME14_q[22]_clock_1, , , , ME14_q[22]_clock_enable_1, VCC, ME14_q[22]_write_address, ME14_q[22]_read_address);


--ZJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[21]~1198
--operation mode is normal

ZJ1L77 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[21] # !KH1_a_matches_dest2 & (ME14_q[21]));


--PH1_next_instruction_address_2[21] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[21]
--operation mode is normal

PH1_next_instruction_address_2[21]_lut_out = TH1_next_instruction_address[21];
PH1_next_instruction_address_2[21] = DFFE(PH1_next_instruction_address_2[21]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[20]~1200
--operation mode is normal

ZJ1L76 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[20] # !KH1_a_matches_dest2 & (ME14_q[20]));


--PH1_next_instruction_address_2[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[20]
--operation mode is normal

PH1_next_instruction_address_2[20]_lut_out = TH1_next_instruction_address[20];
PH1_next_instruction_address_2[20] = DFFE(PH1_next_instruction_address_2[20]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[19]~1202
--operation mode is normal

ZJ1L75 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[19] # !KH1_a_matches_dest2 & (ME14_q[19]));


--PH1_next_instruction_address_2[19] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[19]
--operation mode is normal

PH1_next_instruction_address_2[19]_lut_out = TH1_next_instruction_address[19];
PH1_next_instruction_address_2[19] = DFFE(PH1_next_instruction_address_2[19]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[18]~1204
--operation mode is normal

ZJ1L74 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[18] # !KH1_a_matches_dest2 & (ME14_q[18]));


--PH1_next_instruction_address_2[18] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[18]
--operation mode is normal

PH1_next_instruction_address_2[18]_lut_out = TH1_next_instruction_address[18];
PH1_next_instruction_address_2[18] = DFFE(PH1_next_instruction_address_2[18]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[17]~1206
--operation mode is normal

ZJ1L73 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[17] # !KH1_a_matches_dest2 & (ME14_q[17]));


--PH1_next_instruction_address_2[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[17]
--operation mode is normal

PH1_next_instruction_address_2[17]_lut_out = TH1_next_instruction_address[17];
PH1_next_instruction_address_2[17] = DFFE(PH1_next_instruction_address_2[17]_lut_out, clk, K1_data_out, , JH1L8);


--ZJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_a_mux:the_enet_nios_op_a_mux|p1_op_a[16]~1208
--operation mode is normal

ZJ1L72 = !LH1_p2_do_save_return_address & (KH1_a_matches_dest2 & SJ1_alu_result[16] # !KH1_a_matches_dest2 & (ME14_q[16]));


--PH1_next_instruction_address_2[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|next_instruction_address_2[16]
--operation mode is normal

PH1_next_instruction_address_2[16]_lut_out = TH1_next_instruction_address[16];
PH1_next_instruction_address_2[16] = DFFE(PH1_next_instruction_address_2[16]_lut_out, clk, K1_data_out, , JH1L8);


--XD1_internal_counter[5] is dual_processor:inst|watchdog:the_watchdog|internal_counter[5]
--operation mode is counter

XD1_internal_counter[5]_lut_out = XD1_internal_counter[5] $ (!XD1L33);
XD1_internal_counter[5]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[5]_lut_out);
XD1_internal_counter[5] = DFFE(XD1_internal_counter[5]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L35 is dual_processor:inst|watchdog:the_watchdog|internal_counter[5]~964
--operation mode is counter

XD1L35 = CARRY(XD1_internal_counter[5] & (!XD1L33));


--XD1_internal_counter[6] is dual_processor:inst|watchdog:the_watchdog|internal_counter[6]
--operation mode is counter

XD1_internal_counter[6]_lut_out = XD1_internal_counter[6] $ (XD1L35);
XD1_internal_counter[6]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[6]_lut_out);
XD1_internal_counter[6] = DFFE(XD1_internal_counter[6]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L37 is dual_processor:inst|watchdog:the_watchdog|internal_counter[6]~967
--operation mode is counter

XD1L37 = CARRY(!XD1L35 # !XD1_internal_counter[6]);


--XD1_internal_counter[4] is dual_processor:inst|watchdog:the_watchdog|internal_counter[4]
--operation mode is counter

XD1_internal_counter[4]_lut_out = XD1_internal_counter[4] $ (XD1L31);
XD1_internal_counter[4]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[4]_lut_out);
XD1_internal_counter[4] = DFFE(XD1_internal_counter[4]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L33 is dual_processor:inst|watchdog:the_watchdog|internal_counter[4]~970
--operation mode is counter

XD1L33 = CARRY(XD1_internal_counter[4] # !XD1L31);


--XD1_internal_counter[7] is dual_processor:inst|watchdog:the_watchdog|internal_counter[7]
--operation mode is counter

XD1_internal_counter[7]_lut_out = XD1_internal_counter[7] $ (!XD1L37);
XD1_internal_counter[7]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[7]_lut_out);
XD1_internal_counter[7] = DFFE(XD1_internal_counter[7]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L39 is dual_processor:inst|watchdog:the_watchdog|internal_counter[7]~973
--operation mode is counter

XD1L39 = CARRY(!XD1_internal_counter[7] & (!XD1L37));


--XD1L15 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~298
--operation mode is normal

XD1L15 = XD1_internal_counter[5] & XD1_internal_counter[6] & !XD1_internal_counter[4] & !XD1_internal_counter[7];

--XD1L19 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~306
--operation mode is normal

XD1L19 = XD1_internal_counter[5] & XD1_internal_counter[6] & !XD1_internal_counter[4] & !XD1_internal_counter[7];


--XD1_internal_counter[0] is dual_processor:inst|watchdog:the_watchdog|internal_counter[0]
--operation mode is counter

XD1_internal_counter[0]_lut_out = !XD1_internal_counter[0];
XD1_internal_counter[0]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[0]_lut_out);
XD1_internal_counter[0] = DFFE(XD1_internal_counter[0]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L25 is dual_processor:inst|watchdog:the_watchdog|internal_counter[0]~976
--operation mode is counter

XD1L25 = CARRY(!XD1_internal_counter[0]);


--XD1_internal_counter[1] is dual_processor:inst|watchdog:the_watchdog|internal_counter[1]
--operation mode is counter

XD1_internal_counter[1]_lut_out = XD1_internal_counter[1] $ (!XD1L25);
XD1_internal_counter[1]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[1]_lut_out);
XD1_internal_counter[1] = DFFE(XD1_internal_counter[1]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L27 is dual_processor:inst|watchdog:the_watchdog|internal_counter[1]~979
--operation mode is counter

XD1L27 = CARRY(XD1_internal_counter[1] & (!XD1L25));


--XD1_internal_counter[3] is dual_processor:inst|watchdog:the_watchdog|internal_counter[3]
--operation mode is counter

XD1_internal_counter[3]_lut_out = XD1_internal_counter[3] $ (!XD1L29);
XD1_internal_counter[3]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[3]_lut_out);
XD1_internal_counter[3] = DFFE(XD1_internal_counter[3]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L31 is dual_processor:inst|watchdog:the_watchdog|internal_counter[3]~982
--operation mode is counter

XD1L31 = CARRY(XD1_internal_counter[3] & (!XD1L29));


--XD1_internal_counter[2] is dual_processor:inst|watchdog:the_watchdog|internal_counter[2]
--operation mode is counter

XD1_internal_counter[2]_lut_out = XD1_internal_counter[2] $ (XD1L27);
XD1_internal_counter[2]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[2]_lut_out);
XD1_internal_counter[2] = DFFE(XD1_internal_counter[2]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L29 is dual_processor:inst|watchdog:the_watchdog|internal_counter[2]~985
--operation mode is counter

XD1L29 = CARRY(XD1_internal_counter[2] # !XD1L27);


--XD1L17 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~302
--operation mode is normal

XD1L17 = (XD1_internal_counter[0] & XD1_internal_counter[1] & XD1_internal_counter[3] & !XD1_internal_counter[2]) & CASCADE(XD1L19);


--XD1_internal_counter[12] is dual_processor:inst|watchdog:the_watchdog|internal_counter[12]
--operation mode is counter

XD1_internal_counter[12]_lut_out = XD1_internal_counter[12] $ (XD1L47);
XD1_internal_counter[12]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[12]_lut_out);
XD1_internal_counter[12] = DFFE(XD1_internal_counter[12]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L49 is dual_processor:inst|watchdog:the_watchdog|internal_counter[12]~988
--operation mode is counter

XD1L49 = CARRY(!XD1L47 # !XD1_internal_counter[12]);


--XD1_internal_counter[13] is dual_processor:inst|watchdog:the_watchdog|internal_counter[13]
--operation mode is counter

XD1_internal_counter[13]_lut_out = XD1_internal_counter[13] $ (!XD1L49);
XD1_internal_counter[13]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[13]_lut_out);
XD1_internal_counter[13] = DFFE(XD1_internal_counter[13]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L51 is dual_processor:inst|watchdog:the_watchdog|internal_counter[13]~991
--operation mode is counter

XD1L51 = CARRY(XD1_internal_counter[13] & (!XD1L49));


--XD1_internal_counter[14] is dual_processor:inst|watchdog:the_watchdog|internal_counter[14]
--operation mode is counter

XD1_internal_counter[14]_lut_out = XD1_internal_counter[14] $ (XD1L51);
XD1_internal_counter[14]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[14]_lut_out);
XD1_internal_counter[14] = DFFE(XD1_internal_counter[14]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L53 is dual_processor:inst|watchdog:the_watchdog|internal_counter[14]~994
--operation mode is counter

XD1L53 = CARRY(XD1_internal_counter[14] # !XD1L51);


--XD1L16 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~300
--operation mode is normal

XD1L16 = XD1_internal_counter[12] & XD1_internal_counter[13] & XD1_internal_counter[15] & !XD1_internal_counter[14];

--XD1L20 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~307
--operation mode is normal

XD1L20 = XD1_internal_counter[12] & XD1_internal_counter[13] & XD1_internal_counter[15] & !XD1_internal_counter[14];


--XD1_internal_counter[8] is dual_processor:inst|watchdog:the_watchdog|internal_counter[8]
--operation mode is counter

XD1_internal_counter[8]_lut_out = XD1_internal_counter[8] $ (XD1L39);
XD1_internal_counter[8]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[8]_lut_out);
XD1_internal_counter[8] = DFFE(XD1_internal_counter[8]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L41 is dual_processor:inst|watchdog:the_watchdog|internal_counter[8]~997
--operation mode is counter

XD1L41 = CARRY(!XD1L39 # !XD1_internal_counter[8]);


--XD1_internal_counter[9] is dual_processor:inst|watchdog:the_watchdog|internal_counter[9]
--operation mode is counter

XD1_internal_counter[9]_lut_out = XD1_internal_counter[9] $ (!XD1L41);
XD1_internal_counter[9]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[9]_lut_out);
XD1_internal_counter[9] = DFFE(XD1_internal_counter[9]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L43 is dual_processor:inst|watchdog:the_watchdog|internal_counter[9]~1000
--operation mode is counter

XD1L43 = CARRY(XD1_internal_counter[9] & (!XD1L41));


--XD1_internal_counter[10] is dual_processor:inst|watchdog:the_watchdog|internal_counter[10]
--operation mode is counter

XD1_internal_counter[10]_lut_out = XD1_internal_counter[10] $ (XD1L43);
XD1_internal_counter[10]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[10]_lut_out);
XD1_internal_counter[10] = DFFE(XD1_internal_counter[10]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L45 is dual_processor:inst|watchdog:the_watchdog|internal_counter[10]~1003
--operation mode is counter

XD1L45 = CARRY(!XD1L43 # !XD1_internal_counter[10]);


--XD1_internal_counter[11] is dual_processor:inst|watchdog:the_watchdog|internal_counter[11]
--operation mode is counter

XD1_internal_counter[11]_lut_out = XD1_internal_counter[11] $ (!XD1L45);
XD1_internal_counter[11]_sload_eqn = (XD1L9 & ~GND) # (!XD1L9 & XD1_internal_counter[11]_lut_out);
XD1_internal_counter[11] = DFFE(XD1_internal_counter[11]_sload_eqn, clk, K1_data_out, , XD1L8);

--XD1L47 is dual_processor:inst|watchdog:the_watchdog|internal_counter[11]~1006
--operation mode is counter

XD1L47 = CARRY(!XD1_internal_counter[11] & (!XD1L45));


--XD1L18 is dual_processor:inst|watchdog:the_watchdog|counter_is_zero~303
--operation mode is normal

XD1L18 = (XD1_internal_counter[8] & XD1_internal_counter[9] & XD1_internal_counter[10] & !XD1_internal_counter[11]) & CASCADE(XD1L20);


--H1_CD is ube_converter:inst73|CD
--operation mode is normal

H1_CD_lut_out = ch_b1_in;
H1_CD = DFFE(H1_CD_lut_out, clk, , , );


--H1_PREV_CD is ube_converter:inst73|PREV_CD
--operation mode is normal

H1_PREV_CD_lut_out = H1_CD;
H1_PREV_CD = DFFE(H1_PREV_CD_lut_out, clk, , , );


--H1L2 is ube_converter:inst73|A~220
--operation mode is normal

H1L2 = H1_CD & (H1_PREV_CD & H1_A # !H1_PREV_CD & (H1_B)) # !H1_CD & H1_A;


--H1_PREV_CU is ube_converter:inst73|PREV_CU
--operation mode is normal

H1_PREV_CU_lut_out = H1_CU;
H1_PREV_CU = DFFE(H1_PREV_CU_lut_out, clk, , , );


--H1_CU is ube_converter:inst73|CU
--operation mode is normal

H1_CU_lut_out = ch_a1_in;
H1_CU = DFFE(H1_CU_lut_out, clk, , , );


--C1_UP_DN_INTERNAL is div_by_5:inst5|UP_DN_INTERNAL
--operation mode is normal

C1_UP_DN_INTERNAL_lut_out = C1L26 & (C1_UP_DN_INTERNAL) # !C1L26 & !C1L25;
C1_UP_DN_INTERNAL = DFFE(C1_UP_DN_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--C1_DIVIDED_X4 is div_by_5:inst5|DIVIDED_X4
--operation mode is normal

C1_DIVIDED_X4_lut_out = C1L16 & (C1_UP_DN_INTERNAL $ C1_PREV_UD # !C1L21) # !C1L16 & (C1_UP_DN_INTERNAL $ C1_PREV_UD);
C1_DIVIDED_X4 = DFFE(C1_DIVIDED_X4_lut_out, clk, , , !SC1_data_out[0]);


--WC1L1 is dual_processor:inst|o_scope_timer_s1_arbitrator:the_o_scope_timer_s1|Equal~62
--operation mode is normal

WC1L1 = VJ1_dc_address[9] & VJ1_dc_address[12] & WD1L1;


--MB1L1 is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|always0~31
--operation mode is normal

MB1L1 = VJ1_dc_address[5] & VC1L126 & !VJ1_dc_address[2] & !VJ1_dc_address[3];


--HB1L1 is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|always0~16
--operation mode is normal

HB1L1 = WC1L1 & MB1L1 & !VJ1_dc_address[4] & !VJ1_dc_address[8];


--H1L4 is ube_converter:inst73|B~220
--operation mode is normal

H1L4 = H1_PREV_CD & H1_B # !H1_PREV_CD & (H1_CD & (!H1_A) # !H1_CD & H1_B);


--LH1L124 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_left_shift~27
--operation mode is normal

LH1L124 = DH1_subinstruction_2[0] & (!DH1_instruction_2[15] & !DH1_instruction_2[14]);


--CK6_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC5|combout
--operation mode is normal

CK6_combout = (AK1_sel_override_lo & GJ1L5 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[2] # !AK1L3)) & CASCADE(BK6_cascout);

--CK6_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC5|regout
--operation mode is normal

CK6_regout = DFFE(CK6_combout, clk, K1_data_out, , JH1L8);


--LH1_p1_do_iMOVHI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iMOVHI
--operation mode is normal

LH1_p1_do_iMOVHI_lut_out = WJ1L12 & ZH1L20 & (!TH1_d1_instruction_fifo_out[12]);
LH1_p1_do_iMOVHI = DFFE(LH1_p1_do_iMOVHI_lut_out, clk, K1_data_out, , UH1L1);


--ME16_q[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME16_q[0]_data_in = ~GND;
ME16_q[0]_clock_1 = clk;
ME16_q[0]_clock_enable_1 = UH1L1;
ME16_q[0]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[0]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[0] = MEMORY_SEGMENT(ME16_q[0]_data_in, GND, GND, ME16_q[0]_clock_1, , , , ME16_q[0]_clock_enable_1, VCC, ME16_q[0]_write_address, ME16_q[0]_read_address);


--CK10_combout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC9|combout
--operation mode is normal

CK10_combout = (AK1_sel_override_lo & GJ1L7 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[4] # !AK1L3)) & CASCADE(BK10_cascout);

--CK10_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC9|regout
--operation mode is normal

CK10_regout = DFFE(CK10_combout, clk, K1_data_out, , JH1L8);


--ME16_q[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME16_q[7]_data_in = ~GND;
ME16_q[7]_clock_1 = clk;
ME16_q[7]_clock_enable_1 = UH1L1;
ME16_q[7]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[7]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[7] = MEMORY_SEGMENT(ME16_q[7]_data_in, GND, GND, ME16_q[7]_clock_1, , , , ME16_q[7]_clock_enable_1, VCC, ME16_q[7]_write_address, ME16_q[7]_read_address);


--PH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16~130
--operation mode is normal

PH1L53 = !HJ1L15 & (LH1_p3_is_right_shift & HJ1L9 # !LH1_p3_is_right_shift & (PH1_shiftValue[4]));


--LH1_p2_do_iSWAP is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iSWAP
--operation mode is normal

LH1_p2_do_iSWAP_lut_out = LH1L107 & !DH1_instruction_1[7] & !DH1_instruction_1[5] & !DH1_instruction_1[6];
LH1_p2_do_iSWAP = DFFE(LH1_p2_do_iSWAP_lut_out, clk, K1_data_out, , JH1L8);


--PH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byterot_sel_hi16[2]~131
--operation mode is normal

PH1L51 = !LH1_p2_do_iSWAP & (!PH1L53 # !HH1_do_override_op_b);


--EJ1_rota3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota3[2]
--operation mode is normal

EJ1_rota3[2] = PH1_byterot_sel_hi16[3] # LH1_p3_sel_dynamic_ext8 & EJ1L5;


--EJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_3~326
--operation mode is normal

EJ1L29 = LJ1L2 & EJ1L21 # !EJ1L27;


--QJ64L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F63|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ64L3 = (CJ1_sel_notb & !LJ1_true_regB[31] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[31] # !LH1_p3_sel_memword)) & CASCADE(PJ32_cascout);

--QJ64_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F63|cascout
--operation mode is normal

QJ64_cascout = (CJ1_sel_notb & !LJ1_true_regB[31] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[31] # !LH1_p3_sel_memword)) & CASCADE(PJ32_cascout);


--HJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|add~105
--operation mode is normal

HJ1L11 = HJ1L10;


--LH1_p2_is_sixteenie is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_is_sixteenie
--operation mode is normal

LH1_p2_is_sixteenie_lut_out = DH1_instruction_1[11] & (LH1L125 # DH1_instruction_1[7] & LH1L126) # !DH1_instruction_1[11] & DH1_instruction_1[7] & LH1L126;
LH1_p2_is_sixteenie = DFFE(LH1_p2_is_sixteenie_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_inv_all_b is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_inv_all_b
--operation mode is normal

LH1_p2_do_inv_all_b_lut_out = ME16_q[4];
LH1_p2_do_inv_all_b = DFFE(LH1_p2_do_inv_all_b_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_is_eightie is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_is_eightie
--operation mode is normal

LH1_p2_is_eightie_lut_out = LH1L122 # LH1L123 & DH1_instruction_1[11] & !DH1_instruction_1[15];
LH1_p2_is_eightie = DFFE(LH1_p2_is_eightie_lut_out, clk, K1_data_out, , JH1L8);


--PH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~679
--operation mode is normal

PH1L45 = !LH1_p2_is_sixteenie & !LH1_p2_do_inv_all_b & !LH1_p2_is_eightie;


--HJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_shiftvalue_conditioner:the_enet_nios_shiftvalue_conditioner|true_shiftValue[4]~119
--operation mode is normal

HJ1L16 = LH1_p3_is_right_shift & HJ1L9 # !LH1_p3_is_right_shift & (PH1_shiftValue[4]);


--LH1_p2_do_iMOVI is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_iMOVI
--operation mode is normal

LH1_p2_do_iMOVI_lut_out = LH1L99 & (!DH1_instruction_1[14] & !DH1_instruction_1[11]);
LH1_p2_do_iMOVI = DFFE(LH1_p2_do_iMOVI_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_zero_all_b_control is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_zero_all_b_control
--operation mode is normal

LH1_p2_zero_all_b_control_lut_out = ME16_q[5];
LH1_p2_zero_all_b_control = DFFE(LH1_p2_zero_all_b_control_lut_out, clk, K1_data_out, , JH1L8);


--PH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[2]~460
--operation mode is normal

PH1L49 = !LH1_p2_do_iMOVI & !LH1_p2_do_iTRAP_n & !LH1_p2_zero_all_b_control;


--HH1_op_b_hi_from_zero is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero
--operation mode is normal

HH1_op_b_hi_from_zero_lut_out = HH1L38 # LH1_p1_do_iSAVE # LH1_p1_op_b_from_2Ei5 & !DH1_instruction_1[9];
HH1_op_b_hi_from_zero = DFFE(HH1_op_b_hi_from_zero_lut_out, clk, K1_data_out, , JH1L8);


--AK1_sel_override_hi is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_override_hi
--operation mode is normal

AK1_sel_override_hi = HH1_do_override_op_b # HH1_op_b_hi_from_zero;


--AK1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|sel_const_hi~19
--operation mode is normal

AK1L2 = !LH1_op_is_trap_delayed_for_use_fresh_cwp_2 & !HH1_do_override_op_b & (HH1_op_b_hi_from_zero # !HH1_op_b_from_reg_really);


--BK31_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F30|the_apex20k_lcell
--operation mode is normal

BK31_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[31] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L41 # !AK1_sel_alu_result);

--BK31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F30|cascout
--operation mode is normal

BK31_cascout = AK1_sel_raw_reg_b & ME15_q[31] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L41 # !AK1_sel_alu_result);


--CK29_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC28|regout
--operation mode is normal

CK29_regout_lut_out = (AK1_sel_override_hi & GJ1L2 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[14] # !AK1L2)) & CASCADE(BK29_cascout);
CK29_regout = DFFE(CK29_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7168
--operation mode is normal

LJ1L52 = YJ1_do_fwd_b_alu & (RJ31_regout $ MJ31_regout) # !YJ1_do_fwd_b_alu & CK29_regout;


--LJ1_true_regB[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[30]
--operation mode is normal

LJ1_true_regB[30] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L52));


--QJ51L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F50|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ51L3 = (EJ1_rota3[2] & KJ1_true_regA[17] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[25] # !EJ1L29)) & CASCADE(QJ52_cascout);

--QJ51_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F50|cascout
--operation mode is normal

QJ51_cascout = (EJ1_rota3[2] & KJ1_true_regA[17] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[25] # !EJ1L29)) & CASCADE(QJ52_cascout);


--CK19_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC18|regout
--operation mode is normal

CK19_regout_lut_out = (AK1_sel_override_hi & GJ1L4 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[9] # !AK1L2)) & CASCADE(BK19_cascout);
CK19_regout = DFFE(CK19_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7169
--operation mode is normal

LJ1L53 = YJ1_do_fwd_b_alu & (RJ26_regout $ MJ26_regout) # !YJ1_do_fwd_b_alu & CK19_regout;


--LJ1_true_regB[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[25]
--operation mode is normal

LJ1_true_regB[25] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L53));


--HC1L1 is dual_processor:inst|ls_int_input_s1_arbitrator:the_ls_int_input_s1|Equal~68
--operation mode is normal

HC1L1 = VJ1_dc_address[8] & VJ1_dc_address[9] & VJ1_dc_address[12] & WD1L1;


--QB1L1 is dual_processor:inst|bounceback_int_s1_arbitrator:the_bounceback_int_s1|Equal~61
--operation mode is normal

QB1L1 = VJ1_dc_address[5] & HC1L1 & (!VJ1_dc_address[4]);


--LB1L1 is dual_processor:inst|axis1_int_s1_arbitrator:the_axis1_int_s1|Equal~68
--operation mode is normal

LB1L1 = VJ1_dc_address[4] & !VJ1_dc_address[8] & !VJ1_dc_address[9] & !VJ1_dc_address[5];


--LB1L2 is dual_processor:inst|axis1_int_s1_arbitrator:the_axis1_int_s1|Equal~69
--operation mode is normal

LB1L2 = VJ1_dc_address[12] & WD1L1 & LB1L1;


--DC1L75 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13366
--operation mode is normal

DC1L75 = QB1L1 & !JH1_dc_write & !JH1_dc_read # !QB1L1 & (!JH1_dc_write & !JH1_dc_read # !LB1L2);


--RD1_readdata[1] is dual_processor:inst|timer2:the_timer2|readdata[1]
--operation mode is normal

RD1_readdata[1]_lut_out = !RD1L167;
RD1_readdata[1] = DFFE(RD1_readdata[1]_lut_out, clk, K1_data_out, , );


--Q1_readdata[1] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|readdata[1]
--operation mode is normal

Q1_readdata[1]_lut_out = XC1_counter_is_running & !VJ1_dc_address[4] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
Q1_readdata[1] = DFFE(Q1_readdata[1]_lut_out, clk, K1_data_out, , );


--SD1L1 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|Equal~68
--operation mode is normal

SD1L1 = VJ1_dc_address[12] & !VJ1_dc_address[11] & !VJ1_dc_address[8] & !VJ1_dc_address[9];


--SD1L2 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|Equal~69
--operation mode is normal

SD1L2 = VJ1_dc_address[7] & YD1L1 & SD1L1 & !VJ1_dc_address[10];


--R1_enet_nios_data_master_requests_WD_rst_timer_s1 is dual_processor:inst|WD_rst_timer_s1_arbitrator:the_WD_rst_timer_s1|enet_nios_data_master_requests_WD_rst_timer_s1
--operation mode is normal

R1_enet_nios_data_master_requests_WD_rst_timer_s1 = VJ1_dc_address[5] & SD1L2 & (JH1_dc_write # JH1_dc_read);


--SD1_enet_nios_data_master_requests_timer2_s1 is dual_processor:inst|timer2_s1_arbitrator:the_timer2_s1|enet_nios_data_master_requests_timer2_s1
--operation mode is normal

SD1_enet_nios_data_master_requests_timer2_s1 = SD1L2 & !VJ1_dc_address[5] & (JH1_dc_write # JH1_dc_read);


--DC1L76 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13368
--operation mode is normal

DC1L76 = RD1_readdata[1] & (Q1_readdata[1] # !R1_enet_nios_data_master_requests_WD_rst_timer_s1) # !RD1_readdata[1] & !SD1_enet_nios_data_master_requests_timer2_s1 & (Q1_readdata[1] # !R1_enet_nios_data_master_requests_WD_rst_timer_s1);


--XD1_readdata[1] is dual_processor:inst|watchdog:the_watchdog|readdata[1]
--operation mode is normal

XD1_readdata[1]_lut_out = XD1_counter_is_running & !VJ1_dc_address[4] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
XD1_readdata[1] = DFFE(XD1_readdata[1]_lut_out, clk, K1_data_out, , );


--RB1_readdata[1] is dual_processor:inst|button_pio:the_button_pio|readdata[1]
--operation mode is normal

RB1_readdata[1]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[1] = DFFE(RB1_readdata[1]_lut_out, clk, K1_data_out, , );


--YB1L2 is dual_processor:inst|dac_spi_spi_control_port_arbitrator:the_dac_spi_spi_control_port|Equal~71
--operation mode is normal

YB1L2 = VJ1_dc_address[8] & VJ1_dc_address[9];


--DC1L410 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13369
--operation mode is normal

DC1L410 = VJ1_dc_address[4] # !JH1_dc_read # !YB1L2 # !WD1L2;


--YD1_enet_nios_data_master_requests_watchdog_s1 is dual_processor:inst|watchdog_s1_arbitrator:the_watchdog_s1|enet_nios_data_master_requests_watchdog_s1
--operation mode is normal

YD1_enet_nios_data_master_requests_watchdog_s1 = YD1L4 & YD1L5 & (JH1_dc_write # JH1_dc_read);


--DC1L77 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13370
--operation mode is normal

DC1L77 = XD1_readdata[1] & (RB1_readdata[1] # DC1L410) # !XD1_readdata[1] & !YD1_enet_nios_data_master_requests_watchdog_s1 & (RB1_readdata[1] # DC1L410);


--DC1_dbs_16_reg_segment_0[1] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[1]
--operation mode is normal

DC1_dbs_16_reg_segment_0[1]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L451);
DC1_dbs_16_reg_segment_0[1] = DFFE(DC1_dbs_16_reg_segment_0[1]_lut_out, clk, K1_data_out, , DC1L1);


--QC1_readdata[1] is dual_processor:inst|misc_ins:the_misc_ins|readdata[1]
--operation mode is normal

QC1_readdata[1]_lut_out = !VJ1_dc_address[2] & !VJ1_dc_address[3] & (master_enbl_input_301 # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11]);
QC1_readdata[1] = DFFE(QC1_readdata[1]_lut_out, clk, K1_data_out, , );


--DC1L411 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13371
--operation mode is normal

DC1L411 = !YD1L5 # !JH1_dc_read # !CD1L1;


--DC1L78 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13372
--operation mode is normal

DC1L78 = DC1_dbs_16_reg_segment_0[1] & (QC1_readdata[1] # DC1L411) # !DC1_dbs_16_reg_segment_0[1] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (QC1_readdata[1] # DC1L411);


--XB1_data_to_cpu[1] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1]
--operation mode is normal

XB1_data_to_cpu[1]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[1] # !XD1L4 & (XB1L67));
XB1_data_to_cpu[1] = DFFE(XB1_data_to_cpu[1]_lut_out, clk, K1_data_out, , );


--DC1L79 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13373
--operation mode is normal

DC1L79 = DC1L77 & DC1L78 & (XB1_data_to_cpu[1] # !YB1_dac_spi_spi_control_port_chipselect);


--ME13_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME13_q[1]_data_in = EB1L45;
ME13_q[1]_write_enable = EB1L37;
ME13_q[1]_clock_0 = clk;
ME13_q[1]_clock_1 = clk;
ME13_q[1]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[1]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[1] = MEMORY_SEGMENT(ME13_q[1]_data_in, ME13_q[1]_write_enable, ME13_q[1]_clock_0, ME13_q[1]_clock_1, , , , , VCC, ME13_q[1]_write_address, ME13_q[1]_read_address);


--DC1L80 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13375
--operation mode is normal

DC1L80 = FC1_incoming_ext_ram_bus_data[1] & (ME13_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[1] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--WG2_q[1] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[1]
WG2_q[1]_clock_0 = clk;
WG2_q[1]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[1]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[1] = MEMORY_SEGMENT(, , WG2_q[1]_clock_0, , , , , , , WG2_q[1]_write_address, WG2_q[1]_read_address);


--WG3_q[1] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[1]
WG3_q[1]_clock_0 = clk;
WG3_q[1]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[1]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[1] = MEMORY_SEGMENT(, , WG3_q[1]_clock_0, , , , , , , WG3_q[1]_write_address, WG3_q[1]_read_address);


--ZB1_mux_select_enet_boot_rom_lane0_chunk_256 is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|mux_select_enet_boot_rom_lane0_chunk_256
--operation mode is normal

ZB1_mux_select_enet_boot_rom_lane0_chunk_256_lut_out = AC1L70 & !VJ1_dc_address[10] # !AC1L70 & (!VH1_pc[9]);
ZB1_mux_select_enet_boot_rom_lane0_chunk_256 = DFFE(ZB1_mux_select_enet_boot_rom_lane0_chunk_256_lut_out, clk, K1_data_out, , );


--DC1L396 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~472
--operation mode is normal

DC1L396 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[1] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[1]) # !AC1L51;


--DC1L81 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13376
--operation mode is normal

DC1L81 = DC1L396 & (DC1_dbs_16_reg_segment_0[1] # !FC1L88);


--XC1_readdata[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[1]
--operation mode is normal

XC1_readdata[1]_lut_out = XC1L126 # T1L2 & XC1_counter_is_running;
XC1_readdata[1] = DFFE(XC1_readdata[1]_lut_out, clk, K1_data_out, , );


--YC1L2 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|Equal~86
--operation mode is normal

YC1L2 = YC1L1 & UC1L26 & VJ1_dc_address[5] & VJ1_dc_address[12];


--YC1_enet_nios_data_master_requests_one_ms_timer_s1 is dual_processor:inst|one_ms_timer_s1_arbitrator:the_one_ms_timer_s1|enet_nios_data_master_requests_one_ms_timer_s1
--operation mode is normal

YC1_enet_nios_data_master_requests_one_ms_timer_s1 = YC1L2 & (JH1_dc_write # JH1_dc_read);


--DC1L82 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13377
--operation mode is normal

DC1L82 = DC1L80 & DC1L81 & (XC1_readdata[1] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--DC1L83 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13378
--operation mode is normal

DC1L83 = DC1L89 & DC1L82 & (DC1_dbs_16_reg_segment_0[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L84 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13379
--operation mode is normal

DC1L84 = DC1L88 & DC1L76 & DC1L79 & DC1L83;


--VB1_readdata[1] is dual_processor:inst|control_int:the_control_int|readdata[1]
--operation mode is normal

VB1_readdata[1]_lut_out = VB1L52 # TB1_data_out[1] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[1] = DFFE(VB1_readdata[1]_lut_out, clk, K1_data_out, , );


--WB1_enet_nios_data_master_requests_control_int_s1 is dual_processor:inst|control_int_s1_arbitrator:the_control_int_s1|enet_nios_data_master_requests_control_int_s1
--operation mode is normal

WB1_enet_nios_data_master_requests_control_int_s1 = DC1L492 & HC1L1 & !VJ1_dc_address[5] & !VJ1_dc_address[4];


--DC1L85 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13380
--operation mode is normal

DC1L85 = DC1L75 & DC1L84 & (VB1_readdata[1] # !WB1_enet_nios_data_master_requests_control_int_s1);


--LH1_p3_sel_notb_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_notb_x
--operation mode is normal

LH1_p3_sel_notb_x_lut_out = LH1_p2_sel_notb_x;
LH1_p3_sel_notb_x = DFFE(LH1_p3_sel_notb_x_lut_out, clk, K1_data_out, , JH1L8);


--PH1_op_b_is_overridden is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|op_b_is_overridden
--operation mode is normal

PH1_op_b_is_overridden_lut_out = HH1_do_override_op_b;
PH1_op_b_is_overridden = DFFE(PH1_op_b_is_overridden_lut_out, clk, K1_data_out, , JH1L8);


--CJ1_sel_notb is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|sel_notb
--operation mode is normal

CJ1_sel_notb = LH1_p3_sel_notb_x # PH1_op_b_is_overridden;


--LH1_p3_sel_memword is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_sel_memword
--operation mode is normal

LH1_p3_sel_memword_lut_out = LH1_do_iLDx_delayed_for_sel_memword_2 # LH1_p2_do_iTRAP_0;
LH1_p3_sel_memword = DFFE(LH1_p3_sel_memword_lut_out, clk, K1_data_out, , JH1L8);


--PJ2L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F1|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ2L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[1] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[1] # !LH1_p3_do_custom_instruction);

--PJ2_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F1|cascout
--operation mode is normal

PJ2_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[1] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[1] # !LH1_p3_do_custom_instruction);


--GJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|flipmask[0]~9
--operation mode is normal

GJ1L3 = LH1_p3_is_right_shift & (!HJ1L11);


--PH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_zero[0]~462
--operation mode is normal

PH1L48 = !LH1_p2_op_is_MOVHI & !LH1_p2_do_iTRAP_n & !LH1_p2_zero_all_b_control;


--ME16_q[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[14]
ME16_q[14]_data_in = ~GND;
ME16_q[14]_clock_1 = clk;
ME16_q[14]_clock_enable_1 = UH1L1;
ME16_q[14]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[14]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[14] = MEMORY_SEGMENT(ME16_q[14]_data_in, GND, GND, ME16_q[14]_clock_1, , , , ME16_q[14]_clock_enable_1, VCC, ME16_q[14]_write_address, ME16_q[14]_read_address);


--ME16_q[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME16_q[1]_data_in = ~GND;
ME16_q[1]_clock_1 = clk;
ME16_q[1]_clock_enable_1 = UH1L1;
ME16_q[1]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[1]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[1] = MEMORY_SEGMENT(ME16_q[1]_data_in, GND, GND, ME16_q[1]_clock_1, , , , ME16_q[1]_clock_enable_1, VCC, ME16_q[1]_write_address, ME16_q[1]_read_address);


--LH1_reg_not_modified_delayed_for_non_write_op_2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_2
--operation mode is normal

LH1_reg_not_modified_delayed_for_non_write_op_2_lut_out = ME16_q[11];
LH1_reg_not_modified_delayed_for_non_write_op_2 = DFFE(LH1_reg_not_modified_delayed_for_non_write_op_2_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[4]
--operation mode is normal

FJ1_saved_status[4]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[4] # !FJ1L18 & (FJ1_CWP_out_pre_mask[0])) # !LH1_p3_do_iWRCTL & (FJ1_CWP_out_pre_mask[0]);
FJ1_saved_status[4] = DFFE(FJ1_saved_status[4]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[0]~1418
--operation mode is normal

FJ1L38 = LH1_p3_do_iTRET & FJ1_saved_status[4] # !LH1_p3_do_iTRET & (KJ1_true_regA[4]);


--FJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~204
--operation mode is arithmetic

FJ1L58 = !FJ1_CWP_out_pre_mask[0];

--FJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~206
--operation mode is arithmetic

FJ1L59 = CARRY(FJ1_CWP_out_pre_mask[0]);


--LH1_p1_do_iRESTORE is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p1_do_iRESTORE
--operation mode is normal

LH1_p1_do_iRESTORE_lut_out = LH1L90 & TH1L28 & (TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[6]);
LH1_p1_do_iRESTORE = DFFE(LH1_p1_do_iRESTORE_lut_out, clk, K1_data_out, , UH1L1);


--FJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~95
--operation mode is normal

FJ1L8 = !LH1_p1_do_iSAVE & !LH1_p1_do_iRESTORE # !KH1L24;


--FJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[0]~1419
--operation mode is normal

FJ1L39 = FJ1L8 & (FJ1_trap_request_underflow # !LH1_p3_op_is_TRAP_0);


--FJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~96
--operation mode is normal

FJ1L9 = LH1_p3_do_iTRET # FJ1L7 # LH1_p3_op_is_TRAP_0 & !FJ1_trap_request_underflow;


--FJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~97
--operation mode is normal

FJ1L10 = FJ1L9 # KH1L24 & (LH1_p1_do_iSAVE # LH1_p1_do_iRESTORE);


--FJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|CWP_write_enable_4~98
--operation mode is normal

FJ1L11 = FJ1L10 & JH1L8 & (SJ1L41 # !FJ1L8);


--DH1_dest_cwp_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[0]
--operation mode is normal

DH1_dest_cwp_3[0]_lut_out = FJ1_CWP_out_pre_mask[0];
DH1_dest_cwp_3[0] = DFFE(DH1_dest_cwp_3[0]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_op_is_trap_delayed_for_use_fresh_cwp_3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_is_trap_delayed_for_use_fresh_cwp_3
--operation mode is normal

LH1_op_is_trap_delayed_for_use_fresh_cwp_3_lut_out = LH1_op_is_trap_delayed_for_use_fresh_cwp_2;
LH1_op_is_trap_delayed_for_use_fresh_cwp_3 = DFFE(LH1_op_is_trap_delayed_for_use_fresh_cwp_3_lut_out, clk, K1_data_out, , JH1L8);


--DH1_dest_cwp_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[1]
--operation mode is normal

DH1_dest_cwp_3[1]_lut_out = !FJ1_CWP_out_pre_mask[1];
DH1_dest_cwp_3[1] = DFFE(DH1_dest_cwp_3[1]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[5]
--operation mode is normal

FJ1_saved_status[5]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[5] # !FJ1L18 & (!FJ1_CWP_out_pre_mask[1])) # !LH1_p3_do_iWRCTL & (!FJ1_CWP_out_pre_mask[1]);
FJ1_saved_status[5] = DFFE(FJ1_saved_status[5]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[1]~1421
--operation mode is normal

FJ1L40 = LH1_p3_do_iTRET & FJ1_saved_status[5] # !LH1_p3_do_iTRET & (KJ1_true_regA[5]);


--FJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~208
--operation mode is arithmetic

FJ1L60 = FJ1L67 $ FJ1_CWP_out_pre_mask[1] $ !FJ1L59;

--FJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~210
--operation mode is arithmetic

FJ1L61 = CARRY(FJ1L67 & FJ1_CWP_out_pre_mask[1] & !FJ1L59 # !FJ1L67 & (FJ1_CWP_out_pre_mask[1] # !FJ1L59));


--DH1_dest_cwp_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[2]
--operation mode is normal

DH1_dest_cwp_3[2]_lut_out = !FJ1_CWP_out_pre_mask[2];
DH1_dest_cwp_3[2] = DFFE(DH1_dest_cwp_3[2]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[6]
--operation mode is normal

FJ1_saved_status[6]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[6] # !FJ1L18 & (!FJ1_CWP_out_pre_mask[2])) # !LH1_p3_do_iWRCTL & (!FJ1_CWP_out_pre_mask[2]);
FJ1_saved_status[6] = DFFE(FJ1_saved_status[6]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[2]~1423
--operation mode is normal

FJ1L41 = LH1_p3_do_iTRET & FJ1_saved_status[6] # !LH1_p3_do_iTRET & (KJ1_true_regA[6]);


--FJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~212
--operation mode is arithmetic

FJ1L62 = FJ1L67 $ FJ1_CWP_out_pre_mask[2] $ FJ1L61;

--FJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~214
--operation mode is arithmetic

FJ1L63 = CARRY(FJ1L67 & (!FJ1L61 # !FJ1_CWP_out_pre_mask[2]) # !FJ1L67 & !FJ1_CWP_out_pre_mask[2] & !FJ1L61);


--DH1_dest_cwp_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[3]
--operation mode is normal

DH1_dest_cwp_3[3]_lut_out = !FJ1_CWP_out_pre_mask[3];
DH1_dest_cwp_3[3] = DFFE(DH1_dest_cwp_3[3]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[7]
--operation mode is normal

FJ1_saved_status[7]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[7] # !FJ1L18 & (!FJ1_CWP_out_pre_mask[3])) # !LH1_p3_do_iWRCTL & (!FJ1_CWP_out_pre_mask[3]);
FJ1_saved_status[7] = DFFE(FJ1_saved_status[7]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[3]~1425
--operation mode is normal

FJ1L42 = LH1_p3_do_iTRET & FJ1_saved_status[7] # !LH1_p3_do_iTRET & (KJ1_true_regA[7]);


--FJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~216
--operation mode is arithmetic

FJ1L64 = FJ1L67 $ FJ1_CWP_out_pre_mask[3] $ !FJ1L63;

--FJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~218
--operation mode is arithmetic

FJ1L65 = CARRY(FJ1L67 & FJ1_CWP_out_pre_mask[3] & !FJ1L63 # !FJ1L67 & (FJ1_CWP_out_pre_mask[3] # !FJ1L63));


--DH1_dest_cwp_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|dest_cwp_3[4]
--operation mode is normal

DH1_dest_cwp_3[4]_lut_out = !FJ1_CWP_out_pre_mask[4];
DH1_dest_cwp_3[4] = DFFE(DH1_dest_cwp_3[4]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[8]
--operation mode is normal

FJ1_saved_status[8]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[8] # !FJ1L18 & (!FJ1_CWP_out_pre_mask[4])) # !LH1_p3_do_iWRCTL & (!FJ1_CWP_out_pre_mask[4]);
FJ1_saved_status[8] = DFFE(FJ1_saved_status[8]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_CWP_reg_in[4]~1427
--operation mode is normal

FJ1L43 = LH1_p3_do_iTRET & FJ1_saved_status[8] # !LH1_p3_do_iTRET & (KJ1_true_regA[8]);


--FJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~220
--operation mode is normal

FJ1L66 = FJ1L67 $ FJ1_CWP_out_pre_mask[4] $ FJ1L65;


--MH1_d1_irqnumber[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[0]
--operation mode is normal

MH1_d1_irqnumber[0]_lut_out = PB1_irq & (!PD1_control_register[0] # !PD1_timeout_occurred) # !PB1_irq & DC1L45 & (!PD1_control_register[0] # !PD1_timeout_occurred);
MH1_d1_irqnumber[0] = DFFE(MH1_d1_irqnumber[0]_lut_out, clk, K1_data_out, , );


--MH1_d1_irqnumber[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[1]
--operation mode is normal

MH1_d1_irqnumber[1]_lut_out = DC1L46 & (DC1L49 & DC1L52 # !DC1L53);
MH1_d1_irqnumber[1] = DFFE(MH1_d1_irqnumber[1]_lut_out, clk, K1_data_out, , );


--MH1_d1_irqnumber[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[2]
--operation mode is normal

MH1_d1_irqnumber[2]_lut_out = DC1L47 & (DC1L48 & !XB1_irq_reg # !DC1L50);
MH1_d1_irqnumber[2] = DFFE(MH1_d1_irqnumber[2]_lut_out, clk, K1_data_out, , );


--MH1_d1_irqnumber[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|d1_irqnumber[3]
--operation mode is normal

MH1_d1_irqnumber[3]_lut_out = DC1L47 & DC1L50;
MH1_d1_irqnumber[3] = DFFE(MH1_d1_irqnumber[3]_lut_out, clk, K1_data_out, , );


--XC1_counter_is_running is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_running
--operation mode is normal

XC1_counter_is_running_lut_out = VCC;
XC1_counter_is_running = DFFE(XC1_counter_is_running_lut_out, clk, K1_data_out, , );


--KH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~42
--operation mode is normal

KH1L12 = QH1_a_local[0] & DH1_dest_local_3[0] & (QH1_a_local[3] $ !DH1_dest_local_3[3]) # !QH1_a_local[0] & !DH1_dest_local_3[0] & (QH1_a_local[3] $ !DH1_dest_local_3[3]);


--KH1_second_stage_modifies_register is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|second_stage_modifies_register
--operation mode is normal

KH1_second_stage_modifies_register_lut_out = KH1_next_stage_modifies_register;
KH1_second_stage_modifies_register = DFFE(KH1_second_stage_modifies_register_lut_out, clk, K1_data_out, , JH1L8);


--KH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~43
--operation mode is normal

KH1L13 = KH1L12 & KH1_second_stage_modifies_register & (QH1_a_local[2] $ !DH1_dest_local_3[2]);

--KH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~47
--operation mode is normal

KH1L15 = KH1L12 & KH1_second_stage_modifies_register & (QH1_a_local[2] $ !DH1_dest_local_3[2]);


--KH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_a_matches_dest2~45
--operation mode is normal

KH1L14 = (QH1_a_local[4] & DH1_dest_local_3[4] & (QH1_a_local[1] $ !DH1_dest_local_3[1]) # !QH1_a_local[4] & !DH1_dest_local_3[4] & (QH1_a_local[1] $ !DH1_dest_local_3[1])) & CASCADE(KH1L15);


--QH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~619
--operation mode is normal

QH1L33 = LH1L83 & (TH1_dont_forget_to_force_trap # !TH1_d1_instruction_fifo_out[14] # !TH1_d1_instruction_fifo_out[15]);


--QH1_b_index_from_a is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|b_index_from_a
--operation mode is normal

QH1_b_index_from_a = WJ1L11 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[10] # TH1_d1_instruction_fifo_out[11]);


--QH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~15
--operation mode is normal

QH1L31 = TH1L28 & QH1L33 & QH1L8 & !QH1_b_index_from_a;


--QH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[0]~620
--operation mode is normal

QH1L26 = QH1L31 # TH1_d1_instruction_fifo_out[10] & !QH1L8 & !TH1_dont_forget_to_force_trap;


--QH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local~16
--operation mode is normal

QH1L32 = TH1L29 & QH1L33 & QH1L8 & !QH1_b_index_from_a;


--QH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[1]~621
--operation mode is normal

QH1L27 = !QH1L8 & (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11]) # !QH1L33;


--QH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[2]~622
--operation mode is normal

QH1L28 = TH1L30 & QH1L8 & !QH1_b_index_from_a # !QH1L33;


--QH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[3]~624
--operation mode is normal

QH1L29 = TH1L31 & QH1L8 & !QH1_b_index_from_a # !QH1L33;


--QH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|pre_b_local[4]~626
--operation mode is normal

QH1L30 = TH1L32 & QH1L33 & !QH1_b_index_from_a # !QH1L8;


--EJ1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|sel_rota_byte_2~328
--operation mode is normal

EJ1L28 = EJ1L8 & LJ1L2 # !EJ1L27;


--EJ1_rota2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_byteshift_control_unit:the_enet_nios_byteshift_control_unit|rota2[3]
--operation mode is normal

EJ1_rota2[3] = PH1_byterot_sel_hi16[1] # LH1_p3_sel_dynamic_ext8 & EJ1L3;


--QJ40L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F39|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ40L3 = (CJ1_sel_notb & !LJ1_true_regB[19] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[19] # !LH1_p3_sel_memword)) & CASCADE(PJ20_cascout);

--QJ40_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F39|cascout
--operation mode is normal

QJ40_cascout = (CJ1_sel_notb & !LJ1_true_regB[19] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[19] # !LH1_p3_sel_memword)) & CASCADE(PJ20_cascout);


--PH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~680
--operation mode is normal

PH1L46 = LH1_p3_is_right_shift & (HJ1L7 $ !HJ1L11) # !LH1_p3_is_right_shift & (PH1_shiftValue[3]);


--PH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[2]~681
--operation mode is normal

PH1L47 = HH1_do_override_op_b & (HJ1L16 & PH1L46 # !HJ1L16 & (GJ1L3));


--GJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[3]~294
--operation mode is normal

GJ1L6 = LH1_p3_is_right_shift & (HJ1L3) # !LH1_p3_is_right_shift & PH1_shiftValue[2];


--QJ42L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F41|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ42L3 = (CJ1_sel_notb & !LJ1_true_regB[20] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[20] # !LH1_p3_sel_memword)) & CASCADE(PJ21_cascout);

--QJ42_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F41|cascout
--operation mode is normal

QJ42_cascout = (CJ1_sel_notb & !LJ1_true_regB[20] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[20] # !LH1_p3_sel_memword)) & CASCADE(PJ21_cascout);


--GJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[4]~295
--operation mode is normal

GJ1L7 = HJ1L14 & (HJ1L13 # HJ1L12);


--QJ36L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F35|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ36L3 = (CJ1_sel_notb & !LJ1_true_regB[17] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[17] # !LH1_p3_sel_memword)) & CASCADE(PJ18_cascout);

--QJ36_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F35|cascout
--operation mode is normal

QJ36_cascout = (CJ1_sel_notb & !LJ1_true_regB[17] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[17] # !LH1_p3_sel_memword)) & CASCADE(PJ18_cascout);


--QJ38L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F37|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ38L3 = (CJ1_sel_notb & !LJ1_true_regB[18] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[18] # !LH1_p3_sel_memword)) & CASCADE(PJ19_cascout);

--QJ38_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F37|cascout
--operation mode is normal

QJ38_cascout = (CJ1_sel_notb & !LJ1_true_regB[18] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[18] # !LH1_p3_sel_memword)) & CASCADE(PJ19_cascout);


--GJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_op_override_unit:the_enet_nios_op_override_unit|overridden_opB[2]~296
--operation mode is normal

GJ1L5 = HJ1L14 # HJ1L13 & HJ1L12;


--QJ46L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F45|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ46L3 = (CJ1_sel_notb & !LJ1_true_regB[22] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[22] # !LH1_p3_sel_memword)) & CASCADE(PJ23_cascout);

--QJ46_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F45|cascout
--operation mode is normal

QJ46_cascout = (CJ1_sel_notb & !LJ1_true_regB[22] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[22] # !LH1_p3_sel_memword)) & CASCADE(PJ23_cascout);


--QJ34L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F33|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ34L3 = (CJ1_sel_notb & !LJ1_true_regB[16] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[16] # !LH1_p3_sel_memword)) & CASCADE(PJ17_cascout);

--QJ34_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F33|cascout
--operation mode is normal

QJ34_cascout = (CJ1_sel_notb & !LJ1_true_regB[16] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[16] # !LH1_p3_sel_memword)) & CASCADE(PJ17_cascout);


--HH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1220
--operation mode is normal

HH1L70 = HH1_op_uses_Ki5 & !HH1_K[3] & (!LH1_p1_do_iSAVE # !DH1_instruction_1[6]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[6]);

--HH1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1262
--operation mode is normal

HH1L72 = HH1_op_uses_Ki5 & !HH1_K[3] & (!LH1_p1_do_iSAVE # !DH1_instruction_1[6]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[6]);


--UJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1226
--operation mode is normal

UJ1L10 = !DH1_instruction_1[7] & !DH1_instruction_1[5] & !DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[8]~1244
--operation mode is normal

HH1L71 = (LH1_p1_op_b_from_2Ei5 & !UJ1L10 & (!HH1_K[8] # !ME16_q[13]) # !LH1_p1_op_b_from_2Ei5 & (!HH1_K[8] # !ME16_q[13])) & CASCADE(HH1L72);


--HH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1222
--operation mode is normal

HH1L57 = DH1_instruction_1[7] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[5] # !ME16_q[13]) # !DH1_instruction_1[7] & (!HH1_K[5] # !ME16_q[13]);

--HH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1263
--operation mode is normal

HH1L59 = DH1_instruction_1[7] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[5] # !ME16_q[13]) # !DH1_instruction_1[7] & (!HH1_K[5] # !ME16_q[13]);


--UJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1227
--operation mode is normal

UJ1L11 = DH1_instruction_1[7] & DH1_instruction_1[5] & !DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[5]~1245
--operation mode is normal

HH1L58 = (LH1_p1_op_b_from_2Ei5 & !UJ1L11 & (!LH1_p1_do_stack_offset # !DH1_instruction_1[10]) # !LH1_p1_op_b_from_2Ei5 & (!LH1_p1_do_stack_offset # !DH1_instruction_1[10])) & CASCADE(HH1L59);


--HH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1224
--operation mode is normal

HH1L41 = ME16_q[13] & !HH1_K[0] & (!LH1_p1_do_narrow_stack_offset # !DH1_instruction_1[2]) # !ME16_q[13] & (!LH1_p1_do_narrow_stack_offset # !DH1_instruction_1[2]);

--HH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1264
--operation mode is normal

HH1L43 = ME16_q[13] & !HH1_K[0] & (!LH1_p1_do_narrow_stack_offset # !DH1_instruction_1[2]) # !ME16_q[13] & (!LH1_p1_do_narrow_stack_offset # !DH1_instruction_1[2]);


--UJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1228
--operation mode is normal

UJ1L12 = !DH1_instruction_1[7] & !DH1_instruction_1[5] & !DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[0]~1246
--operation mode is normal

HH1L42 = (LH1_p1_op_b_from_2Ei5 & !UJ1L12 & (!DH1_instruction_1[0] # !LH1_p1_op_is_trap) # !LH1_p1_op_b_from_2Ei5 & (!DH1_instruction_1[0] # !LH1_p1_op_is_trap)) & CASCADE(HH1L43);


--HH1_K[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|K[1]
--operation mode is normal

HH1_K[1]_lut_out = DH1_instruction_1[1] & LH1_p1_op_is_PFX;
HH1_K[1] = DFFE(HH1_K[1]_lut_out, clk, K1_data_out, , MH1_pipe_state_we);


--HH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1226
--operation mode is normal

HH1L44 = ME16_q[13] & !HH1_K[1] & (!DH1_instruction_1[3] # !LH1_p1_do_narrow_stack_offset) # !ME16_q[13] & (!DH1_instruction_1[3] # !LH1_p1_do_narrow_stack_offset);

--HH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1265
--operation mode is normal

HH1L46 = ME16_q[13] & !HH1_K[1] & (!DH1_instruction_1[3] # !LH1_p1_do_narrow_stack_offset) # !ME16_q[13] & (!DH1_instruction_1[3] # !LH1_p1_do_narrow_stack_offset);


--UJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1229
--operation mode is normal

UJ1L13 = !DH1_instruction_1[7] & DH1_instruction_1[5] & !DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[1]~1247
--operation mode is normal

HH1L45 = (LH1_p1_op_b_from_2Ei5 & !UJ1L13 & (!DH1_instruction_1[1] # !LH1_p1_op_is_trap) # !LH1_p1_op_b_from_2Ei5 & (!DH1_instruction_1[1] # !LH1_p1_op_is_trap)) & CASCADE(HH1L46);


--AC1L4 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~481
--operation mode is arithmetic

AC1L4 = AC1L8 $ AC1L41 $ AC1L10;

--AC1L5 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~483
--operation mode is arithmetic

AC1L5 = CARRY(AC1L8 & !AC1L41 & !AC1L10 # !AC1L8 & (!AC1L10 # !AC1L41));


--AC1L6 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~485
--operation mode is arithmetic

AC1L6 = AC1L11 $ (AC1L5);

--AC1L7 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~487
--operation mode is arithmetic

AC1L7 = CARRY(AC1L11 # !AC1L5);


--AC1_enet_boot_rom_s1_arb_share_counter[0] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[0]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[0]_lut_out = AC1L9 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[0] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , );


--AC1_enet_boot_rom_s1_arb_share_counter[1] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[1]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[1]_lut_out = AC1L4 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[1] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , );


--AC1_enet_boot_rom_s1_arb_share_counter[2] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[2]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[2]_lut_out = AC1L6 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[2] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , );


--AC1_enet_boot_rom_s1_arb_share_counter[3] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[3]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[3]_lut_out = AC1L12 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[3] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[3]_lut_out, clk, K1_data_out, , );


--AC1L64 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~105
--operation mode is normal

AC1L64 = AC1_enet_boot_rom_s1_arb_share_counter[0] # AC1_enet_boot_rom_s1_arb_share_counter[1] # AC1_enet_boot_rom_s1_arb_share_counter[2] # AC1_enet_boot_rom_s1_arb_share_counter[3];


--AC1_enet_boot_rom_s1_arb_share_counter[4] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[4]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[4]_lut_out = AC1L14 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[4] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[4]_lut_out, clk, K1_data_out, , );


--AC1_enet_boot_rom_s1_arb_share_counter[5] is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_arb_share_counter[5]
--operation mode is normal

AC1_enet_boot_rom_s1_arb_share_counter[5]_lut_out = AC1L16 $ (!AC1L63 & (AC1L41));
AC1_enet_boot_rom_s1_arb_share_counter[5] = DFFE(AC1_enet_boot_rom_s1_arb_share_counter[5]_lut_out, clk, K1_data_out, , );


--AC1L63 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~0
--operation mode is normal

AC1L63 = AC1L64 # AC1_enet_boot_rom_s1_arb_share_counter[4] # AC1_enet_boot_rom_s1_arb_share_counter[5];


--AC1L66 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~112
--operation mode is normal

AC1L66 = (AC1L4 & AC1L41 & AC1L6 & !AC1L63 # !AC1L4 & !AC1L6 & (AC1L63 # !AC1L41)) & CASCADE(AC1L69);


--VE1L72 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iLDx~85
--operation mode is normal

VE1L72 = BF1_d1_instruction_fifo_out[15] & BF1_d1_instruction_fifo_out[13] & (BF1_d1_instruction_fifo_out[14] # BF1_d1_instruction_fifo_out[12]);


--Y1_ad_ram_s1_arb_share_counter[4] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[4]
--operation mode is normal

Y1_ad_ram_s1_arb_share_counter[4]_lut_out = Y1L97 $ (Y1_ad_ram_s1_arb_share_counter[4] # Y1L111 # !Y1L52);
Y1_ad_ram_s1_arb_share_counter[4] = DFFE(Y1_ad_ram_s1_arb_share_counter[4]_lut_out, clk, K1_data_out, , Y1_ad_ram_s1_arb_counter_enable);


--Y1_ad_ram_s1_arb_share_counter[3] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[3]
--operation mode is normal

Y1_ad_ram_s1_arb_share_counter[3]_lut_out = Y1L94 $ (Y1L109 $ Y1_ad_ram_s1_arb_share_counter[3] # !Y1L52);
Y1_ad_ram_s1_arb_share_counter[3] = DFFE(Y1_ad_ram_s1_arb_share_counter[3]_lut_out, clk, K1_data_out, , Y1_ad_ram_s1_arb_counter_enable);


--Y1_ad_ram_s1_arb_share_counter[0] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[0]
--operation mode is normal

Y1_ad_ram_s1_arb_share_counter[0]_lut_out = Y1L52 & (Y1L109 $ Y1_ad_ram_s1_arb_share_counter[0]) # !Y1L52 & !Y1L90;
Y1_ad_ram_s1_arb_share_counter[0] = DFFE(Y1_ad_ram_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , Y1_ad_ram_s1_arb_counter_enable);


--Y1_ad_ram_s1_arb_share_counter[1] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[1]
--operation mode is normal

Y1_ad_ram_s1_arb_share_counter[1]_lut_out = Y1L91 $ Y1L92 $ (Y1L109 # !Y1L52);
Y1_ad_ram_s1_arb_share_counter[1] = DFFE(Y1_ad_ram_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , Y1_ad_ram_s1_arb_counter_enable);


--Y1_ad_ram_s1_arb_share_counter[2] is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter[2]
--operation mode is normal

Y1_ad_ram_s1_arb_share_counter[2]_lut_out = Y1L95 $ (Y1_ad_ram_s1_arb_share_counter[4] # Y1L111 # !Y1L52);
Y1_ad_ram_s1_arb_share_counter[2] = DFFE(Y1_ad_ram_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , Y1_ad_ram_s1_arb_counter_enable);


--Y1L111 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~72
--operation mode is normal

Y1L111 = Y1_ad_ram_s1_arb_share_counter[3] # Y1_ad_ram_s1_arb_share_counter[0] # Y1_ad_ram_s1_arb_share_counter[1] # Y1_ad_ram_s1_arb_share_counter[2];


--Y1L109 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~0
--operation mode is normal

Y1L109 = Y1_ad_ram_s1_arb_share_counter[4] # Y1L111;


--Y1L91 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~768
--operation mode is normal

Y1L91 = Y1L52 & Y1_ad_ram_s1_arb_share_counter[0] # !Y1L52 & (Y1L90);


--Y1L61 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[1]~116
--operation mode is normal

Y1L61 = Y1L102 & !Y1L53 & (Y1L82 # Y1L84);


--Y1L92 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~769
--operation mode is normal

Y1L92 = Y1L52 & Y1_ad_ram_s1_arb_share_counter[1] # !Y1L52 & (Y1L61);


--Y1L93 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~770
--operation mode is normal

Y1L93 = Y1L52 & Y1_ad_ram_s1_arb_share_counter[2] # !Y1L52 & (Y1L53);


--Y1L94 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~771
--operation mode is normal

Y1L94 = Y1L91 # Y1L92 # Y1L93;


--Y1L46 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[3]~475
--operation mode is normal

Y1L46 = Y1L94 $ (Y1L109 $ Y1_ad_ram_s1_arb_share_counter[3] # !Y1L52);


--Y1L95 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~772
--operation mode is normal

Y1L95 = Y1L93 $ (Y1L91 # Y1L92);


--Y1L45 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[2]~476
--operation mode is normal

Y1L45 = Y1L95 $ (Y1_ad_ram_s1_arb_share_counter[4] # Y1L111 # !Y1L52);


--Y1L43 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[0]~477
--operation mode is normal

Y1L43 = Y1L52 & (Y1L109 $ Y1_ad_ram_s1_arb_share_counter[0]) # !Y1L52 & !Y1L90;


--Y1L44 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_share_counter_next_value[1]~478
--operation mode is normal

Y1L44 = Y1L91 $ Y1L92 $ (Y1L109 # !Y1L52);


--Y1L112 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~73
--operation mode is normal

Y1L112 = !Y1L46 & !Y1L45 & !Y1L43 & !Y1L44;

--Y1L114 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~77
--operation mode is normal

Y1L114 = !Y1L46 & !Y1L45 & !Y1L43 & !Y1L44;


--Y1L96 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~773
--operation mode is normal

Y1L96 = Y1L52 & Y1_ad_ram_s1_arb_share_counter[4] # !Y1L52 & (Y1L53);


--Y1L97 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|add~774
--operation mode is normal

Y1L97 = Y1L96 $ (Y1L94 # Y1L52 & Y1_ad_ram_s1_arb_share_counter[3]);


--Y1L113 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|reduce_or~75
--operation mode is normal

Y1L113 = (Y1L97 $ (!Y1_ad_ram_s1_arb_share_counter[4] & !Y1L111 & Y1L52)) & CASCADE(Y1L114);


--VE1_p1_op_is_branch is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_op_is_branch
--operation mode is normal

VE1_p1_op_is_branch_lut_out = BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[12] & !BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[14];
VE1_p1_op_is_branch = DFFE(VE1_p1_op_is_branch_lut_out, clk, K1_data_out, , CF1L1);


--PE1_do_branch is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_branch_unit:the_ad_nios_branch_unit|do_branch
--operation mode is normal

PE1_do_branch = CF1_is_cancelled_from_commit_stage # !VE1_p1_op_is_branch # !CF1_is_neutrino;

--PE1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_branch_unit:the_ad_nios_branch_unit|do_branch~7
--operation mode is normal

PE1L2 = CF1_is_cancelled_from_commit_stage # !VE1_p1_op_is_branch # !CF1_is_neutrino;


--DF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|nonsequential_pc~62
--operation mode is normal

DF1L4 = (NE1_is_cancelled_2 # NE1_is_neutrino_2 # !VE1_p2_op_is_jump # !TE1L6) & CASCADE(PE1L2);


--GF1_fifo_reg_1[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12]
--operation mode is normal

GF1_fifo_reg_1[12]_lut_out = WG1_q[12] & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[12] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[12] = DFFE(GF1_fifo_reg_1[12]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12]
--operation mode is normal

GF1_fifo_reg_0[12]_lut_out = WG1_q[12] & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[12] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[12] = DFFE(GF1_fifo_reg_0[12]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~2720
--operation mode is normal

GF1L19 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[12] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[12]);


--WG1_q[12] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[12]
WG1_q[12]_clock_0 = clk;
WG1_q[12]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[12]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[12] = MEMORY_SEGMENT(, , WG1_q[12]_clock_0, , , , , , , WG1_q[12]_write_address, WG1_q[12]_read_address);


--ME6_q[4] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME6_q[4]_data_in = Y1L75;
ME6_q[4]_write_enable = Y1L62;
ME6_q[4]_clock_0 = clk;
ME6_q[4]_clock_1 = clk;
ME6_q[4]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[4]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[4] = MEMORY_SEGMENT(ME6_q[4]_data_in, ME6_q[4]_write_enable, ME6_q[4]_clock_0, ME6_q[4]_clock_1, , , , , VCC, ME6_q[4]_write_address, ME6_q[4]_read_address);


--W1L14 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[12]~448
--operation mode is normal

W1L14 = WG1_q[12] & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[12] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14]
--operation mode is normal

GF1_fifo_reg_1[14]_lut_out = WG1_q[14] & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[14] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[14] = DFFE(GF1_fifo_reg_1[14]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14]
--operation mode is normal

GF1_fifo_reg_0[14]_lut_out = WG1_q[14] & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[14] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[14] = DFFE(GF1_fifo_reg_0[14]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~2722
--operation mode is normal

GF1L21 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[14] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[14]);


--WG1_q[14] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[14]
WG1_q[14]_clock_0 = clk;
WG1_q[14]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[14]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[14] = MEMORY_SEGMENT(, , WG1_q[14]_clock_0, , , , , , , WG1_q[14]_write_address, WG1_q[14]_read_address);


--ME6_q[6] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME6_q[6]_data_in = Y1L77;
ME6_q[6]_write_enable = Y1L62;
ME6_q[6]_clock_0 = clk;
ME6_q[6]_clock_1 = clk;
ME6_q[6]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[6]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[6] = MEMORY_SEGMENT(ME6_q[6]_data_in, ME6_q[6]_write_enable, ME6_q[6]_clock_0, ME6_q[6]_clock_1, , , , , VCC, ME6_q[6]_write_address, ME6_q[6]_read_address);


--W1L16 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[14]~449
--operation mode is normal

W1L16 = WG1_q[14] & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[14] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11]
--operation mode is normal

GF1_fifo_reg_1[11]_lut_out = WG1_q[11] & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[11] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[11] = DFFE(GF1_fifo_reg_1[11]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11]
--operation mode is normal

GF1_fifo_reg_0[11]_lut_out = WG1_q[11] & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[11] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[11] = DFFE(GF1_fifo_reg_0[11]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~2724
--operation mode is normal

GF1L18 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[11] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[11]);


--WG1_q[11] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[11]
WG1_q[11]_clock_0 = clk;
WG1_q[11]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[11]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[11] = MEMORY_SEGMENT(, , WG1_q[11]_clock_0, , , , , , , WG1_q[11]_write_address, WG1_q[11]_read_address);


--ME6_q[3] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME6_q[3]_data_in = Y1L74;
ME6_q[3]_write_enable = Y1L62;
ME6_q[3]_clock_0 = clk;
ME6_q[3]_clock_1 = clk;
ME6_q[3]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[3]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[3] = MEMORY_SEGMENT(ME6_q[3]_data_in, ME6_q[3]_write_enable, ME6_q[3]_clock_0, ME6_q[3]_clock_1, , , , , VCC, ME6_q[3]_write_address, ME6_q[3]_read_address);


--W1L13 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[11]~450
--operation mode is normal

W1L13 = WG1_q[11] & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[11] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13]
--operation mode is normal

GF1_fifo_reg_1[13]_lut_out = WG1_q[13] & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[13] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[13] = DFFE(GF1_fifo_reg_1[13]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13]
--operation mode is normal

GF1_fifo_reg_0[13]_lut_out = WG1_q[13] & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[13] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[13] = DFFE(GF1_fifo_reg_0[13]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~2726
--operation mode is normal

GF1L20 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[13] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[13]);


--WG1_q[13] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[13]
WG1_q[13]_clock_0 = clk;
WG1_q[13]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[13]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[13] = MEMORY_SEGMENT(, , WG1_q[13]_clock_0, , , , , , , WG1_q[13]_write_address, WG1_q[13]_read_address);


--ME6_q[5] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME6_q[5]_data_in = Y1L76;
ME6_q[5]_write_enable = Y1L62;
ME6_q[5]_clock_0 = clk;
ME6_q[5]_clock_1 = clk;
ME6_q[5]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[5]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[5] = MEMORY_SEGMENT(ME6_q[5]_data_in, ME6_q[5]_write_enable, ME6_q[5]_clock_0, ME6_q[5]_clock_1, , , , , VCC, ME6_q[5]_write_address, ME6_q[5]_read_address);


--W1L15 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[13]~451
--operation mode is normal

W1L15 = WG1_q[13] & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[13] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10]
--operation mode is normal

GF1_fifo_reg_1[10]_lut_out = WG1_q[10] & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[10] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[10] = DFFE(GF1_fifo_reg_1[10]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[10] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10]
--operation mode is normal

GF1_fifo_reg_0[10]_lut_out = WG1_q[10] & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[10] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[10] = DFFE(GF1_fifo_reg_0[10]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~2728
--operation mode is normal

GF1L17 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[10] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[10]);


--WG1_q[10] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[10]
WG1_q[10]_clock_0 = clk;
WG1_q[10]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[10]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[10] = MEMORY_SEGMENT(, , WG1_q[10]_clock_0, , , , , , , WG1_q[10]_write_address, WG1_q[10]_read_address);


--ME6_q[2] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME6_q[2]_data_in = Y1L73;
ME6_q[2]_write_enable = Y1L62;
ME6_q[2]_clock_0 = clk;
ME6_q[2]_clock_1 = clk;
ME6_q[2]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[2]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[2] = MEMORY_SEGMENT(ME6_q[2]_data_in, ME6_q[2]_write_enable, ME6_q[2]_clock_0, ME6_q[2]_clock_1, , , , , VCC, ME6_q[2]_write_address, ME6_q[2]_read_address);


--W1L12 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[10]~452
--operation mode is normal

W1L12 = WG1_q[10] & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[10] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]
--operation mode is normal

GF1_fifo_reg_1[7]_lut_out = WG1_q[7] & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[7] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[7] = DFFE(GF1_fifo_reg_1[7]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]
--operation mode is normal

GF1_fifo_reg_0[7]_lut_out = WG1_q[7] & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[7] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[7] = DFFE(GF1_fifo_reg_0[7]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~2730
--operation mode is normal

GF1L14 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[7] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[7]);


--WG1_q[7] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[7]
WG1_q[7]_clock_0 = clk;
WG1_q[7]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[7]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[7] = MEMORY_SEGMENT(, , WG1_q[7]_clock_0, , , , , , , WG1_q[7]_write_address, WG1_q[7]_read_address);


--ME7_q[7] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME7_q[7]_data_in = Y1L70;
ME7_q[7]_write_enable = Y1L60;
ME7_q[7]_clock_0 = clk;
ME7_q[7]_clock_1 = clk;
ME7_q[7]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[7]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[7] = MEMORY_SEGMENT(ME7_q[7]_data_in, ME7_q[7]_write_enable, ME7_q[7]_clock_0, ME7_q[7]_clock_1, , , , , VCC, ME7_q[7]_write_address, ME7_q[7]_read_address);


--W1L9 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[7]~453
--operation mode is normal

W1L9 = WG1_q[7] & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[7] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]
--operation mode is normal

GF1_fifo_reg_1[9]_lut_out = WG1_q[9] & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[9] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[9] = DFFE(GF1_fifo_reg_1[9]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]
--operation mode is normal

GF1_fifo_reg_0[9]_lut_out = WG1_q[9] & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[9] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[9] = DFFE(GF1_fifo_reg_0[9]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~2732
--operation mode is normal

GF1L16 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[9] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[9]);


--WG1_q[9] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[9]
WG1_q[9]_clock_0 = clk;
WG1_q[9]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[9]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[9] = MEMORY_SEGMENT(, , WG1_q[9]_clock_0, , , , , , , WG1_q[9]_write_address, WG1_q[9]_read_address);


--ME6_q[1] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME6_q[1]_data_in = Y1L72;
ME6_q[1]_write_enable = Y1L62;
ME6_q[1]_clock_0 = clk;
ME6_q[1]_clock_1 = clk;
ME6_q[1]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[1]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[1] = MEMORY_SEGMENT(ME6_q[1]_data_in, ME6_q[1]_write_enable, ME6_q[1]_clock_0, ME6_q[1]_clock_1, , , , , VCC, ME6_q[1]_write_address, ME6_q[1]_read_address);


--W1L11 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[9]~454
--operation mode is normal

W1L11 = WG1_q[9] & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[9] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]
--operation mode is normal

GF1_fifo_reg_1[6]_lut_out = WG1_q[6] & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[6] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[6] = DFFE(GF1_fifo_reg_1[6]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]
--operation mode is normal

GF1_fifo_reg_0[6]_lut_out = WG1_q[6] & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[6] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[6] = DFFE(GF1_fifo_reg_0[6]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~2734
--operation mode is normal

GF1L13 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[6] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[6]);


--WG1_q[6] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[6]
WG1_q[6]_clock_0 = clk;
WG1_q[6]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[6]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[6] = MEMORY_SEGMENT(, , WG1_q[6]_clock_0, , , , , , , WG1_q[6]_write_address, WG1_q[6]_read_address);


--ME7_q[6] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME7_q[6]_data_in = Y1L69;
ME7_q[6]_write_enable = Y1L60;
ME7_q[6]_clock_0 = clk;
ME7_q[6]_clock_1 = clk;
ME7_q[6]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[6]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[6] = MEMORY_SEGMENT(ME7_q[6]_data_in, ME7_q[6]_write_enable, ME7_q[6]_clock_0, ME7_q[6]_clock_1, , , , , VCC, ME7_q[6]_write_address, ME7_q[6]_read_address);


--W1L8 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[6]~455
--operation mode is normal

W1L8 = WG1_q[6] & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[6] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[6] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]
--operation mode is normal

GF1_fifo_reg_1[5]_lut_out = WG1_q[5] & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[5] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[5] = DFFE(GF1_fifo_reg_1[5]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]
--operation mode is normal

GF1_fifo_reg_0[5]_lut_out = WG1_q[5] & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[5] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[5] = DFFE(GF1_fifo_reg_0[5]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~2736
--operation mode is normal

GF1L12 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[5] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[5]);


--WG1_q[5] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[5]
WG1_q[5]_clock_0 = clk;
WG1_q[5]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[5]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[5] = MEMORY_SEGMENT(, , WG1_q[5]_clock_0, , , , , , , WG1_q[5]_write_address, WG1_q[5]_read_address);


--ME7_q[5] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME7_q[5]_data_in = Y1L68;
ME7_q[5]_write_enable = Y1L60;
ME7_q[5]_clock_0 = clk;
ME7_q[5]_clock_1 = clk;
ME7_q[5]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[5]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[5] = MEMORY_SEGMENT(ME7_q[5]_data_in, ME7_q[5]_write_enable, ME7_q[5]_clock_0, ME7_q[5]_clock_1, , , , , VCC, ME7_q[5]_write_address, ME7_q[5]_read_address);


--W1L7 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[5]~456
--operation mode is normal

W1L7 = WG1_q[5] & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[5] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[5] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]
--operation mode is normal

GF1_fifo_reg_1[8]_lut_out = WG1_q[8] & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[8] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[8] = DFFE(GF1_fifo_reg_1[8]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]
--operation mode is normal

GF1_fifo_reg_0[8]_lut_out = WG1_q[8] & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[8] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[8] = DFFE(GF1_fifo_reg_0[8]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~2738
--operation mode is normal

GF1L15 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[8] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[8]);


--WG1_q[8] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[8]
WG1_q[8]_clock_0 = clk;
WG1_q[8]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[8]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[8] = MEMORY_SEGMENT(, , WG1_q[8]_clock_0, , , , , , , WG1_q[8]_write_address, WG1_q[8]_read_address);


--ME6_q[0] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME6_q[0]_data_in = Y1L71;
ME6_q[0]_write_enable = Y1L62;
ME6_q[0]_clock_0 = clk;
ME6_q[0]_clock_1 = clk;
ME6_q[0]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[0]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[0] = MEMORY_SEGMENT(ME6_q[0]_data_in, ME6_q[0]_write_enable, ME6_q[0]_clock_0, ME6_q[0]_clock_1, , , , , VCC, ME6_q[0]_write_address, ME6_q[0]_read_address);


--W1L10 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[8]~457
--operation mode is normal

W1L10 = WG1_q[8] & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[8] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15]
--operation mode is normal

GF1_fifo_reg_1[15]_lut_out = WG1_q[15] & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[15] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[15] = DFFE(GF1_fifo_reg_1[15]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15]
--operation mode is normal

GF1_fifo_reg_0[15]_lut_out = WG1_q[15] & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[15] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[15] = DFFE(GF1_fifo_reg_0[15]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~2740
--operation mode is normal

GF1L22 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[15] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[15]);


--WG1_q[15] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[15]
WG1_q[15]_clock_0 = clk;
WG1_q[15]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[15]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[15] = MEMORY_SEGMENT(, , WG1_q[15]_clock_0, , , , , , , WG1_q[15]_write_address, WG1_q[15]_read_address);


--ME6_q[7] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane1_module:ad_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME6_q[7]_data_in = Y1L78;
ME6_q[7]_write_enable = Y1L62;
ME6_q[7]_clock_0 = clk;
ME6_q[7]_clock_1 = clk;
ME6_q[7]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[7]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME6_q[7] = MEMORY_SEGMENT(ME6_q[7]_data_in, ME6_q[7]_write_enable, ME6_q[7]_clock_0, ME6_q[7]_clock_1, , , , , VCC, ME6_q[7]_write_address, ME6_q[7]_read_address);


--W1L17 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[15]~458
--operation mode is normal

W1L17 = WG1_q[15] & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[15] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME6_q[7] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]
--operation mode is normal

JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out = !JF1L4 # !CF1L1;
JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2] = DFFE(JF1_unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_out[2]_lut_out, clk, K1_data_out, , JF1L1);


--JF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_wait_counter:the_ad_nios_wait_counter|unxshiftxxwait_counter_outputxwait_counter_shift_registerx2_in[2]~317
--operation mode is normal

JF1L4 = BF1_d1_instruction_fifo_read_data_bad & !VE1L98 & !JF1L9 & !VE1L5;


--YE1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_reg_index_calculator:the_ad_nios_reg_index_calculator|p1_dest_local~601
--operation mode is normal

YE1L21 = !VE1_op_subroutine_delayed_for_do_save_return_address_0 & (BF1_d1_instruction_fifo_out[8] # !HF1L9);


--VE1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|dest_index_from_zero~5
--operation mode is normal

VE1L2 = VE1L62 & BF1_d1_instruction_fifo_out[6] & !BF1_d1_instruction_fifo_out[5] & !BF1_d1_instruction_fifo_out[7];


--GF1_fifo_reg_1[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]
--operation mode is normal

GF1_fifo_reg_1[2]_lut_out = WG1_q[2] & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[2] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[2] = DFFE(GF1_fifo_reg_1[2]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]
--operation mode is normal

GF1_fifo_reg_0[2]_lut_out = WG1_q[2] & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[2] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[2] = DFFE(GF1_fifo_reg_0[2]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~2742
--operation mode is normal

GF1L9 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[2] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[2]);


--WG1_q[2] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[2]
WG1_q[2]_clock_0 = clk;
WG1_q[2]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[2]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[2] = MEMORY_SEGMENT(, , WG1_q[2]_clock_0, , , , , , , WG1_q[2]_write_address, WG1_q[2]_read_address);


--ME7_q[2] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME7_q[2]_data_in = Y1L65;
ME7_q[2]_write_enable = Y1L60;
ME7_q[2]_clock_0 = clk;
ME7_q[2]_clock_1 = clk;
ME7_q[2]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[2]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[2] = MEMORY_SEGMENT(ME7_q[2]_data_in, ME7_q[2]_write_enable, ME7_q[2]_clock_0, ME7_q[2]_clock_1, , , , , VCC, ME7_q[2]_write_address, ME7_q[2]_read_address);


--W1L4 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[2]~459
--operation mode is normal

W1L4 = WG1_q[2] & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[2] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[2] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]
--operation mode is normal

GF1_fifo_reg_1[4]_lut_out = WG1_q[4] & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[4] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[4] = DFFE(GF1_fifo_reg_1[4]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]
--operation mode is normal

GF1_fifo_reg_0[4]_lut_out = WG1_q[4] & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[4] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[4] = DFFE(GF1_fifo_reg_0[4]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~2744
--operation mode is normal

GF1L11 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[4] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[4]);


--WG1_q[4] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[4]
WG1_q[4]_clock_0 = clk;
WG1_q[4]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[4]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[4] = MEMORY_SEGMENT(, , WG1_q[4]_clock_0, , , , , , , WG1_q[4]_write_address, WG1_q[4]_read_address);


--ME7_q[4] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME7_q[4]_data_in = Y1L67;
ME7_q[4]_write_enable = Y1L60;
ME7_q[4]_clock_0 = clk;
ME7_q[4]_clock_1 = clk;
ME7_q[4]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[4]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[4] = MEMORY_SEGMENT(ME7_q[4]_data_in, ME7_q[4]_write_enable, ME7_q[4]_clock_0, ME7_q[4]_clock_1, , , , , VCC, ME7_q[4]_write_address, ME7_q[4]_read_address);


--W1L6 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[4]~460
--operation mode is normal

W1L6 = WG1_q[4] & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[4] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[4] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1]
--operation mode is normal

GF1_fifo_reg_1[1]_lut_out = WG1_q[1] & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[1] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[1] = DFFE(GF1_fifo_reg_1[1]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]
--operation mode is normal

GF1_fifo_reg_0[1]_lut_out = WG1_q[1] & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[1] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[1] = DFFE(GF1_fifo_reg_0[1]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~2746
--operation mode is normal

GF1L8 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[1] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[1]);


--WG1_q[1] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[1]
WG1_q[1]_clock_0 = clk;
WG1_q[1]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[1]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[1] = MEMORY_SEGMENT(, , WG1_q[1]_clock_0, , , , , , , WG1_q[1]_write_address, WG1_q[1]_read_address);


--ME7_q[1] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME7_q[1]_data_in = Y1L64;
ME7_q[1]_write_enable = Y1L60;
ME7_q[1]_clock_0 = clk;
ME7_q[1]_clock_1 = clk;
ME7_q[1]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[1]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[1] = MEMORY_SEGMENT(ME7_q[1]_data_in, ME7_q[1]_write_enable, ME7_q[1]_clock_0, ME7_q[1]_clock_1, , , , , VCC, ME7_q[1]_write_address, ME7_q[1]_read_address);


--W1L3 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[1]~461
--operation mode is normal

W1L3 = WG1_q[1] & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[1] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[1] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]
--operation mode is normal

GF1_fifo_reg_1[0]_lut_out = WG1_q[0] & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[0] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[0] = DFFE(GF1_fifo_reg_1[0]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]
--operation mode is normal

GF1_fifo_reg_0[0]_lut_out = WG1_q[0] & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[0] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[0] = DFFE(GF1_fifo_reg_0[0]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~2748
--operation mode is normal

GF1L7 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[0] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[0]);


--WG1_q[0] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[0]
WG1_q[0]_clock_0 = clk;
WG1_q[0]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[0]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[0] = MEMORY_SEGMENT(, , WG1_q[0]_clock_0, , , , , , , WG1_q[0]_write_address, WG1_q[0]_read_address);


--ME7_q[0] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME7_q[0]_data_in = Y1L63;
ME7_q[0]_write_enable = Y1L60;
ME7_q[0]_clock_0 = clk;
ME7_q[0]_clock_1 = clk;
ME7_q[0]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[0]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[0] = MEMORY_SEGMENT(ME7_q[0]_data_in, ME7_q[0]_write_enable, ME7_q[0]_clock_0, ME7_q[0]_clock_1, , , , , VCC, ME7_q[0]_write_address, ME7_q[0]_read_address);


--W1L2 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[0]~462
--operation mode is normal

W1L2 = WG1_q[0] & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[0] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[0] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--GF1_fifo_reg_1[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]
--operation mode is normal

GF1_fifo_reg_1[3]_lut_out = WG1_q[3] & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[3] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_1[3] = DFFE(GF1_fifo_reg_1[3]_lut_out, clk, K1_data_out, , GF1L3);


--GF1_fifo_reg_0[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]
--operation mode is normal

GF1_fifo_reg_0[3]_lut_out = WG1_q[3] & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[3] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);
GF1_fifo_reg_0[3] = DFFE(GF1_fifo_reg_0[3]_lut_out, clk, K1_data_out, , GF1L2);


--GF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~2750
--operation mode is normal

GF1L10 = GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & GF1_fifo_reg_1[3] # !GF1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (GF1_fifo_reg_0[3]);


--WG1_q[3] is dual_processor:inst|ad_rom:the_ad_rom|ad_rom_lane0_module:ad_rom_lane0|lpm_rom:lpm_rom_component|altrom:srom|q[3]
WG1_q[3]_clock_0 = clk;
WG1_q[3]_write_address = WR_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[3]_read_address = RD_ADDR(CB1L12, CB1L13, CB1L14, CB1L15, CB1L16, CB1L17, CB1L18);
WG1_q[3] = MEMORY_SEGMENT(, , WG1_q[3]_clock_0, , , , , , , WG1_q[3]_write_address, WG1_q[3]_read_address);


--ME7_q[3] is dual_processor:inst|ad_ram:the_ad_ram|ad_ram_lane0_module:ad_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME7_q[3]_data_in = Y1L66;
ME7_q[3]_write_enable = Y1L60;
ME7_q[3]_clock_0 = clk;
ME7_q[3]_clock_1 = clk;
ME7_q[3]_write_address = WR_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[3]_read_address = RD_ADDR(Y1L13, Y1L15, Y1L17, Y1L19, Y1L21, Y1L23, Y1L25, Y1L27, Y1L29, Y1L31);
ME7_q[3] = MEMORY_SEGMENT(ME7_q[3]_data_in, ME7_q[3]_write_enable, ME7_q[3]_clock_0, ME7_q[3]_clock_1, , , , , VCC, ME7_q[3]_write_address, ME7_q[3]_read_address);


--W1L5 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|ad_nios_instruction_master_readdata[3]~463
--operation mode is normal

W1L5 = WG1_q[3] & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register) # !WG1_q[3] & !CB1_ad_nios_instruction_master_read_data_valid_ad_rom_s1_shift_register & (ME7_q[3] # !Y1_ad_nios_instruction_master_read_data_valid_ad_ram_s1_shift_register);


--UE1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~43
--operation mode is normal

UE1L10 = YE1_a_local[0] & NE1_dest_local_2[0] & (YE1_a_local[3] $ !NE1_dest_local_2[3]) # !YE1_a_local[0] & !NE1_dest_local_2[0] & (YE1_a_local[3] $ !NE1_dest_local_2[3]);


--UE1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~44
--operation mode is normal

UE1L11 = UE1L10 & UE1_next_stage_modifies_register & (YE1_a_local[2] $ !NE1_dest_local_2[2]);

--UE1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~48
--operation mode is normal

UE1L13 = UE1L10 & UE1_next_stage_modifies_register & (YE1_a_local[2] $ !NE1_dest_local_2[2]);


--UE1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest1~46
--operation mode is normal

UE1L12 = (YE1_a_local[4] & NE1_dest_local_2[4] & (YE1_a_local[1] $ !NE1_dest_local_2[1]) # !YE1_a_local[4] & !NE1_dest_local_2[4] & (YE1_a_local[1] $ !NE1_dest_local_2[1])) & CASCADE(UE1L13);


--VE1_p3_skip_is_active is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_skip_is_active
--operation mode is normal

VE1_p3_skip_is_active_lut_out = NE1_subinstruction_2[0] & NE1_instruction_2[5] & VE1L80 # !NE1_subinstruction_2[0] & (VE1L107);
VE1_p3_skip_is_active = DFFE(VE1_p3_skip_is_active_lut_out, clk, K1_data_out, , TE1L6);


--VE1L73 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iPFXx~17
--operation mode is normal

VE1L73 = BF1_d1_instruction_fifo_out[12] & BF1_d1_instruction_fifo_out[15] & !BF1_d1_instruction_fifo_out[13] & !BF1_d1_instruction_fifo_out[14];


--W1L21 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~6
--operation mode is normal

W1L21 = !CB1L1 # !CB1_ad_rom_s1_slavearbiterlockenable # !CB1L11;


--W1L22 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~117
--operation mode is normal

W1L22 = W1L21 & (!CB1_ad_rom_s1_arb_addend[1] # !CB1L2 # !CB1L8);

--W1L24 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~121
--operation mode is normal

W1L24 = W1L21 & (!CB1_ad_rom_s1_arb_addend[1] # !CB1L2 # !CB1L8);


--W1L23 is dual_processor:inst|ad_nios_instruction_master_arbitrator:the_ad_nios_instruction_master|r_0~119
--operation mode is normal

W1L23 = (!Y1L9 & (Y1L86 # Y1L88) # !Y1L11) & CASCADE(W1L24);


--VE1_op_jmpcall_delayed_for_op_is_jump_1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|op_jmpcall_delayed_for_op_is_jump_1
--operation mode is normal

VE1_op_jmpcall_delayed_for_op_is_jump_1_lut_out = BF1_d1_instruction_fifo_out[9] & VE1L75 & BF1_d1_instruction_fifo_out[6] & BF1_d1_instruction_fifo_out[7];
VE1_op_jmpcall_delayed_for_op_is_jump_1 = DFFE(VE1_op_jmpcall_delayed_for_op_is_jump_1_lut_out, clk, K1_data_out, , CF1L1);


--BF1_next_instruction_address[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[11]
--operation mode is counter

BF1_next_instruction_address[11]_lut_out = BF1_next_instruction_address[11] $ (BF1L43);
BF1_next_instruction_address[11]_sload_eqn = (BF1L48 & EF1L37) # (!BF1L48 & BF1_next_instruction_address[11]_lut_out);
BF1_next_instruction_address[11] = DFFE(BF1_next_instruction_address[11]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[11]~110
--operation mode is counter

BF1L45 = CARRY(!BF1L43 # !BF1_next_instruction_address[11]);


--BF1_next_instruction_address[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[12]
--operation mode is normal

BF1_next_instruction_address[12]_lut_out = BF1_next_instruction_address[12] $ (!BF1L45);
BF1_next_instruction_address[12]_sload_eqn = (BF1L48 & EF1L38) # (!BF1L48 & BF1_next_instruction_address[12]_lut_out);
BF1_next_instruction_address[12] = DFFE(BF1_next_instruction_address[12]_sload_eqn, clk, K1_data_out, , BF1L47);


--HH1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1228
--operation mode is normal

HH1L73 = HH1_op_uses_Ki5 & !HH1_K[4] & (!LH1_p1_do_iSAVE # !DH1_instruction_1[7]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[7]);

--HH1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1266
--operation mode is normal

HH1L75 = HH1_op_uses_Ki5 & !HH1_K[4] & (!LH1_p1_do_iSAVE # !DH1_instruction_1[7]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[7]);


--UJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1230
--operation mode is normal

UJ1L14 = !DH1_instruction_1[7] & DH1_instruction_1[5] & !DH1_instruction_1[6] & DH1_instruction_1[8];


--HH1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[9]~1248
--operation mode is normal

HH1L74 = (LH1_p1_op_b_from_2Ei5 & !UJ1L14 & (!HH1_K[9] # !ME16_q[13]) # !LH1_p1_op_b_from_2Ei5 & (!HH1_K[9] # !ME16_q[13])) & CASCADE(HH1L75);


--HH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1249
--operation mode is normal

HH1L61 = (HH1_op_uses_Ki5 & !HH1_K[1] & (!LH1_p1_do_stack_offset # !DH1_instruction_1[11]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_stack_offset # !DH1_instruction_1[11])) & CASCADE(HH1L64);


--HH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1250
--operation mode is normal

HH1L66 = (HH1_op_uses_Ki5 & !HH1_K[2] & (!LH1_p1_do_stack_offset # !DH1_instruction_1[12]) # !HH1_op_uses_Ki5 & (!LH1_p1_do_stack_offset # !DH1_instruction_1[12])) & CASCADE(HH1L69);


--QJ55L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F54|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ55L3 = (EJ1_rota3[2] & KJ1_true_regA[19] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[27] # !EJ1L29)) & CASCADE(QJ56_cascout);

--QJ55_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F54|cascout
--operation mode is normal

QJ55_cascout = (EJ1_rota3[2] & KJ1_true_regA[19] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[27] # !EJ1L29)) & CASCADE(QJ56_cascout);


--CK23_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC22|regout
--operation mode is normal

CK23_regout_lut_out = (AK1_sel_override_hi & GJ1L6 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[11] # !AK1L2)) & CASCADE(BK23_cascout);
CK23_regout = DFFE(CK23_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7170
--operation mode is normal

LJ1L54 = YJ1_do_fwd_b_alu & (RJ28_regout $ MJ28_regout) # !YJ1_do_fwd_b_alu & CK23_regout;


--LJ1_true_regB[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[27]
--operation mode is normal

LJ1_true_regB[27] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L54));


--DC1L158 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13381
--operation mode is normal

DC1L158 = DC1L75 & (!R1_enet_nios_data_master_requests_WD_rst_timer_s1 & !YD1_enet_nios_data_master_requests_watchdog_s1);


--PD1_readdata[3] is dual_processor:inst|timer1:the_timer1|readdata[3]
--operation mode is normal

PD1_readdata[3]_lut_out = PD1L172 # PD1L173 # XD1L5 & PD1_period_l_register[3];
PD1_readdata[3] = DFFE(PD1_readdata[3]_lut_out, clk, K1_data_out, , );


--GK1_readdata[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[3]
--operation mode is normal

GK1_readdata[3]_lut_out = !GK1L37;
GK1_readdata[3] = DFFE(GK1_readdata[3]_lut_out, clk, K1_data_out, , );


--UD1_enet_nios_data_master_qualified_request_uart1_s1 is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|enet_nios_data_master_qualified_request_uart1_s1
--operation mode is normal

UD1_enet_nios_data_master_qualified_request_uart1_s1 = UD1L1 & (JH1_dc_write # JH1_dc_read);


--QD1L1 is dual_processor:inst|timer1_s1_arbitrator:the_timer1_s1|Equal~58
--operation mode is normal

QD1L1 = WD1L2 & (!VJ1_dc_address[8] & !VJ1_dc_address[9]);


--QD1_enet_nios_data_master_requests_timer1_s1 is dual_processor:inst|timer1_s1_arbitrator:the_timer1_s1|enet_nios_data_master_requests_timer1_s1
--operation mode is normal

QD1_enet_nios_data_master_requests_timer1_s1 = QD1L1 & (JH1_dc_write # JH1_dc_read);


--DC1L110 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13382
--operation mode is normal

DC1L110 = PD1_readdata[3] & (GK1_readdata[3] # !UD1_enet_nios_data_master_qualified_request_uart1_s1) # !PD1_readdata[3] & !QD1_enet_nios_data_master_requests_timer1_s1 & (GK1_readdata[3] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--GC1_readdata[3] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[3]
--operation mode is normal

GC1_readdata[3]_lut_out = GC1L41 # UK7_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[3] = DFFE(GC1_readdata[3]_lut_out, clk, K1_data_out, , );


--HC1_enet_nios_data_master_requests_ls_int_input_s1 is dual_processor:inst|ls_int_input_s1_arbitrator:the_ls_int_input_s1|enet_nios_data_master_requests_ls_int_input_s1
--operation mode is normal

HC1_enet_nios_data_master_requests_ls_int_input_s1 = DC1L492 & HC1L1 & VJ1_dc_address[4] & VJ1_dc_address[5];


--DC1L111 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13383
--operation mode is normal

DC1L111 = DC1L110 & (GC1_readdata[3] # !HC1_enet_nios_data_master_requests_ls_int_input_s1);


--VB1_readdata[3] is dual_processor:inst|control_int:the_control_int|readdata[3]
--operation mode is normal

VB1_readdata[3]_lut_out = VB1L54 # UK2_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[3] = DFFE(VB1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L112 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13385
--operation mode is normal

DC1L112 = DC1L111 & DC1L122 & (VB1_readdata[3] # !WB1_enet_nios_data_master_requests_control_int_s1);


--VC1_readdata[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[3]
--operation mode is normal

VC1_readdata[3]_lut_out = VC1L135 # XD1L2 & VC1_control_register[3];
VC1_readdata[3] = DFFE(VC1_readdata[3]_lut_out, clk, K1_data_out, , );


--WC1_enet_nios_data_master_requests_o_scope_timer_s1 is dual_processor:inst|o_scope_timer_s1_arbitrator:the_o_scope_timer_s1|enet_nios_data_master_requests_o_scope_timer_s1
--operation mode is normal

WC1_enet_nios_data_master_requests_o_scope_timer_s1 = DC1L492 & WC1L1 & !VJ1_dc_address[5] & !VJ1_dc_address[8];


--DC1L113 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13386
--operation mode is normal

DC1L113 = DC1L158 & DC1L112 & (VC1_readdata[3] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--PJ4L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F3|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ4L3 = LH1_p3_do_iRDCTL & !FJ1L75 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[3] # !LH1_p3_do_custom_instruction);

--PJ4_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F3|cascout
--operation mode is normal

PJ4_cascout = LH1_p3_do_iRDCTL & !FJ1L75 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[3] # !LH1_p3_do_custom_instruction);


--QJ49L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F48|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ49L3 = (EJ1_rota3[2] & KJ1_true_regA[16] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[24] # !EJ1L29)) & CASCADE(QJ50_cascout);

--QJ49_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F48|cascout
--operation mode is normal

QJ49_cascout = (EJ1_rota3[2] & KJ1_true_regA[16] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[24] # !EJ1L29)) & CASCADE(QJ50_cascout);


--CK17_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC16|regout
--operation mode is normal

CK17_regout_lut_out = (AK1_sel_override_hi & GJ1L1 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[8] # !AK1L2)) & CASCADE(BK17_cascout);
CK17_regout = DFFE(CK17_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7171
--operation mode is normal

LJ1L55 = YJ1_do_fwd_b_alu & (RJ25_regout $ MJ25_regout) # !YJ1_do_fwd_b_alu & CK17_regout;


--LJ1_true_regB[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[24]
--operation mode is normal

LJ1_true_regB[24] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L55));


--PJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F0|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ1L3 = LH1_p3_do_iRDCTL & !FJ1L70 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[0] # !LH1_p3_do_custom_instruction);

--PJ1_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F0|cascout
--operation mode is normal

PJ1_cascout = LH1_p3_do_iRDCTL & !FJ1L70 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[0] # !LH1_p3_do_custom_instruction);


--LJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~0
--operation mode is normal

LJ1L36 = LJ1L1 & (!PH1_byte_zero[0]);


--QJ53L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F52|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ53L3 = (EJ1_rota3[2] & KJ1_true_regA[18] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[26] # !EJ1L29)) & CASCADE(QJ54_cascout);

--QJ53_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F52|cascout
--operation mode is normal

QJ53_cascout = (EJ1_rota3[2] & KJ1_true_regA[18] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[26] # !EJ1L29)) & CASCADE(QJ54_cascout);


--CK21_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC20|regout
--operation mode is normal

CK21_regout_lut_out = (AK1_sel_override_hi & GJ1L5 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[10] # !AK1L2)) & CASCADE(BK21_cascout);
CK21_regout = DFFE(CK21_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7172
--operation mode is normal

LJ1L56 = YJ1_do_fwd_b_alu & (RJ27_regout $ MJ27_regout) # !YJ1_do_fwd_b_alu & CK21_regout;


--LJ1_true_regB[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[26]
--operation mode is normal

LJ1_true_regB[26] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L56));


--E1L895Q is simple_pvu:inst13|data_output[2]~reg0
--operation mode is normal

E1L895Q_lut_out = E1L888 & (E1L101 & E1L895Q # !E1L101 & (E1L125)) # !E1L888 & (E1L895Q);
E1L895Q = DFFE(E1L895Q_lut_out, clk, , , );


--RD1_readdata[2] is dual_processor:inst|timer2:the_timer2|readdata[2]
--operation mode is normal

RD1_readdata[2]_lut_out = RD1L171 # RD1L172 # XD1L5 & RD1_period_l_register[2];
RD1_readdata[2] = DFFE(RD1_readdata[2]_lut_out, clk, K1_data_out, , );


--ED1_chipselect_to_the_pv_unit2 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|chipselect_to_the_pv_unit2
--operation mode is normal

ED1_chipselect_to_the_pv_unit2 = DC1L492 & YD1L3 & VJ1_dc_address[12] & WD1L1;


--DC1L94 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13388
--operation mode is normal

DC1L94 = E1L895Q & (RD1_readdata[2] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L895Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[2] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[2]
--operation mode is normal

VC1_readdata[2]_lut_out = VC1L134 # XD1L2 & VC1_control_register[2];
VC1_readdata[2] = DFFE(VC1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L95 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13389
--operation mode is normal

DC1L95 = DC1L94 & (VC1_readdata[2] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[2] is dual_processor:inst|control_int:the_control_int|readdata[2]
--operation mode is normal

VB1_readdata[2]_lut_out = VB1L53 # TB1_data_out[2] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[2] = DFFE(VB1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L96 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13391
--operation mode is normal

DC1L96 = DC1L95 & DC1L106 & (VB1_readdata[2] # !WB1_enet_nios_data_master_requests_control_int_s1);


--GC1_readdata[2] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[2]
--operation mode is normal

GC1_readdata[2]_lut_out = GC1L40 # UK6_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[2] = DFFE(GC1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L97 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13392
--operation mode is normal

DC1L97 = DC1L158 & DC1L96 & (GC1_readdata[2] # !HC1_enet_nios_data_master_requests_ls_int_input_s1);


--PJ3L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F2|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ3L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[2] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[2] # !LH1_p3_do_custom_instruction);

--PJ3_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F2|cascout
--operation mode is normal

PJ3_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[2] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[2] # !LH1_p3_do_custom_instruction);


--LJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7173
--operation mode is normal

LJ1L57 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[2] # !YJ1_do_fwd_b_alu & (CK6_regout));


--FB1_shift_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[10]
--operation mode is normal

FB1_shift_reg[10]_lut_out = FB1L176 & FB1_shift_reg[9] # !FB1L176 & (FB1L181);
FB1_shift_reg[10] = DFFE(FB1_shift_reg[10]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[11]
--operation mode is normal

FB1_tx_holding_reg[11]_lut_out = HG1_op_a[11];
FB1_tx_holding_reg[11] = DFFE(FB1_tx_holding_reg[11]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L180 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3993
--operation mode is normal

FB1L180 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[11] # !FB1_transmitting & (FB1_tx_holding_reg[11])) # !FB1_tx_holding_primed & FB1_shift_reg[11];


--ME3_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME3_q[13]_data_in = AG1_alu_result[13];
ME3_q[13]_write_enable = ZE1L1;
ME3_q[13]_clock_0 = clk;
ME3_q[13]_clock_1 = clk;
ME3_q[13]_clock_enable_1 = TE1L6;
ME3_q[13]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[13]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[13] = MEMORY_SEGMENT(ME3_q[13]_data_in, ME3_q[13]_write_enable, ME3_q[13]_clock_0, ME3_q[13]_clock_1, , , , ME3_q[13]_clock_enable_1, VCC, ME3_q[13]_write_address, ME3_q[13]_read_address);


--XF16L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F15|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF16L3 = PF1L45 # !VE1_p3_do_iRDCTL;

--XF16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F15|cascout
--operation mode is normal

XF16_cascout = PF1L45 # !VE1_p3_do_iRDCTL;


--SE1_const[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[15]
--operation mode is normal

SE1_const[15]_lut_out = SE1L75 # VE1_p1_op_b_from_2Ei5 & CG1L12;
SE1_const[15] = DFFE(SE1_const[15]_lut_out, clk, K1_data_out, , TE1L6);


--KG16_the_apex20k_lcell is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F15|the_apex20k_lcell
--operation mode is normal

KG16_the_apex20k_lcell = JG1L4 & ME4_q[15] & (!JG1L1) # !JG1L4 & (AG1_alu_result[15] # !JG1L1);

--KG16_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_b_mux:the_ad_nios_op_b_mux|ad_nios_hidden_lcell_12F0:the_ad_nios_hidden_lcell_12F15|cascout
--operation mode is normal

KG16_cascout = JG1L4 & ME4_q[15] & (!JG1L1) # !JG1L4 & (AG1_alu_result[15] # !JG1L1);


--SE1_K[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[1]
--operation mode is normal

SE1_K[1]_lut_out = NE1_instruction_1[1] & VE1_p1_op_is_PFX;
SE1_K[1] = DFFE(SE1_K[1]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--NE1_instruction_1[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[2]
--operation mode is normal

NE1_instruction_1[2]_lut_out = BF1_instruction[2];
NE1_instruction_1[2] = DFFE(NE1_instruction_1[2]_lut_out, clk, K1_data_out, , CF1L1);


--SE1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1321
--operation mode is normal

SE1L39 = VE1_p1_do_normal_offset & !SE1_K[1] & (!NE1_instruction_1[2] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[2] # !VE1_p1_do_narrow_stack_offset);

--SE1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1377
--operation mode is normal

SE1L41 = VE1_p1_do_normal_offset & !SE1_K[1] & (!NE1_instruction_1[2] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[2] # !VE1_p1_do_narrow_stack_offset);


--CG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1223
--operation mode is normal

CG1L7 = NE1_instruction_1[5] & !NE1_instruction_1[7] & !NE1_instruction_1[8] & !NE1_instruction_1[6];


--VE1_p1_do_iSAVE is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_iSAVE
--operation mode is normal

VE1_p1_do_iSAVE_lut_out = HF1L9 & (!BF1_d1_instruction_fifo_out[8]);
VE1_p1_do_iSAVE = DFFE(VE1_p1_do_iSAVE_lut_out, clk, K1_data_out, , CF1L1);


--SE1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[1]~1355
--operation mode is normal

SE1L40 = (VE1_p1_op_b_from_2Ei5 & !CG1L7 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[0]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[0])) & CASCADE(SE1L41);


--SE1_K[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[2]
--operation mode is normal

SE1_K[2]_lut_out = NE1_instruction_1[2] & VE1_p1_op_is_PFX;
SE1_K[2] = DFFE(SE1_K[2]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--NE1_instruction_1[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[3]
--operation mode is normal

NE1_instruction_1[3]_lut_out = BF1_instruction[3];
NE1_instruction_1[3] = DFFE(NE1_instruction_1[3]_lut_out, clk, K1_data_out, , CF1L1);


--SE1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1323
--operation mode is normal

SE1L42 = VE1_p1_do_normal_offset & !SE1_K[2] & (!NE1_instruction_1[3] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[3] # !VE1_p1_do_narrow_stack_offset);

--SE1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1378
--operation mode is normal

SE1L44 = VE1_p1_do_normal_offset & !SE1_K[2] & (!NE1_instruction_1[3] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[3] # !VE1_p1_do_narrow_stack_offset);


--CG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1224
--operation mode is normal

CG1L8 = !NE1_instruction_1[5] & !NE1_instruction_1[7] & !NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[2]~1356
--operation mode is normal

SE1L43 = (VE1_p1_op_b_from_2Ei5 & !CG1L8 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[1]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[1])) & CASCADE(SE1L44);


--VE1L96 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_right_shift~54
--operation mode is normal

VE1L96 = NE1_subinstruction_2[0] & (!NE1_instruction_2[15] & !NE1_instruction_2[14]);


--ME5_q[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME5_q[12]_data_in = ~GND;
ME5_q[12]_clock_1 = clk;
ME5_q[12]_clock_enable_1 = CF1L1;
ME5_q[12]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[12]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[12] = MEMORY_SEGMENT(ME5_q[12]_data_in, GND, GND, ME5_q[12]_clock_1, , , , ME5_q[12]_clock_enable_1, VCC, ME5_q[12]_write_address, ME5_q[12]_read_address);


--NE1_instruction_1[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[12]
--operation mode is normal

NE1_instruction_1[12]_lut_out = BF1_d1_instruction_fifo_out[12];
NE1_instruction_1[12] = DFFE(NE1_instruction_1[12]_lut_out, clk, K1_data_out, , CF1L1);


--VE1L65 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~84
--operation mode is normal

VE1L65 = NE1_instruction_1[10] & NE1_instruction_1[12] & (!NE1_instruction_1[7]);


--NE1_instruction_1[11] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[11]
--operation mode is normal

NE1_instruction_1[11]_lut_out = BF1_d1_instruction_fifo_out[11];
NE1_instruction_1[11] = DFFE(NE1_instruction_1[11]_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[13]
--operation mode is normal

NE1_instruction_1[13]_lut_out = BF1_d1_instruction_fifo_out[13];
NE1_instruction_1[13] = DFFE(NE1_instruction_1[13]_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[14]
--operation mode is normal

NE1_instruction_1[14]_lut_out = BF1_d1_instruction_fifo_out[14];
NE1_instruction_1[14] = DFFE(NE1_instruction_1[14]_lut_out, clk, K1_data_out, , CF1L1);


--NE1_instruction_1[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_1[15]
--operation mode is normal

NE1_instruction_1[15]_lut_out = BF1_d1_instruction_fifo_out[15];
NE1_instruction_1[15] = DFFE(NE1_instruction_1[15]_lut_out, clk, K1_data_out, , CF1L1);


--VE1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~85
--operation mode is normal

VE1L66 = NE1_instruction_1[13] & NE1_instruction_1[14] & !NE1_instruction_1[6] & !NE1_instruction_1[15];


--VE1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~86
--operation mode is normal

VE1L67 = VE1L65 & NE1_instruction_1[11] & VE1L66 & !NE1_instruction_1[5];


--ME4_q[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[0]
ME4_q[0]_data_in = AG1_alu_result[0];
ME4_q[0]_write_enable = ZE1L1;
ME4_q[0]_clock_0 = clk;
ME4_q[0]_clock_1 = clk;
ME4_q[0]_clock_enable_1 = TE1L6;
ME4_q[0]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[0]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[0] = MEMORY_SEGMENT(ME4_q[0]_data_in, ME4_q[0]_write_enable, ME4_q[0]_clock_0, ME4_q[0]_clock_1, , , , ME4_q[0]_clock_enable_1, VCC, ME4_q[0]_write_address, ME4_q[0]_read_address);


--ME5_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME5_q[6]_data_in = ~GND;
ME5_q[6]_clock_1 = clk;
ME5_q[6]_clock_enable_1 = CF1L1;
ME5_q[6]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[6]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[6] = MEMORY_SEGMENT(ME5_q[6]_data_in, GND, GND, ME5_q[6]_clock_1, , , , ME5_q[6]_clock_enable_1, VCC, ME5_q[6]_write_address, ME5_q[6]_read_address);


--VE1_p2_sel_notb_x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_sel_notb_x
--operation mode is normal

VE1_p2_sel_notb_x_lut_out = ME5_q[5];
VE1_p2_sel_notb_x = DFFE(VE1_p2_sel_notb_x_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_do_iRDCTL is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iRDCTL
--operation mode is normal

VE1_p3_do_iRDCTL_lut_out = VE1L74 & NE1_instruction_2[5] & (!NE1_instruction_2[6]);
VE1_p3_do_iRDCTL = DFFE(VE1_p3_do_iRDCTL_lut_out, clk, K1_data_out, , TE1L6);


--VE1L92 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~170
--operation mode is normal

VE1L92 = VE1L94 # NE1_instruction_1[11] & !NE1_instruction_1[12] & !NE1_instruction_1[13];


--ME5_q[9] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[9]
ME5_q[9]_data_in = ~GND;
ME5_q[9]_clock_1 = clk;
ME5_q[9]_clock_enable_1 = CF1L1;
ME5_q[9]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[9]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[9] = MEMORY_SEGMENT(ME5_q[9]_data_in, GND, GND, ME5_q[9]_clock_1, , , , ME5_q[9]_clock_enable_1, VCC, ME5_q[9]_write_address, ME5_q[9]_read_address);


--ME5_q[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[2]
ME5_q[2]_data_in = ~GND;
ME5_q[2]_clock_1 = clk;
ME5_q[2]_clock_enable_1 = CF1L1;
ME5_q[2]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[2]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[2] = MEMORY_SEGMENT(ME5_q[2]_data_in, GND, GND, ME5_q[2]_clock_1, , , , ME5_q[2]_clock_enable_1, VCC, ME5_q[2]_write_address, ME5_q[2]_read_address);


--ME5_q[13] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[13]
ME5_q[13]_data_in = ~GND;
ME5_q[13]_clock_1 = clk;
ME5_q[13]_clock_enable_1 = CF1L1;
ME5_q[13]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[13]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[13] = MEMORY_SEGMENT(ME5_q[13]_data_in, GND, GND, ME5_q[13]_clock_1, , , , ME5_q[13]_clock_enable_1, VCC, ME5_q[13]_write_address, ME5_q[13]_read_address);


--XF8L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F7|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF8L3 = PF1L44 # !VE1_p3_do_iRDCTL;

--XF8_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F7|cascout
--operation mode is normal

XF8_cascout = PF1L44 # !VE1_p3_do_iRDCTL;


--BF1_next_instruction_address[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[7]
--operation mode is counter

BF1_next_instruction_address[7]_lut_out = BF1_next_instruction_address[7] $ (BF1L35);
BF1_next_instruction_address[7]_sload_eqn = (BF1L48 & EF1L33) # (!BF1L48 & BF1_next_instruction_address[7]_lut_out);
BF1_next_instruction_address[7] = DFFE(BF1_next_instruction_address[7]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[7]~116
--operation mode is counter

BF1L37 = CARRY(!BF1L35 # !BF1_next_instruction_address[7]);


--ME5_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME5_q[4]_data_in = ~GND;
ME5_q[4]_clock_1 = clk;
ME5_q[4]_clock_enable_1 = CF1L1;
ME5_q[4]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[4]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[4] = MEMORY_SEGMENT(ME5_q[4]_data_in, GND, GND, ME5_q[4]_clock_1, , , , ME5_q[4]_clock_enable_1, VCC, ME5_q[4]_write_address, ME5_q[4]_read_address);


--VE1_reg_not_modified_delayed_for_non_write_op_2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|reg_not_modified_delayed_for_non_write_op_2
--operation mode is normal

VE1_reg_not_modified_delayed_for_non_write_op_2_lut_out = ME5_q[14];
VE1_reg_not_modified_delayed_for_non_write_op_2 = DFFE(VE1_reg_not_modified_delayed_for_non_write_op_2_lut_out, clk, K1_data_out, , TE1L6);


--UE1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~42
--operation mode is normal

UE1L14 = YE1_a_local[0] & NE1_dest_local_3[0] & (YE1_a_local[3] $ !NE1_dest_local_3[3]) # !YE1_a_local[0] & !NE1_dest_local_3[0] & (YE1_a_local[3] $ !NE1_dest_local_3[3]);


--UE1_second_stage_modifies_register is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|second_stage_modifies_register
--operation mode is normal

UE1_second_stage_modifies_register_lut_out = UE1_next_stage_modifies_register;
UE1_second_stage_modifies_register = DFFE(UE1_second_stage_modifies_register_lut_out, clk, K1_data_out, , TE1L6);


--UE1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~43
--operation mode is normal

UE1L15 = UE1L14 & UE1_second_stage_modifies_register & (YE1_a_local[2] $ !NE1_dest_local_3[2]);

--UE1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~47
--operation mode is normal

UE1L17 = UE1L14 & UE1_second_stage_modifies_register & (YE1_a_local[2] $ !NE1_dest_local_3[2]);


--UE1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_a_matches_dest2~45
--operation mode is normal

UE1L16 = (YE1_a_local[4] & NE1_dest_local_3[4] & (YE1_a_local[1] $ !NE1_dest_local_3[1]) # !YE1_a_local[4] & !NE1_dest_local_3[4] & (YE1_a_local[1] $ !NE1_dest_local_3[1])) & CASCADE(UE1L17);


--BF1_next_instruction_address[8] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[8]
--operation mode is counter

BF1_next_instruction_address[8]_lut_out = BF1_next_instruction_address[8] $ (!BF1L37);
BF1_next_instruction_address[8]_sload_eqn = (BF1L48 & EF1L34) # (!BF1L48 & BF1_next_instruction_address[8]_lut_out);
BF1_next_instruction_address[8] = DFFE(BF1_next_instruction_address[8]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[8]~119
--operation mode is counter

BF1L39 = CARRY(BF1_next_instruction_address[8] & (!BF1L37));


--QJ44L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F43|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ44L3 = (CJ1_sel_notb & !LJ1_true_regB[21] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[21] # !LH1_p3_sel_memword)) & CASCADE(PJ22_cascout);

--QJ44_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F43|cascout
--operation mode is normal

QJ44_cascout = (CJ1_sel_notb & !LJ1_true_regB[21] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[21] # !LH1_p3_sel_memword)) & CASCADE(PJ22_cascout);


--TH1_next_instruction_address[20] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[20]
--operation mode is counter

TH1_next_instruction_address[20]_lut_out = TH1_next_instruction_address[20] $ (!TH1L76);
TH1_next_instruction_address[20]_sload_eqn = (TH1L81 & WH1L64) # (!TH1L81 & TH1_next_instruction_address[20]_lut_out);
TH1_next_instruction_address[20] = DFFE(TH1_next_instruction_address[20]_sload_eqn, clk, K1_data_out, , TH1L80);

--TH1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|next_instruction_address[20]~218
--operation mode is counter

TH1L78 = CARRY(TH1_next_instruction_address[20] & (!TH1L76));


--FJ1_saved_status[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[10]
--operation mode is normal

FJ1_saved_status[10]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[10] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[1])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[1]);
FJ1_saved_status[10] = DFFE(FJ1_saved_status[10]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[1]
--operation mode is normal

DH1_instruction_3[1]_lut_out = DH1_instruction_2[1];
DH1_instruction_3[1] = DFFE(DH1_instruction_3[1]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[1]~2178
--operation mode is normal

FJ1L45 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[10] # !FJ1L17 & (DH1_instruction_3[1])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[1]);


--FJ1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|IPRI_write_enable_3~50
--operation mode is normal

FJ1L32 = FJ1L24 & (LH1_p3_op_is_TRAP_0 # LH1_p3_do_iTRET # FJ1L7);


--FJ1_saved_status[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[14]
--operation mode is normal

FJ1_saved_status[14]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[14] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[5])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[5]);
FJ1_saved_status[14] = DFFE(FJ1_saved_status[14]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[5]
--operation mode is normal

DH1_instruction_3[5]_lut_out = DH1_instruction_2[5];
DH1_instruction_3[5] = DFFE(DH1_instruction_3[5]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[5]~2180
--operation mode is normal

FJ1L49 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[14] # !FJ1L17 & (DH1_instruction_3[5])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[5]);


--FJ1_saved_status[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[13]
--operation mode is normal

FJ1_saved_status[13]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[13] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[4])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[4]);
FJ1_saved_status[13] = DFFE(FJ1_saved_status[13]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[4]
--operation mode is normal

DH1_instruction_3[4]_lut_out = DH1_instruction_2[4];
DH1_instruction_3[4] = DFFE(DH1_instruction_3[4]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[4]~2182
--operation mode is normal

FJ1L48 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[13] # !FJ1L17 & (DH1_instruction_3[4])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[4]);


--FJ1_saved_status[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[12]
--operation mode is normal

FJ1_saved_status[12]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[12] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[3])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[3]);
FJ1_saved_status[12] = DFFE(FJ1_saved_status[12]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[3]
--operation mode is normal

DH1_instruction_3[3]_lut_out = DH1_instruction_2[3];
DH1_instruction_3[3] = DFFE(DH1_instruction_3[3]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[3]~2184
--operation mode is normal

FJ1L47 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[12] # !FJ1L17 & (DH1_instruction_3[3])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[3]);


--FJ1_saved_status[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[11]
--operation mode is normal

FJ1_saved_status[11]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[11] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[2])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[2]);
FJ1_saved_status[11] = DFFE(FJ1_saved_status[11]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[2]
--operation mode is normal

DH1_instruction_3[2]_lut_out = DH1_instruction_2[2];
DH1_instruction_3[2] = DFFE(DH1_instruction_3[2]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[2]~2186
--operation mode is normal

FJ1L46 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[11] # !FJ1L17 & (DH1_instruction_3[2])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[2]);


--FJ1_saved_status[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[9]
--operation mode is normal

FJ1_saved_status[9]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[9] # !FJ1L18 & (!FJ1_IPRI_out_pre_mask[0])) # !LH1_p3_do_iWRCTL & (!FJ1_IPRI_out_pre_mask[0]);
FJ1_saved_status[9] = DFFE(FJ1_saved_status[9]_lut_out, clk, K1_data_out, , FJ1L124);


--DH1_instruction_3[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_3[0]
--operation mode is normal

DH1_instruction_3[0]_lut_out = DH1_instruction_2[0];
DH1_instruction_3[0] = DFFE(DH1_instruction_3[0]_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|STATUS_IPRI_reg_in[0]~2188
--operation mode is normal

FJ1L44 = LH1_p3_do_iWRCTL & (FJ1L17 & KJ1_true_regA[9] # !FJ1L17 & (DH1_instruction_3[0])) # !LH1_p3_do_iWRCTL & (DH1_instruction_3[0]);


--ZH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1709
--operation mode is normal

ZH1L7 = TH1_d1_instruction_fifo_out[6] & (!TH1_d1_instruction_fifo_out[5]);


--ZH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1710
--operation mode is normal

ZH1L8 = TH1_d1_instruction_fifo_out[9] & ZH1L7 & TH1_d1_instruction_fifo_out[10] & !TH1_d1_instruction_fifo_out[7] # !TH1_d1_instruction_fifo_out[9] & (!TH1_d1_instruction_fifo_out[10]);


--ZH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1711
--operation mode is normal

ZH1L9 = !ZH1L8 # !TH1_d1_instruction_fifo_out[8];

--ZH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1724
--operation mode is normal

ZH1L11 = !ZH1L8 # !TH1_d1_instruction_fifo_out[8];


--ZH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1712
--operation mode is normal

ZH1L15 = TH1_d1_instruction_fifo_out[10] & TH1_d1_instruction_fifo_out[7] & (!TH1_d1_instruction_fifo_out[8]);


--ZH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[0]~1719
--operation mode is normal

ZH1L10 = (TH1_d1_instruction_fifo_out[5] $ (!TH1_d1_instruction_fifo_out[9] & !TH1_d1_instruction_fifo_out[6]) # !ZH1L15) & CASCADE(ZH1L11);


--ZH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1714
--operation mode is normal

ZH1L16 = TH1_d1_instruction_fifo_out[10] # TH1_d1_instruction_fifo_out[11] & (TH1_d1_instruction_fifo_out[9] # !TH1_d1_instruction_fifo_out[8]);

--ZH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1725
--operation mode is normal

ZH1L19 = TH1_d1_instruction_fifo_out[10] # TH1_d1_instruction_fifo_out[11] & (TH1_d1_instruction_fifo_out[9] # !TH1_d1_instruction_fifo_out[8]);


--ZH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1715
--operation mode is normal

ZH1L17 = TH1_d1_instruction_fifo_out[5] & (!TH1_d1_instruction_fifo_out[6]);


--ZH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value[1]~1720
--operation mode is normal

ZH1L18 = (!ZH1L17 # !TH1_d1_instruction_fifo_out[9] # !ZH1L15 # !TH1_d1_instruction_fifo_out[11]) & CASCADE(ZH1L19);


--QH1_dest_local[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[0]
--operation mode is normal

QH1_dest_local[0]_lut_out = LH1_p_do_trap_offset # TH1L21 & !QH1L25 # !LH1L9;
QH1_dest_local[0] = DFFE(QH1_dest_local[0]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_dest_local[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[3]
--operation mode is normal

QH1_dest_local[3]_lut_out = LH1L81 # TH1L25 & !QH1L24 # !LH1L9;
QH1_dest_local[3] = DFFE(QH1_dest_local[3]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_dest_local[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[2]
--operation mode is normal

QH1_dest_local[2]_lut_out = LH1L81 # TH1L24 & !QH1L24 # !LH1L9;
QH1_dest_local[2] = DFFE(QH1_dest_local[2]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_dest_local[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[4]
--operation mode is normal

QH1_dest_local[4]_lut_out = TH1L27 & LH1L9 & !LH1L81 & !QH1L24;
QH1_dest_local[4] = DFFE(QH1_dest_local[4]_lut_out, clk, K1_data_out, , UH1L1);


--QH1_dest_local[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|dest_local[1]
--operation mode is normal

QH1_dest_local[1]_lut_out = LH1L81 # TH1L23 & !QH1L24 # !LH1L9;
QH1_dest_local[1] = DFFE(QH1_dest_local[1]_lut_out, clk, K1_data_out, , UH1L1);


--LH1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSKP0x~40
--operation mode is normal

LH1L103 = DH1_instruction_2[12] & DH1_instruction_2[14] & !DH1_instruction_2[11] & !DH1_instruction_2[15];


--XB1_ROE is dual_processor:inst|dac_spi:the_dac_spi|ROE
--operation mode is normal

XB1_ROE_lut_out = XB1L240 & (XB1_RRDY # XB1_ROE & !XB1_status_wr_strobe) # !XB1L240 & (XB1_ROE & !XB1_status_wr_strobe);
XB1_ROE = DFFE(XB1_ROE_lut_out, clk, K1_data_out, , );


--XB1_iROE_reg is dual_processor:inst|dac_spi:the_dac_spi|iROE_reg
--operation mode is normal

XB1_iROE_reg_lut_out = ZJ1_op_a[3];
XB1_iROE_reg = DFFE(XB1_iROE_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1_iE_reg is dual_processor:inst|dac_spi:the_dac_spi|iE_reg
--operation mode is normal

XB1_iE_reg_lut_out = ZJ1_op_a[8];
XB1_iE_reg = DFFE(XB1_iE_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1L128 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~200
--operation mode is normal

XB1L128 = XB1_ROE & (XB1_iROE_reg # XB1_iE_reg);


--XB1_iEOP_reg is dual_processor:inst|dac_spi:the_dac_spi|iEOP_reg
--operation mode is normal

XB1_iEOP_reg_lut_out = ZJ1_op_a[9];
XB1_iEOP_reg = DFFE(XB1_iEOP_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1_iRRDY_reg is dual_processor:inst|dac_spi:the_dac_spi|iRRDY_reg
--operation mode is normal

XB1_iRRDY_reg_lut_out = ZJ1_op_a[7];
XB1_iRRDY_reg = DFFE(XB1_iRRDY_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1_RRDY is dual_processor:inst|dac_spi:the_dac_spi|RRDY
--operation mode is normal

XB1_RRDY_lut_out = XB1L240 # XB1_RRDY & !XB1_status_wr_strobe & !XB1_data_rd_strobe;
XB1_RRDY = DFFE(XB1_RRDY_lut_out, clk, K1_data_out, , );


--XB1_EOP is dual_processor:inst|dac_spi:the_dac_spi|EOP
--operation mode is normal

XB1_EOP_lut_out = !XB1_status_wr_strobe & (XB1_EOP # XB1L12 # XB1L13);
XB1_EOP = DFFE(XB1_EOP_lut_out, clk, K1_data_out, , );


--XB1L129 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~201
--operation mode is normal

XB1L129 = XB1_iEOP_reg & (XB1_EOP # XB1_iRRDY_reg & XB1_RRDY) # !XB1_iEOP_reg & XB1_iRRDY_reg & XB1_RRDY;


--XB1_TOE is dual_processor:inst|dac_spi:the_dac_spi|TOE
--operation mode is normal

XB1_TOE_lut_out = !XB1_status_wr_strobe & (XB1_TOE # XB1_data_wr_strobe & !XB1L46);
XB1_TOE = DFFE(XB1_TOE_lut_out, clk, K1_data_out, , );


--XB1_iTOE_reg is dual_processor:inst|dac_spi:the_dac_spi|iTOE_reg
--operation mode is normal

XB1_iTOE_reg_lut_out = ZJ1_op_a[4];
XB1_iTOE_reg = DFFE(XB1_iTOE_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--XB1L130 is dual_processor:inst|dac_spi:the_dac_spi|irq_reg~202
--operation mode is normal

XB1L130 = XB1L129 # XB1_TOE & (XB1_iE_reg # XB1_iTOE_reg);


--XB1L46 is dual_processor:inst|dac_spi:the_dac_spi|TRDY~0
--operation mode is normal

XB1L46 = !XB1_tx_holding_primed # !XB1_transmitting;


--XB1_iTRDY_reg is dual_processor:inst|dac_spi:the_dac_spi|iTRDY_reg
--operation mode is normal

XB1_iTRDY_reg_lut_out = ZJ1_op_a[6];
XB1_iTRDY_reg = DFFE(XB1_iTRDY_reg_lut_out, clk, K1_data_out, , XB1_control_wr_strobe);


--NK1_tx_overrun is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_overrun
--operation mode is normal

NK1_tx_overrun_lut_out = !LK1L53 & (NK1_tx_overrun # NK1_tx_ready & NK1L34);
NK1_tx_overrun = DFFE(NK1_tx_overrun_lut_out, clk, K1_data_out, , );


--LK1_control_reg[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[4]
--operation mode is normal

LK1_control_reg[4]_lut_out = ZJ1_op_a[4];
LK1_control_reg[4] = DFFE(LK1_control_reg[4]_lut_out, clk, K1_data_out, , LK1L13);


--LK1_control_reg[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[5]
--operation mode is normal

LK1_control_reg[5]_lut_out = ZJ1_op_a[5];
LK1_control_reg[5] = DFFE(LK1_control_reg[5]_lut_out, clk, K1_data_out, , LK1L13);


--NK1_tx_shift_empty is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_shift_empty
--operation mode is normal

NK1_tx_shift_empty_lut_out = NK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # NK1_tx_ready # !NK1L30;
NK1_tx_shift_empty = DFFE(NK1_tx_shift_empty_lut_out, clk, K1_data_out, , );


--LK1L15 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~115
--operation mode is normal

LK1L15 = NK1_tx_overrun & (LK1_control_reg[4] # LK1_control_reg[5] & !NK1_tx_shift_empty) # !NK1_tx_overrun & (LK1_control_reg[5] & !NK1_tx_shift_empty);


--MK1_framing_error is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|framing_error
--operation mode is normal

MK1_framing_error_lut_out = MK1L41 & (!LK1L53);
MK1_framing_error = DFFE(MK1_framing_error_lut_out, clk, K1_data_out, , );


--LK1_control_reg[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[1]
--operation mode is normal

LK1_control_reg[1]_lut_out = ZJ1_op_a[1];
LK1_control_reg[1] = DFFE(LK1_control_reg[1]_lut_out, clk, K1_data_out, , LK1L13);


--LK1_control_reg[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[6]
--operation mode is normal

LK1_control_reg[6]_lut_out = ZJ1_op_a[6];
LK1_control_reg[6] = DFFE(LK1_control_reg[6]_lut_out, clk, K1_data_out, , LK1L13);


--LK1L16 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~116
--operation mode is normal

LK1L16 = MK1_framing_error & (LK1_control_reg[1] # LK1_control_reg[6] & !NK1_tx_ready) # !MK1_framing_error & (LK1_control_reg[6] & !NK1_tx_ready);


--LK1_control_reg[8] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[8]
--operation mode is normal

LK1_control_reg[8]_lut_out = ZJ1_op_a[8];
LK1_control_reg[8] = DFFE(LK1_control_reg[8]_lut_out, clk, K1_data_out, , LK1L13);


--MK1_break_detect is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|break_detect
--operation mode is normal

MK1_break_detect_lut_out = !LK1L53 & (MK1_break_detect # MK1_got_new_char & !MK1L45);
MK1_break_detect = DFFE(MK1_break_detect_lut_out, clk, K1_data_out, , );


--MK1_rx_overrun is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_overrun
--operation mode is normal

MK1_rx_overrun_lut_out = !LK1L53 & (MK1_rx_overrun # MK1_rx_char_ready & MK1_got_new_char);
MK1_rx_overrun = DFFE(MK1_rx_overrun_lut_out, clk, K1_data_out, , );


--LK1L52 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|status_reg[8]~18
--operation mode is normal

LK1L52 = MK1_framing_error # MK1_break_detect # MK1_rx_overrun # NK1_tx_overrun;


--LK1L17 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~117
--operation mode is normal

LK1L17 = LK1L15 # LK1L16 # LK1_control_reg[8] & LK1L52;


--LK1_control_reg[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[3]
--operation mode is normal

LK1_control_reg[3]_lut_out = ZJ1_op_a[3];
LK1_control_reg[3] = DFFE(LK1_control_reg[3]_lut_out, clk, K1_data_out, , LK1L13);


--LK1_control_reg[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[2]
--operation mode is normal

LK1_control_reg[2]_lut_out = ZJ1_op_a[2];
LK1_control_reg[2] = DFFE(LK1_control_reg[2]_lut_out, clk, K1_data_out, , LK1L13);


--LK1L18 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|qualified_irq~118
--operation mode is normal

LK1L18 = MK1_break_detect & (LK1_control_reg[2] # MK1_rx_overrun & LK1_control_reg[3]) # !MK1_break_detect & MK1_rx_overrun & LK1_control_reg[3];


--LK1_control_reg[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[7]
--operation mode is normal

LK1_control_reg[7]_lut_out = ZJ1_op_a[7];
LK1_control_reg[7] = DFFE(LK1_control_reg[7]_lut_out, clk, K1_data_out, , LK1L13);


--MK1_rx_char_ready is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_char_ready
--operation mode is normal

MK1_rx_char_ready_lut_out = MK1L47 & (MK1_rx_char_ready # MK1_delayed_unxrx_in_processxx3 & !MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);
MK1_rx_char_ready = DFFE(MK1_rx_char_ready_lut_out, clk, K1_data_out, , );


--JK1_tx_overrun is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_overrun
--operation mode is normal

JK1_tx_overrun_lut_out = !GK1L52 & (JK1_tx_overrun # JK1_tx_ready & JK1L32);
JK1_tx_overrun = DFFE(JK1_tx_overrun_lut_out, clk, K1_data_out, , );


--GK1_control_reg[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[4]
--operation mode is normal

GK1_control_reg[4]_lut_out = ZJ1_op_a[4];
GK1_control_reg[4] = DFFE(GK1_control_reg[4]_lut_out, clk, K1_data_out, , GK1L12);


--GK1_control_reg[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[5]
--operation mode is normal

GK1_control_reg[5]_lut_out = ZJ1_op_a[5];
GK1_control_reg[5] = DFFE(GK1_control_reg[5]_lut_out, clk, K1_data_out, , GK1L12);


--JK1_tx_shift_empty is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_shift_empty
--operation mode is normal

JK1_tx_shift_empty_lut_out = JK1_unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0] # JK1_tx_ready # !JK1L27;
JK1_tx_shift_empty = DFFE(JK1_tx_shift_empty_lut_out, clk, K1_data_out, , );


--GK1L14 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~115
--operation mode is normal

GK1L14 = JK1_tx_overrun & (GK1_control_reg[4] # GK1_control_reg[5] & !JK1_tx_shift_empty) # !JK1_tx_overrun & (GK1_control_reg[5] & !JK1_tx_shift_empty);


--HK1_framing_error is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error
--operation mode is normal

HK1_framing_error_lut_out = HK1L38 & (!XD1L5 # !UD1L1 # !JH1_dc_write);
HK1_framing_error = DFFE(HK1_framing_error_lut_out, clk, K1_data_out, , );


--GK1_control_reg[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[1]
--operation mode is normal

GK1_control_reg[1]_lut_out = ZJ1_op_a[1];
GK1_control_reg[1] = DFFE(GK1_control_reg[1]_lut_out, clk, K1_data_out, , GK1L12);


--GK1_control_reg[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[6]
--operation mode is normal

GK1_control_reg[6]_lut_out = ZJ1_op_a[6];
GK1_control_reg[6] = DFFE(GK1_control_reg[6]_lut_out, clk, K1_data_out, , GK1L12);


--GK1L15 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~116
--operation mode is normal

GK1L15 = HK1_framing_error & (GK1_control_reg[1] # GK1_control_reg[6] & !JK1_tx_ready) # !HK1_framing_error & (GK1_control_reg[6] & !JK1_tx_ready);


--GK1_control_reg[8] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[8]
--operation mode is normal

GK1_control_reg[8]_lut_out = ZJ1_op_a[8];
GK1_control_reg[8] = DFFE(GK1_control_reg[8]_lut_out, clk, K1_data_out, , GK1L12);


--HK1_break_detect is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|break_detect
--operation mode is normal

HK1_break_detect_lut_out = !GK1L52 & (HK1_break_detect # HK1_got_new_char & !HK1L42);
HK1_break_detect = DFFE(HK1_break_detect_lut_out, clk, K1_data_out, , );


--HK1_rx_overrun is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_overrun
--operation mode is normal

HK1_rx_overrun_lut_out = !GK1L52 & (HK1_rx_overrun # HK1_rx_char_ready & HK1_got_new_char);
HK1_rx_overrun = DFFE(HK1_rx_overrun_lut_out, clk, K1_data_out, , );


--GK1L51 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_reg[8]~18
--operation mode is normal

GK1L51 = HK1_framing_error # HK1_break_detect # HK1_rx_overrun # JK1_tx_overrun;


--GK1L16 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~117
--operation mode is normal

GK1L16 = GK1L14 # GK1L15 # GK1_control_reg[8] & GK1L51;


--GK1_control_reg[3] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[3]
--operation mode is normal

GK1_control_reg[3]_lut_out = ZJ1_op_a[3];
GK1_control_reg[3] = DFFE(GK1_control_reg[3]_lut_out, clk, K1_data_out, , GK1L12);


--GK1_control_reg[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[2]
--operation mode is normal

GK1_control_reg[2]_lut_out = ZJ1_op_a[2];
GK1_control_reg[2] = DFFE(GK1_control_reg[2]_lut_out, clk, K1_data_out, , GK1L12);


--GK1L17 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|qualified_irq~118
--operation mode is normal

GK1L17 = HK1_break_detect & (GK1_control_reg[2] # HK1_rx_overrun & GK1_control_reg[3]) # !HK1_break_detect & HK1_rx_overrun & GK1_control_reg[3];


--GK1_control_reg[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[7]
--operation mode is normal

GK1_control_reg[7]_lut_out = ZJ1_op_a[7];
GK1_control_reg[7] = DFFE(GK1_control_reg[7]_lut_out, clk, K1_data_out, , GK1L12);


--HK1_rx_char_ready is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready
--operation mode is normal

HK1_rx_char_ready_lut_out = HK1L44 & (HK1_rx_char_ready # HK1_delayed_unxrx_in_processxx3 & !HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);
HK1_rx_char_ready = DFFE(HK1_rx_char_ready_lut_out, clk, K1_data_out, , );


--VC1L11 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~384
--operation mode is normal

VC1L11 = VC1L16 & VC1L17 & VC1L18 & VC1L19;


--VC1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|o_scope_timer:the_o_scope_timer|delayed_unxcounter_is_zeroxx0
--operation mode is normal

VC1_delayed_unxcounter_is_zeroxx0_lut_out = VC1L16 & VC1L17 & VC1L18 & VC1L19;
VC1_delayed_unxcounter_is_zeroxx0 = DFFE(VC1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--VC1L154 is dual_processor:inst|o_scope_timer:the_o_scope_timer|timeout_occurred~44
--operation mode is normal

VC1L154 = VC1_timeout_occurred # VC1L11 & (!VC1_delayed_unxcounter_is_zeroxx0);


--VC1L127 is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_wr_strobe~29
--operation mode is normal

VC1L127 = VC1L126 & WC1L1 & !VJ1_dc_address[5] & !VJ1_dc_address[8];


--VC1_control_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_wr_strobe
--operation mode is normal

VC1_control_wr_strobe = VC1L127 & VJ1_dc_address[2] & !VJ1_dc_address[4] & !VJ1_dc_address[3];


--PD1L11 is dual_processor:inst|timer1:the_timer1|counter_is_zero~384
--operation mode is normal

PD1L11 = PD1L16 & PD1L17 & PD1L18 & PD1L19;


--PD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|timer1:the_timer1|delayed_unxcounter_is_zeroxx0
--operation mode is normal

PD1_delayed_unxcounter_is_zeroxx0_lut_out = PD1L16 & PD1L17 & PD1L18 & PD1L19;
PD1_delayed_unxcounter_is_zeroxx0 = DFFE(PD1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--PD1L229 is dual_processor:inst|timer1:the_timer1|timeout_occurred~37
--operation mode is normal

PD1L229 = PD1_timeout_occurred # PD1L11 & (!PD1_delayed_unxcounter_is_zeroxx0);


--PD1L159 is dual_processor:inst|timer1:the_timer1|period_l_wr_strobe~27
--operation mode is normal

PD1L159 = QD1L1 & JH1_dc_write & (!DC1_enet_nios_data_master_waitrequest);


--PD1_control_wr_strobe is dual_processor:inst|timer1:the_timer1|control_wr_strobe
--operation mode is normal

PD1_control_wr_strobe = PD1L159 & VJ1_dc_address[2] & !VJ1_dc_address[4] & !VJ1_dc_address[3];


--GC1L1 is dual_processor:inst|ls_int_input:the_ls_int_input|always1~21
--operation mode is normal

GC1L1 = VJ1_dc_address[3] & JH1_dc_write & !VJ1_dc_address[2] & !DC1_enet_nios_data_master_waitrequest;


--PB1_d1_data_in is dual_processor:inst|bounceback_int:the_bounceback_int|d1_data_in
--operation mode is normal

PB1_d1_data_in_lut_out = F1L1780Q;
PB1_d1_data_in = DFFE(PB1_d1_data_in_lut_out, clk, K1_data_out, , );


--PB1_d2_data_in is dual_processor:inst|bounceback_int:the_bounceback_int|d2_data_in
--operation mode is normal

PB1_d2_data_in_lut_out = PB1_d1_data_in;
PB1_d2_data_in = DFFE(PB1_d2_data_in_lut_out, clk, K1_data_out, , );


--PB1L4 is dual_processor:inst|bounceback_int:the_bounceback_int|edge_capture~27
--operation mode is normal

PB1L4 = PB1_edge_capture # PB1_d1_data_in & (!PB1_d2_data_in);


--GC1L24 is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture_wr_strobe~11
--operation mode is normal

GC1L24 = JH1_dc_write & VJ1_dc_address[2] & VJ1_dc_address[3] & !DC1_enet_nios_data_master_waitrequest;


--VB1_d1_data_in[7] is dual_processor:inst|control_int:the_control_int|d1_data_in[7]
--operation mode is normal

VB1_d1_data_in[7]_lut_out = F1L1851Q;
VB1_d1_data_in[7] = DFFE(VB1_d1_data_in[7]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[7] is dual_processor:inst|control_int:the_control_int|d2_data_in[7]
--operation mode is normal

VB1_d2_data_in[7]_lut_out = VB1_d1_data_in[7];
VB1_d2_data_in[7] = DFFE(VB1_d2_data_in[7]_lut_out, clk, K1_data_out, , );


--VB1L33 is dual_processor:inst|control_int:the_control_int|edge_capture~244
--operation mode is normal

VB1L33 = VB1_d1_data_in[7] & (!VB1_d2_data_in[7]);


--XC1L145 is dual_processor:inst|one_ms_timer:the_one_ms_timer|timeout_occurred~37
--operation mode is normal

XC1L145 = DC1_enet_nios_data_master_waitrequest # !JH1_dc_write # !YC1L2 # !T1L2;


--XC1L8 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~379
--operation mode is normal

XC1L8 = XC1L13 & XC1L14 & XC1L15 & XC1L16;


--XC1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|one_ms_timer:the_one_ms_timer|delayed_unxcounter_is_zeroxx0
--operation mode is normal

XC1_delayed_unxcounter_is_zeroxx0_lut_out = XC1L13 & XC1L14 & XC1L15 & XC1L16;
XC1_delayed_unxcounter_is_zeroxx0 = DFFE(XC1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--RD1L11 is dual_processor:inst|timer2:the_timer2|counter_is_zero~384
--operation mode is normal

RD1L11 = RD1L16 & RD1L17 & RD1L18 & RD1L19;


--RD1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|timer2:the_timer2|delayed_unxcounter_is_zeroxx0
--operation mode is normal

RD1_delayed_unxcounter_is_zeroxx0_lut_out = RD1L16 & RD1L17 & RD1L18 & RD1L19;
RD1_delayed_unxcounter_is_zeroxx0 = DFFE(RD1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--RD1L230 is dual_processor:inst|timer2:the_timer2|timeout_occurred~37
--operation mode is normal

RD1L230 = RD1_timeout_occurred # RD1L11 & (!RD1_delayed_unxcounter_is_zeroxx0);


--RD1L160 is dual_processor:inst|timer2:the_timer2|period_l_wr_strobe~27
--operation mode is normal

RD1L160 = SD1L2 & JH1_dc_write & !VJ1_dc_address[5] & !DC1_enet_nios_data_master_waitrequest;


--RD1_control_wr_strobe is dual_processor:inst|timer2:the_timer2|control_wr_strobe
--operation mode is normal

RD1_control_wr_strobe = RD1L160 & VJ1_dc_address[2] & !VJ1_dc_address[4] & !VJ1_dc_address[3];


--Q1_delayed_unxcounter_is_zeroxx0 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|delayed_unxcounter_is_zeroxx0
--operation mode is normal

Q1_delayed_unxcounter_is_zeroxx0_lut_out = Q1L7 & Q1L8 & Q1L9;
Q1_delayed_unxcounter_is_zeroxx0 = DFFE(Q1_delayed_unxcounter_is_zeroxx0_lut_out, clk, K1_data_out, , );


--Q1L68 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|timeout_occurred~39
--operation mode is normal

Q1L68 = Q1L7 & Q1L8 & Q1L9 & !Q1_delayed_unxcounter_is_zeroxx0;


--Q1L66 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|status_wr_strobe~11
--operation mode is normal

Q1L66 = JH1_dc_write & VJ1_dc_address[5] & SD1L2 & !DC1_enet_nios_data_master_waitrequest;


--VB1L1 is dual_processor:inst|control_int:the_control_int|always1~20
--operation mode is normal

VB1L1 = HC1L1 & GC1L1 & !VJ1_dc_address[5] & !VJ1_dc_address[4];


--VB1_d1_data_in[1] is dual_processor:inst|control_int:the_control_int|d1_data_in[1]
--operation mode is normal

VB1_d1_data_in[1]_lut_out = TB1_data_out[1];
VB1_d1_data_in[1] = DFFE(VB1_d1_data_in[1]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[1] is dual_processor:inst|control_int:the_control_int|d2_data_in[1]
--operation mode is normal

VB1_d2_data_in[1]_lut_out = VB1_d1_data_in[1];
VB1_d2_data_in[1] = DFFE(VB1_d2_data_in[1]_lut_out, clk, K1_data_out, , );


--VB1L32 is dual_processor:inst|control_int:the_control_int|edge_capture_wr_strobe~10
--operation mode is normal

VB1L32 = HC1L1 & GC1L24 & !VJ1_dc_address[5] & !VJ1_dc_address[4];


--MH1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~81
--operation mode is arithmetic

MH1L4 = MH1_d1_irqnumber[3] & !FJ1_IPRI_out_pre_mask[3] & MH1L7 # !MH1_d1_irqnumber[3] & (MH1L7 # !FJ1_IPRI_out_pre_mask[3]);

--MH1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~83
--operation mode is arithmetic

MH1L5 = CARRY(MH1_d1_irqnumber[3] & (FJ1_IPRI_out_pre_mask[3] # !MH1L7) # !MH1_d1_irqnumber[3] & FJ1_IPRI_out_pre_mask[3] & !MH1L7);


--FJ1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|qualified_overflow_trap~49
--operation mode is normal

FJ1L103 = !DH1_instruction_3[4] & !DH1_instruction_3[3] & !DH1_instruction_3[2];


--FJ1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|qualified_overflow_trap~50
--operation mode is normal

FJ1L104 = SJ1L41 & LH1_p3_op_is_TRAP_0 & FJ1L103 & !DH1_instruction_3[5];


--FJ1L136 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~62
--operation mode is normal

FJ1L136 = FJ1_IE_out_pre_mask & (DH1_instruction_3[1] # !DH1_instruction_3[0] # !FJ1L104);

--FJ1L138 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~67
--operation mode is normal

FJ1L138 = FJ1_IE_out_pre_mask & (DH1_instruction_3[1] # !DH1_instruction_3[0] # !FJ1L104);


--FJ1L137 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_underflow~65
--operation mode is normal

FJ1L137 = (FJ1_trap_request_underflow # FJ1_trap_if_save & LH1_p1_do_iSAVE & KH1L24) & CASCADE(FJ1L138);


--FJ1L132 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~64
--operation mode is normal

FJ1L132 = FJ1_IE_out_pre_mask & (DH1_instruction_3[0] # !DH1_instruction_3[1] # !FJ1L104);

--FJ1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~69
--operation mode is normal

FJ1L134 = FJ1_IE_out_pre_mask & (DH1_instruction_3[0] # !DH1_instruction_3[1] # !FJ1L104);


--FJ1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|trap_request_overflow~67
--operation mode is normal

FJ1L133 = (FJ1_trap_request_overflow # FJ1_trap_if_restore & KH1L24 & LH1_p1_do_iRESTORE) & CASCADE(FJ1L134);


--XB1_shift_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[10]
--operation mode is normal

XB1_shift_reg[10]_lut_out = XB1L175 & XB1_shift_reg[9] # !XB1L175 & (XB1L180);
XB1_shift_reg[10] = DFFE(XB1_shift_reg[10]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[11]
--operation mode is normal

XB1_tx_holding_reg[11]_lut_out = ZJ1_op_a[11];
XB1_tx_holding_reg[11] = DFFE(XB1_tx_holding_reg[11]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L179 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3993
--operation mode is normal

XB1L179 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[11] # !XB1_transmitting & (XB1_tx_holding_reg[11])) # !XB1_tx_holding_primed & XB1_shift_reg[11];


--CL1L39 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT
--operation mode is arithmetic

CL1L39 = GND;

--CL1_cout is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout
--operation mode is arithmetic

CL1_cout = CARRY(FL23_aeb_out # !CL1L21);


--CL2_sload_path[5] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

CL2_sload_path[5]_lut_out = CL2_sload_path[5] $ CL2L11;
CL2_sload_path[5]_reg_input = !CL2_pre_sclr & CL2_sload_path[5]_lut_out;
CL2_sload_path[5] = DFFE(CL2_sload_path[5]_reg_input, clk, , , G1_inst8);

--CL2L13 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

CL2L13 = CARRY(!CL2L11 # !CL2_sload_path[5]);


--CL2_sload_path[4] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

CL2_sload_path[4]_lut_out = CL2_sload_path[4] $ !CL2L9;
CL2_sload_path[4]_reg_input = !CL2_pre_sclr & CL2_sload_path[4]_lut_out;
CL2_sload_path[4] = DFFE(CL2_sload_path[4]_reg_input, clk, , , G1_inst8);

--CL2L11 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

CL2L11 = CARRY(CL2_sload_path[4] & !CL2L9);


--CL2_sload_path[3] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

CL2_sload_path[3]_lut_out = CL2_sload_path[3] $ CL2L7;
CL2_sload_path[3]_reg_input = !CL2_pre_sclr & CL2_sload_path[3]_lut_out;
CL2_sload_path[3] = DFFE(CL2_sload_path[3]_reg_input, clk, , , G1_inst8);

--CL2L9 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

CL2L9 = CARRY(!CL2L7 # !CL2_sload_path[3]);


--CL2_sload_path[1] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

CL2_sload_path[1]_lut_out = CL2_sload_path[1] $ (CL2L3);
CL2_sload_path[1]_reg_input = !CL2_pre_sclr & CL2_sload_path[1]_lut_out;
CL2_sload_path[1] = DFFE(CL2_sload_path[1]_reg_input, clk, , , G1_inst8);

--CL2L5 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

CL2L5 = CARRY(!CL2L3 # !CL2_sload_path[1]);


--CL2_sload_path[2] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

CL2_sload_path[2]_lut_out = CL2_sload_path[2] $ !CL2L5;
CL2_sload_path[2]_reg_input = !CL2_pre_sclr & CL2_sload_path[2]_lut_out;
CL2_sload_path[2] = DFFE(CL2_sload_path[2]_reg_input, clk, , , G1_inst8);

--CL2L7 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

CL2L7 = CARRY(CL2_sload_path[2] & !CL2L5);


--CL2_sload_path[0] is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

CL2_sload_path[0]_lut_out = !CL2_sload_path[0];
CL2_sload_path[0]_reg_input = !CL2_pre_sclr & CL2_sload_path[0]_lut_out;
CL2_sload_path[0] = DFFE(CL2_sload_path[0]_reg_input, clk, , , G1_inst8);

--CL2L3 is lvdt_interface:inst61|pulse_expander:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL2L3 = CARRY(CL2_sload_path[0]);


--CL3_sload_path[5] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

CL3_sload_path[5]_lut_out = CL3_sload_path[5] $ CL3L11;
CL3_sload_path[5]_reg_input = !CL3_pre_sclr & CL3_sload_path[5]_lut_out;
CL3_sload_path[5] = DFFE(CL3_sload_path[5]_reg_input, clk, , , G1_inst12);

--CL3L13 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

CL3L13 = CARRY(!CL3L11 # !CL3_sload_path[5]);


--CL3_sload_path[4] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

CL3_sload_path[4]_lut_out = CL3_sload_path[4] $ (!CL3L9);
CL3_sload_path[4]_reg_input = !CL3_pre_sclr & CL3_sload_path[4]_lut_out;
CL3_sload_path[4] = DFFE(CL3_sload_path[4]_reg_input, clk, , , G1_inst12);

--CL3L11 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

CL3L11 = CARRY(CL3_sload_path[4] & (!CL3L9));


--CL3_sload_path[3] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

CL3_sload_path[3]_lut_out = CL3_sload_path[3] $ CL3L7;
CL3_sload_path[3]_reg_input = !CL3_pre_sclr & CL3_sload_path[3]_lut_out;
CL3_sload_path[3] = DFFE(CL3_sload_path[3]_reg_input, clk, , , G1_inst12);

--CL3L9 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

CL3L9 = CARRY(!CL3L7 # !CL3_sload_path[3]);


--CL3_sload_path[1] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

CL3_sload_path[1]_lut_out = CL3_sload_path[1] $ (CL3L3);
CL3_sload_path[1]_reg_input = !CL3_pre_sclr & CL3_sload_path[1]_lut_out;
CL3_sload_path[1] = DFFE(CL3_sload_path[1]_reg_input, clk, , , G1_inst12);

--CL3L5 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

CL3L5 = CARRY(!CL3L3 # !CL3_sload_path[1]);


--CL3_sload_path[2] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

CL3_sload_path[2]_lut_out = CL3_sload_path[2] $ !CL3L5;
CL3_sload_path[2]_reg_input = !CL3_pre_sclr & CL3_sload_path[2]_lut_out;
CL3_sload_path[2] = DFFE(CL3_sload_path[2]_reg_input, clk, , , G1_inst12);

--CL3L7 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

CL3L7 = CARRY(CL3_sload_path[2] & !CL3L5);


--CL3_sload_path[0] is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

CL3_sload_path[0]_lut_out = !CL3_sload_path[0];
CL3_sload_path[0]_reg_input = !CL3_pre_sclr & CL3_sload_path[0]_lut_out;
CL3_sload_path[0] = DFFE(CL3_sload_path[0]_reg_input, clk, , , G1_inst12);

--CL3L3 is lvdt_interface:inst61|pulse_expander:inst40|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL3L3 = CARRY(CL3_sload_path[0]);


--QJ57L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F56|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ57L3 = (EJ1_rota3[2] & KJ1_true_regA[20] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[28] # !EJ1L29)) & CASCADE(QJ58_cascout);

--QJ57_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F56|cascout
--operation mode is normal

QJ57_cascout = (EJ1_rota3[2] & KJ1_true_regA[20] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[28] # !EJ1L29)) & CASCADE(QJ58_cascout);


--CK25_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC24|regout
--operation mode is normal

CK25_regout_lut_out = (AK1_sel_override_hi & GJ1L7 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[12] # !AK1L2)) & CASCADE(BK25_cascout);
CK25_regout = DFFE(CK25_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7174
--operation mode is normal

LJ1L58 = YJ1_do_fwd_b_alu & (RJ29_regout $ MJ29_regout) # !YJ1_do_fwd_b_alu & CK25_regout;


--LJ1_true_regB[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[28]
--operation mode is normal

LJ1_true_regB[28] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L58));


--E1L899Q is simple_pvu:inst13|data_output[4]~reg0
--operation mode is normal

E1L899Q_lut_out = VJ1_dc_address[5] & (E1L957 & (E1_VELOCITY_COUNT[4]) # !E1L957 & E1_VELOCITY[4]) # !VJ1_dc_address[5] & (E1L957);
E1L899Q = DFFE(E1L899Q_lut_out, clk, , , E1L1053);


--RD1_readdata[4] is dual_processor:inst|timer2:the_timer2|readdata[4]
--operation mode is normal

RD1_readdata[4]_lut_out = !RD1L176;
RD1_readdata[4] = DFFE(RD1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L126 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13393
--operation mode is normal

DC1L126 = E1L899Q & (RD1_readdata[4] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L899Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[4] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[4]
--operation mode is normal

VC1_readdata[4]_lut_out = XD1L1 & (VC1_period_h_register[4] # XD1L5 & !VC1_period_l_register[4]) # !XD1L1 & (XD1L5 & !VC1_period_l_register[4]);
VC1_readdata[4] = DFFE(VC1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L127 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13394
--operation mode is normal

DC1L127 = DC1L126 & (VC1_readdata[4] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[4] is dual_processor:inst|control_int:the_control_int|readdata[4]
--operation mode is normal

VB1_readdata[4]_lut_out = VB1L55 # TB1_data_out[3] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[4] = DFFE(VB1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L128 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13396
--operation mode is normal

DC1L128 = DC1L127 & DC1L138 & (VB1_readdata[4] # !WB1_enet_nios_data_master_requests_control_int_s1);


--GC1_readdata[4] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[4]
--operation mode is normal

GC1_readdata[4]_lut_out = GC1L42 # UK8_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[4] = DFFE(GC1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L129 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13397
--operation mode is normal

DC1L129 = DC1L158 & DC1L128 & (GC1_readdata[4] # !HC1_enet_nios_data_master_requests_ls_int_input_s1);


--PJ5L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F4|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ5L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[4] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[4] # !LH1_p3_do_custom_instruction);

--PJ5_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F4|cascout
--operation mode is normal

PJ5_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[4] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[4] # !LH1_p3_do_custom_instruction);


--LJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7175
--operation mode is normal

LJ1L59 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[4] # !YJ1_do_fwd_b_alu & (CK10_regout));


--XF9L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F8|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF9L3 = !VE1_p3_do_iRDCTL;

--XF9_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F8|cascout
--operation mode is normal

XF9_cascout = !VE1_p3_do_iRDCTL;


--PF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Equal~81
--operation mode is normal

PF1L14 = !LG9_regout & !LG6_regout;


--PF1_control_register_result[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[0]
--operation mode is normal

PF1_control_register_result[0] = PF1L14 & !LG8_regout & (LG7_regout # PF1L12);


--VE1L74 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iRDCTL~60
--operation mode is normal

VE1L74 = VE1L69 & NE1_instruction_2[9] & NE1_instruction_2[8] & !NE1_instruction_2[7];


--QF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|Equal~560
--operation mode is normal

QF1L2 = XE1_shiftValue[0] & (XE1_shiftValue[1] & XE1_shiftValue[2] & !VE1_p3_is_right_shift # !XE1_shiftValue[1] & !XE1_shiftValue[2] & VE1_p3_is_right_shift);


--QF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[5]~222
--operation mode is normal

QF1L8 = XE1_shiftValue[2] & XE1_shiftValue[1] & (!VE1_p3_is_right_shift) # !XE1_shiftValue[2] & VE1_p3_is_right_shift & (XE1_shiftValue[1] $ XE1_shiftValue[0]);


--VE1_p2_V_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_V_update
--operation mode is normal

VE1_p2_V_update_lut_out = ME5_q[1];
VE1_p2_V_update = DFFE(VE1_p2_V_update_lut_out, clk, K1_data_out, , TE1L6);


--HG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[0]~487
--operation mode is normal

HG1L1 = UE1_a_matches_dest2 & (ZF1_regout $ VF1_regout) # !UE1_a_matches_dest2 & ME3_q[0];


--EF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~207
--operation mode is arithmetic

EF1L12 = BF1_next_instruction_address[0] $ NE1_instruction_1[0];

--EF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~209
--operation mode is arithmetic

EF1L13 = CARRY(BF1_next_instruction_address[0] & NE1_instruction_1[0]);


--ME3_q[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME3_q[6]_data_in = AG1_alu_result[6];
ME3_q[6]_write_enable = ZE1L1;
ME3_q[6]_clock_0 = clk;
ME3_q[6]_clock_1 = clk;
ME3_q[6]_clock_enable_1 = TE1L6;
ME3_q[6]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[6]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[6] = MEMORY_SEGMENT(ME3_q[6]_data_in, ME3_q[6]_write_enable, ME3_q[6]_clock_0, ME3_q[6]_clock_1, , , , ME3_q[6]_clock_enable_1, VCC, ME3_q[6]_write_address, ME3_q[6]_read_address);


--HG1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[6]~707
--operation mode is normal

HG1L37 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[6] # !UE1_a_matches_dest2 & (ME3_q[6]));


--XE1_next_instruction_address_2[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[6]
--operation mode is normal

XE1_next_instruction_address_2[6]_lut_out = BF1_next_instruction_address[6];
XE1_next_instruction_address_2[6] = DFFE(XE1_next_instruction_address_2[6]_lut_out, clk, K1_data_out, , TE1L6);


--XF7L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F6|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF7L3 = PF1L43 # !VE1_p3_do_iRDCTL;

--XF7_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F6|cascout
--operation mode is normal

XF7_cascout = PF1L43 # !VE1_p3_do_iRDCTL;


--SE1L52 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1357
--operation mode is normal

SE1L52 = (SE1_op_uses_Ki5 & !SE1_K[0] & (!NE1_instruction_1[10] # !VE1_p1_do_stack_offset) # !SE1_op_uses_Ki5 & (!NE1_instruction_1[10] # !VE1_p1_do_stack_offset)) & CASCADE(SE1L55);


--SE1L62 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1358
--operation mode is normal

SE1L62 = (SE1_op_uses_Ki5 & !SE1_K[2] & (!NE1_instruction_1[12] # !VE1_p1_do_stack_offset) # !SE1_op_uses_Ki5 & (!NE1_instruction_1[12] # !VE1_p1_do_stack_offset)) & CASCADE(SE1L65);


--ME3_q[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME3_q[4]_data_in = AG1_alu_result[4];
ME3_q[4]_write_enable = ZE1L1;
ME3_q[4]_clock_0 = clk;
ME3_q[4]_clock_1 = clk;
ME3_q[4]_clock_enable_1 = TE1L6;
ME3_q[4]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[4]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[4] = MEMORY_SEGMENT(ME3_q[4]_data_in, ME3_q[4]_write_enable, ME3_q[4]_clock_0, ME3_q[4]_clock_1, , , , ME3_q[4]_clock_enable_1, VCC, ME3_q[4]_write_address, ME3_q[4]_read_address);


--HG1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[4]~709
--operation mode is normal

HG1L35 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[4] # !UE1_a_matches_dest2 & (ME3_q[4]));


--XE1_next_instruction_address_2[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[4]
--operation mode is normal

XE1_next_instruction_address_2[4]_lut_out = BF1_next_instruction_address[4];
XE1_next_instruction_address_2[4] = DFFE(XE1_next_instruction_address_2[4]_lut_out, clk, K1_data_out, , TE1L6);


--HG1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[12]~711
--operation mode is normal

HG1L43 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[12] # !UE1_a_matches_dest2 & (ME3_q[12]));


--XE1_next_instruction_address_2[12] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[12]
--operation mode is normal

XE1_next_instruction_address_2[12]_lut_out = BF1_next_instruction_address[12];
XE1_next_instruction_address_2[12] = DFFE(XE1_next_instruction_address_2[12]_lut_out, clk, K1_data_out, , TE1L6);


--XF5L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F4|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF5L3 = PF1_control_register_result[4] # !VE1_p3_do_iRDCTL;

--XF5_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F4|cascout
--operation mode is normal

XF5_cascout = PF1_control_register_result[4] # !VE1_p3_do_iRDCTL;


--QF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_op_override_unit:the_ad_nios_op_override_unit|overridden_opB[4]~223
--operation mode is normal

QF1L7 = XE1_shiftValue[1] & (VE1_p3_is_right_shift $ XE1_shiftValue[2]) # !XE1_shiftValue[1] & XE1_shiftValue[0] & (VE1_p3_is_right_shift $ XE1_shiftValue[2]);


--SE1_K[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|K[3]
--operation mode is normal

SE1_K[3]_lut_out = NE1_instruction_1[3] & VE1_p1_op_is_PFX;
SE1_K[3] = DFFE(SE1_K[3]_lut_out, clk, K1_data_out, , SE1_pipe_state_we);


--SE1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1329
--operation mode is normal

SE1L45 = VE1_p1_do_normal_offset & !SE1_K[3] & (!NE1_instruction_1[4] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[4] # !VE1_p1_do_narrow_stack_offset);

--SE1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1379
--operation mode is normal

SE1L47 = VE1_p1_do_normal_offset & !SE1_K[3] & (!NE1_instruction_1[4] # !VE1_p1_do_narrow_stack_offset) # !VE1_p1_do_normal_offset & (!NE1_instruction_1[4] # !VE1_p1_do_narrow_stack_offset);


--CG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1225
--operation mode is normal

CG1L9 = NE1_instruction_1[5] & !NE1_instruction_1[7] & !NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[3]~1359
--operation mode is normal

SE1L46 = (VE1_p1_op_b_from_2Ei5 & !CG1L9 & (!NE1_instruction_1[2] # !VE1_p1_do_iSAVE) # !VE1_p1_op_b_from_2Ei5 & (!NE1_instruction_1[2] # !VE1_p1_do_iSAVE)) & CASCADE(SE1L47);


--ME3_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_a_module:ad_nios_register_bank_a|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME3_q[5]_data_in = AG1_alu_result[5];
ME3_q[5]_write_enable = ZE1L1;
ME3_q[5]_clock_0 = clk;
ME3_q[5]_clock_1 = clk;
ME3_q[5]_clock_enable_1 = TE1L6;
ME3_q[5]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME3_q[5]_read_address = RD_ADDR(YE1_a_local[0], YE1_a_local[1], YE1_a_local[2], YE1_a_local[3], PG1L2, PG1L3, PG1L4);
ME3_q[5] = MEMORY_SEGMENT(ME3_q[5]_data_in, ME3_q[5]_write_enable, ME3_q[5]_clock_0, ME3_q[5]_clock_1, , , , ME3_q[5]_clock_enable_1, VCC, ME3_q[5]_write_address, ME3_q[5]_read_address);


--HG1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|p1_op_a[5]~713
--operation mode is normal

HG1L36 = !VE1_op_subroutine_delayed_for_force_carryin_2 & (UE1_a_matches_dest2 & AG1_alu_result[5] # !UE1_a_matches_dest2 & (ME3_q[5]));


--XE1_next_instruction_address_2[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|next_instruction_address_2[5]
--operation mode is normal

XE1_next_instruction_address_2[5]_lut_out = BF1_next_instruction_address[5];
XE1_next_instruction_address_2[5] = DFFE(XE1_next_instruction_address_2[5]_lut_out, clk, K1_data_out, , TE1L6);


--XF6L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F5|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF6L3 = PF1_control_register_result[5] # !VE1_p3_do_iRDCTL;

--XF6_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F5|cascout
--operation mode is normal

XF6_cascout = PF1_control_register_result[5] # !VE1_p3_do_iRDCTL;


--SE1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1331
--operation mode is normal

SE1L48 = VE1_p1_do_normal_offset & !SE1_K[4] & (!VE1_p1_do_narrow_stack_offset # !NE1_instruction_1[5]) # !VE1_p1_do_normal_offset & (!VE1_p1_do_narrow_stack_offset # !NE1_instruction_1[5]);

--SE1L50 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1380
--operation mode is normal

SE1L50 = VE1_p1_do_normal_offset & !SE1_K[4] & (!VE1_p1_do_narrow_stack_offset # !NE1_instruction_1[5]) # !VE1_p1_do_normal_offset & (!VE1_p1_do_narrow_stack_offset # !NE1_instruction_1[5]);


--CG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1226
--operation mode is normal

CG1L10 = !NE1_instruction_1[5] & NE1_instruction_1[7] & !NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L49 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[4]~1360
--operation mode is normal

SE1L49 = (VE1_p1_op_b_from_2Ei5 & !CG1L10 & (!NE1_instruction_1[3] # !VE1_p1_do_iSAVE) # !VE1_p1_op_b_from_2Ei5 & (!NE1_instruction_1[3] # !VE1_p1_do_iSAVE)) & CASCADE(SE1L50);


--XF15L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F14|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF15L3 = !VE1_p3_do_iRDCTL;

--XF15_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F14|cascout
--operation mode is normal

XF15_cascout = !VE1_p3_do_iRDCTL;


--SE1_const[14] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|const[14]
--operation mode is normal

SE1_const[14]_lut_out = SE1L74 # SE1_K[9] & (VE1_p1_op_b_from_reg_or_const # ME5_q[11]);
SE1_const[14] = DFFE(SE1_const[14]_lut_out, clk, K1_data_out, , TE1L6);


--XF12L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F11|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF12L3 = !VE1_p3_do_iRDCTL;

--XF12_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F11|cascout
--operation mode is normal

XF12_cascout = !VE1_p3_do_iRDCTL;


--XF13L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F12|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF13L3 = PF1L45 # !VE1_p3_do_iRDCTL;

--XF13_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F12|cascout
--operation mode is normal

XF13_cascout = PF1L45 # !VE1_p3_do_iRDCTL;


--XF14L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F13|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF14L3 = PF1L45 # !VE1_p3_do_iRDCTL;

--XF14_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F13|cascout
--operation mode is normal

XF14_cascout = PF1L45 # !VE1_p3_do_iRDCTL;


--SE1L57 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1361
--operation mode is normal

SE1L57 = (SE1_op_uses_Ki5 & !SE1_K[1] & (!NE1_instruction_1[11] # !VE1_p1_do_stack_offset) # !SE1_op_uses_Ki5 & (!NE1_instruction_1[11] # !VE1_p1_do_stack_offset)) & CASCADE(SE1L60);


--EB1L19 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~287
--operation mode is normal

EB1L19 = EB1L85 $ EB1L76 $ !EB1L77 # !EB1L28;

--EB1L21 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~292
--operation mode is normal

EB1L21 = EB1L85 $ EB1L76 $ !EB1L77 # !EB1L28;


--CB1_ad_rom_s1_arb_share_counter[1] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[1]
--operation mode is normal

CB1_ad_rom_s1_arb_share_counter[1]_lut_out = CB1L44 $ (!CB1_ad_rom_s1_arb_share_counter[4] & !CB1L51 & CB1L36);
CB1_ad_rom_s1_arb_share_counter[1] = DFFE(CB1_ad_rom_s1_arb_share_counter[1]_lut_out, clk, K1_data_out, , );


--CB1_ad_rom_s1_arb_share_counter[0] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[0]
--operation mode is normal

CB1_ad_rom_s1_arb_share_counter[0]_lut_out = CB1L36 & (CB1_ad_rom_s1_arb_share_counter[0] $ CB1L50) # !CB1L36 & (!CB1L41);
CB1_ad_rom_s1_arb_share_counter[0] = DFFE(CB1_ad_rom_s1_arb_share_counter[0]_lut_out, clk, K1_data_out, , );


--CB1L42 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~674
--operation mode is normal

CB1L42 = CB1L36 & (CB1_ad_rom_s1_arb_share_counter[1] # CB1_ad_rom_s1_arb_share_counter[0]) # !CB1L36 & CB1L41;


--CB1_ad_rom_s1_arb_share_counter[2] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[2]
--operation mode is normal

CB1_ad_rom_s1_arb_share_counter[2]_lut_out = CB1L43 $ (CB1_ad_rom_s1_arb_share_counter[4] # CB1L51 # !CB1L36);
CB1_ad_rom_s1_arb_share_counter[2] = DFFE(CB1_ad_rom_s1_arb_share_counter[2]_lut_out, clk, K1_data_out, , );


--CB1L43 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~675
--operation mode is normal

CB1L43 = CB1L42 $ (CB1L36 & (CB1_ad_rom_s1_arb_share_counter[2]) # !CB1L36 & !CB1L41);


--CB1_ad_rom_s1_arb_share_counter[4] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[4]
--operation mode is normal

CB1_ad_rom_s1_arb_share_counter[4]_lut_out = !CB1L31;
CB1_ad_rom_s1_arb_share_counter[4] = DFFE(CB1_ad_rom_s1_arb_share_counter[4]_lut_out, clk, K1_data_out, , );


--CB1_ad_rom_s1_arb_share_counter[3] is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter[3]
--operation mode is normal

CB1_ad_rom_s1_arb_share_counter[3]_lut_out = CB1L45 $ (CB1L50 $ CB1_ad_rom_s1_arb_share_counter[3] # !CB1L36);
CB1_ad_rom_s1_arb_share_counter[3] = DFFE(CB1_ad_rom_s1_arb_share_counter[3]_lut_out, clk, K1_data_out, , );


--CB1L51 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~79
--operation mode is normal

CB1L51 = CB1_ad_rom_s1_arb_share_counter[1] # CB1_ad_rom_s1_arb_share_counter[0] # CB1_ad_rom_s1_arb_share_counter[3] # CB1_ad_rom_s1_arb_share_counter[2];


--CB1L50 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~0
--operation mode is normal

CB1L50 = CB1_ad_rom_s1_arb_share_counter[4] # CB1L51;


--CB1L53 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~86
--operation mode is normal

CB1L53 = (CB1L31 & (CB1L43 $ (!CB1L50 & CB1L36))) & CASCADE(CB1L56);


--EF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~211
--operation mode is arithmetic

EF1L14 = BF1_next_instruction_address[6] $ NE1_instruction_1[6] $ !EF1L23;

--EF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~213
--operation mode is arithmetic

EF1L15 = CARRY(BF1_next_instruction_address[6] & (NE1_instruction_1[6] # !EF1L23) # !BF1_next_instruction_address[6] & NE1_instruction_1[6] & !EF1L23);


--HG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[6]~488
--operation mode is normal

HG1L7 = UE1_a_matches_dest2 & (ZF7_regout $ VF7_regout) # !UE1_a_matches_dest2 & ME3_q[6];


--FF6_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_5|combout
--operation mode is normal

FF6_combout = WE1_do_jump & HG1L6 # !WE1_do_jump & (EF1L22);

--FF6_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_5|regout
--operation mode is normal

FF6_regout = DFFE(FF6_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[5]~1702
--operation mode is normal

EF1L31 = DF1L4 & FF6_regout # !DF1L4 & (FF6_combout);


--DF1_pc[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[4]
--operation mode is counter

DF1_pc[4]_lut_out = DF1_pc[4] $ (!DF1L13);
DF1_pc[4]_sload_eqn = (DF1L2 & EF1L30) # (!DF1L2 & DF1_pc[4]_lut_out);
DF1_pc[4] = DFFE(DF1_pc[4]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[4]~638
--operation mode is counter

DF1L15 = CARRY(DF1_pc[4] & (!DF1L13));


--XF10L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F9|the_apex20k_lcell~COMBOUT
--operation mode is normal

XF10L3 = !VE1_p3_do_iRDCTL;

--XF10_cascout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alulogic:the_ad_nios_alulogic|ad_nios_hidden_lcell_10F0:the_ad_nios_hidden_lcell_10F9|cascout
--operation mode is normal

XF10_cascout = !VE1_p3_do_iRDCTL;


--SE1L66 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1335
--operation mode is normal

SE1L66 = SE1_op_uses_Ki5 & !SE1_K[3] & (!VE1_p1_do_iSAVE # !NE1_instruction_1[7]) # !SE1_op_uses_Ki5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[7]);

--SE1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1381
--operation mode is normal

SE1L68 = SE1_op_uses_Ki5 & !SE1_K[3] & (!VE1_p1_do_iSAVE # !NE1_instruction_1[7]) # !SE1_op_uses_Ki5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[7]);


--CG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1227
--operation mode is normal

CG1L11 = !NE1_instruction_1[5] & !NE1_instruction_1[7] & NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L67 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[8]~1362
--operation mode is normal

SE1L67 = (VE1_p1_op_b_from_2Ei5 & !CG1L11 & (!SE1_K[8] # !VE1_p1_do_normal_offset) # !VE1_p1_op_b_from_2Ei5 & (!SE1_K[8] # !VE1_p1_do_normal_offset)) & CASCADE(SE1L68);


--PF1_Z_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z_stored
--operation mode is normal

PF1_Z_stored_lut_out = PF1L11 & TF1L4 # !PF1L11 & (PF1L32);
PF1_Z_stored = DFFE(PF1_Z_stored_lut_out, clk, K1_data_out, , PF1_Z_deferred_we);


--PF1_N_stored_is_stale is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N_stored_is_stale
--operation mode is normal

PF1_N_stored_is_stale_lut_out = VE1_p3_N_update & (!NE1_is_cancelled_3 & !NE1_is_neutrino_3);
PF1_N_stored_is_stale = DFFE(PF1_N_stored_is_stale_lut_out, clk, K1_data_out, , TE1L6);


--PF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z~20
--operation mode is normal

PF1L32 = PF1_N_stored_is_stale & BG1L3 & BG1L4 # !PF1_N_stored_is_stale & (PF1_Z_stored);


--PF1_control_register_result[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[1]
--operation mode is normal

PF1_control_register_result[1] = PF1L13 & PF1L32;


--HG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[1]~489
--operation mode is normal

HG1L2 = UE1_a_matches_dest2 & (ZF2_regout $ VF2_regout) # !UE1_a_matches_dest2 & ME3_q[1];


--EF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~215
--operation mode is arithmetic

EF1L16 = BF1_next_instruction_address[1] $ NE1_instruction_1[1] $ EF1L13;

--EF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~217
--operation mode is arithmetic

EF1L17 = CARRY(BF1_next_instruction_address[1] & !NE1_instruction_1[1] & !EF1L13 # !BF1_next_instruction_address[1] & (!EF1L13 # !NE1_instruction_1[1]));


--PF1_V_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V_stored
--operation mode is normal

PF1_V_stored_lut_out = PF1L11 & TF1L6 # !PF1L11 & (PF1L29);
PF1_V_stored = DFFE(PF1_V_stored_lut_out, clk, K1_data_out, , PF1_C_deferred_we);


--RE1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|V_result~0
--operation mode is normal

RE1L1 = VF16_regout $ RE1_p_true_regA_msb;


--RE1_msb_xor_sum is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|msb_xor_sum
--operation mode is normal

RE1_msb_xor_sum_lut_out = TF1L32 $ XE1_byte_complement[1] $ (LG16_regout & !XE1_byte_zero[1]);
RE1_msb_xor_sum = DFFE(RE1_msb_xor_sum_lut_out, clk, K1_data_out, , TE1L6);


--PF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|V~69
--operation mode is normal

PF1L29 = PF1_V_stored_is_stale & (RE1L1 & !RE1_msb_xor_sum) # !PF1_V_stored_is_stale & PF1_V_stored;


--PF1_control_register_result[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[2]
--operation mode is normal

PF1_control_register_result[2] = PF1L13 & PF1L29;


--HG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[2]~490
--operation mode is normal

HG1L3 = UE1_a_matches_dest2 & (ZF3_regout $ VF3_regout) # !UE1_a_matches_dest2 & ME3_q[2];


--EF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~219
--operation mode is arithmetic

EF1L18 = BF1_next_instruction_address[2] $ NE1_instruction_1[2] $ !EF1L17;

--EF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~221
--operation mode is arithmetic

EF1L19 = CARRY(BF1_next_instruction_address[2] & (NE1_instruction_1[2] # !EF1L17) # !BF1_next_instruction_address[2] & NE1_instruction_1[2] & !EF1L17);


--PF1_N_stored is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N_stored
--operation mode is normal

PF1_N_stored_lut_out = PF1L11 & TF1L8 # !PF1L11 & (PF1L17);
PF1_N_stored = DFFE(PF1_N_stored_lut_out, clk, K1_data_out, , PF1_Z_deferred_we);


--PF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|N~40
--operation mode is normal

PF1L17 = PF1_N_stored_is_stale & (ZF16_regout $ VF16_regout) # !PF1_N_stored_is_stale & PF1_N_stored;


--PF1_control_register_result[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[3]
--operation mode is normal

PF1_control_register_result[3] = PF1L14 & (LG8_regout & LG7_regout # !LG8_regout & !LG7_regout & PF1L17);


--HG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[3]~491
--operation mode is normal

HG1L4 = UE1_a_matches_dest2 & (ZF4_regout $ VF4_regout) # !UE1_a_matches_dest2 & ME3_q[3];


--EF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~223
--operation mode is arithmetic

EF1L20 = BF1_next_instruction_address[3] $ NE1_instruction_1[3] $ EF1L19;

--EF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~225
--operation mode is arithmetic

EF1L21 = CARRY(BF1_next_instruction_address[3] & !NE1_instruction_1[3] & !EF1L19 # !BF1_next_instruction_address[3] & (!EF1L19 # !NE1_instruction_1[3]));


--JK1L31 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_wr_strobe_onset~24
--operation mode is normal

JK1L31 = WD1L2 & JH1_dc_write & XD1L2;


--UD1_d1_reasons_to_wait is dual_processor:inst|uart1_s1_arbitrator:the_uart1_s1|d1_reasons_to_wait
--operation mode is normal

UD1_d1_reasons_to_wait_lut_out = !UD1_d1_reasons_to_wait & UD1L1 & (JH1_dc_write # JH1_dc_read);
UD1_d1_reasons_to_wait = DFFE(UD1_d1_reasons_to_wait_lut_out, clk, K1_data_out, , );


--JK1L32 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|tx_wr_strobe_onset~25
--operation mode is normal

JK1L32 = JK1L31 & VJ1_dc_address[8] & !UD1_d1_reasons_to_wait & !VJ1_dc_address[9];


--JK1L1 is dual_processor:inst|uart1:the_uart1|uart1_tx:the_uart1_tx|always4~0
--operation mode is normal

JK1L1 = JK1_do_load_shifter # JK1L21 & JK1L22 & !JK1_baud_rate_counter[8];


--WD1_d1_reasons_to_wait is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|d1_reasons_to_wait
--operation mode is normal

WD1_d1_reasons_to_wait_lut_out = !WD1_d1_reasons_to_wait & WD1L3 & (JH1_dc_write # JH1_dc_read);
WD1_d1_reasons_to_wait = DFFE(WD1_d1_reasons_to_wait_lut_out, clk, K1_data_out, , );


--NK1L34 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|tx_wr_strobe_onset~16
--operation mode is normal

NK1L34 = JK1L31 & VJ1_dc_address[9] & !VJ1_dc_address[8] & !WD1_d1_reasons_to_wait;


--NK1L1 is dual_processor:inst|uart2:the_uart2|uart2_tx:the_uart2_tx|always4~0
--operation mode is normal

NK1L1 = NK1_do_load_shifter # NK1L25;


--CL4_sload_path[4] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is arithmetic

CL4_sload_path[4]_lut_out = CL4_sload_path[4] $ !CL4L9;
CL4_sload_path[4] = DFFE(CL4_sload_path[4]_lut_out, clk, !SC1_data_out[0], , );

--CL4L11 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is arithmetic

CL4L11 = CARRY(!CL4_sload_path[4] & !CL4L9);


--WG4_q[5] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[5]
WG4_q[5]_clock_0 = clk;
WG4_q[5]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[5]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[5] = MEMORY_SEGMENT(, , WG4_q[5]_clock_0, , , , , , , WG4_q[5]_write_address, WG4_q[5]_read_address);


--G1_inst23 is lvdt_interface:inst61|inst23
--operation mode is normal

G1_inst23_lut_out = G1_inst22 & !G1_inst23;
G1_inst23 = DFFE(G1_inst23_lut_out, clk, , , );


--UK1_dffs[4] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[4]
--operation mode is normal

UK1_dffs[4]_lut_out = WG4_q[4];
UK1_dffs[4] = DFFE(UK1_dffs[4]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--CL5_counter_cell[3] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[3]
--operation mode is counter

CL5_counter_cell[3]_lut_out = CL5_counter_cell[3] $ CL5L9;
CL5_counter_cell[3]_sload_eqn = (CL4L14 & UK1_dffs[3]) # (!CL4L14 & CL5_counter_cell[3]_lut_out);
CL5_counter_cell[3] = DFFE(CL5_counter_cell[3]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5L12 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

CL5L12 = CARRY(CL5_counter_cell[3] # !CL5L9);


--QJ59L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F58|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ59L3 = (EJ1_rota3[2] & KJ1_true_regA[21] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[29] # !EJ1L29)) & CASCADE(QJ60_cascout);

--QJ59_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F58|cascout
--operation mode is normal

QJ59_cascout = (EJ1_rota3[2] & KJ1_true_regA[21] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[29] # !EJ1L29)) & CASCADE(QJ60_cascout);


--CK27_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC26|regout
--operation mode is normal

CK27_regout_lut_out = (AK1_sel_override_hi & GJ1L8 & (!AK1L2) # !AK1_sel_override_hi & (HH1_const[13] # !AK1L2)) & CASCADE(BK27_cascout);
CK27_regout = DFFE(CK27_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7176
--operation mode is normal

LJ1L60 = YJ1_do_fwd_b_alu & (RJ30_regout $ MJ30_regout) # !YJ1_do_fwd_b_alu & CK27_regout;


--LJ1_true_regB[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[29]
--operation mode is normal

LJ1_true_regB[29] = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L60));


--E1L901Q is simple_pvu:inst13|data_output[5]~reg0
--operation mode is normal

E1L901Q_lut_out = VJ1_dc_address[4] & (E1L961 & (E1_VELOCITY_COUNT[5]) # !E1L961 & E1L959) # !VJ1_dc_address[4] & (E1L961);
E1L901Q = DFFE(E1L901Q_lut_out, clk, , , E1L1053);


--RD1_readdata[5] is dual_processor:inst|timer2:the_timer2|readdata[5]
--operation mode is normal

RD1_readdata[5]_lut_out = !RD1L179;
RD1_readdata[5] = DFFE(RD1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L142 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13398
--operation mode is normal

DC1L142 = E1L901Q & (RD1_readdata[5] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L901Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[5] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[5]
--operation mode is normal

VC1_readdata[5]_lut_out = XD1L1 & (VC1_period_h_register[5] # XD1L5 & !VC1_period_l_register[5]) # !XD1L1 & (XD1L5 & !VC1_period_l_register[5]);
VC1_readdata[5] = DFFE(VC1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L143 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13399
--operation mode is normal

DC1L143 = DC1L142 & (VC1_readdata[5] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[5] is dual_processor:inst|control_int:the_control_int|readdata[5]
--operation mode is normal

VB1_readdata[5]_lut_out = VB1L56 # UK3_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[5] = DFFE(VB1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L144 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13401
--operation mode is normal

DC1L144 = DC1L143 & DC1L154 & (VB1_readdata[5] # !WB1_enet_nios_data_master_requests_control_int_s1);


--GC1_readdata[5] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[5]
--operation mode is normal

GC1_readdata[5]_lut_out = GC1L43 # UK9_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[5] = DFFE(GC1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L145 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13402
--operation mode is normal

DC1L145 = DC1L158 & DC1L144 & (GC1_readdata[5] # !HC1_enet_nios_data_master_requests_ls_int_input_s1);


--PJ6L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F5|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ6L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[5] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[5] # !LH1_p3_do_custom_instruction);

--PJ6_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F5|cascout
--operation mode is normal

PJ6_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[5] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[5] # !LH1_p3_do_custom_instruction);


--QJ47L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F46|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ47L3 = (EJ1L28 & KJ1_true_regA[23] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[31] # !EJ1_rota2[3])) & CASCADE(QJ48_cascout);

--QJ47_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F46|cascout
--operation mode is normal

QJ47_cascout = (EJ1L28 & KJ1_true_regA[23] & (!EJ1_rota2[3]) # !EJ1L28 & (KJ1_true_regA[31] # !EJ1_rota2[3])) & CASCADE(QJ48_cascout);


--CK15_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC14|regout
--operation mode is normal

CK15_regout_lut_out = (!AK1_sel_override_hi & (HH1_const[7] # !AK1L2)) & CASCADE(BK15_cascout);
CK15_regout = DFFE(CK15_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7177
--operation mode is normal

LJ1L61 = YJ1_do_fwd_b_alu & (RJ24_regout $ MJ24_regout) # !YJ1_do_fwd_b_alu & CK15_regout;


--LJ1_true_regB[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB[23]
--operation mode is normal

LJ1_true_regB[23] = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L61));


--PJ16L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F15|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ16L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[15] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[15] # !LH1_p3_do_custom_instruction);

--PJ16_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F15|cascout
--operation mode is normal

PJ16_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[15] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[15] # !LH1_p3_do_custom_instruction);


--PH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|p1_byte_complement[1]~683
--operation mode is normal

PH1L44 = !LH1_p2_do_inv_all_b & !LH1_p2_is_eightie;


--QJ61L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F60|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ61L3 = (EJ1_rota3[2] & KJ1_true_regA[22] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[30] # !EJ1L29)) & CASCADE(QJ62_cascout);

--QJ61_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F60|cascout
--operation mode is normal

QJ61_cascout = (EJ1_rota3[2] & KJ1_true_regA[22] & (!EJ1L29) # !EJ1_rota3[2] & (KJ1_true_regA[30] # !EJ1L29)) & CASCADE(QJ62_cascout);


--PJ15L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F14|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ15L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[14] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[14] # !LH1_p3_do_custom_instruction);

--PJ15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F14|cascout
--operation mode is normal

PJ15_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[14] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[14] # !LH1_p3_do_custom_instruction);


--CK30_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC29|regout
--operation mode is normal

CK30_regout_lut_out = (AK1_sel_override_lo & GJ1L2 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[14] # !AK1L3)) & CASCADE(BK30_cascout);
CK30_regout = DFFE(CK30_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7178
--operation mode is normal

LJ1L62 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[14] # !YJ1_do_fwd_b_alu & (CK30_regout));


--PJ14L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F13|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ14L3 = LH1_p3_do_iRDCTL & !FJ1L97 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[13] # !LH1_p3_do_custom_instruction);

--PJ14_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F13|cascout
--operation mode is normal

PJ14_cascout = LH1_p3_do_iRDCTL & !FJ1L97 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[13] # !LH1_p3_do_custom_instruction);


--PJ13L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F12|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ13L3 = LH1_p3_do_iRDCTL & !FJ1L94 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[12] # !LH1_p3_do_custom_instruction);

--PJ13_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F12|cascout
--operation mode is normal

PJ13_cascout = LH1_p3_do_iRDCTL & !FJ1L94 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[12] # !LH1_p3_do_custom_instruction);


--CK26_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC25|regout
--operation mode is normal

CK26_regout_lut_out = (AK1_sel_override_lo & GJ1L7 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[12] # !AK1L3)) & CASCADE(BK26_cascout);
CK26_regout = DFFE(CK26_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7179
--operation mode is normal

LJ1L63 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[12] # !YJ1_do_fwd_b_alu & (CK26_regout));


--DC1L206 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13403
--operation mode is normal

DC1L206 = DC1L411 & DC1L158 & !WB1_enet_nios_data_master_requests_control_int_s1 & !HC1_enet_nios_data_master_requests_ls_int_input_s1;


--E1L913Q is simple_pvu:inst13|data_output[11]~reg0
--operation mode is normal

E1L913Q_lut_out = VJ1_dc_address[4] & (E1L985 & (E1_VELOCITY_COUNT[11]) # !E1L985 & E1L983) # !VJ1_dc_address[4] & (E1L985);
E1L913Q = DFFE(E1L913Q_lut_out, clk, , , E1L1053);


--PD1_readdata[11] is dual_processor:inst|timer1:the_timer1|readdata[11]
--operation mode is normal

PD1_readdata[11]_lut_out = !PD1L196;
PD1_readdata[11] = DFFE(PD1_readdata[11]_lut_out, clk, K1_data_out, , );


--DC1L232 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13404
--operation mode is normal

DC1L232 = E1L913Q & (PD1_readdata[11] # !QD1_enet_nios_data_master_requests_timer1_s1) # !E1L913Q & !ED1_chipselect_to_the_pv_unit2 & (PD1_readdata[11] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[11] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[11]
--operation mode is normal

XB1_data_to_cpu[11]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[11] # !XD1L4 & (XB1L93));
XB1_data_to_cpu[11] = DFFE(XB1_data_to_cpu[11]_lut_out, clk, K1_data_out, , );


--RB1_readdata[11] is dual_processor:inst|button_pio:the_button_pio|readdata[11]
--operation mode is normal

RB1_readdata[11]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[11] = DFFE(RB1_readdata[11]_lut_out, clk, K1_data_out, , );


--DC1L233 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13405
--operation mode is normal

DC1L233 = XB1_data_to_cpu[11] & (DC1L410 # RB1_readdata[11]) # !XB1_data_to_cpu[11] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[11]);


--DC1_dbs_16_reg_segment_0[11] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[11]
--operation mode is normal

DC1_dbs_16_reg_segment_0[11]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L471);
DC1_dbs_16_reg_segment_0[11] = DFFE(DC1_dbs_16_reg_segment_0[11]_lut_out, clk, K1_data_out, , DC1L1);


--F1L1806Q is position_velocity_interface_unit:inst18|data_output[11]~reg0
--operation mode is normal

F1L1806Q_lut_out = F1L1782 & (F1L640) # !F1L1782 & F1L1806Q;
F1L1806Q = DFFE(F1L1806Q_lut_out, clk, , , );


--DD1L1 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|Equal~73
--operation mode is normal

DD1L1 = YC1L1 & VJ1_dc_address[10] & YD1L5 & !VJ1_dc_address[12];


--DD1_chipselect_to_the_pv_unit1 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|chipselect_to_the_pv_unit1
--operation mode is normal

DD1_chipselect_to_the_pv_unit1 = DD1L1 & (JH1_dc_write # JH1_dc_read);


--DC1L234 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13406
--operation mode is normal

DC1L234 = DC1_dbs_16_reg_segment_0[11] & (F1L1806Q # !DD1_chipselect_to_the_pv_unit1) # !DC1_dbs_16_reg_segment_0[11] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (F1L1806Q # !DD1_chipselect_to_the_pv_unit1);


--XC1_readdata[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[11]
--operation mode is normal

XC1_readdata[11]_lut_out = XD1L5 & (XC1_period_l_register[11] # XD1L1 & XC1_period_h_register[11]) # !XD1L5 & XD1L1 & XC1_period_h_register[11];
XC1_readdata[11] = DFFE(XC1_readdata[11]_lut_out, clk, K1_data_out, , );


--DC1L235 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13407
--operation mode is normal

DC1L235 = DC1_dbs_16_reg_segment_0[11] & (XC1_readdata[11] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[11] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[11] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--BD1_readdata[11] is dual_processor:inst|opto_data:the_opto_data|readdata[11]
--operation mode is normal

BD1_readdata[11]_lut_out = opto_data[11] & (T1L1 # XD1L7 & BD1_data_dir[11]) # !opto_data[11] & XD1L7 & BD1_data_dir[11];
BD1_readdata[11] = DFFE(BD1_readdata[11]_lut_out, clk, K1_data_out, , );


--CD1_enet_nios_data_master_requests_opto_data_s1 is dual_processor:inst|opto_data_s1_arbitrator:the_opto_data_s1|enet_nios_data_master_requests_opto_data_s1
--operation mode is normal

CD1_enet_nios_data_master_requests_opto_data_s1 = CD1L2 & (JH1_dc_write # JH1_dc_read);


--UC1_enet_nios_data_master_requests_lan91c111_0_s1 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|enet_nios_data_master_requests_lan91c111_0_s1
--operation mode is normal

UC1_enet_nios_data_master_requests_lan91c111_0_s1 = UC1L28 & (JH1_dc_write # JH1_dc_read);


--DC1L236 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13408
--operation mode is normal

DC1L236 = enet_D[11] & (BD1_readdata[11] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[11] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[11] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L237 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13409
--operation mode is normal

DC1L237 = FC1_incoming_ext_ram_bus_data[11] & (DC1_dbs_16_reg_segment_0[11] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[11] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1_dbs_16_reg_segment_0[11] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--WG2_q[11] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[11]
WG2_q[11]_clock_0 = clk;
WG2_q[11]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[11]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[11] = MEMORY_SEGMENT(, , WG2_q[11]_clock_0, , , , , , , WG2_q[11]_write_address, WG2_q[11]_read_address);


--WG3_q[11] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[11]
WG3_q[11]_clock_0 = clk;
WG3_q[11]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[11]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[11] = MEMORY_SEGMENT(, , WG3_q[11]_clock_0, , , , , , , WG3_q[11]_write_address, WG3_q[11]_read_address);


--DC1L406 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~482
--operation mode is normal

DC1L406 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[11] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[11]) # !AC1L51;


--DC1L238 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13410
--operation mode is normal

DC1L238 = DC1L406 & (DC1_dbs_16_reg_segment_0[11] # !FC1L88);


--ME12_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME12_q[3]_data_in = EB1L55;
ME12_q[3]_write_enable = EB1L39;
ME12_q[3]_clock_0 = clk;
ME12_q[3]_clock_1 = clk;
ME12_q[3]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[3]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[3] = MEMORY_SEGMENT(ME12_q[3]_data_in, ME12_q[3]_write_enable, ME12_q[3]_clock_0, ME12_q[3]_clock_1, , , , , VCC, ME12_q[3]_write_address, ME12_q[3]_read_address);


--DC1L239 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13411
--operation mode is normal

DC1L239 = DC1L237 & DC1L238 & (ME12_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L240 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13412
--operation mode is normal

DC1L240 = DC1L234 & DC1L235 & DC1L236 & DC1L239;


--RD1_readdata[11] is dual_processor:inst|timer2:the_timer2|readdata[11]
--operation mode is normal

RD1_readdata[11]_lut_out = !RD1L197;
RD1_readdata[11] = DFFE(RD1_readdata[11]_lut_out, clk, K1_data_out, , );


--DC1L241 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13413
--operation mode is normal

DC1L241 = DC1L233 & DC1L240 & (RD1_readdata[11] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[11]
--operation mode is normal

VC1_readdata[11]_lut_out = XD1L5 & (VC1_period_l_register[11] # XD1L1 & VC1_period_h_register[11]) # !XD1L5 & XD1L1 & VC1_period_h_register[11];
VC1_readdata[11] = DFFE(VC1_readdata[11]_lut_out, clk, K1_data_out, , );


--DC1L242 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]~13414
--operation mode is normal

DC1L242 = DC1L232 & DC1L241 & (VC1_readdata[11] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--WD1L3 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|Equal~78
--operation mode is normal

WD1L3 = WD1L2 & VJ1_dc_address[9] & (!VJ1_dc_address[8]);


--WD1_enet_nios_data_master_qualified_request_uart2_s1 is dual_processor:inst|uart2_s1_arbitrator:the_uart2_s1|enet_nios_data_master_qualified_request_uart2_s1
--operation mode is normal

WD1_enet_nios_data_master_qualified_request_uart2_s1 = WD1L3 & (JH1_dc_write # JH1_dc_read);


--DC1_enet_nios_data_master_readdata[11] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[11]
--operation mode is normal

DC1_enet_nios_data_master_readdata[11] = DC1L206 & DC1L242 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1;


--PJ12L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F11|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ12L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[11] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[11] # !LH1_p3_do_custom_instruction);

--PJ12_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F11|cascout
--operation mode is normal

PJ12_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[11] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[11] # !LH1_p3_do_custom_instruction);


--E1L911Q is simple_pvu:inst13|data_output[10]~reg0
--operation mode is normal

E1L911Q_lut_out = VJ1_dc_address[5] & (E1L981 & (E1_VELOCITY_COUNT[10]) # !E1L981 & E1_VELOCITY[10]) # !VJ1_dc_address[5] & (E1L981);
E1L911Q = DFFE(E1L911Q_lut_out, clk, , , E1L1053);


--PD1_readdata[10] is dual_processor:inst|timer1:the_timer1|readdata[10]
--operation mode is normal

PD1_readdata[10]_lut_out = !PD1L193;
PD1_readdata[10] = DFFE(PD1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L220 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13415
--operation mode is normal

DC1L220 = E1L911Q & (PD1_readdata[10] # !QD1_enet_nios_data_master_requests_timer1_s1) # !E1L911Q & !ED1_chipselect_to_the_pv_unit2 & (PD1_readdata[10] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[10] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10]
--operation mode is normal

XB1_data_to_cpu[10]_lut_out = !XD1L5 & (XD1L1 & XB1_SSO_reg # !XD1L1 & (XB1L91));
XB1_data_to_cpu[10] = DFFE(XB1_data_to_cpu[10]_lut_out, clk, K1_data_out, , );


--RB1_readdata[10] is dual_processor:inst|button_pio:the_button_pio|readdata[10]
--operation mode is normal

RB1_readdata[10]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[10] = DFFE(RB1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L221 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13416
--operation mode is normal

DC1L221 = XB1_data_to_cpu[10] & (DC1L410 # RB1_readdata[10]) # !XB1_data_to_cpu[10] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[10]);


--DC1_dbs_16_reg_segment_0[10] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[10]
--operation mode is normal

DC1_dbs_16_reg_segment_0[10]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L469);
DC1_dbs_16_reg_segment_0[10] = DFFE(DC1_dbs_16_reg_segment_0[10]_lut_out, clk, K1_data_out, , DC1L1);


--F1L1804Q is position_velocity_interface_unit:inst18|data_output[10]~reg0
--operation mode is normal

F1L1804Q_lut_out = F1L1782 & (F1L626) # !F1L1782 & F1L1804Q;
F1L1804Q = DFFE(F1L1804Q_lut_out, clk, , , );


--DC1L222 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13417
--operation mode is normal

DC1L222 = DC1_dbs_16_reg_segment_0[10] & (F1L1804Q # !DD1_chipselect_to_the_pv_unit1) # !DC1_dbs_16_reg_segment_0[10] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (F1L1804Q # !DD1_chipselect_to_the_pv_unit1);


--XC1_readdata[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[10]
--operation mode is normal

XC1_readdata[10]_lut_out = XD1L5 & (XC1_period_l_register[10] # XD1L1 & XC1_period_h_register[10]) # !XD1L5 & XD1L1 & XC1_period_h_register[10];
XC1_readdata[10] = DFFE(XC1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L223 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13418
--operation mode is normal

DC1L223 = DC1_dbs_16_reg_segment_0[10] & (XC1_readdata[10] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[10] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[10] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--BD1_readdata[10] is dual_processor:inst|opto_data:the_opto_data|readdata[10]
--operation mode is normal

BD1_readdata[10]_lut_out = opto_data[10] & (T1L1 # XD1L7 & BD1_data_dir[10]) # !opto_data[10] & XD1L7 & BD1_data_dir[10];
BD1_readdata[10] = DFFE(BD1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L224 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13419
--operation mode is normal

DC1L224 = enet_D[10] & (BD1_readdata[10] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[10] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[10] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L225 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13420
--operation mode is normal

DC1L225 = FC1_incoming_ext_ram_bus_data[10] & (DC1_dbs_16_reg_segment_0[10] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[10] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1_dbs_16_reg_segment_0[10] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--WG2_q[10] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[10]
WG2_q[10]_clock_0 = clk;
WG2_q[10]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[10]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[10] = MEMORY_SEGMENT(, , WG2_q[10]_clock_0, , , , , , , WG2_q[10]_write_address, WG2_q[10]_read_address);


--WG3_q[10] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[10]
WG3_q[10]_clock_0 = clk;
WG3_q[10]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[10]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[10] = MEMORY_SEGMENT(, , WG3_q[10]_clock_0, , , , , , , WG3_q[10]_write_address, WG3_q[10]_read_address);


--DC1L405 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~481
--operation mode is normal

DC1L405 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[10] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[10]) # !AC1L51;


--DC1L226 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13421
--operation mode is normal

DC1L226 = DC1L405 & (DC1_dbs_16_reg_segment_0[10] # !FC1L88);


--ME12_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME12_q[2]_data_in = EB1L54;
ME12_q[2]_write_enable = EB1L39;
ME12_q[2]_clock_0 = clk;
ME12_q[2]_clock_1 = clk;
ME12_q[2]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[2]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[2] = MEMORY_SEGMENT(ME12_q[2]_data_in, ME12_q[2]_write_enable, ME12_q[2]_clock_0, ME12_q[2]_clock_1, , , , , VCC, ME12_q[2]_write_address, ME12_q[2]_read_address);


--DC1L227 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13422
--operation mode is normal

DC1L227 = DC1L225 & DC1L226 & (ME12_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L228 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13423
--operation mode is normal

DC1L228 = DC1L222 & DC1L223 & DC1L224 & DC1L227;


--RD1_readdata[10] is dual_processor:inst|timer2:the_timer2|readdata[10]
--operation mode is normal

RD1_readdata[10]_lut_out = !RD1L194;
RD1_readdata[10] = DFFE(RD1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L229 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13424
--operation mode is normal

DC1L229 = DC1L221 & DC1L228 & (RD1_readdata[10] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[10]
--operation mode is normal

VC1_readdata[10]_lut_out = XD1L5 & (VC1_period_l_register[10] # XD1L1 & VC1_period_h_register[10]) # !XD1L5 & XD1L1 & VC1_period_h_register[10];
VC1_readdata[10] = DFFE(VC1_readdata[10]_lut_out, clk, K1_data_out, , );


--DC1L230 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]~13425
--operation mode is normal

DC1L230 = DC1L220 & DC1L229 & (VC1_readdata[10] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--DC1_enet_nios_data_master_readdata[10] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[10]
--operation mode is normal

DC1_enet_nios_data_master_readdata[10] = DC1L206 & DC1L230 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1;


--PJ11L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F10|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ11L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[10] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[10] # !LH1_p3_do_custom_instruction);

--PJ11_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F10|cascout
--operation mode is normal

PJ11_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[10] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[10] # !LH1_p3_do_custom_instruction);


--CK22_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_66FC:the_enet_nios_hidden_lcell_66FC21|regout
--operation mode is normal

CK22_regout_lut_out = (AK1_sel_override_lo & GJ1L5 & (!AK1L3) # !AK1_sel_override_lo & (HH1_const[10] # !AK1L3)) & CASCADE(BK22_cascout);
CK22_regout = DFFE(CK22_regout_lut_out, clk, K1_data_out, , JH1L8);


--LJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7180
--operation mode is normal

LJ1L64 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[10] # !YJ1_do_fwd_b_alu & (CK22_regout));


--GK1_readdata[9] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[9]
--operation mode is normal

GK1_readdata[9]_lut_out = GK1_control_reg[9] & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];
GK1_readdata[9] = DFFE(GK1_readdata[9]_lut_out, clk, K1_data_out, , );


--RD1_readdata[9] is dual_processor:inst|timer2:the_timer2|readdata[9]
--operation mode is normal

RD1_readdata[9]_lut_out = !RD1L191;
RD1_readdata[9] = DFFE(RD1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L207 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13426
--operation mode is normal

DC1L207 = GK1_readdata[9] & (RD1_readdata[9] # !SD1_enet_nios_data_master_requests_timer2_s1) # !GK1_readdata[9] & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & (RD1_readdata[9] # !SD1_enet_nios_data_master_requests_timer2_s1);


--E1L909Q is simple_pvu:inst13|data_output[9]~reg0
--operation mode is normal

E1L909Q_lut_out = VJ1_dc_address[4] & (E1L977 & (E1_VELOCITY_COUNT[9]) # !E1L977 & E1L975) # !VJ1_dc_address[4] & (E1L977);
E1L909Q = DFFE(E1L909Q_lut_out, clk, , , E1L1053);


--PD1_readdata[9] is dual_processor:inst|timer1:the_timer1|readdata[9]
--operation mode is normal

PD1_readdata[9]_lut_out = !PD1L190;
PD1_readdata[9] = DFFE(PD1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L208 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13427
--operation mode is normal

DC1L208 = E1L909Q & (PD1_readdata[9] # !QD1_enet_nios_data_master_requests_timer1_s1) # !E1L909Q & !ED1_chipselect_to_the_pv_unit2 & (PD1_readdata[9] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[9] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]
--operation mode is normal

XB1_data_to_cpu[9]_lut_out = XD1L5 & XB1_EOP # !XD1L5 & (XB1L88);
XB1_data_to_cpu[9] = DFFE(XB1_data_to_cpu[9]_lut_out, clk, K1_data_out, , );


--RB1_readdata[9] is dual_processor:inst|button_pio:the_button_pio|readdata[9]
--operation mode is normal

RB1_readdata[9]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[9] = DFFE(RB1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L209 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13428
--operation mode is normal

DC1L209 = XB1_data_to_cpu[9] & (DC1L410 # RB1_readdata[9]) # !XB1_data_to_cpu[9] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[9]);


--LK1_readdata[9] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[9]
--operation mode is normal

LK1_readdata[9]_lut_out = LK1_control_reg[9] & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];
LK1_readdata[9] = DFFE(LK1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L210 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13429
--operation mode is normal

DC1L210 = DC1L208 & DC1L209 & (LK1_readdata[9] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);


--VC1_readdata[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[9]
--operation mode is normal

VC1_readdata[9]_lut_out = XD1L1 & (VC1_period_h_register[9] # XD1L5 & !VC1_period_l_register[9]) # !XD1L1 & (XD1L5 & !VC1_period_l_register[9]);
VC1_readdata[9] = DFFE(VC1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L211 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13430
--operation mode is normal

DC1L211 = DC1L207 & DC1L210 & (VC1_readdata[9] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--DC1_enet_nios_data_master_readdata[9] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]
--operation mode is normal

DC1_enet_nios_data_master_readdata[9] = DC1L206 & DC1L211 & DC1L215 & DC1L216;


--PJ10L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F9|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ10L3 = LH1_p3_do_iRDCTL & !FJ1L89 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[9] # !LH1_p3_do_custom_instruction);

--PJ10_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F9|cascout
--operation mode is normal

PJ10_cascout = LH1_p3_do_iRDCTL & !FJ1L89 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[9] # !LH1_p3_do_custom_instruction);


--RD1_readdata[8] is dual_processor:inst|timer2:the_timer2|readdata[8]
--operation mode is normal

RD1_readdata[8]_lut_out = !RD1L188;
RD1_readdata[8] = DFFE(RD1_readdata[8]_lut_out, clk, K1_data_out, , );


--PD1_readdata[8] is dual_processor:inst|timer1:the_timer1|readdata[8]
--operation mode is normal

PD1_readdata[8]_lut_out = !PD1L187;
PD1_readdata[8] = DFFE(PD1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L190 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13433
--operation mode is normal

DC1L190 = RD1_readdata[8] & (PD1_readdata[8] # !QD1_enet_nios_data_master_requests_timer1_s1) # !RD1_readdata[8] & !SD1_enet_nios_data_master_requests_timer2_s1 & (PD1_readdata[8] # !QD1_enet_nios_data_master_requests_timer1_s1);


--VC1_readdata[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[8]
--operation mode is normal

VC1_readdata[8]_lut_out = XD1L5 & (VC1_period_l_register[8] # XD1L1 & VC1_period_h_register[8]) # !XD1L5 & XD1L1 & VC1_period_h_register[8];
VC1_readdata[8] = DFFE(VC1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L191 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13434
--operation mode is normal

DC1L191 = DC1L190 & (VC1_readdata[8] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[8] is dual_processor:inst|control_int:the_control_int|readdata[8]
--operation mode is normal

VB1_readdata[8]_lut_out = VB1L59 # TB1_data_out[5] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[8] = DFFE(VB1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L192 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13436
--operation mode is normal

DC1L192 = DC1L191 & DC1L201 & (VB1_readdata[8] # !WB1_enet_nios_data_master_requests_control_int_s1);


--DC1L193 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13437
--operation mode is normal

DC1L193 = DC1L411 & DC1L158 & DC1L192 & !HC1_enet_nios_data_master_requests_ls_int_input_s1;


--PJ9L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F8|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ9L3 = LH1_p3_do_iRDCTL & !FJ1L86 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[8] # !LH1_p3_do_custom_instruction);

--PJ9_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F8|cascout
--operation mode is normal

PJ9_cascout = LH1_p3_do_iRDCTL & !FJ1L86 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[8] # !LH1_p3_do_custom_instruction);


--LJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7181
--operation mode is normal

LJ1L65 = !PH1_byte_zero[1] & (YJ1_do_fwd_b_alu & SJ1_alu_result[8] # !YJ1_do_fwd_b_alu & (CK18_regout));


--LK1_readdata[7] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[7]
--operation mode is normal

LK1_readdata[7]_lut_out = !LK1L50;
LK1_readdata[7] = DFFE(LK1_readdata[7]_lut_out, clk, K1_data_out, , );


--GK1_readdata[7] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[7]
--operation mode is normal

GK1_readdata[7]_lut_out = !GK1L49;
GK1_readdata[7] = DFFE(GK1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L174 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13438
--operation mode is normal

DC1L174 = LK1_readdata[7] & (GK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart1_s1) # !LK1_readdata[7] & !WD1_enet_nios_data_master_qualified_request_uart2_s1 & (GK1_readdata[7] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--VC1_readdata[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[7]
--operation mode is normal

VC1_readdata[7]_lut_out = XD1L5 & (VC1_period_l_register[7] # XD1L1 & VC1_period_h_register[7]) # !XD1L5 & XD1L1 & VC1_period_h_register[7];
VC1_readdata[7] = DFFE(VC1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L175 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13439
--operation mode is normal

DC1L175 = DC1L174 & (VC1_readdata[7] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[7] is dual_processor:inst|control_int:the_control_int|readdata[7]
--operation mode is normal

VB1_readdata[7]_lut_out = VB1L58 # VB1_edge_capture[7] & VJ1_dc_address[2] & VJ1_dc_address[3];
VB1_readdata[7] = DFFE(VB1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L176 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13440
--operation mode is normal

DC1L176 = DC1L175 & (VB1_readdata[7] # !WB1_enet_nios_data_master_requests_control_int_s1);


--DC1L177 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13442
--operation mode is normal

DC1L177 = DC1L158 & DC1L176 & DC1L186 & !HC1_enet_nios_data_master_requests_ls_int_input_s1;


--PJ8L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F7|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ8L3 = LH1_p3_do_iRDCTL & !FJ1L83 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[7] # !LH1_p3_do_custom_instruction);

--PJ8_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F7|cascout
--operation mode is normal

PJ8_cascout = LH1_p3_do_iRDCTL & !FJ1L83 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[7] # !LH1_p3_do_custom_instruction);


--RD1_readdata[6] is dual_processor:inst|timer2:the_timer2|readdata[6]
--operation mode is normal

RD1_readdata[6]_lut_out = !RD1L182;
RD1_readdata[6] = DFFE(RD1_readdata[6]_lut_out, clk, K1_data_out, , );


--PD1_readdata[6] is dual_processor:inst|timer1:the_timer1|readdata[6]
--operation mode is normal

PD1_readdata[6]_lut_out = !PD1L181;
PD1_readdata[6] = DFFE(PD1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L159 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13443
--operation mode is normal

DC1L159 = RD1_readdata[6] & (PD1_readdata[6] # !QD1_enet_nios_data_master_requests_timer1_s1) # !RD1_readdata[6] & !SD1_enet_nios_data_master_requests_timer2_s1 & (PD1_readdata[6] # !QD1_enet_nios_data_master_requests_timer1_s1);


--VC1_readdata[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[6]
--operation mode is normal

VC1_readdata[6]_lut_out = XD1L5 & (VC1_period_l_register[6] # XD1L1 & VC1_period_h_register[6]) # !XD1L5 & XD1L1 & VC1_period_h_register[6];
VC1_readdata[6] = DFFE(VC1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L160 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13444
--operation mode is normal

DC1L160 = DC1L159 & (VC1_readdata[6] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--VB1_readdata[6] is dual_processor:inst|control_int:the_control_int|readdata[6]
--operation mode is normal

VB1_readdata[6]_lut_out = VB1L57 # TB1_data_out[4] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[6] = DFFE(VB1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L161 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13446
--operation mode is normal

DC1L161 = DC1L160 & DC1L170 & (VB1_readdata[6] # !WB1_enet_nios_data_master_requests_control_int_s1);


--DC1L162 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13447
--operation mode is normal

DC1L162 = DC1L411 & DC1L158 & DC1L161 & !HC1_enet_nios_data_master_requests_ls_int_input_s1;


--PJ7L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F6|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ7L3 = LH1_p3_do_iRDCTL & !FJ1L80 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[6] # !LH1_p3_do_custom_instruction);

--PJ7_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F6|cascout
--operation mode is normal

PJ7_cascout = LH1_p3_do_iRDCTL & !FJ1L80 & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[6] # !LH1_p3_do_custom_instruction);


--LJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_b_condition:the_enet_nios_op_b_condition|true_regB~7182
--operation mode is normal

LJ1L66 = !PH1_byte_zero[0] & (YJ1_do_fwd_b_alu & SJ1_alu_result[6] # !YJ1_do_fwd_b_alu & (CK14_regout));


--C1_TMPAA is div_by_5:inst5|TMPAA
--operation mode is normal

C1_TMPAA_lut_out = ch_a1_in;
C1_TMPAA = DFFE(C1_TMPAA_lut_out, clk, !SC1_data_out[0], , );


--C1_TMPBB is div_by_5:inst5|TMPBB
--operation mode is normal

C1_TMPBB_lut_out = ch_b1_in;
C1_TMPBB = DFFE(C1_TMPBB_lut_out, clk, !SC1_data_out[0], , );


--C1_AAA is div_by_5:inst5|AAA
--operation mode is normal

C1_AAA_lut_out = C1_TMPAA;
C1_AAA = DFFE(C1_AAA_lut_out, clk, !SC1_data_out[0], , );


--C1_BBB is div_by_5:inst5|BBB
--operation mode is normal

C1_BBB_lut_out = C1_TMPBB;
C1_BBB = DFFE(C1_BBB_lut_out, clk, !SC1_data_out[0], , );


--C1L25 is div_by_5:inst5|Mux~103
--operation mode is normal

C1L25 = C1_TMPAA & !C1_BBB & (C1_TMPBB $ !C1_AAA) # !C1_TMPAA & C1_BBB & (C1_TMPBB $ !C1_AAA);


--C1L26 is div_by_5:inst5|Mux~104
--operation mode is normal

C1L26 = C1_TMPAA $ C1_TMPBB $ C1_AAA $ !C1_BBB;


--C1_X4_INTERNAL is div_by_5:inst5|X4_INTERNAL
--operation mode is normal

C1_X4_INTERNAL_lut_out = C1_OK_FOR_X4_PULSE & (!C1_REQUEST_FOR_X4_PULSE & !C1L27);
C1_X4_INTERNAL = DFFE(C1_X4_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--C1_DIVCNT[3] is div_by_5:inst5|DIVCNT[3]
--operation mode is normal

C1_DIVCNT[3]_lut_out = C1L12 & (C1_DIVCNT[3] $ (C1_DIVCNT[2] & C1L4));
C1_DIVCNT[3] = DFFE(C1_DIVCNT[3]_lut_out, clk, !SC1_data_out[0], , C1L14);


--HB1_data_out[0] is dual_processor:inst|axis1_div_pio:the_axis1_div_pio|data_out[0]
--operation mode is normal

HB1_data_out[0]_lut_out = ZJ1_op_a[0];
HB1_data_out[0] = DFFE(HB1_data_out[0]_lut_out, clk, K1_data_out, , HB1L1);


--C1L3 is div_by_5:inst5|add~277
--operation mode is normal

C1L3 = HB1_data_out[3] $ (HB1_data_out[2] # HB1_data_out[1] # HB1_data_out[0]);


--C1L16 is div_by_5:inst5|DIVIDED_X4~622
--operation mode is normal

C1L16 = C1_X4_INTERNAL & C1L18 & (C1_DIVCNT[3] $ C1L3);


--C1_DIVCNT[2] is div_by_5:inst5|DIVCNT[2]
--operation mode is normal

C1_DIVCNT[2]_lut_out = C1L12 & (C1_DIVCNT[2] $ (C1_DIVCNT[0] & C1_DIVCNT[1]));
C1_DIVCNT[2] = DFFE(C1_DIVCNT[2]_lut_out, clk, !SC1_data_out[0], , C1L14);


--C1L20 is div_by_5:inst5|LessThan~430
--operation mode is normal

C1L20 = !C1_DIVCNT[2] & (HB1_data_out[2] $ (!HB1_data_out[1] & !HB1_data_out[0]));


--C1L21 is div_by_5:inst5|LessThan~432
--operation mode is normal

C1L21 = C1_DIVCNT[3] & !C1L3 & (C1L20 # C1L23) # !C1_DIVCNT[3] & (C1L20 # C1L23 # !C1L3);


--C1_PREV_UD is div_by_5:inst5|PREV_UD
--operation mode is normal

C1_PREV_UD_lut_out = C1_UP_DN_INTERNAL;
C1_PREV_UD = DFFE(C1_PREV_UD_lut_out, clk, !SC1_data_out[0], , );


--MB1_data_out[3] is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|data_out[3]
--operation mode is normal

MB1_data_out[3]_lut_out = ZJ1_op_a[3];
MB1_data_out[3] = DFFE(MB1_data_out[3]_lut_out, clk, K1_data_out, , MB1L2);


--MB1_data_out[2] is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|data_out[2]
--operation mode is normal

MB1_data_out[2]_lut_out = ZJ1_op_a[2];
MB1_data_out[2] = DFFE(MB1_data_out[2]_lut_out, clk, K1_data_out, , MB1L2);


--MB1_data_out[1] is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|data_out[1]
--operation mode is normal

MB1_data_out[1]_lut_out = ZJ1_op_a[1];
MB1_data_out[1] = DFFE(MB1_data_out[1]_lut_out, clk, K1_data_out, , MB1L2);


--C2L7 is div_by_5:inst6|ch_a_out~52
--operation mode is normal

C2L7 = MB1_data_out[3] # MB1_data_out[2] # MB1_data_out[1] # !ch_a2_in;

--C2L9 is div_by_5:inst6|ch_a_out~56
--operation mode is normal

C2L9 = MB1_data_out[3] # MB1_data_out[2] # MB1_data_out[1] # !ch_a2_in;


--C2_A is div_by_5:inst6|A
--operation mode is normal

C2_A_lut_out = C2_B $ !C2_UP_DN_INTERNAL;
C2_A = DFFE(C2_A_lut_out, clk, !SC1_data_out[0], , C2_DIVIDED_X4);


--C2L8 is div_by_5:inst6|ch_a_out~54
--operation mode is normal

C2L8 = (!MB1_data_out[3] & !MB1_data_out[2] & !MB1_data_out[1] # !C2_A) & CASCADE(C2L9);


--C2L10 is div_by_5:inst6|ch_b_out~52
--operation mode is normal

C2L10 = MB1_data_out[3] # MB1_data_out[2] # MB1_data_out[1] # !ch_b2_in;

--C2L12 is div_by_5:inst6|ch_b_out~56
--operation mode is normal

C2L12 = MB1_data_out[3] # MB1_data_out[2] # MB1_data_out[1] # !ch_b2_in;


--C2_B is div_by_5:inst6|B
--operation mode is normal

C2_B_lut_out = C2_A $ C2_UP_DN_INTERNAL;
C2_B = DFFE(C2_B_lut_out, clk, !SC1_data_out[0], , C2_DIVIDED_X4);


--C2L11 is div_by_5:inst6|ch_b_out~54
--operation mode is normal

C2L11 = (!MB1_data_out[3] & !MB1_data_out[2] & !MB1_data_out[1] # !C2_B) & CASCADE(C2L12);


--DJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10580
--operation mode is normal

DJ1L1 = HJ1L14 & (!KJ1_true_regA[26]) # !HJ1L14 & !KJ1_true_regA[30] # !HJ1L13;

--DJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10750
--operation mode is normal

DJ1L3 = HJ1L14 & (!KJ1_true_regA[26]) # !HJ1L14 & !KJ1_true_regA[30] # !HJ1L13;


--DJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[0]~10686
--operation mode is normal

DJ1L2 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[28]) # !HJ1L14 & !KJ1_true_regA[0]) & CASCADE(DJ1L3);


--DJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10582
--operation mode is normal

DJ1L4 = HJ1L14 & (!KJ1_true_regA[27]) # !HJ1L14 & !KJ1_true_regA[31] # !HJ1L13;

--DJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10751
--operation mode is normal

DJ1L6 = HJ1L14 & (!KJ1_true_regA[27]) # !HJ1L14 & !KJ1_true_regA[31] # !HJ1L13;


--DJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[1]~10687
--operation mode is normal

DJ1L5 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[29]) # !HJ1L14 & !KJ1_true_regA[1]) & CASCADE(DJ1L6);


--DJ1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10584
--operation mode is normal

DJ1L25 = HJ1L14 & (!KJ1_true_regA[2]) # !HJ1L14 & !KJ1_true_regA[6] # !HJ1L13;

--DJ1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10752
--operation mode is normal

DJ1L27 = HJ1L14 & (!KJ1_true_regA[2]) # !HJ1L14 & !KJ1_true_regA[6] # !HJ1L13;


--DJ1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[8]~10688
--operation mode is normal

DJ1L26 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[4]) # !HJ1L14 & !KJ1_true_regA[8]) & CASCADE(DJ1L27);


--DJ1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10586
--operation mode is normal

DJ1L28 = HJ1L14 & (!KJ1_true_regA[3]) # !HJ1L14 & !KJ1_true_regA[7] # !HJ1L13;

--DJ1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10753
--operation mode is normal

DJ1L30 = HJ1L14 & (!KJ1_true_regA[3]) # !HJ1L14 & !KJ1_true_regA[7] # !HJ1L13;


--DJ1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[9]~10689
--operation mode is normal

DJ1L29 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[5]) # !HJ1L14 & !KJ1_true_regA[9]) & CASCADE(DJ1L30);


--DJ1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10588
--operation mode is normal

DJ1L91 = HJ1L14 & (!KJ1_true_regA[24]) # !HJ1L14 & !KJ1_true_regA[28] # !HJ1L13;

--DJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10754
--operation mode is normal

DJ1L93 = HJ1L14 & (!KJ1_true_regA[24]) # !HJ1L14 & !KJ1_true_regA[28] # !HJ1L13;


--DJ1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[30]~10690
--operation mode is normal

DJ1L92 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[26]) # !HJ1L14 & !KJ1_true_regA[30]) & CASCADE(DJ1L93);


--DJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10590
--operation mode is normal

DJ1L94 = HJ1L14 & (!KJ1_true_regA[25]) # !HJ1L14 & !KJ1_true_regA[29] # !HJ1L13;

--DJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10755
--operation mode is normal

DJ1L96 = HJ1L14 & (!KJ1_true_regA[25]) # !HJ1L14 & !KJ1_true_regA[29] # !HJ1L13;


--DJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[31]~10691
--operation mode is normal

DJ1L95 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[27]) # !HJ1L14 & !KJ1_true_regA[31]) & CASCADE(DJ1L96);


--LH1L107 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~53
--operation mode is normal

LH1L107 = LH1L92 & DH1_instruction_1[8] & DH1_instruction_1[11] & !DH1_instruction_1[9];


--F1L1846Q is position_velocity_interface_unit:inst18|data_output[31]~reg0
--operation mode is normal

F1L1846Q_lut_out = F1L1782 & (F1L904) # !F1L1782 & F1L1846Q;
F1L1846Q = DFFE(F1L1846Q_lut_out, clk, , , );


--ME1_q[7] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME1_q[7]_data_in = T1L48;
ME1_q[7]_write_enable = T1L32;
ME1_q[7]_clock_0 = clk;
ME1_q[7]_clock_1 = clk;
ME1_q[7]_write_address = WR_ADDR(T1L4);
ME1_q[7]_read_address = RD_ADDR(T1L4);
ME1_q[7] = MEMORY_SEGMENT(ME1_q[7]_data_in, ME1_q[7]_write_enable, ME1_q[7]_clock_0, ME1_q[7]_clock_1, , , , , VCC, ME1_q[7]_write_address, ME1_q[7]_read_address);


--DC1L390 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~13449
--operation mode is normal

DC1L390 = F1L1846Q & (ME1_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !F1L1846Q & !DD1_chipselect_to_the_pv_unit1 & (ME1_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME10_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME10_q[7]_data_in = EB1L75;
ME10_q[7]_write_enable = EB1L43;
ME10_q[7]_clock_0 = clk;
ME10_q[7]_clock_1 = clk;
ME10_q[7]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[7]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[7] = MEMORY_SEGMENT(ME10_q[7]_data_in, ME10_q[7]_write_enable, ME10_q[7]_clock_0, ME10_q[7]_clock_1, , , , , VCC, ME10_q[7]_write_address, ME10_q[7]_read_address);


--DC1L391 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~13450
--operation mode is normal

DC1L391 = FC1_incoming_ext_ram_bus_data[31] & (ME10_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[31] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L392 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~13451
--operation mode is normal

DC1L392 = FC1_incoming_ext_ram_bus_data[15] & (ME6_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[15] & !FC1L88 & (ME6_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--ME8_q[7] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME8_q[7]_data_in = AB1L57;
ME8_q[7]_write_enable = AB1L41;
ME8_q[7]_clock_0 = clk;
ME8_q[7]_clock_1 = clk;
ME8_q[7]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[7]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[7] = MEMORY_SEGMENT(ME8_q[7]_data_in, ME8_q[7]_write_enable, ME8_q[7]_clock_0, ME8_q[7]_clock_1, , , , , VCC, ME8_q[7]_write_address, ME8_q[7]_read_address);


--DC1L393 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~13452
--operation mode is normal

DC1L393 = DC1L391 & DC1L392 & (ME8_q[7] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--E1L1055Q is simple_pvu:inst13|data_output[31]~reg0
--operation mode is normal

E1L1055Q_lut_out = E1L1051 # E1L1037 & (E1L291 # E1L293);
E1L1055Q = DFFE(E1L1055Q_lut_out, clk, , , E1L1053);


--DC1L394 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]~13453
--operation mode is normal

DC1L394 = DC1L390 & DC1L393 & (E1L1055Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[31] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[31]
WG2_q[31]_clock_0 = clk;
WG2_q[31]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[31]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[31] = MEMORY_SEGMENT(, , WG2_q[31]_clock_0, , , , , , , WG2_q[31]_write_address, WG2_q[31]_read_address);


--WG3_q[31] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[31]
WG3_q[31]_clock_0 = clk;
WG3_q[31]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[31]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[31] = MEMORY_SEGMENT(, , WG3_q[31]_clock_0, , , , , , , WG3_q[31]_write_address, WG3_q[31]_read_address);


--DC1L412 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13454
--operation mode is normal

DC1L412 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[31] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[31]);


--DC1_enet_nios_data_master_readdata[31] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[31]
--operation mode is normal

DC1_enet_nios_data_master_readdata[31] = DC1L345 & DC1L394 & (DC1L412 # !AC1L51);


--PJ32L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F31|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ32L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[31] # !LH1_p3_do_custom_instruction);

--PJ32_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F31|cascout
--operation mode is normal

PJ32_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[31] # !LH1_p3_do_custom_instruction);


--LH1L108 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iSWAP~54
--operation mode is normal

LH1L108 = !DH1_instruction_1[5] & !DH1_instruction_1[6];


--LH1L126 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_sixteenie~79
--operation mode is normal

LH1L126 = !DH1_instruction_1[9] & (LH1L120 # LH1L108 & LH1L93);


--ME16_q[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[4]
ME16_q[4]_data_in = ~GND;
ME16_q[4]_clock_1 = clk;
ME16_q[4]_clock_enable_1 = UH1L1;
ME16_q[4]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[4]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[4] = MEMORY_SEGMENT(ME16_q[4]_data_in, GND, GND, ME16_q[4]_clock_1, , , , ME16_q[4]_clock_enable_1, VCC, ME16_q[4]_write_address, ME16_q[4]_read_address);


--LH1L121 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~135
--operation mode is normal

LH1L121 = LH1L93 & DH1_instruction_1[5] & DH1_instruction_1[6] & !DH1_instruction_1[9];


--LH1L122 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~136
--operation mode is normal

LH1L122 = !DH1_instruction_1[7] & (LH1L121 # LH1L120 & !DH1_instruction_1[9]);


--LH1L123 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_is_eightie~137
--operation mode is normal

LH1L123 = DH1_instruction_1[10] & DH1_instruction_1[14] & !DH1_instruction_1[12] & !DH1_instruction_1[13];


--LH1L99 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_do_iMOVI~26
--operation mode is normal

LH1L99 = DH1_instruction_1[13] & DH1_instruction_1[10] & DH1_instruction_1[12] & !DH1_instruction_1[15];


--ME16_q[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME16_q[5]_data_in = ~GND;
ME16_q[5]_clock_1 = clk;
ME16_q[5]_clock_enable_1 = UH1L1;
ME16_q[5]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[5]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[5] = MEMORY_SEGMENT(ME16_q[5]_data_in, GND, GND, ME16_q[5]_clock_1, , , , ME16_q[5]_clock_enable_1, VCC, ME16_q[5]_write_address, ME16_q[5]_read_address);


--HH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero~61
--operation mode is normal

HH1L37 = !LH1_p1_op_is_trap & (ME16_q[8] # LH1_p1_op_b_from_reg_or_const & HH1_last_instruction_was_prefix);


--HH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|op_b_hi_from_zero~62
--operation mode is normal

HH1L38 = HH1L37 & !LH1_p1_do_iSTx & !LH1_p1_do_iLDx & !LH1_p1_do_iMOVHI;


--ME15_q[31] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[31]
ME15_q[31]_data_in = KJ1L41;
ME15_q[31]_write_enable = RH1L6;
ME15_q[31]_clock_0 = clk;
ME15_q[31]_clock_1 = clk;
ME15_q[31]_clock_enable_1 = JH1L8;
ME15_q[31]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[31]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[31] = MEMORY_SEGMENT(ME15_q[31]_data_in, ME15_q[31]_write_enable, ME15_q[31]_clock_0, ME15_q[31]_clock_1, , , , ME15_q[31]_clock_enable_1, VCC, ME15_q[31]_write_address, ME15_q[31]_read_address);


--BK29_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F28|the_apex20k_lcell
--operation mode is normal

BK29_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[30] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L40 # !AK1_sel_alu_result);

--BK29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F28|cascout
--operation mode is normal

BK29_cascout = AK1_sel_raw_reg_b & ME15_q[30] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L40 # !AK1_sel_alu_result);


--QJ52L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F51|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ52L3 = (CJ1_sel_notb & !LJ1_true_regB[25] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[25] # !LH1_p3_sel_memword)) & CASCADE(PJ26_cascout);

--QJ52_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F51|cascout
--operation mode is normal

QJ52_cascout = (CJ1_sel_notb & !LJ1_true_regB[25] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[25] # !LH1_p3_sel_memword)) & CASCADE(PJ26_cascout);


--BK19_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F18|the_apex20k_lcell
--operation mode is normal

BK19_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[25] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L35 # !AK1_sel_alu_result);

--BK19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F18|cascout
--operation mode is normal

BK19_cascout = AK1_sel_raw_reg_b & ME15_q[25] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L35 # !AK1_sel_alu_result);


--ME2_q[1] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME2_q[1]_data_in = T1L34;
ME2_q[1]_write_enable = T1L30;
ME2_q[1]_clock_0 = clk;
ME2_q[1]_clock_1 = clk;
ME2_q[1]_write_address = WR_ADDR(T1L4);
ME2_q[1]_read_address = RD_ADDR(T1L4);
ME2_q[1] = MEMORY_SEGMENT(ME2_q[1]_data_in, ME2_q[1]_write_enable, ME2_q[1]_clock_0, ME2_q[1]_clock_1, , , , , VCC, ME2_q[1]_write_address, ME2_q[1]_read_address);


--ME9_q[1] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME9_q[1]_data_in = AB1L43;
ME9_q[1]_write_enable = AB1L38;
ME9_q[1]_clock_0 = clk;
ME9_q[1]_clock_1 = clk;
ME9_q[1]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[1]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[1] = MEMORY_SEGMENT(ME9_q[1]_data_in, ME9_q[1]_write_enable, ME9_q[1]_clock_0, ME9_q[1]_clock_1, , , , , VCC, ME9_q[1]_write_address, ME9_q[1]_read_address);


--DC1L450 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[1]~7776
--operation mode is normal

DC1L450 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[1] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[1]);


--DC1L451 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[1]~7777
--operation mode is normal

DC1L451 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L450);


--DC1L1 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|always2~0
--operation mode is normal

DC1L1 = DC1L20 & (!DC1_enet_nios_data_master_dbs_address[1] & !DC1L484);


--XB1L66 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1]~5282
--operation mode is normal

XB1L66 = VJ1_dc_address[4] # !VJ1_dc_address[3];


--XB1_endofpacketvalue_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[1]
--operation mode is normal

XB1_endofpacketvalue_reg[1]_lut_out = ZJ1_op_a[1];
XB1_endofpacketvalue_reg[1] = DFFE(XB1_endofpacketvalue_reg[1]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_rx_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[1]
--operation mode is normal

XB1_rx_holding_reg[1]_lut_out = XB1_shift_reg[1];
XB1_rx_holding_reg[1] = DFFE(XB1_rx_holding_reg[1]_lut_out, clk, K1_data_out, , XB1L240);


--XD1L3 is dual_processor:inst|watchdog:the_watchdog|Equal~301
--operation mode is normal

XD1L3 = VJ1_dc_address[4] & VJ1_dc_address[2] & (!VJ1_dc_address[3]);


--XB1L67 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[1]~5283
--operation mode is normal

XB1L67 = XD1L3 & XB1_spi_slave_select_reg[1] # !XD1L3 & (XB1_rx_holding_reg[1]);


--XD1L4 is dual_processor:inst|watchdog:the_watchdog|Equal~302
--operation mode is normal

XD1L4 = VJ1_dc_address[4] & VJ1_dc_address[3] & (!VJ1_dc_address[2]);


--EB1L45 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[1]~448
--operation mode is normal

EB1L45 = EB1L30 & HG1_op_a[1] # !EB1L30 & (ZJ1_op_a[1]);


--EB1L35 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~67
--operation mode is normal

EB1L35 = JH1_dc_byteenable[0] & JH1_dc_write & EB1L29 & !EB1L30;


--EB1L36 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~68
--operation mode is normal

EB1L36 = EB1L30 & (TE1_dc_write # JH1_dc_write & EB1L29);


--TE1_dc_byteenable[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_byteenable[0]
--operation mode is normal

TE1_dc_byteenable[0]_lut_out = VE1_p2_do_dynamic_narrow_write & (!KG1_combout) # !VE1_p2_do_dynamic_narrow_write & !SE1_offset_lsbs # !VE1_p2_do_write_8;
TE1_dc_byteenable[0] = DFFE(TE1_dc_byteenable[0]_lut_out, clk, K1_data_out, , TE1L6);


--EB1L37 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[0]~69
--operation mode is normal

EB1L37 = EB1L35 # EB1L36 & TE1_dc_byteenable[0] & !DG1_dc_address[1];


--EB1L6 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[0]~40
--operation mode is normal

EB1L6 = EB1L30 & DG1_dc_address[2] # !EB1L30 & (VJ1_dc_address[2]);


--EB1L7 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[1]~41
--operation mode is normal

EB1L7 = EB1L30 & DG1_dc_address[3] # !EB1L30 & (VJ1_dc_address[3]);


--EB1L8 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[2]~42
--operation mode is normal

EB1L8 = EB1L30 & DG1_dc_address[4] # !EB1L30 & (VJ1_dc_address[4]);


--EB1L9 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[3]~43
--operation mode is normal

EB1L9 = EB1L30 & DG1_dc_address[5] # !EB1L30 & (VJ1_dc_address[5]);


--EB1L10 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_address[4]~44
--operation mode is normal

EB1L10 = EB1L30 & DG1_dc_address[6] # !EB1L30 & (VJ1_dc_address[6]);


--AC1L21 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[0]~72
--operation mode is normal

AC1L21 = AC1L70 & VJ1_dc_address[2] # !AC1L70 & (VH1_pc[1]);


--AC1L22 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[1]~73
--operation mode is normal

AC1L22 = AC1L70 & VJ1_dc_address[3] # !AC1L70 & (VH1_pc[2]);


--AC1L23 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[2]~74
--operation mode is normal

AC1L23 = AC1L70 & VJ1_dc_address[4] # !AC1L70 & (VH1_pc[3]);


--AC1L24 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[3]~75
--operation mode is normal

AC1L24 = AC1L70 & VJ1_dc_address[5] # !AC1L70 & (VH1_pc[4]);


--AC1L25 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[4]~76
--operation mode is normal

AC1L25 = AC1L70 & VJ1_dc_address[6] # !AC1L70 & (VH1_pc[5]);


--AC1L26 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[5]~77
--operation mode is normal

AC1L26 = AC1L70 & VJ1_dc_address[7] # !AC1L70 & (VH1_pc[6]);


--AC1L27 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[6]~78
--operation mode is normal

AC1L27 = AC1L70 & VJ1_dc_address[8] # !AC1L70 & (VH1_pc[7]);


--AC1L28 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|enet_boot_rom_s1_address[7]~79
--operation mode is normal

AC1L28 = AC1L70 & VJ1_dc_address[9] # !AC1L70 & (VH1_pc[8]);


--XD1L5 is dual_processor:inst|watchdog:the_watchdog|Equal~303
--operation mode is normal

XD1L5 = VJ1_dc_address[3] & (!VJ1_dc_address[2] & !VJ1_dc_address[4]);


--XC1_period_l_register[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[1]
--operation mode is normal

XC1_period_l_register[1]_lut_out = ZJ1_op_a[1];
XC1_period_l_register[1] = DFFE(XC1_period_l_register[1]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_h_register[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[1]
--operation mode is normal

XC1_period_h_register[1]_lut_out = ZJ1_op_a[1];
XC1_period_h_register[1] = DFFE(XC1_period_h_register[1]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1L126 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[1]~426
--operation mode is normal

XC1L126 = XD1L1 & (XC1_period_h_register[1] # XD1L5 & XC1_period_l_register[1]) # !XD1L1 & XD1L5 & XC1_period_l_register[1];


--VB1L52 is dual_processor:inst|control_int:the_control_int|read_mux_out[1]~312
--operation mode is normal

VB1L52 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[1] # !VJ1_dc_address[2] & (VB1_irq_mask[1]));


--TB1_data_out[1] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[1]
--operation mode is normal

TB1_data_out[1]_lut_out = ZJ1_op_a[1];
TB1_data_out[1] = DFFE(TB1_data_out[1]_lut_out, clk, K1_data_out, , TB1L4);


--LH1_p2_sel_notb_x is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_sel_notb_x
--operation mode is normal

LH1_p2_sel_notb_x_lut_out = ME16_q[6];
LH1_p2_sel_notb_x = DFFE(LH1_p2_sel_notb_x_lut_out, clk, K1_data_out, , JH1L8);


--FJ1_saved_status[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[1]
--operation mode is normal

FJ1_saved_status[1]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[1] # !FJ1L18 & (FJ1L57)) # !LH1_p3_do_iWRCTL & (FJ1L57);
FJ1_saved_status[1] = DFFE(FJ1_saved_status[1]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1_Z_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_stored
--operation mode is normal

FJ1_Z_stored_lut_out = FJ1L15 & FJ1L54 # !FJ1L15 & (FJ1L57);
FJ1_Z_stored = DFFE(FJ1_Z_stored_lut_out, clk, K1_data_out, , FJ1_Z_deferred_we);


--FJ1_N_stored_is_stale is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_stored_is_stale
--operation mode is normal

FJ1_N_stored_is_stale_lut_out = LH1_p3_N_update & (!DH1_is_neutrino_3 & !DH1_is_cancelled_3);
FJ1_N_stored_is_stale = DFFE(FJ1_N_stored_is_stale_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z~20
--operation mode is normal

FJ1L57 = FJ1_N_stored_is_stale & TJ1L1 # !FJ1_N_stored_is_stale & (FJ1_Z_stored);


--FJ1_control_register_result[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[1]
--operation mode is normal

FJ1_control_register_result[1] = FJ1L17 & (FJ1L57 # FJ1L18 & FJ1_saved_status[1]) # !FJ1L17 & FJ1L18 & FJ1_saved_status[1];


--EE2_drop_bits_node[0][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[0][3]
--operation mode is normal

EE2_drop_bits_node[0][3]_lut_out = HE14L1;
EE2_drop_bits_node[0][3] = DFFE(EE2_drop_bits_node[0][3]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_custom_instruction_start_mul is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_custom_instruction_start_mul
--operation mode is normal

LH1_p3_custom_instruction_start_mul_lut_out = LH1L91 & LH1L147 & DH1_instruction_2[5] & !DH1_instruction_2[6];
LH1_p3_custom_instruction_start_mul = DFFE(LH1_p3_custom_instruction_start_mul_lut_out, clk, K1_data_out, , JH1L8);


--CC1_MUL_enet_nios_s1_ci_cycle_counter[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_ci_cycle_counter[1]
--operation mode is normal

CC1_MUL_enet_nios_s1_ci_cycle_counter[1]_lut_out = LH1_p3_custom_instruction_start_mul;
CC1_MUL_enet_nios_s1_ci_cycle_counter[1] = DFFE(CC1_MUL_enet_nios_s1_ci_cycle_counter[1]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_MUL_enet_nios_s1_ci_cycle_counter[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_ci_cycle_counter[0]
--operation mode is normal

CC1_MUL_enet_nios_s1_ci_cycle_counter[0]_lut_out = CC1_MUL_enet_nios_s1_ci_cycle_counter[1];
CC1_MUL_enet_nios_s1_ci_cycle_counter[0] = DFFE(CC1_MUL_enet_nios_s1_ci_cycle_counter[0]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L4 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|MUL_enet_nios_s1_select~13
--operation mode is normal

CC1L4 = LH1_p3_custom_instruction_start_mul # CC1_MUL_enet_nios_s1_ci_cycle_counter[1] # CC1_MUL_enet_nios_s1_ci_cycle_counter[0];


--N1L1 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9599
--operation mode is arithmetic

N1L1 = N1_negate $ N1_q[1] $ N1L6;

--N1L2 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9601
--operation mode is arithmetic

N1L2 = CARRY(N1_negate $ !N1_q[1] # !N1L6);


--CC1_enet_nios_custom_instruction_master_result[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[1]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[1] = EE2_drop_bits_node[0][3] & (CC1L4 # N1L1 & !CC1L46) # !EE2_drop_bits_node[0][3] & (N1L1 & !CC1L46);


--LH1_p3_do_iRDCTL is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_iRDCTL
--operation mode is normal

LH1_p3_do_iRDCTL_lut_out = DH1_instruction_2[5] & LH1L101 & (!DH1_instruction_2[6]);
LH1_p3_do_iRDCTL = DFFE(LH1_p3_do_iRDCTL_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_do_custom_instruction is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_do_custom_instruction
--operation mode is normal

LH1_p3_do_custom_instruction_lut_out = LH1_p2_do_custom_instruction;
LH1_p3_do_custom_instruction = DFFE(LH1_p3_do_custom_instruction_lut_out, clk, K1_data_out, , JH1L8);


--DJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10604
--operation mode is normal

DJ1L43 = HJ1L14 & (!KJ1_true_regA[8]) # !HJ1L14 & !KJ1_true_regA[12] # !HJ1L13;

--DJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10756
--operation mode is normal

DJ1L45 = HJ1L14 & (!KJ1_true_regA[8]) # !HJ1L14 & !KJ1_true_regA[12] # !HJ1L13;


--DJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[14]~10692
--operation mode is normal

DJ1L44 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[10]) # !HJ1L14 & !KJ1_true_regA[14]) & CASCADE(DJ1L45);


--DJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10606
--operation mode is normal

DJ1L46 = HJ1L14 & (!KJ1_true_regA[9]) # !HJ1L14 & !KJ1_true_regA[13] # !HJ1L13;

--DJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10757
--operation mode is normal

DJ1L48 = HJ1L14 & (!KJ1_true_regA[9]) # !HJ1L14 & !KJ1_true_regA[13] # !HJ1L13;


--DJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[15]~10693
--operation mode is normal

DJ1L47 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[11]) # !HJ1L14 & !KJ1_true_regA[15]) & CASCADE(DJ1L48);


--DJ1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10608
--operation mode is normal

DJ1L19 = HJ1L14 & (!KJ1_true_regA[0]) # !HJ1L14 & !KJ1_true_regA[4] # !HJ1L13;

--DJ1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10758
--operation mode is normal

DJ1L21 = HJ1L14 & (!KJ1_true_regA[0]) # !HJ1L14 & !KJ1_true_regA[4] # !HJ1L13;


--DJ1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[6]~10694
--operation mode is normal

DJ1L20 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[2]) # !HJ1L14 & !KJ1_true_regA[6]) & CASCADE(DJ1L21);


--DJ1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10610
--operation mode is normal

DJ1L22 = HJ1L14 & (!KJ1_true_regA[1]) # !HJ1L14 & !KJ1_true_regA[5] # !HJ1L13;

--DJ1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10759
--operation mode is normal

DJ1L24 = HJ1L14 & (!KJ1_true_regA[1]) # !HJ1L14 & !KJ1_true_regA[5] # !HJ1L13;


--DJ1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[7]~10695
--operation mode is normal

DJ1L23 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[3]) # !HJ1L14 & !KJ1_true_regA[7]) & CASCADE(DJ1L24);


--FJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|add~224
--operation mode is normal

FJ1L67 = LH1_p1_do_iSAVE # !LH1_p1_do_iRESTORE # !KH1L24;


--PB1_irq is dual_processor:inst|bounceback_int:the_bounceback_int|irq
--operation mode is normal

PB1_irq = PB1_irq_mask & PB1_edge_capture;


--RD1_irq is dual_processor:inst|timer2:the_timer2|irq
--operation mode is normal

RD1_irq = RD1_timeout_occurred & RD1_control_register[0];


--DC1L41 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~454
--operation mode is normal

DC1L41 = XB1_irq_reg # VC1_timeout_occurred & VC1_control_register[0] # !GK1_irq;


--DC1L42 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~455
--operation mode is normal

DC1L42 = DC1L41 & (!XD1_control_register # !XD1_timeout_occurred);


--DC1L43 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~456
--operation mode is normal

DC1L43 = !VB1_irq & (DC1L42 # Q1_timeout_occurred & Q1_control_register);


--DC1L44 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~457
--operation mode is normal

DC1L44 = RD1_irq & (!XC1_control_register # !XC1_timeout_occurred) # !RD1_irq & DC1L43 & (!XC1_control_register # !XC1_timeout_occurred);


--DC1L45 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber[0]~458
--operation mode is normal

DC1L45 = DC1L44 & (!KB1_edge_capture # !KB1_irq_mask) # !DC1L44 & !GC1L34 & (!KB1_edge_capture # !KB1_irq_mask);


--DC1L51 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~460
--operation mode is normal

DC1L51 = !VB1_irq & (!Q1_control_register # !Q1_timeout_occurred);


--DC1L52 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~461
--operation mode is normal

DC1L52 = XB1_irq_reg & DC1L48 # !DC1L51;


--DC1L53 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_irqnumber~462
--operation mode is normal

DC1L53 = GC1L34 & (!KB1_edge_capture # !KB1_irq_mask);


--LH1L134 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~3
--operation mode is normal

LH1L134 = !TH1L30 # !TH1L29 # !LH1L135 # !TH1L28;

--LH1L136 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_subroutine~68
--operation mode is normal

LH1L136 = !TH1L30 # !TH1L29 # !LH1L135 # !TH1L28;


--LH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_subroutine_delayed_for_do_save_return_address_0~54
--operation mode is normal

LH1L9 = (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[13] # !TH1_d1_instruction_fifo_out[11] # !LH1L88) & CASCADE(LH1L136);


--ME9_q[3] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME9_q[3]_data_in = AB1L45;
ME9_q[3]_write_enable = AB1L38;
ME9_q[3]_clock_0 = clk;
ME9_q[3]_clock_1 = clk;
ME9_q[3]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[3]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[3] = MEMORY_SEGMENT(ME9_q[3]_data_in, ME9_q[3]_write_enable, ME9_q[3]_clock_0, ME9_q[3]_clock_1, , , , , VCC, ME9_q[3]_write_address, ME9_q[3]_read_address);


--ME2_q[3] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME2_q[3]_data_in = T1L36;
ME2_q[3]_write_enable = T1L30;
ME2_q[3]_clock_0 = clk;
ME2_q[3]_clock_1 = clk;
ME2_q[3]_write_address = WR_ADDR(T1L4);
ME2_q[3]_read_address = RD_ADDR(T1L4);
ME2_q[3] = MEMORY_SEGMENT(ME2_q[3]_data_in, ME2_q[3]_write_enable, ME2_q[3]_clock_0, ME2_q[3]_clock_1, , , , , VCC, ME2_q[3]_write_address, ME2_q[3]_read_address);


--DC1L314 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~13461
--operation mode is normal

DC1L314 = ME9_q[3] & (ME2_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[3] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME11_q[3]_data_in = EB1L63;
ME11_q[3]_write_enable = EB1L41;
ME11_q[3]_clock_0 = clk;
ME11_q[3]_clock_1 = clk;
ME11_q[3]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[3]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[3] = MEMORY_SEGMENT(ME11_q[3]_data_in, ME11_q[3]_write_enable, ME11_q[3]_clock_0, ME11_q[3]_clock_1, , , , , VCC, ME11_q[3]_write_address, ME11_q[3]_read_address);


--DC1L315 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~13462
--operation mode is normal

DC1L315 = FC1_incoming_ext_ram_bus_data[19] & (ME11_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[19] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L316 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~13463
--operation mode is normal

DC1L316 = FC1_incoming_ext_ram_bus_data[3] & (ME7_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[3] & !FC1L88 & (ME7_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1822Q is position_velocity_interface_unit:inst18|data_output[19]~reg0
--operation mode is normal

F1L1822Q_lut_out = F1L1782 & (F1L752) # !F1L1782 & F1L1822Q;
F1L1822Q = DFFE(F1L1822Q_lut_out, clk, , , );


--DC1L317 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~13464
--operation mode is normal

DC1L317 = DC1L315 & DC1L316 & (F1L1822Q # !DD1_chipselect_to_the_pv_unit1);


--E1L929Q is simple_pvu:inst13|data_output[19]~reg0
--operation mode is normal

E1L929Q_lut_out = VJ1_dc_address[4] & (E1L1017 & (E1_VELOCITY_COUNT[19]) # !E1L1017 & E1L1015) # !VJ1_dc_address[4] & (E1L1017);
E1L929Q = DFFE(E1L929Q_lut_out, clk, , , E1L1053);


--DC1L318 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]~13465
--operation mode is normal

DC1L318 = DC1L314 & DC1L317 & (E1L929Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[19] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[19]
WG2_q[19]_clock_0 = clk;
WG2_q[19]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[19]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[19] = MEMORY_SEGMENT(, , WG2_q[19]_clock_0, , , , , , , WG2_q[19]_write_address, WG2_q[19]_read_address);


--WG3_q[19] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[19]
WG3_q[19]_clock_0 = clk;
WG3_q[19]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[19]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[19] = MEMORY_SEGMENT(, , WG3_q[19]_clock_0, , , , , , , WG3_q[19]_write_address, WG3_q[19]_read_address);


--DC1L413 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13466
--operation mode is normal

DC1L413 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[19] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[19]);


--DC1_enet_nios_data_master_readdata[19] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[19]
--operation mode is normal

DC1_enet_nios_data_master_readdata[19] = DC1L345 & DC1L318 & (DC1L413 # !AC1L51);


--PJ20L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F19|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ20L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[19] # !LH1_p3_do_custom_instruction);

--PJ20_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F19|cascout
--operation mode is normal

PJ20_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[19] # !LH1_p3_do_custom_instruction);


--KH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~42
--operation mode is normal

KH1L20 = QH1_b_local[0] & DH1_dest_local_3[0] & (QH1_b_local[3] $ !DH1_dest_local_3[3]) # !QH1_b_local[0] & !DH1_dest_local_3[0] & (QH1_b_local[3] $ !DH1_dest_local_3[3]);


--KH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~43
--operation mode is normal

KH1L21 = KH1L20 & KH1_second_stage_modifies_register & (QH1_b_local[2] $ !DH1_dest_local_3[2]);

--KH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~47
--operation mode is normal

KH1L23 = KH1L20 & KH1_second_stage_modifies_register & (QH1_b_local[2] $ !DH1_dest_local_3[2]);


--KH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_index_match_unit:the_enet_nios_index_match_unit|p1_b_matches_dest2~45
--operation mode is normal

KH1L22 = (QH1_b_local[4] & DH1_dest_local_3[4] & (QH1_b_local[1] $ !DH1_dest_local_3[1]) # !QH1_b_local[4] & !DH1_dest_local_3[4] & (QH1_b_local[1] $ !DH1_dest_local_3[1])) & CASCADE(KH1L23);


--ZH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1717
--operation mode is normal

ZH1L24 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11] # TH1_d1_instruction_fifo_out[12] # !LH1L127;

--ZH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1726
--operation mode is normal

ZH1L26 = TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[11] # TH1_d1_instruction_fifo_out[12] # !LH1L127;


--LH1L130 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_b_from_reg_or_const~89
--operation mode is normal

LH1L130 = (TH1_dont_forget_to_force_trap # TH1_d1_instruction_fifo_out[14] # !TH1_d1_instruction_fifo_out[11] # !LH1L129) & CASCADE(ZH1L26);


--ME9_q[4] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME9_q[4]_data_in = AB1L46;
ME9_q[4]_write_enable = AB1L38;
ME9_q[4]_clock_0 = clk;
ME9_q[4]_clock_1 = clk;
ME9_q[4]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[4]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[4] = MEMORY_SEGMENT(ME9_q[4]_data_in, ME9_q[4]_write_enable, ME9_q[4]_clock_0, ME9_q[4]_clock_1, , , , , VCC, ME9_q[4]_write_address, ME9_q[4]_read_address);


--ME2_q[4] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME2_q[4]_data_in = T1L37;
ME2_q[4]_write_enable = T1L30;
ME2_q[4]_clock_0 = clk;
ME2_q[4]_clock_1 = clk;
ME2_q[4]_write_address = WR_ADDR(T1L4);
ME2_q[4]_read_address = RD_ADDR(T1L4);
ME2_q[4] = MEMORY_SEGMENT(ME2_q[4]_data_in, ME2_q[4]_write_enable, ME2_q[4]_clock_0, ME2_q[4]_clock_1, , , , , VCC, ME2_q[4]_write_address, ME2_q[4]_read_address);


--DC1L320 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~13467
--operation mode is normal

DC1L320 = ME9_q[4] & (ME2_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[4] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME11_q[4]_data_in = EB1L64;
ME11_q[4]_write_enable = EB1L41;
ME11_q[4]_clock_0 = clk;
ME11_q[4]_clock_1 = clk;
ME11_q[4]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[4]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[4] = MEMORY_SEGMENT(ME11_q[4]_data_in, ME11_q[4]_write_enable, ME11_q[4]_clock_0, ME11_q[4]_clock_1, , , , , VCC, ME11_q[4]_write_address, ME11_q[4]_read_address);


--DC1L321 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~13468
--operation mode is normal

DC1L321 = FC1_incoming_ext_ram_bus_data[20] & (ME11_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[20] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L322 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~13469
--operation mode is normal

DC1L322 = FC1_incoming_ext_ram_bus_data[4] & (ME7_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[4] & !FC1L88 & (ME7_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1824Q is position_velocity_interface_unit:inst18|data_output[20]~reg0
--operation mode is normal

F1L1824Q_lut_out = F1L1782 & (F1L766) # !F1L1782 & F1L1824Q;
F1L1824Q = DFFE(F1L1824Q_lut_out, clk, , , );


--DC1L323 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~13470
--operation mode is normal

DC1L323 = DC1L321 & DC1L322 & (F1L1824Q # !DD1_chipselect_to_the_pv_unit1);


--E1L931Q is simple_pvu:inst13|data_output[20]~reg0
--operation mode is normal

E1L931Q_lut_out = VJ1_dc_address[5] & (E1L1021 & E1_VELOCITY_COUNT[20] # !E1L1021 & (E1_VELOCITY[20])) # !VJ1_dc_address[5] & (E1L1021);
E1L931Q = DFFE(E1L931Q_lut_out, clk, , , E1L1053);


--DC1L324 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]~13471
--operation mode is normal

DC1L324 = DC1L320 & DC1L323 & (E1L931Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[20] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[20]
WG2_q[20]_clock_0 = clk;
WG2_q[20]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[20]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[20] = MEMORY_SEGMENT(, , WG2_q[20]_clock_0, , , , , , , WG2_q[20]_write_address, WG2_q[20]_read_address);


--WG3_q[20] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[20]
WG3_q[20]_clock_0 = clk;
WG3_q[20]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[20]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[20] = MEMORY_SEGMENT(, , WG3_q[20]_clock_0, , , , , , , WG3_q[20]_write_address, WG3_q[20]_read_address);


--DC1L414 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13472
--operation mode is normal

DC1L414 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[20] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[20]);


--DC1_enet_nios_data_master_readdata[20] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[20]
--operation mode is normal

DC1_enet_nios_data_master_readdata[20] = DC1L345 & DC1L324 & (DC1L414 # !AC1L51);


--PJ21L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F20|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ21L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[20] # !LH1_p3_do_custom_instruction);

--PJ21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F20|cascout
--operation mode is normal

PJ21_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[20] # !LH1_p3_do_custom_instruction);


--DC1L302 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~13473
--operation mode is normal

DC1L302 = ME9_q[1] & (ME2_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[1] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME11_q[1]_data_in = EB1L61;
ME11_q[1]_write_enable = EB1L41;
ME11_q[1]_clock_0 = clk;
ME11_q[1]_clock_1 = clk;
ME11_q[1]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[1]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[1] = MEMORY_SEGMENT(ME11_q[1]_data_in, ME11_q[1]_write_enable, ME11_q[1]_clock_0, ME11_q[1]_clock_1, , , , , VCC, ME11_q[1]_write_address, ME11_q[1]_read_address);


--DC1L303 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~13474
--operation mode is normal

DC1L303 = FC1_incoming_ext_ram_bus_data[17] & (ME11_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[17] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L304 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~13475
--operation mode is normal

DC1L304 = FC1_incoming_ext_ram_bus_data[1] & (ME7_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[1] & !FC1L88 & (ME7_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1818Q is position_velocity_interface_unit:inst18|data_output[17]~reg0
--operation mode is normal

F1L1818Q_lut_out = F1L1782 & (F1L724) # !F1L1782 & F1L1818Q;
F1L1818Q = DFFE(F1L1818Q_lut_out, clk, , , );


--DC1L305 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~13476
--operation mode is normal

DC1L305 = DC1L303 & DC1L304 & (F1L1818Q # !DD1_chipselect_to_the_pv_unit1);


--E1L925Q is simple_pvu:inst13|data_output[17]~reg0
--operation mode is normal

E1L925Q_lut_out = VJ1_dc_address[4] & (E1L1009 & (E1_VELOCITY_COUNT[17]) # !E1L1009 & E1L1007) # !VJ1_dc_address[4] & (E1L1009);
E1L925Q = DFFE(E1L925Q_lut_out, clk, , , E1L1053);


--DC1L306 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]~13477
--operation mode is normal

DC1L306 = DC1L302 & DC1L305 & (E1L925Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[17] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[17]
WG2_q[17]_clock_0 = clk;
WG2_q[17]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[17]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[17] = MEMORY_SEGMENT(, , WG2_q[17]_clock_0, , , , , , , WG2_q[17]_write_address, WG2_q[17]_read_address);


--WG3_q[17] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[17]
WG3_q[17]_clock_0 = clk;
WG3_q[17]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[17]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[17] = MEMORY_SEGMENT(, , WG3_q[17]_clock_0, , , , , , , WG3_q[17]_write_address, WG3_q[17]_read_address);


--DC1L415 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13478
--operation mode is normal

DC1L415 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[17] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[17]);


--DC1_enet_nios_data_master_readdata[17] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[17]
--operation mode is normal

DC1_enet_nios_data_master_readdata[17] = DC1L345 & DC1L306 & (DC1L415 # !AC1L51);


--PJ18L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F17|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ18L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[17] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[17] # !LH1_p3_do_custom_instruction);

--PJ18_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F17|cascout
--operation mode is normal

PJ18_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[17] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[17] # !LH1_p3_do_custom_instruction);


--ME9_q[2] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME9_q[2]_data_in = AB1L44;
ME9_q[2]_write_enable = AB1L38;
ME9_q[2]_clock_0 = clk;
ME9_q[2]_clock_1 = clk;
ME9_q[2]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[2]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[2] = MEMORY_SEGMENT(ME9_q[2]_data_in, ME9_q[2]_write_enable, ME9_q[2]_clock_0, ME9_q[2]_clock_1, , , , , VCC, ME9_q[2]_write_address, ME9_q[2]_read_address);


--ME2_q[2] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME2_q[2]_data_in = T1L35;
ME2_q[2]_write_enable = T1L30;
ME2_q[2]_clock_0 = clk;
ME2_q[2]_clock_1 = clk;
ME2_q[2]_write_address = WR_ADDR(T1L4);
ME2_q[2]_read_address = RD_ADDR(T1L4);
ME2_q[2] = MEMORY_SEGMENT(ME2_q[2]_data_in, ME2_q[2]_write_enable, ME2_q[2]_clock_0, ME2_q[2]_clock_1, , , , , VCC, ME2_q[2]_write_address, ME2_q[2]_read_address);


--DC1L308 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~13479
--operation mode is normal

DC1L308 = ME9_q[2] & (ME2_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[2] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME11_q[2]_data_in = EB1L62;
ME11_q[2]_write_enable = EB1L41;
ME11_q[2]_clock_0 = clk;
ME11_q[2]_clock_1 = clk;
ME11_q[2]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[2]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[2] = MEMORY_SEGMENT(ME11_q[2]_data_in, ME11_q[2]_write_enable, ME11_q[2]_clock_0, ME11_q[2]_clock_1, , , , , VCC, ME11_q[2]_write_address, ME11_q[2]_read_address);


--DC1L309 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~13480
--operation mode is normal

DC1L309 = FC1_incoming_ext_ram_bus_data[18] & (ME11_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[18] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L310 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~13481
--operation mode is normal

DC1L310 = FC1_incoming_ext_ram_bus_data[2] & (ME7_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[2] & !FC1L88 & (ME7_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1820Q is position_velocity_interface_unit:inst18|data_output[18]~reg0
--operation mode is normal

F1L1820Q_lut_out = F1L1782 & (F1L738) # !F1L1782 & F1L1820Q;
F1L1820Q = DFFE(F1L1820Q_lut_out, clk, , , );


--DC1L311 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~13482
--operation mode is normal

DC1L311 = DC1L309 & DC1L310 & (F1L1820Q # !DD1_chipselect_to_the_pv_unit1);


--E1L927Q is simple_pvu:inst13|data_output[18]~reg0
--operation mode is normal

E1L927Q_lut_out = VJ1_dc_address[5] & (E1L1013 & E1_VELOCITY_COUNT[18] # !E1L1013 & (E1_VELOCITY[18])) # !VJ1_dc_address[5] & (E1L1013);
E1L927Q = DFFE(E1L927Q_lut_out, clk, , , E1L1053);


--DC1L312 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]~13483
--operation mode is normal

DC1L312 = DC1L308 & DC1L311 & (E1L927Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[18] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[18]
WG2_q[18]_clock_0 = clk;
WG2_q[18]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[18]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[18] = MEMORY_SEGMENT(, , WG2_q[18]_clock_0, , , , , , , WG2_q[18]_write_address, WG2_q[18]_read_address);


--WG3_q[18] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[18]
WG3_q[18]_clock_0 = clk;
WG3_q[18]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[18]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[18] = MEMORY_SEGMENT(, , WG3_q[18]_clock_0, , , , , , , WG3_q[18]_write_address, WG3_q[18]_read_address);


--DC1L416 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13484
--operation mode is normal

DC1L416 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[18] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[18]);


--DC1_enet_nios_data_master_readdata[18] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[18]
--operation mode is normal

DC1_enet_nios_data_master_readdata[18] = DC1L345 & DC1L312 & (DC1L416 # !AC1L51);


--PJ19L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F18|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ19L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[18] # !LH1_p3_do_custom_instruction);

--PJ19_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F18|cascout
--operation mode is normal

PJ19_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[18] # !LH1_p3_do_custom_instruction);


--ME9_q[6] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME9_q[6]_data_in = AB1L48;
ME9_q[6]_write_enable = AB1L38;
ME9_q[6]_clock_0 = clk;
ME9_q[6]_clock_1 = clk;
ME9_q[6]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[6]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[6] = MEMORY_SEGMENT(ME9_q[6]_data_in, ME9_q[6]_write_enable, ME9_q[6]_clock_0, ME9_q[6]_clock_1, , , , , VCC, ME9_q[6]_write_address, ME9_q[6]_read_address);


--ME2_q[6] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME2_q[6]_data_in = T1L39;
ME2_q[6]_write_enable = T1L30;
ME2_q[6]_clock_0 = clk;
ME2_q[6]_clock_1 = clk;
ME2_q[6]_write_address = WR_ADDR(T1L4);
ME2_q[6]_read_address = RD_ADDR(T1L4);
ME2_q[6] = MEMORY_SEGMENT(ME2_q[6]_data_in, ME2_q[6]_write_enable, ME2_q[6]_clock_0, ME2_q[6]_clock_1, , , , , VCC, ME2_q[6]_write_address, ME2_q[6]_read_address);


--DC1L332 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~13485
--operation mode is normal

DC1L332 = ME9_q[6] & (ME2_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[6] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME11_q[6]_data_in = EB1L66;
ME11_q[6]_write_enable = EB1L41;
ME11_q[6]_clock_0 = clk;
ME11_q[6]_clock_1 = clk;
ME11_q[6]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[6]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[6] = MEMORY_SEGMENT(ME11_q[6]_data_in, ME11_q[6]_write_enable, ME11_q[6]_clock_0, ME11_q[6]_clock_1, , , , , VCC, ME11_q[6]_write_address, ME11_q[6]_read_address);


--DC1L333 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~13486
--operation mode is normal

DC1L333 = FC1_incoming_ext_ram_bus_data[22] & (ME11_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[22] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L334 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~13487
--operation mode is normal

DC1L334 = FC1_incoming_ext_ram_bus_data[6] & (ME7_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[6] & !FC1L88 & (ME7_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1828Q is position_velocity_interface_unit:inst18|data_output[22]~reg0
--operation mode is normal

F1L1828Q_lut_out = F1L1782 & (F1L794) # !F1L1782 & F1L1828Q;
F1L1828Q = DFFE(F1L1828Q_lut_out, clk, , , );


--DC1L335 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~13488
--operation mode is normal

DC1L335 = DC1L333 & DC1L334 & (F1L1828Q # !DD1_chipselect_to_the_pv_unit1);


--E1L935Q is simple_pvu:inst13|data_output[22]~reg0
--operation mode is normal

E1L935Q_lut_out = VJ1_dc_address[5] & (E1L1029 & E1_VELOCITY_COUNT[22] # !E1L1029 & (E1_VELOCITY[22])) # !VJ1_dc_address[5] & (E1L1029);
E1L935Q = DFFE(E1L935Q_lut_out, clk, , , E1L1053);


--DC1L336 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]~13489
--operation mode is normal

DC1L336 = DC1L332 & DC1L335 & (E1L935Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[22] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[22]
WG2_q[22]_clock_0 = clk;
WG2_q[22]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[22]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[22] = MEMORY_SEGMENT(, , WG2_q[22]_clock_0, , , , , , , WG2_q[22]_write_address, WG2_q[22]_read_address);


--WG3_q[22] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[22]
WG3_q[22]_clock_0 = clk;
WG3_q[22]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[22]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[22] = MEMORY_SEGMENT(, , WG3_q[22]_clock_0, , , , , , , WG3_q[22]_write_address, WG3_q[22]_read_address);


--DC1L417 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13490
--operation mode is normal

DC1L417 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[22] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[22]);


--DC1_enet_nios_data_master_readdata[22] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[22]
--operation mode is normal

DC1_enet_nios_data_master_readdata[22] = DC1L345 & DC1L336 & (DC1L417 # !AC1L51);


--PJ23L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F22|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ23L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[22] # !LH1_p3_do_custom_instruction);

--PJ23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F22|cascout
--operation mode is normal

PJ23_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[22] # !LH1_p3_do_custom_instruction);


--ME9_q[0] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME9_q[0]_data_in = AB1L42;
ME9_q[0]_write_enable = AB1L38;
ME9_q[0]_clock_0 = clk;
ME9_q[0]_clock_1 = clk;
ME9_q[0]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[0]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[0] = MEMORY_SEGMENT(ME9_q[0]_data_in, ME9_q[0]_write_enable, ME9_q[0]_clock_0, ME9_q[0]_clock_1, , , , , VCC, ME9_q[0]_write_address, ME9_q[0]_read_address);


--ME2_q[0] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME2_q[0]_data_in = T1L33;
ME2_q[0]_write_enable = T1L30;
ME2_q[0]_clock_0 = clk;
ME2_q[0]_clock_1 = clk;
ME2_q[0]_write_address = WR_ADDR(T1L4);
ME2_q[0]_read_address = RD_ADDR(T1L4);
ME2_q[0] = MEMORY_SEGMENT(ME2_q[0]_data_in, ME2_q[0]_write_enable, ME2_q[0]_clock_0, ME2_q[0]_clock_1, , , , , VCC, ME2_q[0]_write_address, ME2_q[0]_read_address);


--DC1L296 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~13491
--operation mode is normal

DC1L296 = ME9_q[0] & (ME2_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[0] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME11_q[0]_data_in = EB1L60;
ME11_q[0]_write_enable = EB1L41;
ME11_q[0]_clock_0 = clk;
ME11_q[0]_clock_1 = clk;
ME11_q[0]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[0]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[0] = MEMORY_SEGMENT(ME11_q[0]_data_in, ME11_q[0]_write_enable, ME11_q[0]_clock_0, ME11_q[0]_clock_1, , , , , VCC, ME11_q[0]_write_address, ME11_q[0]_read_address);


--DC1L297 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~13492
--operation mode is normal

DC1L297 = FC1_incoming_ext_ram_bus_data[16] & (ME11_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[16] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L298 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~13493
--operation mode is normal

DC1L298 = FC1_incoming_ext_ram_bus_data[0] & (ME7_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[0] & !FC1L88 & (ME7_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1816Q is position_velocity_interface_unit:inst18|data_output[16]~reg0
--operation mode is normal

F1L1816Q_lut_out = F1L1782 & (F1L710) # !F1L1782 & F1L1816Q;
F1L1816Q = DFFE(F1L1816Q_lut_out, clk, , , );


--DC1L299 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~13494
--operation mode is normal

DC1L299 = DC1L297 & DC1L298 & (F1L1816Q # !DD1_chipselect_to_the_pv_unit1);


--E1L923Q is simple_pvu:inst13|data_output[16]~reg0
--operation mode is normal

E1L923Q_lut_out = VJ1_dc_address[5] & (E1L1005 & (E1_VELOCITY_COUNT[16]) # !E1L1005 & E1_VELOCITY[16]) # !VJ1_dc_address[5] & (E1L1005);
E1L923Q = DFFE(E1L923Q_lut_out, clk, , , E1L1053);


--DC1L300 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]~13495
--operation mode is normal

DC1L300 = DC1L296 & DC1L299 & (E1L923Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[16] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[16]
WG2_q[16]_clock_0 = clk;
WG2_q[16]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[16]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[16] = MEMORY_SEGMENT(, , WG2_q[16]_clock_0, , , , , , , WG2_q[16]_write_address, WG2_q[16]_read_address);


--WG3_q[16] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[16]
WG3_q[16]_clock_0 = clk;
WG3_q[16]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[16]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[16] = MEMORY_SEGMENT(, , WG3_q[16]_clock_0, , , , , , , WG3_q[16]_write_address, WG3_q[16]_read_address);


--DC1L418 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13496
--operation mode is normal

DC1L418 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[16] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[16]);


--DC1_enet_nios_data_master_readdata[16] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[16]
--operation mode is normal

DC1_enet_nios_data_master_readdata[16] = DC1L345 & DC1L300 & (DC1L418 # !AC1L51);


--PJ17L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F16|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ17L3 = LH1_p3_do_iRDCTL & FJ1_control_register_result[16] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[16] # !LH1_p3_do_custom_instruction);

--PJ17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F16|cascout
--operation mode is normal

PJ17_cascout = LH1_p3_do_iRDCTL & FJ1_control_register_result[16] & (!LH1_p3_do_custom_instruction) # !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[16] # !LH1_p3_do_custom_instruction);


--AC1L8 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~489
--operation mode is normal

AC1L8 = AC1_enet_boot_rom_s1_arb_share_counter[1] # !AC1L41;


--AC1L9 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~490
--operation mode is arithmetic

AC1L9 = !AC1L17;

--AC1L10 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~492
--operation mode is arithmetic

AC1L10 = CARRY(AC1L17);


--AC1L11 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~494
--operation mode is normal

AC1L11 = AC1L41 & AC1_enet_boot_rom_s1_arb_share_counter[2] # !AC1L41 & (AC1L70);


--AC1L12 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~495
--operation mode is arithmetic

AC1L12 = AC1L18 $ AC1L41 $ AC1L7;

--AC1L13 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~497
--operation mode is arithmetic

AC1L13 = CARRY(AC1L18 & !AC1L41 & !AC1L7 # !AC1L18 & (!AC1L7 # !AC1L41));


--AC1L14 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~499
--operation mode is arithmetic

AC1L14 = AC1L19 $ (AC1L13);

--AC1L15 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~501
--operation mode is arithmetic

AC1L15 = CARRY(AC1L19 # !AC1L13);


--AC1L16 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~503
--operation mode is normal

AC1L16 = AC1L20 $ AC1L41 $ AC1L15;


--Y1_ad_ram_s1_arb_counter_enable is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_arb_counter_enable
--operation mode is normal

Y1_ad_ram_s1_arb_counter_enable = Y1L110 # !Y1L8 & !Y1L102 & !Y1L2;


--GF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|always5~0
--operation mode is normal

GF1L3 = GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1] & (W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18);


--GF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|ad_nios_cpu_instruction_fifo_fifo_module:the_ad_nios_cpu_instruction_fifo_fifo_module|always4~0
--operation mode is normal

GF1L2 = !GF1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0] & (W1_ad_nios_instruction_master_read_but_no_slave_selected # W1L18);


--DF1_pc[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[0]
--operation mode is counter

DF1_pc[0]_lut_out = !DF1_pc[0];
DF1_pc[0]_sload_eqn = (DF1L2 & EF1L26) # (!DF1L2 & DF1_pc[0]_lut_out);
DF1_pc[0] = DFFE(DF1_pc[0]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[0]~641
--operation mode is counter

DF1L7 = CARRY(DF1_pc[0]);


--CB1L12 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[0]~56
--operation mode is normal

CB1L12 = CB1L41 & DF1_pc[0] # !CB1L41 & (DG1_dc_address[1]);


--DF1_pc[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[1]
--operation mode is counter

DF1_pc[1]_lut_out = DF1_pc[1] $ (DF1L7);
DF1_pc[1]_sload_eqn = (DF1L2 & EF1L27) # (!DF1L2 & DF1_pc[1]_lut_out);
DF1_pc[1] = DFFE(DF1_pc[1]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[1]~644
--operation mode is counter

DF1L9 = CARRY(!DF1L7 # !DF1_pc[1]);


--CB1L13 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[1]~57
--operation mode is normal

CB1L13 = CB1L41 & DF1_pc[1] # !CB1L41 & (DG1_dc_address[2]);


--DF1_pc[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[2]
--operation mode is counter

DF1_pc[2]_lut_out = DF1_pc[2] $ (!DF1L9);
DF1_pc[2]_sload_eqn = (DF1L2 & EF1L28) # (!DF1L2 & DF1_pc[2]_lut_out);
DF1_pc[2] = DFFE(DF1_pc[2]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[2]~647
--operation mode is counter

DF1L11 = CARRY(DF1_pc[2] & (!DF1L9));


--CB1L14 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[2]~58
--operation mode is normal

CB1L14 = CB1L41 & DF1_pc[2] # !CB1L41 & (DG1_dc_address[3]);


--DF1_pc[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[3]
--operation mode is counter

DF1_pc[3]_lut_out = DF1_pc[3] $ (DF1L11);
DF1_pc[3]_sload_eqn = (DF1L2 & EF1L29) # (!DF1L2 & DF1_pc[3]_lut_out);
DF1_pc[3] = DFFE(DF1_pc[3]_sload_eqn, clk, K1_data_out, , DF1L31);

--DF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_address_request:the_ad_nios_address_request|pc[3]~650
--operation mode is counter

DF1L13 = CARRY(!DF1L11 # !DF1_pc[3]);


--CB1L15 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[3]~59
--operation mode is normal

CB1L15 = CB1L41 & DF1_pc[3] # !CB1L41 & (DG1_dc_address[4]);


--CB1L16 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[4]~60
--operation mode is normal

CB1L16 = CB1L41 & DF1_pc[4] # !CB1L41 & (DG1_dc_address[5]);


--CB1L17 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[5]~61
--operation mode is normal

CB1L17 = CB1L41 & DF1_pc[5] # !CB1L41 & (DG1_dc_address[6]);


--CB1L18 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_address[6]~62
--operation mode is normal

CB1L18 = CB1L41 & DF1_pc[6] # !CB1L41 & (DG1_dc_address[7]);


--DC1L37 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[12]~224
--operation mode is normal

DC1L37 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[28] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[12]);


--Y1L75 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[12]~128
--operation mode is normal

Y1L75 = Y1L53 & HG1_op_a[12] # !Y1L53 & (DC1L37);


--TE1_dc_byteenable[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_data_master:the_ad_nios_data_master|dc_byteenable[1]
--operation mode is normal

TE1_dc_byteenable[1]_lut_out = VE1_p2_do_dynamic_narrow_write & KG1_combout # !VE1_p2_do_dynamic_narrow_write & (SE1_offset_lsbs) # !VE1_p2_do_write_8;
TE1_dc_byteenable[1] = DFFE(TE1_dc_byteenable[1]_lut_out, clk, K1_data_out, , TE1L6);


--Y1L59 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[0]~117
--operation mode is normal

Y1L59 = Y1L53 & (TE1_dc_write # JH1_dc_write & Y1L99);


--AB1L40 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~160
--operation mode is normal

AB1L40 = JH1_dc_write & (DC1_enet_nios_data_master_dbs_address[1] & JH1_dc_byteenable[3] # !DC1_enet_nios_data_master_dbs_address[1] & (JH1_dc_byteenable[1]));


--Y1L62 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[1]~118
--operation mode is normal

Y1L62 = Y1L61 & (AB1L40 # TE1_dc_byteenable[1] & Y1L59) # !Y1L61 & TE1_dc_byteenable[1] & Y1L59;


--Y1L12 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[0]~1680
--operation mode is normal

Y1L12 = Y1L7 & DF1_pc[0] # !Y1L7 & (DC1_enet_nios_data_master_dbs_address[1]);


--Y1L13 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[0]~1681
--operation mode is normal

Y1L13 = Y1L53 & DG1_dc_address[1] # !Y1L53 & (Y1L12);


--Y1L14 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[1]~1682
--operation mode is normal

Y1L14 = Y1L7 & DF1_pc[1] # !Y1L7 & (VJ1_dc_address[2]);


--Y1L15 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[1]~1683
--operation mode is normal

Y1L15 = Y1L53 & DG1_dc_address[2] # !Y1L53 & (Y1L14);


--Y1L16 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[2]~1684
--operation mode is normal

Y1L16 = Y1L7 & DF1_pc[2] # !Y1L7 & (VJ1_dc_address[3]);


--Y1L17 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[2]~1685
--operation mode is normal

Y1L17 = Y1L53 & DG1_dc_address[3] # !Y1L53 & (Y1L16);


--Y1L18 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[3]~1686
--operation mode is normal

Y1L18 = Y1L7 & DF1_pc[3] # !Y1L7 & (VJ1_dc_address[4]);


--Y1L19 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[3]~1687
--operation mode is normal

Y1L19 = Y1L53 & DG1_dc_address[4] # !Y1L53 & (Y1L18);


--Y1L20 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[4]~1688
--operation mode is normal

Y1L20 = Y1L7 & DF1_pc[4] # !Y1L7 & (VJ1_dc_address[5]);


--Y1L21 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[4]~1689
--operation mode is normal

Y1L21 = Y1L53 & DG1_dc_address[5] # !Y1L53 & (Y1L20);


--Y1L22 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[5]~1690
--operation mode is normal

Y1L22 = Y1L7 & DF1_pc[5] # !Y1L7 & (VJ1_dc_address[6]);


--Y1L23 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[5]~1691
--operation mode is normal

Y1L23 = Y1L53 & DG1_dc_address[6] # !Y1L53 & (Y1L22);


--Y1L24 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[6]~1692
--operation mode is normal

Y1L24 = Y1L7 & DF1_pc[6] # !Y1L7 & (VJ1_dc_address[7]);


--Y1L25 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[6]~1693
--operation mode is normal

Y1L25 = Y1L53 & DG1_dc_address[7] # !Y1L53 & (Y1L24);


--Y1L26 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[7]~1694
--operation mode is normal

Y1L26 = Y1L7 & DF1_pc[7] # !Y1L7 & (VJ1_dc_address[8]);


--Y1L27 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[7]~1695
--operation mode is normal

Y1L27 = Y1L53 & DG1_dc_address[8] # !Y1L53 & (Y1L26);


--Y1L28 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[8]~1696
--operation mode is normal

Y1L28 = Y1L7 & DF1_pc[8] # !Y1L7 & (VJ1_dc_address[9]);


--Y1L29 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[8]~1697
--operation mode is normal

Y1L29 = Y1L53 & DG1_dc_address[9] # !Y1L53 & (Y1L28);


--Y1L30 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[9]~1698
--operation mode is normal

Y1L30 = Y1L7 & DF1_pc[9] # !Y1L7 & (VJ1_dc_address[10]);


--Y1L31 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_address[9]~1699
--operation mode is normal

Y1L31 = Y1L53 & DG1_dc_address[10] # !Y1L53 & (Y1L30);


--DC1L39 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[14]~225
--operation mode is normal

DC1L39 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[30] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[14]);


--Y1L77 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[14]~129
--operation mode is normal

Y1L77 = Y1L53 & HG1_op_a[14] # !Y1L53 & (DC1L39);


--DC1L36 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[11]~226
--operation mode is normal

DC1L36 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[27] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[11]);


--Y1L74 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[11]~130
--operation mode is normal

Y1L74 = Y1L53 & HG1_op_a[11] # !Y1L53 & (DC1L36);


--DC1L38 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[13]~227
--operation mode is normal

DC1L38 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[29] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[13]);


--Y1L76 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[13]~131
--operation mode is normal

Y1L76 = Y1L53 & HG1_op_a[13] # !Y1L53 & (DC1L38);


--DC1L35 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[10]~228
--operation mode is normal

DC1L35 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[26] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[10]);


--Y1L73 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[10]~132
--operation mode is normal

Y1L73 = Y1L53 & HG1_op_a[10] # !Y1L53 & (DC1L35);


--DC1L32 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[7]~229
--operation mode is normal

DC1L32 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[23] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[7]);


--Y1L70 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[7]~133
--operation mode is normal

Y1L70 = Y1L53 & HG1_op_a[7] # !Y1L53 & (DC1L32);


--AB1L36 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~161
--operation mode is normal

AB1L36 = JH1_dc_write & (DC1_enet_nios_data_master_dbs_address[1] & JH1_dc_byteenable[2] # !DC1_enet_nios_data_master_dbs_address[1] & (JH1_dc_byteenable[0]));


--Y1L60 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writebyteenable[0]~119
--operation mode is normal

Y1L60 = Y1L61 & (AB1L36 # Y1L59 & TE1_dc_byteenable[0]) # !Y1L61 & Y1L59 & TE1_dc_byteenable[0];


--DC1L34 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[9]~230
--operation mode is normal

DC1L34 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[25] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[9]);


--Y1L72 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[9]~134
--operation mode is normal

Y1L72 = Y1L53 & HG1_op_a[9] # !Y1L53 & (DC1L34);


--DC1L31 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[6]~231
--operation mode is normal

DC1L31 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[22] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[6]);


--Y1L69 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[6]~135
--operation mode is normal

Y1L69 = Y1L53 & HG1_op_a[6] # !Y1L53 & (DC1L31);


--DC1L30 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[5]~232
--operation mode is normal

DC1L30 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[21] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[5]);


--Y1L68 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[5]~136
--operation mode is normal

Y1L68 = Y1L53 & HG1_op_a[5] # !Y1L53 & (DC1L30);


--DC1L33 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[8]~233
--operation mode is normal

DC1L33 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[24] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[8]);


--Y1L71 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[8]~137
--operation mode is normal

Y1L71 = Y1L53 & HG1_op_a[8] # !Y1L53 & (DC1L33);


--DC1L40 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[15]~234
--operation mode is normal

DC1L40 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[31] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[15]);


--Y1L78 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[15]~138
--operation mode is normal

Y1L78 = Y1L53 & HG1_op_a[15] # !Y1L53 & (DC1L40);


--HF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1018
--operation mode is normal

HF1L16 = HF1L10 & (!HF1_subinstruction[0] # !CF1_is_neutrino) # !HF1_subinstruction[1];

--HF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1023
--operation mode is normal

HF1L18 = HF1L10 & (!HF1_subinstruction[0] # !CF1_is_neutrino) # !HF1_subinstruction[1];


--HF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|subinstruction[1]~1021
--operation mode is normal

HF1L17 = (!HF1L13 # !HF1L9 # !BF1_d1_instruction_fifo_out[8] # !HF1L10) & CASCADE(HF1L18);


--VE1L100 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_op_subroutine~58
--operation mode is normal

VE1L100 = BF1_d1_instruction_fifo_out[9] & VE1L75;


--VE1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~221
--operation mode is normal

VE1L4 = BF1_d1_instruction_fifo_out[7] # BF1_d1_instruction_fifo_out[6] & BF1_d1_instruction_fifo_out[5] # !VE1L100;

--VE1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~225
--operation mode is normal

VE1L6 = BF1_d1_instruction_fifo_out[7] # BF1_d1_instruction_fifo_out[6] & BF1_d1_instruction_fifo_out[5] # !VE1L100;


--VE1L82 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPx~43
--operation mode is normal

VE1L82 = VE1L81 & (!BF1_d1_instruction_fifo_out[11]);


--VE1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|must_run_to_completion~223
--operation mode is normal

VE1L5 = (!VE1L82 & (!VE1L62 # !BF1_d1_instruction_fifo_out[7] # !BF1_d1_instruction_fifo_out[6])) & CASCADE(VE1L6);


--DC1L27 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[2]~235
--operation mode is normal

DC1L27 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[18] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[2]);


--Y1L65 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[2]~139
--operation mode is normal

Y1L65 = Y1L53 & HG1_op_a[2] # !Y1L53 & (DC1L27);


--DC1L29 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[4]~236
--operation mode is normal

DC1L29 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[20] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[4]);


--Y1L67 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[4]~140
--operation mode is normal

Y1L67 = Y1L53 & HG1_op_a[4] # !Y1L53 & (DC1L29);


--DC1L26 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[1]~237
--operation mode is normal

DC1L26 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[17] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[1]);


--Y1L64 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[1]~141
--operation mode is normal

Y1L64 = Y1L53 & HG1_op_a[1] # !Y1L53 & (DC1L26);


--DC1L25 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[0]~238
--operation mode is normal

DC1L25 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[16] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[0]);


--Y1L63 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[0]~142
--operation mode is normal

Y1L63 = Y1L53 & HG1_op_a[0] # !Y1L53 & (DC1L25);


--DC1L28 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_dbs_write_16[3]~239
--operation mode is normal

DC1L28 = DC1_enet_nios_data_master_dbs_address[1] & ZJ1_op_a[19] # !DC1_enet_nios_data_master_dbs_address[1] & (ZJ1_op_a[3]);


--Y1L66 is dual_processor:inst|ad_ram_s1_arbitrator:the_ad_ram_s1|ad_ram_s1_writedata[3]~143
--operation mode is normal

Y1L66 = Y1L53 & HG1_op_a[3] # !Y1L53 & (DC1L28);


--EG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~423
--operation mode is normal

EG1L4 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[12];

--EG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~435
--operation mode is normal

EG1L6 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[12];


--EG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[2]~429
--operation mode is normal

EG1L5 = (!BF1_d1_instruction_fifo_out[10] & !BF1_d1_instruction_fifo_out[11] # !YE1L7 # !BF1_d1_instruction_fifo_out[7]) & CASCADE(EG1L6);


--EG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~425
--operation mode is normal

EG1L7 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[13];

--EG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~436
--operation mode is normal

EG1L9 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[13];


--EG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[3]~430
--operation mode is normal

EG1L8 = (!BF1_d1_instruction_fifo_out[10] & !BF1_d1_instruction_fifo_out[11] # !YE1L7 # !BF1_d1_instruction_fifo_out[8]) & CASCADE(EG1L9);


--EG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~427
--operation mode is normal

EG1L10 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[14];

--EG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~437
--operation mode is normal

EG1L12 = YE1L7 & (BF1_d1_instruction_fifo_out[10] # BF1_d1_instruction_fifo_out[11]) # !BF1_d1_instruction_fifo_out[14];


--EG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|decoder_rom_address[4]~431
--operation mode is normal

EG1L11 = (!BF1_d1_instruction_fifo_out[10] & !BF1_d1_instruction_fifo_out[11] # !YE1L7 # !BF1_d1_instruction_fifo_out[9]) & CASCADE(EG1L12);


--VE1L79 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPRzx~38
--operation mode is normal

VE1L79 = NE1_instruction_2[9] & VE1L69 & (!NE1_instruction_2[8]);


--VE1L80 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKPRzx~39
--operation mode is normal

VE1L80 = NE1_instruction_2[6] & VE1L79 & NE1_instruction_2[7];


--VE1L106 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_skip_is_active~211
--operation mode is normal

VE1L106 = VE1L79 & (NE1_instruction_2[7] # VE1L74 & !NE1_instruction_2[5]) # !VE1L79 & (VE1L74 & !NE1_instruction_2[5]);


--VE1L78 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_iSKP0x~55
--operation mode is normal

VE1L78 = NE1_instruction_2[12] & !NE1_instruction_2[11] & !NE1_instruction_2[13] & !NE1_instruction_2[15];


--VE1L107 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_skip_is_active~212
--operation mode is normal

VE1L107 = NE1_instruction_2[14] & (VE1L78 # NE1_instruction_2[6] & VE1L106) # !NE1_instruction_2[14] & NE1_instruction_2[6] & VE1L106;


--DC1L490 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~186
--operation mode is normal

DC1L490 = DC1_enet_nios_data_master_dbs_address[1] & !FC1_ext_flash_s1_wait_counter[3] & !FC1_ext_flash_s1_wait_counter[2] & !FC1_ext_flash_s1_wait_counter[1];


--DC1L489 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~27
--operation mode is normal

DC1L489 = FC1_ext_flash_s1_wait_counter[0] & DC1L490 # !JH1_dc_write # !FC1L84;

--DC1L491 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|r_3~188
--operation mode is normal

DC1L491 = FC1_ext_flash_s1_wait_counter[0] & DC1L490 # !JH1_dc_write # !FC1L84;


--UC1L20 is dual_processor:inst|nedk_card_bus_avalon_slave_arbitrator:the_nedk_card_bus_avalon_slave|enet_nios_data_master_qualified_request_lan91c111_0_s1~0
--operation mode is normal

UC1L20 = UC1_ior_n_to_the_lan91c111_0 & JH1_dc_read;


--DC1L445 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_waitrequest~540
--operation mode is normal

DC1L445 = (!UC1L20 & (UC1_d1_reasons_to_wait # !JH1_dc_write) # !UC1_enet_nios_data_master_requests_lan91c111_0_s1) & CASCADE(DC1L491);


--DJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10627
--operation mode is normal

DJ1L7 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[30]) # !HJ1L14 & !KJ1_true_regA[2];

--DJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10760
--operation mode is normal

DJ1L9 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[30]) # !HJ1L14 & !KJ1_true_regA[2];


--DJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[2]~10696
--operation mode is normal

DJ1L8 = (HJ1L14 & (!KJ1_true_regA[28]) # !HJ1L14 & !KJ1_true_regA[0] # !HJ1L13) & CASCADE(DJ1L9);


--DJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10629
--operation mode is normal

DJ1L10 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[31]) # !HJ1L14 & !KJ1_true_regA[3];

--DJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10761
--operation mode is normal

DJ1L12 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[31]) # !HJ1L14 & !KJ1_true_regA[3];


--DJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[3]~10697
--operation mode is normal

DJ1L11 = (HJ1L14 & (!KJ1_true_regA[29]) # !HJ1L14 & !KJ1_true_regA[1] # !HJ1L13) & CASCADE(DJ1L12);


--DJ1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10631
--operation mode is normal

DJ1L31 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[6]) # !HJ1L14 & !KJ1_true_regA[10];

--DJ1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10762
--operation mode is normal

DJ1L33 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[6]) # !HJ1L14 & !KJ1_true_regA[10];


--DJ1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[10]~10698
--operation mode is normal

DJ1L32 = (HJ1L14 & (!KJ1_true_regA[4]) # !HJ1L14 & !KJ1_true_regA[8] # !HJ1L13) & CASCADE(DJ1L33);


--DJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10633
--operation mode is normal

DJ1L34 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[7]) # !HJ1L14 & !KJ1_true_regA[11];

--DJ1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10763
--operation mode is normal

DJ1L36 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[7]) # !HJ1L14 & !KJ1_true_regA[11];


--DJ1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[11]~10699
--operation mode is normal

DJ1L35 = (HJ1L14 & (!KJ1_true_regA[5]) # !HJ1L14 & !KJ1_true_regA[9] # !HJ1L13) & CASCADE(DJ1L36);


--QJ56L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F55|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ56L3 = (CJ1_sel_notb & !LJ1_true_regB[27] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[27] # !LH1_p3_sel_memword)) & CASCADE(PJ28_cascout);

--QJ56_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F55|cascout
--operation mode is normal

QJ56_cascout = (CJ1_sel_notb & !LJ1_true_regB[27] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[27] # !LH1_p3_sel_memword)) & CASCADE(PJ28_cascout);


--BK23_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F22|the_apex20k_lcell
--operation mode is normal

BK23_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[27] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L37 # !AK1_sel_alu_result);

--BK23_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F22|cascout
--operation mode is normal

BK23_cascout = AK1_sel_raw_reg_b & ME15_q[27] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L37 # !AK1_sel_alu_result);


--XD1L6 is dual_processor:inst|watchdog:the_watchdog|Equal~304
--operation mode is normal

XD1L6 = VJ1_dc_address[4] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);


--PD1_counter_snapshot[3] is dual_processor:inst|timer1:the_timer1|counter_snapshot[3]
--operation mode is normal

PD1_counter_snapshot[3]_lut_out = PD1_internal_counter[3];
PD1_counter_snapshot[3] = DFFE(PD1_counter_snapshot[3]_lut_out, clk, K1_data_out, , PD1L227);


--PD1_period_h_register[3] is dual_processor:inst|timer1:the_timer1|period_h_register[3]
--operation mode is normal

PD1_period_h_register[3]_lut_out = ZJ1_op_a[3];
PD1_period_h_register[3] = DFFE(PD1_period_h_register[3]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1L172 is dual_processor:inst|timer1:the_timer1|read_mux_out[3]~1266
--operation mode is normal

PD1L172 = XD1L1 & (PD1_period_h_register[3] # XD1L6 & PD1_counter_snapshot[3]) # !XD1L1 & XD1L6 & PD1_counter_snapshot[3];


--PD1_counter_snapshot[19] is dual_processor:inst|timer1:the_timer1|counter_snapshot[19]
--operation mode is normal

PD1_counter_snapshot[19]_lut_out = PD1_internal_counter[19];
PD1_counter_snapshot[19] = DFFE(PD1_counter_snapshot[19]_lut_out, clk, K1_data_out, , PD1L227);


--PD1_control_register[3] is dual_processor:inst|timer1:the_timer1|control_register[3]
--operation mode is normal

PD1_control_register[3]_lut_out = ZJ1_op_a[3];
PD1_control_register[3] = DFFE(PD1_control_register[3]_lut_out, clk, K1_data_out, , PD1_control_wr_strobe);


--PD1L173 is dual_processor:inst|timer1:the_timer1|read_mux_out[3]~1267
--operation mode is normal

PD1L173 = XD1L2 & (PD1_control_register[3] # XD1L3 & PD1_counter_snapshot[19]) # !XD1L2 & XD1L3 & PD1_counter_snapshot[19];


--PD1_period_l_register[3] is dual_processor:inst|timer1:the_timer1|period_l_register[3]
--operation mode is normal

PD1_period_l_register[3]_lut_out = ZJ1_op_a[3];
PD1_period_l_register[3] = DFFE(PD1_period_l_register[3]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--GC1_edge_capture[3] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[3]
--operation mode is normal

GC1_edge_capture[3]_lut_out = !GC1L25 & (GC1_edge_capture[3] # GC1_d1_data_in[3] $ GC1_d2_data_in[3]);
GC1_edge_capture[3] = DFFE(GC1_edge_capture[3]_lut_out, clk, K1_data_out, , );


--GC1_irq_mask[3] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[3]
--operation mode is normal

GC1_irq_mask[3]_lut_out = ZJ1_op_a[3];
GC1_irq_mask[3] = DFFE(GC1_irq_mask[3]_lut_out, clk, K1_data_out, , GC1L2);


--GC1L41 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[3]~210
--operation mode is normal

GC1L41 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[3] # !VJ1_dc_address[2] & (GC1_irq_mask[3]));


--UK7_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls4_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK7_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[3];
UK7_dffs[0] = DFFE(UK7_dffs[0]_lut_out, clk, , , );


--VB1_edge_capture[3] is dual_processor:inst|control_int:the_control_int|edge_capture[3]
--operation mode is normal

VB1_edge_capture[3]_lut_out = !VB1L32 & (VB1_edge_capture[3] # VB1_d1_data_in[3] & !VB1_d2_data_in[3]);
VB1_edge_capture[3] = DFFE(VB1_edge_capture[3]_lut_out, clk, K1_data_out, , );


--VB1_irq_mask[3] is dual_processor:inst|control_int:the_control_int|irq_mask[3]
--operation mode is normal

VB1_irq_mask[3]_lut_out = ZJ1_op_a[3];
VB1_irq_mask[3] = DFFE(VB1_irq_mask[3]_lut_out, clk, K1_data_out, , VB1L1);


--VB1L54 is dual_processor:inst|control_int:the_control_int|read_mux_out[3]~313
--operation mode is normal

VB1L54 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[3] # !VJ1_dc_address[2] & (VB1_irq_mask[3]));


--UK2_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:gp_pos_latch_inst1|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK2_dffs[0]_lut_out = TK1_matchout_node[0];
UK2_dffs[0] = DFFE(UK2_dffs[0]_lut_out, clk, , , F1_GP_CAM1_LATCH_ENBL);


--VC1_period_l_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[3]
--operation mode is normal

VC1_period_l_register[3]_lut_out = ZJ1_op_a[3];
VC1_period_l_register[3] = DFFE(VC1_period_l_register[3]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_h_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[3]
--operation mode is normal

VC1_period_h_register[3]_lut_out = ZJ1_op_a[3];
VC1_period_h_register[3] = DFFE(VC1_period_h_register[3]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1L135 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[3]~504
--operation mode is normal

VC1L135 = XD1L1 & (VC1_period_h_register[3] # XD1L5 & VC1_period_l_register[3]) # !XD1L1 & XD1L5 & VC1_period_l_register[3];


--VC1_control_register[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[3]
--operation mode is normal

VC1_control_register[3]_lut_out = ZJ1_op_a[3];
VC1_control_register[3] = DFFE(VC1_control_register[3]_lut_out, clk, K1_data_out, , VC1_control_wr_strobe);


--HE20_cs_buffer[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

HE20_cs_buffer[1] = HE20_sout_node[1];

--HE20_cout[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

HE20_cout[1] = CARRY(GE7L1);


--N1L3 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9603
--operation mode is arithmetic

N1L3 = N1_negate $ N1_q[3] $ N1L8;

--N1L4 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9605
--operation mode is arithmetic

N1L4 = CARRY(N1_negate $ !N1_q[3] # !N1L8);


--CC1_enet_nios_custom_instruction_master_result[3] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[3]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[3] = CC1L4 & (HE20_cs_buffer[1] # N1L3 & !CC1L46) # !CC1L4 & (N1L3 & !CC1L46);


--QJ50L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F49|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ50L3 = (CJ1_sel_notb & !LJ1_true_regB[24] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[24] # !LH1_p3_sel_memword)) & CASCADE(PJ25_cascout);

--QJ50_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F49|cascout
--operation mode is normal

QJ50_cascout = (CJ1_sel_notb & !LJ1_true_regB[24] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[24] # !LH1_p3_sel_memword)) & CASCADE(PJ25_cascout);


--BK17_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F16|the_apex20k_lcell
--operation mode is normal

BK17_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[24] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L34 # !AK1_sel_alu_result);

--BK17_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F16|cascout
--operation mode is normal

BK17_cascout = AK1_sel_raw_reg_b & ME15_q[24] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L34 # !AK1_sel_alu_result);


--EE2_drop_bits_node[0][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[0][2]
--operation mode is normal

EE2_drop_bits_node[0][2]_lut_out = HE14L7;
EE2_drop_bits_node[0][2] = DFFE(EE2_drop_bits_node[0][2]_lut_out, clk, K1_data_out, , JH1L8);


--N1L5 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9607
--operation mode is arithmetic

N1L5 = N1L46 $ N1_negate;

--N1L6 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9609
--operation mode is arithmetic

N1L6 = CARRY(N1L46 & N1_negate);


--CC1_enet_nios_custom_instruction_master_result[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[0]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[0] = CC1L4 & (EE2_drop_bits_node[0][2] # N1L5 & !CC1L46) # !CC1L4 & (N1L5 & !CC1L46);


--QJ54L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F53|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ54L3 = (CJ1_sel_notb & !LJ1_true_regB[26] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[26] # !LH1_p3_sel_memword)) & CASCADE(PJ27_cascout);

--QJ54_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F53|cascout
--operation mode is normal

QJ54_cascout = (CJ1_sel_notb & !LJ1_true_regB[26] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[26] # !LH1_p3_sel_memword)) & CASCADE(PJ27_cascout);


--BK21_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F20|the_apex20k_lcell
--operation mode is normal

BK21_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[26] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L36 # !AK1_sel_alu_result);

--BK21_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F20|cascout
--operation mode is normal

BK21_cascout = AK1_sel_raw_reg_b & ME15_q[26] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L36 # !AK1_sel_alu_result);


--E1L888 is simple_pvu:inst13|data_output[0]~7715
--operation mode is normal

E1L888 = ED1_chipselect_to_the_pv_unit2 & !ED1L2;

--E1L890 is simple_pvu:inst13|data_output[0]~7802
--operation mode is normal

E1L890 = ED1_chipselect_to_the_pv_unit2 & !ED1L2;


--E1L101 is simple_pvu:inst13|Mux~1682
--operation mode is normal

E1L101 = VJ1_dc_address[4] & (VJ1_dc_address[5] & (VJ1_dc_address[2] # VJ1_dc_address[3]) # !VJ1_dc_address[5] & (VJ1_dc_address[2] $ !VJ1_dc_address[3])) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (!VJ1_dc_address[3] # !VJ1_dc_address[2]) # !VJ1_dc_address[5] & (VJ1_dc_address[2] # VJ1_dc_address[3]));


--E1L125 is simple_pvu:inst13|Mux~1694
--operation mode is normal

E1L125 = VJ1_dc_address[5] & (E1L121 & E1L123 # !E1L121 & (E1L115)) # !VJ1_dc_address[5] & (E1L121);


--RD1_counter_snapshot[2] is dual_processor:inst|timer2:the_timer2|counter_snapshot[2]
--operation mode is normal

RD1_counter_snapshot[2]_lut_out = RD1_internal_counter[2];
RD1_counter_snapshot[2] = DFFE(RD1_counter_snapshot[2]_lut_out, clk, K1_data_out, , RD1L228);


--RD1_period_h_register[2] is dual_processor:inst|timer2:the_timer2|period_h_register[2]
--operation mode is normal

RD1_period_h_register[2]_lut_out = ZJ1_op_a[2];
RD1_period_h_register[2] = DFFE(RD1_period_h_register[2]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1L171 is dual_processor:inst|timer2:the_timer2|read_mux_out[2]~1266
--operation mode is normal

RD1L171 = XD1L1 & (RD1_period_h_register[2] # XD1L6 & RD1_counter_snapshot[2]) # !XD1L1 & XD1L6 & RD1_counter_snapshot[2];


--RD1_counter_snapshot[18] is dual_processor:inst|timer2:the_timer2|counter_snapshot[18]
--operation mode is normal

RD1_counter_snapshot[18]_lut_out = RD1_internal_counter[18];
RD1_counter_snapshot[18] = DFFE(RD1_counter_snapshot[18]_lut_out, clk, K1_data_out, , RD1L228);


--RD1_control_register[2] is dual_processor:inst|timer2:the_timer2|control_register[2]
--operation mode is normal

RD1_control_register[2]_lut_out = ZJ1_op_a[2];
RD1_control_register[2] = DFFE(RD1_control_register[2]_lut_out, clk, K1_data_out, , RD1_control_wr_strobe);


--RD1L172 is dual_processor:inst|timer2:the_timer2|read_mux_out[2]~1267
--operation mode is normal

RD1L172 = XD1L2 & (RD1_control_register[2] # XD1L3 & RD1_counter_snapshot[18]) # !XD1L2 & XD1L3 & RD1_counter_snapshot[18];


--RD1_period_l_register[2] is dual_processor:inst|timer2:the_timer2|period_l_register[2]
--operation mode is normal

RD1_period_l_register[2]_lut_out = ZJ1_op_a[2];
RD1_period_l_register[2] = DFFE(RD1_period_l_register[2]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--VC1_period_l_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[2]
--operation mode is normal

VC1_period_l_register[2]_lut_out = ZJ1_op_a[2];
VC1_period_l_register[2] = DFFE(VC1_period_l_register[2]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_h_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[2]
--operation mode is normal

VC1_period_h_register[2]_lut_out = ZJ1_op_a[2];
VC1_period_h_register[2] = DFFE(VC1_period_h_register[2]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1L134 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[2]~506
--operation mode is normal

VC1L134 = XD1L1 & (VC1_period_h_register[2] # XD1L5 & VC1_period_l_register[2]) # !XD1L1 & XD1L5 & VC1_period_l_register[2];


--VC1_control_register[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[2]
--operation mode is normal

VC1_control_register[2]_lut_out = ZJ1_op_a[2];
VC1_control_register[2] = DFFE(VC1_control_register[2]_lut_out, clk, K1_data_out, , VC1_control_wr_strobe);


--VB1_edge_capture[2] is dual_processor:inst|control_int:the_control_int|edge_capture[2]
--operation mode is normal

VB1_edge_capture[2]_lut_out = !VB1L32 & (VB1_edge_capture[2] # VB1_d1_data_in[2] & !VB1_d2_data_in[2]);
VB1_edge_capture[2] = DFFE(VB1_edge_capture[2]_lut_out, clk, K1_data_out, , );


--VB1_irq_mask[2] is dual_processor:inst|control_int:the_control_int|irq_mask[2]
--operation mode is normal

VB1_irq_mask[2]_lut_out = ZJ1_op_a[2];
VB1_irq_mask[2] = DFFE(VB1_irq_mask[2]_lut_out, clk, K1_data_out, , VB1L1);


--VB1L53 is dual_processor:inst|control_int:the_control_int|read_mux_out[2]~314
--operation mode is normal

VB1L53 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[2] # !VJ1_dc_address[2] & (VB1_irq_mask[2]));


--TB1_data_out[2] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[2]
--operation mode is normal

TB1_data_out[2]_lut_out = ZJ1_op_a[2];
TB1_data_out[2] = DFFE(TB1_data_out[2]_lut_out, clk, K1_data_out, , TB1L4);


--GC1_edge_capture[2] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[2]
--operation mode is normal

GC1_edge_capture[2]_lut_out = !GC1L25 & (GC1_edge_capture[2] # GC1_d1_data_in[2] $ GC1_d2_data_in[2]);
GC1_edge_capture[2] = DFFE(GC1_edge_capture[2]_lut_out, clk, K1_data_out, , );


--GC1_irq_mask[2] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[2]
--operation mode is normal

GC1_irq_mask[2]_lut_out = ZJ1_op_a[2];
GC1_irq_mask[2] = DFFE(GC1_irq_mask[2]_lut_out, clk, K1_data_out, , GC1L2);


--GC1L40 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[2]~211
--operation mode is normal

GC1L40 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[2] # !VJ1_dc_address[2] & (GC1_irq_mask[2]));


--UK6_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls3_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK6_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[2];
UK6_dffs[0] = DFFE(UK6_dffs[0]_lut_out, clk, , , );


--FJ1_saved_status[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[2]
--operation mode is normal

FJ1_saved_status[2]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[2] # !FJ1L18 & (FJ1L53)) # !LH1_p3_do_iWRCTL & (FJ1L53);
FJ1_saved_status[2] = DFFE(FJ1_saved_status[2]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1_V_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_stored
--operation mode is normal

FJ1_V_stored_lut_out = FJ1L15 & FJ1L50 # !FJ1L15 & (FJ1L53);
FJ1_V_stored = DFFE(FJ1_V_stored_lut_out, clk, K1_data_out, , FJ1_C_deferred_we);


--GH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|V_result~0
--operation mode is normal

GH1L1 = MJ32_regout $ GH1_p_true_regA_msb;


--FJ1_V_stored_is_stale is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_stored_is_stale
--operation mode is normal

FJ1_V_stored_is_stale_lut_out = LH1_p3_V_update & (!DH1_is_neutrino_3 & !DH1_is_cancelled_3);
FJ1_V_stored_is_stale = DFFE(FJ1_V_stored_is_stale_lut_out, clk, K1_data_out, , JH1L8);


--GH1_msb_xor_sum is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|msb_xor_sum
--operation mode is normal

GH1_msb_xor_sum_lut_out = KJ1_true_regA[31] $ PH1_byte_complement[3] $ (LJ1L37 & !PH1_byte_zero[3]);
GH1_msb_xor_sum = DFFE(GH1_msb_xor_sum_lut_out, clk, K1_data_out, , JH1L8);


--FJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V~69
--operation mode is normal

FJ1L53 = FJ1_V_stored_is_stale & (GH1L1 & !GH1_msb_xor_sum) # !FJ1_V_stored_is_stale & FJ1_V_stored;


--FJ1_control_register_result[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[2]
--operation mode is normal

FJ1_control_register_result[2] = FJ1L17 & (FJ1L53 # FJ1L18 & FJ1_saved_status[2]) # !FJ1L17 & FJ1L18 & FJ1_saved_status[2];


--HE20_sout_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[0]
--operation mode is normal

HE20_sout_node[0]_lut_out = HE14L3 $ !CE1_partial_product_node[1][0];
HE20_sout_node[0] = DFFE(HE20_sout_node[0]_lut_out, clk, K1_data_out, , JH1L8);


--N1L7 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9611
--operation mode is arithmetic

N1L7 = N1_negate $ N1_q[2] $ !N1L2;

--N1L8 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9613
--operation mode is arithmetic

N1L8 = CARRY(!N1L2 & (N1_negate $ N1_q[2]));


--CC1_enet_nios_custom_instruction_master_result[2] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[2]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[2] = CC1L4 & (HE20_sout_node[0] # N1L7 & !CC1L46) # !CC1L4 & (N1L7 & !CC1L46);


--FB1_shift_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[9]
--operation mode is normal

FB1_shift_reg[9]_lut_out = FB1L176 & FB1_shift_reg[8] # !FB1L176 & (FB1L182);
FB1_shift_reg[9] = DFFE(FB1_shift_reg[9]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[10]
--operation mode is normal

FB1_tx_holding_reg[10]_lut_out = HG1_op_a[10];
FB1_tx_holding_reg[10] = DFFE(FB1_tx_holding_reg[10]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L181 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3995
--operation mode is normal

FB1L181 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[10] # !FB1_transmitting & (FB1_tx_holding_reg[10])) # !FB1_tx_holding_primed & FB1_shift_reg[10];


--PF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[12]~388
--operation mode is normal

PF1L45 = LG8_regout & LG7_regout & !LG9_regout & !LG6_regout;


--SE1L75 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[15]~1337
--operation mode is normal

SE1L75 = SE1_K[10] & (VE1_p1_do_normal_offset # VE1_p1_op_b_from_reg_or_const # ME5_q[11]);


--CG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1228
--operation mode is normal

CG1L12 = NE1_instruction_1[5] & NE1_instruction_1[7] & NE1_instruction_1[8] & NE1_instruction_1[6];


--ME4_q[15] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_register_file:the_ad_nios_register_file|ad_nios_register_bank_b_module:ad_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[15]
ME4_q[15]_data_in = AG1_alu_result[15];
ME4_q[15]_write_enable = ZE1L1;
ME4_q[15]_clock_0 = clk;
ME4_q[15]_clock_1 = clk;
ME4_q[15]_clock_enable_1 = TE1L6;
ME4_q[15]_write_address = WR_ADDR(NE1_dest_local_4[0], NE1_dest_local_4[1], NE1_dest_local_4[2], NE1_dest_local_4[3], PG3L2, PG3L3, PG3L4);
ME4_q[15]_read_address = RD_ADDR(YE1_b_local[0], YE1_b_local[1], YE1_b_local[2], YE1_b_local[3], PG2L2, PG2L3, PG2L4);
ME4_q[15] = MEMORY_SEGMENT(ME4_q[15]_data_in, ME4_q[15]_write_enable, ME4_q[15]_clock_0, ME4_q[15]_clock_1, , , , ME4_q[15]_clock_enable_1, VCC, ME4_q[15]_write_address, ME4_q[15]_read_address);


--UE1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~42
--operation mode is normal

UE1L18 = YE1_b_local[0] & NE1_dest_local_3[0] & (YE1_b_local[3] $ !NE1_dest_local_3[3]) # !YE1_b_local[0] & !NE1_dest_local_3[0] & (YE1_b_local[3] $ !NE1_dest_local_3[3]);


--UE1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~43
--operation mode is normal

UE1L19 = UE1L18 & UE1_second_stage_modifies_register & (YE1_b_local[2] $ !NE1_dest_local_3[2]);

--UE1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~47
--operation mode is normal

UE1L21 = UE1L18 & UE1_second_stage_modifies_register & (YE1_b_local[2] $ !NE1_dest_local_3[2]);


--UE1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_index_match_unit:the_ad_nios_index_match_unit|p1_b_matches_dest2~45
--operation mode is normal

UE1L20 = (YE1_b_local[4] & NE1_dest_local_3[4] & (YE1_b_local[1] $ !NE1_dest_local_3[1]) # !YE1_b_local[4] & !NE1_dest_local_3[4] & (YE1_b_local[1] $ !NE1_dest_local_3[1])) & CASCADE(UE1L21);


--MF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3876
--operation mode is normal

MF1L4 = RF1L2 & (!TF1L24) # !RF1L2 & !TF1L32 # !RF1L1;

--MF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3952
--operation mode is normal

MF1L6 = RF1L2 & (!TF1L24) # !RF1L2 & !TF1L32 # !RF1L1;


--MF1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[1]~3920
--operation mode is normal

MF1L5 = (RF1L1 # RF1L2 & (!TF1L28) # !RF1L2 & !TF1L4) & CASCADE(MF1L6);


--MF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3878
--operation mode is normal

MF1L7 = RF1L2 & (!TF1L26) # !RF1L2 & !TF1L2 # !RF1L1;

--MF1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3953
--operation mode is normal

MF1L9 = RF1L2 & (!TF1L26) # !RF1L2 & !TF1L2 # !RF1L1;


--MF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[2]~3921
--operation mode is normal

MF1L8 = (RF1L1 # RF1L2 & (!TF1L30) # !RF1L2 & !TF1L6) & CASCADE(MF1L9);


--MF1L28 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3880
--operation mode is normal

MF1L28 = RF1L2 & (!TF1L8) # !RF1L2 & !TF1L16 # !RF1L1;

--MF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3954
--operation mode is normal

MF1L30 = RF1L2 & (!TF1L8) # !RF1L2 & !TF1L16 # !RF1L1;


--MF1L29 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[9]~3922
--operation mode is normal

MF1L29 = (RF1L1 # RF1L2 & (!TF1L12) # !RF1L2 & !TF1L20) & CASCADE(MF1L30);


--MF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3882
--operation mode is normal

MF1L31 = RF1L2 & (!TF1L10) # !RF1L2 & !TF1L18 # !RF1L1;

--MF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3955
--operation mode is normal

MF1L33 = RF1L2 & (!TF1L10) # !RF1L2 & !TF1L18 # !RF1L1;


--MF1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[10]~3923
--operation mode is normal

MF1L32 = (RF1L1 # RF1L2 & (!TF1L14) # !RF1L2 & !TF1L22) & CASCADE(MF1L33);


--VE1L101 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~144
--operation mode is normal

VE1L101 = VE1L90 & (!NE1_instruction_2[11] & !NE1_instruction_2[7]);


--VE1L102 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~145
--operation mode is normal

VE1L102 = VE1L101 # NE1_instruction_2[11] & !NE1_instruction_2[12] & !NE1_instruction_2[13];


--VE1L103 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~146
--operation mode is normal

VE1L103 = NE1_instruction_2[15] # !NE1_instruction_2[14] # !NE1_instruction_2[10] # !VE1L102;

--VE1L105 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~150
--operation mode is normal

VE1L105 = NE1_instruction_2[15] # !NE1_instruction_2[14] # !NE1_instruction_2[10] # !VE1L102;


--VE1L104 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_sel_dynamic_ext~148
--operation mode is normal

VE1L104 = (NE1_instruction_2[5] # NE1_instruction_2[7] # !NE1_instruction_2[6] # !VE1L79) & CASCADE(VE1L105);


--MF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3884
--operation mode is normal

MF1L43 = RF1L2 & (!TF1L18) # !RF1L2 & !TF1L26 # !RF1L1;

--MF1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3956
--operation mode is normal

MF1L45 = RF1L2 & (!TF1L18) # !RF1L2 & !TF1L26 # !RF1L1;


--MF1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[14]~3924
--operation mode is normal

MF1L44 = (RF1L1 # RF1L2 & (!TF1L22) # !RF1L2 & !TF1L30) & CASCADE(MF1L45);


--MF1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3886
--operation mode is normal

MF1L46 = RF1L2 & (!TF1L20) # !RF1L2 & !TF1L28 # !RF1L1;

--MF1L48 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3957
--operation mode is normal

MF1L48 = RF1L2 & (!TF1L20) # !RF1L2 & !TF1L28 # !RF1L1;


--MF1L47 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[15]~3925
--operation mode is normal

MF1L47 = (RF1L1 # RF1L2 & (!TF1L24) # !RF1L2 & !TF1L32) & CASCADE(MF1L48);


--ME10_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME10_q[2]_data_in = EB1L70;
ME10_q[2]_write_enable = EB1L43;
ME10_q[2]_clock_0 = clk;
ME10_q[2]_clock_1 = clk;
ME10_q[2]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[2]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[2] = MEMORY_SEGMENT(ME10_q[2]_data_in, ME10_q[2]_write_enable, ME10_q[2]_clock_0, ME10_q[2]_clock_1, , , , , VCC, ME10_q[2]_write_address, ME10_q[2]_read_address);


--V1L75 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~122
--operation mode is normal

V1L75 = DG1_dc_address[1] & ME10_q[2] # !DG1_dc_address[1] & (ME12_q[2]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--ME1_q[2] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME1_q[2]_data_in = T1L43;
ME1_q[2]_write_enable = T1L32;
ME1_q[2]_clock_0 = clk;
ME1_q[2]_clock_1 = clk;
ME1_q[2]_write_address = WR_ADDR(T1L4);
ME1_q[2]_read_address = RD_ADDR(T1L4);
ME1_q[2] = MEMORY_SEGMENT(ME1_q[2]_data_in, ME1_q[2]_write_enable, ME1_q[2]_clock_0, ME1_q[2]_clock_1, , , , , VCC, ME1_q[2]_write_address, ME1_q[2]_read_address);


--V1L41 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2418
--operation mode is normal

V1L41 = WG1_q[10] & (ME1_q[2] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[10] & !CB1L5 & (ME1_q[2] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L42 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2419
--operation mode is normal

V1L42 = V1L75 & V1L41 & (ME6_q[2] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L44 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2528
--operation mode is normal

V1L44 = V1L75 & V1L41 & (ME6_q[2] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--ME8_q[2] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME8_q[2]_data_in = AB1L52;
ME8_q[2]_write_enable = AB1L41;
ME8_q[2]_clock_0 = clk;
ME8_q[2]_clock_1 = clk;
ME8_q[2]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[2]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[2] = MEMORY_SEGMENT(ME8_q[2]_data_in, ME8_q[2]_write_enable, ME8_q[2]_clock_0, ME8_q[2]_clock_1, , , , , VCC, ME8_q[2]_write_address, ME8_q[2]_read_address);


--FB1_data_to_cpu[10] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[10]
--operation mode is normal

FB1_data_to_cpu[10]_lut_out = !FB1L34 & (FB1L33 & FB1_SSO_reg # !FB1L33 & (FB1L132));
FB1_data_to_cpu[10] = DFFE(FB1_data_to_cpu[10]_lut_out, clk, K1_data_out, , );


--GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port is dual_processor:inst|adc_spi_spi_control_port_arbitrator:the_adc_spi_spi_control_port|ad_nios_data_master_qualified_request_adc_spi_spi_control_port
--operation mode is normal

GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port = GB1L4 & (TE1_dc_write # TE1_dc_read);


--V1L43 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[10]~2496
--operation mode is normal

V1L43 = (ME8_q[2] & (FB1_data_to_cpu[10] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[2] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[10] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L44);


--ME5_q[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[5]
ME5_q[5]_data_in = ~GND;
ME5_q[5]_clock_1 = clk;
ME5_q[5]_clock_enable_1 = CF1L1;
ME5_q[5]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[5]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[5] = MEMORY_SEGMENT(ME5_q[5]_data_in, GND, GND, ME5_q[5]_clock_1, , , , ME5_q[5]_clock_enable_1, VCC, ME5_q[5]_write_address, ME5_q[5]_read_address);


--MF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3888
--operation mode is normal

MF1L19 = RF1L2 & (!TF1L2) # !RF1L2 & !TF1L10 # !RF1L1;

--MF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3958
--operation mode is normal

MF1L21 = RF1L2 & (!TF1L2) # !RF1L2 & !TF1L10 # !RF1L1;


--MF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[6]~3926
--operation mode is normal

MF1L20 = (RF1L1 # RF1L2 & (!TF1L6) # !RF1L2 & !TF1L14) & CASCADE(MF1L21);


--MF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3890
--operation mode is normal

MF1L22 = RF1L2 & (!TF1L4) # !RF1L2 & !TF1L12 # !RF1L1;

--MF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3959
--operation mode is normal

MF1L24 = RF1L2 & (!TF1L4) # !RF1L2 & !TF1L12 # !RF1L1;


--MF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[7]~3927
--operation mode is normal

MF1L23 = (RF1L1 # RF1L2 & (!TF1L8) # !RF1L2 & !TF1L16) & CASCADE(MF1L24);


--PF1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[7]~389
--operation mode is normal

PF1L44 = LG7_regout & !LG8_regout & !LG9_regout & !LG6_regout;


--BF1_next_instruction_address[6] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[6]
--operation mode is counter

BF1_next_instruction_address[6]_lut_out = BF1_next_instruction_address[6] $ (!BF1L33);
BF1_next_instruction_address[6]_sload_eqn = (BF1L48 & EF1L32) # (!BF1L48 & BF1_next_instruction_address[6]_lut_out);
BF1_next_instruction_address[6] = DFFE(BF1_next_instruction_address[6]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[6]~122
--operation mode is counter

BF1L35 = CARRY(BF1_next_instruction_address[6] & (!BF1L33));


--PF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~351
--operation mode is normal

PF1L18 = UE1L22 & (VE1_p1_do_iSAVE # VE1_p1_do_iRESTORE) # !TF1L10;

--PF1L20 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~363
--operation mode is normal

PF1L20 = UE1L22 & (VE1_p1_do_iSAVE # VE1_p1_do_iRESTORE) # !TF1L10;


--PF1L19 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[0]~357
--operation mode is normal

PF1L19 = (PF1_CWP_out_pre_mask[0] # !VE1_p1_do_iSAVE & !VE1_p1_do_iRESTORE # !UE1L22) & CASCADE(PF1L20);


--PF1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~123
--operation mode is normal

PF1L6 = VE1_p1_do_iSAVE & (UE1L22 # VE1_p3_do_iWRCTL & PF1L13) # !VE1_p1_do_iSAVE & VE1_p3_do_iWRCTL & PF1L13;

--PF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~127
--operation mode is normal

PF1L8 = VE1_p1_do_iSAVE & (UE1L22 # VE1_p3_do_iWRCTL & PF1L13) # !VE1_p1_do_iSAVE & VE1_p3_do_iWRCTL & PF1L13;


--PF1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|CWP_write_enable_2~125
--operation mode is normal

PF1L7 = (VE1_p1_do_iSAVE & (UE1L22 # !NE1_is_cancelled_3 & !NE1_is_neutrino_3) # !VE1_p1_do_iSAVE & (!NE1_is_cancelled_3 & !NE1_is_neutrino_3)) & CASCADE(PF1L8);


--PF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~231
--operation mode is normal

PF1L33 = PF1_CWP_out_pre_mask[0] $ PF1_CWP_out_pre_mask[1] $ (!UE1L22 # !VE1_p1_do_iSAVE);


--PF1L21 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~353
--operation mode is normal

PF1L21 = !VE1_p1_do_iSAVE & !VE1_p1_do_iRESTORE # !PF1L33 # !UE1L22;

--PF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~364
--operation mode is normal

PF1L23 = !VE1_p1_do_iSAVE & !VE1_p1_do_iRESTORE # !PF1L33 # !UE1L22;


--PF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[1]~358
--operation mode is normal

PF1L22 = (UE1L22 & (VE1_p1_do_iSAVE # VE1_p1_do_iRESTORE) # !TF1L12) & CASCADE(PF1L23);


--PF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~232
--operation mode is normal

PF1L34 = PF1_CWP_out_pre_mask[0] & (VE1_p1_do_iSAVE & UE1L22 # !PF1_CWP_out_pre_mask[1]) # !PF1_CWP_out_pre_mask[0] & VE1_p1_do_iSAVE & UE1L22 & !PF1_CWP_out_pre_mask[1];


--PF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|add~233
--operation mode is normal

PF1L35 = PF1L34 $ PF1_CWP_out_pre_mask[2] $ (!UE1L22 # !VE1_p1_do_iSAVE);


--PF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~355
--operation mode is normal

PF1L24 = !VE1_p1_do_iSAVE & !VE1_p1_do_iRESTORE # !PF1L35 # !UE1L22;

--PF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~365
--operation mode is normal

PF1L26 = !VE1_p1_do_iSAVE & !VE1_p1_do_iRESTORE # !PF1L35 # !UE1L22;


--PF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|STATUS_CWP_reg_in[2]~359
--operation mode is normal

PF1L25 = (UE1L22 & (VE1_p1_do_iSAVE # VE1_p1_do_iRESTORE) # !TF1L14) & CASCADE(PF1L26);


--ME9_q[5] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME9_q[5]_data_in = AB1L47;
ME9_q[5]_write_enable = AB1L38;
ME9_q[5]_clock_0 = clk;
ME9_q[5]_clock_1 = clk;
ME9_q[5]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[5]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[5] = MEMORY_SEGMENT(ME9_q[5]_data_in, ME9_q[5]_write_enable, ME9_q[5]_clock_0, ME9_q[5]_clock_1, , , , , VCC, ME9_q[5]_write_address, ME9_q[5]_read_address);


--ME2_q[5] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME2_q[5]_data_in = T1L38;
ME2_q[5]_write_enable = T1L30;
ME2_q[5]_clock_0 = clk;
ME2_q[5]_clock_1 = clk;
ME2_q[5]_write_address = WR_ADDR(T1L4);
ME2_q[5]_read_address = RD_ADDR(T1L4);
ME2_q[5] = MEMORY_SEGMENT(ME2_q[5]_data_in, ME2_q[5]_write_enable, ME2_q[5]_clock_0, ME2_q[5]_clock_1, , , , , VCC, ME2_q[5]_write_address, ME2_q[5]_read_address);


--DC1L326 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~13506
--operation mode is normal

DC1L326 = ME9_q[5] & (ME2_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[5] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME11_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME11_q[5]_data_in = EB1L65;
ME11_q[5]_write_enable = EB1L41;
ME11_q[5]_clock_0 = clk;
ME11_q[5]_clock_1 = clk;
ME11_q[5]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[5]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[5] = MEMORY_SEGMENT(ME11_q[5]_data_in, ME11_q[5]_write_enable, ME11_q[5]_clock_0, ME11_q[5]_clock_1, , , , , VCC, ME11_q[5]_write_address, ME11_q[5]_read_address);


--DC1L327 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~13507
--operation mode is normal

DC1L327 = FC1_incoming_ext_ram_bus_data[21] & (ME11_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[21] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L328 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~13508
--operation mode is normal

DC1L328 = FC1_incoming_ext_ram_bus_data[5] & (ME7_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[5] & !FC1L88 & (ME7_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1826Q is position_velocity_interface_unit:inst18|data_output[21]~reg0
--operation mode is normal

F1L1826Q_lut_out = F1L1782 & (F1L780) # !F1L1782 & F1L1826Q;
F1L1826Q = DFFE(F1L1826Q_lut_out, clk, , , );


--DC1L329 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~13509
--operation mode is normal

DC1L329 = DC1L327 & DC1L328 & (F1L1826Q # !DD1_chipselect_to_the_pv_unit1);


--E1L933Q is simple_pvu:inst13|data_output[21]~reg0
--operation mode is normal

E1L933Q_lut_out = VJ1_dc_address[4] & (E1L1025 & (E1_VELOCITY_COUNT[21]) # !E1L1025 & E1L1023) # !VJ1_dc_address[4] & (E1L1025);
E1L933Q = DFFE(E1L933Q_lut_out, clk, , , E1L1053);


--DC1L330 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]~13510
--operation mode is normal

DC1L330 = DC1L326 & DC1L329 & (E1L933Q # !ED1_chipselect_to_the_pv_unit2);


--WG2_q[21] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[21]
WG2_q[21]_clock_0 = clk;
WG2_q[21]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[21]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[21] = MEMORY_SEGMENT(, , WG2_q[21]_clock_0, , , , , , , WG2_q[21]_write_address, WG2_q[21]_read_address);


--WG3_q[21] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[21]
WG3_q[21]_clock_0 = clk;
WG3_q[21]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[21]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[21] = MEMORY_SEGMENT(, , WG3_q[21]_clock_0, , , , , , , WG3_q[21]_write_address, WG3_q[21]_read_address);


--DC1L419 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13511
--operation mode is normal

DC1L419 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[21] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[21]);


--DC1_enet_nios_data_master_readdata[21] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[21]
--operation mode is normal

DC1_enet_nios_data_master_readdata[21] = DC1L345 & DC1L330 & (DC1L419 # !AC1L51);


--PJ22L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F21|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ22L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[21] # !LH1_p3_do_custom_instruction);

--PJ22_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F21|cascout
--operation mode is normal

PJ22_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[21] # !LH1_p3_do_custom_instruction);


--LH1_op_jmpcall_delayed_for_op_is_jump_1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|op_jmpcall_delayed_for_op_is_jump_1
--operation mode is normal

LH1_op_jmpcall_delayed_for_op_is_jump_1_lut_out = LH1L135 & TH1_d1_instruction_fifo_out[6] & TH1_d1_instruction_fifo_out[7] & !TH1_dont_forget_to_force_trap;
LH1_op_jmpcall_delayed_for_op_is_jump_1 = DFFE(LH1_op_jmpcall_delayed_for_op_is_jump_1_lut_out, clk, K1_data_out, , UH1L1);


--LH1L131 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~55
--operation mode is normal

LH1L131 = !LH1_op_jmpcall_delayed_for_op_is_jump_1 & (ZH1_subinstruction[0] # ZH1_subinstruction[1] # !LH1L109);

--LH1L133 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~59
--operation mode is normal

LH1L133 = !LH1_op_jmpcall_delayed_for_op_is_jump_1 & (ZH1_subinstruction[0] # ZH1_subinstruction[1] # !LH1L109);


--LH1L132 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_op_is_jump~57
--operation mode is normal

LH1L132 = (DH1_instruction_1[5] # !DH1_instruction_1[6] # !DH1_instruction_1[7] # !LH1L107) & CASCADE(LH1L133);


--YH1_fifo_reg_0[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[5]
--operation mode is normal

YH1_fifo_reg_0[5]_lut_out = EC1L8 & (FC1_incoming_ext_ram_bus_data[5] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[5] = DFFE(YH1_fifo_reg_0[5]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[5]
--operation mode is normal

YH1_fifo_reg_1[5]_lut_out = EC1L8 & (FC1_incoming_ext_ram_bus_data[5] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[5] = DFFE(YH1_fifo_reg_1[5]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[5]
--operation mode is normal

YH1_fifo_reg_2[5]_lut_out = EC1L8 & (FC1_incoming_ext_ram_bus_data[5] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[5] = DFFE(YH1_fifo_reg_2[5]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L28 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7104
--operation mode is normal

YH1L28 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[5] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[5]);


--YH1L29 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7105
--operation mode is normal

YH1L29 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L28) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[5] # !YH1_internal_fifo_empty;

--YH1L31 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7184
--operation mode is normal

YH1L31 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L28) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[5] # !YH1_internal_fifo_empty;


--EC1_selecto_1_1 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|selecto_1_1
--operation mode is normal

EC1_selecto_1_1_lut_out = VH1_pc[0];
EC1_selecto_1_1 = DFFE(EC1_selecto_1_1_lut_out, clk, K1_data_out, , );


--EC1L21 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6993
--operation mode is normal

EC1L21 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[21] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[5]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[5] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[5]
WG3_q[5]_clock_0 = clk;
WG3_q[5]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[5]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[5] = MEMORY_SEGMENT(, , WG3_q[5]_clock_0, , , , , , , WG3_q[5]_write_address, WG3_q[5]_read_address);


--EC1L22 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6994
--operation mode is normal

EC1L22 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[21] # !EC1_selecto_1_1 & (WG3_q[5]));


--WG2_q[5] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[5]
WG2_q[5]_clock_0 = clk;
WG2_q[5]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[5]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[5] = MEMORY_SEGMENT(, , WG2_q[5]_clock_0, , , , , , , WG2_q[5]_write_address, WG2_q[5]_read_address);


--EC1L23 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6995
--operation mode is normal

EC1L23 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[21] # !EC1_selecto_1_1 & (WG2_q[5]));


--EC1L8 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[5]~6996
--operation mode is normal

EC1L8 = EC1L21 & (EC1L22 # EC1L23 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L30 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[5]~7152
--operation mode is normal

YH1L30 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[5] # !EC1L8) & CASCADE(YH1L31);


--YH1_fifo_reg_0[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[6]
--operation mode is normal

YH1_fifo_reg_0[6]_lut_out = EC1L9 & (FC1_incoming_ext_ram_bus_data[6] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[6] = DFFE(YH1_fifo_reg_0[6]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[6]
--operation mode is normal

YH1_fifo_reg_1[6]_lut_out = EC1L9 & (FC1_incoming_ext_ram_bus_data[6] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[6] = DFFE(YH1_fifo_reg_1[6]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[6]
--operation mode is normal

YH1_fifo_reg_2[6]_lut_out = EC1L9 & (FC1_incoming_ext_ram_bus_data[6] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[6] = DFFE(YH1_fifo_reg_2[6]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L32 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7107
--operation mode is normal

YH1L32 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[6] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[6]);


--YH1L33 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7108
--operation mode is normal

YH1L33 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L32) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[6] # !YH1_internal_fifo_empty;

--YH1L35 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7185
--operation mode is normal

YH1L35 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L32) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[6] # !YH1_internal_fifo_empty;


--EC1L24 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6997
--operation mode is normal

EC1L24 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[22] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[6]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[6] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[6]
WG3_q[6]_clock_0 = clk;
WG3_q[6]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[6]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[6] = MEMORY_SEGMENT(, , WG3_q[6]_clock_0, , , , , , , WG3_q[6]_write_address, WG3_q[6]_read_address);


--EC1L25 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6998
--operation mode is normal

EC1L25 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[22] # !EC1_selecto_1_1 & (WG3_q[6]));


--WG2_q[6] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[6]
WG2_q[6]_clock_0 = clk;
WG2_q[6]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[6]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[6] = MEMORY_SEGMENT(, , WG2_q[6]_clock_0, , , , , , , WG2_q[6]_write_address, WG2_q[6]_read_address);


--EC1L26 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~6999
--operation mode is normal

EC1L26 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[22] # !EC1_selecto_1_1 & (WG2_q[6]));


--EC1L9 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[6]~7000
--operation mode is normal

EC1L9 = EC1L24 & (EC1L25 # EC1L26 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[6]~7153
--operation mode is normal

YH1L34 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[6] # !EC1L9) & CASCADE(YH1L35);


--YH1_fifo_reg_0[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[13]
--operation mode is normal

YH1_fifo_reg_0[13]_lut_out = EC1L16 & (FC1_incoming_ext_ram_bus_data[13] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[13] = DFFE(YH1_fifo_reg_0[13]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[13]
--operation mode is normal

YH1_fifo_reg_1[13]_lut_out = EC1L16 & (FC1_incoming_ext_ram_bus_data[13] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[13] = DFFE(YH1_fifo_reg_1[13]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[13] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[13]
--operation mode is normal

YH1_fifo_reg_2[13]_lut_out = EC1L16 & (FC1_incoming_ext_ram_bus_data[13] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[13] = DFFE(YH1_fifo_reg_2[13]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7110
--operation mode is normal

YH1L60 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[13] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[13]);


--YH1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7111
--operation mode is normal

YH1L61 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L60) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[13] # !YH1_internal_fifo_empty;

--YH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7186
--operation mode is normal

YH1L63 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L60) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[13] # !YH1_internal_fifo_empty;


--EC1L27 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7001
--operation mode is normal

EC1L27 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[29] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[13]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[29] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[29]
WG3_q[29]_clock_0 = clk;
WG3_q[29]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[29]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[29] = MEMORY_SEGMENT(, , WG3_q[29]_clock_0, , , , , , , WG3_q[29]_write_address, WG3_q[29]_read_address);


--WG3_q[13] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[13]
WG3_q[13]_clock_0 = clk;
WG3_q[13]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[13]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[13] = MEMORY_SEGMENT(, , WG3_q[13]_clock_0, , , , , , , WG3_q[13]_write_address, WG3_q[13]_read_address);


--EC1L28 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7002
--operation mode is normal

EC1L28 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[29] # !EC1_selecto_1_1 & (WG3_q[13]));


--WG2_q[29] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[29]
WG2_q[29]_clock_0 = clk;
WG2_q[29]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[29]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[29] = MEMORY_SEGMENT(, , WG2_q[29]_clock_0, , , , , , , WG2_q[29]_write_address, WG2_q[29]_read_address);


--WG2_q[13] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[13]
WG2_q[13]_clock_0 = clk;
WG2_q[13]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[13]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[13] = MEMORY_SEGMENT(, , WG2_q[13]_clock_0, , , , , , , WG2_q[13]_write_address, WG2_q[13]_read_address);


--EC1L29 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7003
--operation mode is normal

EC1L29 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[29] # !EC1_selecto_1_1 & (WG2_q[13]));


--EC1L16 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[13]~7004
--operation mode is normal

EC1L16 = EC1L27 & (EC1L28 # EC1L29 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[13]~7154
--operation mode is normal

YH1L62 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[13] # !EC1L16) & CASCADE(YH1L63);


--YH1_fifo_reg_0[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[14]
--operation mode is normal

YH1_fifo_reg_0[14]_lut_out = EC1L17 & (FC1_incoming_ext_ram_bus_data[14] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[14] = DFFE(YH1_fifo_reg_0[14]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[14]
--operation mode is normal

YH1_fifo_reg_1[14]_lut_out = EC1L17 & (FC1_incoming_ext_ram_bus_data[14] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[14] = DFFE(YH1_fifo_reg_1[14]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[14]
--operation mode is normal

YH1_fifo_reg_2[14]_lut_out = EC1L17 & (FC1_incoming_ext_ram_bus_data[14] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[14] = DFFE(YH1_fifo_reg_2[14]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7113
--operation mode is normal

YH1L64 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[14] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[14]);


--YH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7114
--operation mode is normal

YH1L65 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L64) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[14] # !YH1_internal_fifo_empty;

--YH1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7187
--operation mode is normal

YH1L67 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L64) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[14] # !YH1_internal_fifo_empty;


--EC1L30 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7005
--operation mode is normal

EC1L30 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[30] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[14]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[30] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[30]
WG3_q[30]_clock_0 = clk;
WG3_q[30]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[30]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[30] = MEMORY_SEGMENT(, , WG3_q[30]_clock_0, , , , , , , WG3_q[30]_write_address, WG3_q[30]_read_address);


--WG3_q[14] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[14]
WG3_q[14]_clock_0 = clk;
WG3_q[14]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[14]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[14] = MEMORY_SEGMENT(, , WG3_q[14]_clock_0, , , , , , , WG3_q[14]_write_address, WG3_q[14]_read_address);


--EC1L31 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7006
--operation mode is normal

EC1L31 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[30] # !EC1_selecto_1_1 & (WG3_q[14]));


--WG2_q[30] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[30]
WG2_q[30]_clock_0 = clk;
WG2_q[30]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[30]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[30] = MEMORY_SEGMENT(, , WG2_q[30]_clock_0, , , , , , , WG2_q[30]_write_address, WG2_q[30]_read_address);


--WG2_q[14] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[14]
WG2_q[14]_clock_0 = clk;
WG2_q[14]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[14]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[14] = MEMORY_SEGMENT(, , WG2_q[14]_clock_0, , , , , , , WG2_q[14]_write_address, WG2_q[14]_read_address);


--EC1L32 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7007
--operation mode is normal

EC1L32 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[30] # !EC1_selecto_1_1 & (WG2_q[14]));


--EC1L17 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[14]~7008
--operation mode is normal

EC1L17 = EC1L30 & (EC1L31 # EC1L32 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[14]~7155
--operation mode is normal

YH1L66 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[14] # !EC1L17) & CASCADE(YH1L67);


--YH1_fifo_reg_0[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[15]
--operation mode is normal

YH1_fifo_reg_0[15]_lut_out = EC1L18 & (FC1_incoming_ext_ram_bus_data[15] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[15] = DFFE(YH1_fifo_reg_0[15]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[15]
--operation mode is normal

YH1_fifo_reg_1[15]_lut_out = EC1L18 & (FC1_incoming_ext_ram_bus_data[15] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[15] = DFFE(YH1_fifo_reg_1[15]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[15]
--operation mode is normal

YH1_fifo_reg_2[15]_lut_out = EC1L18 & (FC1_incoming_ext_ram_bus_data[15] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[15] = DFFE(YH1_fifo_reg_2[15]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7116
--operation mode is normal

YH1L68 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[15] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[15]);


--YH1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7117
--operation mode is normal

YH1L69 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L68) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[15] # !YH1_internal_fifo_empty;

--YH1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7188
--operation mode is normal

YH1L71 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L68) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[15] # !YH1_internal_fifo_empty;


--EC1L33 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7009
--operation mode is normal

EC1L33 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[31] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[15]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[15] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[15]
WG3_q[15]_clock_0 = clk;
WG3_q[15]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[15]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[15] = MEMORY_SEGMENT(, , WG3_q[15]_clock_0, , , , , , , WG3_q[15]_write_address, WG3_q[15]_read_address);


--EC1L34 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7010
--operation mode is normal

EC1L34 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[31] # !EC1_selecto_1_1 & (WG3_q[15]));


--WG2_q[15] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[15]
WG2_q[15]_clock_0 = clk;
WG2_q[15]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[15]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[15] = MEMORY_SEGMENT(, , WG2_q[15]_clock_0, , , , , , , WG2_q[15]_write_address, WG2_q[15]_read_address);


--EC1L35 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7011
--operation mode is normal

EC1L35 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[31] # !EC1_selecto_1_1 & (WG2_q[15]));


--EC1L18 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[15]~7012
--operation mode is normal

EC1L18 = EC1L33 & (EC1L34 # EC1L35 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[15]~7156
--operation mode is normal

YH1L70 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[15] # !EC1L18) & CASCADE(YH1L71);


--YH1_fifo_reg_0[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[10]
--operation mode is normal

YH1_fifo_reg_0[10]_lut_out = EC1L13 & (FC1_incoming_ext_ram_bus_data[10] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[10] = DFFE(YH1_fifo_reg_0[10]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[10]
--operation mode is normal

YH1_fifo_reg_1[10]_lut_out = EC1L13 & (FC1_incoming_ext_ram_bus_data[10] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[10] = DFFE(YH1_fifo_reg_1[10]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[10]
--operation mode is normal

YH1_fifo_reg_2[10]_lut_out = EC1L13 & (FC1_incoming_ext_ram_bus_data[10] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[10] = DFFE(YH1_fifo_reg_2[10]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7119
--operation mode is normal

YH1L48 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[10] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[10]);


--YH1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7120
--operation mode is normal

YH1L49 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L48) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[10] # !YH1_internal_fifo_empty;

--YH1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7189
--operation mode is normal

YH1L51 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L48) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[10] # !YH1_internal_fifo_empty;


--EC1L36 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7013
--operation mode is normal

EC1L36 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[26] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[10]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[26] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[26]
WG3_q[26]_clock_0 = clk;
WG3_q[26]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[26]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[26] = MEMORY_SEGMENT(, , WG3_q[26]_clock_0, , , , , , , WG3_q[26]_write_address, WG3_q[26]_read_address);


--EC1L37 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7014
--operation mode is normal

EC1L37 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[26] # !EC1_selecto_1_1 & (WG3_q[10]));


--WG2_q[26] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[26]
WG2_q[26]_clock_0 = clk;
WG2_q[26]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[26]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[26] = MEMORY_SEGMENT(, , WG2_q[26]_clock_0, , , , , , , WG2_q[26]_write_address, WG2_q[26]_read_address);


--EC1L38 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7015
--operation mode is normal

EC1L38 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[26] # !EC1_selecto_1_1 & (WG2_q[10]));


--EC1L13 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[10]~7016
--operation mode is normal

EC1L13 = EC1L36 & (EC1L37 # EC1L38 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[10]~7157
--operation mode is normal

YH1L50 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[10] # !EC1L13) & CASCADE(YH1L51);


--YH1_fifo_reg_0[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[12]
--operation mode is normal

YH1_fifo_reg_0[12]_lut_out = EC1L15 & (FC1_incoming_ext_ram_bus_data[12] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[12] = DFFE(YH1_fifo_reg_0[12]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[12]
--operation mode is normal

YH1_fifo_reg_1[12]_lut_out = EC1L15 & (FC1_incoming_ext_ram_bus_data[12] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[12] = DFFE(YH1_fifo_reg_1[12]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[12]
--operation mode is normal

YH1_fifo_reg_2[12]_lut_out = EC1L15 & (FC1_incoming_ext_ram_bus_data[12] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[12] = DFFE(YH1_fifo_reg_2[12]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7122
--operation mode is normal

YH1L56 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[12] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[12]);


--YH1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7123
--operation mode is normal

YH1L57 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L56) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[12] # !YH1_internal_fifo_empty;

--YH1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7190
--operation mode is normal

YH1L59 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L56) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[12] # !YH1_internal_fifo_empty;


--EC1L39 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7017
--operation mode is normal

EC1L39 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[28] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[12]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[28] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[28]
WG3_q[28]_clock_0 = clk;
WG3_q[28]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[28]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[28] = MEMORY_SEGMENT(, , WG3_q[28]_clock_0, , , , , , , WG3_q[28]_write_address, WG3_q[28]_read_address);


--WG3_q[12] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[12]
WG3_q[12]_clock_0 = clk;
WG3_q[12]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[12]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[12] = MEMORY_SEGMENT(, , WG3_q[12]_clock_0, , , , , , , WG3_q[12]_write_address, WG3_q[12]_read_address);


--EC1L40 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7018
--operation mode is normal

EC1L40 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[28] # !EC1_selecto_1_1 & (WG3_q[12]));


--WG2_q[28] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[28]
WG2_q[28]_clock_0 = clk;
WG2_q[28]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[28]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[28] = MEMORY_SEGMENT(, , WG2_q[28]_clock_0, , , , , , , WG2_q[28]_write_address, WG2_q[28]_read_address);


--WG2_q[12] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[12]
WG2_q[12]_clock_0 = clk;
WG2_q[12]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[12]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[12] = MEMORY_SEGMENT(, , WG2_q[12]_clock_0, , , , , , , WG2_q[12]_write_address, WG2_q[12]_read_address);


--EC1L41 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7019
--operation mode is normal

EC1L41 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[28] # !EC1_selecto_1_1 & (WG2_q[12]));


--EC1L15 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[12]~7020
--operation mode is normal

EC1L15 = EC1L39 & (EC1L40 # EC1L41 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[12]~7158
--operation mode is normal

YH1L58 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[12] # !EC1L15) & CASCADE(YH1L59);


--YH1_fifo_reg_0[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[11]
--operation mode is normal

YH1_fifo_reg_0[11]_lut_out = EC1L14 & (FC1_incoming_ext_ram_bus_data[11] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[11] = DFFE(YH1_fifo_reg_0[11]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[11]
--operation mode is normal

YH1_fifo_reg_1[11]_lut_out = EC1L14 & (FC1_incoming_ext_ram_bus_data[11] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[11] = DFFE(YH1_fifo_reg_1[11]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[11]
--operation mode is normal

YH1_fifo_reg_2[11]_lut_out = EC1L14 & (FC1_incoming_ext_ram_bus_data[11] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[11] = DFFE(YH1_fifo_reg_2[11]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7125
--operation mode is normal

YH1L52 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[11] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[11]);


--YH1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7126
--operation mode is normal

YH1L53 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L52) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[11] # !YH1_internal_fifo_empty;

--YH1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7191
--operation mode is normal

YH1L55 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L52) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[11] # !YH1_internal_fifo_empty;


--EC1L42 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7021
--operation mode is normal

EC1L42 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[27] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[11]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[27] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[27]
WG3_q[27]_clock_0 = clk;
WG3_q[27]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[27]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[27] = MEMORY_SEGMENT(, , WG3_q[27]_clock_0, , , , , , , WG3_q[27]_write_address, WG3_q[27]_read_address);


--EC1L43 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7022
--operation mode is normal

EC1L43 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[27] # !EC1_selecto_1_1 & (WG3_q[11]));


--WG2_q[27] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[27]
WG2_q[27]_clock_0 = clk;
WG2_q[27]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[27]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[27] = MEMORY_SEGMENT(, , WG2_q[27]_clock_0, , , , , , , WG2_q[27]_write_address, WG2_q[27]_read_address);


--EC1L44 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7023
--operation mode is normal

EC1L44 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[27] # !EC1_selecto_1_1 & (WG2_q[11]));


--EC1L14 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[11]~7024
--operation mode is normal

EC1L14 = EC1L42 & (EC1L43 # EC1L44 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[11]~7159
--operation mode is normal

YH1L54 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[11] # !EC1L14) & CASCADE(YH1L55);


--YH1_fifo_reg_0[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[9]
--operation mode is normal

YH1_fifo_reg_0[9]_lut_out = EC1L12 & (FC1_incoming_ext_ram_bus_data[9] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[9] = DFFE(YH1_fifo_reg_0[9]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[9]
--operation mode is normal

YH1_fifo_reg_1[9]_lut_out = EC1L12 & (FC1_incoming_ext_ram_bus_data[9] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[9] = DFFE(YH1_fifo_reg_1[9]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[9] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[9]
--operation mode is normal

YH1_fifo_reg_2[9]_lut_out = EC1L12 & (FC1_incoming_ext_ram_bus_data[9] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[9] = DFFE(YH1_fifo_reg_2[9]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7128
--operation mode is normal

YH1L44 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[9] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[9]);


--YH1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7129
--operation mode is normal

YH1L45 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L44) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[9] # !YH1_internal_fifo_empty;

--YH1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7192
--operation mode is normal

YH1L47 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L44) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[9] # !YH1_internal_fifo_empty;


--EC1L45 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7025
--operation mode is normal

EC1L45 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[25] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[9]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[25] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[25]
WG3_q[25]_clock_0 = clk;
WG3_q[25]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[25]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[25] = MEMORY_SEGMENT(, , WG3_q[25]_clock_0, , , , , , , WG3_q[25]_write_address, WG3_q[25]_read_address);


--WG3_q[9] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[9]
WG3_q[9]_clock_0 = clk;
WG3_q[9]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[9]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[9] = MEMORY_SEGMENT(, , WG3_q[9]_clock_0, , , , , , , WG3_q[9]_write_address, WG3_q[9]_read_address);


--EC1L46 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7026
--operation mode is normal

EC1L46 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[25] # !EC1_selecto_1_1 & (WG3_q[9]));


--WG2_q[25] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[25]
WG2_q[25]_clock_0 = clk;
WG2_q[25]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[25]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[25] = MEMORY_SEGMENT(, , WG2_q[25]_clock_0, , , , , , , WG2_q[25]_write_address, WG2_q[25]_read_address);


--WG2_q[9] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[9]
WG2_q[9]_clock_0 = clk;
WG2_q[9]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[9]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[9] = MEMORY_SEGMENT(, , WG2_q[9]_clock_0, , , , , , , WG2_q[9]_write_address, WG2_q[9]_read_address);


--EC1L47 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7027
--operation mode is normal

EC1L47 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[25] # !EC1_selecto_1_1 & (WG2_q[9]));


--EC1L12 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[9]~7028
--operation mode is normal

EC1L12 = EC1L45 & (EC1L46 # EC1L47 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[9]~7160
--operation mode is normal

YH1L46 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[9] # !EC1L12) & CASCADE(YH1L47);


--YH1_fifo_reg_0[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[8]
--operation mode is normal

YH1_fifo_reg_0[8]_lut_out = EC1L11 & (FC1_incoming_ext_ram_bus_data[8] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[8] = DFFE(YH1_fifo_reg_0[8]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[8]
--operation mode is normal

YH1_fifo_reg_1[8]_lut_out = EC1L11 & (FC1_incoming_ext_ram_bus_data[8] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[8] = DFFE(YH1_fifo_reg_1[8]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[8] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[8]
--operation mode is normal

YH1_fifo_reg_2[8]_lut_out = EC1L11 & (FC1_incoming_ext_ram_bus_data[8] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[8] = DFFE(YH1_fifo_reg_2[8]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7131
--operation mode is normal

YH1L40 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[8] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[8]);


--YH1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7132
--operation mode is normal

YH1L41 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L40) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[8] # !YH1_internal_fifo_empty;

--YH1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7193
--operation mode is normal

YH1L43 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L40) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[8] # !YH1_internal_fifo_empty;


--EC1L48 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7029
--operation mode is normal

EC1L48 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[24] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[8]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[24] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[24]
WG3_q[24]_clock_0 = clk;
WG3_q[24]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[24]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[24] = MEMORY_SEGMENT(, , WG3_q[24]_clock_0, , , , , , , WG3_q[24]_write_address, WG3_q[24]_read_address);


--WG3_q[8] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[8]
WG3_q[8]_clock_0 = clk;
WG3_q[8]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[8]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[8] = MEMORY_SEGMENT(, , WG3_q[8]_clock_0, , , , , , , WG3_q[8]_write_address, WG3_q[8]_read_address);


--EC1L49 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7030
--operation mode is normal

EC1L49 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[24] # !EC1_selecto_1_1 & (WG3_q[8]));


--WG2_q[24] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[24]
WG2_q[24]_clock_0 = clk;
WG2_q[24]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[24]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[24] = MEMORY_SEGMENT(, , WG2_q[24]_clock_0, , , , , , , WG2_q[24]_write_address, WG2_q[24]_read_address);


--WG2_q[8] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[8]
WG2_q[8]_clock_0 = clk;
WG2_q[8]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[8]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[8] = MEMORY_SEGMENT(, , WG2_q[8]_clock_0, , , , , , , WG2_q[8]_write_address, WG2_q[8]_read_address);


--EC1L50 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7031
--operation mode is normal

EC1L50 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[24] # !EC1_selecto_1_1 & (WG2_q[8]));


--EC1L11 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[8]~7032
--operation mode is normal

EC1L11 = EC1L48 & (EC1L49 # EC1L50 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[8]~7161
--operation mode is normal

YH1L42 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[8] # !EC1L11) & CASCADE(YH1L43);


--YH1_fifo_reg_0[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[7]
--operation mode is normal

YH1_fifo_reg_0[7]_lut_out = EC1L10 & (FC1_incoming_ext_ram_bus_data[7] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[7] = DFFE(YH1_fifo_reg_0[7]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[7]
--operation mode is normal

YH1_fifo_reg_1[7]_lut_out = EC1L10 & (FC1_incoming_ext_ram_bus_data[7] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[7] = DFFE(YH1_fifo_reg_1[7]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[7] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[7]
--operation mode is normal

YH1_fifo_reg_2[7]_lut_out = EC1L10 & (FC1_incoming_ext_ram_bus_data[7] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[7] = DFFE(YH1_fifo_reg_2[7]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L36 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7134
--operation mode is normal

YH1L36 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[7] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[7]);


--YH1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7135
--operation mode is normal

YH1L37 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L36) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[7] # !YH1_internal_fifo_empty;

--YH1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7194
--operation mode is normal

YH1L39 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L36) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[7] # !YH1_internal_fifo_empty;


--EC1L51 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7033
--operation mode is normal

EC1L51 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[23] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[7]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[23] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[23]
WG3_q[23]_clock_0 = clk;
WG3_q[23]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[23]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[23] = MEMORY_SEGMENT(, , WG3_q[23]_clock_0, , , , , , , WG3_q[23]_write_address, WG3_q[23]_read_address);


--WG3_q[7] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[7]
WG3_q[7]_clock_0 = clk;
WG3_q[7]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[7]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[7] = MEMORY_SEGMENT(, , WG3_q[7]_clock_0, , , , , , , WG3_q[7]_write_address, WG3_q[7]_read_address);


--EC1L52 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7034
--operation mode is normal

EC1L52 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[23] # !EC1_selecto_1_1 & (WG3_q[7]));


--WG2_q[23] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[23]
WG2_q[23]_clock_0 = clk;
WG2_q[23]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[23]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[23] = MEMORY_SEGMENT(, , WG2_q[23]_clock_0, , , , , , , WG2_q[23]_write_address, WG2_q[23]_read_address);


--WG2_q[7] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[7]
WG2_q[7]_clock_0 = clk;
WG2_q[7]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[7]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[7] = MEMORY_SEGMENT(, , WG2_q[7]_clock_0, , , , , , , WG2_q[7]_write_address, WG2_q[7]_read_address);


--EC1L53 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7035
--operation mode is normal

EC1L53 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[23] # !EC1_selecto_1_1 & (WG2_q[7]));


--EC1L10 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[7]~7036
--operation mode is normal

EC1L10 = EC1L51 & (EC1L52 # EC1L53 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[7]~7162
--operation mode is normal

YH1L38 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[7] # !EC1L10) & CASCADE(YH1L39);


--DH1_instruction_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[1]
--operation mode is normal

DH1_instruction_2[1]_lut_out = DH1_instruction_1[1];
DH1_instruction_2[1] = DFFE(DH1_instruction_2[1]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[4]
--operation mode is normal

DH1_instruction_2[4]_lut_out = DH1_instruction_1[4];
DH1_instruction_2[4] = DFFE(DH1_instruction_2[4]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[3]
--operation mode is normal

DH1_instruction_2[3]_lut_out = DH1_instruction_1[3];
DH1_instruction_2[3] = DFFE(DH1_instruction_2[3]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[2]
--operation mode is normal

DH1_instruction_2[2]_lut_out = DH1_instruction_1[2];
DH1_instruction_2[2] = DFFE(DH1_instruction_2[2]_lut_out, clk, K1_data_out, , JH1L8);


--DH1_instruction_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|instruction_2[0]
--operation mode is normal

DH1_instruction_2[0]_lut_out = DH1_instruction_1[0];
DH1_instruction_2[0] = DFFE(DH1_instruction_2[0]_lut_out, clk, K1_data_out, , JH1L8);


--QH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_dest_local~807
--operation mode is normal

QH1L24 = LH1L84 & (TH1L29 & (!TH1L30) # !TH1L29 & TH1L28 & TH1L30);


--QH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_reg_index_calculator:the_enet_nios_reg_index_calculator|p1_dest_local~808
--operation mode is normal

QH1L25 = LH1L81 # QH1L24 # !LH1L9;


--TJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~484
--operation mode is normal

TJ1L2 = !SJ1_alu_result[4] & !SJ1_alu_result[5] & !SJ1_alu_result[15] & !SJ1_alu_result[14];

--TJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~500
--operation mode is normal

TJ1L10 = !SJ1_alu_result[4] & !SJ1_alu_result[5] & !SJ1_alu_result[15] & !SJ1_alu_result[14];


--TJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~492
--operation mode is normal

TJ1L6 = (!SJ1_alu_result[1] & !SJ1_alu_result[3] & !SJ1_alu_result[0] & !SJ1_alu_result[2]) & CASCADE(TJ1L10);


--TJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~486
--operation mode is normal

TJ1L3 = !SJ1_alu_result[9] & !SJ1_alu_result[8] & !SJ1_alu_result[7] & !SJ1_alu_result[6];

--TJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~501
--operation mode is normal

TJ1L11 = !SJ1_alu_result[9] & !SJ1_alu_result[8] & !SJ1_alu_result[7] & !SJ1_alu_result[6];


--TJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~493
--operation mode is normal

TJ1L7 = (!SJ1_alu_result[13] & !SJ1_alu_result[12] & !SJ1_alu_result[11] & !SJ1_alu_result[10]) & CASCADE(TJ1L11);


--TJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~488
--operation mode is normal

TJ1L4 = !SJ1_alu_result[19] & !SJ1_alu_result[22] & !SJ1_alu_result[20] & !SJ1_alu_result[21];

--TJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~502
--operation mode is normal

TJ1L12 = !SJ1_alu_result[19] & !SJ1_alu_result[22] & !SJ1_alu_result[20] & !SJ1_alu_result[21];


--TJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~494
--operation mode is normal

TJ1L8 = (!KJ1L41 & !SJ1_alu_result[16] & !SJ1_alu_result[17] & !SJ1_alu_result[18]) & CASCADE(TJ1L12);


--TJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~490
--operation mode is normal

TJ1L5 = !KJ1L40 & !KJ1L35 & !KJ1L34 & !SJ1_alu_result[23];

--TJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~503
--operation mode is normal

TJ1L13 = !KJ1L40 & !KJ1L35 & !KJ1L34 & !SJ1_alu_result[23];


--TJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|enet_nios_aluzerocheck:the_enet_nios_aluzerocheck|Z_result~495
--operation mode is normal

TJ1L9 = (!KJ1L39 & !KJ1L37 & !KJ1L38 & !KJ1L36) & CASCADE(TJ1L13);


--SJ1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~300
--operation mode is normal

SJ1L1 = !DH1_instruction_3[0] & !DH1_instruction_3[1] & !DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~301
--operation mode is normal

SJ1L2 = !DH1_instruction_3[0] & !DH1_instruction_3[1] & DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~302
--operation mode is normal

SJ1L3 = !DH1_instruction_3[0] & DH1_instruction_3[1] & !DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L43 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1090
--operation mode is normal

SJ1L43 = FJ1L57 & (SJ1L1 # SJ1L2 # SJ1L3);


--SJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~303
--operation mode is normal

SJ1L4 = !DH1_instruction_3[0] & DH1_instruction_3[1] & DH1_instruction_3[2] & !DH1_instruction_3[3];


--FJ1_N_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_stored
--operation mode is normal

FJ1_N_stored_lut_out = FJ1L15 & FJ1L34 # !FJ1L15 & (FJ1L37);
FJ1_N_stored = DFFE(FJ1_N_stored_lut_out, clk, K1_data_out, , FJ1_Z_deferred_we);


--FJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N~40
--operation mode is normal

FJ1L37 = FJ1_N_stored_is_stale & (RJ32_regout $ MJ32_regout) # !FJ1_N_stored_is_stale & FJ1_N_stored;


--SJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~18
--operation mode is normal

SJ1L42 = FJ1L53 $ FJ1L37;


--SJ1L5 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~304
--operation mode is normal

SJ1L5 = DH1_instruction_3[0] & DH1_instruction_3[1] & DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L44 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1091
--operation mode is normal

SJ1L44 = SJ1L42 & (SJ1L1 # SJ1L5) # !SJ1L42 & SJ1L4;


--FJ1_C_stored is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_stored
--operation mode is normal

FJ1_C_stored_lut_out = FJ1L15 & FJ1L12 # !FJ1L15 & (FJ1L16);
FJ1_C_stored = DFFE(FJ1_C_stored_lut_out, clk, K1_data_out, , FJ1_C_deferred_we);


--GH1_d1_c_is_borrow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|d1_c_is_borrow
--operation mode is normal

GH1_d1_c_is_borrow_lut_out = LH1_p3_c_is_borrow;
GH1_d1_c_is_borrow = DFFE(GH1_d1_c_is_borrow_lut_out, clk, K1_data_out, , JH1L8);


--NJ1_regout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4CEF:carryout_reg|regout
--operation mode is normal

NJ1_regout_lut_out = MJ32_cout;
NJ1_regout_sload_eqn = (JJ1L1 & ~GND) # (!JJ1L1 & NJ1_regout_lut_out);
NJ1_regout_reg_input = NJ1_regout_sload_eqn & !GH1L6;
NJ1_regout = DFFE(NJ1_regout_reg_input, clk, K1_data_out, , JH1L8);


--FJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C~63
--operation mode is normal

FJ1L16 = FJ1_V_stored_is_stale & (GH1_d1_c_is_borrow $ NJ1_regout) # !FJ1_V_stored_is_stale & FJ1_C_stored;


--SJ1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~305
--operation mode is normal

SJ1L6 = !DH1_instruction_3[0] & !DH1_instruction_3[1] & !DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L45 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1092
--operation mode is normal

SJ1L45 = FJ1L16 & (SJ1L2 # SJ1L6);


--SJ1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~306
--operation mode is normal

SJ1L7 = !DH1_instruction_3[0] & !DH1_instruction_3[1] & DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L46 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1093
--operation mode is normal

SJ1L46 = SJ1L45 # FJ1L37 & SJ1L7;


--SJ1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~307
--operation mode is normal

SJ1L8 = !DH1_instruction_3[0] & DH1_instruction_3[1] & !DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~308
--operation mode is normal

SJ1L9 = DH1_instruction_3[0] & DH1_instruction_3[1] & !DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L47 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1094
--operation mode is normal

SJ1L47 = SJ1L46 # FJ1L53 & SJ1L8 # !FJ1L53 & (SJ1L9);


--SJ1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~309
--operation mode is normal

SJ1L10 = DH1_instruction_3[0] & !DH1_instruction_3[1] & DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~310
--operation mode is normal

SJ1L11 = DH1_instruction_3[0] & !DH1_instruction_3[1] & !DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L48 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1095
--operation mode is normal

SJ1L48 = SJ1L10 & (SJ1L11 & !FJ1L16 # !FJ1L37) # !SJ1L10 & SJ1L11 & (!FJ1L16);


--SJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1096
--operation mode is normal

SJ1L49 = !SJ1L43 & !SJ1L44 & !SJ1L47 & !SJ1L48;

--SJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1101
--operation mode is normal

SJ1L52 = !SJ1L43 & !SJ1L44 & !SJ1L47 & !SJ1L48;


--SJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~311
--operation mode is normal

SJ1L12 = DH1_instruction_3[0] & !DH1_instruction_3[1] & !DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~312
--operation mode is normal

SJ1L13 = DH1_instruction_3[0] & DH1_instruction_3[1] & !DH1_instruction_3[2] & !DH1_instruction_3[3];


--SJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|Equal~313
--operation mode is normal

SJ1L14 = DH1_instruction_3[0] & !DH1_instruction_3[1] & DH1_instruction_3[2] & DH1_instruction_3[3];


--SJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1097
--operation mode is normal

SJ1L50 = SJ1L13 # SJ1L14 & (!FJ1L16);


--SJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|enet_nios_skip_unit:the_enet_nios_skip_unit|skip_result_based_on_flags~1099
--operation mode is normal

SJ1L51 = (FJ1L57 # !SJ1L50 & (SJ1L42 # !SJ1L12)) & CASCADE(SJ1L52);


--XB1_status_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|status_wr_strobe
--operation mode is normal

XB1_status_wr_strobe = XB1_wr_strobe & VJ1_dc_address[3] & !VJ1_dc_address[2] & !VJ1_dc_address[4];


--XB1_data_rd_strobe is dual_processor:inst|dac_spi:the_dac_spi|data_rd_strobe
--operation mode is normal

XB1_data_rd_strobe_lut_out = T1L2 & YB1L1 & JH1_dc_read & !XB1_rd_strobe;
XB1_data_rd_strobe = DFFE(XB1_data_rd_strobe_lut_out, clk, K1_data_out, , );


--LK1L53 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|status_wr_strobe~11
--operation mode is normal

LK1L53 = LK1L12 & VJ1_dc_address[3] & !VJ1_dc_address[2] & !VJ1_dc_address[4];


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out = MK1_do_start_rx # MK1L59 & MK1_sync_rxd # !MK1L59 & (MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]);
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out, clk, K1_data_out, , );


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out, clk, K1_data_out, , MK1L70);


--MK1L43 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~61
--operation mode is normal

MK1L43 = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out, clk, K1_data_out, , MK1L70);


--MK1L44 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~62
--operation mode is normal

MK1L44 = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out, clk, K1_data_out, , MK1L70);


--MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]
--operation mode is normal

MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # MK1_do_start_rx;
MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFE(MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out, clk, K1_data_out, , MK1L70);


--MK1L45 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|reduce_or~63
--operation mode is normal

MK1L45 = MK1L43 # MK1L44 # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];


--MK1_delayed_unxrx_in_processxx3 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|delayed_unxrx_in_processxx3
--operation mode is normal

MK1_delayed_unxrx_in_processxx3_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];
MK1_delayed_unxrx_in_processxx3 = DFFE(MK1_delayed_unxrx_in_processxx3_lut_out, clk, K1_data_out, , );


--MK1_got_new_char is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|got_new_char
--operation mode is normal

MK1_got_new_char = MK1_delayed_unxrx_in_processxx3 & (!MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);


--MK1L41 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|framing_error~94
--operation mode is normal

MK1L41 = MK1_framing_error # MK1L45 & MK1_got_new_char & !MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9];


--MK1L47 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_char_ready~54
--operation mode is normal

MK1L47 = WD1_d1_reasons_to_wait # !T1L2 # !JH1_dc_read # !WD1L3;


--GK1L52 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|status_wr_strobe~11
--operation mode is normal

GK1L52 = JH1_dc_write & UD1L1 & XD1L5;


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out = HK1_do_start_rx # HK1L56 & HK1_sync_rxd # !HK1L56 & (HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]);
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]_lut_out, clk, K1_data_out, , );


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]_lut_out, clk, K1_data_out, , HK1L67);


--HK1L40 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~61
--operation mode is normal

HK1L40 = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]_lut_out, clk, K1_data_out, , HK1L67);


--HK1L41 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~62
--operation mode is normal

HK1L41 = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]_lut_out, clk, K1_data_out, , HK1L67);


--HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]
--operation mode is normal

HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # HK1_do_start_rx;
HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1] = DFFE(HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]_lut_out, clk, K1_data_out, , HK1L67);


--HK1L42 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|reduce_or~63
--operation mode is normal

HK1L42 = HK1L40 # HK1L41 # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2] # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];


--HK1_delayed_unxrx_in_processxx3 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxrx_in_processxx3
--operation mode is normal

HK1_delayed_unxrx_in_processxx3_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0];
HK1_delayed_unxrx_in_processxx3 = DFFE(HK1_delayed_unxrx_in_processxx3_lut_out, clk, K1_data_out, , );


--HK1_got_new_char is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char
--operation mode is normal

HK1_got_new_char = HK1_delayed_unxrx_in_processxx3 & (!HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]);


--HK1L38 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|framing_error~94
--operation mode is normal

HK1L38 = HK1_framing_error # HK1L42 & HK1_got_new_char & !HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9];


--HK1L44 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_char_ready~52
--operation mode is normal

HK1L44 = UD1_d1_reasons_to_wait # !T1L2 # !JH1_dc_read # !UD1L1;


--F1L1780Q is position_velocity_interface_unit:inst18|bounceback_int~reg0
--operation mode is normal

F1L1780Q_lut_out = F1L62 & F1L1780Q # !F1L62 & (F1L144 # F1L1780Q & !F1L64);
F1L1780Q = DFFE(F1L1780Q_lut_out, clk, !SC1_data_out[0], , );


--GC1_irq_mask[5] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[5]
--operation mode is normal

GC1_irq_mask[5]_lut_out = ZJ1_op_a[5];
GC1_irq_mask[5] = DFFE(GC1_irq_mask[5]_lut_out, clk, K1_data_out, , GC1L2);


--GC1_edge_capture[5] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[5]
--operation mode is normal

GC1_edge_capture[5]_lut_out = !GC1L25 & (GC1_edge_capture[5] # GC1_d1_data_in[5] $ GC1_d2_data_in[5]);
GC1_edge_capture[5] = DFFE(GC1_edge_capture[5]_lut_out, clk, K1_data_out, , );


--GC1L34 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~73
--operation mode is normal

GC1L34 = (GC1_irq_mask[5] & !GC1_edge_capture[5] & (!GC1_edge_capture[2] # !GC1_irq_mask[2]) # !GC1_irq_mask[5] & (!GC1_edge_capture[2] # !GC1_irq_mask[2])) & CASCADE(GC1L37);


--F1L1851Q is position_velocity_interface_unit:inst18|pb_int~reg0
--operation mode is normal

F1L1851Q_lut_out = F1L62 # F1L1851Q & (F1L144 # !F1L64);
F1L1851Q = DFFE(F1L1851Q_lut_out, clk, !SC1_data_out[0], , );


--VB1_irq_mask[7] is dual_processor:inst|control_int:the_control_int|irq_mask[7]
--operation mode is normal

VB1_irq_mask[7]_lut_out = ZJ1_op_a[7];
VB1_irq_mask[7] = DFFE(VB1_irq_mask[7]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[7] is dual_processor:inst|control_int:the_control_int|edge_capture[7]
--operation mode is normal

VB1_edge_capture[7]_lut_out = !VB1L32 & (VB1_edge_capture[7] # VB1_d1_data_in[7] & !VB1_d2_data_in[7]);
VB1_edge_capture[7] = DFFE(VB1_edge_capture[7]_lut_out, clk, K1_data_out, , );


--VB1L45 is dual_processor:inst|control_int:the_control_int|irq~91
--operation mode is normal

VB1L45 = VB1_irq_mask[2] & !VB1_edge_capture[2] & (!VB1_edge_capture[7] # !VB1_irq_mask[7]) # !VB1_irq_mask[2] & (!VB1_edge_capture[7] # !VB1_irq_mask[7]);

--VB1L49 is dual_processor:inst|control_int:the_control_int|irq~99
--operation mode is normal

VB1L49 = VB1_irq_mask[2] & !VB1_edge_capture[2] & (!VB1_edge_capture[7] # !VB1_irq_mask[7]) # !VB1_irq_mask[2] & (!VB1_edge_capture[7] # !VB1_irq_mask[7]);


--VB1_irq_mask[8] is dual_processor:inst|control_int:the_control_int|irq_mask[8]
--operation mode is normal

VB1_irq_mask[8]_lut_out = ZJ1_op_a[8];
VB1_irq_mask[8] = DFFE(VB1_irq_mask[8]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[8] is dual_processor:inst|control_int:the_control_int|edge_capture[8]
--operation mode is normal

VB1_edge_capture[8]_lut_out = !VB1L32 & (VB1_edge_capture[8] # VB1_d1_data_in[8] & !VB1_d2_data_in[8]);
VB1_edge_capture[8] = DFFE(VB1_edge_capture[8]_lut_out, clk, K1_data_out, , );


--VB1_irq_mask[6] is dual_processor:inst|control_int:the_control_int|irq_mask[6]
--operation mode is normal

VB1_irq_mask[6]_lut_out = ZJ1_op_a[6];
VB1_irq_mask[6] = DFFE(VB1_irq_mask[6]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[6] is dual_processor:inst|control_int:the_control_int|edge_capture[6]
--operation mode is normal

VB1_edge_capture[6]_lut_out = !VB1L32 & (VB1_edge_capture[6] # VB1_d1_data_in[6] & !VB1_d2_data_in[6]);
VB1_edge_capture[6] = DFFE(VB1_edge_capture[6]_lut_out, clk, K1_data_out, , );


--VB1L47 is dual_processor:inst|control_int:the_control_int|irq~95
--operation mode is normal

VB1L47 = (VB1_irq_mask[8] & !VB1_edge_capture[8] & (!VB1_edge_capture[6] # !VB1_irq_mask[6]) # !VB1_irq_mask[8] & (!VB1_edge_capture[6] # !VB1_irq_mask[6])) & CASCADE(VB1L49);


--VB1_irq_mask[4] is dual_processor:inst|control_int:the_control_int|irq_mask[4]
--operation mode is normal

VB1_irq_mask[4]_lut_out = ZJ1_op_a[4];
VB1_irq_mask[4] = DFFE(VB1_irq_mask[4]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[4] is dual_processor:inst|control_int:the_control_int|edge_capture[4]
--operation mode is normal

VB1_edge_capture[4]_lut_out = !VB1L32 & (VB1_edge_capture[4] # VB1_d1_data_in[4] & !VB1_d2_data_in[4]);
VB1_edge_capture[4] = DFFE(VB1_edge_capture[4]_lut_out, clk, K1_data_out, , );


--VB1L46 is dual_processor:inst|control_int:the_control_int|irq~93
--operation mode is normal

VB1L46 = VB1_irq_mask[3] & !VB1_edge_capture[3] & (!VB1_edge_capture[4] # !VB1_irq_mask[4]) # !VB1_irq_mask[3] & (!VB1_edge_capture[4] # !VB1_irq_mask[4]);

--VB1L50 is dual_processor:inst|control_int:the_control_int|irq~100
--operation mode is normal

VB1L50 = VB1_irq_mask[3] & !VB1_edge_capture[3] & (!VB1_edge_capture[4] # !VB1_irq_mask[4]) # !VB1_irq_mask[3] & (!VB1_edge_capture[4] # !VB1_irq_mask[4]);


--VB1_irq_mask[5] is dual_processor:inst|control_int:the_control_int|irq_mask[5]
--operation mode is normal

VB1_irq_mask[5]_lut_out = ZJ1_op_a[5];
VB1_irq_mask[5] = DFFE(VB1_irq_mask[5]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[5] is dual_processor:inst|control_int:the_control_int|edge_capture[5]
--operation mode is normal

VB1_edge_capture[5]_lut_out = !VB1L32 & (VB1_edge_capture[5] # VB1_d1_data_in[5] & !VB1_d2_data_in[5]);
VB1_edge_capture[5] = DFFE(VB1_edge_capture[5]_lut_out, clk, K1_data_out, , );


--VB1_irq_mask[0] is dual_processor:inst|control_int:the_control_int|irq_mask[0]
--operation mode is normal

VB1_irq_mask[0]_lut_out = ZJ1_op_a[0];
VB1_irq_mask[0] = DFFE(VB1_irq_mask[0]_lut_out, clk, K1_data_out, , VB1L1);


--VB1_edge_capture[0] is dual_processor:inst|control_int:the_control_int|edge_capture[0]
--operation mode is normal

VB1_edge_capture[0]_lut_out = !VB1L32 & (VB1_edge_capture[0] # VB1_d1_data_in[0] & !VB1_d2_data_in[0]);
VB1_edge_capture[0] = DFFE(VB1_edge_capture[0]_lut_out, clk, K1_data_out, , );


--VB1L48 is dual_processor:inst|control_int:the_control_int|irq~96
--operation mode is normal

VB1L48 = (VB1_irq_mask[5] & !VB1_edge_capture[5] & (!VB1_edge_capture[0] # !VB1_irq_mask[0]) # !VB1_irq_mask[5] & (!VB1_edge_capture[0] # !VB1_irq_mask[0])) & CASCADE(VB1L50);


--MH1L6 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~85
--operation mode is arithmetic

MH1L6 = MH1_d1_irqnumber[2] & !FJ1_IPRI_out_pre_mask[2] & !MH1L9 # !MH1_d1_irqnumber[2] & (!MH1L9 # !FJ1_IPRI_out_pre_mask[2]);

--MH1L7 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~87
--operation mode is arithmetic

MH1L7 = CARRY(MH1_d1_irqnumber[2] & !FJ1_IPRI_out_pre_mask[2] & !MH1L9 # !MH1_d1_irqnumber[2] & (!MH1L9 # !FJ1_IPRI_out_pre_mask[2]));


--XB1_shift_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[9]
--operation mode is normal

XB1_shift_reg[9]_lut_out = XB1L175 & XB1_shift_reg[8] # !XB1L175 & (XB1L181);
XB1_shift_reg[9] = DFFE(XB1_shift_reg[9]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[10]
--operation mode is normal

XB1_tx_holding_reg[10]_lut_out = ZJ1_op_a[10];
XB1_tx_holding_reg[10] = DFFE(XB1_tx_holding_reg[10]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L180 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3995
--operation mode is normal

XB1L180 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[10] # !XB1_transmitting & (XB1_tx_holding_reg[10])) # !XB1_tx_holding_primed & XB1_shift_reg[10];


--FL23_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL23_aeb_out = FL24_aeb_out & (FL7_aeb_out & FL8_aeb_out);


--CL1_sload_path[9] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9]
--operation mode is counter

CL1_sload_path[9]_lut_out = CL1_sload_path[9] $ (CL1L19);
CL1_sload_path[9]_reg_input = !CL1_pre_sclr & CL1_sload_path[9]_lut_out;
CL1_sload_path[9] = DFFE(CL1_sload_path[9]_reg_input, clk, , , );

--CL1L21 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT
--operation mode is counter

CL1L21 = CARRY(!CL1L19 # !CL1_sload_path[9]);


--DJ1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10644
--operation mode is normal

DJ1L13 = HJ1L14 & (!KJ1_true_regA[30]) # !HJ1L14 & !KJ1_true_regA[2] # !HJ1L13;

--DJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10764
--operation mode is normal

DJ1L15 = HJ1L14 & (!KJ1_true_regA[30]) # !HJ1L14 & !KJ1_true_regA[2] # !HJ1L13;


--DJ1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[4]~10700
--operation mode is normal

DJ1L14 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[0]) # !HJ1L14 & !KJ1_true_regA[4]) & CASCADE(DJ1L15);


--DJ1L37 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10646
--operation mode is normal

DJ1L37 = HJ1L14 & (!KJ1_true_regA[6]) # !HJ1L14 & !KJ1_true_regA[10] # !HJ1L13;

--DJ1L39 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10765
--operation mode is normal

DJ1L39 = HJ1L14 & (!KJ1_true_regA[6]) # !HJ1L14 & !KJ1_true_regA[10] # !HJ1L13;


--DJ1L38 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[12]~10701
--operation mode is normal

DJ1L38 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[8]) # !HJ1L14 & !KJ1_true_regA[12]) & CASCADE(DJ1L39);


--QJ58L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F57|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ58L3 = (CJ1_sel_notb & !LJ1_true_regB[28] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[28] # !LH1_p3_sel_memword)) & CASCADE(PJ29_cascout);

--QJ58_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F57|cascout
--operation mode is normal

QJ58_cascout = (CJ1_sel_notb & !LJ1_true_regB[28] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[28] # !LH1_p3_sel_memword)) & CASCADE(PJ29_cascout);


--BK25_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F24|the_apex20k_lcell
--operation mode is normal

BK25_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[28] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L38 # !AK1_sel_alu_result);

--BK25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F24|cascout
--operation mode is normal

BK25_cascout = AK1_sel_raw_reg_b & ME15_q[28] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L38 # !AK1_sel_alu_result);


--E1_VELOCITY[4] is simple_pvu:inst13|VELOCITY[4]
--operation mode is normal

E1_VELOCITY[4]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L590;
E1_VELOCITY[4] = DFFE(E1_VELOCITY[4]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[4] is simple_pvu:inst13|VELOCITY_COUNT[4]
--operation mode is arithmetic

E1_VELOCITY_COUNT[4]_lut_out = E1_VELOCITY_COUNT[4] $ !E1L499;
E1_VELOCITY_COUNT[4] = DFFE(E1_VELOCITY_COUNT[4]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L502 is simple_pvu:inst13|VELOCITY_COUNT[4]~1814
--operation mode is arithmetic

E1L502 = CARRY(E1_VELOCITY_COUNT[4] & !E1L499);


--E1L957 is simple_pvu:inst13|data_output[31]~7721
--operation mode is normal

E1L957 = VJ1_dc_address[4] & (E1L955 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L175);


--E1L1053 is simple_pvu:inst13|data_output[31]~7801
--operation mode is normal

E1L1053 = (VJ1_dc_address[4] & (VJ1_dc_address[5] & !VJ1_dc_address[2] & !VJ1_dc_address[3] # !VJ1_dc_address[5] & (VJ1_dc_address[2] $ VJ1_dc_address[3])) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & VJ1_dc_address[2] & VJ1_dc_address[3] # !VJ1_dc_address[5] & !VJ1_dc_address[2] & !VJ1_dc_address[3])) & CASCADE(E1L890);


--VC1_period_h_register[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[4]
--operation mode is normal

VC1_period_h_register[4]_lut_out = ZJ1_op_a[4];
VC1_period_h_register[4] = DFFE(VC1_period_h_register[4]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[4]
--operation mode is normal

VC1_period_l_register[4]_lut_out = !ZJ1_op_a[4];
VC1_period_l_register[4] = DFFE(VC1_period_l_register[4]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VB1L55 is dual_processor:inst|control_int:the_control_int|read_mux_out[4]~315
--operation mode is normal

VB1L55 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[4] # !VJ1_dc_address[2] & (VB1_irq_mask[4]));


--TB1_data_out[3] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[3]
--operation mode is normal

TB1_data_out[3]_lut_out = ZJ1_op_a[3];
TB1_data_out[3] = DFFE(TB1_data_out[3]_lut_out, clk, K1_data_out, , TB1L4);


--GC1_edge_capture[4] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[4]
--operation mode is normal

GC1_edge_capture[4]_lut_out = !GC1L25 & (GC1_edge_capture[4] # GC1_d1_data_in[4] $ GC1_d2_data_in[4]);
GC1_edge_capture[4] = DFFE(GC1_edge_capture[4]_lut_out, clk, K1_data_out, , );


--GC1_irq_mask[4] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[4]
--operation mode is normal

GC1_irq_mask[4]_lut_out = ZJ1_op_a[4];
GC1_irq_mask[4] = DFFE(GC1_irq_mask[4]_lut_out, clk, K1_data_out, , GC1L2);


--GC1L42 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[4]~212
--operation mode is normal

GC1L42 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[4] # !VJ1_dc_address[2] & (GC1_irq_mask[4]));


--UK8_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls5_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK8_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[4];
UK8_dffs[0] = DFFE(UK8_dffs[0]_lut_out, clk, , , );


--FJ1_control_register_result[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[4]
--operation mode is normal

FJ1_control_register_result[4] = FJ1L17 & (FJ1_CWP_out_pre_mask[0] # FJ1L18 & FJ1_saved_status[4]) # !FJ1L17 & FJ1L18 & FJ1_saved_status[4];


--HE20_sout_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

HE20_sout_node[2]_lut_out = HE14L9 $ HE11_cs_buffer[0] $ HE20L12;
HE20_sout_node[2] = DFFE(HE20_sout_node[2]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~131
--operation mode is arithmetic

HE20L10 = CARRY(HE14L9 & !HE11_cs_buffer[0] & !HE20L12 # !HE14L9 & (!HE20L12 # !HE11_cs_buffer[0]));


--N1L9 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9615
--operation mode is arithmetic

N1L9 = N1_negate $ N1_q[4] $ !N1L4;

--N1L10 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9617
--operation mode is arithmetic

N1L10 = CARRY(!N1L4 & (N1_negate $ N1_q[4]));


--CC1_enet_nios_custom_instruction_master_result[4] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[4]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[4] = CC1L4 & (HE20_sout_node[2] # N1L9 & !CC1L46) # !CC1L4 & (N1L9 & !CC1L46);


--MF1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3892
--operation mode is normal

MF1L1 = RF1L2 & (!TF1L22) # !RF1L2 & !TF1L30 # !RF1L1;

--MF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3960
--operation mode is normal

MF1L3 = RF1L2 & (!TF1L22) # !RF1L2 & !TF1L30 # !RF1L1;


--MF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[0]~3928
--operation mode is normal

MF1L2 = (RF1L1 # RF1L2 & (!TF1L26) # !RF1L2 & !TF1L2) & CASCADE(MF1L3);


--MF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3894
--operation mode is normal

MF1L25 = RF1L2 & (!TF1L6) # !RF1L2 & !TF1L14 # !RF1L1;

--MF1L27 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3961
--operation mode is normal

MF1L27 = RF1L2 & (!TF1L6) # !RF1L2 & !TF1L14 # !RF1L1;


--MF1L26 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[8]~3929
--operation mode is normal

MF1L26 = (RF1L1 # RF1L2 & (!TF1L10) # !RF1L2 & !TF1L18) & CASCADE(MF1L27);


--ME13_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME13_q[0]_data_in = EB1L44;
ME13_q[0]_write_enable = EB1L37;
ME13_q[0]_clock_0 = clk;
ME13_q[0]_clock_1 = clk;
ME13_q[0]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[0]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[0] = MEMORY_SEGMENT(ME13_q[0]_data_in, ME13_q[0]_write_enable, ME13_q[0]_clock_0, ME13_q[0]_clock_1, , , , , VCC, ME13_q[0]_write_address, ME13_q[0]_read_address);


--V1L65 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~112
--operation mode is normal

V1L65 = DG1_dc_address[1] & ME11_q[0] # !DG1_dc_address[1] & (ME13_q[0]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L1 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2427
--operation mode is normal

V1L1 = WG1_q[0] & (ME2_q[0] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[0] & !CB1L5 & (ME2_q[0] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L2 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2428
--operation mode is normal

V1L2 = V1L65 & V1L1 & (ME7_q[0] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L4 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2529
--operation mode is normal

V1L4 = V1L65 & V1L1 & (ME7_q[0] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[0] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[0]
--operation mode is normal

FB1_data_to_cpu[0]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[0] # !FB1L32 & (FB1L106));
FB1_data_to_cpu[0] = DFFE(FB1_data_to_cpu[0]_lut_out, clk, K1_data_out, , );


--V1L3 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[0]~2497
--operation mode is normal

V1L3 = (ME9_q[0] & (FB1_data_to_cpu[0] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[0] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[0] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L4);


--ME5_q[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[1]
ME5_q[1]_data_in = ~GND;
ME5_q[1]_clock_1 = clk;
ME5_q[1]_clock_enable_1 = CF1L1;
ME5_q[1]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[1]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[1] = MEMORY_SEGMENT(ME5_q[1]_data_in, GND, GND, ME5_q[1]_clock_1, , , , ME5_q[1]_clock_enable_1, VCC, ME5_q[1]_write_address, ME5_q[1]_read_address);


--PF1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[6]~390
--operation mode is normal

PF1L43 = PF1L14 & (LG7_regout # !PF1_CWP_out_pre_mask[2] & !LG8_regout);


--BF1_next_instruction_address[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[4]
--operation mode is counter

BF1_next_instruction_address[4]_lut_out = BF1_next_instruction_address[4] $ (!BF1L29);
BF1_next_instruction_address[4]_sload_eqn = (BF1L48 & EF1L30) # (!BF1L48 & BF1_next_instruction_address[4]_lut_out);
BF1_next_instruction_address[4] = DFFE(BF1_next_instruction_address[4]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L31 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[4]~125
--operation mode is counter

BF1L31 = CARRY(BF1_next_instruction_address[4] & (!BF1L29));


--PF1_control_register_result[4] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[4]
--operation mode is normal

PF1_control_register_result[4] = PF1_CWP_out_pre_mask[0] & PF1L13;


--BF1_next_instruction_address[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[5]
--operation mode is counter

BF1_next_instruction_address[5]_lut_out = BF1_next_instruction_address[5] $ (BF1L31);
BF1_next_instruction_address[5]_sload_eqn = (BF1L48 & EF1L31) # (!BF1L48 & BF1_next_instruction_address[5]_lut_out);
BF1_next_instruction_address[5] = DFFE(BF1_next_instruction_address[5]_sload_eqn, clk, K1_data_out, , BF1L47);

--BF1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_receive:the_ad_nios_instruction_receive|next_instruction_address[5]~128
--operation mode is counter

BF1L33 = CARRY(!BF1L31 # !BF1_next_instruction_address[5]);


--PF1_control_register_result[5] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|control_register_result[5]
--operation mode is normal

PF1_control_register_result[5] = PF1L13 & (!PF1_CWP_out_pre_mask[1]);


--CG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1229
--operation mode is normal

CG1L13 = !NE1_instruction_1[5] & NE1_instruction_1[7] & NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L74 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[14]~1345
--operation mode is normal

SE1L74 = VE1_p1_do_normal_offset & (SE1_K[10] # VE1_p1_op_b_from_2Ei5 & CG1L13) # !VE1_p1_do_normal_offset & VE1_p1_op_b_from_2Ei5 & CG1L13;


--CB1L44 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~676
--operation mode is normal

CB1L44 = CB1L36 & (CB1_ad_rom_s1_arb_share_counter[0] $ !CB1_ad_rom_s1_arb_share_counter[1]) # !CB1L36 & (!CB1L41);


--CB1L27 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[0]~570
--operation mode is normal

CB1L27 = CB1L36 & (CB1_ad_rom_s1_arb_share_counter[0] $ !CB1L50) # !CB1L36 & (CB1L41);


--CB1L45 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~677
--operation mode is normal

CB1L45 = CB1L42 # CB1L36 & CB1_ad_rom_s1_arb_share_counter[2] # !CB1L36 & (!CB1L41);


--EF1L22 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~227
--operation mode is arithmetic

EF1L22 = BF1_next_instruction_address[5] $ NE1_instruction_1[5] $ EF1L25;

--EF1L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~229
--operation mode is arithmetic

EF1L23 = CARRY(BF1_next_instruction_address[5] & !NE1_instruction_1[5] & !EF1L25 # !BF1_next_instruction_address[5] & (!EF1L25 # !NE1_instruction_1[5]));


--HG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[5]~492
--operation mode is normal

HG1L6 = UE1_a_matches_dest2 & (ZF6_regout $ VF6_regout) # !UE1_a_matches_dest2 & ME3_q[5];


--FF5_combout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_4|combout
--operation mode is normal

FF5_combout = WE1_do_jump & HG1L5 # !WE1_do_jump & (EF1L24);

--FF5_regout is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|ad_nios_hidden_lcell_46FC:target_address_4|regout
--operation mode is normal

FF5_regout = DFFE(FF5_combout, clk, K1_data_out, , DF1_nonsequential_pc);


--EF1L30 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|target_address[4]~1703
--operation mode is normal

EF1L30 = DF1L4 & FF5_regout # !DF1L4 & (FF5_combout);


--V1L66 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~113
--operation mode is normal

V1L66 = DG1_dc_address[1] & ME11_q[1] # !DG1_dc_address[1] & (ME13_q[1]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L5 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2454
--operation mode is normal

V1L5 = WG1_q[1] & (ME2_q[1] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[1] & !CB1L5 & (ME2_q[1] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L6 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2455
--operation mode is normal

V1L6 = V1L66 & V1L5 & (ME7_q[1] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L8 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2530
--operation mode is normal

V1L8 = V1L66 & V1L5 & (ME7_q[1] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[1] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[1]
--operation mode is normal

FB1_data_to_cpu[1]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[1] # !FB1L32 & (FB1L108));
FB1_data_to_cpu[1] = DFFE(FB1_data_to_cpu[1]_lut_out, clk, K1_data_out, , );


--V1L7 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[1]~2498
--operation mode is normal

V1L7 = (ME9_q[1] & (FB1_data_to_cpu[1] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[1] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[1] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L8);


--PF1_Z_deferred_we is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|Z_deferred_we
--operation mode is normal

PF1_Z_deferred_we = PF1L11 # PF1_N_stored_is_stale & (TE1L6);


--VE1_p3_N_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_N_update
--operation mode is normal

VE1_p3_N_update_lut_out = VE1_p2_N_update;
VE1_p3_N_update = DFFE(VE1_p3_N_update_lut_out, clk, K1_data_out, , TE1L6);


--ME13_q[2] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2]
ME13_q[2]_data_in = EB1L46;
ME13_q[2]_write_enable = EB1L37;
ME13_q[2]_clock_0 = clk;
ME13_q[2]_clock_1 = clk;
ME13_q[2]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[2]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[2] = MEMORY_SEGMENT(ME13_q[2]_data_in, ME13_q[2]_write_enable, ME13_q[2]_clock_0, ME13_q[2]_clock_1, , , , , VCC, ME13_q[2]_write_address, ME13_q[2]_read_address);


--V1L67 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~114
--operation mode is normal

V1L67 = DG1_dc_address[1] & ME11_q[2] # !DG1_dc_address[1] & (ME13_q[2]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L9 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2457
--operation mode is normal

V1L9 = WG1_q[2] & (ME2_q[2] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[2] & !CB1L5 & (ME2_q[2] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L10 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2458
--operation mode is normal

V1L10 = V1L67 & V1L9 & (ME7_q[2] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L12 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2531
--operation mode is normal

V1L12 = V1L67 & V1L9 & (ME7_q[2] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[2] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[2]
--operation mode is normal

FB1_data_to_cpu[2]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[2] # !FB1L32 & (FB1L109));
FB1_data_to_cpu[2] = DFFE(FB1_data_to_cpu[2]_lut_out, clk, K1_data_out, , );


--V1L11 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[2]~2499
--operation mode is normal

V1L11 = (ME9_q[2] & (FB1_data_to_cpu[2] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[2] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[2] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L12);


--MF1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3908
--operation mode is normal

MF1L10 = RF1L1 # RF1L2 & (!TF1L32) # !RF1L2 & !TF1L8;

--MF1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3962
--operation mode is normal

MF1L12 = RF1L1 # RF1L2 & (!TF1L32) # !RF1L2 & !TF1L8;


--MF1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[3]~3930
--operation mode is normal

MF1L11 = (RF1L2 & (!TF1L28) # !RF1L2 & !TF1L4 # !RF1L1) & CASCADE(MF1L12);


--MF1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3910
--operation mode is normal

MF1L34 = RF1L1 # RF1L2 & (!TF1L16) # !RF1L2 & !TF1L24;

--MF1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3963
--operation mode is normal

MF1L36 = RF1L1 # RF1L2 & (!TF1L16) # !RF1L2 & !TF1L24;


--MF1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[11]~3931
--operation mode is normal

MF1L35 = (RF1L2 & (!TF1L12) # !RF1L2 & !TF1L20 # !RF1L1) & CASCADE(MF1L36);


--ME13_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME13_q[3]_data_in = EB1L47;
ME13_q[3]_write_enable = EB1L37;
ME13_q[3]_clock_0 = clk;
ME13_q[3]_clock_1 = clk;
ME13_q[3]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[3]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[3] = MEMORY_SEGMENT(ME13_q[3]_data_in, ME13_q[3]_write_enable, ME13_q[3]_clock_0, ME13_q[3]_clock_1, , , , , VCC, ME13_q[3]_write_address, ME13_q[3]_read_address);


--V1L68 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~115
--operation mode is normal

V1L68 = DG1_dc_address[1] & ME11_q[3] # !DG1_dc_address[1] & (ME13_q[3]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L13 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2460
--operation mode is normal

V1L13 = WG1_q[3] & (ME2_q[3] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[3] & !CB1L5 & (ME2_q[3] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L14 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2461
--operation mode is normal

V1L14 = V1L68 & V1L13 & (ME7_q[3] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L16 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2532
--operation mode is normal

V1L16 = V1L68 & V1L13 & (ME7_q[3] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[3] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[3]
--operation mode is normal

FB1_data_to_cpu[3]_lut_out = FB1L34 & FB1_ROE # !FB1L34 & (FB1L112);
FB1_data_to_cpu[3] = DFFE(FB1_data_to_cpu[3]_lut_out, clk, K1_data_out, , );


--V1L15 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[3]~2500
--operation mode is normal

V1L15 = (ME9_q[3] & (FB1_data_to_cpu[3] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[3] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[3] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L16);


--CL4_sload_path[3] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is arithmetic

CL4_sload_path[3]_lut_out = CL4_sload_path[3] $ CL4L7;
CL4_sload_path[3] = DFFE(CL4_sload_path[3]_lut_out, clk, !SC1_data_out[0], , );

--CL4L9 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is arithmetic

CL4L9 = CARRY(CL4_sload_path[3] # !CL4L7);


--G1_inst22 is lvdt_interface:inst61|inst22
--operation mode is normal

G1_inst22_lut_out = !G1_inst22 & G1_inst21;
G1_inst22 = DFFE(G1_inst22_lut_out, clk, , , );


--WG4_q[4] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[4]
WG4_q[4]_clock_0 = clk;
WG4_q[4]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[4]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[4] = MEMORY_SEGMENT(, , WG4_q[4]_clock_0, , , , , , , WG4_q[4]_write_address, WG4_q[4]_read_address);


--UK1_dffs[3] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[3]
--operation mode is normal

UK1_dffs[3]_lut_out = WG4_q[3];
UK1_dffs[3] = DFFE(UK1_dffs[3]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--CL5_counter_cell[2] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[2]
--operation mode is counter

CL5_counter_cell[2]_lut_out = CL5_counter_cell[2] $ !CL5L6;
CL5_counter_cell[2]_sload_eqn = (CL4L14 & UK1L9) # (!CL4L14 & CL5_counter_cell[2]_lut_out);
CL5_counter_cell[2] = DFFE(CL5_counter_cell[2]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5L9 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

CL5L9 = CARRY(!CL5_counter_cell[2] & !CL5L6);


--DJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10651
--operation mode is normal

DJ1L16 = HJ1L14 & (!KJ1_true_regA[31]) # !HJ1L14 & !KJ1_true_regA[3] # !HJ1L13;

--DJ1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10766
--operation mode is normal

DJ1L18 = HJ1L14 & (!KJ1_true_regA[31]) # !HJ1L14 & !KJ1_true_regA[3] # !HJ1L13;


--DJ1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[5]~10702
--operation mode is normal

DJ1L17 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[1]) # !HJ1L14 & !KJ1_true_regA[5]) & CASCADE(DJ1L18);


--DJ1L40 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10653
--operation mode is normal

DJ1L40 = HJ1L14 & (!KJ1_true_regA[7]) # !HJ1L14 & !KJ1_true_regA[11] # !HJ1L13;

--DJ1L42 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10767
--operation mode is normal

DJ1L42 = HJ1L14 & (!KJ1_true_regA[7]) # !HJ1L14 & !KJ1_true_regA[11] # !HJ1L13;


--DJ1L41 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[13]~10703
--operation mode is normal

DJ1L41 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[9]) # !HJ1L14 & !KJ1_true_regA[13]) & CASCADE(DJ1L42);


--QJ60L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F59|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ60L3 = (CJ1_sel_notb & !LJ1_true_regB[29] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[29] # !LH1_p3_sel_memword)) & CASCADE(PJ30_cascout);

--QJ60_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F59|cascout
--operation mode is normal

QJ60_cascout = (CJ1_sel_notb & !LJ1_true_regB[29] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[29] # !LH1_p3_sel_memword)) & CASCADE(PJ30_cascout);


--BK27_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F26|the_apex20k_lcell
--operation mode is normal

BK27_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[29] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L39 # !AK1_sel_alu_result);

--BK27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F26|cascout
--operation mode is normal

BK27_cascout = AK1_sel_raw_reg_b & ME15_q[29] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (KJ1L39 # !AK1_sel_alu_result);


--E1L959 is simple_pvu:inst13|data_output[31]~7726
--operation mode is normal

E1L959 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[5];


--E1_VELOCITY_COUNT[5] is simple_pvu:inst13|VELOCITY_COUNT[5]
--operation mode is arithmetic

E1_VELOCITY_COUNT[5]_lut_out = E1_VELOCITY_COUNT[5] $ E1L502;
E1_VELOCITY_COUNT[5] = DFFE(E1_VELOCITY_COUNT[5]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L505 is simple_pvu:inst13|VELOCITY_COUNT[5]~1817
--operation mode is arithmetic

E1L505 = CARRY(!E1L502 # !E1_VELOCITY_COUNT[5]);


--E1L961 is simple_pvu:inst13|data_output[31]~7727
--operation mode is normal

E1L961 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & E1_VELOCITY[5] # !VJ1_dc_address[5] & (E1L181));


--VC1_period_h_register[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[5]
--operation mode is normal

VC1_period_h_register[5]_lut_out = ZJ1_op_a[5];
VC1_period_h_register[5] = DFFE(VC1_period_h_register[5]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[5]
--operation mode is normal

VC1_period_l_register[5]_lut_out = !ZJ1_op_a[5];
VC1_period_l_register[5] = DFFE(VC1_period_l_register[5]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VB1L56 is dual_processor:inst|control_int:the_control_int|read_mux_out[5]~316
--operation mode is normal

VB1L56 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[5] # !VJ1_dc_address[2] & (VB1_irq_mask[5]));


--UK3_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:gp_pos_latch_inst2|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK3_dffs[0]_lut_out = TK2_matchout_node[0];
UK3_dffs[0] = DFFE(UK3_dffs[0]_lut_out, clk, , , F1_GP_CAM2_LATCH_ENBL);


--GC1L43 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[5]~213
--operation mode is normal

GC1L43 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[5] # !VJ1_dc_address[2] & (GC1_irq_mask[5]));


--UK9_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls6_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK9_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[5];
UK9_dffs[0] = DFFE(UK9_dffs[0]_lut_out, clk, , , );


--FJ1_control_register_result[5] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[5]
--operation mode is normal

FJ1_control_register_result[5] = FJ1L18 & (FJ1_saved_status[5] # FJ1L17 & !FJ1_CWP_out_pre_mask[1]) # !FJ1L18 & (FJ1L17 & !FJ1_CWP_out_pre_mask[1]);


--HE20_sout_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

HE20_sout_node[3]_lut_out = HE14L11 $ HE11L5 $ !HE20L10;
HE20_sout_node[3] = DFFE(HE20_sout_node[3]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[3]~134
--operation mode is arithmetic

HE20L15 = CARRY(HE14L11 & (HE11L5 # !HE20L10) # !HE14L11 & HE11L5 & !HE20L10);


--N1L11 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9619
--operation mode is arithmetic

N1L11 = N1_negate $ N1_q[5] $ N1L10;

--N1L12 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9621
--operation mode is arithmetic

N1L12 = CARRY(N1_negate $ !N1_q[5] # !N1L10);


--CC1_enet_nios_custom_instruction_master_result[5] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[5]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[5] = CC1L4 & (HE20_sout_node[3] # N1L11 & !CC1L46) # !CC1L4 & (N1L11 & !CC1L46);


--QJ48L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F47|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ48L3 = (CJ1_sel_notb & !LJ1_true_regB[23] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[23] # !LH1_p3_sel_memword)) & CASCADE(PJ24_cascout);

--QJ48_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F47|cascout
--operation mode is normal

QJ48_cascout = (CJ1_sel_notb & !LJ1_true_regB[23] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[23] # !LH1_p3_sel_memword)) & CASCADE(PJ24_cascout);


--BK15_the_apex20k_lcell is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F14|the_apex20k_lcell
--operation mode is normal

BK15_the_apex20k_lcell = AK1_sel_raw_reg_b & ME15_q[23] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[23] # !AK1_sel_alu_result);

--BK15_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_op_fetch:the_enet_nios_op_fetch|enet_nios_op_b_mux:the_enet_nios_op_b_mux|enet_nios_hidden_lcell_12F0:the_enet_nios_hidden_lcell_12F14|cascout
--operation mode is normal

BK15_cascout = AK1_sel_raw_reg_b & ME15_q[23] & (!AK1_sel_alu_result) # !AK1_sel_raw_reg_b & (SJ1_alu_result[23] # !AK1_sel_alu_result);


--FJ1_control_register_result[15] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[15]
--operation mode is normal

FJ1_control_register_result[15] = FJ1_IE_out_pre_mask & (FJ1L17 # FJ1_saved_status[15] & FJ1L18) # !FJ1_IE_out_pre_mask & FJ1_saved_status[15] & FJ1L18;


--HE26L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1070
--operation mode is arithmetic

HE26L1 = HE23L17 $ EE2_single_input_node[1] $ HE26L4;

--HE26L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1072
--operation mode is arithmetic

HE26L2 = CARRY(HE23L17 & !EE2_single_input_node[1] & !HE26L4 # !HE23L17 & (!HE26L4 # !EE2_single_input_node[1]));


--N1L13 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9623
--operation mode is arithmetic

N1L13 = N1_negate $ N1_q[15] $ N1L16;

--N1L14 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9625
--operation mode is arithmetic

N1L14 = CARRY(N1_negate $ !N1_q[15] # !N1L16);


--CC1_enet_nios_custom_instruction_master_result[15] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[15]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[15] = CC1L4 & (HE26L1 # N1L13 & !CC1L46) # !CC1L4 & (N1L13 & !CC1L46);


--QJ62L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F61|the_apex20k_lcell~COMBOUT
--operation mode is normal

QJ62L3 = (CJ1_sel_notb & !LJ1_true_regB[30] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[30] # !LH1_p3_sel_memword)) & CASCADE(PJ31_cascout);

--QJ62_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_30F0:the_enet_nios_hidden_lcell_30F61|cascout
--operation mode is normal

QJ62_cascout = (CJ1_sel_notb & !LJ1_true_regB[30] & (!LH1_p3_sel_memword) # !CJ1_sel_notb & (DC1_enet_nios_data_master_readdata[30] # !LH1_p3_sel_memword)) & CASCADE(PJ31_cascout);


--FJ1_control_register_result[14] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[14]
--operation mode is normal

FJ1_control_register_result[14] = FJ1L18 & (FJ1_saved_status[14] # FJ1L17 & !FJ1_IPRI_out_pre_mask[5]) # !FJ1L18 & (FJ1L17 & !FJ1_IPRI_out_pre_mask[5]);


--HE26L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1074
--operation mode is arithmetic

HE26L3 = HE23L19 $ EE2_single_input_node[0];

--HE26L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1076
--operation mode is arithmetic

HE26L4 = CARRY(HE23L19 & EE2_single_input_node[0]);


--N1L15 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9627
--operation mode is arithmetic

N1L15 = N1_negate $ N1_q[14] $ !N1L18;

--N1L16 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9629
--operation mode is arithmetic

N1L16 = CARRY(!N1L18 & (N1_negate $ N1_q[14]));


--CC1_enet_nios_custom_instruction_master_result[14] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[14]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[14] = CC1L4 & (HE26L3 # N1L15 & !CC1L46) # !CC1L4 & (N1L15 & !CC1L46);


--HE23L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~562
--operation mode is arithmetic

HE23L1 = HE20_sout_node[11] $ HE17_sout_node[3] $ HE23L4;

--HE23L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~564
--operation mode is arithmetic

HE23L2 = CARRY(HE20_sout_node[11] & !HE17_sout_node[3] & !HE23L4 # !HE20_sout_node[11] & (!HE23L4 # !HE17_sout_node[3]));


--N1L17 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9631
--operation mode is arithmetic

N1L17 = N1_negate $ N1_q[13] $ N1L20;

--N1L18 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9633
--operation mode is arithmetic

N1L18 = CARRY(N1_negate $ !N1_q[13] # !N1L20);


--CC1_enet_nios_custom_instruction_master_result[13] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[13]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[13] = CC1L4 & (HE23L1 # N1L17 & !CC1L46) # !CC1L4 & (N1L17 & !CC1L46);


--HE23L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~566
--operation mode is arithmetic

HE23L3 = HE20_sout_node[10] $ HE17_sout_node[2] $ !HE23L6;

--HE23L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~568
--operation mode is arithmetic

HE23L4 = CARRY(HE20_sout_node[10] & (HE17_sout_node[2] # !HE23L6) # !HE20_sout_node[10] & HE17_sout_node[2] & !HE23L6);


--N1L19 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9635
--operation mode is arithmetic

N1L19 = N1_negate $ N1_q[12] $ !N1L22;

--N1L20 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9637
--operation mode is arithmetic

N1L20 = CARRY(!N1L22 & (N1_negate $ N1_q[12]));


--CC1_enet_nios_custom_instruction_master_result[12] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[12]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[12] = CC1L4 & (HE23L3 # N1L19 & !CC1L46) # !CC1L4 & (N1L19 & !CC1L46);


--E1L983 is simple_pvu:inst13|data_output[31]~7744
--operation mode is normal

E1L983 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[11];


--E1_VELOCITY_COUNT[11] is simple_pvu:inst13|VELOCITY_COUNT[11]
--operation mode is arithmetic

E1_VELOCITY_COUNT[11]_lut_out = E1_VELOCITY_COUNT[11] $ E1L520;
E1_VELOCITY_COUNT[11] = DFFE(E1_VELOCITY_COUNT[11]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L523 is simple_pvu:inst13|VELOCITY_COUNT[11]~1835
--operation mode is arithmetic

E1L523 = CARRY(!E1L520 # !E1_VELOCITY_COUNT[11]);


--E1L985 is simple_pvu:inst13|data_output[31]~7745
--operation mode is normal

E1L985 = VJ1_dc_address[5] & (VJ1_dc_address[4] # E1_VELOCITY[11]) # !VJ1_dc_address[5] & E1L217 & !VJ1_dc_address[4];


--XB1_endofpacketvalue_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[11]
--operation mode is normal

XB1_endofpacketvalue_reg[11]_lut_out = ZJ1_op_a[11];
XB1_endofpacketvalue_reg[11] = DFFE(XB1_endofpacketvalue_reg[11]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[11]
--operation mode is normal

XB1_spi_slave_select_reg[11]_lut_out = XB1_spi_slave_select_holding_reg[11];
XB1_spi_slave_select_reg[11] = DFFE(XB1_spi_slave_select_reg[11]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[11]
--operation mode is normal

XB1_rx_holding_reg[11]_lut_out = XB1_shift_reg[11];
XB1_rx_holding_reg[11] = DFFE(XB1_rx_holding_reg[11]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L93 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[11]~5285
--operation mode is normal

XB1L93 = XD1L3 & XB1_spi_slave_select_reg[11] # !XD1L3 & (XB1_rx_holding_reg[11]);


--ME1_q[3] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME1_q[3]_data_in = T1L44;
ME1_q[3]_write_enable = T1L32;
ME1_q[3]_clock_0 = clk;
ME1_q[3]_clock_1 = clk;
ME1_q[3]_write_address = WR_ADDR(T1L4);
ME1_q[3]_read_address = RD_ADDR(T1L4);
ME1_q[3] = MEMORY_SEGMENT(ME1_q[3]_data_in, ME1_q[3]_write_enable, ME1_q[3]_clock_0, ME1_q[3]_clock_1, , , , , VCC, ME1_q[3]_write_address, ME1_q[3]_read_address);


--ME8_q[3] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME8_q[3]_data_in = AB1L53;
ME8_q[3]_write_enable = AB1L41;
ME8_q[3]_clock_0 = clk;
ME8_q[3]_clock_1 = clk;
ME8_q[3]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[3]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[3] = MEMORY_SEGMENT(ME8_q[3]_data_in, ME8_q[3]_write_enable, ME8_q[3]_clock_0, ME8_q[3]_clock_1, , , , , VCC, ME8_q[3]_write_address, ME8_q[3]_read_address);


--DC1L470 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[11]~7779
--operation mode is normal

DC1L470 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[3] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[11]);


--DC1L471 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[11]~7780
--operation mode is normal

DC1L471 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L470);


--F1L1782 is position_velocity_interface_unit:inst18|data_output[0]~2332
--operation mode is normal

F1L1782 = DD1_chipselect_to_the_pv_unit1 & !DD1L3 & !F1L486;


--F1L640 is position_velocity_interface_unit:inst18|Mux~3670
--operation mode is normal

F1L640 = VJ1_dc_address[5] & (F1L636 & (F1L638) # !F1L636 & F1L630) # !VJ1_dc_address[5] & (F1L636);


--XC1_period_h_register[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[11]
--operation mode is normal

XC1_period_h_register[11]_lut_out = ZJ1_op_a[11];
XC1_period_h_register[11] = DFFE(XC1_period_h_register[11]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_l_register[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[11]
--operation mode is normal

XC1_period_l_register[11]_lut_out = ZJ1_op_a[11];
XC1_period_l_register[11] = DFFE(XC1_period_l_register[11]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XD1L7 is dual_processor:inst|watchdog:the_watchdog|Equal~305
--operation mode is normal

XD1L7 = VJ1_dc_address[2] & (!VJ1_dc_address[3]);


--EB1L55 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[11]~449
--operation mode is normal

EB1L55 = EB1L30 & HG1_op_a[11] # !EB1L30 & (ZJ1_op_a[11]);


--EB1L38 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[1]~70
--operation mode is normal

EB1L38 = JH1_dc_byteenable[1] & JH1_dc_write & EB1L29 & !EB1L30;


--EB1L39 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[1]~71
--operation mode is normal

EB1L39 = EB1L38 # TE1_dc_byteenable[1] & EB1L36 & !DG1_dc_address[1];


--VC1_period_h_register[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[11]
--operation mode is normal

VC1_period_h_register[11]_lut_out = ZJ1_op_a[11];
VC1_period_h_register[11] = DFFE(VC1_period_h_register[11]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[11]
--operation mode is normal

VC1_period_l_register[11]_lut_out = ZJ1_op_a[11];
VC1_period_l_register[11] = DFFE(VC1_period_l_register[11]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--FJ1_control_register_result[11] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[11]
--operation mode is normal

FJ1_control_register_result[11] = FJ1L18 & (FJ1_saved_status[11] # FJ1L17 & !FJ1_IPRI_out_pre_mask[2]) # !FJ1L18 & (FJ1L17 & !FJ1_IPRI_out_pre_mask[2]);


--HE23L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~570
--operation mode is arithmetic

HE23L5 = HE20_sout_node[9] $ HE17_cs_buffer[1] $ HE23L8;

--HE23L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~572
--operation mode is arithmetic

HE23L6 = CARRY(HE20_sout_node[9] & !HE17_cs_buffer[1] & !HE23L8 # !HE20_sout_node[9] & (!HE23L8 # !HE17_cs_buffer[1]));


--N1L21 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9639
--operation mode is arithmetic

N1L21 = N1_negate $ N1_q[11] $ N1L24;

--N1L22 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9641
--operation mode is arithmetic

N1L22 = CARRY(N1_negate $ !N1_q[11] # !N1L24);


--CC1_enet_nios_custom_instruction_master_result[11] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[11]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[11] = CC1L4 & (HE23L5 # N1L21 & !CC1L46) # !CC1L4 & (N1L21 & !CC1L46);


--E1_VELOCITY[10] is simple_pvu:inst13|VELOCITY[10]
--operation mode is normal

E1_VELOCITY[10]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L596;
E1_VELOCITY[10] = DFFE(E1_VELOCITY[10]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[10] is simple_pvu:inst13|VELOCITY_COUNT[10]
--operation mode is arithmetic

E1_VELOCITY_COUNT[10]_lut_out = E1_VELOCITY_COUNT[10] $ !E1L517;
E1_VELOCITY_COUNT[10] = DFFE(E1_VELOCITY_COUNT[10]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L520 is simple_pvu:inst13|VELOCITY_COUNT[10]~1832
--operation mode is arithmetic

E1L520 = CARRY(E1_VELOCITY_COUNT[10] & !E1L517);


--E1L981 is simple_pvu:inst13|data_output[31]~7742
--operation mode is normal

E1L981 = VJ1_dc_address[4] & (VJ1_dc_address[5] # E1L979) # !VJ1_dc_address[4] & E1L211 & !VJ1_dc_address[5];


--XB1_endofpacketvalue_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[10]
--operation mode is normal

XB1_endofpacketvalue_reg[10]_lut_out = ZJ1_op_a[10];
XB1_endofpacketvalue_reg[10] = DFFE(XB1_endofpacketvalue_reg[10]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[10]
--operation mode is normal

XB1_spi_slave_select_reg[10]_lut_out = XB1_spi_slave_select_holding_reg[10];
XB1_spi_slave_select_reg[10] = DFFE(XB1_spi_slave_select_reg[10]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[10]
--operation mode is normal

XB1_rx_holding_reg[10]_lut_out = XB1_shift_reg[10];
XB1_rx_holding_reg[10] = DFFE(XB1_rx_holding_reg[10]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L90 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10]~5287
--operation mode is normal

XB1L90 = XD1L3 & XB1_spi_slave_select_reg[10] # !XD1L3 & (XB1_rx_holding_reg[10]);


--XB1L91 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[10]~5288
--operation mode is normal

XB1L91 = XD1L4 & XB1_endofpacketvalue_reg[10] # !XD1L4 & (XB1L90);


--DC1L468 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[10]~7782
--operation mode is normal

DC1L468 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[2] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[10]);


--DC1L469 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[10]~7783
--operation mode is normal

DC1L469 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L468);


--F1L626 is position_velocity_interface_unit:inst18|Mux~3663
--operation mode is normal

F1L626 = VJ1_dc_address[4] & (F1L622 & (F1L624) # !F1L622 & F1L614) # !VJ1_dc_address[4] & (F1L622);


--XC1_period_h_register[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[10]
--operation mode is normal

XC1_period_h_register[10]_lut_out = ZJ1_op_a[10];
XC1_period_h_register[10] = DFFE(XC1_period_h_register[10]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_l_register[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[10]
--operation mode is normal

XC1_period_l_register[10]_lut_out = ZJ1_op_a[10];
XC1_period_l_register[10] = DFFE(XC1_period_l_register[10]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--EB1L54 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[10]~450
--operation mode is normal

EB1L54 = EB1L30 & HG1_op_a[10] # !EB1L30 & (ZJ1_op_a[10]);


--VC1_period_h_register[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[10]
--operation mode is normal

VC1_period_h_register[10]_lut_out = ZJ1_op_a[10];
VC1_period_h_register[10] = DFFE(VC1_period_h_register[10]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[10]
--operation mode is normal

VC1_period_l_register[10]_lut_out = ZJ1_op_a[10];
VC1_period_l_register[10] = DFFE(VC1_period_l_register[10]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--FJ1_control_register_result[10] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[10]
--operation mode is normal

FJ1_control_register_result[10] = FJ1L18 & (FJ1_saved_status[10] # FJ1L17 & !FJ1_IPRI_out_pre_mask[1]) # !FJ1L18 & (FJ1L17 & !FJ1_IPRI_out_pre_mask[1]);


--HE23L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~574
--operation mode is arithmetic

HE23L7 = HE20_sout_node[8] $ HE17_sout_node[0] $ !HE23L10;

--HE23L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~576
--operation mode is arithmetic

HE23L8 = CARRY(HE20_sout_node[8] & (HE17_sout_node[0] # !HE23L10) # !HE20_sout_node[8] & HE17_sout_node[0] & !HE23L10);


--N1L23 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9643
--operation mode is arithmetic

N1L23 = N1_negate $ N1_q[10] $ !N1L26;

--N1L24 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9645
--operation mode is arithmetic

N1L24 = CARRY(!N1L26 & (N1_negate $ N1_q[10]));


--CC1_enet_nios_custom_instruction_master_result[10] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[10]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[10] = CC1L4 & (HE23L7 # N1L23 & !CC1L46) # !CC1L4 & (N1L23 & !CC1L46);


--E1L975 is simple_pvu:inst13|data_output[31]~7738
--operation mode is normal

E1L975 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[9];


--E1_VELOCITY_COUNT[9] is simple_pvu:inst13|VELOCITY_COUNT[9]
--operation mode is arithmetic

E1_VELOCITY_COUNT[9]_lut_out = E1_VELOCITY_COUNT[9] $ E1L514;
E1_VELOCITY_COUNT[9] = DFFE(E1_VELOCITY_COUNT[9]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L517 is simple_pvu:inst13|VELOCITY_COUNT[9]~1829
--operation mode is arithmetic

E1L517 = CARRY(!E1L514 # !E1_VELOCITY_COUNT[9]);


--E1L977 is simple_pvu:inst13|data_output[31]~7739
--operation mode is normal

E1L977 = VJ1_dc_address[5] & (E1_VELOCITY[9] # VJ1_dc_address[4]) # !VJ1_dc_address[5] & (!VJ1_dc_address[4] & E1L205);


--XB1_endofpacketvalue_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[9]
--operation mode is normal

XB1_endofpacketvalue_reg[9]_lut_out = ZJ1_op_a[9];
XB1_endofpacketvalue_reg[9] = DFFE(XB1_endofpacketvalue_reg[9]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[9]
--operation mode is normal

XB1_spi_slave_select_reg[9]_lut_out = XB1_spi_slave_select_holding_reg[9];
XB1_spi_slave_select_reg[9] = DFFE(XB1_spi_slave_select_reg[9]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[9]
--operation mode is normal

XB1_rx_holding_reg[9]_lut_out = XB1_shift_reg[9];
XB1_rx_holding_reg[9] = DFFE(XB1_rx_holding_reg[9]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L86 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5290
--operation mode is normal

XB1L86 = XD1L3 & XB1_spi_slave_select_reg[9] # !XD1L3 & (XB1_rx_holding_reg[9]);


--XB1L87 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5291
--operation mode is normal

XB1L87 = XD1L4 & XB1_endofpacketvalue_reg[9] # !XD1L4 & (XB1L86);


--XB1L88 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[9]~5292
--operation mode is normal

XB1L88 = XD1L1 & XB1_iEOP_reg # !XD1L1 & (XB1L87);


--VC1_period_h_register[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[9]
--operation mode is normal

VC1_period_h_register[9]_lut_out = ZJ1_op_a[9];
VC1_period_h_register[9] = DFFE(VC1_period_h_register[9]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[9]
--operation mode is normal

VC1_period_l_register[9]_lut_out = !ZJ1_op_a[9];
VC1_period_l_register[9] = DFFE(VC1_period_l_register[9]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--HE23L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~578
--operation mode is arithmetic

HE23L9 = HE20_sout_node[7] $ EE2_drop_bits_node[1][3] $ HE23L12;

--HE23L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~580
--operation mode is arithmetic

HE23L10 = CARRY(HE20_sout_node[7] & !EE2_drop_bits_node[1][3] & !HE23L12 # !HE20_sout_node[7] & (!HE23L12 # !EE2_drop_bits_node[1][3]));


--N1L25 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9647
--operation mode is arithmetic

N1L25 = N1_negate $ N1_q[9] $ N1L28;

--N1L26 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9649
--operation mode is arithmetic

N1L26 = CARRY(N1_negate $ !N1_q[9] # !N1L28);


--CC1_enet_nios_custom_instruction_master_result[9] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[9]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[9] = CC1L4 & (HE23L9 # N1L25 & !CC1L46) # !CC1L4 & (N1L25 & !CC1L46);


--VC1_period_h_register[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[8]
--operation mode is normal

VC1_period_h_register[8]_lut_out = ZJ1_op_a[8];
VC1_period_h_register[8] = DFFE(VC1_period_h_register[8]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[8]
--operation mode is normal

VC1_period_l_register[8]_lut_out = ZJ1_op_a[8];
VC1_period_l_register[8] = DFFE(VC1_period_l_register[8]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VB1L59 is dual_processor:inst|control_int:the_control_int|read_mux_out[8]~317
--operation mode is normal

VB1L59 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[8] # !VJ1_dc_address[2] & (VB1_irq_mask[8]));


--TB1_data_out[5] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[5]
--operation mode is normal

TB1_data_out[5]_lut_out = ZJ1_op_a[5];
TB1_data_out[5] = DFFE(TB1_data_out[5]_lut_out, clk, K1_data_out, , TB1L4);


--HE23L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~582
--operation mode is arithmetic

HE23L11 = HE20_sout_node[6] $ EE2_drop_bits_node[1][2] $ !HE23L14;

--HE23L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~584
--operation mode is arithmetic

HE23L12 = CARRY(HE20_sout_node[6] & (EE2_drop_bits_node[1][2] # !HE23L14) # !HE20_sout_node[6] & EE2_drop_bits_node[1][2] & !HE23L14);


--N1L27 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9651
--operation mode is arithmetic

N1L27 = N1_negate $ N1_q[8] $ !N1L30;

--N1L28 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9653
--operation mode is arithmetic

N1L28 = CARRY(!N1L30 & (N1_negate $ N1_q[8]));


--CC1_enet_nios_custom_instruction_master_result[8] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[8]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[8] = CC1L4 & (HE23L11 # N1L27 & !CC1L46) # !CC1L4 & (N1L27 & !CC1L46);


--VC1_period_h_register[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[7]
--operation mode is normal

VC1_period_h_register[7]_lut_out = ZJ1_op_a[7];
VC1_period_h_register[7] = DFFE(VC1_period_h_register[7]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[7]
--operation mode is normal

VC1_period_l_register[7]_lut_out = ZJ1_op_a[7];
VC1_period_l_register[7] = DFFE(VC1_period_l_register[7]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VB1L58 is dual_processor:inst|control_int:the_control_int|read_mux_out[7]~318
--operation mode is normal

VB1L58 = !VJ1_dc_address[2] & (VJ1_dc_address[3] & VB1_irq_mask[7] # !VJ1_dc_address[3] & (F1L1851Q));


--HE23L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~586
--operation mode is arithmetic

HE23L13 = HE20_sout_node[5] $ EE2_drop_bits_node[1][1] $ HE23L16;

--HE23L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~588
--operation mode is arithmetic

HE23L14 = CARRY(HE20_sout_node[5] & !EE2_drop_bits_node[1][1] & !HE23L16 # !HE20_sout_node[5] & (!HE23L16 # !EE2_drop_bits_node[1][1]));


--N1L29 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9655
--operation mode is arithmetic

N1L29 = N1_negate $ N1_q[7] $ N1L32;

--N1L30 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9657
--operation mode is arithmetic

N1L30 = CARRY(N1_negate $ !N1_q[7] # !N1L32);


--CC1_enet_nios_custom_instruction_master_result[7] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[7]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[7] = CC1L4 & (HE23L13 # N1L29 & !CC1L46) # !CC1L4 & (N1L29 & !CC1L46);


--VC1_period_h_register[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[6]
--operation mode is normal

VC1_period_h_register[6]_lut_out = ZJ1_op_a[6];
VC1_period_h_register[6] = DFFE(VC1_period_h_register[6]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_l_register[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[6]
--operation mode is normal

VC1_period_l_register[6]_lut_out = ZJ1_op_a[6];
VC1_period_l_register[6] = DFFE(VC1_period_l_register[6]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VB1L57 is dual_processor:inst|control_int:the_control_int|read_mux_out[6]~319
--operation mode is normal

VB1L57 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[6] # !VJ1_dc_address[2] & (VB1_irq_mask[6]));


--TB1_data_out[4] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[4]
--operation mode is normal

TB1_data_out[4]_lut_out = ZJ1_op_a[4];
TB1_data_out[4] = DFFE(TB1_data_out[4]_lut_out, clk, K1_data_out, , TB1L4);


--HE23L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~590
--operation mode is arithmetic

HE23L15 = HE20_sout_node[4] $ EE2_drop_bits_node[1][0];

--HE23L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~592
--operation mode is arithmetic

HE23L16 = CARRY(HE20_sout_node[4] & EE2_drop_bits_node[1][0]);


--N1L31 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9659
--operation mode is arithmetic

N1L31 = N1_negate $ N1_q[6] $ !N1L12;

--N1L32 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9661
--operation mode is arithmetic

N1L32 = CARRY(!N1L12 & (N1_negate $ N1_q[6]));


--CC1_enet_nios_custom_instruction_master_result[6] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[6]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[6] = CC1L4 & (HE23L15 # N1L31 & !CC1L46) # !CC1L4 & (N1L31 & !CC1L46);


--C1_OK_FOR_X4_PULSE is div_by_5:inst5|OK_FOR_X4_PULSE
--operation mode is normal

C1_OK_FOR_X4_PULSE_lut_out = C1_REQUEST_FOR_X4_PULSE;
C1_OK_FOR_X4_PULSE = DFFE(C1_OK_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--C1_REQUEST_FOR_X4_PULSE is div_by_5:inst5|REQUEST_FOR_X4_PULSE
--operation mode is normal

C1_REQUEST_FOR_X4_PULSE_lut_out = C1_TMPAA $ C1_TMPBB $ C1_AAA $ C1_BBB;
C1_REQUEST_FOR_X4_PULSE = DFFE(C1_REQUEST_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--C1L27 is div_by_5:inst5|Mux~105
--operation mode is normal

C1L27 = C1_TMPAA & !C1_AAA & (C1_TMPBB $ C1_BBB) # !C1_TMPAA & C1_AAA & (C1_TMPBB $ C1_BBB);


--C1L12 is div_by_5:inst5|DIVCNT[3]~1111
--operation mode is normal

C1L12 = C1L21 & C1_X4_INTERNAL & (C1_UP_DN_INTERNAL $ !C1_PREV_UD);


--C1_DIVCNT[0] is div_by_5:inst5|DIVCNT[0]
--operation mode is normal

C1_DIVCNT[0]_lut_out = C1L12 & (!C1_DIVCNT[0]);
C1_DIVCNT[0] = DFFE(C1_DIVCNT[0]_lut_out, clk, !SC1_data_out[0], , C1L14);


--C1_DIVCNT[1] is div_by_5:inst5|DIVCNT[1]
--operation mode is normal

C1_DIVCNT[1]_lut_out = C1L12 & (C1_DIVCNT[0] $ C1_DIVCNT[1]);
C1_DIVCNT[1] = DFFE(C1_DIVCNT[1]_lut_out, clk, !SC1_data_out[0], , C1L14);


--C1L4 is div_by_5:inst5|add~278
--operation mode is normal

C1L4 = C1_DIVCNT[0] & C1_DIVCNT[1];


--C1L13 is div_by_5:inst5|DIVCNT[3]~1113
--operation mode is normal

C1L13 = C1L21 # C1L18 & (C1_DIVCNT[3] $ C1L3);


--C1L14 is div_by_5:inst5|DIVCNT[3]~1114
--operation mode is normal

C1L14 = C1_X4_INTERNAL & (C1L13 # C1_UP_DN_INTERNAL $ C1_PREV_UD) # !C1_X4_INTERNAL & (C1_UP_DN_INTERNAL $ C1_PREV_UD);


--MB1L2 is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|always0~32
--operation mode is normal

MB1L2 = VJ1_dc_address[4] & WC1L1 & MB1L1 & !VJ1_dc_address[8];


--C2_UP_DN_INTERNAL is div_by_5:inst6|UP_DN_INTERNAL
--operation mode is normal

C2_UP_DN_INTERNAL_lut_out = C2L32 & (C2_UP_DN_INTERNAL) # !C2L32 & !C2L31;
C2_UP_DN_INTERNAL = DFFE(C2_UP_DN_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--C2_DIVIDED_X4 is div_by_5:inst6|DIVIDED_X4
--operation mode is normal

C2_DIVIDED_X4_lut_out = C2L22 & (C2_UP_DN_INTERNAL $ C2_PREV_UD # !C2L27) # !C2L22 & (C2_UP_DN_INTERNAL $ C2_PREV_UD);
C2_DIVIDED_X4 = DFFE(C2_DIVIDED_X4_lut_out, clk, , , !SC1_data_out[0]);


--F1L904 is position_velocity_interface_unit:inst18|Mux~3802
--operation mode is normal

F1L904 = VJ1_dc_address[5] & (F1L900 & (F1L902) # !F1L900 & F1L896) # !VJ1_dc_address[5] & (F1L900);


--T1L48 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[15]~128
--operation mode is normal

T1L48 = T1L24 & HG1_op_a[15] # !T1L24 & (DC1L40);


--T1L29 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[0]~117
--operation mode is normal

T1L29 = T1L24 & (TE1_dc_write # JH1_dc_write & T1L31);


--T1L32 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[1]~118
--operation mode is normal

T1L32 = T1L31 & (AB1L40 # TE1_dc_byteenable[1] & T1L29) # !T1L31 & TE1_dc_byteenable[1] & T1L29;


--T1L4 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_address~8
--operation mode is normal

T1L4 = T1L24 & DG1_dc_address[1] # !T1L24 & (DC1_enet_nios_data_master_dbs_address[1]);


--EB1L75 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[31]~451
--operation mode is normal

EB1L75 = EB1L30 & HG1_op_a[15] # !EB1L30 & (ZJ1_op_a[31]);


--EB1L42 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[3]~72
--operation mode is normal

EB1L42 = JH1_dc_byteenable[3] & JH1_dc_write & EB1L29 & !EB1L30;


--EB1L43 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[3]~73
--operation mode is normal

EB1L43 = EB1L42 # TE1_dc_byteenable[1] & DG1_dc_address[1] & EB1L36;


--AB1L57 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[15]~128
--operation mode is normal

AB1L57 = AB1L31 & HG1_op_a[15] # !AB1L31 & (DC1L40);


--AB1L37 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~162
--operation mode is normal

AB1L37 = AB1L31 & (TE1_dc_write # JH1_dc_write & AB1L39);


--AB1L41 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[1]~163
--operation mode is normal

AB1L41 = AB1L39 & (AB1L40 # TE1_dc_byteenable[1] & AB1L37) # !AB1L39 & TE1_dc_byteenable[1] & AB1L37;


--AB1L9 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[0]~40
--operation mode is normal

AB1L9 = AB1L31 & DG1_dc_address[1] # !AB1L31 & (DC1_enet_nios_data_master_dbs_address[1]);


--AB1L10 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[1]~41
--operation mode is normal

AB1L10 = AB1L31 & DG1_dc_address[2] # !AB1L31 & (VJ1_dc_address[2]);


--AB1L11 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[2]~42
--operation mode is normal

AB1L11 = AB1L31 & DG1_dc_address[3] # !AB1L31 & (VJ1_dc_address[3]);


--AB1L12 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[3]~43
--operation mode is normal

AB1L12 = AB1L31 & DG1_dc_address[4] # !AB1L31 & (VJ1_dc_address[4]);


--AB1L13 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_address[4]~44
--operation mode is normal

AB1L13 = AB1L31 & DG1_dc_address[5] # !AB1L31 & (VJ1_dc_address[5]);


--E1L1037 is simple_pvu:inst13|data_output[31]~7784
--operation mode is normal

E1L1037 = !VJ1_dc_address[4] & (!VJ1_dc_address[5]);


--E1L1051 is simple_pvu:inst13|data_output[31]~7798
--operation mode is normal

E1L1051 = VJ1_dc_address[5] & (VJ1_dc_address[4] & (E1_VELOCITY_COUNT[31]) # !VJ1_dc_address[4] & E1_VELOCITY[31]);


--E1L291 is simple_pvu:inst13|POSITION_COUNT[23]~4843
--operation mode is normal

E1L291 = E1_POSITION_PRELOAD[23] & (SC1_data_out[4] # SC1_data_out[0]);


--E1L293 is simple_pvu:inst13|POSITION_COUNT[23]~4844
--operation mode is normal

E1L293 = !SC1_data_out[4] & !SC1_data_out[0] & (E1L287Q $ E1L285);


--HE26L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1078
--operation mode is normal

HE26L5 = HE23L21 $ EE2_single_input_node[17] $ HE26L21;


--N1L33 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9663
--operation mode is normal

N1L33 = N1_negate $ N1_q[31] $ N1L50;


--CC1_enet_nios_custom_instruction_master_result[31] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[31]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[31] = CC1L4 & (HE26L5 # N1L33 & !CC1L46) # !CC1L4 & (N1L33 & !CC1L46);


--ME15_q[30] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[30]
ME15_q[30]_data_in = KJ1L40;
ME15_q[30]_write_enable = RH1L6;
ME15_q[30]_clock_0 = clk;
ME15_q[30]_clock_1 = clk;
ME15_q[30]_clock_enable_1 = JH1L8;
ME15_q[30]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[30]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[30] = MEMORY_SEGMENT(ME15_q[30]_data_in, ME15_q[30]_write_enable, ME15_q[30]_clock_0, ME15_q[30]_clock_1, , , , ME15_q[30]_clock_enable_1, VCC, ME15_q[30]_write_address, ME15_q[30]_read_address);


--DJ1L49 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10658
--operation mode is normal

DJ1L49 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[12]) # !HJ1L14 & !KJ1_true_regA[16];

--DJ1L51 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10768
--operation mode is normal

DJ1L51 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[12]) # !HJ1L14 & !KJ1_true_regA[16];


--DJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[16]~10704
--operation mode is normal

DJ1L50 = (HJ1L14 & (!KJ1_true_regA[10]) # !HJ1L14 & !KJ1_true_regA[14] # !HJ1L13) & CASCADE(DJ1L51);


--DJ1L52 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10660
--operation mode is normal

DJ1L52 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[13]) # !HJ1L14 & !KJ1_true_regA[17];

--DJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10769
--operation mode is normal

DJ1L54 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[13]) # !HJ1L14 & !KJ1_true_regA[17];


--DJ1L53 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[17]~10705
--operation mode is normal

DJ1L53 = (HJ1L14 & (!KJ1_true_regA[11]) # !HJ1L14 & !KJ1_true_regA[15] # !HJ1L13) & CASCADE(DJ1L54);


--DJ1L73 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10662
--operation mode is normal

DJ1L73 = HJ1L14 & (!KJ1_true_regA[18]) # !HJ1L14 & !KJ1_true_regA[22] # !HJ1L13;

--DJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10770
--operation mode is normal

DJ1L75 = HJ1L14 & (!KJ1_true_regA[18]) # !HJ1L14 & !KJ1_true_regA[22] # !HJ1L13;


--DJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[24]~10706
--operation mode is normal

DJ1L74 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[20]) # !HJ1L14 & !KJ1_true_regA[24]) & CASCADE(DJ1L75);


--DJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10664
--operation mode is normal

DJ1L76 = HJ1L14 & (!KJ1_true_regA[19]) # !HJ1L14 & !KJ1_true_regA[23] # !HJ1L13;

--DJ1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10771
--operation mode is normal

DJ1L78 = HJ1L14 & (!KJ1_true_regA[19]) # !HJ1L14 & !KJ1_true_regA[23] # !HJ1L13;


--DJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[25]~10707
--operation mode is normal

DJ1L77 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[21]) # !HJ1L14 & !KJ1_true_regA[25]) & CASCADE(DJ1L78);


--ME8_q[1] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME8_q[1]_data_in = AB1L51;
ME8_q[1]_write_enable = AB1L41;
ME8_q[1]_clock_0 = clk;
ME8_q[1]_clock_1 = clk;
ME8_q[1]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[1]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[1] = MEMORY_SEGMENT(ME8_q[1]_data_in, ME8_q[1]_write_enable, ME8_q[1]_clock_0, ME8_q[1]_clock_1, , , , , VCC, ME8_q[1]_write_address, ME8_q[1]_read_address);


--ME1_q[1] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME1_q[1]_data_in = T1L42;
ME1_q[1]_write_enable = T1L32;
ME1_q[1]_clock_0 = clk;
ME1_q[1]_clock_1 = clk;
ME1_q[1]_write_address = WR_ADDR(T1L4);
ME1_q[1]_read_address = RD_ADDR(T1L4);
ME1_q[1] = MEMORY_SEGMENT(ME1_q[1]_data_in, ME1_q[1]_write_enable, ME1_q[1]_clock_0, ME1_q[1]_clock_1, , , , , VCC, ME1_q[1]_write_address, ME1_q[1]_read_address);


--DC1L354 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~13548
--operation mode is normal

DC1L354 = ME8_q[1] & (ME1_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[1] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME10_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME10_q[1]_data_in = EB1L69;
ME10_q[1]_write_enable = EB1L43;
ME10_q[1]_clock_0 = clk;
ME10_q[1]_clock_1 = clk;
ME10_q[1]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[1]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[1] = MEMORY_SEGMENT(ME10_q[1]_data_in, ME10_q[1]_write_enable, ME10_q[1]_clock_0, ME10_q[1]_clock_1, , , , , VCC, ME10_q[1]_write_address, ME10_q[1]_read_address);


--DC1L355 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~13549
--operation mode is normal

DC1L355 = FC1_incoming_ext_ram_bus_data[25] & (ME10_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[25] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L356 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~13550
--operation mode is normal

DC1L356 = FC1_incoming_ext_ram_bus_data[9] & (ME6_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[9] & !FC1L88 & (ME6_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1834Q is position_velocity_interface_unit:inst18|data_output[25]~reg0
--operation mode is normal

F1L1834Q_lut_out = F1L1782 & (F1L832) # !F1L1782 & F1L1834Q;
F1L1834Q = DFFE(F1L1834Q_lut_out, clk, , , );


--DC1L357 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~13551
--operation mode is normal

DC1L357 = DC1L355 & DC1L356 & (F1L1834Q # !DD1_chipselect_to_the_pv_unit1);


--E1L941Q is simple_pvu:inst13|data_output[25]~reg0
--operation mode is normal

E1L941Q_lut_out = E1L1039 # E1L1037 & (E1L293 # E1L291);
E1L941Q = DFFE(E1L941Q_lut_out, clk, , , E1L1053);


--DC1L358 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]~13552
--operation mode is normal

DC1L358 = DC1L354 & DC1L357 & (E1L941Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L420 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13553
--operation mode is normal

DC1L420 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[25] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[25]);


--DC1_enet_nios_data_master_readdata[25] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[25]
--operation mode is normal

DC1_enet_nios_data_master_readdata[25] = DC1L345 & DC1L358 & (DC1L420 # !AC1L51);


--PJ26L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F25|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ26L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[25] # !LH1_p3_do_custom_instruction);

--PJ26_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F25|cascout
--operation mode is normal

PJ26_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[25] # !LH1_p3_do_custom_instruction);


--ME15_q[25] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[25]
ME15_q[25]_data_in = KJ1L35;
ME15_q[25]_write_enable = RH1L6;
ME15_q[25]_clock_0 = clk;
ME15_q[25]_clock_1 = clk;
ME15_q[25]_clock_enable_1 = JH1L8;
ME15_q[25]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[25]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[25] = MEMORY_SEGMENT(ME15_q[25]_data_in, ME15_q[25]_write_enable, ME15_q[25]_clock_0, ME15_q[25]_clock_1, , , , ME15_q[25]_clock_enable_1, VCC, ME15_q[25]_write_address, ME15_q[25]_read_address);


--VC1_readdata[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[1]
--operation mode is normal

VC1_readdata[1]_lut_out = !VC1L132;
VC1_readdata[1] = DFFE(VC1_readdata[1]_lut_out, clk, K1_data_out, , );


--GC1_readdata[1] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[1]
--operation mode is normal

GC1_readdata[1]_lut_out = GC1L39 # UK5_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[1] = DFFE(GC1_readdata[1]_lut_out, clk, K1_data_out, , );


--DC1L88 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13786
--operation mode is normal

DC1L88 = (VC1_readdata[1] & (GC1_readdata[1] # !HC1_enet_nios_data_master_requests_ls_int_input_s1) # !VC1_readdata[1] & !WC1_enet_nios_data_master_requests_o_scope_timer_s1 & (GC1_readdata[1] # !HC1_enet_nios_data_master_requests_ls_int_input_s1)) & CASCADE(DC1L93);


--T1L34 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[1]~129
--operation mode is normal

T1L34 = T1L24 & HG1_op_a[1] # !T1L24 & (DC1L26);


--T1L30 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writebyteenable[0]~119
--operation mode is normal

T1L30 = T1L31 & (AB1L36 # T1L29 & TE1_dc_byteenable[0]) # !T1L31 & T1L29 & TE1_dc_byteenable[0];


--AB1L43 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[1]~129
--operation mode is normal

AB1L43 = AB1L31 & HG1_op_a[1] # !AB1L31 & (DC1L26);


--AB1L38 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writebyteenable[0]~164
--operation mode is normal

AB1L38 = AB1L39 & (AB1L36 # AB1L37 & TE1_dc_byteenable[0]) # !AB1L39 & AB1L37 & TE1_dc_byteenable[0];


--XB1_endofpacketvalue_wr_strobe is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_wr_strobe
--operation mode is normal

XB1_endofpacketvalue_wr_strobe = XB1_wr_strobe & VJ1_dc_address[4] & VJ1_dc_address[3] & !VJ1_dc_address[2];


--XB1_shift_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[1]
--operation mode is normal

XB1_shift_reg[1]_lut_out = XB1L175 & XB1_shift_reg[0] # !XB1L175 & (XB1L182);
XB1_shift_reg[1] = DFFE(XB1_shift_reg[1]_lut_out, clk, K1_data_out, , );


--BD1_readdata[1] is dual_processor:inst|opto_data:the_opto_data|readdata[1]
--operation mode is normal

BD1_readdata[1]_lut_out = opto_data[1] & (T1L1 # XD1L7 & BD1_data_dir[1]) # !opto_data[1] & XD1L7 & BD1_data_dir[1];
BD1_readdata[1] = DFFE(BD1_readdata[1]_lut_out, clk, K1_data_out, , );


--DC1L86 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13556
--operation mode is normal

DC1L86 = BD1_readdata[1] & (enet_D[1] # !UC1_enet_nios_data_master_requests_lan91c111_0_s1) # !BD1_readdata[1] & !CD1_enet_nios_data_master_requests_opto_data_s1 & (enet_D[1] # !UC1_enet_nios_data_master_requests_lan91c111_0_s1);

--DC1L91 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13850
--operation mode is normal

DC1L91 = BD1_readdata[1] & (enet_D[1] # !UC1_enet_nios_data_master_requests_lan91c111_0_s1) # !BD1_readdata[1] & !CD1_enet_nios_data_master_requests_opto_data_s1 & (enet_D[1] # !UC1_enet_nios_data_master_requests_lan91c111_0_s1);


--F1L1786Q is position_velocity_interface_unit:inst18|data_output[1]~reg0
--operation mode is normal

F1L1786Q_lut_out = F1L1782 & (F1L500) # !F1L1782 & F1L1786Q;
F1L1786Q = DFFE(F1L1786Q_lut_out, clk, , , );


--DC1L89 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13787
--operation mode is normal

DC1L89 = (F1L1786Q & (DC1_dbs_16_reg_segment_0[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !F1L1786Q & !DD1_chipselect_to_the_pv_unit1 & (DC1_dbs_16_reg_segment_0[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1)) & CASCADE(DC1L91);


--VE1_p2_do_dynamic_narrow_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_dynamic_narrow_write
--operation mode is normal

VE1_p2_do_dynamic_narrow_write_lut_out = VE1L67 & NE1_instruction_1[9] & (!NE1_instruction_1[8]);
VE1_p2_do_dynamic_narrow_write = DFFE(VE1_p2_do_dynamic_narrow_write_lut_out, clk, K1_data_out, , TE1L6);


--SE1_offset_lsbs is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|offset_lsbs
--operation mode is normal

SE1_offset_lsbs_lut_out = VE1_p1_do_narrow_stack_offset & NE1_instruction_1[0] # !VE1_p1_do_narrow_stack_offset & (NE1_instruction_1[6] & VE1_p1_do_normal_static_write);
SE1_offset_lsbs = DFFE(SE1_offset_lsbs_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p2_do_write_8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_do_write_8
--operation mode is normal

VE1_p2_do_write_8_lut_out = VE1L87 # VE1L67 & NE1_instruction_1[9] & !NE1_instruction_1[8];
VE1_p2_do_write_8 = DFFE(VE1_p2_do_write_8_lut_out, clk, K1_data_out, , TE1L6);


--XC1_period_l_wr_strobe is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_wr_strobe
--operation mode is normal

XC1_period_l_wr_strobe = YC1L2 & XD1L5 & JH1_dc_write & !DC1_enet_nios_data_master_waitrequest;


--XC1_period_h_wr_strobe is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_wr_strobe
--operation mode is normal

XC1_period_h_wr_strobe = XD1L1 & YC1L2 & JH1_dc_write & !DC1_enet_nios_data_master_waitrequest;


--TB1L4 is dual_processor:inst|cont_int_output:the_cont_int_output|always0~57
--operation mode is normal

TB1L4 = TB1L3 & !VJ1_dc_address[4] & !VJ1_dc_address[5] & !DC1_enet_nios_data_master_waitrequest;


--ME16_q[6] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[6]
ME16_q[6]_data_in = ~GND;
ME16_q[6]_clock_1 = clk;
ME16_q[6]_clock_enable_1 = UH1L1;
ME16_q[6]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[6]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[6] = MEMORY_SEGMENT(ME16_q[6]_data_in, GND, GND, ME16_q[6]_clock_1, , , , ME16_q[6]_clock_enable_1, VCC, ME16_q[6]_write_address, ME16_q[6]_read_address);


--FJ1L54 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_deferred_reg_in~264
--operation mode is normal

FJ1L54 = LH1_p3_do_iTRET & FJ1_saved_status[1] # !LH1_p3_do_iTRET & (KJ1_true_regA[1]);


--FJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_write_enable_8~55
--operation mode is normal

FJ1L15 = FJ1L24 & (LH1_p3_do_iTRET # LH1_p3_do_iWRCTL & FJ1L17);


--FJ1_Z_deferred_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|Z_deferred_we
--operation mode is normal

FJ1_Z_deferred_we = FJ1L15 # FJ1_N_stored_is_stale & (JH1L8);


--LH1_p3_N_update is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_N_update
--operation mode is normal

LH1_p3_N_update_lut_out = LH1L79 & (!DH1_instruction_2[15]);
LH1_p3_N_update = DFFE(LH1_p3_N_update_lut_out, clk, K1_data_out, , JH1L8);


--HE14L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~461
--operation mode is arithmetic

HE14L1 = CE1_partial_product_node[0][1] $ (!HE14L8);

--HE14L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~463
--operation mode is arithmetic

HE14L2 = CARRY(CE1_partial_product_node[0][1] # !HE14L8);


--LH1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_custom_instruction_start_mul~93
--operation mode is normal

LH1L91 = DH1_instruction_2[7] & LH1L95 & DH1_instruction_2[9] & !DH1_instruction_2[8];


--LH1L147 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~65
--operation mode is normal

LH1L147 = DH1_subinstruction_2[1] & (!DH1_subinstruction_2[0]);


--N1_negate is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|negate
--operation mode is normal

N1_negate_lut_out = KJ1_true_regA[31] $ PH1_byte_complement[3] $ (LJ1L37 & !PH1_byte_zero[3]);
N1_negate = DFFE(N1_negate_lut_out, clk, K1_data_out, , N1L290);


--N1_q[1] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[1]
--operation mode is normal

N1_q[1]_lut_out = CJ1_custom_instruction_start[0] & N1L55 # !CJ1_custom_instruction_start[0] & (N1_q[0]);
N1_q[1] = DFFE(N1_q[1]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p2_do_custom_instruction is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p2_do_custom_instruction
--operation mode is normal

LH1_p2_do_custom_instruction_lut_out = ME16_q[12];
LH1_p2_do_custom_instruction = DFFE(LH1_p2_do_custom_instruction_lut_out, clk, K1_data_out, , JH1L8);


--YH1_fifo_reg_0[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[0]
--operation mode is normal

YH1_fifo_reg_0[0]_lut_out = EC1L3 & (FC1_incoming_ext_ram_bus_data[0] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[0] = DFFE(YH1_fifo_reg_0[0]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[0]
--operation mode is normal

YH1_fifo_reg_1[0]_lut_out = EC1L3 & (FC1_incoming_ext_ram_bus_data[0] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[0] = DFFE(YH1_fifo_reg_1[0]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[0]
--operation mode is normal

YH1_fifo_reg_2[0]_lut_out = EC1L3 & (FC1_incoming_ext_ram_bus_data[0] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[0] = DFFE(YH1_fifo_reg_2[0]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7137
--operation mode is normal

YH1L8 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[0] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[0]);


--YH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7138
--operation mode is normal

YH1L9 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L8) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[0] # !YH1_internal_fifo_empty;

--YH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7195
--operation mode is normal

YH1L11 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L8) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[0] # !YH1_internal_fifo_empty;


--EC1L54 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7037
--operation mode is normal

EC1L54 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[16] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[0]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[0] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[0]
WG3_q[0]_clock_0 = clk;
WG3_q[0]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[0]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[0] = MEMORY_SEGMENT(, , WG3_q[0]_clock_0, , , , , , , WG3_q[0]_write_address, WG3_q[0]_read_address);


--EC1L55 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7038
--operation mode is normal

EC1L55 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[16] # !EC1_selecto_1_1 & (WG3_q[0]));


--WG2_q[0] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[0]
WG2_q[0]_clock_0 = clk;
WG2_q[0]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[0]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[0] = MEMORY_SEGMENT(, , WG2_q[0]_clock_0, , , , , , , WG2_q[0]_write_address, WG2_q[0]_read_address);


--EC1L56 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7039
--operation mode is normal

EC1L56 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[16] # !EC1_selecto_1_1 & (WG2_q[0]));


--EC1L3 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[0]~7040
--operation mode is normal

EC1L3 = EC1L54 & (EC1L55 # EC1L56 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[0]~7163
--operation mode is normal

YH1L10 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[0] # !EC1L3) & CASCADE(YH1L11);


--YH1_fifo_reg_0[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[1]
--operation mode is normal

YH1_fifo_reg_0[1]_lut_out = EC1L4 & (FC1_incoming_ext_ram_bus_data[1] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[1] = DFFE(YH1_fifo_reg_0[1]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[1]
--operation mode is normal

YH1_fifo_reg_1[1]_lut_out = EC1L4 & (FC1_incoming_ext_ram_bus_data[1] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[1] = DFFE(YH1_fifo_reg_1[1]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[1] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[1]
--operation mode is normal

YH1_fifo_reg_2[1]_lut_out = EC1L4 & (FC1_incoming_ext_ram_bus_data[1] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[1] = DFFE(YH1_fifo_reg_2[1]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7140
--operation mode is normal

YH1L12 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[1] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[1]);


--YH1L13 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7141
--operation mode is normal

YH1L13 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L12) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[1] # !YH1_internal_fifo_empty;

--YH1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7196
--operation mode is normal

YH1L15 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L12) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[1] # !YH1_internal_fifo_empty;


--EC1L57 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7041
--operation mode is normal

EC1L57 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[17] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[1]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--EC1L58 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7042
--operation mode is normal

EC1L58 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[17] # !EC1_selecto_1_1 & (WG3_q[1]));


--EC1L59 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7043
--operation mode is normal

EC1L59 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[17] # !EC1_selecto_1_1 & (WG2_q[1]));


--EC1L4 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[1]~7044
--operation mode is normal

EC1L4 = EC1L57 & (EC1L58 # EC1L59 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L14 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[1]~7164
--operation mode is normal

YH1L14 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[1] # !EC1L4) & CASCADE(YH1L15);


--YH1_fifo_reg_0[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[2]
--operation mode is normal

YH1_fifo_reg_0[2]_lut_out = EC1L5 & (FC1_incoming_ext_ram_bus_data[2] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[2] = DFFE(YH1_fifo_reg_0[2]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[2]
--operation mode is normal

YH1_fifo_reg_1[2]_lut_out = EC1L5 & (FC1_incoming_ext_ram_bus_data[2] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[2] = DFFE(YH1_fifo_reg_1[2]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[2] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[2]
--operation mode is normal

YH1_fifo_reg_2[2]_lut_out = EC1L5 & (FC1_incoming_ext_ram_bus_data[2] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[2] = DFFE(YH1_fifo_reg_2[2]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7143
--operation mode is normal

YH1L16 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[2] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[2]);


--YH1L17 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7144
--operation mode is normal

YH1L17 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L16) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[2] # !YH1_internal_fifo_empty;

--YH1L19 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7197
--operation mode is normal

YH1L19 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L16) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[2] # !YH1_internal_fifo_empty;


--EC1L60 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7045
--operation mode is normal

EC1L60 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[18] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[2]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[2] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[2]
WG3_q[2]_clock_0 = clk;
WG3_q[2]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[2]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[2] = MEMORY_SEGMENT(, , WG3_q[2]_clock_0, , , , , , , WG3_q[2]_write_address, WG3_q[2]_read_address);


--EC1L61 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7046
--operation mode is normal

EC1L61 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[18] # !EC1_selecto_1_1 & (WG3_q[2]));


--WG2_q[2] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[2]
WG2_q[2]_clock_0 = clk;
WG2_q[2]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[2]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[2] = MEMORY_SEGMENT(, , WG2_q[2]_clock_0, , , , , , , WG2_q[2]_write_address, WG2_q[2]_read_address);


--EC1L62 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7047
--operation mode is normal

EC1L62 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[18] # !EC1_selecto_1_1 & (WG2_q[2]));


--EC1L5 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[2]~7048
--operation mode is normal

EC1L5 = EC1L60 & (EC1L61 # EC1L62 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L18 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[2]~7165
--operation mode is normal

YH1L18 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[2] # !EC1L5) & CASCADE(YH1L19);


--YH1_fifo_reg_0[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[3]
--operation mode is normal

YH1_fifo_reg_0[3]_lut_out = EC1L6 & (FC1_incoming_ext_ram_bus_data[3] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[3] = DFFE(YH1_fifo_reg_0[3]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[3]
--operation mode is normal

YH1_fifo_reg_1[3]_lut_out = EC1L6 & (FC1_incoming_ext_ram_bus_data[3] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[3] = DFFE(YH1_fifo_reg_1[3]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[3]
--operation mode is normal

YH1_fifo_reg_2[3]_lut_out = EC1L6 & (FC1_incoming_ext_ram_bus_data[3] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[3] = DFFE(YH1_fifo_reg_2[3]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L20 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7146
--operation mode is normal

YH1L20 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[3] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[3]);


--YH1L21 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7147
--operation mode is normal

YH1L21 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L20) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[3] # !YH1_internal_fifo_empty;

--YH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7198
--operation mode is normal

YH1L23 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L20) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[3] # !YH1_internal_fifo_empty;


--EC1L63 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7049
--operation mode is normal

EC1L63 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[19] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[3]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[3] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[3]
WG3_q[3]_clock_0 = clk;
WG3_q[3]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[3]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[3] = MEMORY_SEGMENT(, , WG3_q[3]_clock_0, , , , , , , WG3_q[3]_write_address, WG3_q[3]_read_address);


--EC1L64 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7050
--operation mode is normal

EC1L64 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[19] # !EC1_selecto_1_1 & (WG3_q[3]));


--WG2_q[3] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[3]
WG2_q[3]_clock_0 = clk;
WG2_q[3]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[3]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[3] = MEMORY_SEGMENT(, , WG2_q[3]_clock_0, , , , , , , WG2_q[3]_write_address, WG2_q[3]_read_address);


--EC1L65 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7051
--operation mode is normal

EC1L65 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[19] # !EC1_selecto_1_1 & (WG2_q[3]));


--EC1L6 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[3]~7052
--operation mode is normal

EC1L6 = EC1L63 & (EC1L64 # EC1L65 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L22 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[3]~7166
--operation mode is normal

YH1L22 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[3] # !EC1L6) & CASCADE(YH1L23);


--YH1_fifo_reg_0[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_0[4]
--operation mode is normal

YH1_fifo_reg_0[4]_lut_out = EC1L7 & (FC1_incoming_ext_ram_bus_data[4] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_0[4] = DFFE(YH1_fifo_reg_0[4]_lut_out, clk, K1_data_out, , YH1L1);


--YH1_fifo_reg_1[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_1[4]
--operation mode is normal

YH1_fifo_reg_1[4]_lut_out = EC1L7 & (FC1_incoming_ext_ram_bus_data[4] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_1[4] = DFFE(YH1_fifo_reg_1[4]_lut_out, clk, K1_data_out, , YH1L2);


--YH1_fifo_reg_2[4] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_reg_2[4]
--operation mode is normal

YH1_fifo_reg_2[4]_lut_out = EC1L7 & (FC1_incoming_ext_ram_bus_data[4] # !FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register);
YH1_fifo_reg_2[4] = DFFE(YH1_fifo_reg_2[4]_lut_out, clk, K1_data_out, , YH1L3);


--YH1L24 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7149
--operation mode is normal

YH1L24 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & YH1_fifo_reg_1[4] # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[1] & (YH1_fifo_reg_2[4]);


--YH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7150
--operation mode is normal

YH1L25 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L24) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[4] # !YH1_internal_fifo_empty;

--YH1L27 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7199
--operation mode is normal

YH1L27 = YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & (!YH1L24) # !YH1_unxshiftxread_pointerxxrdaddress_calculatorx0_out[0] & !YH1_fifo_reg_0[4] # !YH1_internal_fifo_empty;


--EC1L66 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7053
--operation mode is normal

EC1L66 = EC1_selecto_1_1 & FC1_incoming_ext_ram_bus_data[20] # !EC1_selecto_1_1 & (FC1_incoming_ext_ram_bus_data[4]) # !FC1_enet_nios_instruction_master_read_data_valid_SRAM1_s1_shift_register;


--WG3_q[4] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_leftover_module:enet_boot_rom_lane0_leftover|lpm_rom:lpm_rom_component|altrom:srom|q[4]
WG3_q[4]_clock_0 = clk;
WG3_q[4]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[4]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27);
WG3_q[4] = MEMORY_SEGMENT(, , WG3_q[4]_clock_0, , , , , , , WG3_q[4]_write_address, WG3_q[4]_read_address);


--EC1L67 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7054
--operation mode is normal

EC1L67 = !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG3_q[20] # !EC1_selecto_1_1 & (WG3_q[4]));


--WG2_q[4] is dual_processor:inst|enet_boot_rom:the_enet_boot_rom|enet_boot_rom_lane0_chunk_256_module:enet_boot_rom_lane0_chunk_256|lpm_rom:lpm_rom_component|altrom:srom|q[4]
WG2_q[4]_clock_0 = clk;
WG2_q[4]_write_address = WR_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[4]_read_address = RD_ADDR(AC1L21, AC1L22, AC1L23, AC1L24, AC1L25, AC1L26, AC1L27, AC1L28);
WG2_q[4] = MEMORY_SEGMENT(, , WG2_q[4]_clock_0, , , , , , , WG2_q[4]_write_address, WG2_q[4]_read_address);


--EC1L68 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata~7055
--operation mode is normal

EC1L68 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (EC1_selecto_1_1 & WG2_q[20] # !EC1_selecto_1_1 & (WG2_q[4]));


--EC1L7 is dual_processor:inst|enet_nios_instruction_master_arbitrator:the_enet_nios_instruction_master|enet_nios_instruction_master_readdata[4]~7056
--operation mode is normal

EC1L7 = EC1L66 & (EC1L67 # EC1L68 # !AC1_enet_nios_instruction_master_read_data_valid_enet_boot_rom_s1_shift_register);


--YH1L26 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|fifo_rd_data[4]~7167
--operation mode is normal

YH1L26 = (YH1_internal_fifo_empty # FC1_enet_nios_instruction_master_read_data_valid_ext_flash_s1_shift_register & !FC1_incoming_ext_ram_bus_data[4] # !EC1L7) & CASCADE(YH1L27);


--AB1L45 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[3]~130
--operation mode is normal

AB1L45 = AB1L31 & HG1_op_a[3] # !AB1L31 & (DC1L28);


--T1L36 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[3]~130
--operation mode is normal

T1L36 = T1L24 & HG1_op_a[3] # !T1L24 & (DC1L28);


--EB1L63 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[19]~452
--operation mode is normal

EB1L63 = EB1L30 & HG1_op_a[3] # !EB1L30 & (ZJ1_op_a[19]);


--EB1L40 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[2]~74
--operation mode is normal

EB1L40 = JH1_dc_byteenable[2] & JH1_dc_write & EB1L29 & !EB1L30;


--EB1L41 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writebyteenable[2]~75
--operation mode is normal

EB1L41 = EB1L40 # DG1_dc_address[1] & EB1L36 & TE1_dc_byteenable[0];


--F1L752 is position_velocity_interface_unit:inst18|Mux~3726
--operation mode is normal

F1L752 = VJ1_dc_address[5] & (F1L748 & (F1L750) # !F1L748 & F1L742) # !VJ1_dc_address[5] & (F1L748);


--E1L1015 is simple_pvu:inst13|data_output[31]~7768
--operation mode is normal

E1L1015 = E1_POSITION_PRELOAD[19] & (!VJ1_dc_address[3]);


--E1_VELOCITY_COUNT[19] is simple_pvu:inst13|VELOCITY_COUNT[19]
--operation mode is arithmetic

E1_VELOCITY_COUNT[19]_lut_out = E1_VELOCITY_COUNT[19] $ (E1L544);
E1_VELOCITY_COUNT[19] = DFFE(E1_VELOCITY_COUNT[19]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L547 is simple_pvu:inst13|VELOCITY_COUNT[19]~1859
--operation mode is arithmetic

E1L547 = CARRY(!E1L544 # !E1_VELOCITY_COUNT[19]);


--E1L1017 is simple_pvu:inst13|data_output[31]~7769
--operation mode is normal

E1L1017 = VJ1_dc_address[5] & (E1_VELOCITY[19] # VJ1_dc_address[4]) # !VJ1_dc_address[5] & (!VJ1_dc_address[4] & E1L265);


--HE26L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1082
--operation mode is arithmetic

HE26L6 = HE23L22 $ EE2_single_input_node[5] $ HE26L13;

--HE26L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1084
--operation mode is arithmetic

HE26L7 = CARRY(HE23L22 & !EE2_single_input_node[5] & !HE26L13 # !HE23L22 & (!HE26L13 # !EE2_single_input_node[5]));


--N1L34 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9667
--operation mode is arithmetic

N1L34 = N1_negate $ N1_q[19] $ N1L41;

--N1L35 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9669
--operation mode is arithmetic

N1L35 = CARRY(N1_negate $ !N1_q[19] # !N1L41);


--CC1_enet_nios_custom_instruction_master_result[19] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[19]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[19] = CC1L4 & (HE26L6 # N1L34 & !CC1L46) # !CC1L4 & (N1L34 & !CC1L46);


--DJ1L55 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10666
--operation mode is normal

DJ1L55 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[14]) # !HJ1L14 & !KJ1_true_regA[18];

--DJ1L57 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10772
--operation mode is normal

DJ1L57 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[14]) # !HJ1L14 & !KJ1_true_regA[18];


--DJ1L56 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[18]~10708
--operation mode is normal

DJ1L56 = (HJ1L14 & (!KJ1_true_regA[12]) # !HJ1L14 & !KJ1_true_regA[16] # !HJ1L13) & CASCADE(DJ1L57);


--DJ1L58 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10668
--operation mode is normal

DJ1L58 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[15]) # !HJ1L14 & !KJ1_true_regA[19];

--DJ1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10773
--operation mode is normal

DJ1L60 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[15]) # !HJ1L14 & !KJ1_true_regA[19];


--DJ1L59 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[19]~10709
--operation mode is normal

DJ1L59 = (HJ1L14 & (!KJ1_true_regA[13]) # !HJ1L14 & !KJ1_true_regA[17] # !HJ1L13) & CASCADE(DJ1L60);


--AB1L46 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[4]~131
--operation mode is normal

AB1L46 = AB1L31 & HG1_op_a[4] # !AB1L31 & (DC1L29);


--T1L37 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[4]~131
--operation mode is normal

T1L37 = T1L24 & HG1_op_a[4] # !T1L24 & (DC1L29);


--EB1L64 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[20]~453
--operation mode is normal

EB1L64 = EB1L30 & HG1_op_a[4] # !EB1L30 & (ZJ1_op_a[20]);


--F1L766 is position_velocity_interface_unit:inst18|Mux~3733
--operation mode is normal

F1L766 = VJ1_dc_address[4] & (F1L762 & (F1L764) # !F1L762 & F1L754) # !VJ1_dc_address[4] & (F1L762);


--E1_VELOCITY_COUNT[20] is simple_pvu:inst13|VELOCITY_COUNT[20]
--operation mode is arithmetic

E1_VELOCITY_COUNT[20]_lut_out = E1_VELOCITY_COUNT[20] $ (!E1L547);
E1_VELOCITY_COUNT[20] = DFFE(E1_VELOCITY_COUNT[20]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L550 is simple_pvu:inst13|VELOCITY_COUNT[20]~1862
--operation mode is arithmetic

E1L550 = CARRY(E1_VELOCITY_COUNT[20] & (!E1L547));


--E1_VELOCITY[20] is simple_pvu:inst13|VELOCITY[20]
--operation mode is normal

E1_VELOCITY[20]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L606;
E1_VELOCITY[20] = DFFE(E1_VELOCITY[20]_lut_out, clk, , , E1L421);


--E1L1021 is simple_pvu:inst13|data_output[31]~7772
--operation mode is normal

E1L1021 = VJ1_dc_address[5] & VJ1_dc_address[4] # !VJ1_dc_address[5] & (VJ1_dc_address[4] & (E1L1019) # !VJ1_dc_address[4] & E1L271);


--HE26L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1086
--operation mode is arithmetic

HE26L8 = HE23L24 $ EE2_single_input_node[6] $ !HE26L7;

--HE26L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1088
--operation mode is arithmetic

HE26L9 = CARRY(HE23L24 & (EE2_single_input_node[6] # !HE26L7) # !HE23L24 & EE2_single_input_node[6] & !HE26L7);


--N1L36 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9671
--operation mode is arithmetic

N1L36 = N1_negate $ N1_q[20] $ !N1L35;

--N1L37 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9673
--operation mode is arithmetic

N1L37 = CARRY(!N1L35 & (N1_negate $ N1_q[20]));


--CC1_enet_nios_custom_instruction_master_result[20] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[20]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[20] = CC1L4 & (HE26L8 # N1L36 & !CC1L46) # !CC1L4 & (N1L36 & !CC1L46);


--DJ1L61 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10670
--operation mode is normal

DJ1L61 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[16]) # !HJ1L14 & !KJ1_true_regA[20];

--DJ1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10774
--operation mode is normal

DJ1L63 = HJ1L13 # HJ1L14 & (!KJ1_true_regA[16]) # !HJ1L14 & !KJ1_true_regA[20];


--DJ1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[20]~10710
--operation mode is normal

DJ1L62 = (HJ1L14 & (!KJ1_true_regA[14]) # !HJ1L14 & !KJ1_true_regA[18] # !HJ1L13) & CASCADE(DJ1L63);


--EB1L61 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[17]~454
--operation mode is normal

EB1L61 = EB1L30 & HG1_op_a[1] # !EB1L30 & (ZJ1_op_a[17]);


--F1L724 is position_velocity_interface_unit:inst18|Mux~3712
--operation mode is normal

F1L724 = VJ1_dc_address[5] & (F1L720 & (F1L722) # !F1L720 & F1L714) # !VJ1_dc_address[5] & (F1L720);


--E1L1007 is simple_pvu:inst13|data_output[31]~7762
--operation mode is normal

E1L1007 = E1_POSITION_PRELOAD[17] & (!VJ1_dc_address[3]);


--E1_VELOCITY_COUNT[17] is simple_pvu:inst13|VELOCITY_COUNT[17]
--operation mode is arithmetic

E1_VELOCITY_COUNT[17]_lut_out = E1_VELOCITY_COUNT[17] $ (E1L538);
E1_VELOCITY_COUNT[17] = DFFE(E1_VELOCITY_COUNT[17]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L541 is simple_pvu:inst13|VELOCITY_COUNT[17]~1853
--operation mode is arithmetic

E1L541 = CARRY(!E1L538 # !E1_VELOCITY_COUNT[17]);


--E1L1009 is simple_pvu:inst13|data_output[31]~7763
--operation mode is normal

E1L1009 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & E1_VELOCITY[17] # !VJ1_dc_address[5] & (E1L253));


--FJ1_saved_status[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[17]
--operation mode is normal

FJ1_saved_status[17]_lut_out = KJ1_true_regA[17] & LH1_p3_do_iWRCTL & FJ1L18;
FJ1_saved_status[17] = DFFE(FJ1_saved_status[17]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1_control_register_result[17] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[17]
--operation mode is normal

FJ1_control_register_result[17] = FJ1L18 & FJ1_saved_status[17];


--HE26L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1090
--operation mode is arithmetic

HE26L10 = HE23L26 $ EE2_single_input_node[3] $ HE26L17;

--HE26L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1092
--operation mode is arithmetic

HE26L11 = CARRY(HE23L26 & !EE2_single_input_node[3] & !HE26L17 # !HE23L26 & (!HE26L17 # !EE2_single_input_node[3]));


--N1L38 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9675
--operation mode is arithmetic

N1L38 = N1_negate $ N1_q[17] $ N1L45;

--N1L39 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9677
--operation mode is arithmetic

N1L39 = CARRY(N1_negate $ !N1_q[17] # !N1L45);


--CC1_enet_nios_custom_instruction_master_result[17] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[17]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[17] = CC1L4 & (HE26L10 # N1L38 & !CC1L46) # !CC1L4 & (N1L38 & !CC1L46);


--AB1L44 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[2]~132
--operation mode is normal

AB1L44 = AB1L31 & HG1_op_a[2] # !AB1L31 & (DC1L27);


--T1L35 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[2]~132
--operation mode is normal

T1L35 = T1L24 & HG1_op_a[2] # !T1L24 & (DC1L27);


--EB1L62 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[18]~455
--operation mode is normal

EB1L62 = EB1L30 & HG1_op_a[2] # !EB1L30 & (ZJ1_op_a[18]);


--F1L738 is position_velocity_interface_unit:inst18|Mux~3719
--operation mode is normal

F1L738 = VJ1_dc_address[4] & (F1L734 & F1L736 # !F1L734 & (F1L726)) # !VJ1_dc_address[4] & (F1L734);


--E1_VELOCITY_COUNT[18] is simple_pvu:inst13|VELOCITY_COUNT[18]
--operation mode is arithmetic

E1_VELOCITY_COUNT[18]_lut_out = E1_VELOCITY_COUNT[18] $ !E1L541;
E1_VELOCITY_COUNT[18] = DFFE(E1_VELOCITY_COUNT[18]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L544 is simple_pvu:inst13|VELOCITY_COUNT[18]~1856
--operation mode is arithmetic

E1L544 = CARRY(E1_VELOCITY_COUNT[18] & !E1L541);


--E1_VELOCITY[18] is simple_pvu:inst13|VELOCITY[18]
--operation mode is normal

E1_VELOCITY[18]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L604;
E1_VELOCITY[18] = DFFE(E1_VELOCITY[18]_lut_out, clk, , , E1L421);


--E1L1013 is simple_pvu:inst13|data_output[31]~7766
--operation mode is normal

E1L1013 = VJ1_dc_address[4] & (E1L1011 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L259);


--HE26L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1094
--operation mode is arithmetic

HE26L12 = HE23L28 $ EE2_single_input_node[4] $ !HE26L11;

--HE26L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1096
--operation mode is arithmetic

HE26L13 = CARRY(HE23L28 & (EE2_single_input_node[4] # !HE26L11) # !HE23L28 & EE2_single_input_node[4] & !HE26L11);


--N1L40 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9679
--operation mode is arithmetic

N1L40 = N1_negate $ N1_q[18] $ !N1L39;

--N1L41 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9681
--operation mode is arithmetic

N1L41 = CARRY(!N1L39 & (N1_negate $ N1_q[18]));


--CC1_enet_nios_custom_instruction_master_result[18] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[18]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[18] = CC1L4 & (HE26L12 # N1L40 & !CC1L46) # !CC1L4 & (N1L40 & !CC1L46);


--AB1L48 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[6]~133
--operation mode is normal

AB1L48 = AB1L31 & HG1_op_a[6] # !AB1L31 & (DC1L31);


--T1L39 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[6]~133
--operation mode is normal

T1L39 = T1L24 & HG1_op_a[6] # !T1L24 & (DC1L31);


--EB1L66 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[22]~456
--operation mode is normal

EB1L66 = EB1L30 & HG1_op_a[6] # !EB1L30 & (ZJ1_op_a[22]);


--F1L794 is position_velocity_interface_unit:inst18|Mux~3747
--operation mode is normal

F1L794 = VJ1_dc_address[4] & (F1L790 & (F1L792) # !F1L790 & F1L782) # !VJ1_dc_address[4] & (F1L790);


--E1_VELOCITY_COUNT[22] is simple_pvu:inst13|VELOCITY_COUNT[22]
--operation mode is arithmetic

E1_VELOCITY_COUNT[22]_lut_out = E1_VELOCITY_COUNT[22] $ (!E1L553);
E1_VELOCITY_COUNT[22] = DFFE(E1_VELOCITY_COUNT[22]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L556 is simple_pvu:inst13|VELOCITY_COUNT[22]~1868
--operation mode is arithmetic

E1L556 = CARRY(E1_VELOCITY_COUNT[22] & (!E1L553));


--E1_VELOCITY[22] is simple_pvu:inst13|VELOCITY[22]
--operation mode is normal

E1_VELOCITY[22]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L608;
E1_VELOCITY[22] = DFFE(E1_VELOCITY[22]_lut_out, clk, , , E1L421);


--E1L1029 is simple_pvu:inst13|data_output[31]~7778
--operation mode is normal

E1L1029 = VJ1_dc_address[4] & (E1L1027 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L283);


--HE26L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1098
--operation mode is arithmetic

HE26L14 = HE23L30 $ EE2_single_input_node[8] $ !HE26L19;

--HE26L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1100
--operation mode is arithmetic

HE26L15 = CARRY(HE23L30 & (EE2_single_input_node[8] # !HE26L19) # !HE23L30 & EE2_single_input_node[8] & !HE26L19);


--N1L42 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9683
--operation mode is arithmetic

N1L42 = N1_negate $ N1_q[22] $ !N1L48;

--N1L43 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9685
--operation mode is arithmetic

N1L43 = CARRY(!N1L48 & (N1_negate $ N1_q[22]));


--CC1_enet_nios_custom_instruction_master_result[22] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[22]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[22] = CC1L4 & (HE26L14 # N1L42 & !CC1L46) # !CC1L4 & (N1L42 & !CC1L46);


--DJ1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10672
--operation mode is normal

DJ1L64 = HJ1L14 & (!KJ1_true_regA[15]) # !HJ1L14 & !KJ1_true_regA[19] # !HJ1L13;

--DJ1L66 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10775
--operation mode is normal

DJ1L66 = HJ1L14 & (!KJ1_true_regA[15]) # !HJ1L14 & !KJ1_true_regA[19] # !HJ1L13;


--DJ1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[21]~10711
--operation mode is normal

DJ1L65 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[17]) # !HJ1L14 & !KJ1_true_regA[21]) & CASCADE(DJ1L66);


--DJ1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10674
--operation mode is normal

DJ1L67 = HJ1L14 & (!KJ1_true_regA[16]) # !HJ1L14 & !KJ1_true_regA[20] # !HJ1L13;

--DJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10776
--operation mode is normal

DJ1L69 = HJ1L14 & (!KJ1_true_regA[16]) # !HJ1L14 & !KJ1_true_regA[20] # !HJ1L13;


--DJ1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[22]~10712
--operation mode is normal

DJ1L68 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[18]) # !HJ1L14 & !KJ1_true_regA[22]) & CASCADE(DJ1L69);


--AB1L42 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[0]~134
--operation mode is normal

AB1L42 = AB1L31 & HG1_op_a[0] # !AB1L31 & (DC1L25);


--T1L33 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[0]~134
--operation mode is normal

T1L33 = T1L24 & HG1_op_a[0] # !T1L24 & (DC1L25);


--EB1L60 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[16]~457
--operation mode is normal

EB1L60 = EB1L30 & HG1_op_a[0] # !EB1L30 & (ZJ1_op_a[16]);


--F1L710 is position_velocity_interface_unit:inst18|Mux~3705
--operation mode is normal

F1L710 = VJ1_dc_address[4] & (F1L706 & (F1L708) # !F1L706 & F1L698) # !VJ1_dc_address[4] & (F1L706);


--E1_VELOCITY[16] is simple_pvu:inst13|VELOCITY[16]
--operation mode is normal

E1_VELOCITY[16]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L602;
E1_VELOCITY[16] = DFFE(E1_VELOCITY[16]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[16] is simple_pvu:inst13|VELOCITY_COUNT[16]
--operation mode is arithmetic

E1_VELOCITY_COUNT[16]_lut_out = E1_VELOCITY_COUNT[16] $ !E1L535;
E1_VELOCITY_COUNT[16] = DFFE(E1_VELOCITY_COUNT[16]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L538 is simple_pvu:inst13|VELOCITY_COUNT[16]~1850
--operation mode is arithmetic

E1L538 = CARRY(E1_VELOCITY_COUNT[16] & !E1L535);


--E1L1005 is simple_pvu:inst13|data_output[31]~7760
--operation mode is normal

E1L1005 = VJ1_dc_address[5] & VJ1_dc_address[4] # !VJ1_dc_address[5] & (VJ1_dc_address[4] & E1L1003 # !VJ1_dc_address[4] & (E1L247));


--FJ1_saved_status[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[16]
--operation mode is normal

FJ1_saved_status[16]_lut_out = KJ1_true_regA[16] & LH1_p3_do_iWRCTL & FJ1L18;
FJ1_saved_status[16] = DFFE(FJ1_saved_status[16]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1_control_register_result[16] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[16]
--operation mode is normal

FJ1_control_register_result[16] = FJ1L18 & FJ1_saved_status[16];


--HE26L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1102
--operation mode is arithmetic

HE26L16 = HE23L32 $ EE2_single_input_node[2] $ !HE26L2;

--HE26L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1104
--operation mode is arithmetic

HE26L17 = CARRY(HE23L32 & (EE2_single_input_node[2] # !HE26L2) # !HE23L32 & EE2_single_input_node[2] & !HE26L2);


--N1L44 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9687
--operation mode is arithmetic

N1L44 = N1_negate $ N1_q[16] $ !N1L14;

--N1L45 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9689
--operation mode is arithmetic

N1L45 = CARRY(!N1L14 & (N1_negate $ N1_q[16]));


--CC1_enet_nios_custom_instruction_master_result[16] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[16]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[16] = CC1L4 & (HE26L16 # N1L44 & !CC1L46) # !CC1L4 & (N1L44 & !CC1L46);


--AC1L65 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~110
--operation mode is normal

AC1L65 = AC1L16 & AC1L41 & AC1L14 & !AC1L63 # !AC1L16 & !AC1L14 & (AC1L63 # !AC1L41);

--AC1L68 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~116
--operation mode is normal

AC1L68 = AC1L16 & AC1L41 & AC1L14 & !AC1L63 # !AC1L16 & !AC1L14 & (AC1L63 # !AC1L41);


--AC1L67 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~113
--operation mode is normal

AC1L67 = (AC1L9 & AC1L41 & AC1L12 & !AC1L63 # !AC1L9 & !AC1L12 & (AC1L63 # !AC1L41)) & CASCADE(AC1L68);

--AC1L69 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|reduce_or~117
--operation mode is normal

AC1L69 = (AC1L9 & AC1L41 & AC1L12 & !AC1L63 # !AC1L9 & !AC1L12 & (AC1L63 # !AC1L41)) & CASCADE(AC1L68);


--AC1L17 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~507
--operation mode is normal

AC1L17 = AC1L41 & AC1_enet_boot_rom_s1_arb_share_counter[0] # !AC1L41 & (!AC1L70);


--AC1L18 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~508
--operation mode is normal

AC1L18 = AC1_enet_boot_rom_s1_arb_share_counter[3] # !AC1L41;


--AC1L19 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~509
--operation mode is normal

AC1L19 = AC1L41 & AC1_enet_boot_rom_s1_arb_share_counter[4] # !AC1L41 & (AC1L70);


--AC1L20 is dual_processor:inst|enet_boot_rom_s1_arbitrator:the_enet_boot_rom_s1|add~510
--operation mode is normal

AC1L20 = AC1_enet_boot_rom_s1_arb_share_counter[5] # !AC1L41;


--VE1_p3_do_iSKPS is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKPS
--operation mode is normal

VE1_p3_do_iSKPS_lut_out = NE1_instruction_2[5] & NE1_instruction_2[6] & VE1L79 & NE1_instruction_2[7];
VE1_p3_do_iSKPS = DFFE(VE1_p3_do_iSKPS_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_do_iSKP1x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKP1x
--operation mode is normal

VE1_p3_do_iSKP1x_lut_out = NE1_instruction_2[10] & NE1_instruction_2[14] & VE1L78;
VE1_p3_do_iSKP1x = DFFE(VE1_p3_do_iSKP1x_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_do_iSKPRzx is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKPRzx
--operation mode is normal

VE1_p3_do_iSKPRzx_lut_out = NE1_instruction_2[6] & VE1L79 & NE1_instruction_2[7] & !NE1_instruction_2[5];
VE1_p3_do_iSKPRzx = DFFE(VE1_p3_do_iSKPRzx_lut_out, clk, K1_data_out, , TE1L6);


--VE1_p3_do_iSKP0x is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p3_do_iSKP0x
--operation mode is normal

VE1_p3_do_iSKP0x_lut_out = NE1_instruction_2[14] & VE1L78 & (!NE1_instruction_2[10]);
VE1_p3_do_iSKP0x = DFFE(VE1_p3_do_iSKP0x_lut_out, clk, K1_data_out, , TE1L6);


--AG1L43 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~924
--operation mode is normal

AG1L43 = !VE1_p3_do_iSKP0x & (VE1_p3_do_iSKP1x # !VE1_p3_do_iSKPRzx);


--AG1L44 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~925
--operation mode is normal

AG1L44 = VE1_p3_do_iSKPS # AG1L43 $ (!BG1L4 # !BG1L3);

--AG1L46 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~929
--operation mode is normal

AG1L46 = VE1_p3_do_iSKPS # AG1L43 $ (!BG1L4 # !BG1L3);


--NE1_instruction_3[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[0]
--operation mode is normal

NE1_instruction_3[0]_lut_out = NE1_instruction_2[0];
NE1_instruction_3[0] = DFFE(NE1_instruction_3[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_3[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[1]
--operation mode is normal

NE1_instruction_3[1]_lut_out = NE1_instruction_2[1];
NE1_instruction_3[1] = DFFE(NE1_instruction_3[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_3[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[2]
--operation mode is normal

NE1_instruction_3[2]_lut_out = NE1_instruction_2[2];
NE1_instruction_3[2] = DFFE(NE1_instruction_3[2]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_3[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_3[3]
--operation mode is normal

NE1_instruction_3[3]_lut_out = NE1_instruction_2[3];
NE1_instruction_3[3] = DFFE(NE1_instruction_3[3]_lut_out, clk, K1_data_out, , TE1L6);


--AG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~300
--operation mode is normal

AG1L1 = NE1_instruction_3[0] & NE1_instruction_3[1] & !NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~301
--operation mode is normal

AG1L2 = NE1_instruction_3[0] & !NE1_instruction_3[1] & NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L33 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1085
--operation mode is normal

AG1L33 = AG1L1 # AG1L2 & (!PF1L12);


--AG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~302
--operation mode is normal

AG1L3 = NE1_instruction_3[0] & !NE1_instruction_3[1] & !NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L32 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~18
--operation mode is normal

AG1L32 = PF1L29 $ PF1L17;


--AG1L34 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1086
--operation mode is normal

AG1L34 = !PF1L32 & (AG1L33 # AG1L3 & !AG1L32);


--AG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~303
--operation mode is normal

AG1L4 = NE1_instruction_3[0] & !NE1_instruction_3[1] & NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~304
--operation mode is normal

AG1L5 = NE1_instruction_3[0] & !NE1_instruction_3[1] & !NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L35 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1087
--operation mode is normal

AG1L35 = AG1L4 & (AG1L5 & !PF1L12 # !PF1L17) # !AG1L4 & AG1L5 & (!PF1L12);


--AG1L45 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result~927
--operation mode is normal

AG1L45 = (AG1L39 & !AG1L34 & !AG1L35 # !VE1_p3_do_iSKPS) & CASCADE(AG1L46);


--HH1L60 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1240
--operation mode is normal

HH1L60 = DH1_instruction_1[8] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[6] # !ME16_q[13]) # !DH1_instruction_1[8] & (!HH1_K[6] # !ME16_q[13]);

--HH1L63 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1267
--operation mode is normal

HH1L63 = DH1_instruction_1[8] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[6] # !ME16_q[13]) # !DH1_instruction_1[8] & (!HH1_K[6] # !ME16_q[13]);


--UJ1L15 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1231
--operation mode is normal

UJ1L15 = DH1_instruction_1[7] & !DH1_instruction_1[5] & DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L62 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1251
--operation mode is normal

HH1L62 = (LH1_p1_op_b_from_2Ei5 & !UJ1L15 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[4]) # !LH1_p1_op_b_from_2Ei5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[4])) & CASCADE(HH1L63);

--HH1L64 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[6]~1268
--operation mode is normal

HH1L64 = (LH1_p1_op_b_from_2Ei5 & !UJ1L15 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[4]) # !LH1_p1_op_b_from_2Ei5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[4])) & CASCADE(HH1L63);


--HH1L65 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1242
--operation mode is normal

HH1L65 = DH1_instruction_1[9] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[7] # !ME16_q[13]) # !DH1_instruction_1[9] & (!HH1_K[7] # !ME16_q[13]);

--HH1L68 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1269
--operation mode is normal

HH1L68 = DH1_instruction_1[9] & !LH1_p1_do_narrow_stack_offset & (!HH1_K[7] # !ME16_q[13]) # !DH1_instruction_1[9] & (!HH1_K[7] # !ME16_q[13]);


--UJ1L16 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|enet_nios_2ei4_unit:the_enet_nios_2ei4_unit|twoEi4[0]~1232
--operation mode is normal

UJ1L16 = DH1_instruction_1[7] & DH1_instruction_1[5] & DH1_instruction_1[6] & !DH1_instruction_1[8];


--HH1L67 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1252
--operation mode is normal

HH1L67 = (LH1_p1_op_b_from_2Ei5 & !UJ1L16 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[5]) # !LH1_p1_op_b_from_2Ei5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[5])) & CASCADE(HH1L68);

--HH1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_constant_generator:the_enet_nios_constant_generator|p1_const[7]~1270
--operation mode is normal

HH1L69 = (LH1_p1_op_b_from_2Ei5 & !UJ1L16 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[5]) # !LH1_p1_op_b_from_2Ei5 & (!LH1_p1_do_iSAVE # !DH1_instruction_1[5])) & CASCADE(HH1L68);


--DJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10676
--operation mode is normal

DJ1L79 = HJ1L14 & (!KJ1_true_regA[20]) # !HJ1L14 & !KJ1_true_regA[24] # !HJ1L13;

--DJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10777
--operation mode is normal

DJ1L81 = HJ1L14 & (!KJ1_true_regA[20]) # !HJ1L14 & !KJ1_true_regA[24] # !HJ1L13;


--DJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[26]~10713
--operation mode is normal

DJ1L80 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[22]) # !HJ1L14 & !KJ1_true_regA[26]) & CASCADE(DJ1L81);


--DJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10678
--operation mode is normal

DJ1L82 = HJ1L14 & (!KJ1_true_regA[21]) # !HJ1L14 & !KJ1_true_regA[25] # !HJ1L13;

--DJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10778
--operation mode is normal

DJ1L84 = HJ1L14 & (!KJ1_true_regA[21]) # !HJ1L14 & !KJ1_true_regA[25] # !HJ1L13;


--DJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[27]~10714
--operation mode is normal

DJ1L83 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[23]) # !HJ1L14 & !KJ1_true_regA[27]) & CASCADE(DJ1L84);


--DC1L366 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~13558
--operation mode is normal

DC1L366 = ME8_q[3] & (ME1_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[3] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME10_q[3] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3]
ME10_q[3]_data_in = EB1L71;
ME10_q[3]_write_enable = EB1L43;
ME10_q[3]_clock_0 = clk;
ME10_q[3]_clock_1 = clk;
ME10_q[3]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[3]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[3] = MEMORY_SEGMENT(ME10_q[3]_data_in, ME10_q[3]_write_enable, ME10_q[3]_clock_0, ME10_q[3]_clock_1, , , , , VCC, ME10_q[3]_write_address, ME10_q[3]_read_address);


--DC1L367 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~13559
--operation mode is normal

DC1L367 = FC1_incoming_ext_ram_bus_data[27] & (ME10_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[27] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L368 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~13560
--operation mode is normal

DC1L368 = FC1_incoming_ext_ram_bus_data[11] & (ME6_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[11] & !FC1L88 & (ME6_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1838Q is position_velocity_interface_unit:inst18|data_output[27]~reg0
--operation mode is normal

F1L1838Q_lut_out = F1L1782 & (F1L856) # !F1L1782 & F1L1838Q;
F1L1838Q = DFFE(F1L1838Q_lut_out, clk, , , );


--DC1L369 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~13561
--operation mode is normal

DC1L369 = DC1L367 & DC1L368 & (F1L1838Q # !DD1_chipselect_to_the_pv_unit1);


--E1L945Q is simple_pvu:inst13|data_output[27]~reg0
--operation mode is normal

E1L945Q_lut_out = E1L1043 # E1L1037 & (E1L291 # E1L293);
E1L945Q = DFFE(E1L945Q_lut_out, clk, , , E1L1053);


--DC1L370 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]~13562
--operation mode is normal

DC1L370 = DC1L366 & DC1L369 & (E1L945Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L421 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13563
--operation mode is normal

DC1L421 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[27] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[27]);


--DC1_enet_nios_data_master_readdata[27] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[27]
--operation mode is normal

DC1_enet_nios_data_master_readdata[27] = DC1L345 & DC1L370 & (DC1L421 # !AC1L51);


--PJ28L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F27|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ28L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[27] # !LH1_p3_do_custom_instruction);

--PJ28_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F27|cascout
--operation mode is normal

PJ28_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[27] # !LH1_p3_do_custom_instruction);


--ME15_q[27] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[27]
ME15_q[27]_data_in = KJ1L37;
ME15_q[27]_write_enable = RH1L6;
ME15_q[27]_clock_0 = clk;
ME15_q[27]_clock_1 = clk;
ME15_q[27]_clock_enable_1 = JH1L8;
ME15_q[27]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[27]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[27] = MEMORY_SEGMENT(ME15_q[27]_data_in, ME15_q[27]_write_enable, ME15_q[27]_clock_0, ME15_q[27]_clock_1, , , , ME15_q[27]_clock_enable_1, VCC, ME15_q[27]_write_address, ME15_q[27]_read_address);


--PD1_internal_counter[3] is dual_processor:inst|timer1:the_timer1|internal_counter[3]
--operation mode is counter

PD1_internal_counter[3]_lut_out = PD1_internal_counter[3] $ (!PD1L65);
PD1_internal_counter[3]_sload_eqn = (PD1L2 & PD1_period_l_register[3]) # (!PD1L2 & PD1_internal_counter[3]_lut_out);
PD1_internal_counter[3] = DFFE(PD1_internal_counter[3]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L67 is dual_processor:inst|timer1:the_timer1|internal_counter[3]~1553
--operation mode is counter

PD1L67 = CARRY(!PD1_internal_counter[3] & (!PD1L65));


--PD1L227 is dual_processor:inst|timer1:the_timer1|snap_strobe~11
--operation mode is normal

PD1L227 = PD1L159 & VJ1_dc_address[4] & (!VJ1_dc_address[3]);


--PD1_period_h_wr_strobe is dual_processor:inst|timer1:the_timer1|period_h_wr_strobe
--operation mode is normal

PD1_period_h_wr_strobe = PD1L159 & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];


--PD1_internal_counter[19] is dual_processor:inst|timer1:the_timer1|internal_counter[19]
--operation mode is counter

PD1_internal_counter[19]_lut_out = PD1_internal_counter[19] $ (!PD1L97);
PD1_internal_counter[19]_sload_eqn = (PD1L2 & PD1_period_h_register[3]) # (!PD1L2 & PD1_internal_counter[19]_lut_out);
PD1_internal_counter[19] = DFFE(PD1_internal_counter[19]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L99 is dual_processor:inst|timer1:the_timer1|internal_counter[19]~1556
--operation mode is counter

PD1L99 = CARRY(!PD1_internal_counter[19] & (!PD1L97));


--PD1_period_l_wr_strobe is dual_processor:inst|timer1:the_timer1|period_l_wr_strobe
--operation mode is normal

PD1_period_l_wr_strobe = XD1L5 & QD1L1 & JH1_dc_write & !DC1_enet_nios_data_master_waitrequest;


--GC1_d1_data_in[3] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[3]
--operation mode is normal

GC1_d1_data_in[3]_lut_out = UK7_dffs[0];
GC1_d1_data_in[3] = DFFE(GC1_d1_data_in[3]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[3] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[3]
--operation mode is normal

GC1_d2_data_in[3]_lut_out = GC1_d1_data_in[3];
GC1_d2_data_in[3] = DFFE(GC1_d2_data_in[3]_lut_out, clk, K1_data_out, , );


--GC1L25 is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture_wr_strobe~12
--operation mode is normal

GC1L25 = HC1L1 & VJ1_dc_address[4] & VJ1_dc_address[5] & GC1L24;


--GC1L2 is dual_processor:inst|ls_int_input:the_ls_int_input|always1~22
--operation mode is normal

GC1L2 = HC1L1 & VJ1_dc_address[4] & VJ1_dc_address[5] & GC1L1;


--F1_LS_CAM_LATCH_DATA_INPUT[3] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[3]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[3]_lut_out = TK3_matchout_node[3] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[3] & (F1_LS_CAM_LATCH_DATA_INPUT[3]);
F1_LS_CAM_LATCH_DATA_INPUT[3] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[3]_lut_out, clk, !SC1_data_out[0], , );


--E1L897Q is simple_pvu:inst13|data_output[3]~reg0
--operation mode is normal

E1L897Q_lut_out = E1L101 & (E1L897Q) # !E1L101 & (E1L888 & E1L137 # !E1L888 & (E1L897Q));
E1L897Q = DFFE(E1L897Q_lut_out, clk, , , );


--RD1_readdata[3] is dual_processor:inst|timer2:the_timer2|readdata[3]
--operation mode is normal

RD1_readdata[3]_lut_out = RD1L173 # RD1L174 # XD1L5 & RD1_period_l_register[3];
RD1_readdata[3] = DFFE(RD1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L114 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13564
--operation mode is normal

DC1L114 = E1L897Q & (RD1_readdata[3] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L897Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[3] # !SD1_enet_nios_data_master_requests_timer2_s1);


--XB1_data_to_cpu[3] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]
--operation mode is normal

XB1_data_to_cpu[3]_lut_out = XD1L5 & XB1_ROE # !XD1L5 & (XB1L73);
XB1_data_to_cpu[3] = DFFE(XB1_data_to_cpu[3]_lut_out, clk, K1_data_out, , );


--RB1_readdata[3] is dual_processor:inst|button_pio:the_button_pio|readdata[3]
--operation mode is normal

RB1_readdata[3]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[3] = DFFE(RB1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L115 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13565
--operation mode is normal

DC1L115 = XB1_data_to_cpu[3] & (DC1L410 # RB1_readdata[3]) # !XB1_data_to_cpu[3] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[3]);


--LK1_readdata[3] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[3]
--operation mode is normal

LK1_readdata[3]_lut_out = !LK1L38;
LK1_readdata[3] = DFFE(LK1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L116 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13566
--operation mode is normal

DC1L116 = DC1L114 & DC1L115 & (LK1_readdata[3] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);

--DC1L124 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13851
--operation mode is normal

DC1L124 = DC1L114 & DC1L115 & (LK1_readdata[3] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);


--BD1_readdata[3] is dual_processor:inst|opto_data:the_opto_data|readdata[3]
--operation mode is normal

BD1_readdata[3]_lut_out = opto_data[3] & (T1L1 # XD1L7 & BD1_data_dir[3]) # !opto_data[3] & XD1L7 & BD1_data_dir[3];
BD1_readdata[3] = DFFE(BD1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L117 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13568
--operation mode is normal

DC1L117 = enet_D[3] & (BD1_readdata[3] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[3] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[3] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L118 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13569
--operation mode is normal

DC1L118 = FC1_incoming_ext_ram_bus_data[3] & (ME13_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[3] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[3] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L398 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~474
--operation mode is normal

DC1L398 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[3] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[3]) # !AC1L51;


--DC1_dbs_16_reg_segment_0[3] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[3]
--operation mode is normal

DC1_dbs_16_reg_segment_0[3]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[3] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L455);
DC1_dbs_16_reg_segment_0[3] = DFFE(DC1_dbs_16_reg_segment_0[3]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L119 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13570
--operation mode is normal

DC1L119 = DC1L118 & DC1L398 & (DC1_dbs_16_reg_segment_0[3] # !FC1L88);


--XC1_readdata[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[3]
--operation mode is normal

XC1_readdata[3]_lut_out = XD1L5 & (XC1_period_l_register[3] # XD1L1 & XC1_period_h_register[3]) # !XD1L5 & XD1L1 & XC1_period_h_register[3];
XC1_readdata[3] = DFFE(XC1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L120 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13571
--operation mode is normal

DC1L120 = DC1L117 & DC1L119 & (XC1_readdata[3] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--DC1L122 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13788
--operation mode is normal

DC1L122 = (DC1L123 & DC1L120 & (DC1_dbs_16_reg_segment_0[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L124);


--VB1_d1_data_in[3] is dual_processor:inst|control_int:the_control_int|d1_data_in[3]
--operation mode is normal

VB1_d1_data_in[3]_lut_out = UK2_dffs[0];
VB1_d1_data_in[3] = DFFE(VB1_d1_data_in[3]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[3] is dual_processor:inst|control_int:the_control_int|d2_data_in[3]
--operation mode is normal

VB1_d2_data_in[3]_lut_out = VB1_d1_data_in[3];
VB1_d2_data_in[3] = DFFE(VB1_d2_data_in[3]_lut_out, clk, K1_data_out, , );


--TK1_matchout_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|matchout_node[0]
TK1_matchout_node[0]_data_in = TK1_WS2;
TK1_matchout_node[0]_clock_0 = clk;
TK1_matchout_node[0]_write_enable = F1L177;
TK1_matchout_node[0]_write_invert = TK1_WS2;
TK1_matchout_node[0]_write_address = WR_ADDR(F1_~GND);
TK1_matchout_node[0]_literals = LITERALS(TK1_pattern_reg_node[0], TK1_pattern_reg_node[1], TK1_pattern_reg_node[2], TK1_pattern_reg_node[3], TK1_pattern_reg_node[4], TK1_pattern_reg_node[5], TK1_pattern_reg_node[6], TK1_pattern_reg_node[7], TK1_pattern_reg_node[8], TK1_pattern_reg_node[9], TK1_pattern_reg_node[10], TK1_pattern_reg_node[11], TK1_pattern_reg_node[12], TK1_pattern_reg_node[13], TK1_pattern_reg_node[14], TK1_pattern_reg_node[15], TK1_pattern_reg_node[16], TK1_pattern_reg_node[17], TK1_pattern_reg_node[18], TK1_pattern_reg_node[19], TK1_pattern_reg_node[20], TK1_pattern_reg_node[21], TK1_pattern_reg_node[22], TK1_pattern_reg_node[23]);
TK1_matchout_node[0] = CAM_SLICE(TK1_matchout_node[0]_data_in, TK1_matchout_node[0]_clock_0, , , , TK1_matchout_node[0]_write_enable, , , , TK1_matchout_node[0]_write_invertTK1_matchout_node[0]_write_address, TK1_matchout_node[0]_literals);


--F1_GP_CAM1_LATCH_ENBL is position_velocity_interface_unit:inst18|GP_CAM1_LATCH_ENBL
--operation mode is normal

F1_GP_CAM1_LATCH_ENBL_lut_out = VJ1_dc_address[5] # VJ1_dc_address[2] # !F1L466 # !F1L464;
F1_GP_CAM1_LATCH_ENBL = DFFE(F1_GP_CAM1_LATCH_ENBL_lut_out, clk, , , );


--VC1_period_l_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_wr_strobe
--operation mode is normal

VC1_period_l_wr_strobe = VC1L127 & VJ1_dc_address[3] & !VJ1_dc_address[2] & !VJ1_dc_address[4];


--VC1_period_h_wr_strobe is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_wr_strobe
--operation mode is normal

VC1_period_h_wr_strobe = VC1L127 & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];


--HE20_sout_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[1]
--operation mode is normal

HE20_sout_node[1]_lut_out = HE20L4 $ !GE7L2;
HE20_sout_node[1] = DFFE(HE20_sout_node[1]_lut_out, clk, K1_data_out, , JH1L8);


--HE14L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~465
--operation mode is arithmetic

HE14L3 = CE1_pp_carry_reg_node[1] $ CE1_partial_product_node[0][2] $ HE14L2;

--HE14L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~467
--operation mode is arithmetic

HE14L4 = CARRY(CE1_pp_carry_reg_node[1] & (!HE14L2 # !CE1_partial_product_node[0][2]) # !CE1_pp_carry_reg_node[1] & !CE1_partial_product_node[0][2] & !HE14L2);


--CE1_partial_product_node[1][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][0]
--operation mode is normal

CE1_partial_product_node[1][0]_lut_out = KJ1_true_regA[0] $ !DE1L30 # !DE1L16;
CE1_partial_product_node[1][0] = DFFE(CE1_partial_product_node[1][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][1]
--operation mode is normal

CE1_partial_product_node[1][1]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[1]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[0]);
CE1_partial_product_node[1][1] = DFFE(CE1_partial_product_node[1][1]_lut_out, clk, K1_data_out, , JH1L8);


--HE14L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~469
--operation mode is arithmetic

HE14L5 = CE1_partial_product_node[0][3] $ (!HE14L4);

--HE14L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~471
--operation mode is arithmetic

HE14L6 = CARRY(CE1_partial_product_node[0][3] # !HE14L4);


--GE7L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|_~124
--operation mode is normal

GE7L1 = CE1_partial_product_node[1][1] & HE14L3 & !CE1_partial_product_node[1][0] & HE14L5 # !CE1_partial_product_node[1][1] & (HE14L5 # HE14L3 & !CE1_partial_product_node[1][0]);


--N1_q[3] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[3]
--operation mode is normal

N1_q[3]_lut_out = CJ1_custom_instruction_start[0] & N1L60 # !CJ1_custom_instruction_start[0] & (N1_q[2]);
N1_q[3] = DFFE(N1_q[3]_lut_out, clk, K1_data_out, , JH1L8);


--DJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10680
--operation mode is normal

DJ1L70 = HJ1L14 & (!KJ1_true_regA[17]) # !HJ1L14 & !KJ1_true_regA[21] # !HJ1L13;

--DJ1L72 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10779
--operation mode is normal

DJ1L72 = HJ1L14 & (!KJ1_true_regA[17]) # !HJ1L14 & !KJ1_true_regA[21] # !HJ1L13;


--DJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[23]~10715
--operation mode is normal

DJ1L71 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[19]) # !HJ1L14 & !KJ1_true_regA[23]) & CASCADE(DJ1L72);


--ME8_q[0] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME8_q[0]_data_in = AB1L50;
ME8_q[0]_write_enable = AB1L41;
ME8_q[0]_clock_0 = clk;
ME8_q[0]_clock_1 = clk;
ME8_q[0]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[0]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[0] = MEMORY_SEGMENT(ME8_q[0]_data_in, ME8_q[0]_write_enable, ME8_q[0]_clock_0, ME8_q[0]_clock_1, , , , , VCC, ME8_q[0]_write_address, ME8_q[0]_read_address);


--ME1_q[0] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME1_q[0]_data_in = T1L41;
ME1_q[0]_write_enable = T1L32;
ME1_q[0]_clock_0 = clk;
ME1_q[0]_clock_1 = clk;
ME1_q[0]_write_address = WR_ADDR(T1L4);
ME1_q[0]_read_address = RD_ADDR(T1L4);
ME1_q[0] = MEMORY_SEGMENT(ME1_q[0]_data_in, ME1_q[0]_write_enable, ME1_q[0]_clock_0, ME1_q[0]_clock_1, , , , , VCC, ME1_q[0]_write_address, ME1_q[0]_read_address);


--DC1L348 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~13573
--operation mode is normal

DC1L348 = ME8_q[0] & (ME1_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[0] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME10_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME10_q[0]_data_in = EB1L68;
ME10_q[0]_write_enable = EB1L43;
ME10_q[0]_clock_0 = clk;
ME10_q[0]_clock_1 = clk;
ME10_q[0]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[0]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[0] = MEMORY_SEGMENT(ME10_q[0]_data_in, ME10_q[0]_write_enable, ME10_q[0]_clock_0, ME10_q[0]_clock_1, , , , , VCC, ME10_q[0]_write_address, ME10_q[0]_read_address);


--DC1L349 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~13574
--operation mode is normal

DC1L349 = FC1_incoming_ext_ram_bus_data[24] & (ME10_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[24] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L350 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~13575
--operation mode is normal

DC1L350 = FC1_incoming_ext_ram_bus_data[8] & (ME6_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[8] & !FC1L88 & (ME6_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1832Q is position_velocity_interface_unit:inst18|data_output[24]~reg0
--operation mode is normal

F1L1832Q_lut_out = F1L1782 & (F1L820) # !F1L1782 & F1L1832Q;
F1L1832Q = DFFE(F1L1832Q_lut_out, clk, , , );


--DC1L351 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~13576
--operation mode is normal

DC1L351 = DC1L349 & DC1L350 & (F1L1832Q # !DD1_chipselect_to_the_pv_unit1);


--E1L939Q is simple_pvu:inst13|data_output[24]~reg0
--operation mode is normal

E1L939Q_lut_out = E1L1035 # E1L1037 & (E1L291 # E1L293);
E1L939Q = DFFE(E1L939Q_lut_out, clk, , , E1L1053);


--DC1L352 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]~13577
--operation mode is normal

DC1L352 = DC1L348 & DC1L351 & (E1L939Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L422 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13578
--operation mode is normal

DC1L422 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[24] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[24]);


--DC1_enet_nios_data_master_readdata[24] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[24]
--operation mode is normal

DC1_enet_nios_data_master_readdata[24] = DC1L345 & DC1L352 & (DC1L422 # !AC1L51);


--PJ25L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F24|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ25L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[24] # !LH1_p3_do_custom_instruction);

--PJ25_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F24|cascout
--operation mode is normal

PJ25_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[24] # !LH1_p3_do_custom_instruction);


--ME15_q[24] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[24]
ME15_q[24]_data_in = KJ1L34;
ME15_q[24]_write_enable = RH1L6;
ME15_q[24]_clock_0 = clk;
ME15_q[24]_clock_1 = clk;
ME15_q[24]_clock_enable_1 = JH1L8;
ME15_q[24]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[24]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[24] = MEMORY_SEGMENT(ME15_q[24]_data_in, ME15_q[24]_write_enable, ME15_q[24]_clock_0, ME15_q[24]_clock_1, , , , ME15_q[24]_clock_enable_1, VCC, ME15_q[24]_write_address, ME15_q[24]_read_address);


--GC1_readdata[0] is dual_processor:inst|ls_int_input:the_ls_int_input|readdata[0]
--operation mode is normal

GC1_readdata[0]_lut_out = GC1L38 # UK4_dffs[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
GC1_readdata[0] = DFFE(GC1_readdata[0]_lut_out, clk, K1_data_out, , );


--VC1_readdata[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[0]
--operation mode is normal

VC1_readdata[0]_lut_out = !VC1L129;
VC1_readdata[0] = DFFE(VC1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L57 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13579
--operation mode is normal

DC1L57 = GC1_readdata[0] & (VC1_readdata[0] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1) # !GC1_readdata[0] & !HC1_enet_nios_data_master_requests_ls_int_input_s1 & (VC1_readdata[0] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--E1L891Q is simple_pvu:inst13|data_output[0]~reg0
--operation mode is normal

E1L891Q_lut_out = E1L888 & (E1L101 & E1L891Q # !E1L101 & (E1L99)) # !E1L888 & (E1L891Q);
E1L891Q = DFFE(E1L891Q_lut_out, clk, , , );


--Q1_readdata[0] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|readdata[0]
--operation mode is normal

Q1_readdata[0]_lut_out = XD1L2 & (Q1_control_register # T1L2 & Q1_timeout_occurred) # !XD1L2 & T1L2 & Q1_timeout_occurred;
Q1_readdata[0] = DFFE(Q1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L58 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13580
--operation mode is normal

DC1L58 = E1L891Q & (Q1_readdata[0] # !R1_enet_nios_data_master_requests_WD_rst_timer_s1) # !E1L891Q & !ED1_chipselect_to_the_pv_unit2 & (Q1_readdata[0] # !R1_enet_nios_data_master_requests_WD_rst_timer_s1);


--RD1_readdata[0] is dual_processor:inst|timer2:the_timer2|readdata[0]
--operation mode is normal

RD1_readdata[0]_lut_out = !RD1L162;
RD1_readdata[0] = DFFE(RD1_readdata[0]_lut_out, clk, K1_data_out, , );


--GK1_readdata[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[0]
--operation mode is normal

GK1_readdata[0]_lut_out = GK1L29 # XD1L1 & GK1_control_reg[0];
GK1_readdata[0] = DFFE(GK1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L59 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13581
--operation mode is normal

DC1L59 = RD1_readdata[0] & (GK1_readdata[0] # !UD1_enet_nios_data_master_qualified_request_uart1_s1) # !RD1_readdata[0] & !SD1_enet_nios_data_master_requests_timer2_s1 & (GK1_readdata[0] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--DC1L60 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13582
--operation mode is normal

DC1L60 = DC1L57 & DC1L58 & DC1L59;


--KB1_readdata is dual_processor:inst|axis1_int:the_axis1_int|readdata
--operation mode is normal

KB1_readdata_lut_out = KB1L3 # KB1_irq_mask & VJ1_dc_address[3] & !VJ1_dc_address[2];
KB1_readdata = DFFE(KB1_readdata_lut_out, clk, K1_data_out, , );


--LK1_readdata[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[0]
--operation mode is normal

LK1_readdata[0]_lut_out = LK1L30 # XD1L1 & LK1_control_reg[0];
LK1_readdata[0] = DFFE(LK1_readdata[0]_lut_out, clk, K1_data_out, , );


--LB1_enet_nios_data_master_requests_axis1_int_s1 is dual_processor:inst|axis1_int_s1_arbitrator:the_axis1_int_s1|enet_nios_data_master_requests_axis1_int_s1
--operation mode is normal

LB1_enet_nios_data_master_requests_axis1_int_s1 = LB1L2 & (JH1_dc_write # JH1_dc_read);


--DC1L61 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13583
--operation mode is normal

DC1L61 = KB1_readdata & (LK1_readdata[0] # !WD1_enet_nios_data_master_qualified_request_uart2_s1) # !KB1_readdata & !LB1_enet_nios_data_master_requests_axis1_int_s1 & (LK1_readdata[0] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);


--XD1_readdata[0] is dual_processor:inst|watchdog:the_watchdog|readdata[0]
--operation mode is normal

XD1_readdata[0]_lut_out = XD1L2 & (XD1_control_register # XD1_timeout_occurred & T1L2) # !XD1L2 & XD1_timeout_occurred & T1L2;
XD1_readdata[0] = DFFE(XD1_readdata[0]_lut_out, clk, K1_data_out, , );


--RB1_readdata[0] is dual_processor:inst|button_pio:the_button_pio|readdata[0]
--operation mode is normal

RB1_readdata[0]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[0] = DFFE(RB1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L62 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13584
--operation mode is normal

DC1L62 = XD1_readdata[0] & (DC1L410 # RB1_readdata[0]) # !XD1_readdata[0] & !YD1_enet_nios_data_master_requests_watchdog_s1 & (DC1L410 # RB1_readdata[0]);


--PD1_readdata[0] is dual_processor:inst|timer1:the_timer1|readdata[0]
--operation mode is normal

PD1_readdata[0]_lut_out = !PD1L161;
PD1_readdata[0] = DFFE(PD1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L63 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13585
--operation mode is normal

DC1L63 = DC1L61 & DC1L62 & (PD1_readdata[0] # !QD1_enet_nios_data_master_requests_timer1_s1);


--DC1_dbs_16_reg_segment_0[0] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[0]
--operation mode is normal

DC1_dbs_16_reg_segment_0[0]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L449);
DC1_dbs_16_reg_segment_0[0] = DFFE(DC1_dbs_16_reg_segment_0[0]_lut_out, clk, K1_data_out, , DC1L1);


--F1L1784Q is position_velocity_interface_unit:inst18|data_output[0]~reg0
--operation mode is normal

F1L1784Q_lut_out = F1L1782 & (F1L484) # !F1L1782 & F1L1784Q;
F1L1784Q = DFFE(F1L1784Q_lut_out, clk, , , );


--DC1L64 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13586
--operation mode is normal

DC1L64 = DC1_dbs_16_reg_segment_0[0] & (F1L1784Q # !DD1_chipselect_to_the_pv_unit1) # !DC1_dbs_16_reg_segment_0[0] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (F1L1784Q # !DD1_chipselect_to_the_pv_unit1);


--XB1_data_to_cpu[0] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[0]
--operation mode is normal

XB1_data_to_cpu[0]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[0] # !XD1L4 & (XB1L64));
XB1_data_to_cpu[0] = DFFE(XB1_data_to_cpu[0]_lut_out, clk, K1_data_out, , );


--DC1L65 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13588
--operation mode is normal

DC1L65 = DC1L64 & DC1L72 & (XB1_data_to_cpu[0] # !YB1_dac_spi_spi_control_port_chipselect);


--DC1L66 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13589
--operation mode is normal

DC1L66 = FC1_incoming_ext_ram_bus_data[0] & (ME13_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[0] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L67 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13590
--operation mode is normal

DC1L67 = DC1L66 & (DC1_dbs_16_reg_segment_0[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & !FC1L88);


--DC1L395 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~471
--operation mode is normal

DC1L395 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[0] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[0]) # !AC1L51;


--DC1L68 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13591
--operation mode is normal

DC1L68 = DC1L67 & DC1L395 & (DC1_dbs_16_reg_segment_0[0] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L69 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13592
--operation mode is normal

DC1L69 = DC1L60 & DC1L63 & DC1L65 & DC1L68;

--DC1L73 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13852
--operation mode is normal

DC1L73 = DC1L60 & DC1L63 & DC1L65 & DC1L68;


--PB1_readdata is dual_processor:inst|bounceback_int:the_bounceback_int|readdata
--operation mode is normal

PB1_readdata_lut_out = PB1L7 # F1L1780Q & !VJ1_dc_address[2] & !VJ1_dc_address[3];
PB1_readdata = DFFE(PB1_readdata_lut_out, clk, K1_data_out, , );


--VB1_readdata[0] is dual_processor:inst|control_int:the_control_int|readdata[0]
--operation mode is normal

VB1_readdata[0]_lut_out = VB1L51 # TB1_data_out[0] & !VJ1_dc_address[2] & !VJ1_dc_address[3];
VB1_readdata[0] = DFFE(VB1_readdata[0]_lut_out, clk, K1_data_out, , );


--QB1_enet_nios_data_master_requests_bounceback_int_s1 is dual_processor:inst|bounceback_int_s1_arbitrator:the_bounceback_int_s1|enet_nios_data_master_requests_bounceback_int_s1
--operation mode is normal

QB1_enet_nios_data_master_requests_bounceback_int_s1 = QB1L1 & (JH1_dc_write # JH1_dc_read);


--DC1L71 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13789
--operation mode is normal

DC1L71 = (PB1_readdata & (VB1_readdata[0] # !WB1_enet_nios_data_master_requests_control_int_s1) # !PB1_readdata & !QB1_enet_nios_data_master_requests_bounceback_int_s1 & (VB1_readdata[0] # !WB1_enet_nios_data_master_requests_control_int_s1)) & CASCADE(DC1L73);


--HE14L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~473
--operation mode is arithmetic

HE14L7 = CE1_pp_carry_reg_node[0] $ !CE1_partial_product_node[0][0];

--HE14L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~475
--operation mode is arithmetic

HE14L8 = CARRY(CE1_pp_carry_reg_node[0] & !CE1_partial_product_node[0][0]);


--N1_q[0] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[0]
--operation mode is normal

N1_q[0]_lut_out = CJ1_custom_instruction_start[0] & N1L65 # !CJ1_custom_instruction_start[0] & (N1L66);
N1_q[0] = DFFE(N1_q[0]_lut_out, clk, K1_data_out, , JH1L8);


--N1L46 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9691
--operation mode is normal

N1L46 = N1_negate $ N1_q[0];


--DC1L360 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~13594
--operation mode is normal

DC1L360 = ME8_q[2] & (ME1_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[2] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L361 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~13595
--operation mode is normal

DC1L361 = FC1_incoming_ext_ram_bus_data[26] & (ME10_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[26] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L362 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~13596
--operation mode is normal

DC1L362 = FC1_incoming_ext_ram_bus_data[10] & (ME6_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[10] & !FC1L88 & (ME6_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1836Q is position_velocity_interface_unit:inst18|data_output[26]~reg0
--operation mode is normal

F1L1836Q_lut_out = F1L1782 & (F1L844) # !F1L1782 & F1L1836Q;
F1L1836Q = DFFE(F1L1836Q_lut_out, clk, , , );


--DC1L363 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~13597
--operation mode is normal

DC1L363 = DC1L361 & DC1L362 & (F1L1836Q # !DD1_chipselect_to_the_pv_unit1);


--E1L943Q is simple_pvu:inst13|data_output[26]~reg0
--operation mode is normal

E1L943Q_lut_out = E1L1041 # E1L1037 & (E1L291 # E1L293);
E1L943Q = DFFE(E1L943Q_lut_out, clk, , , E1L1053);


--DC1L364 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]~13598
--operation mode is normal

DC1L364 = DC1L360 & DC1L363 & (E1L943Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L423 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13599
--operation mode is normal

DC1L423 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[26] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[26]);


--DC1_enet_nios_data_master_readdata[26] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[26]
--operation mode is normal

DC1_enet_nios_data_master_readdata[26] = DC1L345 & DC1L364 & (DC1L423 # !AC1L51);


--PJ27L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F26|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ27L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[26] # !LH1_p3_do_custom_instruction);

--PJ27_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F26|cascout
--operation mode is normal

PJ27_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[26] # !LH1_p3_do_custom_instruction);


--ME15_q[26] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[26]
ME15_q[26]_data_in = KJ1L36;
ME15_q[26]_write_enable = RH1L6;
ME15_q[26]_clock_0 = clk;
ME15_q[26]_clock_1 = clk;
ME15_q[26]_clock_enable_1 = JH1L8;
ME15_q[26]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[26]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[26] = MEMORY_SEGMENT(ME15_q[26]_data_in, ME15_q[26]_write_enable, ME15_q[26]_clock_0, ME15_q[26]_clock_1, , , , ME15_q[26]_clock_enable_1, VCC, ME15_q[26]_write_address, ME15_q[26]_read_address);


--ED1L2 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|pv_unit2_avalonS_in_a_read_cycle~10
--operation mode is normal

ED1L2 = !WD1L1 # !VJ1_dc_address[12] # !YD1L3 # !JH1_dc_read;


--E1L123 is simple_pvu:inst13|Mux~1693
--operation mode is normal

E1L123 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & E1_VELOCITY_COUNT[2]);


--E1L115 is simple_pvu:inst13|Mux~1689
--operation mode is normal

E1L115 = VJ1_dc_address[2] & VJ1_dc_address[3] & E1_VELOCITY[2];


--E1L121 is simple_pvu:inst13|Mux~1692
--operation mode is normal

E1L121 = VJ1_dc_address[4] & (E1L117 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L119);


--RD1_internal_counter[2] is dual_processor:inst|timer2:the_timer2|internal_counter[2]
--operation mode is counter

RD1_internal_counter[2]_lut_out = RD1_internal_counter[2] $ (RD1L63);
RD1_internal_counter[2]_sload_eqn = (RD1L2 & RD1_period_l_register[2]) # (!RD1L2 & RD1_internal_counter[2]_lut_out);
RD1_internal_counter[2] = DFFE(RD1_internal_counter[2]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L65 is dual_processor:inst|timer2:the_timer2|internal_counter[2]~1553
--operation mode is counter

RD1L65 = CARRY(RD1_internal_counter[2] # !RD1L63);


--RD1L228 is dual_processor:inst|timer2:the_timer2|snap_strobe~25
--operation mode is normal

RD1L228 = RD1L160 & VJ1_dc_address[4] & (!VJ1_dc_address[3]);


--RD1_period_h_wr_strobe is dual_processor:inst|timer2:the_timer2|period_h_wr_strobe
--operation mode is normal

RD1_period_h_wr_strobe = RD1L160 & VJ1_dc_address[2] & VJ1_dc_address[3] & !VJ1_dc_address[4];


--RD1_internal_counter[18] is dual_processor:inst|timer2:the_timer2|internal_counter[18]
--operation mode is counter

RD1_internal_counter[18]_lut_out = RD1_internal_counter[18] $ (RD1L95);
RD1_internal_counter[18]_sload_eqn = (RD1L2 & RD1_period_h_register[2]) # (!RD1L2 & RD1_internal_counter[18]_lut_out);
RD1_internal_counter[18] = DFFE(RD1_internal_counter[18]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L97 is dual_processor:inst|timer2:the_timer2|internal_counter[18]~1556
--operation mode is counter

RD1L97 = CARRY(RD1_internal_counter[18] # !RD1L95);


--RD1_period_l_wr_strobe is dual_processor:inst|timer2:the_timer2|period_l_wr_strobe
--operation mode is normal

RD1_period_l_wr_strobe = RD1L160 & VJ1_dc_address[3] & !VJ1_dc_address[2] & !VJ1_dc_address[4];


--LK1_readdata[2] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[2]
--operation mode is normal

LK1_readdata[2]_lut_out = !LK1L35;
LK1_readdata[2] = DFFE(LK1_readdata[2]_lut_out, clk, K1_data_out, , );


--PD1_readdata[2] is dual_processor:inst|timer1:the_timer1|readdata[2]
--operation mode is normal

PD1_readdata[2]_lut_out = PD1L170 # PD1L171 # XD1L5 & PD1_period_l_register[2];
PD1_readdata[2] = DFFE(PD1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L98 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13600
--operation mode is normal

DC1L98 = LK1_readdata[2] & (PD1_readdata[2] # !QD1_enet_nios_data_master_requests_timer1_s1) # !LK1_readdata[2] & !WD1_enet_nios_data_master_qualified_request_uart2_s1 & (PD1_readdata[2] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[2] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[2]
--operation mode is normal

XB1_data_to_cpu[2]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[2] # !XD1L4 & (XB1L69));
XB1_data_to_cpu[2] = DFFE(XB1_data_to_cpu[2]_lut_out, clk, K1_data_out, , );


--RB1_readdata[2] is dual_processor:inst|button_pio:the_button_pio|readdata[2]
--operation mode is normal

RB1_readdata[2]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[2] = DFFE(RB1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L99 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13601
--operation mode is normal

DC1L99 = XB1_data_to_cpu[2] & (DC1L410 # RB1_readdata[2]) # !XB1_data_to_cpu[2] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[2]);


--GK1_readdata[2] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[2]
--operation mode is normal

GK1_readdata[2]_lut_out = !GK1L34;
GK1_readdata[2] = DFFE(GK1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L100 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13602
--operation mode is normal

DC1L100 = DC1L98 & DC1L99 & (GK1_readdata[2] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);

--DC1L108 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13853
--operation mode is normal

DC1L108 = DC1L98 & DC1L99 & (GK1_readdata[2] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--BD1_readdata[2] is dual_processor:inst|opto_data:the_opto_data|readdata[2]
--operation mode is normal

BD1_readdata[2]_lut_out = opto_data[2] & (T1L1 # XD1L7 & BD1_data_dir[2]) # !opto_data[2] & XD1L7 & BD1_data_dir[2];
BD1_readdata[2] = DFFE(BD1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L101 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13604
--operation mode is normal

DC1L101 = enet_D[2] & (BD1_readdata[2] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[2] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[2] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L102 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13605
--operation mode is normal

DC1L102 = FC1_incoming_ext_ram_bus_data[2] & (ME13_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[2] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[2] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L397 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~473
--operation mode is normal

DC1L397 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[2] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[2]) # !AC1L51;


--DC1_dbs_16_reg_segment_0[2] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[2]
--operation mode is normal

DC1_dbs_16_reg_segment_0[2]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[2] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L453);
DC1_dbs_16_reg_segment_0[2] = DFFE(DC1_dbs_16_reg_segment_0[2]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L103 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13606
--operation mode is normal

DC1L103 = DC1L102 & DC1L397 & (DC1_dbs_16_reg_segment_0[2] # !FC1L88);


--DC1L104 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13607
--operation mode is normal

DC1L104 = DC1L101 & DC1L103 & (DC1_dbs_16_reg_segment_0[2] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L106 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13790
--operation mode is normal

DC1L106 = (DC1L107 & DC1L104 & (DC1_dbs_16_reg_segment_0[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L108);


--VB1_d1_data_in[2] is dual_processor:inst|control_int:the_control_int|d1_data_in[2]
--operation mode is normal

VB1_d1_data_in[2]_lut_out = TB1_data_out[2];
VB1_d1_data_in[2] = DFFE(VB1_d1_data_in[2]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[2] is dual_processor:inst|control_int:the_control_int|d2_data_in[2]
--operation mode is normal

VB1_d2_data_in[2]_lut_out = VB1_d1_data_in[2];
VB1_d2_data_in[2] = DFFE(VB1_d2_data_in[2]_lut_out, clk, K1_data_out, , );


--GC1_d1_data_in[2] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[2]
--operation mode is normal

GC1_d1_data_in[2]_lut_out = UK6_dffs[0];
GC1_d1_data_in[2] = DFFE(GC1_d1_data_in[2]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[2] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[2]
--operation mode is normal

GC1_d2_data_in[2]_lut_out = GC1_d1_data_in[2];
GC1_d2_data_in[2] = DFFE(GC1_d2_data_in[2]_lut_out, clk, K1_data_out, , );


--F1_LS_CAM_LATCH_DATA_INPUT[2] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[2]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[2]_lut_out = TK3_matchout_node[2] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[2] & (F1_LS_CAM_LATCH_DATA_INPUT[2]);
F1_LS_CAM_LATCH_DATA_INPUT[2] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[2]_lut_out, clk, !SC1_data_out[0], , );


--FJ1L50 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|V_deferred_reg_in~264
--operation mode is normal

FJ1L50 = LH1_p3_do_iTRET & FJ1_saved_status[2] # !LH1_p3_do_iTRET & (KJ1_true_regA[2]);


--FJ1_C_deferred_we is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_deferred_we
--operation mode is normal

FJ1_C_deferred_we = FJ1L15 # FJ1_V_stored_is_stale & (JH1L8);


--LH1_p3_V_update is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_V_update
--operation mode is normal

LH1_p3_V_update_lut_out = LH1L119 & (!DH1_instruction_2[11] # !DH1_instruction_2[12]);
LH1_p3_V_update = DFFE(LH1_p3_V_update_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[2] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[2]
--operation mode is normal

N1_q[2]_lut_out = CJ1_custom_instruction_start[0] & N1L71 # !CJ1_custom_instruction_start[0] & (N1_q[1]);
N1_q[2] = DFFE(N1_q[2]_lut_out, clk, K1_data_out, , JH1L8);


--FB1_shift_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[8]
--operation mode is normal

FB1_shift_reg[8]_lut_out = FB1L176 & FB1_shift_reg[7] # !FB1L176 & (FB1L183);
FB1_shift_reg[8] = DFFE(FB1_shift_reg[8]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[9]
--operation mode is normal

FB1_tx_holding_reg[9]_lut_out = HG1_op_a[9];
FB1_tx_holding_reg[9] = DFFE(FB1_tx_holding_reg[9]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L182 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3997
--operation mode is normal

FB1L182 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[9] # !FB1_transmitting & (FB1_tx_holding_reg[9])) # !FB1_tx_holding_primed & FB1_shift_reg[9];


--ME12_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME12_q[7]_data_in = EB1L59;
ME12_q[7]_write_enable = EB1L39;
ME12_q[7]_clock_0 = clk;
ME12_q[7]_clock_1 = clk;
ME12_q[7]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[7]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[7] = MEMORY_SEGMENT(ME12_q[7]_data_in, ME12_q[7]_write_enable, ME12_q[7]_clock_0, ME12_q[7]_clock_1, , , , , VCC, ME12_q[7]_write_address, ME12_q[7]_read_address);


--V1L80 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~127
--operation mode is normal

V1L80 = DG1_dc_address[1] & ME10_q[7] # !DG1_dc_address[1] & (ME12_q[7]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L61 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2463
--operation mode is normal

V1L61 = WG1_q[15] & (ME1_q[7] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[15] & !CB1L5 & (ME1_q[7] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L62 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2464
--operation mode is normal

V1L62 = V1L80 & V1L61 & (ME6_q[7] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L64 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2533
--operation mode is normal

V1L64 = V1L80 & V1L61 & (ME6_q[7] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[15] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[15]
--operation mode is normal

FB1_data_to_cpu[15]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[15] # !FB1L32 & (FB1L137));
FB1_data_to_cpu[15] = DFFE(FB1_data_to_cpu[15]_lut_out, clk, K1_data_out, , );


--V1L63 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[15]~2501
--operation mode is normal

V1L63 = (ME8_q[7] & (FB1_data_to_cpu[15] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[7] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[15] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L64);


--EB1L70 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[26]~458
--operation mode is normal

EB1L70 = EB1L30 & HG1_op_a[10] # !EB1L30 & (ZJ1_op_a[26]);


--T1L43 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[10]~135
--operation mode is normal

T1L43 = T1L24 & HG1_op_a[10] # !T1L24 & (DC1L35);


--AB1L52 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[10]~135
--operation mode is normal

AB1L52 = AB1L31 & HG1_op_a[10] # !AB1L31 & (DC1L35);


--FB1_endofpacketvalue_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[10]
--operation mode is normal

FB1_endofpacketvalue_reg[10]_lut_out = HG1_op_a[10];
FB1_endofpacketvalue_reg[10] = DFFE(FB1_endofpacketvalue_reg[10]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[10]
--operation mode is normal

FB1_spi_slave_select_reg[10]_lut_out = FB1_spi_slave_select_holding_reg[10];
FB1_spi_slave_select_reg[10] = DFFE(FB1_spi_slave_select_reg[10]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[10]
--operation mode is normal

FB1_rx_holding_reg[10]_lut_out = FB1_shift_reg[10];
FB1_rx_holding_reg[10] = DFFE(FB1_rx_holding_reg[10]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L31 is dual_processor:inst|adc_spi:the_adc_spi|Equal~981
--operation mode is normal

FB1L31 = DG1_dc_address[1] & DG1_dc_address[3] & (!DG1_dc_address[2]);


--FB1L131 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[10]~8101
--operation mode is normal

FB1L131 = FB1L31 & FB1_spi_slave_select_reg[10] # !FB1L31 & (FB1_rx_holding_reg[10]);


--FB1L32 is dual_processor:inst|adc_spi:the_adc_spi|Equal~982
--operation mode is normal

FB1L32 = DG1_dc_address[2] & DG1_dc_address[3] & (!DG1_dc_address[1]);


--FB1L132 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[10]~8102
--operation mode is normal

FB1L132 = FB1L32 & FB1_endofpacketvalue_reg[10] # !FB1L32 & (FB1L131);


--FB1L33 is dual_processor:inst|adc_spi:the_adc_spi|Equal~983
--operation mode is normal

FB1L33 = DG1_dc_address[1] & DG1_dc_address[2] & (!DG1_dc_address[3]);


--FB1L34 is dual_processor:inst|adc_spi:the_adc_spi|Equal~984
--operation mode is normal

FB1L34 = DG1_dc_address[2] & (!DG1_dc_address[1] & !DG1_dc_address[3]);


--VE1L93 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~175
--operation mode is normal

VE1L93 = NE1_instruction_1[12] & NE1_instruction_1[13] & !NE1_instruction_1[7] & !NE1_instruction_1[9];

--VE1L95 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~179
--operation mode is normal

VE1L95 = NE1_instruction_1[12] & NE1_instruction_1[13] & !NE1_instruction_1[7] & !NE1_instruction_1[9];


--VE1L94 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_is_eightie~177
--operation mode is normal

VE1L94 = (!NE1_instruction_1[8] & (NE1_instruction_1[5] & NE1_instruction_1[6] # !NE1_instruction_1[11])) & CASCADE(VE1L95);


--ME11_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane2_module:ad_setup_ram_lane2|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME11_q[7]_data_in = EB1L67;
ME11_q[7]_write_enable = EB1L41;
ME11_q[7]_clock_0 = clk;
ME11_q[7]_clock_1 = clk;
ME11_q[7]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[7]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME11_q[7] = MEMORY_SEGMENT(ME11_q[7]_data_in, ME11_q[7]_write_enable, ME11_q[7]_clock_0, ME11_q[7]_clock_1, , , , , VCC, ME11_q[7]_write_address, ME11_q[7]_read_address);


--ME13_q[7] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME13_q[7]_data_in = EB1L51;
ME13_q[7]_write_enable = EB1L37;
ME13_q[7]_clock_0 = clk;
ME13_q[7]_clock_1 = clk;
ME13_q[7]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[7]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[7] = MEMORY_SEGMENT(ME13_q[7]_data_in, ME13_q[7]_write_enable, ME13_q[7]_clock_0, ME13_q[7]_clock_1, , , , , VCC, ME13_q[7]_write_address, ME13_q[7]_read_address);


--V1L72 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~119
--operation mode is normal

V1L72 = DG1_dc_address[1] & ME11_q[7] # !DG1_dc_address[1] & (ME13_q[7]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--ME2_q[7] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane0_module:ad_cmd_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME2_q[7]_data_in = T1L40;
ME2_q[7]_write_enable = T1L30;
ME2_q[7]_clock_0 = clk;
ME2_q[7]_clock_1 = clk;
ME2_q[7]_write_address = WR_ADDR(T1L4);
ME2_q[7]_read_address = RD_ADDR(T1L4);
ME2_q[7] = MEMORY_SEGMENT(ME2_q[7]_data_in, ME2_q[7]_write_enable, ME2_q[7]_clock_0, ME2_q[7]_clock_1, , , , , VCC, ME2_q[7]_write_address, ME2_q[7]_read_address);


--V1L29 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2466
--operation mode is normal

V1L29 = WG1_q[7] & (ME2_q[7] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[7] & !CB1L5 & (ME2_q[7] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L30 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2467
--operation mode is normal

V1L30 = V1L72 & V1L29 & (ME7_q[7] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L32 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2534
--operation mode is normal

V1L32 = V1L72 & V1L29 & (ME7_q[7] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--ME9_q[7] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane0_module:ad_result_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7]
ME9_q[7]_data_in = AB1L49;
ME9_q[7]_write_enable = AB1L38;
ME9_q[7]_clock_0 = clk;
ME9_q[7]_clock_1 = clk;
ME9_q[7]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[7]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME9_q[7] = MEMORY_SEGMENT(ME9_q[7]_data_in, ME9_q[7]_write_enable, ME9_q[7]_clock_0, ME9_q[7]_clock_1, , , , , VCC, ME9_q[7]_write_address, ME9_q[7]_read_address);


--FB1_data_to_cpu[7] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[7]
--operation mode is normal

FB1_data_to_cpu[7]_lut_out = FB1L34 & FB1_RRDY # !FB1L34 & (FB1L124);
FB1_data_to_cpu[7] = DFFE(FB1_data_to_cpu[7]_lut_out, clk, K1_data_out, , );


--V1L31 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[7]~2502
--operation mode is normal

V1L31 = (ME9_q[7] & (FB1_data_to_cpu[7] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[7] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[7] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L32);


--AB1L47 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[5]~136
--operation mode is normal

AB1L47 = AB1L31 & HG1_op_a[5] # !AB1L31 & (DC1L30);


--T1L38 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[5]~136
--operation mode is normal

T1L38 = T1L24 & HG1_op_a[5] # !T1L24 & (DC1L30);


--EB1L65 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[21]~459
--operation mode is normal

EB1L65 = EB1L30 & HG1_op_a[5] # !EB1L30 & (ZJ1_op_a[21]);


--F1L780 is position_velocity_interface_unit:inst18|Mux~3740
--operation mode is normal

F1L780 = VJ1_dc_address[5] & (F1L776 & F1L778 # !F1L776 & (F1L770)) # !VJ1_dc_address[5] & (F1L776);


--E1L1023 is simple_pvu:inst13|data_output[31]~7774
--operation mode is normal

E1L1023 = !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[21]);


--E1_VELOCITY_COUNT[21] is simple_pvu:inst13|VELOCITY_COUNT[21]
--operation mode is arithmetic

E1_VELOCITY_COUNT[21]_lut_out = E1_VELOCITY_COUNT[21] $ E1L550;
E1_VELOCITY_COUNT[21] = DFFE(E1_VELOCITY_COUNT[21]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L553 is simple_pvu:inst13|VELOCITY_COUNT[21]~1865
--operation mode is arithmetic

E1L553 = CARRY(!E1L550 # !E1_VELOCITY_COUNT[21]);


--E1L1025 is simple_pvu:inst13|data_output[31]~7775
--operation mode is normal

E1L1025 = VJ1_dc_address[5] & (E1_VELOCITY[21] # VJ1_dc_address[4]) # !VJ1_dc_address[5] & (!VJ1_dc_address[4] & E1L277);


--HE26L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1106
--operation mode is arithmetic

HE26L18 = HE23L34 $ EE2_single_input_node[7] $ HE26L9;

--HE26L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1108
--operation mode is arithmetic

HE26L19 = CARRY(HE23L34 & !EE2_single_input_node[7] & !HE26L9 # !HE23L34 & (!HE26L9 # !EE2_single_input_node[7]));


--N1L47 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9692
--operation mode is arithmetic

N1L47 = N1_negate $ N1_q[21] $ N1L37;

--N1L48 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9694
--operation mode is arithmetic

N1L48 = CARRY(N1_negate $ !N1_q[21] # !N1L37);


--CC1_enet_nios_custom_instruction_master_result[21] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[21]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[21] = CC1L4 & (HE26L18 # N1L47 & !CC1L46) # !CC1L4 & (N1L47 & !CC1L46);


--YH1L1 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always4~0
--operation mode is normal

YH1L1 = EC1L20 & (!YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[0]);


--YH1L2 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always5~0
--operation mode is normal

YH1L2 = EC1L20 & YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[1];


--YH1L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_receive:the_enet_nios_instruction_receive|enet_nios_cpu_instruction_fifo_fifo_module:the_enet_nios_cpu_instruction_fifo_fifo_module|always6~0
--operation mode is normal

YH1L3 = EC1L20 & YH1_unxshiftxwrite_pointerxxwraddress_calculatorx1_out[2];


--FJ1_saved_status[3] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[3]
--operation mode is normal

FJ1_saved_status[3]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[3] # !FJ1L18 & (FJ1L37)) # !LH1_p3_do_iWRCTL & (FJ1L37);
FJ1_saved_status[3] = DFFE(FJ1_saved_status[3]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L34 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|N_deferred_reg_in~264
--operation mode is normal

FJ1L34 = LH1_p3_do_iTRET & FJ1_saved_status[3] # !LH1_p3_do_iTRET & (KJ1_true_regA[3]);


--FJ1_saved_status[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|saved_status[0]
--operation mode is normal

FJ1_saved_status[0]_lut_out = LH1_p3_do_iWRCTL & (FJ1L18 & KJ1_true_regA[0] # !FJ1L18 & (FJ1L16)) # !LH1_p3_do_iWRCTL & (FJ1L16);
FJ1_saved_status[0] = DFFE(FJ1_saved_status[0]_lut_out, clk, K1_data_out, , FJ1L124);


--FJ1L12 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|C_deferred_reg_in~264
--operation mode is normal

FJ1L12 = LH1_p3_do_iTRET & FJ1_saved_status[0] # !LH1_p3_do_iTRET & (KJ1_true_regA[0]);


--LH1_p3_c_is_borrow is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_c_is_borrow
--operation mode is normal

LH1_p3_c_is_borrow_lut_out = LH1L119 & (DH1_instruction_2[12] $ DH1_instruction_2[11]);
LH1_p3_c_is_borrow = DFFE(LH1_p3_c_is_borrow_lut_out, clk, K1_data_out, , JH1L8);


--LH1L143 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~219
--operation mode is normal

LH1L143 = DH1_instruction_2[6] & (LH1L91 # LH1L101 & !DH1_instruction_2[5]);


--LH1L144 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~220
--operation mode is normal

LH1L144 = DH1_subinstruction_2[0] # !LH1L143 & (DH1_instruction_2[13] # !LH1L103);

--LH1L146 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~224
--operation mode is normal

LH1L146 = DH1_subinstruction_2[0] # !LH1L143 & (DH1_instruction_2[13] # !LH1L103);


--LH1L145 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_skip_is_active~222
--operation mode is normal

LH1L145 = (!LH1L140 # !DH1_instruction_2[5] # !DH1_instruction_2[7] # !DH1_subinstruction_2[0]) & CASCADE(LH1L146);


--XB1_rd_strobe is dual_processor:inst|dac_spi:the_dac_spi|rd_strobe
--operation mode is normal

XB1_rd_strobe_lut_out = !XB1_rd_strobe & (YB1L1 & JH1_dc_read);
XB1_rd_strobe = DFFE(XB1_rd_strobe_lut_out, clk, K1_data_out, , );


--XB1L13 is dual_processor:inst|dac_spi:the_dac_spi|EOP~379
--operation mode is normal

XB1L13 = (T1L2 & YB1L1 & JH1_dc_read & !XB1_rd_strobe) & CASCADE(XB1L23);


--MK1_do_start_rx is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|do_start_rx
--operation mode is normal

MK1_do_start_rx_lut_out = MK1_delayed_unxsync_rxdxx1 & (!MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & !MK1_sync_rxd);
MK1_do_start_rx = DFFE(MK1_do_start_rx_lut_out, clk, K1_data_out, , );


--MK1_sync_rxd is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|sync_rxd
--operation mode is normal

MK1_sync_rxd_lut_out = MK1_d1_source_rxd;
MK1_sync_rxd = DFFE(MK1_sync_rxd_lut_out, clk, K1_data_out, , );


--MK1_baud_clk_en is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_clk_en
--operation mode is normal

MK1_baud_clk_en_lut_out = MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_clk_en = DFFE(MK1_baud_clk_en_lut_out, clk, K1_data_out, , );


--MK1L59 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in~77
--operation mode is normal

MK1L59 = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & MK1_baud_clk_en;


--MK1L70 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~1109
--operation mode is normal

MK1L70 = MK1_do_start_rx # MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & MK1_baud_clk_en;


--HK1_do_start_rx is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|do_start_rx
--operation mode is normal

HK1_do_start_rx_lut_out = HK1_delayed_unxsync_rxdxx1 & (!HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & !HK1_sync_rxd);
HK1_do_start_rx = DFFE(HK1_do_start_rx_lut_out, clk, K1_data_out, , );


--HK1_sync_rxd is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|sync_rxd
--operation mode is normal

HK1_sync_rxd_lut_out = HK1_d1_source_rxd;
HK1_sync_rxd = DFFE(HK1_sync_rxd_lut_out, clk, K1_data_out, , );


--HK1_baud_clk_en is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_clk_en
--operation mode is normal

HK1_baud_clk_en_lut_out = HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_clk_en = DFFE(HK1_baud_clk_en_lut_out, clk, K1_data_out, , );


--HK1L56 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in~77
--operation mode is normal

HK1L56 = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & HK1_baud_clk_en;


--HK1L67 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]~1109
--operation mode is normal

HK1L67 = HK1_do_start_rx # HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0] & HK1_baud_clk_en;


--VC1_internal_counter[4] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[4]
--operation mode is counter

VC1_internal_counter[4]_lut_out = VC1_internal_counter[4] $ (VC1L34);
VC1_internal_counter[4]_sload_eqn = (VC1L2 & VC1_period_l_register[4]) # (!VC1L2 & VC1_internal_counter[4]_lut_out);
VC1_internal_counter[4] = DFFE(VC1_internal_counter[4]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L36 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[4]~1553
--operation mode is counter

VC1L36 = CARRY(!VC1L34 # !VC1_internal_counter[4]);


--VC1_internal_counter[5] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[5]
--operation mode is counter

VC1_internal_counter[5]_lut_out = VC1_internal_counter[5] $ (!VC1L36);
VC1_internal_counter[5]_sload_eqn = (VC1L2 & VC1_period_l_register[5]) # (!VC1L2 & VC1_internal_counter[5]_lut_out);
VC1_internal_counter[5] = DFFE(VC1_internal_counter[5]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L38 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[5]~1556
--operation mode is counter

VC1L38 = CARRY(VC1_internal_counter[5] & (!VC1L36));


--VC1_internal_counter[6] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[6]
--operation mode is counter

VC1_internal_counter[6]_lut_out = VC1_internal_counter[6] $ (VC1L38);
VC1_internal_counter[6]_sload_eqn = (VC1L2 & VC1_period_l_register[6]) # (!VC1L2 & VC1_internal_counter[6]_lut_out);
VC1_internal_counter[6] = DFFE(VC1_internal_counter[6]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L40 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[6]~1559
--operation mode is counter

VC1L40 = CARRY(VC1_internal_counter[6] # !VC1L38);


--VC1_internal_counter[7] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[7]
--operation mode is counter

VC1_internal_counter[7]_lut_out = VC1_internal_counter[7] $ (!VC1L40);
VC1_internal_counter[7]_sload_eqn = (VC1L2 & VC1_period_l_register[7]) # (!VC1L2 & VC1_internal_counter[7]_lut_out);
VC1_internal_counter[7] = DFFE(VC1_internal_counter[7]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L42 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[7]~1562
--operation mode is counter

VC1L42 = CARRY(!VC1_internal_counter[7] & (!VC1L40));


--VC1L12 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~397
--operation mode is normal

VC1L12 = VC1_internal_counter[4] & VC1_internal_counter[5] & !VC1_internal_counter[6] & !VC1_internal_counter[7];

--VC1L20 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~414
--operation mode is normal

VC1L20 = VC1_internal_counter[4] & VC1_internal_counter[5] & !VC1_internal_counter[6] & !VC1_internal_counter[7];


--VC1_internal_counter[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[0]
--operation mode is counter

VC1_internal_counter[0]_lut_out = !VC1_internal_counter[0];
VC1_internal_counter[0]_sload_eqn = (VC1L2 & VC1_period_l_register[0]) # (!VC1L2 & VC1_internal_counter[0]_lut_out);
VC1_internal_counter[0] = DFFE(VC1_internal_counter[0]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L28 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[0]~1565
--operation mode is counter

VC1L28 = CARRY(!VC1_internal_counter[0]);


--VC1_internal_counter[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[1]
--operation mode is counter

VC1_internal_counter[1]_lut_out = VC1_internal_counter[1] $ (!VC1L28);
VC1_internal_counter[1]_sload_eqn = (VC1L2 & VC1_period_l_register[1]) # (!VC1L2 & VC1_internal_counter[1]_lut_out);
VC1_internal_counter[1] = DFFE(VC1_internal_counter[1]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L30 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[1]~1568
--operation mode is counter

VC1L30 = CARRY(!VC1_internal_counter[1] & (!VC1L28));


--VC1_internal_counter[2] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[2]
--operation mode is counter

VC1_internal_counter[2]_lut_out = VC1_internal_counter[2] $ (VC1L30);
VC1_internal_counter[2]_sload_eqn = (VC1L2 & VC1_period_l_register[2]) # (!VC1L2 & VC1_internal_counter[2]_lut_out);
VC1_internal_counter[2] = DFFE(VC1_internal_counter[2]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L32 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[2]~1571
--operation mode is counter

VC1L32 = CARRY(VC1_internal_counter[2] # !VC1L30);


--VC1_internal_counter[3] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[3]
--operation mode is counter

VC1_internal_counter[3]_lut_out = VC1_internal_counter[3] $ (!VC1L32);
VC1_internal_counter[3]_sload_eqn = (VC1L2 & VC1_period_l_register[3]) # (!VC1L2 & VC1_internal_counter[3]_lut_out);
VC1_internal_counter[3] = DFFE(VC1_internal_counter[3]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L34 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[3]~1574
--operation mode is counter

VC1L34 = CARRY(!VC1_internal_counter[3] & (!VC1L32));


--VC1L16 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~406
--operation mode is normal

VC1L16 = (VC1_internal_counter[0] & !VC1_internal_counter[1] & !VC1_internal_counter[2] & !VC1_internal_counter[3]) & CASCADE(VC1L20);


--VC1_internal_counter[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[15]
--operation mode is counter

VC1_internal_counter[15]_lut_out = VC1_internal_counter[15] $ (!VC1L56);
VC1_internal_counter[15]_sload_eqn = (VC1L2 & VC1_period_l_register[15]) # (!VC1L2 & VC1_internal_counter[15]_lut_out);
VC1_internal_counter[15] = DFFE(VC1_internal_counter[15]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L58 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[15]~1577
--operation mode is counter

VC1L58 = CARRY(VC1_internal_counter[15] & (!VC1L56));


--VC1_internal_counter[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[12]
--operation mode is counter

VC1_internal_counter[12]_lut_out = VC1_internal_counter[12] $ (VC1L50);
VC1_internal_counter[12]_sload_eqn = (VC1L2 & VC1_period_l_register[12]) # (!VC1L2 & VC1_internal_counter[12]_lut_out);
VC1_internal_counter[12] = DFFE(VC1_internal_counter[12]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L52 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[12]~1580
--operation mode is counter

VC1L52 = CARRY(VC1_internal_counter[12] # !VC1L50);


--VC1_internal_counter[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[13]
--operation mode is counter

VC1_internal_counter[13]_lut_out = VC1_internal_counter[13] $ (!VC1L52);
VC1_internal_counter[13]_sload_eqn = (VC1L2 & VC1_period_l_register[13]) # (!VC1L2 & VC1_internal_counter[13]_lut_out);
VC1_internal_counter[13] = DFFE(VC1_internal_counter[13]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L54 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[13]~1583
--operation mode is counter

VC1L54 = CARRY(!VC1_internal_counter[13] & (!VC1L52));


--VC1_internal_counter[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[14]
--operation mode is counter

VC1_internal_counter[14]_lut_out = VC1_internal_counter[14] $ (VC1L54);
VC1_internal_counter[14]_sload_eqn = (VC1L2 & VC1_period_l_register[14]) # (!VC1L2 & VC1_internal_counter[14]_lut_out);
VC1_internal_counter[14] = DFFE(VC1_internal_counter[14]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L56 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[14]~1586
--operation mode is counter

VC1L56 = CARRY(VC1_internal_counter[14] # !VC1L54);


--VC1L13 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~399
--operation mode is normal

VC1L13 = VC1_internal_counter[15] & !VC1_internal_counter[12] & !VC1_internal_counter[13] & !VC1_internal_counter[14];

--VC1L21 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~415
--operation mode is normal

VC1L21 = VC1_internal_counter[15] & !VC1_internal_counter[12] & !VC1_internal_counter[13] & !VC1_internal_counter[14];


--VC1_internal_counter[9] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[9]
--operation mode is counter

VC1_internal_counter[9]_lut_out = VC1_internal_counter[9] $ (!VC1L44);
VC1_internal_counter[9]_sload_eqn = (VC1L2 & VC1_period_l_register[9]) # (!VC1L2 & VC1_internal_counter[9]_lut_out);
VC1_internal_counter[9] = DFFE(VC1_internal_counter[9]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L46 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[9]~1589
--operation mode is counter

VC1L46 = CARRY(VC1_internal_counter[9] & (!VC1L44));


--VC1_internal_counter[8] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[8]
--operation mode is counter

VC1_internal_counter[8]_lut_out = VC1_internal_counter[8] $ (VC1L42);
VC1_internal_counter[8]_sload_eqn = (VC1L2 & VC1_period_l_register[8]) # (!VC1L2 & VC1_internal_counter[8]_lut_out);
VC1_internal_counter[8] = DFFE(VC1_internal_counter[8]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L44 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[8]~1592
--operation mode is counter

VC1L44 = CARRY(VC1_internal_counter[8] # !VC1L42);


--VC1_internal_counter[10] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[10]
--operation mode is counter

VC1_internal_counter[10]_lut_out = VC1_internal_counter[10] $ (VC1L46);
VC1_internal_counter[10]_sload_eqn = (VC1L2 & VC1_period_l_register[10]) # (!VC1L2 & VC1_internal_counter[10]_lut_out);
VC1_internal_counter[10] = DFFE(VC1_internal_counter[10]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L48 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[10]~1595
--operation mode is counter

VC1L48 = CARRY(VC1_internal_counter[10] # !VC1L46);


--VC1_internal_counter[11] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[11]
--operation mode is counter

VC1_internal_counter[11]_lut_out = VC1_internal_counter[11] $ (!VC1L48);
VC1_internal_counter[11]_sload_eqn = (VC1L2 & VC1_period_l_register[11]) # (!VC1L2 & VC1_internal_counter[11]_lut_out);
VC1_internal_counter[11] = DFFE(VC1_internal_counter[11]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L50 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[11]~1598
--operation mode is counter

VC1L50 = CARRY(!VC1_internal_counter[11] & (!VC1L48));


--VC1L17 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~407
--operation mode is normal

VC1L17 = (VC1_internal_counter[9] & !VC1_internal_counter[8] & !VC1_internal_counter[10] & !VC1_internal_counter[11]) & CASCADE(VC1L21);


--VC1_internal_counter[20] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[20]
--operation mode is counter

VC1_internal_counter[20]_lut_out = VC1_internal_counter[20] $ (VC1L66);
VC1_internal_counter[20]_sload_eqn = (VC1L2 & VC1_period_h_register[4]) # (!VC1L2 & VC1_internal_counter[20]_lut_out);
VC1_internal_counter[20] = DFFE(VC1_internal_counter[20]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L68 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[20]~1601
--operation mode is counter

VC1L68 = CARRY(VC1_internal_counter[20] # !VC1L66);


--VC1_internal_counter[21] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[21]
--operation mode is counter

VC1_internal_counter[21]_lut_out = VC1_internal_counter[21] $ (!VC1L68);
VC1_internal_counter[21]_sload_eqn = (VC1L2 & VC1_period_h_register[5]) # (!VC1L2 & VC1_internal_counter[21]_lut_out);
VC1_internal_counter[21] = DFFE(VC1_internal_counter[21]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L70 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[21]~1604
--operation mode is counter

VC1L70 = CARRY(!VC1_internal_counter[21] & (!VC1L68));


--VC1_internal_counter[22] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[22]
--operation mode is counter

VC1_internal_counter[22]_lut_out = VC1_internal_counter[22] $ (VC1L70);
VC1_internal_counter[22]_sload_eqn = (VC1L2 & VC1_period_h_register[6]) # (!VC1L2 & VC1_internal_counter[22]_lut_out);
VC1_internal_counter[22] = DFFE(VC1_internal_counter[22]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L72 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[22]~1607
--operation mode is counter

VC1L72 = CARRY(VC1_internal_counter[22] # !VC1L70);


--VC1_internal_counter[23] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[23]
--operation mode is counter

VC1_internal_counter[23]_lut_out = VC1_internal_counter[23] $ (!VC1L72);
VC1_internal_counter[23]_sload_eqn = (VC1L2 & VC1_period_h_register[7]) # (!VC1L2 & VC1_internal_counter[23]_lut_out);
VC1_internal_counter[23] = DFFE(VC1_internal_counter[23]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L74 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[23]~1610
--operation mode is counter

VC1L74 = CARRY(!VC1_internal_counter[23] & (!VC1L72));


--VC1L14 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~401
--operation mode is normal

VC1L14 = !VC1_internal_counter[20] & !VC1_internal_counter[21] & !VC1_internal_counter[22] & !VC1_internal_counter[23];

--VC1L22 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~416
--operation mode is normal

VC1L22 = !VC1_internal_counter[20] & !VC1_internal_counter[21] & !VC1_internal_counter[22] & !VC1_internal_counter[23];


--VC1_internal_counter[16] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[16]
--operation mode is counter

VC1_internal_counter[16]_lut_out = VC1_internal_counter[16] $ (VC1L58);
VC1_internal_counter[16]_sload_eqn = (VC1L2 & VC1_period_h_register[0]) # (!VC1L2 & VC1_internal_counter[16]_lut_out);
VC1_internal_counter[16] = DFFE(VC1_internal_counter[16]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L60 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[16]~1613
--operation mode is counter

VC1L60 = CARRY(VC1_internal_counter[16] # !VC1L58);


--VC1_internal_counter[17] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[17]
--operation mode is counter

VC1_internal_counter[17]_lut_out = VC1_internal_counter[17] $ (!VC1L60);
VC1_internal_counter[17]_sload_eqn = (VC1L2 & VC1_period_h_register[1]) # (!VC1L2 & VC1_internal_counter[17]_lut_out);
VC1_internal_counter[17] = DFFE(VC1_internal_counter[17]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L62 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[17]~1616
--operation mode is counter

VC1L62 = CARRY(!VC1_internal_counter[17] & (!VC1L60));


--VC1_internal_counter[18] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[18]
--operation mode is counter

VC1_internal_counter[18]_lut_out = VC1_internal_counter[18] $ (VC1L62);
VC1_internal_counter[18]_sload_eqn = (VC1L2 & VC1_period_h_register[2]) # (!VC1L2 & VC1_internal_counter[18]_lut_out);
VC1_internal_counter[18] = DFFE(VC1_internal_counter[18]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L64 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[18]~1619
--operation mode is counter

VC1L64 = CARRY(VC1_internal_counter[18] # !VC1L62);


--VC1_internal_counter[19] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[19]
--operation mode is counter

VC1_internal_counter[19]_lut_out = VC1_internal_counter[19] $ (!VC1L64);
VC1_internal_counter[19]_sload_eqn = (VC1L2 & VC1_period_h_register[3]) # (!VC1L2 & VC1_internal_counter[19]_lut_out);
VC1_internal_counter[19] = DFFE(VC1_internal_counter[19]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L66 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[19]~1622
--operation mode is counter

VC1L66 = CARRY(!VC1_internal_counter[19] & (!VC1L64));


--VC1L18 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~408
--operation mode is normal

VC1L18 = (!VC1_internal_counter[16] & !VC1_internal_counter[17] & !VC1_internal_counter[18] & !VC1_internal_counter[19]) & CASCADE(VC1L22);


--VC1_internal_counter[28] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[28]
--operation mode is counter

VC1_internal_counter[28]_lut_out = VC1_internal_counter[28] $ (VC1L82);
VC1_internal_counter[28]_sload_eqn = (VC1L2 & VC1_period_h_register[12]) # (!VC1L2 & VC1_internal_counter[28]_lut_out);
VC1_internal_counter[28] = DFFE(VC1_internal_counter[28]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L84 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[28]~1625
--operation mode is counter

VC1L84 = CARRY(VC1_internal_counter[28] # !VC1L82);


--VC1_internal_counter[29] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[29]
--operation mode is counter

VC1_internal_counter[29]_lut_out = VC1_internal_counter[29] $ (!VC1L84);
VC1_internal_counter[29]_sload_eqn = (VC1L2 & VC1_period_h_register[13]) # (!VC1L2 & VC1_internal_counter[29]_lut_out);
VC1_internal_counter[29] = DFFE(VC1_internal_counter[29]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L86 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[29]~1628
--operation mode is counter

VC1L86 = CARRY(!VC1_internal_counter[29] & (!VC1L84));


--VC1_internal_counter[30] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[30]
--operation mode is counter

VC1_internal_counter[30]_lut_out = VC1_internal_counter[30] $ (VC1L86);
VC1_internal_counter[30]_sload_eqn = (VC1L2 & VC1_period_h_register[14]) # (!VC1L2 & VC1_internal_counter[30]_lut_out);
VC1_internal_counter[30] = DFFE(VC1_internal_counter[30]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L88 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[30]~1631
--operation mode is counter

VC1L88 = CARRY(VC1_internal_counter[30] # !VC1L86);


--VC1_internal_counter[31] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[31]
--operation mode is normal

VC1_internal_counter[31]_lut_out = VC1_internal_counter[31] $ (!VC1L88);
VC1_internal_counter[31]_sload_eqn = (VC1L2 & VC1_period_h_register[15]) # (!VC1L2 & VC1_internal_counter[31]_lut_out);
VC1_internal_counter[31] = DFFE(VC1_internal_counter[31]_sload_eqn, clk, K1_data_out, , VC1L1);


--VC1L15 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~403
--operation mode is normal

VC1L15 = !VC1_internal_counter[28] & !VC1_internal_counter[29] & !VC1_internal_counter[30] & !VC1_internal_counter[31];

--VC1L23 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~417
--operation mode is normal

VC1L23 = !VC1_internal_counter[28] & !VC1_internal_counter[29] & !VC1_internal_counter[30] & !VC1_internal_counter[31];


--VC1_internal_counter[24] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[24]
--operation mode is counter

VC1_internal_counter[24]_lut_out = VC1_internal_counter[24] $ (VC1L74);
VC1_internal_counter[24]_sload_eqn = (VC1L2 & VC1_period_h_register[8]) # (!VC1L2 & VC1_internal_counter[24]_lut_out);
VC1_internal_counter[24] = DFFE(VC1_internal_counter[24]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L76 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[24]~1637
--operation mode is counter

VC1L76 = CARRY(VC1_internal_counter[24] # !VC1L74);


--VC1_internal_counter[25] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[25]
--operation mode is counter

VC1_internal_counter[25]_lut_out = VC1_internal_counter[25] $ (!VC1L76);
VC1_internal_counter[25]_sload_eqn = (VC1L2 & VC1_period_h_register[9]) # (!VC1L2 & VC1_internal_counter[25]_lut_out);
VC1_internal_counter[25] = DFFE(VC1_internal_counter[25]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L78 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[25]~1640
--operation mode is counter

VC1L78 = CARRY(!VC1_internal_counter[25] & (!VC1L76));


--VC1_internal_counter[26] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[26]
--operation mode is counter

VC1_internal_counter[26]_lut_out = VC1_internal_counter[26] $ (VC1L78);
VC1_internal_counter[26]_sload_eqn = (VC1L2 & VC1_period_h_register[10]) # (!VC1L2 & VC1_internal_counter[26]_lut_out);
VC1_internal_counter[26] = DFFE(VC1_internal_counter[26]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L80 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[26]~1643
--operation mode is counter

VC1L80 = CARRY(VC1_internal_counter[26] # !VC1L78);


--VC1_internal_counter[27] is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[27]
--operation mode is counter

VC1_internal_counter[27]_lut_out = VC1_internal_counter[27] $ (!VC1L80);
VC1_internal_counter[27]_sload_eqn = (VC1L2 & VC1_period_h_register[11]) # (!VC1L2 & VC1_internal_counter[27]_lut_out);
VC1_internal_counter[27] = DFFE(VC1_internal_counter[27]_sload_eqn, clk, K1_data_out, , VC1L1);

--VC1L82 is dual_processor:inst|o_scope_timer:the_o_scope_timer|internal_counter[27]~1646
--operation mode is counter

VC1L82 = CARRY(!VC1_internal_counter[27] & (!VC1L80));


--VC1L19 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_zero~409
--operation mode is normal

VC1L19 = (!VC1_internal_counter[24] & !VC1_internal_counter[25] & !VC1_internal_counter[26] & !VC1_internal_counter[27]) & CASCADE(VC1L23);


--PD1_internal_counter[4] is dual_processor:inst|timer1:the_timer1|internal_counter[4]
--operation mode is counter

PD1_internal_counter[4]_lut_out = PD1_internal_counter[4] $ (PD1L67);
PD1_internal_counter[4]_sload_eqn = (PD1L2 & PD1_period_l_register[4]) # (!PD1L2 & PD1_internal_counter[4]_lut_out);
PD1_internal_counter[4] = DFFE(PD1_internal_counter[4]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L69 is dual_processor:inst|timer1:the_timer1|internal_counter[4]~1559
--operation mode is counter

PD1L69 = CARRY(!PD1L67 # !PD1_internal_counter[4]);


--PD1_internal_counter[5] is dual_processor:inst|timer1:the_timer1|internal_counter[5]
--operation mode is counter

PD1_internal_counter[5]_lut_out = PD1_internal_counter[5] $ (!PD1L69);
PD1_internal_counter[5]_sload_eqn = (PD1L2 & PD1_period_l_register[5]) # (!PD1L2 & PD1_internal_counter[5]_lut_out);
PD1_internal_counter[5] = DFFE(PD1_internal_counter[5]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L71 is dual_processor:inst|timer1:the_timer1|internal_counter[5]~1562
--operation mode is counter

PD1L71 = CARRY(PD1_internal_counter[5] & (!PD1L69));


--PD1_internal_counter[6] is dual_processor:inst|timer1:the_timer1|internal_counter[6]
--operation mode is counter

PD1_internal_counter[6]_lut_out = PD1_internal_counter[6] $ (PD1L71);
PD1_internal_counter[6]_sload_eqn = (PD1L2 & PD1_period_l_register[6]) # (!PD1L2 & PD1_internal_counter[6]_lut_out);
PD1_internal_counter[6] = DFFE(PD1_internal_counter[6]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L73 is dual_processor:inst|timer1:the_timer1|internal_counter[6]~1565
--operation mode is counter

PD1L73 = CARRY(PD1_internal_counter[6] # !PD1L71);


--PD1_internal_counter[7] is dual_processor:inst|timer1:the_timer1|internal_counter[7]
--operation mode is counter

PD1_internal_counter[7]_lut_out = PD1_internal_counter[7] $ (!PD1L73);
PD1_internal_counter[7]_sload_eqn = (PD1L2 & PD1_period_l_register[7]) # (!PD1L2 & PD1_internal_counter[7]_lut_out);
PD1_internal_counter[7] = DFFE(PD1_internal_counter[7]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L75 is dual_processor:inst|timer1:the_timer1|internal_counter[7]~1568
--operation mode is counter

PD1L75 = CARRY(!PD1_internal_counter[7] & (!PD1L73));


--PD1L12 is dual_processor:inst|timer1:the_timer1|counter_is_zero~397
--operation mode is normal

PD1L12 = PD1_internal_counter[4] & PD1_internal_counter[5] & !PD1_internal_counter[6] & !PD1_internal_counter[7];

--PD1L20 is dual_processor:inst|timer1:the_timer1|counter_is_zero~414
--operation mode is normal

PD1L20 = PD1_internal_counter[4] & PD1_internal_counter[5] & !PD1_internal_counter[6] & !PD1_internal_counter[7];


--PD1_internal_counter[0] is dual_processor:inst|timer1:the_timer1|internal_counter[0]
--operation mode is counter

PD1_internal_counter[0]_lut_out = !PD1_internal_counter[0];
PD1_internal_counter[0]_sload_eqn = (PD1L2 & PD1_period_l_register[0]) # (!PD1L2 & PD1_internal_counter[0]_lut_out);
PD1_internal_counter[0] = DFFE(PD1_internal_counter[0]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L61 is dual_processor:inst|timer1:the_timer1|internal_counter[0]~1571
--operation mode is counter

PD1L61 = CARRY(!PD1_internal_counter[0]);


--PD1_internal_counter[1] is dual_processor:inst|timer1:the_timer1|internal_counter[1]
--operation mode is counter

PD1_internal_counter[1]_lut_out = PD1_internal_counter[1] $ (!PD1L61);
PD1_internal_counter[1]_sload_eqn = (PD1L2 & PD1_period_l_register[1]) # (!PD1L2 & PD1_internal_counter[1]_lut_out);
PD1_internal_counter[1] = DFFE(PD1_internal_counter[1]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L63 is dual_processor:inst|timer1:the_timer1|internal_counter[1]~1574
--operation mode is counter

PD1L63 = CARRY(!PD1_internal_counter[1] & (!PD1L61));


--PD1_internal_counter[2] is dual_processor:inst|timer1:the_timer1|internal_counter[2]
--operation mode is counter

PD1_internal_counter[2]_lut_out = PD1_internal_counter[2] $ (PD1L63);
PD1_internal_counter[2]_sload_eqn = (PD1L2 & PD1_period_l_register[2]) # (!PD1L2 & PD1_internal_counter[2]_lut_out);
PD1_internal_counter[2] = DFFE(PD1_internal_counter[2]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L65 is dual_processor:inst|timer1:the_timer1|internal_counter[2]~1577
--operation mode is counter

PD1L65 = CARRY(PD1_internal_counter[2] # !PD1L63);


--PD1L16 is dual_processor:inst|timer1:the_timer1|counter_is_zero~406
--operation mode is normal

PD1L16 = (PD1_internal_counter[0] & !PD1_internal_counter[1] & !PD1_internal_counter[2] & !PD1_internal_counter[3]) & CASCADE(PD1L20);


--PD1_internal_counter[15] is dual_processor:inst|timer1:the_timer1|internal_counter[15]
--operation mode is counter

PD1_internal_counter[15]_lut_out = PD1_internal_counter[15] $ (!PD1L89);
PD1_internal_counter[15]_sload_eqn = (PD1L2 & PD1_period_l_register[15]) # (!PD1L2 & PD1_internal_counter[15]_lut_out);
PD1_internal_counter[15] = DFFE(PD1_internal_counter[15]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L91 is dual_processor:inst|timer1:the_timer1|internal_counter[15]~1580
--operation mode is counter

PD1L91 = CARRY(PD1_internal_counter[15] & (!PD1L89));


--PD1_internal_counter[12] is dual_processor:inst|timer1:the_timer1|internal_counter[12]
--operation mode is counter

PD1_internal_counter[12]_lut_out = PD1_internal_counter[12] $ (PD1L83);
PD1_internal_counter[12]_sload_eqn = (PD1L2 & PD1_period_l_register[12]) # (!PD1L2 & PD1_internal_counter[12]_lut_out);
PD1_internal_counter[12] = DFFE(PD1_internal_counter[12]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L85 is dual_processor:inst|timer1:the_timer1|internal_counter[12]~1583
--operation mode is counter

PD1L85 = CARRY(PD1_internal_counter[12] # !PD1L83);


--PD1_internal_counter[13] is dual_processor:inst|timer1:the_timer1|internal_counter[13]
--operation mode is counter

PD1_internal_counter[13]_lut_out = PD1_internal_counter[13] $ (!PD1L85);
PD1_internal_counter[13]_sload_eqn = (PD1L2 & PD1_period_l_register[13]) # (!PD1L2 & PD1_internal_counter[13]_lut_out);
PD1_internal_counter[13] = DFFE(PD1_internal_counter[13]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L87 is dual_processor:inst|timer1:the_timer1|internal_counter[13]~1586
--operation mode is counter

PD1L87 = CARRY(!PD1_internal_counter[13] & (!PD1L85));


--PD1_internal_counter[14] is dual_processor:inst|timer1:the_timer1|internal_counter[14]
--operation mode is counter

PD1_internal_counter[14]_lut_out = PD1_internal_counter[14] $ (PD1L87);
PD1_internal_counter[14]_sload_eqn = (PD1L2 & PD1_period_l_register[14]) # (!PD1L2 & PD1_internal_counter[14]_lut_out);
PD1_internal_counter[14] = DFFE(PD1_internal_counter[14]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L89 is dual_processor:inst|timer1:the_timer1|internal_counter[14]~1589
--operation mode is counter

PD1L89 = CARRY(PD1_internal_counter[14] # !PD1L87);


--PD1L13 is dual_processor:inst|timer1:the_timer1|counter_is_zero~399
--operation mode is normal

PD1L13 = PD1_internal_counter[15] & !PD1_internal_counter[12] & !PD1_internal_counter[13] & !PD1_internal_counter[14];

--PD1L21 is dual_processor:inst|timer1:the_timer1|counter_is_zero~415
--operation mode is normal

PD1L21 = PD1_internal_counter[15] & !PD1_internal_counter[12] & !PD1_internal_counter[13] & !PD1_internal_counter[14];


--PD1_internal_counter[9] is dual_processor:inst|timer1:the_timer1|internal_counter[9]
--operation mode is counter

PD1_internal_counter[9]_lut_out = PD1_internal_counter[9] $ (!PD1L77);
PD1_internal_counter[9]_sload_eqn = (PD1L2 & PD1_period_l_register[9]) # (!PD1L2 & PD1_internal_counter[9]_lut_out);
PD1_internal_counter[9] = DFFE(PD1_internal_counter[9]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L79 is dual_processor:inst|timer1:the_timer1|internal_counter[9]~1592
--operation mode is counter

PD1L79 = CARRY(PD1_internal_counter[9] & (!PD1L77));


--PD1_internal_counter[8] is dual_processor:inst|timer1:the_timer1|internal_counter[8]
--operation mode is counter

PD1_internal_counter[8]_lut_out = PD1_internal_counter[8] $ (PD1L75);
PD1_internal_counter[8]_sload_eqn = (PD1L2 & PD1_period_l_register[8]) # (!PD1L2 & PD1_internal_counter[8]_lut_out);
PD1_internal_counter[8] = DFFE(PD1_internal_counter[8]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L77 is dual_processor:inst|timer1:the_timer1|internal_counter[8]~1595
--operation mode is counter

PD1L77 = CARRY(PD1_internal_counter[8] # !PD1L75);


--PD1_internal_counter[10] is dual_processor:inst|timer1:the_timer1|internal_counter[10]
--operation mode is counter

PD1_internal_counter[10]_lut_out = PD1_internal_counter[10] $ (PD1L79);
PD1_internal_counter[10]_sload_eqn = (PD1L2 & PD1_period_l_register[10]) # (!PD1L2 & PD1_internal_counter[10]_lut_out);
PD1_internal_counter[10] = DFFE(PD1_internal_counter[10]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L81 is dual_processor:inst|timer1:the_timer1|internal_counter[10]~1598
--operation mode is counter

PD1L81 = CARRY(PD1_internal_counter[10] # !PD1L79);


--PD1_internal_counter[11] is dual_processor:inst|timer1:the_timer1|internal_counter[11]
--operation mode is counter

PD1_internal_counter[11]_lut_out = PD1_internal_counter[11] $ (!PD1L81);
PD1_internal_counter[11]_sload_eqn = (PD1L2 & PD1_period_l_register[11]) # (!PD1L2 & PD1_internal_counter[11]_lut_out);
PD1_internal_counter[11] = DFFE(PD1_internal_counter[11]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L83 is dual_processor:inst|timer1:the_timer1|internal_counter[11]~1601
--operation mode is counter

PD1L83 = CARRY(!PD1_internal_counter[11] & (!PD1L81));


--PD1L17 is dual_processor:inst|timer1:the_timer1|counter_is_zero~407
--operation mode is normal

PD1L17 = (PD1_internal_counter[9] & !PD1_internal_counter[8] & !PD1_internal_counter[10] & !PD1_internal_counter[11]) & CASCADE(PD1L21);


--PD1_internal_counter[20] is dual_processor:inst|timer1:the_timer1|internal_counter[20]
--operation mode is counter

PD1_internal_counter[20]_lut_out = PD1_internal_counter[20] $ (PD1L99);
PD1_internal_counter[20]_sload_eqn = (PD1L2 & PD1_period_h_register[4]) # (!PD1L2 & PD1_internal_counter[20]_lut_out);
PD1_internal_counter[20] = DFFE(PD1_internal_counter[20]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L101 is dual_processor:inst|timer1:the_timer1|internal_counter[20]~1604
--operation mode is counter

PD1L101 = CARRY(PD1_internal_counter[20] # !PD1L99);


--PD1_internal_counter[21] is dual_processor:inst|timer1:the_timer1|internal_counter[21]
--operation mode is counter

PD1_internal_counter[21]_lut_out = PD1_internal_counter[21] $ (!PD1L101);
PD1_internal_counter[21]_sload_eqn = (PD1L2 & PD1_period_h_register[5]) # (!PD1L2 & PD1_internal_counter[21]_lut_out);
PD1_internal_counter[21] = DFFE(PD1_internal_counter[21]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L103 is dual_processor:inst|timer1:the_timer1|internal_counter[21]~1607
--operation mode is counter

PD1L103 = CARRY(!PD1_internal_counter[21] & (!PD1L101));


--PD1_internal_counter[22] is dual_processor:inst|timer1:the_timer1|internal_counter[22]
--operation mode is counter

PD1_internal_counter[22]_lut_out = PD1_internal_counter[22] $ (PD1L103);
PD1_internal_counter[22]_sload_eqn = (PD1L2 & PD1_period_h_register[6]) # (!PD1L2 & PD1_internal_counter[22]_lut_out);
PD1_internal_counter[22] = DFFE(PD1_internal_counter[22]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L105 is dual_processor:inst|timer1:the_timer1|internal_counter[22]~1610
--operation mode is counter

PD1L105 = CARRY(PD1_internal_counter[22] # !PD1L103);


--PD1_internal_counter[23] is dual_processor:inst|timer1:the_timer1|internal_counter[23]
--operation mode is counter

PD1_internal_counter[23]_lut_out = PD1_internal_counter[23] $ (!PD1L105);
PD1_internal_counter[23]_sload_eqn = (PD1L2 & PD1_period_h_register[7]) # (!PD1L2 & PD1_internal_counter[23]_lut_out);
PD1_internal_counter[23] = DFFE(PD1_internal_counter[23]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L107 is dual_processor:inst|timer1:the_timer1|internal_counter[23]~1613
--operation mode is counter

PD1L107 = CARRY(!PD1_internal_counter[23] & (!PD1L105));


--PD1L14 is dual_processor:inst|timer1:the_timer1|counter_is_zero~401
--operation mode is normal

PD1L14 = !PD1_internal_counter[20] & !PD1_internal_counter[21] & !PD1_internal_counter[22] & !PD1_internal_counter[23];

--PD1L22 is dual_processor:inst|timer1:the_timer1|counter_is_zero~416
--operation mode is normal

PD1L22 = !PD1_internal_counter[20] & !PD1_internal_counter[21] & !PD1_internal_counter[22] & !PD1_internal_counter[23];


--PD1_internal_counter[16] is dual_processor:inst|timer1:the_timer1|internal_counter[16]
--operation mode is counter

PD1_internal_counter[16]_lut_out = PD1_internal_counter[16] $ (PD1L91);
PD1_internal_counter[16]_sload_eqn = (PD1L2 & PD1_period_h_register[0]) # (!PD1L2 & PD1_internal_counter[16]_lut_out);
PD1_internal_counter[16] = DFFE(PD1_internal_counter[16]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L93 is dual_processor:inst|timer1:the_timer1|internal_counter[16]~1616
--operation mode is counter

PD1L93 = CARRY(PD1_internal_counter[16] # !PD1L91);


--PD1_internal_counter[17] is dual_processor:inst|timer1:the_timer1|internal_counter[17]
--operation mode is counter

PD1_internal_counter[17]_lut_out = PD1_internal_counter[17] $ (!PD1L93);
PD1_internal_counter[17]_sload_eqn = (PD1L2 & PD1_period_h_register[1]) # (!PD1L2 & PD1_internal_counter[17]_lut_out);
PD1_internal_counter[17] = DFFE(PD1_internal_counter[17]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L95 is dual_processor:inst|timer1:the_timer1|internal_counter[17]~1619
--operation mode is counter

PD1L95 = CARRY(!PD1_internal_counter[17] & (!PD1L93));


--PD1_internal_counter[18] is dual_processor:inst|timer1:the_timer1|internal_counter[18]
--operation mode is counter

PD1_internal_counter[18]_lut_out = PD1_internal_counter[18] $ (PD1L95);
PD1_internal_counter[18]_sload_eqn = (PD1L2 & PD1_period_h_register[2]) # (!PD1L2 & PD1_internal_counter[18]_lut_out);
PD1_internal_counter[18] = DFFE(PD1_internal_counter[18]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L97 is dual_processor:inst|timer1:the_timer1|internal_counter[18]~1622
--operation mode is counter

PD1L97 = CARRY(PD1_internal_counter[18] # !PD1L95);


--PD1L18 is dual_processor:inst|timer1:the_timer1|counter_is_zero~408
--operation mode is normal

PD1L18 = (!PD1_internal_counter[16] & !PD1_internal_counter[17] & !PD1_internal_counter[18] & !PD1_internal_counter[19]) & CASCADE(PD1L22);


--PD1_internal_counter[28] is dual_processor:inst|timer1:the_timer1|internal_counter[28]
--operation mode is counter

PD1_internal_counter[28]_lut_out = PD1_internal_counter[28] $ (PD1L115);
PD1_internal_counter[28]_sload_eqn = (PD1L2 & PD1_period_h_register[12]) # (!PD1L2 & PD1_internal_counter[28]_lut_out);
PD1_internal_counter[28] = DFFE(PD1_internal_counter[28]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L117 is dual_processor:inst|timer1:the_timer1|internal_counter[28]~1625
--operation mode is counter

PD1L117 = CARRY(PD1_internal_counter[28] # !PD1L115);


--PD1_internal_counter[29] is dual_processor:inst|timer1:the_timer1|internal_counter[29]
--operation mode is counter

PD1_internal_counter[29]_lut_out = PD1_internal_counter[29] $ (!PD1L117);
PD1_internal_counter[29]_sload_eqn = (PD1L2 & PD1_period_h_register[13]) # (!PD1L2 & PD1_internal_counter[29]_lut_out);
PD1_internal_counter[29] = DFFE(PD1_internal_counter[29]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L119 is dual_processor:inst|timer1:the_timer1|internal_counter[29]~1628
--operation mode is counter

PD1L119 = CARRY(!PD1_internal_counter[29] & (!PD1L117));


--PD1_internal_counter[30] is dual_processor:inst|timer1:the_timer1|internal_counter[30]
--operation mode is counter

PD1_internal_counter[30]_lut_out = PD1_internal_counter[30] $ (PD1L119);
PD1_internal_counter[30]_sload_eqn = (PD1L2 & PD1_period_h_register[14]) # (!PD1L2 & PD1_internal_counter[30]_lut_out);
PD1_internal_counter[30] = DFFE(PD1_internal_counter[30]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L121 is dual_processor:inst|timer1:the_timer1|internal_counter[30]~1631
--operation mode is counter

PD1L121 = CARRY(PD1_internal_counter[30] # !PD1L119);


--PD1_internal_counter[31] is dual_processor:inst|timer1:the_timer1|internal_counter[31]
--operation mode is normal

PD1_internal_counter[31]_lut_out = PD1_internal_counter[31] $ (!PD1L121);
PD1_internal_counter[31]_sload_eqn = (PD1L2 & PD1_period_h_register[15]) # (!PD1L2 & PD1_internal_counter[31]_lut_out);
PD1_internal_counter[31] = DFFE(PD1_internal_counter[31]_sload_eqn, clk, K1_data_out, , PD1L1);


--PD1L15 is dual_processor:inst|timer1:the_timer1|counter_is_zero~403
--operation mode is normal

PD1L15 = !PD1_internal_counter[28] & !PD1_internal_counter[29] & !PD1_internal_counter[30] & !PD1_internal_counter[31];

--PD1L23 is dual_processor:inst|timer1:the_timer1|counter_is_zero~417
--operation mode is normal

PD1L23 = !PD1_internal_counter[28] & !PD1_internal_counter[29] & !PD1_internal_counter[30] & !PD1_internal_counter[31];


--PD1_internal_counter[24] is dual_processor:inst|timer1:the_timer1|internal_counter[24]
--operation mode is counter

PD1_internal_counter[24]_lut_out = PD1_internal_counter[24] $ (PD1L107);
PD1_internal_counter[24]_sload_eqn = (PD1L2 & PD1_period_h_register[8]) # (!PD1L2 & PD1_internal_counter[24]_lut_out);
PD1_internal_counter[24] = DFFE(PD1_internal_counter[24]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L109 is dual_processor:inst|timer1:the_timer1|internal_counter[24]~1637
--operation mode is counter

PD1L109 = CARRY(PD1_internal_counter[24] # !PD1L107);


--PD1_internal_counter[25] is dual_processor:inst|timer1:the_timer1|internal_counter[25]
--operation mode is counter

PD1_internal_counter[25]_lut_out = PD1_internal_counter[25] $ (!PD1L109);
PD1_internal_counter[25]_sload_eqn = (PD1L2 & PD1_period_h_register[9]) # (!PD1L2 & PD1_internal_counter[25]_lut_out);
PD1_internal_counter[25] = DFFE(PD1_internal_counter[25]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L111 is dual_processor:inst|timer1:the_timer1|internal_counter[25]~1640
--operation mode is counter

PD1L111 = CARRY(!PD1_internal_counter[25] & (!PD1L109));


--PD1_internal_counter[26] is dual_processor:inst|timer1:the_timer1|internal_counter[26]
--operation mode is counter

PD1_internal_counter[26]_lut_out = PD1_internal_counter[26] $ (PD1L111);
PD1_internal_counter[26]_sload_eqn = (PD1L2 & PD1_period_h_register[10]) # (!PD1L2 & PD1_internal_counter[26]_lut_out);
PD1_internal_counter[26] = DFFE(PD1_internal_counter[26]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L113 is dual_processor:inst|timer1:the_timer1|internal_counter[26]~1643
--operation mode is counter

PD1L113 = CARRY(PD1_internal_counter[26] # !PD1L111);


--PD1_internal_counter[27] is dual_processor:inst|timer1:the_timer1|internal_counter[27]
--operation mode is counter

PD1_internal_counter[27]_lut_out = PD1_internal_counter[27] $ (!PD1L113);
PD1_internal_counter[27]_sload_eqn = (PD1L2 & PD1_period_h_register[11]) # (!PD1L2 & PD1_internal_counter[27]_lut_out);
PD1_internal_counter[27] = DFFE(PD1_internal_counter[27]_sload_eqn, clk, K1_data_out, , PD1L1);

--PD1L115 is dual_processor:inst|timer1:the_timer1|internal_counter[27]~1646
--operation mode is counter

PD1L115 = CARRY(!PD1_internal_counter[27] & (!PD1L113));


--PD1L19 is dual_processor:inst|timer1:the_timer1|counter_is_zero~409
--operation mode is normal

PD1L19 = (!PD1_internal_counter[24] & !PD1_internal_counter[25] & !PD1_internal_counter[26] & !PD1_internal_counter[27]) & CASCADE(PD1L23);


--F1L144 is position_velocity_interface_unit:inst18|Equal~2721
--operation mode is normal

F1L144 = (!F1L98 & F1L158 & F1L96 & F1L160) & CASCADE(F1L164);


--F1L62 is position_velocity_interface_unit:inst18|Equal~2628
--operation mode is normal

F1L62 = F1L140 & (F1L142);


--F1L64 is position_velocity_interface_unit:inst18|Equal~2631
--operation mode is normal

F1L64 = F1L148 & F1L146;


--GC1_d1_data_in[5] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[5]
--operation mode is normal

GC1_d1_data_in[5]_lut_out = UK9_dffs[0];
GC1_d1_data_in[5] = DFFE(GC1_d1_data_in[5]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[5] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[5]
--operation mode is normal

GC1_d2_data_in[5]_lut_out = GC1_d1_data_in[5];
GC1_d2_data_in[5] = DFFE(GC1_d2_data_in[5]_lut_out, clk, K1_data_out, , );


--XC1_internal_counter[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[4]
--operation mode is counter

XC1_internal_counter[4]_lut_out = XC1_internal_counter[4] $ (XC1L31);
XC1_internal_counter[4]_sload_eqn = (XC1L2 & XC1_period_l_register[4]) # (!XC1L2 & XC1_internal_counter[4]_lut_out);
XC1_internal_counter[4] = DFFE(XC1_internal_counter[4]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L33 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[4]~1553
--operation mode is counter

XC1L33 = CARRY(!XC1L31 # !XC1_internal_counter[4]);


--XC1_internal_counter[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[5]
--operation mode is counter

XC1_internal_counter[5]_lut_out = XC1_internal_counter[5] $ (!XC1L33);
XC1_internal_counter[5]_sload_eqn = (XC1L2 & XC1_period_l_register[5]) # (!XC1L2 & XC1_internal_counter[5]_lut_out);
XC1_internal_counter[5] = DFFE(XC1_internal_counter[5]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L35 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[5]~1556
--operation mode is counter

XC1L35 = CARRY(XC1_internal_counter[5] & (!XC1L33));


--XC1_internal_counter[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[6]
--operation mode is counter

XC1_internal_counter[6]_lut_out = XC1_internal_counter[6] $ (XC1L35);
XC1_internal_counter[6]_sload_eqn = (XC1L2 & XC1_period_l_register[6]) # (!XC1L2 & XC1_internal_counter[6]_lut_out);
XC1_internal_counter[6] = DFFE(XC1_internal_counter[6]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L37 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[6]~1559
--operation mode is counter

XC1L37 = CARRY(XC1_internal_counter[6] # !XC1L35);


--XC1_internal_counter[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[7]
--operation mode is counter

XC1_internal_counter[7]_lut_out = XC1_internal_counter[7] $ (!XC1L37);
XC1_internal_counter[7]_sload_eqn = (XC1L2 & XC1_period_l_register[7]) # (!XC1L2 & XC1_internal_counter[7]_lut_out);
XC1_internal_counter[7] = DFFE(XC1_internal_counter[7]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L39 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[7]~1562
--operation mode is counter

XC1L39 = CARRY(!XC1_internal_counter[7] & (!XC1L37));


--XC1L9 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~392
--operation mode is normal

XC1L9 = XC1_internal_counter[4] & XC1_internal_counter[5] & !XC1_internal_counter[6] & !XC1_internal_counter[7];

--XC1L17 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~409
--operation mode is normal

XC1L17 = XC1_internal_counter[4] & XC1_internal_counter[5] & !XC1_internal_counter[6] & !XC1_internal_counter[7];


--XC1_internal_counter[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[0]
--operation mode is counter

XC1_internal_counter[0]_lut_out = !XC1_internal_counter[0];
XC1_internal_counter[0]_sload_eqn = (XC1L2 & XC1_period_l_register[0]) # (!XC1L2 & XC1_internal_counter[0]_lut_out);
XC1_internal_counter[0] = DFFE(XC1_internal_counter[0]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L25 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[0]~1565
--operation mode is counter

XC1L25 = CARRY(!XC1_internal_counter[0]);


--XC1_internal_counter[1] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[1]
--operation mode is counter

XC1_internal_counter[1]_lut_out = XC1_internal_counter[1] $ (!XC1L25);
XC1_internal_counter[1]_sload_eqn = (XC1L2 & XC1_period_l_register[1]) # (!XC1L2 & XC1_internal_counter[1]_lut_out);
XC1_internal_counter[1] = DFFE(XC1_internal_counter[1]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L27 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[1]~1568
--operation mode is counter

XC1L27 = CARRY(!XC1_internal_counter[1] & (!XC1L25));


--XC1_internal_counter[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[2]
--operation mode is counter

XC1_internal_counter[2]_lut_out = XC1_internal_counter[2] $ (XC1L27);
XC1_internal_counter[2]_sload_eqn = (XC1L2 & XC1_period_l_register[2]) # (!XC1L2 & XC1_internal_counter[2]_lut_out);
XC1_internal_counter[2] = DFFE(XC1_internal_counter[2]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L29 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[2]~1571
--operation mode is counter

XC1L29 = CARRY(XC1_internal_counter[2] # !XC1L27);


--XC1_internal_counter[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[3]
--operation mode is counter

XC1_internal_counter[3]_lut_out = XC1_internal_counter[3] $ (!XC1L29);
XC1_internal_counter[3]_sload_eqn = (XC1L2 & XC1_period_l_register[3]) # (!XC1L2 & XC1_internal_counter[3]_lut_out);
XC1_internal_counter[3] = DFFE(XC1_internal_counter[3]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L31 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[3]~1574
--operation mode is counter

XC1L31 = CARRY(!XC1_internal_counter[3] & (!XC1L29));


--XC1L13 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~401
--operation mode is normal

XC1L13 = (XC1_internal_counter[0] & !XC1_internal_counter[1] & !XC1_internal_counter[2] & !XC1_internal_counter[3]) & CASCADE(XC1L17);


--XC1_internal_counter[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[15]
--operation mode is counter

XC1_internal_counter[15]_lut_out = XC1_internal_counter[15] $ (!XC1L53);
XC1_internal_counter[15]_sload_eqn = (XC1L2 & XC1_period_l_register[15]) # (!XC1L2 & XC1_internal_counter[15]_lut_out);
XC1_internal_counter[15] = DFFE(XC1_internal_counter[15]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L55 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[15]~1577
--operation mode is counter

XC1L55 = CARRY(XC1_internal_counter[15] & (!XC1L53));


--XC1_internal_counter[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[12]
--operation mode is counter

XC1_internal_counter[12]_lut_out = XC1_internal_counter[12] $ (XC1L47);
XC1_internal_counter[12]_sload_eqn = (XC1L2 & XC1_period_l_register[12]) # (!XC1L2 & XC1_internal_counter[12]_lut_out);
XC1_internal_counter[12] = DFFE(XC1_internal_counter[12]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L49 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[12]~1580
--operation mode is counter

XC1L49 = CARRY(XC1_internal_counter[12] # !XC1L47);


--XC1_internal_counter[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[13]
--operation mode is counter

XC1_internal_counter[13]_lut_out = XC1_internal_counter[13] $ (!XC1L49);
XC1_internal_counter[13]_sload_eqn = (XC1L2 & XC1_period_l_register[13]) # (!XC1L2 & XC1_internal_counter[13]_lut_out);
XC1_internal_counter[13] = DFFE(XC1_internal_counter[13]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L51 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[13]~1583
--operation mode is counter

XC1L51 = CARRY(!XC1_internal_counter[13] & (!XC1L49));


--XC1_internal_counter[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[14]
--operation mode is counter

XC1_internal_counter[14]_lut_out = XC1_internal_counter[14] $ (XC1L51);
XC1_internal_counter[14]_sload_eqn = (XC1L2 & XC1_period_l_register[14]) # (!XC1L2 & XC1_internal_counter[14]_lut_out);
XC1_internal_counter[14] = DFFE(XC1_internal_counter[14]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L53 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[14]~1586
--operation mode is counter

XC1L53 = CARRY(XC1_internal_counter[14] # !XC1L51);


--XC1L10 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~394
--operation mode is normal

XC1L10 = XC1_internal_counter[15] & !XC1_internal_counter[12] & !XC1_internal_counter[13] & !XC1_internal_counter[14];

--XC1L18 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~410
--operation mode is normal

XC1L18 = XC1_internal_counter[15] & !XC1_internal_counter[12] & !XC1_internal_counter[13] & !XC1_internal_counter[14];


--XC1_internal_counter[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[9]
--operation mode is counter

XC1_internal_counter[9]_lut_out = XC1_internal_counter[9] $ (!XC1L41);
XC1_internal_counter[9]_sload_eqn = (XC1L2 & XC1_period_l_register[9]) # (!XC1L2 & XC1_internal_counter[9]_lut_out);
XC1_internal_counter[9] = DFFE(XC1_internal_counter[9]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L43 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[9]~1589
--operation mode is counter

XC1L43 = CARRY(XC1_internal_counter[9] & (!XC1L41));


--XC1_internal_counter[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[8]
--operation mode is counter

XC1_internal_counter[8]_lut_out = XC1_internal_counter[8] $ (XC1L39);
XC1_internal_counter[8]_sload_eqn = (XC1L2 & XC1_period_l_register[8]) # (!XC1L2 & XC1_internal_counter[8]_lut_out);
XC1_internal_counter[8] = DFFE(XC1_internal_counter[8]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L41 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[8]~1592
--operation mode is counter

XC1L41 = CARRY(XC1_internal_counter[8] # !XC1L39);


--XC1_internal_counter[10] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[10]
--operation mode is counter

XC1_internal_counter[10]_lut_out = XC1_internal_counter[10] $ (XC1L43);
XC1_internal_counter[10]_sload_eqn = (XC1L2 & XC1_period_l_register[10]) # (!XC1L2 & XC1_internal_counter[10]_lut_out);
XC1_internal_counter[10] = DFFE(XC1_internal_counter[10]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L45 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[10]~1595
--operation mode is counter

XC1L45 = CARRY(XC1_internal_counter[10] # !XC1L43);


--XC1_internal_counter[11] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[11]
--operation mode is counter

XC1_internal_counter[11]_lut_out = XC1_internal_counter[11] $ (!XC1L45);
XC1_internal_counter[11]_sload_eqn = (XC1L2 & XC1_period_l_register[11]) # (!XC1L2 & XC1_internal_counter[11]_lut_out);
XC1_internal_counter[11] = DFFE(XC1_internal_counter[11]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L47 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[11]~1598
--operation mode is counter

XC1L47 = CARRY(!XC1_internal_counter[11] & (!XC1L45));


--XC1L14 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~402
--operation mode is normal

XC1L14 = (XC1_internal_counter[9] & !XC1_internal_counter[8] & !XC1_internal_counter[10] & !XC1_internal_counter[11]) & CASCADE(XC1L18);


--XC1_internal_counter[20] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[20]
--operation mode is counter

XC1_internal_counter[20]_lut_out = XC1_internal_counter[20] $ (XC1L63);
XC1_internal_counter[20]_sload_eqn = (XC1L2 & XC1_period_h_register[4]) # (!XC1L2 & XC1_internal_counter[20]_lut_out);
XC1_internal_counter[20] = DFFE(XC1_internal_counter[20]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L65 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[20]~1601
--operation mode is counter

XC1L65 = CARRY(XC1_internal_counter[20] # !XC1L63);


--XC1_internal_counter[21] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[21]
--operation mode is counter

XC1_internal_counter[21]_lut_out = XC1_internal_counter[21] $ (!XC1L65);
XC1_internal_counter[21]_sload_eqn = (XC1L2 & XC1_period_h_register[5]) # (!XC1L2 & XC1_internal_counter[21]_lut_out);
XC1_internal_counter[21] = DFFE(XC1_internal_counter[21]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L67 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[21]~1604
--operation mode is counter

XC1L67 = CARRY(!XC1_internal_counter[21] & (!XC1L65));


--XC1_internal_counter[22] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[22]
--operation mode is counter

XC1_internal_counter[22]_lut_out = XC1_internal_counter[22] $ (XC1L67);
XC1_internal_counter[22]_sload_eqn = (XC1L2 & XC1_period_h_register[6]) # (!XC1L2 & XC1_internal_counter[22]_lut_out);
XC1_internal_counter[22] = DFFE(XC1_internal_counter[22]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L69 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[22]~1607
--operation mode is counter

XC1L69 = CARRY(XC1_internal_counter[22] # !XC1L67);


--XC1_internal_counter[23] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[23]
--operation mode is counter

XC1_internal_counter[23]_lut_out = XC1_internal_counter[23] $ (!XC1L69);
XC1_internal_counter[23]_sload_eqn = (XC1L2 & XC1_period_h_register[7]) # (!XC1L2 & XC1_internal_counter[23]_lut_out);
XC1_internal_counter[23] = DFFE(XC1_internal_counter[23]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L71 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[23]~1610
--operation mode is counter

XC1L71 = CARRY(!XC1_internal_counter[23] & (!XC1L69));


--XC1L11 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~396
--operation mode is normal

XC1L11 = !XC1_internal_counter[20] & !XC1_internal_counter[21] & !XC1_internal_counter[22] & !XC1_internal_counter[23];

--XC1L19 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~411
--operation mode is normal

XC1L19 = !XC1_internal_counter[20] & !XC1_internal_counter[21] & !XC1_internal_counter[22] & !XC1_internal_counter[23];


--XC1_internal_counter[16] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[16]
--operation mode is counter

XC1_internal_counter[16]_lut_out = XC1_internal_counter[16] $ (XC1L55);
XC1_internal_counter[16]_sload_eqn = (XC1L2 & XC1_period_h_register[0]) # (!XC1L2 & XC1_internal_counter[16]_lut_out);
XC1_internal_counter[16] = DFFE(XC1_internal_counter[16]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L57 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[16]~1613
--operation mode is counter

XC1L57 = CARRY(XC1_internal_counter[16] # !XC1L55);


--XC1_internal_counter[17] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[17]
--operation mode is counter

XC1_internal_counter[17]_lut_out = XC1_internal_counter[17] $ (!XC1L57);
XC1_internal_counter[17]_sload_eqn = (XC1L2 & XC1_period_h_register[1]) # (!XC1L2 & XC1_internal_counter[17]_lut_out);
XC1_internal_counter[17] = DFFE(XC1_internal_counter[17]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L59 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[17]~1616
--operation mode is counter

XC1L59 = CARRY(!XC1_internal_counter[17] & (!XC1L57));


--XC1_internal_counter[18] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[18]
--operation mode is counter

XC1_internal_counter[18]_lut_out = XC1_internal_counter[18] $ (XC1L59);
XC1_internal_counter[18]_sload_eqn = (XC1L2 & XC1_period_h_register[2]) # (!XC1L2 & XC1_internal_counter[18]_lut_out);
XC1_internal_counter[18] = DFFE(XC1_internal_counter[18]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L61 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[18]~1619
--operation mode is counter

XC1L61 = CARRY(XC1_internal_counter[18] # !XC1L59);


--XC1_internal_counter[19] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[19]
--operation mode is counter

XC1_internal_counter[19]_lut_out = XC1_internal_counter[19] $ (!XC1L61);
XC1_internal_counter[19]_sload_eqn = (XC1L2 & XC1_period_h_register[3]) # (!XC1L2 & XC1_internal_counter[19]_lut_out);
XC1_internal_counter[19] = DFFE(XC1_internal_counter[19]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L63 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[19]~1622
--operation mode is counter

XC1L63 = CARRY(!XC1_internal_counter[19] & (!XC1L61));


--XC1L15 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~403
--operation mode is normal

XC1L15 = (!XC1_internal_counter[16] & !XC1_internal_counter[17] & !XC1_internal_counter[18] & !XC1_internal_counter[19]) & CASCADE(XC1L19);


--XC1_internal_counter[28] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[28]
--operation mode is counter

XC1_internal_counter[28]_lut_out = XC1_internal_counter[28] $ (XC1L79);
XC1_internal_counter[28]_sload_eqn = (XC1L2 & XC1_period_h_register[12]) # (!XC1L2 & XC1_internal_counter[28]_lut_out);
XC1_internal_counter[28] = DFFE(XC1_internal_counter[28]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L81 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[28]~1625
--operation mode is counter

XC1L81 = CARRY(XC1_internal_counter[28] # !XC1L79);


--XC1_internal_counter[29] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[29]
--operation mode is counter

XC1_internal_counter[29]_lut_out = XC1_internal_counter[29] $ (!XC1L81);
XC1_internal_counter[29]_sload_eqn = (XC1L2 & XC1_period_h_register[13]) # (!XC1L2 & XC1_internal_counter[29]_lut_out);
XC1_internal_counter[29] = DFFE(XC1_internal_counter[29]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L83 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[29]~1628
--operation mode is counter

XC1L83 = CARRY(!XC1_internal_counter[29] & (!XC1L81));


--XC1_internal_counter[30] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[30]
--operation mode is counter

XC1_internal_counter[30]_lut_out = XC1_internal_counter[30] $ (XC1L83);
XC1_internal_counter[30]_sload_eqn = (XC1L2 & XC1_period_h_register[14]) # (!XC1L2 & XC1_internal_counter[30]_lut_out);
XC1_internal_counter[30] = DFFE(XC1_internal_counter[30]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L85 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[30]~1631
--operation mode is counter

XC1L85 = CARRY(XC1_internal_counter[30] # !XC1L83);


--XC1_internal_counter[31] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[31]
--operation mode is normal

XC1_internal_counter[31]_lut_out = XC1_internal_counter[31] $ (!XC1L85);
XC1_internal_counter[31]_sload_eqn = (XC1L2 & XC1_period_h_register[15]) # (!XC1L2 & XC1_internal_counter[31]_lut_out);
XC1_internal_counter[31] = DFFE(XC1_internal_counter[31]_sload_eqn, clk, K1_data_out, , XC1L1);


--XC1L12 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~398
--operation mode is normal

XC1L12 = !XC1_internal_counter[28] & !XC1_internal_counter[29] & !XC1_internal_counter[30] & !XC1_internal_counter[31];

--XC1L20 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~412
--operation mode is normal

XC1L20 = !XC1_internal_counter[28] & !XC1_internal_counter[29] & !XC1_internal_counter[30] & !XC1_internal_counter[31];


--XC1_internal_counter[24] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[24]
--operation mode is counter

XC1_internal_counter[24]_lut_out = XC1_internal_counter[24] $ (XC1L71);
XC1_internal_counter[24]_sload_eqn = (XC1L2 & XC1_period_h_register[8]) # (!XC1L2 & XC1_internal_counter[24]_lut_out);
XC1_internal_counter[24] = DFFE(XC1_internal_counter[24]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L73 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[24]~1637
--operation mode is counter

XC1L73 = CARRY(XC1_internal_counter[24] # !XC1L71);


--XC1_internal_counter[25] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[25]
--operation mode is counter

XC1_internal_counter[25]_lut_out = XC1_internal_counter[25] $ (!XC1L73);
XC1_internal_counter[25]_sload_eqn = (XC1L2 & XC1_period_h_register[9]) # (!XC1L2 & XC1_internal_counter[25]_lut_out);
XC1_internal_counter[25] = DFFE(XC1_internal_counter[25]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L75 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[25]~1640
--operation mode is counter

XC1L75 = CARRY(!XC1_internal_counter[25] & (!XC1L73));


--XC1_internal_counter[26] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[26]
--operation mode is counter

XC1_internal_counter[26]_lut_out = XC1_internal_counter[26] $ (XC1L75);
XC1_internal_counter[26]_sload_eqn = (XC1L2 & XC1_period_h_register[10]) # (!XC1L2 & XC1_internal_counter[26]_lut_out);
XC1_internal_counter[26] = DFFE(XC1_internal_counter[26]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L77 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[26]~1643
--operation mode is counter

XC1L77 = CARRY(XC1_internal_counter[26] # !XC1L75);


--XC1_internal_counter[27] is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[27]
--operation mode is counter

XC1_internal_counter[27]_lut_out = XC1_internal_counter[27] $ (!XC1L77);
XC1_internal_counter[27]_sload_eqn = (XC1L2 & XC1_period_h_register[11]) # (!XC1L2 & XC1_internal_counter[27]_lut_out);
XC1_internal_counter[27] = DFFE(XC1_internal_counter[27]_sload_eqn, clk, K1_data_out, , XC1L1);

--XC1L79 is dual_processor:inst|one_ms_timer:the_one_ms_timer|internal_counter[27]~1646
--operation mode is counter

XC1L79 = CARRY(!XC1_internal_counter[27] & (!XC1L77));


--XC1L16 is dual_processor:inst|one_ms_timer:the_one_ms_timer|counter_is_zero~404
--operation mode is normal

XC1L16 = (!XC1_internal_counter[24] & !XC1_internal_counter[25] & !XC1_internal_counter[26] & !XC1_internal_counter[27]) & CASCADE(XC1L20);


--XC1L4 is dual_processor:inst|one_ms_timer:the_one_ms_timer|control_register~63
--operation mode is normal

XC1L4 = XD1L2 & VC1L126 & YC1L2 # !XC1_control_register;

--XC1L6 is dual_processor:inst|one_ms_timer:the_one_ms_timer|control_register~68
--operation mode is normal

XC1L6 = XD1L2 & VC1L126 & YC1L2 # !XC1_control_register;


--XC1L5 is dual_processor:inst|one_ms_timer:the_one_ms_timer|control_register~66
--operation mode is normal

XC1L5 = (!YC1L2 # !VC1L126 # !XD1L2 # !ZJ1_op_a[0]) & CASCADE(XC1L6);


--RD1_internal_counter[4] is dual_processor:inst|timer2:the_timer2|internal_counter[4]
--operation mode is counter

RD1_internal_counter[4]_lut_out = RD1_internal_counter[4] $ (RD1L67);
RD1_internal_counter[4]_sload_eqn = (RD1L2 & RD1_period_l_register[4]) # (!RD1L2 & RD1_internal_counter[4]_lut_out);
RD1_internal_counter[4] = DFFE(RD1_internal_counter[4]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L69 is dual_processor:inst|timer2:the_timer2|internal_counter[4]~1559
--operation mode is counter

RD1L69 = CARRY(!RD1L67 # !RD1_internal_counter[4]);


--RD1_internal_counter[5] is dual_processor:inst|timer2:the_timer2|internal_counter[5]
--operation mode is counter

RD1_internal_counter[5]_lut_out = RD1_internal_counter[5] $ (!RD1L69);
RD1_internal_counter[5]_sload_eqn = (RD1L2 & RD1_period_l_register[5]) # (!RD1L2 & RD1_internal_counter[5]_lut_out);
RD1_internal_counter[5] = DFFE(RD1_internal_counter[5]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L71 is dual_processor:inst|timer2:the_timer2|internal_counter[5]~1562
--operation mode is counter

RD1L71 = CARRY(RD1_internal_counter[5] & (!RD1L69));


--RD1_internal_counter[6] is dual_processor:inst|timer2:the_timer2|internal_counter[6]
--operation mode is counter

RD1_internal_counter[6]_lut_out = RD1_internal_counter[6] $ (RD1L71);
RD1_internal_counter[6]_sload_eqn = (RD1L2 & RD1_period_l_register[6]) # (!RD1L2 & RD1_internal_counter[6]_lut_out);
RD1_internal_counter[6] = DFFE(RD1_internal_counter[6]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L73 is dual_processor:inst|timer2:the_timer2|internal_counter[6]~1565
--operation mode is counter

RD1L73 = CARRY(RD1_internal_counter[6] # !RD1L71);


--RD1_internal_counter[7] is dual_processor:inst|timer2:the_timer2|internal_counter[7]
--operation mode is counter

RD1_internal_counter[7]_lut_out = RD1_internal_counter[7] $ (!RD1L73);
RD1_internal_counter[7]_sload_eqn = (RD1L2 & RD1_period_l_register[7]) # (!RD1L2 & RD1_internal_counter[7]_lut_out);
RD1_internal_counter[7] = DFFE(RD1_internal_counter[7]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L75 is dual_processor:inst|timer2:the_timer2|internal_counter[7]~1568
--operation mode is counter

RD1L75 = CARRY(!RD1_internal_counter[7] & (!RD1L73));


--RD1L12 is dual_processor:inst|timer2:the_timer2|counter_is_zero~397
--operation mode is normal

RD1L12 = RD1_internal_counter[4] & RD1_internal_counter[5] & !RD1_internal_counter[6] & !RD1_internal_counter[7];

--RD1L20 is dual_processor:inst|timer2:the_timer2|counter_is_zero~414
--operation mode is normal

RD1L20 = RD1_internal_counter[4] & RD1_internal_counter[5] & !RD1_internal_counter[6] & !RD1_internal_counter[7];


--RD1_internal_counter[0] is dual_processor:inst|timer2:the_timer2|internal_counter[0]
--operation mode is counter

RD1_internal_counter[0]_lut_out = !RD1_internal_counter[0];
RD1_internal_counter[0]_sload_eqn = (RD1L2 & RD1_period_l_register[0]) # (!RD1L2 & RD1_internal_counter[0]_lut_out);
RD1_internal_counter[0] = DFFE(RD1_internal_counter[0]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L61 is dual_processor:inst|timer2:the_timer2|internal_counter[0]~1571
--operation mode is counter

RD1L61 = CARRY(!RD1_internal_counter[0]);


--RD1_internal_counter[1] is dual_processor:inst|timer2:the_timer2|internal_counter[1]
--operation mode is counter

RD1_internal_counter[1]_lut_out = RD1_internal_counter[1] $ (!RD1L61);
RD1_internal_counter[1]_sload_eqn = (RD1L2 & RD1_period_l_register[1]) # (!RD1L2 & RD1_internal_counter[1]_lut_out);
RD1_internal_counter[1] = DFFE(RD1_internal_counter[1]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L63 is dual_processor:inst|timer2:the_timer2|internal_counter[1]~1574
--operation mode is counter

RD1L63 = CARRY(!RD1_internal_counter[1] & (!RD1L61));


--RD1_internal_counter[3] is dual_processor:inst|timer2:the_timer2|internal_counter[3]
--operation mode is counter

RD1_internal_counter[3]_lut_out = RD1_internal_counter[3] $ (!RD1L65);
RD1_internal_counter[3]_sload_eqn = (RD1L2 & RD1_period_l_register[3]) # (!RD1L2 & RD1_internal_counter[3]_lut_out);
RD1_internal_counter[3] = DFFE(RD1_internal_counter[3]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L67 is dual_processor:inst|timer2:the_timer2|internal_counter[3]~1577
--operation mode is counter

RD1L67 = CARRY(!RD1_internal_counter[3] & (!RD1L65));


--RD1L16 is dual_processor:inst|timer2:the_timer2|counter_is_zero~406
--operation mode is normal

RD1L16 = (RD1_internal_counter[0] & !RD1_internal_counter[1] & !RD1_internal_counter[2] & !RD1_internal_counter[3]) & CASCADE(RD1L20);


--RD1_internal_counter[15] is dual_processor:inst|timer2:the_timer2|internal_counter[15]
--operation mode is counter

RD1_internal_counter[15]_lut_out = RD1_internal_counter[15] $ (!RD1L89);
RD1_internal_counter[15]_sload_eqn = (RD1L2 & RD1_period_l_register[15]) # (!RD1L2 & RD1_internal_counter[15]_lut_out);
RD1_internal_counter[15] = DFFE(RD1_internal_counter[15]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L91 is dual_processor:inst|timer2:the_timer2|internal_counter[15]~1580
--operation mode is counter

RD1L91 = CARRY(RD1_internal_counter[15] & (!RD1L89));


--RD1_internal_counter[12] is dual_processor:inst|timer2:the_timer2|internal_counter[12]
--operation mode is counter

RD1_internal_counter[12]_lut_out = RD1_internal_counter[12] $ (RD1L83);
RD1_internal_counter[12]_sload_eqn = (RD1L2 & RD1_period_l_register[12]) # (!RD1L2 & RD1_internal_counter[12]_lut_out);
RD1_internal_counter[12] = DFFE(RD1_internal_counter[12]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L85 is dual_processor:inst|timer2:the_timer2|internal_counter[12]~1583
--operation mode is counter

RD1L85 = CARRY(RD1_internal_counter[12] # !RD1L83);


--RD1_internal_counter[13] is dual_processor:inst|timer2:the_timer2|internal_counter[13]
--operation mode is counter

RD1_internal_counter[13]_lut_out = RD1_internal_counter[13] $ (!RD1L85);
RD1_internal_counter[13]_sload_eqn = (RD1L2 & RD1_period_l_register[13]) # (!RD1L2 & RD1_internal_counter[13]_lut_out);
RD1_internal_counter[13] = DFFE(RD1_internal_counter[13]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L87 is dual_processor:inst|timer2:the_timer2|internal_counter[13]~1586
--operation mode is counter

RD1L87 = CARRY(!RD1_internal_counter[13] & (!RD1L85));


--RD1_internal_counter[14] is dual_processor:inst|timer2:the_timer2|internal_counter[14]
--operation mode is counter

RD1_internal_counter[14]_lut_out = RD1_internal_counter[14] $ (RD1L87);
RD1_internal_counter[14]_sload_eqn = (RD1L2 & RD1_period_l_register[14]) # (!RD1L2 & RD1_internal_counter[14]_lut_out);
RD1_internal_counter[14] = DFFE(RD1_internal_counter[14]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L89 is dual_processor:inst|timer2:the_timer2|internal_counter[14]~1589
--operation mode is counter

RD1L89 = CARRY(RD1_internal_counter[14] # !RD1L87);


--RD1L13 is dual_processor:inst|timer2:the_timer2|counter_is_zero~399
--operation mode is normal

RD1L13 = RD1_internal_counter[15] & !RD1_internal_counter[12] & !RD1_internal_counter[13] & !RD1_internal_counter[14];

--RD1L21 is dual_processor:inst|timer2:the_timer2|counter_is_zero~415
--operation mode is normal

RD1L21 = RD1_internal_counter[15] & !RD1_internal_counter[12] & !RD1_internal_counter[13] & !RD1_internal_counter[14];


--RD1_internal_counter[9] is dual_processor:inst|timer2:the_timer2|internal_counter[9]
--operation mode is counter

RD1_internal_counter[9]_lut_out = RD1_internal_counter[9] $ (!RD1L77);
RD1_internal_counter[9]_sload_eqn = (RD1L2 & RD1_period_l_register[9]) # (!RD1L2 & RD1_internal_counter[9]_lut_out);
RD1_internal_counter[9] = DFFE(RD1_internal_counter[9]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L79 is dual_processor:inst|timer2:the_timer2|internal_counter[9]~1592
--operation mode is counter

RD1L79 = CARRY(RD1_internal_counter[9] & (!RD1L77));


--RD1_internal_counter[8] is dual_processor:inst|timer2:the_timer2|internal_counter[8]
--operation mode is counter

RD1_internal_counter[8]_lut_out = RD1_internal_counter[8] $ (RD1L75);
RD1_internal_counter[8]_sload_eqn = (RD1L2 & RD1_period_l_register[8]) # (!RD1L2 & RD1_internal_counter[8]_lut_out);
RD1_internal_counter[8] = DFFE(RD1_internal_counter[8]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L77 is dual_processor:inst|timer2:the_timer2|internal_counter[8]~1595
--operation mode is counter

RD1L77 = CARRY(RD1_internal_counter[8] # !RD1L75);


--RD1_internal_counter[10] is dual_processor:inst|timer2:the_timer2|internal_counter[10]
--operation mode is counter

RD1_internal_counter[10]_lut_out = RD1_internal_counter[10] $ (RD1L79);
RD1_internal_counter[10]_sload_eqn = (RD1L2 & RD1_period_l_register[10]) # (!RD1L2 & RD1_internal_counter[10]_lut_out);
RD1_internal_counter[10] = DFFE(RD1_internal_counter[10]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L81 is dual_processor:inst|timer2:the_timer2|internal_counter[10]~1598
--operation mode is counter

RD1L81 = CARRY(RD1_internal_counter[10] # !RD1L79);


--RD1_internal_counter[11] is dual_processor:inst|timer2:the_timer2|internal_counter[11]
--operation mode is counter

RD1_internal_counter[11]_lut_out = RD1_internal_counter[11] $ (!RD1L81);
RD1_internal_counter[11]_sload_eqn = (RD1L2 & RD1_period_l_register[11]) # (!RD1L2 & RD1_internal_counter[11]_lut_out);
RD1_internal_counter[11] = DFFE(RD1_internal_counter[11]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L83 is dual_processor:inst|timer2:the_timer2|internal_counter[11]~1601
--operation mode is counter

RD1L83 = CARRY(!RD1_internal_counter[11] & (!RD1L81));


--RD1L17 is dual_processor:inst|timer2:the_timer2|counter_is_zero~407
--operation mode is normal

RD1L17 = (RD1_internal_counter[9] & !RD1_internal_counter[8] & !RD1_internal_counter[10] & !RD1_internal_counter[11]) & CASCADE(RD1L21);


--RD1_internal_counter[20] is dual_processor:inst|timer2:the_timer2|internal_counter[20]
--operation mode is counter

RD1_internal_counter[20]_lut_out = RD1_internal_counter[20] $ (RD1L99);
RD1_internal_counter[20]_sload_eqn = (RD1L2 & RD1_period_h_register[4]) # (!RD1L2 & RD1_internal_counter[20]_lut_out);
RD1_internal_counter[20] = DFFE(RD1_internal_counter[20]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L101 is dual_processor:inst|timer2:the_timer2|internal_counter[20]~1604
--operation mode is counter

RD1L101 = CARRY(RD1_internal_counter[20] # !RD1L99);


--RD1_internal_counter[21] is dual_processor:inst|timer2:the_timer2|internal_counter[21]
--operation mode is counter

RD1_internal_counter[21]_lut_out = RD1_internal_counter[21] $ (!RD1L101);
RD1_internal_counter[21]_sload_eqn = (RD1L2 & RD1_period_h_register[5]) # (!RD1L2 & RD1_internal_counter[21]_lut_out);
RD1_internal_counter[21] = DFFE(RD1_internal_counter[21]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L103 is dual_processor:inst|timer2:the_timer2|internal_counter[21]~1607
--operation mode is counter

RD1L103 = CARRY(!RD1_internal_counter[21] & (!RD1L101));


--RD1_internal_counter[22] is dual_processor:inst|timer2:the_timer2|internal_counter[22]
--operation mode is counter

RD1_internal_counter[22]_lut_out = RD1_internal_counter[22] $ (RD1L103);
RD1_internal_counter[22]_sload_eqn = (RD1L2 & RD1_period_h_register[6]) # (!RD1L2 & RD1_internal_counter[22]_lut_out);
RD1_internal_counter[22] = DFFE(RD1_internal_counter[22]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L105 is dual_processor:inst|timer2:the_timer2|internal_counter[22]~1610
--operation mode is counter

RD1L105 = CARRY(RD1_internal_counter[22] # !RD1L103);


--RD1_internal_counter[23] is dual_processor:inst|timer2:the_timer2|internal_counter[23]
--operation mode is counter

RD1_internal_counter[23]_lut_out = RD1_internal_counter[23] $ (!RD1L105);
RD1_internal_counter[23]_sload_eqn = (RD1L2 & RD1_period_h_register[7]) # (!RD1L2 & RD1_internal_counter[23]_lut_out);
RD1_internal_counter[23] = DFFE(RD1_internal_counter[23]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L107 is dual_processor:inst|timer2:the_timer2|internal_counter[23]~1613
--operation mode is counter

RD1L107 = CARRY(!RD1_internal_counter[23] & (!RD1L105));


--RD1L14 is dual_processor:inst|timer2:the_timer2|counter_is_zero~401
--operation mode is normal

RD1L14 = !RD1_internal_counter[20] & !RD1_internal_counter[21] & !RD1_internal_counter[22] & !RD1_internal_counter[23];

--RD1L22 is dual_processor:inst|timer2:the_timer2|counter_is_zero~416
--operation mode is normal

RD1L22 = !RD1_internal_counter[20] & !RD1_internal_counter[21] & !RD1_internal_counter[22] & !RD1_internal_counter[23];


--RD1_internal_counter[16] is dual_processor:inst|timer2:the_timer2|internal_counter[16]
--operation mode is counter

RD1_internal_counter[16]_lut_out = RD1_internal_counter[16] $ (RD1L91);
RD1_internal_counter[16]_sload_eqn = (RD1L2 & RD1_period_h_register[0]) # (!RD1L2 & RD1_internal_counter[16]_lut_out);
RD1_internal_counter[16] = DFFE(RD1_internal_counter[16]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L93 is dual_processor:inst|timer2:the_timer2|internal_counter[16]~1616
--operation mode is counter

RD1L93 = CARRY(RD1_internal_counter[16] # !RD1L91);


--RD1_internal_counter[17] is dual_processor:inst|timer2:the_timer2|internal_counter[17]
--operation mode is counter

RD1_internal_counter[17]_lut_out = RD1_internal_counter[17] $ (!RD1L93);
RD1_internal_counter[17]_sload_eqn = (RD1L2 & RD1_period_h_register[1]) # (!RD1L2 & RD1_internal_counter[17]_lut_out);
RD1_internal_counter[17] = DFFE(RD1_internal_counter[17]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L95 is dual_processor:inst|timer2:the_timer2|internal_counter[17]~1619
--operation mode is counter

RD1L95 = CARRY(!RD1_internal_counter[17] & (!RD1L93));


--RD1_internal_counter[19] is dual_processor:inst|timer2:the_timer2|internal_counter[19]
--operation mode is counter

RD1_internal_counter[19]_lut_out = RD1_internal_counter[19] $ (!RD1L97);
RD1_internal_counter[19]_sload_eqn = (RD1L2 & RD1_period_h_register[3]) # (!RD1L2 & RD1_internal_counter[19]_lut_out);
RD1_internal_counter[19] = DFFE(RD1_internal_counter[19]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L99 is dual_processor:inst|timer2:the_timer2|internal_counter[19]~1622
--operation mode is counter

RD1L99 = CARRY(!RD1_internal_counter[19] & (!RD1L97));


--RD1L18 is dual_processor:inst|timer2:the_timer2|counter_is_zero~408
--operation mode is normal

RD1L18 = (!RD1_internal_counter[16] & !RD1_internal_counter[17] & !RD1_internal_counter[18] & !RD1_internal_counter[19]) & CASCADE(RD1L22);


--RD1_internal_counter[28] is dual_processor:inst|timer2:the_timer2|internal_counter[28]
--operation mode is counter

RD1_internal_counter[28]_lut_out = RD1_internal_counter[28] $ (RD1L115);
RD1_internal_counter[28]_sload_eqn = (RD1L2 & RD1_period_h_register[12]) # (!RD1L2 & RD1_internal_counter[28]_lut_out);
RD1_internal_counter[28] = DFFE(RD1_internal_counter[28]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L117 is dual_processor:inst|timer2:the_timer2|internal_counter[28]~1625
--operation mode is counter

RD1L117 = CARRY(RD1_internal_counter[28] # !RD1L115);


--RD1_internal_counter[29] is dual_processor:inst|timer2:the_timer2|internal_counter[29]
--operation mode is counter

RD1_internal_counter[29]_lut_out = RD1_internal_counter[29] $ (!RD1L117);
RD1_internal_counter[29]_sload_eqn = (RD1L2 & RD1_period_h_register[13]) # (!RD1L2 & RD1_internal_counter[29]_lut_out);
RD1_internal_counter[29] = DFFE(RD1_internal_counter[29]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L119 is dual_processor:inst|timer2:the_timer2|internal_counter[29]~1628
--operation mode is counter

RD1L119 = CARRY(!RD1_internal_counter[29] & (!RD1L117));


--RD1_internal_counter[30] is dual_processor:inst|timer2:the_timer2|internal_counter[30]
--operation mode is counter

RD1_internal_counter[30]_lut_out = RD1_internal_counter[30] $ (RD1L119);
RD1_internal_counter[30]_sload_eqn = (RD1L2 & RD1_period_h_register[14]) # (!RD1L2 & RD1_internal_counter[30]_lut_out);
RD1_internal_counter[30] = DFFE(RD1_internal_counter[30]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L121 is dual_processor:inst|timer2:the_timer2|internal_counter[30]~1631
--operation mode is counter

RD1L121 = CARRY(RD1_internal_counter[30] # !RD1L119);


--RD1_internal_counter[31] is dual_processor:inst|timer2:the_timer2|internal_counter[31]
--operation mode is normal

RD1_internal_counter[31]_lut_out = RD1_internal_counter[31] $ (!RD1L121);
RD1_internal_counter[31]_sload_eqn = (RD1L2 & RD1_period_h_register[15]) # (!RD1L2 & RD1_internal_counter[31]_lut_out);
RD1_internal_counter[31] = DFFE(RD1_internal_counter[31]_sload_eqn, clk, K1_data_out, , RD1L1);


--RD1L15 is dual_processor:inst|timer2:the_timer2|counter_is_zero~403
--operation mode is normal

RD1L15 = !RD1_internal_counter[28] & !RD1_internal_counter[29] & !RD1_internal_counter[30] & !RD1_internal_counter[31];

--RD1L23 is dual_processor:inst|timer2:the_timer2|counter_is_zero~417
--operation mode is normal

RD1L23 = !RD1_internal_counter[28] & !RD1_internal_counter[29] & !RD1_internal_counter[30] & !RD1_internal_counter[31];


--RD1_internal_counter[24] is dual_processor:inst|timer2:the_timer2|internal_counter[24]
--operation mode is counter

RD1_internal_counter[24]_lut_out = RD1_internal_counter[24] $ (RD1L107);
RD1_internal_counter[24]_sload_eqn = (RD1L2 & RD1_period_h_register[8]) # (!RD1L2 & RD1_internal_counter[24]_lut_out);
RD1_internal_counter[24] = DFFE(RD1_internal_counter[24]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L109 is dual_processor:inst|timer2:the_timer2|internal_counter[24]~1637
--operation mode is counter

RD1L109 = CARRY(RD1_internal_counter[24] # !RD1L107);


--RD1_internal_counter[25] is dual_processor:inst|timer2:the_timer2|internal_counter[25]
--operation mode is counter

RD1_internal_counter[25]_lut_out = RD1_internal_counter[25] $ (!RD1L109);
RD1_internal_counter[25]_sload_eqn = (RD1L2 & RD1_period_h_register[9]) # (!RD1L2 & RD1_internal_counter[25]_lut_out);
RD1_internal_counter[25] = DFFE(RD1_internal_counter[25]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L111 is dual_processor:inst|timer2:the_timer2|internal_counter[25]~1640
--operation mode is counter

RD1L111 = CARRY(!RD1_internal_counter[25] & (!RD1L109));


--RD1_internal_counter[26] is dual_processor:inst|timer2:the_timer2|internal_counter[26]
--operation mode is counter

RD1_internal_counter[26]_lut_out = RD1_internal_counter[26] $ (RD1L111);
RD1_internal_counter[26]_sload_eqn = (RD1L2 & RD1_period_h_register[10]) # (!RD1L2 & RD1_internal_counter[26]_lut_out);
RD1_internal_counter[26] = DFFE(RD1_internal_counter[26]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L113 is dual_processor:inst|timer2:the_timer2|internal_counter[26]~1643
--operation mode is counter

RD1L113 = CARRY(RD1_internal_counter[26] # !RD1L111);


--RD1_internal_counter[27] is dual_processor:inst|timer2:the_timer2|internal_counter[27]
--operation mode is counter

RD1_internal_counter[27]_lut_out = RD1_internal_counter[27] $ (!RD1L113);
RD1_internal_counter[27]_sload_eqn = (RD1L2 & RD1_period_h_register[11]) # (!RD1L2 & RD1_internal_counter[27]_lut_out);
RD1_internal_counter[27] = DFFE(RD1_internal_counter[27]_sload_eqn, clk, K1_data_out, , RD1L1);

--RD1L115 is dual_processor:inst|timer2:the_timer2|internal_counter[27]~1646
--operation mode is counter

RD1L115 = CARRY(!RD1_internal_counter[27] & (!RD1L113));


--RD1L19 is dual_processor:inst|timer2:the_timer2|counter_is_zero~409
--operation mode is normal

RD1L19 = (!RD1_internal_counter[24] & !RD1_internal_counter[25] & !RD1_internal_counter[26] & !RD1_internal_counter[27]) & CASCADE(RD1L23);


--Q1_internal_counter[5] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[5]
--operation mode is counter

Q1_internal_counter[5]_lut_out = Q1_internal_counter[5] $ (!Q1L25);
Q1_internal_counter[5]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[5]_lut_out);
Q1_internal_counter[5] = DFFE(Q1_internal_counter[5]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L27 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[5]~1289
--operation mode is counter

Q1L27 = CARRY(Q1_internal_counter[5] & (!Q1L25));


--Q1_internal_counter[7] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[7]
--operation mode is counter

Q1_internal_counter[7]_lut_out = Q1_internal_counter[7] $ (!Q1L29);
Q1_internal_counter[7]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[7]_lut_out);
Q1_internal_counter[7] = DFFE(Q1_internal_counter[7]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L31 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[7]~1292
--operation mode is counter

Q1L31 = CARRY(Q1_internal_counter[7] & (!Q1L29));


--Q1_internal_counter[4] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[4]
--operation mode is counter

Q1_internal_counter[4]_lut_out = Q1_internal_counter[4] $ (Q1L23);
Q1_internal_counter[4]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[4]_lut_out);
Q1_internal_counter[4] = DFFE(Q1_internal_counter[4]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L25 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[4]~1295
--operation mode is counter

Q1L25 = CARRY(Q1_internal_counter[4] # !Q1L23);


--Q1_internal_counter[6] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[6]
--operation mode is counter

Q1_internal_counter[6]_lut_out = Q1_internal_counter[6] $ (Q1L27);
Q1_internal_counter[6]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[6]_lut_out);
Q1_internal_counter[6] = DFFE(Q1_internal_counter[6]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L29 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[6]~1298
--operation mode is counter

Q1L29 = CARRY(Q1_internal_counter[6] # !Q1L27);


--Q1L4 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~288
--operation mode is normal

Q1L4 = Q1_internal_counter[5] & Q1_internal_counter[7] & !Q1_internal_counter[4] & !Q1_internal_counter[6];

--Q1L10 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~300
--operation mode is normal

Q1L10 = Q1_internal_counter[5] & Q1_internal_counter[7] & !Q1_internal_counter[4] & !Q1_internal_counter[6];


--Q1_internal_counter[0] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[0]
--operation mode is counter

Q1_internal_counter[0]_lut_out = !Q1_internal_counter[0];
Q1_internal_counter[0]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[0]_lut_out);
Q1_internal_counter[0] = DFFE(Q1_internal_counter[0]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L17 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[0]~1301
--operation mode is counter

Q1L17 = CARRY(!Q1_internal_counter[0]);


--Q1_internal_counter[1] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[1]
--operation mode is counter

Q1_internal_counter[1]_lut_out = Q1_internal_counter[1] $ (!Q1L17);
Q1_internal_counter[1]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[1]_lut_out);
Q1_internal_counter[1] = DFFE(Q1_internal_counter[1]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L19 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[1]~1304
--operation mode is counter

Q1L19 = CARRY(Q1_internal_counter[1] & (!Q1L17));


--Q1_internal_counter[2] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[2]
--operation mode is counter

Q1_internal_counter[2]_lut_out = Q1_internal_counter[2] $ (Q1L19);
Q1_internal_counter[2]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[2]_lut_out);
Q1_internal_counter[2] = DFFE(Q1_internal_counter[2]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L21 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[2]~1307
--operation mode is counter

Q1L21 = CARRY(!Q1L19 # !Q1_internal_counter[2]);


--Q1_internal_counter[3] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[3]
--operation mode is counter

Q1_internal_counter[3]_lut_out = Q1_internal_counter[3] $ (!Q1L21);
Q1_internal_counter[3]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[3]_lut_out);
Q1_internal_counter[3] = DFFE(Q1_internal_counter[3]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L23 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[3]~1310
--operation mode is counter

Q1L23 = CARRY(!Q1_internal_counter[3] & (!Q1L21));


--Q1L7 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~294
--operation mode is normal

Q1L7 = (Q1_internal_counter[0] & Q1_internal_counter[1] & Q1_internal_counter[2] & !Q1_internal_counter[3]) & CASCADE(Q1L10);


--Q1_internal_counter[14] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[14]
--operation mode is counter

Q1_internal_counter[14]_lut_out = Q1_internal_counter[14] $ (Q1L43);
Q1_internal_counter[14]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[14]_lut_out);
Q1_internal_counter[14] = DFFE(Q1_internal_counter[14]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L45 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[14]~1313
--operation mode is counter

Q1L45 = CARRY(!Q1L43 # !Q1_internal_counter[14]);


--Q1_internal_counter[12] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[12]
--operation mode is counter

Q1_internal_counter[12]_lut_out = Q1_internal_counter[12] $ (Q1L39);
Q1_internal_counter[12]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[12]_lut_out);
Q1_internal_counter[12] = DFFE(Q1_internal_counter[12]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L41 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[12]~1316
--operation mode is counter

Q1L41 = CARRY(Q1_internal_counter[12] # !Q1L39);


--Q1_internal_counter[13] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[13]
--operation mode is counter

Q1_internal_counter[13]_lut_out = Q1_internal_counter[13] $ (!Q1L41);
Q1_internal_counter[13]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[13]_lut_out);
Q1_internal_counter[13] = DFFE(Q1_internal_counter[13]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L43 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[13]~1319
--operation mode is counter

Q1L43 = CARRY(!Q1_internal_counter[13] & (!Q1L41));


--Q1_internal_counter[15] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[15]
--operation mode is counter

Q1_internal_counter[15]_lut_out = Q1_internal_counter[15] $ (!Q1L45);
Q1_internal_counter[15]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[15]_lut_out);
Q1_internal_counter[15] = DFFE(Q1_internal_counter[15]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L47 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[15]~1322
--operation mode is counter

Q1L47 = CARRY(!Q1_internal_counter[15] & (!Q1L45));


--Q1L5 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~290
--operation mode is normal

Q1L5 = Q1_internal_counter[14] & !Q1_internal_counter[12] & !Q1_internal_counter[13] & !Q1_internal_counter[15];

--Q1L11 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~301
--operation mode is normal

Q1L11 = Q1_internal_counter[14] & !Q1_internal_counter[12] & !Q1_internal_counter[13] & !Q1_internal_counter[15];


--Q1_internal_counter[8] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[8]
--operation mode is counter

Q1_internal_counter[8]_lut_out = Q1_internal_counter[8] $ (Q1L31);
Q1_internal_counter[8]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[8]_lut_out);
Q1_internal_counter[8] = DFFE(Q1_internal_counter[8]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L33 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[8]~1325
--operation mode is counter

Q1L33 = CARRY(!Q1L31 # !Q1_internal_counter[8]);


--Q1_internal_counter[11] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[11]
--operation mode is counter

Q1_internal_counter[11]_lut_out = Q1_internal_counter[11] $ (!Q1L37);
Q1_internal_counter[11]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[11]_lut_out);
Q1_internal_counter[11] = DFFE(Q1_internal_counter[11]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L39 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[11]~1328
--operation mode is counter

Q1L39 = CARRY(Q1_internal_counter[11] & (!Q1L37));


--Q1_internal_counter[9] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[9]
--operation mode is counter

Q1_internal_counter[9]_lut_out = Q1_internal_counter[9] $ (!Q1L33);
Q1_internal_counter[9]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[9]_lut_out);
Q1_internal_counter[9] = DFFE(Q1_internal_counter[9]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L35 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[9]~1331
--operation mode is counter

Q1L35 = CARRY(!Q1_internal_counter[9] & (!Q1L33));


--Q1_internal_counter[10] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[10]
--operation mode is counter

Q1_internal_counter[10]_lut_out = Q1_internal_counter[10] $ (Q1L35);
Q1_internal_counter[10]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[10]_lut_out);
Q1_internal_counter[10] = DFFE(Q1_internal_counter[10]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L37 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[10]~1334
--operation mode is counter

Q1L37 = CARRY(Q1_internal_counter[10] # !Q1L35);


--Q1L8 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~295
--operation mode is normal

Q1L8 = (Q1_internal_counter[8] & Q1_internal_counter[11] & !Q1_internal_counter[9] & !Q1_internal_counter[10]) & CASCADE(Q1L11);


--Q1_internal_counter[20] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[20]
--operation mode is counter

Q1_internal_counter[20]_lut_out = Q1_internal_counter[20] $ (Q1L55);
Q1_internal_counter[20]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[20]_lut_out);
Q1_internal_counter[20] = DFFE(Q1_internal_counter[20]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L57 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[20]~1337
--operation mode is counter

Q1L57 = CARRY(!Q1L55 # !Q1_internal_counter[20]);


--Q1_internal_counter[21] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[21]
--operation mode is counter

Q1_internal_counter[21]_lut_out = Q1_internal_counter[21] $ (!Q1L57);
Q1_internal_counter[21]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[21]_lut_out);
Q1_internal_counter[21] = DFFE(Q1_internal_counter[21]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L59 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[21]~1340
--operation mode is counter

Q1L59 = CARRY(Q1_internal_counter[21] & (!Q1L57));


--Q1_internal_counter[22] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[22]
--operation mode is counter

Q1_internal_counter[22]_lut_out = Q1_internal_counter[22] $ (Q1L59);
Q1_internal_counter[22]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[22]_lut_out);
Q1_internal_counter[22] = DFFE(Q1_internal_counter[22]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L61 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[22]~1343
--operation mode is counter

Q1L61 = CARRY(!Q1L59 # !Q1_internal_counter[22]);


--Q1_internal_counter[23] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[23]
--operation mode is normal

Q1_internal_counter[23]_lut_out = Q1_internal_counter[23] $ (!Q1L61);
Q1_internal_counter[23]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[23]_lut_out);
Q1_internal_counter[23] = DFFE(Q1_internal_counter[23]_sload_eqn, clk, K1_data_out, , Q1L1);


--Q1L6 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~292
--operation mode is normal

Q1L6 = Q1_internal_counter[20] & Q1_internal_counter[21] & Q1_internal_counter[22] & Q1_internal_counter[23];

--Q1L12 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~302
--operation mode is normal

Q1L12 = Q1_internal_counter[20] & Q1_internal_counter[21] & Q1_internal_counter[22] & Q1_internal_counter[23];


--Q1_internal_counter[17] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[17]
--operation mode is counter

Q1_internal_counter[17]_lut_out = Q1_internal_counter[17] $ (!Q1L49);
Q1_internal_counter[17]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[17]_lut_out);
Q1_internal_counter[17] = DFFE(Q1_internal_counter[17]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L51 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[17]~1349
--operation mode is counter

Q1L51 = CARRY(Q1_internal_counter[17] & (!Q1L49));


--Q1_internal_counter[18] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[18]
--operation mode is counter

Q1_internal_counter[18]_lut_out = Q1_internal_counter[18] $ (Q1L51);
Q1_internal_counter[18]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[18]_lut_out);
Q1_internal_counter[18] = DFFE(Q1_internal_counter[18]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L53 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[18]~1352
--operation mode is counter

Q1L53 = CARRY(!Q1L51 # !Q1_internal_counter[18]);


--Q1_internal_counter[19] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[19]
--operation mode is counter

Q1_internal_counter[19]_lut_out = Q1_internal_counter[19] $ (!Q1L53);
Q1_internal_counter[19]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[19]_lut_out);
Q1_internal_counter[19] = DFFE(Q1_internal_counter[19]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L55 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[19]~1355
--operation mode is counter

Q1L55 = CARRY(Q1_internal_counter[19] & (!Q1L53));


--Q1_internal_counter[16] is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[16]
--operation mode is counter

Q1_internal_counter[16]_lut_out = Q1_internal_counter[16] $ (Q1L47);
Q1_internal_counter[16]_sload_eqn = (Q1L2 & ~GND) # (!Q1L2 & Q1_internal_counter[16]_lut_out);
Q1_internal_counter[16] = DFFE(Q1_internal_counter[16]_sload_eqn, clk, K1_data_out, , Q1L1);

--Q1L49 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|internal_counter[16]~1358
--operation mode is counter

Q1L49 = CARRY(Q1_internal_counter[16] # !Q1L47);


--Q1L9 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|counter_is_zero~296
--operation mode is normal

Q1L9 = (Q1_internal_counter[17] & Q1_internal_counter[18] & Q1_internal_counter[19] & !Q1_internal_counter[16]) & CASCADE(Q1L12);


--VB1_d1_data_in[8] is dual_processor:inst|control_int:the_control_int|d1_data_in[8]
--operation mode is normal

VB1_d1_data_in[8]_lut_out = TB1_data_out[5];
VB1_d1_data_in[8] = DFFE(VB1_d1_data_in[8]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[8] is dual_processor:inst|control_int:the_control_int|d2_data_in[8]
--operation mode is normal

VB1_d2_data_in[8]_lut_out = VB1_d1_data_in[8];
VB1_d2_data_in[8] = DFFE(VB1_d2_data_in[8]_lut_out, clk, K1_data_out, , );


--VB1_d1_data_in[6] is dual_processor:inst|control_int:the_control_int|d1_data_in[6]
--operation mode is normal

VB1_d1_data_in[6]_lut_out = TB1_data_out[4];
VB1_d1_data_in[6] = DFFE(VB1_d1_data_in[6]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[6] is dual_processor:inst|control_int:the_control_int|d2_data_in[6]
--operation mode is normal

VB1_d2_data_in[6]_lut_out = VB1_d1_data_in[6];
VB1_d2_data_in[6] = DFFE(VB1_d2_data_in[6]_lut_out, clk, K1_data_out, , );


--VB1_d1_data_in[4] is dual_processor:inst|control_int:the_control_int|d1_data_in[4]
--operation mode is normal

VB1_d1_data_in[4]_lut_out = TB1_data_out[3];
VB1_d1_data_in[4] = DFFE(VB1_d1_data_in[4]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[4] is dual_processor:inst|control_int:the_control_int|d2_data_in[4]
--operation mode is normal

VB1_d2_data_in[4]_lut_out = VB1_d1_data_in[4];
VB1_d2_data_in[4] = DFFE(VB1_d2_data_in[4]_lut_out, clk, K1_data_out, , );


--VB1_d1_data_in[5] is dual_processor:inst|control_int:the_control_int|d1_data_in[5]
--operation mode is normal

VB1_d1_data_in[5]_lut_out = UK3_dffs[0];
VB1_d1_data_in[5] = DFFE(VB1_d1_data_in[5]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[5] is dual_processor:inst|control_int:the_control_int|d2_data_in[5]
--operation mode is normal

VB1_d2_data_in[5]_lut_out = VB1_d1_data_in[5];
VB1_d2_data_in[5] = DFFE(VB1_d2_data_in[5]_lut_out, clk, K1_data_out, , );


--VB1_d1_data_in[0] is dual_processor:inst|control_int:the_control_int|d1_data_in[0]
--operation mode is normal

VB1_d1_data_in[0]_lut_out = TB1_data_out[0];
VB1_d1_data_in[0] = DFFE(VB1_d1_data_in[0]_lut_out, clk, K1_data_out, , );


--VB1_d2_data_in[0] is dual_processor:inst|control_int:the_control_int|d2_data_in[0]
--operation mode is normal

VB1_d2_data_in[0]_lut_out = VB1_d1_data_in[0];
VB1_d2_data_in[0] = DFFE(VB1_d2_data_in[0]_lut_out, clk, K1_data_out, , );


--MH1L8 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~89
--operation mode is arithmetic

MH1L8 = MH1_d1_irqnumber[1] & !FJ1_IPRI_out_pre_mask[1] & MH1L11 # !MH1_d1_irqnumber[1] & (MH1L11 # !FJ1_IPRI_out_pre_mask[1]);

--MH1L9 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~91
--operation mode is arithmetic

MH1L9 = CARRY(MH1_d1_irqnumber[1] & (FJ1_IPRI_out_pre_mask[1] # !MH1L11) # !MH1_d1_irqnumber[1] & FJ1_IPRI_out_pre_mask[1] & !MH1L11);


--XB1_shift_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[8]
--operation mode is normal

XB1_shift_reg[8]_lut_out = XB1L175 & XB1_shift_reg[7] # !XB1L175 & (XB1L183);
XB1_shift_reg[8] = DFFE(XB1_shift_reg[8]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[9]
--operation mode is normal

XB1_tx_holding_reg[9]_lut_out = ZJ1_op_a[9];
XB1_tx_holding_reg[9] = DFFE(XB1_tx_holding_reg[9]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L181 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3997
--operation mode is normal

XB1L181 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[9] # !XB1_transmitting & (XB1_tx_holding_reg[9])) # !XB1_tx_holding_primed & XB1_shift_reg[9];


--FL24_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out
--operation mode is normal

FL24_aeb_out = !CL1_sload_path[8] & (!CL1_sload_path[9]);


--FL7_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out
--operation mode is normal

FL7_aeb_out = !CL1_sload_path[0] & CL1_sload_path[1] & CL1_sload_path[2] & CL1_sload_path[3];


--FL8_aeb_out is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00018|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out
--operation mode is normal

FL8_aeb_out = CL1_sload_path[4] & !CL1_sload_path[6] & CL1_sload_path[5] & !CL1_sload_path[7];


--CL1_sload_path[8] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8]
--operation mode is counter

CL1_sload_path[8]_lut_out = CL1_sload_path[8] $ (!CL1L17);
CL1_sload_path[8]_reg_input = !CL1_pre_sclr & CL1_sload_path[8]_lut_out;
CL1_sload_path[8] = DFFE(CL1_sload_path[8]_reg_input, clk, , , );

--CL1L19 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT
--operation mode is counter

CL1L19 = CARRY(CL1_sload_path[8] & (!CL1L17));


--CL1_pre_sclr is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr
--operation mode is normal

CL1_pre_sclr = FL23_aeb_out # SC1_data_out[0];


--DJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10682
--operation mode is normal

DJ1L85 = HJ1L14 & (!KJ1_true_regA[22]) # !HJ1L14 & !KJ1_true_regA[26] # !HJ1L13;

--DJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10780
--operation mode is normal

DJ1L87 = HJ1L14 & (!KJ1_true_regA[22]) # !HJ1L14 & !KJ1_true_regA[26] # !HJ1L13;


--DJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[28]~10716
--operation mode is normal

DJ1L86 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[24]) # !HJ1L14 & !KJ1_true_regA[28]) & CASCADE(DJ1L87);


--ME8_q[4] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME8_q[4]_data_in = AB1L54;
ME8_q[4]_write_enable = AB1L41;
ME8_q[4]_clock_0 = clk;
ME8_q[4]_clock_1 = clk;
ME8_q[4]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[4]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[4] = MEMORY_SEGMENT(ME8_q[4]_data_in, ME8_q[4]_write_enable, ME8_q[4]_clock_0, ME8_q[4]_clock_1, , , , , VCC, ME8_q[4]_write_address, ME8_q[4]_read_address);


--ME1_q[4] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME1_q[4]_data_in = T1L45;
ME1_q[4]_write_enable = T1L32;
ME1_q[4]_clock_0 = clk;
ME1_q[4]_clock_1 = clk;
ME1_q[4]_write_address = WR_ADDR(T1L4);
ME1_q[4]_read_address = RD_ADDR(T1L4);
ME1_q[4] = MEMORY_SEGMENT(ME1_q[4]_data_in, ME1_q[4]_write_enable, ME1_q[4]_clock_0, ME1_q[4]_clock_1, , , , , VCC, ME1_q[4]_write_address, ME1_q[4]_read_address);


--DC1L372 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~13609
--operation mode is normal

DC1L372 = ME8_q[4] & (ME1_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[4] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--ME10_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME10_q[4]_data_in = EB1L72;
ME10_q[4]_write_enable = EB1L43;
ME10_q[4]_clock_0 = clk;
ME10_q[4]_clock_1 = clk;
ME10_q[4]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[4]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[4] = MEMORY_SEGMENT(ME10_q[4]_data_in, ME10_q[4]_write_enable, ME10_q[4]_clock_0, ME10_q[4]_clock_1, , , , , VCC, ME10_q[4]_write_address, ME10_q[4]_read_address);


--DC1L373 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~13610
--operation mode is normal

DC1L373 = FC1_incoming_ext_ram_bus_data[28] & (ME10_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[28] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L374 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~13611
--operation mode is normal

DC1L374 = FC1_incoming_ext_ram_bus_data[12] & (ME6_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[12] & !FC1L88 & (ME6_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1840Q is position_velocity_interface_unit:inst18|data_output[28]~reg0
--operation mode is normal

F1L1840Q_lut_out = F1L1782 & (F1L868) # !F1L1782 & F1L1840Q;
F1L1840Q = DFFE(F1L1840Q_lut_out, clk, , , );


--DC1L375 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~13612
--operation mode is normal

DC1L375 = DC1L373 & DC1L374 & (F1L1840Q # !DD1_chipselect_to_the_pv_unit1);


--E1L947Q is simple_pvu:inst13|data_output[28]~reg0
--operation mode is normal

E1L947Q_lut_out = E1L1045 # E1L1037 & (E1L291 # E1L293);
E1L947Q = DFFE(E1L947Q_lut_out, clk, , , E1L1053);


--DC1L376 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]~13613
--operation mode is normal

DC1L376 = DC1L372 & DC1L375 & (E1L947Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L424 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13614
--operation mode is normal

DC1L424 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[28] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[28]);


--DC1_enet_nios_data_master_readdata[28] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[28]
--operation mode is normal

DC1_enet_nios_data_master_readdata[28] = DC1L345 & DC1L376 & (DC1L424 # !AC1L51);


--PJ29L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F28|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ29L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[28] # !LH1_p3_do_custom_instruction);

--PJ29_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F28|cascout
--operation mode is normal

PJ29_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[28] # !LH1_p3_do_custom_instruction);


--ME15_q[28] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[28]
ME15_q[28]_data_in = KJ1L38;
ME15_q[28]_write_enable = RH1L6;
ME15_q[28]_clock_0 = clk;
ME15_q[28]_clock_1 = clk;
ME15_q[28]_clock_enable_1 = JH1L8;
ME15_q[28]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[28]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[28] = MEMORY_SEGMENT(ME15_q[28]_data_in, ME15_q[28]_write_enable, ME15_q[28]_clock_0, ME15_q[28]_clock_1, , , , ME15_q[28]_clock_enable_1, VCC, ME15_q[28]_write_address, ME15_q[28]_read_address);


--E1_LATCHED_V_COUNT_Q1[30] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[30]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[30]_lut_out = D2_LATCHED_QUADRATURE_ERROR;
E1_LATCHED_V_COUNT_Q1[30] = DFFE(E1_LATCHED_V_COUNT_Q1[30]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[30]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out = E1_LATCHED_V_COUNT_Q1[30];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L590 is simple_pvu:inst13|VELOCITY~5130
--operation mode is normal

E1L590 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L663) # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L666;


--E1L421 is simple_pvu:inst13|VELOCITY[0]~127
--operation mode is normal

E1L421 = E1_LAST_SP_WAS_Q1 & !SC1_data_out[0];


--E1_VELOCITY_COUNT[3] is simple_pvu:inst13|VELOCITY_COUNT[3]
--operation mode is arithmetic

E1_VELOCITY_COUNT[3]_lut_out = E1_VELOCITY_COUNT[3] $ E1L496;
E1_VELOCITY_COUNT[3] = DFFE(E1_VELOCITY_COUNT[3]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L499 is simple_pvu:inst13|VELOCITY_COUNT[3]~1811
--operation mode is arithmetic

E1L499 = CARRY(!E1L496 # !E1_VELOCITY_COUNT[3]);


--E1L488 is simple_pvu:inst13|VELOCITY_COUNT[0]~31
--operation mode is normal

E1L488 = E1_ENABLE_WAS_LOW & E1L16;


--E1L955 is simple_pvu:inst13|data_output[31]~7720
--operation mode is normal

E1L955 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[4];


--E1L175 is simple_pvu:inst13|POSITION_COUNT[4]~4804
--operation mode is normal

E1L175 = E1L1057 & E1_POSITION_PRELOAD[4] # !E1L1057 & (E1L173Q $ E1L171);


--LK1_readdata[4] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[4]
--operation mode is normal

LK1_readdata[4]_lut_out = !LK1L41;
LK1_readdata[4] = DFFE(LK1_readdata[4]_lut_out, clk, K1_data_out, , );


--PD1_readdata[4] is dual_processor:inst|timer1:the_timer1|readdata[4]
--operation mode is normal

PD1_readdata[4]_lut_out = !PD1L175;
PD1_readdata[4] = DFFE(PD1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L130 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13615
--operation mode is normal

DC1L130 = LK1_readdata[4] & (PD1_readdata[4] # !QD1_enet_nios_data_master_requests_timer1_s1) # !LK1_readdata[4] & !WD1_enet_nios_data_master_qualified_request_uart2_s1 & (PD1_readdata[4] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[4] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]
--operation mode is normal

XB1_data_to_cpu[4]_lut_out = XD1L5 & XB1_TOE # !XD1L5 & (XB1L77);
XB1_data_to_cpu[4] = DFFE(XB1_data_to_cpu[4]_lut_out, clk, K1_data_out, , );


--RB1_readdata[4] is dual_processor:inst|button_pio:the_button_pio|readdata[4]
--operation mode is normal

RB1_readdata[4]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[4] = DFFE(RB1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L131 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13616
--operation mode is normal

DC1L131 = XB1_data_to_cpu[4] & (DC1L410 # RB1_readdata[4]) # !XB1_data_to_cpu[4] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[4]);


--GK1_readdata[4] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[4]
--operation mode is normal

GK1_readdata[4]_lut_out = !GK1L40;
GK1_readdata[4] = DFFE(GK1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L132 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13617
--operation mode is normal

DC1L132 = DC1L130 & DC1L131 & (GK1_readdata[4] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);

--DC1L140 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13854
--operation mode is normal

DC1L140 = DC1L130 & DC1L131 & (GK1_readdata[4] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--BD1_readdata[4] is dual_processor:inst|opto_data:the_opto_data|readdata[4]
--operation mode is normal

BD1_readdata[4]_lut_out = opto_data[4] & (T1L1 # XD1L7 & BD1_data_dir[4]) # !opto_data[4] & XD1L7 & BD1_data_dir[4];
BD1_readdata[4] = DFFE(BD1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L133 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13619
--operation mode is normal

DC1L133 = enet_D[4] & (BD1_readdata[4] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[4] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[4] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--ME13_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME13_q[4]_data_in = EB1L48;
ME13_q[4]_write_enable = EB1L37;
ME13_q[4]_clock_0 = clk;
ME13_q[4]_clock_1 = clk;
ME13_q[4]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[4]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[4] = MEMORY_SEGMENT(ME13_q[4]_data_in, ME13_q[4]_write_enable, ME13_q[4]_clock_0, ME13_q[4]_clock_1, , , , , VCC, ME13_q[4]_write_address, ME13_q[4]_read_address);


--DC1L134 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13620
--operation mode is normal

DC1L134 = FC1_incoming_ext_ram_bus_data[4] & (ME13_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[4] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L399 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~475
--operation mode is normal

DC1L399 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[4] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[4]) # !AC1L51;


--DC1_dbs_16_reg_segment_0[4] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[4]
--operation mode is normal

DC1_dbs_16_reg_segment_0[4]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L457);
DC1_dbs_16_reg_segment_0[4] = DFFE(DC1_dbs_16_reg_segment_0[4]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L135 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13621
--operation mode is normal

DC1L135 = DC1L134 & DC1L399 & (DC1_dbs_16_reg_segment_0[4] # !FC1L88);


--DC1L136 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13622
--operation mode is normal

DC1L136 = DC1L133 & DC1L135 & (DC1_dbs_16_reg_segment_0[4] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L138 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13791
--operation mode is normal

DC1L138 = (DC1L139 & DC1L136 & (DC1_dbs_16_reg_segment_0[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L140);


--GC1_d1_data_in[4] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[4]
--operation mode is normal

GC1_d1_data_in[4]_lut_out = UK8_dffs[0];
GC1_d1_data_in[4] = DFFE(GC1_d1_data_in[4]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[4] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[4]
--operation mode is normal

GC1_d2_data_in[4]_lut_out = GC1_d1_data_in[4];
GC1_d2_data_in[4] = DFFE(GC1_d2_data_in[4]_lut_out, clk, K1_data_out, , );


--F1_LS_CAM_LATCH_DATA_INPUT[4] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[4]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[4]_lut_out = TK3_matchout_node[4] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[4] & (F1_LS_CAM_LATCH_DATA_INPUT[4]);
F1_LS_CAM_LATCH_DATA_INPUT[4] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[4]_lut_out, clk, !SC1_data_out[0], , );


--HE14L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~477
--operation mode is arithmetic

HE14L9 = CE1_pp_carry_reg_node[2] $ CE1_partial_product_node[0][4] $ HE14L6;

--HE14L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~479
--operation mode is arithmetic

HE14L10 = CARRY(CE1_pp_carry_reg_node[2] & (!HE14L6 # !CE1_partial_product_node[0][4]) # !CE1_pp_carry_reg_node[2] & !CE1_partial_product_node[0][4] & !HE14L6);


--HE11_cs_buffer[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

HE11_cs_buffer[0] = CE1_partial_product_node[2][0] $ CE1_partial_product_node[1][2];

--HE11_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

HE11_cout[0] = CARRY(!CE1_partial_product_node[2][0] & !CE1_partial_product_node[1][2]);


--HE20L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~136COMB
--operation mode is arithmetic

HE20L11 = VCC;

--HE20L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~138
--operation mode is arithmetic

HE20L12 = CARRY(HE20L13);


--N1_q[4] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[4]
--operation mode is normal

N1_q[4]_lut_out = CJ1_custom_instruction_start[0] & N1L76 # !CJ1_custom_instruction_start[0] & (N1_q[3]);
N1_q[4] = DFFE(N1_q[4]_lut_out, clk, K1_data_out, , JH1L8);


--ME12_q[0] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0]
ME12_q[0]_data_in = EB1L52;
ME12_q[0]_write_enable = EB1L39;
ME12_q[0]_clock_0 = clk;
ME12_q[0]_clock_1 = clk;
ME12_q[0]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[0]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[0] = MEMORY_SEGMENT(ME12_q[0]_data_in, ME12_q[0]_write_enable, ME12_q[0]_clock_0, ME12_q[0]_clock_1, , , , , VCC, ME12_q[0]_write_address, ME12_q[0]_read_address);


--V1L73 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~120
--operation mode is normal

V1L73 = DG1_dc_address[1] & ME10_q[0] # !DG1_dc_address[1] & (ME12_q[0]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L33 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2469
--operation mode is normal

V1L33 = WG1_q[8] & (ME1_q[0] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[8] & !CB1L5 & (ME1_q[0] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L34 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2470
--operation mode is normal

V1L34 = V1L73 & V1L33 & (ME6_q[0] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L36 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2535
--operation mode is normal

V1L36 = V1L73 & V1L33 & (ME6_q[0] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[8] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[8]
--operation mode is normal

FB1_data_to_cpu[8]_lut_out = FB1L34 & (FB1_ROE # FB1_TOE) # !FB1L34 & FB1L127;
FB1_data_to_cpu[8] = DFFE(FB1_data_to_cpu[8]_lut_out, clk, K1_data_out, , );


--V1L35 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[8]~2503
--operation mode is normal

V1L35 = (ME8_q[0] & (FB1_data_to_cpu[8] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[0] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[8] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L36);


--EB1L44 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[0]~460
--operation mode is normal

EB1L44 = EB1L30 & HG1_op_a[0] # !EB1L30 & (ZJ1_op_a[0]);


--FB1_endofpacketvalue_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[0]
--operation mode is normal

FB1_endofpacketvalue_reg[0]_lut_out = HG1_op_a[0];
FB1_endofpacketvalue_reg[0] = DFFE(FB1_endofpacketvalue_reg[0]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_rx_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[0]
--operation mode is normal

FB1_rx_holding_reg[0]_lut_out = FB1_shift_reg[0];
FB1_rx_holding_reg[0] = DFFE(FB1_rx_holding_reg[0]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L106 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[0]~8104
--operation mode is normal

FB1L106 = FB1L31 & (!FB1_spi_slave_select_reg[0]) # !FB1L31 & FB1_rx_holding_reg[0];


--FB1L107 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[0]~8105
--operation mode is normal

FB1L107 = DG1_dc_address[2] & (!DG1_dc_address[3]);


--MF1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3912
--operation mode is normal

MF1L16 = RF1L2 & (!TF1L32) # !RF1L2 & !TF1L8 # !RF1L1;

--MF1L18 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3964
--operation mode is normal

MF1L18 = RF1L2 & (!TF1L32) # !RF1L2 & !TF1L8 # !RF1L1;


--MF1L17 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[5]~3932
--operation mode is normal

MF1L17 = (RF1L1 # RF1L2 & (!TF1L4) # !RF1L2 & !TF1L12) & CASCADE(MF1L18);


--MF1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3914
--operation mode is normal

MF1L40 = RF1L2 & (!TF1L16) # !RF1L2 & !TF1L24 # !RF1L1;

--MF1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3965
--operation mode is normal

MF1L42 = RF1L2 & (!TF1L16) # !RF1L2 & !TF1L24 # !RF1L1;


--MF1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[13]~3933
--operation mode is normal

MF1L41 = (RF1L1 # RF1L2 & (!TF1L20) # !RF1L2 & !TF1L28) & CASCADE(MF1L42);


--ME13_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME13_q[6]_data_in = EB1L50;
ME13_q[6]_write_enable = EB1L37;
ME13_q[6]_clock_0 = clk;
ME13_q[6]_clock_1 = clk;
ME13_q[6]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[6]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[6] = MEMORY_SEGMENT(ME13_q[6]_data_in, ME13_q[6]_write_enable, ME13_q[6]_clock_0, ME13_q[6]_clock_1, , , , , VCC, ME13_q[6]_write_address, ME13_q[6]_read_address);


--V1L71 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~118
--operation mode is normal

V1L71 = DG1_dc_address[1] & ME11_q[6] # !DG1_dc_address[1] & (ME13_q[6]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L25 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2472
--operation mode is normal

V1L25 = WG1_q[6] & (ME2_q[6] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[6] & !CB1L5 & (ME2_q[6] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L26 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2473
--operation mode is normal

V1L26 = V1L71 & V1L25 & (ME7_q[6] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L28 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2536
--operation mode is normal

V1L28 = V1L71 & V1L25 & (ME7_q[6] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[6] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[6]
--operation mode is normal

FB1_data_to_cpu[6]_lut_out = FB1L34 & (!FB1_tx_holding_primed # !FB1_transmitting) # !FB1L34 & FB1L121;
FB1_data_to_cpu[6] = DFFE(FB1_data_to_cpu[6]_lut_out, clk, K1_data_out, , );


--V1L27 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[6]~2504
--operation mode is normal

V1L27 = (ME9_q[6] & (FB1_data_to_cpu[6] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[6] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[6] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L28);


--SE1L51 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1349
--operation mode is normal

SE1L51 = NE1_instruction_1[6] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[5] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[6] & (!SE1_K[5] # !VE1_p1_do_normal_offset);

--SE1L54 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1382
--operation mode is normal

SE1L54 = NE1_instruction_1[6] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[5] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[6] & (!SE1_K[5] # !VE1_p1_do_normal_offset);


--CG1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1230
--operation mode is normal

CG1L14 = NE1_instruction_1[5] & NE1_instruction_1[7] & !NE1_instruction_1[8] & !NE1_instruction_1[6];


--SE1L53 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1363
--operation mode is normal

SE1L53 = (VE1_p1_op_b_from_2Ei5 & !CG1L14 & (!NE1_instruction_1[4] # !VE1_p1_do_iSAVE) # !VE1_p1_op_b_from_2Ei5 & (!NE1_instruction_1[4] # !VE1_p1_do_iSAVE)) & CASCADE(SE1L54);

--SE1L55 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[5]~1383
--operation mode is normal

SE1L55 = (VE1_p1_op_b_from_2Ei5 & !CG1L14 & (!NE1_instruction_1[4] # !VE1_p1_do_iSAVE) # !VE1_p1_op_b_from_2Ei5 & (!NE1_instruction_1[4] # !VE1_p1_do_iSAVE)) & CASCADE(SE1L54);


--SE1L61 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1351
--operation mode is normal

SE1L61 = NE1_instruction_1[8] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[7] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[8] & (!SE1_K[7] # !VE1_p1_do_normal_offset);

--SE1L64 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1384
--operation mode is normal

SE1L64 = NE1_instruction_1[8] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[7] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[8] & (!SE1_K[7] # !VE1_p1_do_normal_offset);


--CG1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1231
--operation mode is normal

CG1L15 = NE1_instruction_1[5] & NE1_instruction_1[7] & !NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L63 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1364
--operation mode is normal

SE1L63 = (VE1_p1_op_b_from_2Ei5 & !CG1L15 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[6]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[6])) & CASCADE(SE1L64);

--SE1L65 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[7]~1385
--operation mode is normal

SE1L65 = (VE1_p1_op_b_from_2Ei5 & !CG1L15 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[6]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[6])) & CASCADE(SE1L64);


--MF1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3916
--operation mode is normal

MF1L13 = RF1L1 # RF1L2 & (!TF1L2) # !RF1L2 & !TF1L10;

--MF1L15 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3966
--operation mode is normal

MF1L15 = RF1L1 # RF1L2 & (!TF1L2) # !RF1L2 & !TF1L10;


--MF1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[4]~3934
--operation mode is normal

MF1L14 = (RF1L2 & (!TF1L30) # !RF1L2 & !TF1L6 # !RF1L1) & CASCADE(MF1L15);


--MF1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3918
--operation mode is normal

MF1L37 = RF1L1 # RF1L2 & (!TF1L18) # !RF1L2 & !TF1L26;

--MF1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3967
--operation mode is normal

MF1L39 = RF1L1 # RF1L2 & (!TF1L18) # !RF1L2 & !TF1L26;


--MF1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_alushifter:the_ad_nios_alushifter|p_shiftresult[12]~3935
--operation mode is normal

MF1L38 = (RF1L2 & (!TF1L14) # !RF1L2 & !TF1L22 # !RF1L1) & CASCADE(MF1L39);


--V1L69 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~116
--operation mode is normal

V1L69 = DG1_dc_address[1] & ME11_q[4] # !DG1_dc_address[1] & (ME13_q[4]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L17 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2475
--operation mode is normal

V1L17 = WG1_q[4] & (ME2_q[4] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[4] & !CB1L5 & (ME2_q[4] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L18 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2476
--operation mode is normal

V1L18 = V1L69 & V1L17 & (ME7_q[4] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L20 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2537
--operation mode is normal

V1L20 = V1L69 & V1L17 & (ME7_q[4] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[4] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[4]
--operation mode is normal

FB1_data_to_cpu[4]_lut_out = FB1L34 & FB1_TOE # !FB1L34 & (FB1L115);
FB1_data_to_cpu[4] = DFFE(FB1_data_to_cpu[4]_lut_out, clk, K1_data_out, , );


--V1L19 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[4]~2505
--operation mode is normal

V1L19 = (ME9_q[4] & (FB1_data_to_cpu[4] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[4] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[4] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L20);


--ME13_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane0_module:ad_setup_ram_lane0|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME13_q[5]_data_in = EB1L49;
ME13_q[5]_write_enable = EB1L37;
ME13_q[5]_clock_0 = clk;
ME13_q[5]_clock_1 = clk;
ME13_q[5]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[5]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME13_q[5] = MEMORY_SEGMENT(ME13_q[5]_data_in, ME13_q[5]_write_enable, ME13_q[5]_clock_0, ME13_q[5]_clock_1, , , , , VCC, ME13_q[5]_write_address, ME13_q[5]_read_address);


--V1L70 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~117
--operation mode is normal

V1L70 = DG1_dc_address[1] & ME11_q[5] # !DG1_dc_address[1] & (ME13_q[5]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L21 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2478
--operation mode is normal

V1L21 = WG1_q[5] & (ME2_q[5] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[5] & !CB1L5 & (ME2_q[5] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L22 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2479
--operation mode is normal

V1L22 = V1L70 & V1L21 & (ME7_q[5] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L24 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2538
--operation mode is normal

V1L24 = V1L70 & V1L21 & (ME7_q[5] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[5] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[5]
--operation mode is normal

FB1_data_to_cpu[5]_lut_out = FB1L34 & FB1L116 # !FB1L34 & (FB1L118 & !FB1L33);
FB1_data_to_cpu[5] = DFFE(FB1_data_to_cpu[5]_lut_out, clk, K1_data_out, , );


--V1L23 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[5]~2506
--operation mode is normal

V1L23 = (ME9_q[5] & (FB1_data_to_cpu[5] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME9_q[5] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[5] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L24);


--ME10_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME10_q[6]_data_in = EB1L74;
ME10_q[6]_write_enable = EB1L43;
ME10_q[6]_clock_0 = clk;
ME10_q[6]_clock_1 = clk;
ME10_q[6]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[6]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[6] = MEMORY_SEGMENT(ME10_q[6]_data_in, ME10_q[6]_write_enable, ME10_q[6]_clock_0, ME10_q[6]_clock_1, , , , , VCC, ME10_q[6]_write_address, ME10_q[6]_read_address);


--ME12_q[6] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME12_q[6]_data_in = EB1L58;
ME12_q[6]_write_enable = EB1L39;
ME12_q[6]_clock_0 = clk;
ME12_q[6]_clock_1 = clk;
ME12_q[6]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[6]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[6] = MEMORY_SEGMENT(ME12_q[6]_data_in, ME12_q[6]_write_enable, ME12_q[6]_clock_0, ME12_q[6]_clock_1, , , , , VCC, ME12_q[6]_write_address, ME12_q[6]_read_address);


--V1L79 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~126
--operation mode is normal

V1L79 = DG1_dc_address[1] & ME10_q[6] # !DG1_dc_address[1] & (ME12_q[6]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--ME1_q[6] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME1_q[6]_data_in = T1L47;
ME1_q[6]_write_enable = T1L32;
ME1_q[6]_clock_0 = clk;
ME1_q[6]_clock_1 = clk;
ME1_q[6]_write_address = WR_ADDR(T1L4);
ME1_q[6]_read_address = RD_ADDR(T1L4);
ME1_q[6] = MEMORY_SEGMENT(ME1_q[6]_data_in, ME1_q[6]_write_enable, ME1_q[6]_clock_0, ME1_q[6]_clock_1, , , , , VCC, ME1_q[6]_write_address, ME1_q[6]_read_address);


--V1L57 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2481
--operation mode is normal

V1L57 = WG1_q[14] & (ME1_q[6] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[14] & !CB1L5 & (ME1_q[6] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L58 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2482
--operation mode is normal

V1L58 = V1L79 & V1L57 & (ME6_q[6] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L60 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2539
--operation mode is normal

V1L60 = V1L79 & V1L57 & (ME6_q[6] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--ME8_q[6] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6]
ME8_q[6]_data_in = AB1L56;
ME8_q[6]_write_enable = AB1L41;
ME8_q[6]_clock_0 = clk;
ME8_q[6]_clock_1 = clk;
ME8_q[6]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[6]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[6] = MEMORY_SEGMENT(ME8_q[6]_data_in, ME8_q[6]_write_enable, ME8_q[6]_clock_0, ME8_q[6]_clock_1, , , , , VCC, ME8_q[6]_write_address, ME8_q[6]_read_address);


--FB1_data_to_cpu[14] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[14]
--operation mode is normal

FB1_data_to_cpu[14]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[14] # !FB1L32 & (FB1L136));
FB1_data_to_cpu[14] = DFFE(FB1_data_to_cpu[14]_lut_out, clk, K1_data_out, , );


--V1L59 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[14]~2507
--operation mode is normal

V1L59 = (ME8_q[6] & (FB1_data_to_cpu[14] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[6] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[14] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L60);


--V1L76 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~123
--operation mode is normal

V1L76 = DG1_dc_address[1] & ME10_q[3] # !DG1_dc_address[1] & (ME12_q[3]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L45 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2484
--operation mode is normal

V1L45 = WG1_q[11] & (ME1_q[3] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[11] & !CB1L5 & (ME1_q[3] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L46 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2485
--operation mode is normal

V1L46 = V1L76 & V1L45 & (ME6_q[3] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L48 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2540
--operation mode is normal

V1L48 = V1L76 & V1L45 & (ME6_q[3] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[11] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[11]
--operation mode is normal

FB1_data_to_cpu[11]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[11] # !FB1L32 & (FB1L133));
FB1_data_to_cpu[11] = DFFE(FB1_data_to_cpu[11]_lut_out, clk, K1_data_out, , );


--V1L47 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[11]~2508
--operation mode is normal

V1L47 = (ME8_q[3] & (FB1_data_to_cpu[11] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[3] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[11] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L48);


--ME12_q[4] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4]
ME12_q[4]_data_in = EB1L56;
ME12_q[4]_write_enable = EB1L39;
ME12_q[4]_clock_0 = clk;
ME12_q[4]_clock_1 = clk;
ME12_q[4]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[4]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[4] = MEMORY_SEGMENT(ME12_q[4]_data_in, ME12_q[4]_write_enable, ME12_q[4]_clock_0, ME12_q[4]_clock_1, , , , , VCC, ME12_q[4]_write_address, ME12_q[4]_read_address);


--V1L77 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~124
--operation mode is normal

V1L77 = DG1_dc_address[1] & ME10_q[4] # !DG1_dc_address[1] & (ME12_q[4]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L49 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2487
--operation mode is normal

V1L49 = WG1_q[12] & (ME1_q[4] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[12] & !CB1L5 & (ME1_q[4] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L50 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2488
--operation mode is normal

V1L50 = V1L77 & V1L49 & (ME6_q[4] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L52 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2541
--operation mode is normal

V1L52 = V1L77 & V1L49 & (ME6_q[4] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[12] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[12]
--operation mode is normal

FB1_data_to_cpu[12]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[12] # !FB1L32 & (FB1L134));
FB1_data_to_cpu[12] = DFFE(FB1_data_to_cpu[12]_lut_out, clk, K1_data_out, , );


--V1L51 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[12]~2509
--operation mode is normal

V1L51 = (ME8_q[4] & (FB1_data_to_cpu[12] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[4] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[12] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L52);


--ME10_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane3_module:ad_setup_ram_lane3|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME10_q[5]_data_in = EB1L73;
ME10_q[5]_write_enable = EB1L43;
ME10_q[5]_clock_0 = clk;
ME10_q[5]_clock_1 = clk;
ME10_q[5]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[5]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME10_q[5] = MEMORY_SEGMENT(ME10_q[5]_data_in, ME10_q[5]_write_enable, ME10_q[5]_clock_0, ME10_q[5]_clock_1, , , , , VCC, ME10_q[5]_write_address, ME10_q[5]_read_address);


--ME12_q[5] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME12_q[5]_data_in = EB1L57;
ME12_q[5]_write_enable = EB1L39;
ME12_q[5]_clock_0 = clk;
ME12_q[5]_clock_1 = clk;
ME12_q[5]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[5]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[5] = MEMORY_SEGMENT(ME12_q[5]_data_in, ME12_q[5]_write_enable, ME12_q[5]_clock_0, ME12_q[5]_clock_1, , , , , VCC, ME12_q[5]_write_address, ME12_q[5]_read_address);


--V1L78 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~125
--operation mode is normal

V1L78 = DG1_dc_address[1] & ME10_q[5] # !DG1_dc_address[1] & (ME12_q[5]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--ME1_q[5] is dual_processor:inst|ad_cmd_ram:the_ad_cmd_ram|ad_cmd_ram_lane1_module:ad_cmd_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME1_q[5]_data_in = T1L46;
ME1_q[5]_write_enable = T1L32;
ME1_q[5]_clock_0 = clk;
ME1_q[5]_clock_1 = clk;
ME1_q[5]_write_address = WR_ADDR(T1L4);
ME1_q[5]_read_address = RD_ADDR(T1L4);
ME1_q[5] = MEMORY_SEGMENT(ME1_q[5]_data_in, ME1_q[5]_write_enable, ME1_q[5]_clock_0, ME1_q[5]_clock_1, , , , , VCC, ME1_q[5]_write_address, ME1_q[5]_read_address);


--V1L53 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2490
--operation mode is normal

V1L53 = WG1_q[13] & (ME1_q[5] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[13] & !CB1L5 & (ME1_q[5] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L54 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2491
--operation mode is normal

V1L54 = V1L78 & V1L53 & (ME6_q[5] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L56 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2542
--operation mode is normal

V1L56 = V1L78 & V1L53 & (ME6_q[5] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--ME8_q[5] is dual_processor:inst|ad_result_ram:the_ad_result_ram|ad_result_ram_lane1_module:ad_result_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5]
ME8_q[5]_data_in = AB1L55;
ME8_q[5]_write_enable = AB1L41;
ME8_q[5]_clock_0 = clk;
ME8_q[5]_clock_1 = clk;
ME8_q[5]_write_address = WR_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[5]_read_address = RD_ADDR(AB1L9, AB1L10, AB1L11, AB1L12, AB1L13);
ME8_q[5] = MEMORY_SEGMENT(ME8_q[5]_data_in, ME8_q[5]_write_enable, ME8_q[5]_clock_0, ME8_q[5]_clock_1, , , , , VCC, ME8_q[5]_write_address, ME8_q[5]_read_address);


--FB1_data_to_cpu[13] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[13]
--operation mode is normal

FB1_data_to_cpu[13]_lut_out = !FB1L107 & (FB1L32 & FB1_endofpacketvalue_reg[13] # !FB1L32 & (FB1L135));
FB1_data_to_cpu[13] = DFFE(FB1_data_to_cpu[13]_lut_out, clk, K1_data_out, , );


--V1L55 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[13]~2510
--operation mode is normal

V1L55 = (ME8_q[5] & (FB1_data_to_cpu[13] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[5] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[13] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L56);


--SE1L56 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1353
--operation mode is normal

SE1L56 = NE1_instruction_1[7] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[6] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[7] & (!SE1_K[6] # !VE1_p1_do_normal_offset);

--SE1L59 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1386
--operation mode is normal

SE1L59 = NE1_instruction_1[7] & !VE1_p1_do_narrow_stack_offset & (!SE1_K[6] # !VE1_p1_do_normal_offset) # !NE1_instruction_1[7] & (!SE1_K[6] # !VE1_p1_do_normal_offset);


--CG1L16 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|ad_nios_2ei4_unit:the_ad_nios_2ei4_unit|twoEi4[0]~1232
--operation mode is normal

CG1L16 = !NE1_instruction_1[5] & NE1_instruction_1[7] & !NE1_instruction_1[8] & NE1_instruction_1[6];


--SE1L58 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1365
--operation mode is normal

SE1L58 = (VE1_p1_op_b_from_2Ei5 & !CG1L16 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[5]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[5])) & CASCADE(SE1L59);

--SE1L60 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_constant_generator:the_ad_nios_constant_generator|p1_const[6]~1387
--operation mode is normal

SE1L60 = (VE1_p1_op_b_from_2Ei5 & !CG1L16 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[5]) # !VE1_p1_op_b_from_2Ei5 & (!VE1_p1_do_iSAVE # !NE1_instruction_1[5])) & CASCADE(SE1L59);


--CB1L52 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~84
--operation mode is normal

CB1L52 = CB1L27 & (CB1L44 $ (CB1L50 # !CB1L36));

--CB1L55 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~90
--operation mode is normal

CB1L55 = CB1L27 & (CB1L44 $ (CB1L50 # !CB1L36));


--CB1L54 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~87
--operation mode is normal

CB1L54 = (CB1L45 $ (CB1L36 & (CB1_ad_rom_s1_arb_share_counter[3] $ !CB1L50))) & CASCADE(CB1L55);

--CB1L56 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|reduce_or~91
--operation mode is normal

CB1L56 = (CB1L45 $ (CB1L36 & (CB1_ad_rom_s1_arb_share_counter[3] $ !CB1L50))) & CASCADE(CB1L55);


--CB1L28 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~573
--operation mode is normal

CB1L28 = CB1L51 & CB1L36 & !CB1_ad_rom_s1_arb_share_counter[4] & !CB1_ad_rom_s1_arb_share_counter[3];


--CB1L29 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~574
--operation mode is normal

CB1L29 = CB1L45 & (CB1L36 # CB1L41) # !CB1L45 & !CB1L28 & (CB1L36 # !CB1L41);

--CB1L32 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~580
--operation mode is normal

CB1L32 = CB1L45 & (CB1L36 # CB1L41) # !CB1L45 & !CB1L28 & (CB1L36 # !CB1L41);


--CB1L30 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~575
--operation mode is normal

CB1L30 = !CB1_ad_rom_s1_arb_share_counter[3] & !CB1L45;


--CB1L31 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|ad_rom_s1_arb_share_counter_next_value[4]~578
--operation mode is normal

CB1L31 = (CB1L30 # CB1L51 & !CB1_ad_rom_s1_arb_share_counter[4] # !CB1L36) & CASCADE(CB1L32);


--EF1L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~231
--operation mode is arithmetic

EF1L24 = BF1_next_instruction_address[4] $ NE1_instruction_1[4] $ !EF1L21;

--EF1L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_fetch:the_ad_nios_instruction_fetch|ad_nios_target_address:the_ad_nios_target_address|add~233
--operation mode is arithmetic

EF1L25 = CARRY(BF1_next_instruction_address[4] & (NE1_instruction_1[4] # !EF1L21) # !BF1_next_instruction_address[4] & NE1_instruction_1[4] & !EF1L21);


--HG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_op_fetch:the_ad_nios_op_fetch|ad_nios_op_a_mux:the_ad_nios_op_a_mux|jump_target_address[4]~493
--operation mode is normal

HG1L5 = UE1_a_matches_dest2 & (ZF5_regout $ VF5_regout) # !UE1_a_matches_dest2 & ME3_q[4];


--ME12_q[1] is dual_processor:inst|ad_setup_ram:the_ad_setup_ram|ad_setup_ram_lane1_module:ad_setup_ram_lane1|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1]
ME12_q[1]_data_in = EB1L53;
ME12_q[1]_write_enable = EB1L39;
ME12_q[1]_clock_0 = clk;
ME12_q[1]_clock_1 = clk;
ME12_q[1]_write_address = WR_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[1]_read_address = RD_ADDR(EB1L6, EB1L7, EB1L8, EB1L9, EB1L10);
ME12_q[1] = MEMORY_SEGMENT(ME12_q[1]_data_in, ME12_q[1]_write_enable, ME12_q[1]_clock_0, ME12_q[1]_clock_1, , , , , VCC, ME12_q[1]_write_address, ME12_q[1]_read_address);


--V1L74 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata~121
--operation mode is normal

V1L74 = DG1_dc_address[1] & ME10_q[1] # !DG1_dc_address[1] & (ME12_q[1]) # !EB1_ad_nios_data_master_requests_ad_setup_ram_s1;


--V1L37 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2493
--operation mode is normal

V1L37 = WG1_q[9] & (ME1_q[1] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1) # !WG1_q[9] & !CB1L5 & (ME1_q[1] # !T1_ad_nios_data_master_requests_ad_cmd_ram_s1);


--V1L38 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2494
--operation mode is normal

V1L38 = V1L74 & V1L37 & (ME6_q[1] # !Y1_ad_nios_data_master_requests_ad_ram_s1);

--V1L40 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2543
--operation mode is normal

V1L40 = V1L74 & V1L37 & (ME6_q[1] # !Y1_ad_nios_data_master_requests_ad_ram_s1);


--FB1_data_to_cpu[9] is dual_processor:inst|adc_spi:the_adc_spi|data_to_cpu[9]
--operation mode is normal

FB1_data_to_cpu[9]_lut_out = FB1L34 & FB1_EOP # !FB1L34 & (FB1L130);
FB1_data_to_cpu[9] = DFFE(FB1_data_to_cpu[9]_lut_out, clk, K1_data_out, , );


--V1L39 is dual_processor:inst|ad_nios_data_master_arbitrator:the_ad_nios_data_master|ad_nios_data_master_readdata[9]~2511
--operation mode is normal

V1L39 = (ME8_q[1] & (FB1_data_to_cpu[9] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port) # !ME8_q[1] & !AB1_ad_nios_data_master_requests_ad_result_ram_s1 & (FB1_data_to_cpu[9] # !GB1_ad_nios_data_master_qualified_request_adc_spi_spi_control_port)) & CASCADE(V1L40);


--FB1_endofpacketvalue_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[1]
--operation mode is normal

FB1_endofpacketvalue_reg[1]_lut_out = HG1_op_a[1];
FB1_endofpacketvalue_reg[1] = DFFE(FB1_endofpacketvalue_reg[1]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[1]
--operation mode is normal

FB1_spi_slave_select_reg[1]_lut_out = FB1_spi_slave_select_holding_reg[1];
FB1_spi_slave_select_reg[1] = DFFE(FB1_spi_slave_select_reg[1]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[1]
--operation mode is normal

FB1_rx_holding_reg[1]_lut_out = FB1_shift_reg[1];
FB1_rx_holding_reg[1] = DFFE(FB1_rx_holding_reg[1]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L108 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[1]~8107
--operation mode is normal

FB1L108 = FB1L31 & FB1_spi_slave_select_reg[1] # !FB1L31 & (FB1_rx_holding_reg[1]);


--BG1L1 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~201
--operation mode is normal

BG1L1 = !AG1_alu_result[3] & !AG1_alu_result[15] & !TF1L33 & !AG1_alu_result[8];

--BG1L5 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~209
--operation mode is normal

BG1L5 = !AG1_alu_result[3] & !AG1_alu_result[15] & !TF1L33 & !AG1_alu_result[8];


--BG1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~205
--operation mode is normal

BG1L3 = (!AG1_alu_result[10] & !AG1_alu_result[0] & !AG1_alu_result[1] & !AG1_alu_result[2]) & CASCADE(BG1L5);


--BG1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~203
--operation mode is normal

BG1L2 = !AG1_alu_result[4] & !AG1_alu_result[13] & !AG1_alu_result[6] & !AG1_alu_result[5];

--BG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~210
--operation mode is normal

BG1L6 = !AG1_alu_result[4] & !AG1_alu_result[13] & !AG1_alu_result[6] & !AG1_alu_result[5];


--BG1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|ad_nios_aluzerocheck:the_ad_nios_aluzerocheck|Z_result~206
--operation mode is normal

BG1L4 = (!AG1_alu_result[14] & !AG1_alu_result[9] & !AG1_alu_result[11] & !AG1_alu_result[12]) & CASCADE(BG1L6);


--VE1_p2_N_update is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p2_N_update
--operation mode is normal

VE1_p2_N_update_lut_out = ME5_q[7];
VE1_p2_N_update = DFFE(VE1_p2_N_update_lut_out, clk, K1_data_out, , TE1L6);


--EB1L46 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[2]~461
--operation mode is normal

EB1L46 = EB1L30 & HG1_op_a[2] # !EB1L30 & (ZJ1_op_a[2]);


--FB1_endofpacketvalue_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[2]
--operation mode is normal

FB1_endofpacketvalue_reg[2]_lut_out = HG1_op_a[2];
FB1_endofpacketvalue_reg[2] = DFFE(FB1_endofpacketvalue_reg[2]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[2]
--operation mode is normal

FB1_spi_slave_select_reg[2]_lut_out = FB1_spi_slave_select_holding_reg[2];
FB1_spi_slave_select_reg[2] = DFFE(FB1_spi_slave_select_reg[2]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[2]
--operation mode is normal

FB1_rx_holding_reg[2]_lut_out = FB1_shift_reg[2];
FB1_rx_holding_reg[2] = DFFE(FB1_rx_holding_reg[2]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L109 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[2]~8109
--operation mode is normal

FB1L109 = FB1L31 & FB1_spi_slave_select_reg[2] # !FB1L31 & (FB1_rx_holding_reg[2]);


--EB1L47 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[3]~462
--operation mode is normal

EB1L47 = EB1L30 & HG1_op_a[3] # !EB1L30 & (ZJ1_op_a[3]);


--FB1_ROE is dual_processor:inst|adc_spi:the_adc_spi|ROE
--operation mode is normal

FB1_ROE_lut_out = FB1L236 & (FB1_RRDY # FB1_ROE & !FB1_status_wr_strobe) # !FB1L236 & (FB1_ROE & !FB1_status_wr_strobe);
FB1_ROE = DFFE(FB1_ROE_lut_out, clk, K1_data_out, , );


--FB1_iROE_reg is dual_processor:inst|adc_spi:the_adc_spi|iROE_reg
--operation mode is normal

FB1_iROE_reg_lut_out = HG1_op_a[3];
FB1_iROE_reg = DFFE(FB1_iROE_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[3]
--operation mode is normal

FB1_endofpacketvalue_reg[3]_lut_out = HG1_op_a[3];
FB1_endofpacketvalue_reg[3] = DFFE(FB1_endofpacketvalue_reg[3]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[3]
--operation mode is normal

FB1_spi_slave_select_reg[3]_lut_out = FB1_spi_slave_select_holding_reg[3];
FB1_spi_slave_select_reg[3] = DFFE(FB1_spi_slave_select_reg[3]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[3]
--operation mode is normal

FB1_rx_holding_reg[3]_lut_out = FB1_shift_reg[3];
FB1_rx_holding_reg[3] = DFFE(FB1_rx_holding_reg[3]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L110 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8111
--operation mode is normal

FB1L110 = FB1L31 & FB1_spi_slave_select_reg[3] # !FB1L31 & (FB1_rx_holding_reg[3]);


--FB1L111 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8112
--operation mode is normal

FB1L111 = FB1L32 & FB1_endofpacketvalue_reg[3] # !FB1L32 & (FB1L110);


--FB1L112 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[3]~8113
--operation mode is normal

FB1L112 = FB1L33 & FB1_iROE_reg # !FB1L33 & (FB1L111);


--CL4_sload_path[2] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is arithmetic

CL4_sload_path[2]_lut_out = CL4_sload_path[2] $ !CL4L5;
CL4_sload_path[2] = DFFE(CL4_sload_path[2]_lut_out, clk, !SC1_data_out[0], , );

--CL4L7 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is arithmetic

CL4L7 = CARRY(!CL4_sload_path[2] & !CL4L5);


--G1_inst21 is lvdt_interface:inst61|inst21
--operation mode is normal

G1_inst21_lut_out = !G1_inst21 & (CL1L23);
G1_inst21 = DFFE(G1_inst21_lut_out, clk, , , );


--WG4_q[3] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[3]
WG4_q[3]_clock_0 = clk;
WG4_q[3]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[3]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[3] = MEMORY_SEGMENT(, , WG4_q[3]_clock_0, , , , , , , WG4_q[3]_write_address, WG4_q[3]_read_address);


--UK1L9 is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[2]~31
--operation mode is normal

UK1L9 = !UK1_dffs[2];


--CL5_counter_cell[1] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[1]
--operation mode is counter

CL5_counter_cell[1]_lut_out = CL5_counter_cell[1] $ CL5L3;
CL5_counter_cell[1]_sload_eqn = (CL4L14 & UK1L5) # (!CL4L14 & CL5_counter_cell[1]_lut_out);
CL5_counter_cell[1] = DFFE(CL5_counter_cell[1]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5L6 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

CL5L6 = CARRY(CL5_counter_cell[1] # !CL5L3);


--DJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10684
--operation mode is normal

DJ1L88 = HJ1L14 & (!KJ1_true_regA[23]) # !HJ1L14 & !KJ1_true_regA[27] # !HJ1L13;

--DJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10781
--operation mode is normal

DJ1L90 = HJ1L14 & (!KJ1_true_regA[23]) # !HJ1L14 & !KJ1_true_regA[27] # !HJ1L13;


--DJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alushifter:the_enet_nios_alushifter|p_shiftresult[29]~10717
--operation mode is normal

DJ1L89 = (HJ1L13 # HJ1L14 & (!KJ1_true_regA[25]) # !HJ1L14 & !KJ1_true_regA[29]) & CASCADE(DJ1L90);


--DC1L378 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~13624
--operation mode is normal

DC1L378 = ME8_q[5] & (ME1_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[5] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L379 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~13625
--operation mode is normal

DC1L379 = FC1_incoming_ext_ram_bus_data[29] & (ME10_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[29] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L380 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~13626
--operation mode is normal

DC1L380 = FC1_incoming_ext_ram_bus_data[13] & (ME6_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[13] & !FC1L88 & (ME6_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1842Q is position_velocity_interface_unit:inst18|data_output[29]~reg0
--operation mode is normal

F1L1842Q_lut_out = F1L1782 & (F1L880) # !F1L1782 & F1L1842Q;
F1L1842Q = DFFE(F1L1842Q_lut_out, clk, , , );


--DC1L381 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~13627
--operation mode is normal

DC1L381 = DC1L379 & DC1L380 & (F1L1842Q # !DD1_chipselect_to_the_pv_unit1);


--E1L949Q is simple_pvu:inst13|data_output[29]~reg0
--operation mode is normal

E1L949Q_lut_out = E1L1047 # E1L1037 & (E1L293 # E1L291);
E1L949Q = DFFE(E1L949Q_lut_out, clk, , , E1L1053);


--DC1L382 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]~13628
--operation mode is normal

DC1L382 = DC1L378 & DC1L381 & (E1L949Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L425 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13629
--operation mode is normal

DC1L425 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[29] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[29]);


--DC1_enet_nios_data_master_readdata[29] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[29]
--operation mode is normal

DC1_enet_nios_data_master_readdata[29] = DC1L345 & DC1L382 & (DC1L425 # !AC1L51);


--PJ30L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F29|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ30L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[29] # !LH1_p3_do_custom_instruction);

--PJ30_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F29|cascout
--operation mode is normal

PJ30_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[29] # !LH1_p3_do_custom_instruction);


--ME15_q[29] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[29]
ME15_q[29]_data_in = KJ1L39;
ME15_q[29]_write_enable = RH1L6;
ME15_q[29]_clock_0 = clk;
ME15_q[29]_clock_1 = clk;
ME15_q[29]_clock_enable_1 = JH1L8;
ME15_q[29]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[29]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[29] = MEMORY_SEGMENT(ME15_q[29]_data_in, ME15_q[29]_write_enable, ME15_q[29]_clock_0, ME15_q[29]_clock_1, , , , ME15_q[29]_clock_enable_1, VCC, ME15_q[29]_write_address, ME15_q[29]_read_address);


--E1_POSITION_PRELOAD[5] is simple_pvu:inst13|POSITION_PRELOAD[5]
--operation mode is normal

E1_POSITION_PRELOAD[5]_lut_out = ZJ1_op_a[5];
E1_POSITION_PRELOAD[5] = DFFE(E1_POSITION_PRELOAD[5]_lut_out, clk, , , E1L347);


--E1_VELOCITY[5] is simple_pvu:inst13|VELOCITY[5]
--operation mode is normal

E1_VELOCITY[5]_lut_out = !E1L586 & (E1L1059 & (E1L672) # !E1L1059 & E1L675);
E1_VELOCITY[5] = DFFE(E1_VELOCITY[5]_lut_out, clk, , , E1L421);


--E1L181 is simple_pvu:inst13|POSITION_COUNT[5]~4806
--operation mode is normal

E1L181 = E1L1057 & (E1_POSITION_PRELOAD[5]) # !E1L1057 & (E1L179Q $ (E1L177));


--LK1_readdata[5] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[5]
--operation mode is normal

LK1_readdata[5]_lut_out = !LK1L44;
LK1_readdata[5] = DFFE(LK1_readdata[5]_lut_out, clk, K1_data_out, , );


--PD1_readdata[5] is dual_processor:inst|timer1:the_timer1|readdata[5]
--operation mode is normal

PD1_readdata[5]_lut_out = !PD1L178;
PD1_readdata[5] = DFFE(PD1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L146 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13630
--operation mode is normal

DC1L146 = LK1_readdata[5] & (PD1_readdata[5] # !QD1_enet_nios_data_master_requests_timer1_s1) # !LK1_readdata[5] & !WD1_enet_nios_data_master_qualified_request_uart2_s1 & (PD1_readdata[5] # !QD1_enet_nios_data_master_requests_timer1_s1);


--XB1_data_to_cpu[5] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[5]
--operation mode is normal

XB1_data_to_cpu[5]_lut_out = XB1L132 # XD1L5 & !XB1_transmitting & !XB1_tx_holding_primed;
XB1_data_to_cpu[5] = DFFE(XB1_data_to_cpu[5]_lut_out, clk, K1_data_out, , );


--RB1_readdata[5] is dual_processor:inst|button_pio:the_button_pio|readdata[5]
--operation mode is normal

RB1_readdata[5]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[5] = DFFE(RB1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L147 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13631
--operation mode is normal

DC1L147 = XB1_data_to_cpu[5] & (DC1L410 # RB1_readdata[5]) # !XB1_data_to_cpu[5] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[5]);


--GK1_readdata[5] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[5]
--operation mode is normal

GK1_readdata[5]_lut_out = !GK1L43;
GK1_readdata[5] = DFFE(GK1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L148 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13632
--operation mode is normal

DC1L148 = DC1L146 & DC1L147 & (GK1_readdata[5] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);

--DC1L156 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13855
--operation mode is normal

DC1L156 = DC1L146 & DC1L147 & (GK1_readdata[5] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--BD1_readdata[5] is dual_processor:inst|opto_data:the_opto_data|readdata[5]
--operation mode is normal

BD1_readdata[5]_lut_out = opto_data[5] & (T1L1 # XD1L7 & BD1_data_dir[5]) # !opto_data[5] & XD1L7 & BD1_data_dir[5];
BD1_readdata[5] = DFFE(BD1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L149 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13634
--operation mode is normal

DC1L149 = enet_D[5] & (BD1_readdata[5] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[5] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[5] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L150 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13635
--operation mode is normal

DC1L150 = FC1_incoming_ext_ram_bus_data[5] & (ME13_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[5] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L400 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~476
--operation mode is normal

DC1L400 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[5] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[5]) # !AC1L51;


--DC1_dbs_16_reg_segment_0[5] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[5]
--operation mode is normal

DC1_dbs_16_reg_segment_0[5]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L459);
DC1_dbs_16_reg_segment_0[5] = DFFE(DC1_dbs_16_reg_segment_0[5]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L151 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13636
--operation mode is normal

DC1L151 = DC1L150 & DC1L400 & (DC1_dbs_16_reg_segment_0[5] # !FC1L88);


--DC1L152 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13637
--operation mode is normal

DC1L152 = DC1L149 & DC1L151 & (DC1_dbs_16_reg_segment_0[5] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L154 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13792
--operation mode is normal

DC1L154 = (DC1L155 & DC1L152 & (DC1_dbs_16_reg_segment_0[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L156);


--TK2_matchout_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|matchout_node[0]
TK2_matchout_node[0]_data_in = TK2_WS2;
TK2_matchout_node[0]_clock_0 = clk;
TK2_matchout_node[0]_write_enable = F1L181;
TK2_matchout_node[0]_write_invert = TK2_WS2;
TK2_matchout_node[0]_write_address = WR_ADDR(F1_~GND);
TK2_matchout_node[0]_literals = LITERALS(TK2_pattern_reg_node[0], TK2_pattern_reg_node[1], TK2_pattern_reg_node[2], TK2_pattern_reg_node[3], TK2_pattern_reg_node[4], TK2_pattern_reg_node[5], TK2_pattern_reg_node[6], TK2_pattern_reg_node[7], TK2_pattern_reg_node[8], TK2_pattern_reg_node[9], TK2_pattern_reg_node[10], TK2_pattern_reg_node[11], TK2_pattern_reg_node[12], TK2_pattern_reg_node[13], TK2_pattern_reg_node[14], TK2_pattern_reg_node[15], TK2_pattern_reg_node[16], TK2_pattern_reg_node[17], TK2_pattern_reg_node[18], TK2_pattern_reg_node[19], TK2_pattern_reg_node[20], TK2_pattern_reg_node[21], TK2_pattern_reg_node[22], TK2_pattern_reg_node[23]);
TK2_matchout_node[0] = CAM_SLICE(TK2_matchout_node[0]_data_in, TK2_matchout_node[0]_clock_0, , , , TK2_matchout_node[0]_write_enable, , , , TK2_matchout_node[0]_write_invertTK2_matchout_node[0]_write_address, TK2_matchout_node[0]_literals);


--F1_GP_CAM2_LATCH_ENBL is position_velocity_interface_unit:inst18|GP_CAM2_LATCH_ENBL
--operation mode is normal

F1_GP_CAM2_LATCH_ENBL_lut_out = VJ1_dc_address[5] # !F1L466 # !VJ1_dc_address[2] # !F1L464;
F1_GP_CAM2_LATCH_ENBL = DFFE(F1_GP_CAM2_LATCH_ENBL_lut_out, clk, , , );


--F1_LS_CAM_LATCH_DATA_INPUT[5] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[5]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[5]_lut_out = TK3_matchout_node[5] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[5] & (F1_LS_CAM_LATCH_DATA_INPUT[5]);
F1_LS_CAM_LATCH_DATA_INPUT[5] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[5]_lut_out, clk, !SC1_data_out[0], , );


--HE14L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~481
--operation mode is arithmetic

HE14L11 = CE1_partial_product_node[0][5] $ (!HE14L10);

--HE14L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~483
--operation mode is arithmetic

HE14L12 = CARRY(CE1_partial_product_node[0][5] # !HE14L10);


--HE11L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~466
--operation mode is arithmetic

HE11L5 = CE1_partial_product_node[1][3] $ CE1_partial_product_node[2][1] $ HE11L8;

--HE11L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~468
--operation mode is arithmetic

HE11L6 = CARRY(CE1_partial_product_node[1][3] & (CE1_partial_product_node[2][1] # !HE11L8) # !CE1_partial_product_node[1][3] & CE1_partial_product_node[2][1] & !HE11L8);


--N1_q[5] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[5]
--operation mode is normal

N1_q[5]_lut_out = CJ1_custom_instruction_start[0] & N1L81 # !CJ1_custom_instruction_start[0] & (N1_q[4]);
N1_q[5] = DFFE(N1_q[5]_lut_out, clk, K1_data_out, , JH1L8);


--DC1L338 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13639
--operation mode is normal

DC1L338 = ME9_q[7] & (ME2_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME9_q[7] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME2_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L339 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13640
--operation mode is normal

DC1L339 = FC1_incoming_ext_ram_bus_data[23] & (ME11_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[23] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME11_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L340 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13641
--operation mode is normal

DC1L340 = FC1_incoming_ext_ram_bus_data[7] & (ME7_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[7] & !FC1L88 & (ME7_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1830Q is position_velocity_interface_unit:inst18|data_output[23]~reg0
--operation mode is normal

F1L1830Q_lut_out = F1L1782 & (F1L808) # !F1L1782 & F1L1830Q;
F1L1830Q = DFFE(F1L1830Q_lut_out, clk, , , );


--DC1L341 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13642
--operation mode is normal

DC1L341 = DC1L339 & DC1L340 & (F1L1830Q # !DD1_chipselect_to_the_pv_unit1);


--E1L937Q is simple_pvu:inst13|data_output[23]~reg0
--operation mode is normal

E1L937Q_lut_out = VJ1_dc_address[4] & (E1L1033 & (E1_VELOCITY_COUNT[23]) # !E1L1033 & E1L1031) # !VJ1_dc_address[4] & (E1L1033);
E1L937Q = DFFE(E1L937Q_lut_out, clk, , , E1L1053);


--DC1L342 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13643
--operation mode is normal

DC1L342 = DC1L338 & DC1L341 & (E1L937Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L426 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13644
--operation mode is normal

DC1L426 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[23] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[23]);


--DC1_enet_nios_data_master_readdata[23] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]
--operation mode is normal

DC1_enet_nios_data_master_readdata[23] = DC1L345 & DC1L342 & (DC1L426 # !AC1L51);


--PJ24L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F23|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ24L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[23] # !LH1_p3_do_custom_instruction);

--PJ24_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F23|cascout
--operation mode is normal

PJ24_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[23] # !LH1_p3_do_custom_instruction);


--ME15_q[23] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_register_file:the_enet_nios_register_file|enet_nios_register_bank_b_module:enet_nios_register_bank_b|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[23]
ME15_q[23]_data_in = SJ1_alu_result[23];
ME15_q[23]_write_enable = RH1L6;
ME15_q[23]_clock_0 = clk;
ME15_q[23]_clock_1 = clk;
ME15_q[23]_clock_enable_1 = JH1L8;
ME15_q[23]_write_address = WR_ADDR(DH1_dest_local_4[0], DH1_dest_local_4[1], DH1_dest_local_4[2], DH1_dest_local_4[3], FK3L3, FK3L6, FK3L9, FK3L12, FK3L14);
ME15_q[23]_read_address = RD_ADDR(QH1_b_local[0], QH1_b_local[1], QH1_b_local[2], QH1_b_local[3], FK2L3, FK2L6, FK2L9, FK2L12, FK2L14);
ME15_q[23] = MEMORY_SEGMENT(ME15_q[23]_data_in, ME15_q[23]_write_enable, ME15_q[23]_clock_0, ME15_q[23]_clock_1, , , , ME15_q[23]_clock_enable_1, VCC, ME15_q[23]_write_address, ME15_q[23]_read_address);


--PD1_readdata[15] is dual_processor:inst|timer1:the_timer1|readdata[15]
--operation mode is normal

PD1_readdata[15]_lut_out = !PD1L208;
PD1_readdata[15] = DFFE(PD1_readdata[15]_lut_out, clk, K1_data_out, , );


--E1L921Q is simple_pvu:inst13|data_output[15]~reg0
--operation mode is normal

E1L921Q_lut_out = VJ1_dc_address[4] & (E1L1001 & (E1_VELOCITY_COUNT[15]) # !E1L1001 & E1L999) # !VJ1_dc_address[4] & (E1L1001);
E1L921Q = DFFE(E1L921Q_lut_out, clk, , , E1L1053);


--DC1L282 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13645
--operation mode is normal

DC1L282 = PD1_readdata[15] & (E1L921Q # !ED1_chipselect_to_the_pv_unit2) # !PD1_readdata[15] & !QD1_enet_nios_data_master_requests_timer1_s1 & (E1L921Q # !ED1_chipselect_to_the_pv_unit2);


--F1L1814Q is position_velocity_interface_unit:inst18|data_output[15]~reg0
--operation mode is normal

F1L1814Q_lut_out = F1L1782 & (F1L696) # !F1L1782 & F1L1814Q;
F1L1814Q = DFFE(F1L1814Q_lut_out, clk, , , );


--XC1_readdata[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[15]
--operation mode is normal

XC1_readdata[15]_lut_out = XD1L1 & (XC1_period_h_register[15] # XD1L5 & !XC1_period_l_register[15]) # !XD1L1 & (XD1L5 & !XC1_period_l_register[15]);
XC1_readdata[15] = DFFE(XC1_readdata[15]_lut_out, clk, K1_data_out, , );


--DC1L283 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13646
--operation mode is normal

DC1L283 = F1L1814Q & (XC1_readdata[15] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !F1L1814Q & !DD1_chipselect_to_the_pv_unit1 & (XC1_readdata[15] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--XB1_data_to_cpu[15] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[15]
--operation mode is normal

XB1_data_to_cpu[15]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[15] # !XD1L4 & (XB1L101));
XB1_data_to_cpu[15] = DFFE(XB1_data_to_cpu[15]_lut_out, clk, K1_data_out, , );


--DC1L284 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13647
--operation mode is normal

DC1L284 = DC1L283 & (XB1_data_to_cpu[15] # !YB1_dac_spi_spi_control_port_chipselect);


--RD1_readdata[15] is dual_processor:inst|timer2:the_timer2|readdata[15]
--operation mode is normal

RD1_readdata[15]_lut_out = !RD1L209;
RD1_readdata[15] = DFFE(RD1_readdata[15]_lut_out, clk, K1_data_out, , );


--DC1L285 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13649
--operation mode is normal

DC1L285 = DC1L284 & DC1L292 & (RD1_readdata[15] # !SD1_enet_nios_data_master_requests_timer2_s1);


--VC1_readdata[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[15]
--operation mode is normal

VC1_readdata[15]_lut_out = XD1L1 & (VC1_period_h_register[15] # XD1L5 & !VC1_period_l_register[15]) # !XD1L1 & (XD1L5 & !VC1_period_l_register[15]);
VC1_readdata[15] = DFFE(VC1_readdata[15]_lut_out, clk, K1_data_out, , );


--DC1L286 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13650
--operation mode is normal

DC1L286 = DC1L282 & DC1L285 & (VC1_readdata[15] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);

--DC1L293 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13856
--operation mode is normal

DC1L293 = DC1L282 & DC1L285 & (VC1_readdata[15] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--DC1L345 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13802
--operation mode is normal

DC1L345 = (DC1L410 & DC1L206 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1) & CASCADE(DC1L346);


--HE23L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~594
--operation mode is arithmetic

HE23L17 = HE20_sout_node[13] $ HE17_sout_node[5] $ HE23L20;

--HE23L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~596
--operation mode is arithmetic

HE23L18 = CARRY(HE20_sout_node[13] & !HE17_sout_node[5] & !HE23L20 # !HE20_sout_node[13] & (!HE23L20 # !HE17_sout_node[5]));


--EE2_single_input_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[1]
--operation mode is normal

EE2_single_input_node[1]_lut_out = !CE1_partial_product_node[7][1];
EE2_single_input_node[1] = DFFE(EE2_single_input_node[1]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[15] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[15]
--operation mode is normal

N1_q[15]_lut_out = CJ1_custom_instruction_start[0] & N1L86 # !CJ1_custom_instruction_start[0] & (N1_q[14]);
N1_q[15] = DFFE(N1_q[15]_lut_out, clk, K1_data_out, , JH1L8);


--DC1L384 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~13652
--operation mode is normal

DC1L384 = ME8_q[6] & (ME1_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !ME8_q[6] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (ME1_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L385 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~13653
--operation mode is normal

DC1L385 = FC1_incoming_ext_ram_bus_data[30] & (ME10_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[30] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME10_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L386 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~13654
--operation mode is normal

DC1L386 = FC1_incoming_ext_ram_bus_data[14] & (ME6_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[14] & !FC1L88 & (ME6_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--F1L1844Q is position_velocity_interface_unit:inst18|data_output[30]~reg0
--operation mode is normal

F1L1844Q_lut_out = F1L1782 & (F1L892) # !F1L1782 & F1L1844Q;
F1L1844Q = DFFE(F1L1844Q_lut_out, clk, , , );


--DC1L387 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~13655
--operation mode is normal

DC1L387 = DC1L385 & DC1L386 & (F1L1844Q # !DD1_chipselect_to_the_pv_unit1);


--E1L951Q is simple_pvu:inst13|data_output[30]~reg0
--operation mode is normal

E1L951Q_lut_out = E1L1049 # E1L1037 & (E1L291 # E1L293);
E1L951Q = DFFE(E1L951Q_lut_out, clk, , , E1L1053);


--DC1L388 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]~13656
--operation mode is normal

DC1L388 = DC1L384 & DC1L387 & (E1L951Q # !ED1_chipselect_to_the_pv_unit2);


--DC1L427 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13657
--operation mode is normal

DC1L427 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[30] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[30]);


--DC1_enet_nios_data_master_readdata[30] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[30]
--operation mode is normal

DC1_enet_nios_data_master_readdata[30] = DC1L345 & DC1L388 & (DC1L427 # !AC1L51);


--PJ31L3 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F30|the_apex20k_lcell~COMBOUT
--operation mode is normal

PJ31L3 = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[30] # !LH1_p3_do_custom_instruction);

--PJ31_cascout is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|enet_nios_hidden_lcell_10F0:the_enet_nios_hidden_lcell_10F30|cascout
--operation mode is normal

PJ31_cascout = !LH1_p3_do_iRDCTL & (CC1_enet_nios_custom_instruction_master_result[30] # !LH1_p3_do_custom_instruction);


--E1L919Q is simple_pvu:inst13|data_output[14]~reg0
--operation mode is normal

E1L919Q_lut_out = VJ1_dc_address[5] & (E1L997 & (E1_VELOCITY_COUNT[14]) # !E1L997 & E1_VELOCITY[14]) # !VJ1_dc_address[5] & (E1L997);
E1L919Q = DFFE(E1L919Q_lut_out, clk, , , E1L1053);


--RD1_readdata[14] is dual_processor:inst|timer2:the_timer2|readdata[14]
--operation mode is normal

RD1_readdata[14]_lut_out = !RD1L206;
RD1_readdata[14] = DFFE(RD1_readdata[14]_lut_out, clk, K1_data_out, , );


--DC1L269 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13658
--operation mode is normal

DC1L269 = E1L919Q & (RD1_readdata[14] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L919Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[14] # !SD1_enet_nios_data_master_requests_timer2_s1);


--F1L1812Q is position_velocity_interface_unit:inst18|data_output[14]~reg0
--operation mode is normal

F1L1812Q_lut_out = F1L1782 & (F1L682) # !F1L1782 & F1L1812Q;
F1L1812Q = DFFE(F1L1812Q_lut_out, clk, , , );


--DC1_dbs_16_reg_segment_0[14] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[14]
--operation mode is normal

DC1_dbs_16_reg_segment_0[14]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L477);
DC1_dbs_16_reg_segment_0[14] = DFFE(DC1_dbs_16_reg_segment_0[14]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L270 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13659
--operation mode is normal

DC1L270 = F1L1812Q & (DC1_dbs_16_reg_segment_0[14] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !F1L1812Q & !DD1_chipselect_to_the_pv_unit1 & (DC1_dbs_16_reg_segment_0[14] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--XB1_data_to_cpu[14] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[14]
--operation mode is normal

XB1_data_to_cpu[14]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[14] # !XD1L4 & (XB1L99));
XB1_data_to_cpu[14] = DFFE(XB1_data_to_cpu[14]_lut_out, clk, K1_data_out, , );


--DC1L271 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13660
--operation mode is normal

DC1L271 = DC1L270 & (XB1_data_to_cpu[14] # !YB1_dac_spi_spi_control_port_chipselect);


--PD1_readdata[14] is dual_processor:inst|timer1:the_timer1|readdata[14]
--operation mode is normal

PD1_readdata[14]_lut_out = !PD1L205;
PD1_readdata[14] = DFFE(PD1_readdata[14]_lut_out, clk, K1_data_out, , );


--DC1L272 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13662
--operation mode is normal

DC1L272 = DC1L271 & DC1L279 & (PD1_readdata[14] # !QD1_enet_nios_data_master_requests_timer1_s1);


--VC1_readdata[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[14]
--operation mode is normal

VC1_readdata[14]_lut_out = XD1L5 & (VC1_period_l_register[14] # XD1L1 & VC1_period_h_register[14]) # !XD1L5 & XD1L1 & VC1_period_h_register[14];
VC1_readdata[14] = DFFE(VC1_readdata[14]_lut_out, clk, K1_data_out, , );


--DC1L273 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13663
--operation mode is normal

DC1L273 = DC1L269 & DC1L272 & (VC1_readdata[14] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);

--DC1L280 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13857
--operation mode is normal

DC1L280 = DC1L269 & DC1L272 & (VC1_readdata[14] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--HE23L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~598
--operation mode is arithmetic

HE23L19 = HE20_sout_node[12] $ HE17_sout_node[4] $ !HE23L2;

--HE23L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~600
--operation mode is arithmetic

HE23L20 = CARRY(HE20_sout_node[12] & (HE17_sout_node[4] # !HE23L2) # !HE20_sout_node[12] & HE17_sout_node[4] & !HE23L2);


--EE2_single_input_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[0]
--operation mode is normal

EE2_single_input_node[0]_lut_out = !CE1_partial_product_node[7][0];
EE2_single_input_node[0] = DFFE(EE2_single_input_node[0]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[14] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[14]
--operation mode is normal

N1_q[14]_lut_out = CJ1_custom_instruction_start[0] & N1L89 # !CJ1_custom_instruction_start[0] & (N1_q[13]);
N1_q[14] = DFFE(N1_q[14]_lut_out, clk, K1_data_out, , JH1L8);


--E1L917Q is simple_pvu:inst13|data_output[13]~reg0
--operation mode is normal

E1L917Q_lut_out = VJ1_dc_address[4] & (E1L993 & E1_VELOCITY_COUNT[13] # !E1L993 & (E1L991)) # !VJ1_dc_address[4] & (E1L993);
E1L917Q = DFFE(E1L917Q_lut_out, clk, , , E1L1053);


--RD1_readdata[13] is dual_processor:inst|timer2:the_timer2|readdata[13]
--operation mode is normal

RD1_readdata[13]_lut_out = !RD1L203;
RD1_readdata[13] = DFFE(RD1_readdata[13]_lut_out, clk, K1_data_out, , );


--DC1L256 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13664
--operation mode is normal

DC1L256 = E1L917Q & (RD1_readdata[13] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L917Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[13] # !SD1_enet_nios_data_master_requests_timer2_s1);


--F1L1810Q is position_velocity_interface_unit:inst18|data_output[13]~reg0
--operation mode is normal

F1L1810Q_lut_out = F1L1782 & (F1L668) # !F1L1782 & F1L1810Q;
F1L1810Q = DFFE(F1L1810Q_lut_out, clk, , , );


--DC1_dbs_16_reg_segment_0[13] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[13]
--operation mode is normal

DC1_dbs_16_reg_segment_0[13]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[5] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L475);
DC1_dbs_16_reg_segment_0[13] = DFFE(DC1_dbs_16_reg_segment_0[13]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L257 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13665
--operation mode is normal

DC1L257 = F1L1810Q & (DC1_dbs_16_reg_segment_0[13] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !F1L1810Q & !DD1_chipselect_to_the_pv_unit1 & (DC1_dbs_16_reg_segment_0[13] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--XB1_data_to_cpu[13] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[13]
--operation mode is normal

XB1_data_to_cpu[13]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[13] # !XD1L4 & (XB1L97));
XB1_data_to_cpu[13] = DFFE(XB1_data_to_cpu[13]_lut_out, clk, K1_data_out, , );


--DC1L258 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13666
--operation mode is normal

DC1L258 = DC1L257 & (XB1_data_to_cpu[13] # !YB1_dac_spi_spi_control_port_chipselect);


--PD1_readdata[13] is dual_processor:inst|timer1:the_timer1|readdata[13]
--operation mode is normal

PD1_readdata[13]_lut_out = !PD1L202;
PD1_readdata[13] = DFFE(PD1_readdata[13]_lut_out, clk, K1_data_out, , );


--DC1L259 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13668
--operation mode is normal

DC1L259 = DC1L258 & DC1L266 & (PD1_readdata[13] # !QD1_enet_nios_data_master_requests_timer1_s1);


--VC1_readdata[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[13]
--operation mode is normal

VC1_readdata[13]_lut_out = XD1L5 & (VC1_period_l_register[13] # XD1L1 & VC1_period_h_register[13]) # !XD1L5 & XD1L1 & VC1_period_h_register[13];
VC1_readdata[13] = DFFE(VC1_readdata[13]_lut_out, clk, K1_data_out, , );


--DC1L260 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13669
--operation mode is normal

DC1L260 = DC1L256 & DC1L259 & (VC1_readdata[13] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);

--DC1L267 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13858
--operation mode is normal

DC1L267 = DC1L256 & DC1L259 & (VC1_readdata[13] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--HE20_sout_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[11]
--operation mode is arithmetic

HE20_sout_node[11]_lut_out = HE14L13 $ HE11L9 $ !HE20L29;
HE20_sout_node[11] = DFFE(HE20_sout_node[11]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[11]~141
--operation mode is arithmetic

HE20L31 = CARRY(HE14L13 & (HE11L9 # !HE20L29) # !HE14L13 & HE11L9 & !HE20L29);


--HE17_sout_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[3]
--operation mode is arithmetic

HE17_sout_node[3]_lut_out = HE8L3 $ HE5L5 $ !HE17L10;
HE17_sout_node[3] = DFFE(HE17_sout_node[3]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[3]~130
--operation mode is arithmetic

HE17L15 = CARRY(HE8L3 & (HE5L5 # !HE17L10) # !HE8L3 & HE5L5 & !HE17L10);


--N1_q[13] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[13]
--operation mode is normal

N1_q[13]_lut_out = CJ1_custom_instruction_start[0] & N1L92 # !CJ1_custom_instruction_start[0] & (N1_q[12]);
N1_q[13] = DFFE(N1_q[13]_lut_out, clk, K1_data_out, , JH1L8);


--E1L915Q is simple_pvu:inst13|data_output[12]~reg0
--operation mode is normal

E1L915Q_lut_out = VJ1_dc_address[5] & (E1L989 & (E1_VELOCITY_COUNT[12]) # !E1L989 & E1_VELOCITY[12]) # !VJ1_dc_address[5] & (E1L989);
E1L915Q = DFFE(E1L915Q_lut_out, clk, , , E1L1053);


--RD1_readdata[12] is dual_processor:inst|timer2:the_timer2|readdata[12]
--operation mode is normal

RD1_readdata[12]_lut_out = !RD1L200;
RD1_readdata[12] = DFFE(RD1_readdata[12]_lut_out, clk, K1_data_out, , );


--DC1L243 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13670
--operation mode is normal

DC1L243 = E1L915Q & (RD1_readdata[12] # !SD1_enet_nios_data_master_requests_timer2_s1) # !E1L915Q & !ED1_chipselect_to_the_pv_unit2 & (RD1_readdata[12] # !SD1_enet_nios_data_master_requests_timer2_s1);


--F1L1808Q is position_velocity_interface_unit:inst18|data_output[12]~reg0
--operation mode is normal

F1L1808Q_lut_out = F1L1782 & (F1L654) # !F1L1782 & F1L1808Q;
F1L1808Q = DFFE(F1L1808Q_lut_out, clk, , , );


--DC1_dbs_16_reg_segment_0[12] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[12]
--operation mode is normal

DC1_dbs_16_reg_segment_0[12]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[4] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L473);
DC1_dbs_16_reg_segment_0[12] = DFFE(DC1_dbs_16_reg_segment_0[12]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L244 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13671
--operation mode is normal

DC1L244 = F1L1808Q & (DC1_dbs_16_reg_segment_0[12] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1) # !F1L1808Q & !DD1_chipselect_to_the_pv_unit1 & (DC1_dbs_16_reg_segment_0[12] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--XB1_data_to_cpu[12] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[12]
--operation mode is normal

XB1_data_to_cpu[12]_lut_out = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[12] # !XD1L4 & (XB1L95));
XB1_data_to_cpu[12] = DFFE(XB1_data_to_cpu[12]_lut_out, clk, K1_data_out, , );


--DC1L245 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13672
--operation mode is normal

DC1L245 = DC1L244 & (XB1_data_to_cpu[12] # !YB1_dac_spi_spi_control_port_chipselect);


--PD1_readdata[12] is dual_processor:inst|timer1:the_timer1|readdata[12]
--operation mode is normal

PD1_readdata[12]_lut_out = !PD1L199;
PD1_readdata[12] = DFFE(PD1_readdata[12]_lut_out, clk, K1_data_out, , );


--DC1L246 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13674
--operation mode is normal

DC1L246 = DC1L245 & DC1L253 & (PD1_readdata[12] # !QD1_enet_nios_data_master_requests_timer1_s1);


--VC1_readdata[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|readdata[12]
--operation mode is normal

VC1_readdata[12]_lut_out = XD1L5 & (VC1_period_l_register[12] # XD1L1 & VC1_period_h_register[12]) # !XD1L5 & XD1L1 & VC1_period_h_register[12];
VC1_readdata[12] = DFFE(VC1_readdata[12]_lut_out, clk, K1_data_out, , );


--DC1L247 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13675
--operation mode is normal

DC1L247 = DC1L243 & DC1L246 & (VC1_readdata[12] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);

--DC1L254 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13859
--operation mode is normal

DC1L254 = DC1L243 & DC1L246 & (VC1_readdata[12] # !WC1_enet_nios_data_master_requests_o_scope_timer_s1);


--HE20_sout_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[10]
--operation mode is arithmetic

HE20_sout_node[10]_lut_out = HE14L15 $ HE11L11 $ HE20L27;
HE20_sout_node[10] = DFFE(HE20_sout_node[10]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[10]~144
--operation mode is arithmetic

HE20L29 = CARRY(HE14L15 & !HE11L11 & !HE20L27 # !HE14L15 & (!HE20L27 # !HE11L11));


--HE17_sout_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]
--operation mode is arithmetic

HE17_sout_node[2]_lut_out = HE8L5 $ HE5_cs_buffer[0] $ HE17L12;
HE17_sout_node[2] = DFFE(HE17_sout_node[2]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~133
--operation mode is arithmetic

HE17L10 = CARRY(HE8L5 & !HE5_cs_buffer[0] & !HE17L12 # !HE8L5 & (!HE17L12 # !HE5_cs_buffer[0]));


--N1_q[12] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[12]
--operation mode is normal

N1_q[12]_lut_out = CJ1_custom_instruction_start[0] & N1L95 # !CJ1_custom_instruction_start[0] & (N1_q[11]);
N1_q[12] = DFFE(N1_q[12]_lut_out, clk, K1_data_out, , JH1L8);


--E1_POSITION_PRELOAD[11] is simple_pvu:inst13|POSITION_PRELOAD[11]
--operation mode is normal

E1_POSITION_PRELOAD[11]_lut_out = ZJ1_op_a[11];
E1_POSITION_PRELOAD[11] = DFFE(E1_POSITION_PRELOAD[11]_lut_out, clk, , , E1L347);


--E1L217 is simple_pvu:inst13|POSITION_COUNT[11]~4818
--operation mode is normal

E1L217 = E1L1057 & (E1_POSITION_PRELOAD[11]) # !E1L1057 & (E1L215Q $ (E1L213));


--E1_VELOCITY[11] is simple_pvu:inst13|VELOCITY[11]
--operation mode is normal

E1_VELOCITY[11]_lut_out = !E1L586 & (E1L1059 & (E1L726) # !E1L1059 & E1L729);
E1_VELOCITY[11] = DFFE(E1_VELOCITY[11]_lut_out, clk, , , E1L421);


--XB1_spi_slave_select_holding_reg[11] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[11]
--operation mode is normal

XB1_spi_slave_select_holding_reg[11]_lut_out = ZJ1_op_a[11];
XB1_spi_slave_select_holding_reg[11] = DFFE(XB1_spi_slave_select_holding_reg[11]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--T1L44 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[11]~137
--operation mode is normal

T1L44 = T1L24 & HG1_op_a[11] # !T1L24 & (DC1L36);


--AB1L53 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[11]~137
--operation mode is normal

AB1L53 = AB1L31 & HG1_op_a[11] # !AB1L31 & (DC1L36);


--DD1L3 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|pv_unit1_avalonS_in_a_read_cycle~10
--operation mode is normal

DD1L3 = !DD1L1 # !JH1_dc_read;


--F1L486 is position_velocity_interface_unit:inst18|Mux~3593
--operation mode is normal

F1L486 = VJ1_dc_address[5] & VJ1_dc_address[4] & (VJ1_dc_address[3] # VJ1_dc_address[2]) # !VJ1_dc_address[5] & (VJ1_dc_address[3] & (!VJ1_dc_address[4] # !VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] # VJ1_dc_address[4]));


--F1L630 is position_velocity_interface_unit:inst18|Mux~3665
--operation mode is normal

F1L630 = VJ1_dc_address[3] & (F1L628 & (F1_VELOCITY[11]) # !F1L628 & F1_LATCHED_V_COUNT_Q4[11]) # !VJ1_dc_address[3] & (F1L628);


--F1L638 is position_velocity_interface_unit:inst18|Mux~3669
--operation mode is normal

F1L638 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[11];


--F1L636 is position_velocity_interface_unit:inst18|Mux~3668
--operation mode is normal

F1L636 = VJ1_dc_address[4] & (F1L632 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L634);


--HE20_sout_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[9]
--operation mode is arithmetic

HE20_sout_node[9]_lut_out = HE14L17 $ HE11L13 $ !HE20L25;
HE20_sout_node[9] = DFFE(HE20_sout_node[9]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[9]~147
--operation mode is arithmetic

HE20L27 = CARRY(HE14L17 & (HE11L13 # !HE20L25) # !HE14L17 & HE11L13 & !HE20L25);


--HE17_cs_buffer[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]
--operation mode is arithmetic

HE17_cs_buffer[1] = HE17_sout_node[1];

--HE17_cout[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cout[1]
--operation mode is arithmetic

HE17_cout[1] = CARRY(GE6L1);


--N1_q[11] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[11]
--operation mode is normal

N1_q[11]_lut_out = CJ1_custom_instruction_start[0] & N1L98 # !CJ1_custom_instruction_start[0] & (N1_q[10]);
N1_q[11] = DFFE(N1_q[11]_lut_out, clk, K1_data_out, , JH1L8);


--E1L596 is simple_pvu:inst13|VELOCITY~5139
--operation mode is normal

E1L596 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & (E1L717) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & E1L720;


--E1L211 is simple_pvu:inst13|POSITION_COUNT[10]~4816
--operation mode is normal

E1L211 = E1L1057 & (E1_POSITION_PRELOAD[10]) # !E1L1057 & (E1L209Q $ (E1L207));


--E1L979 is simple_pvu:inst13|data_output[31]~7741
--operation mode is normal

E1L979 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[10];


--XB1_spi_slave_select_holding_reg[10] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[10]
--operation mode is normal

XB1_spi_slave_select_holding_reg[10]_lut_out = ZJ1_op_a[10];
XB1_spi_slave_select_holding_reg[10] = DFFE(XB1_spi_slave_select_holding_reg[10]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--F1L614 is position_velocity_interface_unit:inst18|Mux~3657
--operation mode is normal

F1L614 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[10]);


--F1L624 is position_velocity_interface_unit:inst18|Mux~3662
--operation mode is normal

F1L624 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[10];


--F1L622 is position_velocity_interface_unit:inst18|Mux~3661
--operation mode is normal

F1L622 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (F1L618) # !VJ1_dc_address[5] & F1L620);


--HE20_sout_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[8]
--operation mode is arithmetic

HE20_sout_node[8]_lut_out = HE14L19 $ HE11L15 $ HE20L23;
HE20_sout_node[8] = DFFE(HE20_sout_node[8]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[8]~150
--operation mode is arithmetic

HE20L25 = CARRY(HE14L19 & !HE11L15 & !HE20L23 # !HE14L19 & (!HE20L23 # !HE11L15));


--HE17_sout_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[0]
--operation mode is normal

HE17_sout_node[0]_lut_out = HE8L7 $ !CE1_partial_product_node[5][0];
HE17_sout_node[0] = DFFE(HE17_sout_node[0]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[10] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[10]
--operation mode is normal

N1_q[10]_lut_out = CJ1_custom_instruction_start[0] & N1L101 # !CJ1_custom_instruction_start[0] & (N1_q[9]);
N1_q[10] = DFFE(N1_q[10]_lut_out, clk, K1_data_out, , JH1L8);


--E1_POSITION_PRELOAD[9] is simple_pvu:inst13|POSITION_PRELOAD[9]
--operation mode is normal

E1_POSITION_PRELOAD[9]_lut_out = ZJ1_op_a[9];
E1_POSITION_PRELOAD[9] = DFFE(E1_POSITION_PRELOAD[9]_lut_out, clk, , , E1L347);


--E1_VELOCITY_COUNT[8] is simple_pvu:inst13|VELOCITY_COUNT[8]
--operation mode is arithmetic

E1_VELOCITY_COUNT[8]_lut_out = E1_VELOCITY_COUNT[8] $ !E1L511;
E1_VELOCITY_COUNT[8] = DFFE(E1_VELOCITY_COUNT[8]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L514 is simple_pvu:inst13|VELOCITY_COUNT[8]~1826
--operation mode is arithmetic

E1L514 = CARRY(E1_VELOCITY_COUNT[8] & !E1L511);


--E1_VELOCITY[9] is simple_pvu:inst13|VELOCITY[9]
--operation mode is normal

E1_VELOCITY[9]_lut_out = !E1L586 & (E1L1059 & E1L708 # !E1L1059 & (E1L711));
E1_VELOCITY[9] = DFFE(E1_VELOCITY[9]_lut_out, clk, , , E1L421);


--E1L205 is simple_pvu:inst13|POSITION_COUNT[9]~4814
--operation mode is normal

E1L205 = E1L1057 & (E1_POSITION_PRELOAD[9]) # !E1L1057 & (E1L203Q $ E1L201);


--XB1_spi_slave_select_holding_reg[9] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[9]
--operation mode is normal

XB1_spi_slave_select_holding_reg[9]_lut_out = ZJ1_op_a[9];
XB1_spi_slave_select_holding_reg[9] = DFFE(XB1_spi_slave_select_holding_reg[9]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--BD1_readdata[9] is dual_processor:inst|opto_data:the_opto_data|readdata[9]
--operation mode is normal

BD1_readdata[9]_lut_out = opto_data[9] & (T1L1 # XD1L7 & BD1_data_dir[9]) # !opto_data[9] & XD1L7 & BD1_data_dir[9];
BD1_readdata[9] = DFFE(BD1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L212 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13676
--operation mode is normal

DC1L212 = enet_D[9] & (BD1_readdata[9] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[9] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[9] # !CD1_enet_nios_data_master_requests_opto_data_s1);

--DC1L217 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13860
--operation mode is normal

DC1L217 = enet_D[9] & (BD1_readdata[9] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[9] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[9] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--F1L1802Q is position_velocity_interface_unit:inst18|data_output[9]~reg0
--operation mode is normal

F1L1802Q_lut_out = F1L1782 & (F1L612) # !F1L1782 & F1L1802Q;
F1L1802Q = DFFE(F1L1802Q_lut_out, clk, , , );


--XC1_readdata[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[9]
--operation mode is normal

XC1_readdata[9]_lut_out = XD1L1 & (XC1_period_h_register[9] # XD1L5 & !XC1_period_l_register[9]) # !XD1L1 & (XD1L5 & !XC1_period_l_register[9]);
XC1_readdata[9] = DFFE(XC1_readdata[9]_lut_out, clk, K1_data_out, , );


--DC1L215 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13797
--operation mode is normal

DC1L215 = (F1L1802Q & (XC1_readdata[9] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !F1L1802Q & !DD1_chipselect_to_the_pv_unit1 & (XC1_readdata[9] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L217);


--DC1L213 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13678
--operation mode is normal

DC1L213 = FC1_incoming_ext_ram_bus_data[9] & (ME12_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[9] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME12_q[1] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1_dbs_16_reg_segment_0[9] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[9]
--operation mode is normal

DC1_dbs_16_reg_segment_0[9]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[1] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L467);
DC1_dbs_16_reg_segment_0[9] = DFFE(DC1_dbs_16_reg_segment_0[9]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L214 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13679
--operation mode is normal

DC1L214 = DC1L213 & (DC1_dbs_16_reg_segment_0[9] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !AB1_enet_nios_data_master_requests_ad_result_ram_s1);

--DC1L218 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13861
--operation mode is normal

DC1L218 = DC1L213 & (DC1_dbs_16_reg_segment_0[9] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L404 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~480
--operation mode is normal

DC1L404 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[9] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[9]) # !AC1L51;


--DC1L216 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[9]~13798
--operation mode is normal

DC1L216 = (DC1L404 & (DC1_dbs_16_reg_segment_0[9] # !FC1L88 & !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L218);


--HE20_sout_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[7]
--operation mode is arithmetic

HE20_sout_node[7]_lut_out = HE14L21 $ HE11L17 $ !HE20L21;
HE20_sout_node[7] = DFFE(HE20_sout_node[7]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[7]~153
--operation mode is arithmetic

HE20L23 = CARRY(HE14L21 & (HE11L17 # !HE20L21) # !HE14L21 & HE11L17 & !HE20L21);


--EE2_drop_bits_node[1][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][3]
--operation mode is normal

EE2_drop_bits_node[1][3]_lut_out = HE8L11;
EE2_drop_bits_node[1][3] = DFFE(EE2_drop_bits_node[1][3]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[9] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[9]
--operation mode is normal

N1_q[9]_lut_out = CJ1_custom_instruction_start[0] & N1L104 # !CJ1_custom_instruction_start[0] & (N1_q[8]);
N1_q[9] = DFFE(N1_q[9]_lut_out, clk, K1_data_out, , JH1L8);


--XB1_data_to_cpu[8] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[8]
--operation mode is normal

XB1_data_to_cpu[8]_lut_out = XD1L5 & (XB1_ROE # XB1_TOE) # !XD1L5 & XB1L138;
XB1_data_to_cpu[8] = DFFE(XB1_data_to_cpu[8]_lut_out, clk, K1_data_out, , );


--RB1_readdata[8] is dual_processor:inst|button_pio:the_button_pio|readdata[8]
--operation mode is normal

RB1_readdata[8]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[8] = DFFE(RB1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L194 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13681
--operation mode is normal

DC1L194 = XB1_data_to_cpu[8] & (DC1L410 # RB1_readdata[8]) # !XB1_data_to_cpu[8] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[8]);


--XC1_readdata[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[8]
--operation mode is normal

XC1_readdata[8]_lut_out = XD1L5 & (XC1_period_l_register[8] # XD1L1 & XC1_period_h_register[8]) # !XD1L5 & XD1L1 & XC1_period_h_register[8];
XC1_readdata[8] = DFFE(XC1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1_dbs_16_reg_segment_0[8] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[8]
--operation mode is normal

DC1_dbs_16_reg_segment_0[8]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[0] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L465);
DC1_dbs_16_reg_segment_0[8] = DFFE(DC1_dbs_16_reg_segment_0[8]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L195 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13682
--operation mode is normal

DC1L195 = XC1_readdata[8] & (DC1_dbs_16_reg_segment_0[8] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1) # !XC1_readdata[8] & !YC1_enet_nios_data_master_requests_one_ms_timer_s1 & (DC1_dbs_16_reg_segment_0[8] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--F1L1800Q is position_velocity_interface_unit:inst18|data_output[8]~reg0
--operation mode is normal

F1L1800Q_lut_out = F1L1782 & (F1L598) # !F1L1782 & F1L1800Q;
F1L1800Q = DFFE(F1L1800Q_lut_out, clk, , , );


--DC1L196 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13683
--operation mode is normal

DC1L196 = DC1_dbs_16_reg_segment_0[8] & (F1L1800Q # !DD1_chipselect_to_the_pv_unit1) # !DC1_dbs_16_reg_segment_0[8] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (F1L1800Q # !DD1_chipselect_to_the_pv_unit1);


--BD1_readdata[8] is dual_processor:inst|opto_data:the_opto_data|readdata[8]
--operation mode is normal

BD1_readdata[8]_lut_out = opto_data[8] & (T1L1 # XD1L7 & BD1_data_dir[8]) # !opto_data[8] & XD1L7 & BD1_data_dir[8];
BD1_readdata[8] = DFFE(BD1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L197 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13684
--operation mode is normal

DC1L197 = enet_D[8] & (BD1_readdata[8] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[8] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[8] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L198 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13686
--operation mode is normal

DC1L198 = DC1L195 & DC1L196 & DC1L197 & DC1L202;


--GK1_readdata[8] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[8]
--operation mode is normal

GK1_readdata[8]_lut_out = GK1L51 & (XD1L5 # XD1L1 & GK1_control_reg[8]) # !GK1L51 & XD1L1 & GK1_control_reg[8];
GK1_readdata[8] = DFFE(GK1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L199 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13687
--operation mode is normal

DC1L199 = DC1L194 & DC1L198 & (GK1_readdata[8] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);

--DC1L203 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13862
--operation mode is normal

DC1L203 = DC1L194 & DC1L198 & (GK1_readdata[8] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--E1L907Q is simple_pvu:inst13|data_output[8]~reg0
--operation mode is normal

E1L907Q_lut_out = VJ1_dc_address[5] & (E1L973 & (E1_VELOCITY_COUNT[8]) # !E1L973 & E1_VELOCITY[8]) # !VJ1_dc_address[5] & (E1L973);
E1L907Q = DFFE(E1L907Q_lut_out, clk, , , E1L1053);


--LK1_readdata[8] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[8]
--operation mode is normal

LK1_readdata[8]_lut_out = LK1L52 & (XD1L5 # XD1L1 & LK1_control_reg[8]) # !LK1L52 & XD1L1 & LK1_control_reg[8];
LK1_readdata[8] = DFFE(LK1_readdata[8]_lut_out, clk, K1_data_out, , );


--DC1L201 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13799
--operation mode is normal

DC1L201 = (E1L907Q & (LK1_readdata[8] # !WD1_enet_nios_data_master_qualified_request_uart2_s1) # !E1L907Q & !ED1_chipselect_to_the_pv_unit2 & (LK1_readdata[8] # !WD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(DC1L203);


--HE20_sout_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[6]
--operation mode is arithmetic

HE20_sout_node[6]_lut_out = HE14L23 $ HE11L19 $ HE20L19;
HE20_sout_node[6] = DFFE(HE20_sout_node[6]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[6]~156
--operation mode is arithmetic

HE20L21 = CARRY(HE14L23 & !HE11L19 & !HE20L19 # !HE14L23 & (!HE20L19 # !HE11L19));


--EE2_drop_bits_node[1][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][2]
--operation mode is arithmetic

EE2_drop_bits_node[1][2]_lut_out = CE1_partial_product_node[4][0] $ CE1_partial_product_node[3][2];
EE2_drop_bits_node[1][2] = DFFE(EE2_drop_bits_node[1][2]_lut_out, clk, K1_data_out, , JH1L8);

--HE8_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

HE8_cout[0] = CARRY(!CE1_partial_product_node[4][0] & !CE1_partial_product_node[3][2]);


--N1_q[8] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[8]
--operation mode is normal

N1_q[8]_lut_out = CJ1_custom_instruction_start[0] & N1L107 # !CJ1_custom_instruction_start[0] & (N1_q[7]);
N1_q[8] = DFFE(N1_q[8]_lut_out, clk, K1_data_out, , JH1L8);


--PD1_readdata[7] is dual_processor:inst|timer1:the_timer1|readdata[7]
--operation mode is normal

PD1_readdata[7]_lut_out = !PD1L184;
PD1_readdata[7] = DFFE(PD1_readdata[7]_lut_out, clk, K1_data_out, , );


--RD1_readdata[7] is dual_processor:inst|timer2:the_timer2|readdata[7]
--operation mode is normal

RD1_readdata[7]_lut_out = !RD1L185;
RD1_readdata[7] = DFFE(RD1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L178 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13689
--operation mode is normal

DC1L178 = PD1_readdata[7] & (RD1_readdata[7] # !SD1_enet_nios_data_master_requests_timer2_s1) # !PD1_readdata[7] & !QD1_enet_nios_data_master_requests_timer1_s1 & (RD1_readdata[7] # !SD1_enet_nios_data_master_requests_timer2_s1);


--XB1_data_to_cpu[7] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]
--operation mode is normal

XB1_data_to_cpu[7]_lut_out = XD1L5 & XB1_RRDY # !XD1L5 & (XB1L83);
XB1_data_to_cpu[7] = DFFE(XB1_data_to_cpu[7]_lut_out, clk, K1_data_out, , );


--RB1_readdata[7] is dual_processor:inst|button_pio:the_button_pio|readdata[7]
--operation mode is normal

RB1_readdata[7]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[7] = DFFE(RB1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L179 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13690
--operation mode is normal

DC1L179 = XB1_data_to_cpu[7] & (DC1L410 # RB1_readdata[7]) # !XB1_data_to_cpu[7] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[7]);


--E1L905Q is simple_pvu:inst13|data_output[7]~reg0
--operation mode is normal

E1L905Q_lut_out = VJ1_dc_address[4] & (E1L969 & E1_VELOCITY_COUNT[7] # !E1L969 & (E1L967)) # !VJ1_dc_address[4] & (E1L969);
E1L905Q = DFFE(E1L905Q_lut_out, clk, , , E1L1053);


--DC1L180 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13691
--operation mode is normal

DC1L180 = DC1L178 & DC1L179 & (E1L905Q # !ED1_chipselect_to_the_pv_unit2);

--DC1L188 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13863
--operation mode is normal

DC1L188 = DC1L178 & DC1L179 & (E1L905Q # !ED1_chipselect_to_the_pv_unit2);


--BD1_readdata[7] is dual_processor:inst|opto_data:the_opto_data|readdata[7]
--operation mode is normal

BD1_readdata[7]_lut_out = opto_data[7] & (T1L1 # XD1L7 & BD1_data_dir[7]) # !opto_data[7] & XD1L7 & BD1_data_dir[7];
BD1_readdata[7] = DFFE(BD1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L181 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13693
--operation mode is normal

DC1L181 = enet_D[7] & (BD1_readdata[7] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[7] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[7] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L182 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13694
--operation mode is normal

DC1L182 = FC1_incoming_ext_ram_bus_data[7] & (ME13_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[7] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L402 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~478
--operation mode is normal

DC1L402 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[7] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[7]) # !AC1L51;


--DC1_dbs_16_reg_segment_0[7] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[7]
--operation mode is normal

DC1_dbs_16_reg_segment_0[7]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L463);
DC1_dbs_16_reg_segment_0[7] = DFFE(DC1_dbs_16_reg_segment_0[7]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L183 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13695
--operation mode is normal

DC1L183 = DC1L182 & DC1L402 & (DC1_dbs_16_reg_segment_0[7] # !FC1L88);


--DC1L184 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13696
--operation mode is normal

DC1L184 = DC1L181 & DC1L183 & (DC1_dbs_16_reg_segment_0[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1);


--DC1L186 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13800
--operation mode is normal

DC1L186 = (DC1L187 & DC1L184 & (DC1_dbs_16_reg_segment_0[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1)) & CASCADE(DC1L188);


--HE20_sout_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[5]
--operation mode is arithmetic

HE20_sout_node[5]_lut_out = HE14L25 $ HE11L21 $ !HE20L17;
HE20_sout_node[5] = DFFE(HE20_sout_node[5]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[5]~159
--operation mode is arithmetic

HE20L19 = CARRY(HE14L25 & (HE11L21 # !HE20L17) # !HE14L25 & HE11L21 & !HE20L17);


--EE2_drop_bits_node[1][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][1]
--operation mode is normal

EE2_drop_bits_node[1][1]_lut_out = !CE1_partial_product_node[3][1];
EE2_drop_bits_node[1][1] = DFFE(EE2_drop_bits_node[1][1]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[7] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[7]
--operation mode is normal

N1_q[7]_lut_out = CJ1_custom_instruction_start[0] & N1L110 # !CJ1_custom_instruction_start[0] & (N1_q[6]);
N1_q[7] = DFFE(N1_q[7]_lut_out, clk, K1_data_out, , JH1L8);


--XB1_data_to_cpu[6] is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[6]
--operation mode is normal

XB1_data_to_cpu[6]_lut_out = XD1L5 & (!XB1_tx_holding_primed # !XB1_transmitting) # !XD1L5 & XB1L135;
XB1_data_to_cpu[6] = DFFE(XB1_data_to_cpu[6]_lut_out, clk, K1_data_out, , );


--RB1_readdata[6] is dual_processor:inst|button_pio:the_button_pio|readdata[6]
--operation mode is normal

RB1_readdata[6]_lut_out = DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
RB1_readdata[6] = DFFE(RB1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L163 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13698
--operation mode is normal

DC1L163 = XB1_data_to_cpu[6] & (DC1L410 # RB1_readdata[6]) # !XB1_data_to_cpu[6] & !YB1_dac_spi_spi_control_port_chipselect & (DC1L410 # RB1_readdata[6]);


--XC1_readdata[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[6]
--operation mode is normal

XC1_readdata[6]_lut_out = XD1L5 & (XC1_period_l_register[6] # XD1L1 & XC1_period_h_register[6]) # !XD1L5 & XD1L1 & XC1_period_h_register[6];
XC1_readdata[6] = DFFE(XC1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1_dbs_16_reg_segment_0[6] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[6]
--operation mode is normal

DC1_dbs_16_reg_segment_0[6]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME2_q[6] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L461);
DC1_dbs_16_reg_segment_0[6] = DFFE(DC1_dbs_16_reg_segment_0[6]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L164 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13699
--operation mode is normal

DC1L164 = XC1_readdata[6] & (DC1_dbs_16_reg_segment_0[6] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1) # !XC1_readdata[6] & !YC1_enet_nios_data_master_requests_one_ms_timer_s1 & (DC1_dbs_16_reg_segment_0[6] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--F1L1796Q is position_velocity_interface_unit:inst18|data_output[6]~reg0
--operation mode is normal

F1L1796Q_lut_out = F1L1782 & (F1L570) # !F1L1782 & F1L1796Q;
F1L1796Q = DFFE(F1L1796Q_lut_out, clk, , , );


--DC1L165 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13700
--operation mode is normal

DC1L165 = DC1_dbs_16_reg_segment_0[6] & (F1L1796Q # !DD1_chipselect_to_the_pv_unit1) # !DC1_dbs_16_reg_segment_0[6] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (F1L1796Q # !DD1_chipselect_to_the_pv_unit1);


--BD1_readdata[6] is dual_processor:inst|opto_data:the_opto_data|readdata[6]
--operation mode is normal

BD1_readdata[6]_lut_out = opto_data[6] & (T1L1 # XD1L7 & BD1_data_dir[6]) # !opto_data[6] & XD1L7 & BD1_data_dir[6];
BD1_readdata[6] = DFFE(BD1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L166 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13701
--operation mode is normal

DC1L166 = enet_D[6] & (BD1_readdata[6] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[6] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[6] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L167 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13703
--operation mode is normal

DC1L167 = DC1L164 & DC1L165 & DC1L166 & DC1L171;


--GK1_readdata[6] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[6]
--operation mode is normal

GK1_readdata[6]_lut_out = !GK1L46;
GK1_readdata[6] = DFFE(GK1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L168 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13704
--operation mode is normal

DC1L168 = DC1L163 & DC1L167 & (GK1_readdata[6] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);

--DC1L172 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13864
--operation mode is normal

DC1L172 = DC1L163 & DC1L167 & (GK1_readdata[6] # !UD1_enet_nios_data_master_qualified_request_uart1_s1);


--E1L903Q is simple_pvu:inst13|data_output[6]~reg0
--operation mode is normal

E1L903Q_lut_out = VJ1_dc_address[5] & (E1L965 & (E1_VELOCITY_COUNT[6]) # !E1L965 & E1_VELOCITY[6]) # !VJ1_dc_address[5] & (E1L965);
E1L903Q = DFFE(E1L903Q_lut_out, clk, , , E1L1053);


--LK1_readdata[6] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[6]
--operation mode is normal

LK1_readdata[6]_lut_out = !LK1L47;
LK1_readdata[6] = DFFE(LK1_readdata[6]_lut_out, clk, K1_data_out, , );


--DC1L170 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13801
--operation mode is normal

DC1L170 = (E1L903Q & (LK1_readdata[6] # !WD1_enet_nios_data_master_qualified_request_uart2_s1) # !E1L903Q & !ED1_chipselect_to_the_pv_unit2 & (LK1_readdata[6] # !WD1_enet_nios_data_master_qualified_request_uart2_s1)) & CASCADE(DC1L172);


--HE20_sout_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

HE20_sout_node[4]_lut_out = HE14L27 $ HE11L23 $ HE20L15;
HE20_sout_node[4] = DFFE(HE20_sout_node[4]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[4]~162
--operation mode is arithmetic

HE20L17 = CARRY(HE14L27 & !HE11L23 & !HE20L15 # !HE14L27 & (!HE20L15 # !HE11L23));


--EE2_drop_bits_node[1][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|drop_bits_node[1][0]
--operation mode is normal

EE2_drop_bits_node[1][0]_lut_out = !CE1_partial_product_node[3][0];
EE2_drop_bits_node[1][0] = DFFE(EE2_drop_bits_node[1][0]_lut_out, clk, K1_data_out, , JH1L8);


--N1_q[6] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[6]
--operation mode is normal

N1_q[6]_lut_out = CJ1_custom_instruction_start[0] & N1L113 # !CJ1_custom_instruction_start[0] & (N1_q[5]);
N1_q[6] = DFFE(N1_q[6]_lut_out, clk, K1_data_out, , JH1L8);


--C1L17 is div_by_5:inst5|DIVIDED_X4~627
--operation mode is normal

C1L17 = HB1_data_out[0] & !C1_DIVCNT[0] & (C1_DIVCNT[1] $ !HB1_data_out[1]) # !HB1_data_out[0] & C1_DIVCNT[0] & (C1_DIVCNT[1] $ HB1_data_out[1]);

--C1L19 is div_by_5:inst5|DIVIDED_X4~632
--operation mode is normal

C1L19 = HB1_data_out[0] & !C1_DIVCNT[0] & (C1_DIVCNT[1] $ !HB1_data_out[1]) # !HB1_data_out[0] & C1_DIVCNT[0] & (C1_DIVCNT[1] $ HB1_data_out[1]);


--C1L23 is div_by_5:inst5|LessThan~437
--operation mode is normal

C1L23 = (C1_DIVCNT[2] $ HB1_data_out[2] $ (HB1_data_out[1] # HB1_data_out[0])) & CASCADE(C1L24);


--C1L22 is div_by_5:inst5|LessThan~436
--operation mode is normal

C1L22 = HB1_data_out[1] & !C1_DIVCNT[1] & (HB1_data_out[0] # !C1_DIVCNT[0]) # !HB1_data_out[1] & !HB1_data_out[0] & (!C1_DIVCNT[1] # !C1_DIVCNT[0]);

--C1L24 is div_by_5:inst5|LessThan~439
--operation mode is normal

C1L24 = HB1_data_out[1] & !C1_DIVCNT[1] & (HB1_data_out[0] # !C1_DIVCNT[0]) # !HB1_data_out[1] & !HB1_data_out[0] & (!C1_DIVCNT[1] # !C1_DIVCNT[0]);


--C2_TMPAA is div_by_5:inst6|TMPAA
--operation mode is normal

C2_TMPAA_lut_out = ch_a2_in;
C2_TMPAA = DFFE(C2_TMPAA_lut_out, clk, !SC1_data_out[0], , );


--C2_TMPBB is div_by_5:inst6|TMPBB
--operation mode is normal

C2_TMPBB_lut_out = ch_b2_in;
C2_TMPBB = DFFE(C2_TMPBB_lut_out, clk, !SC1_data_out[0], , );


--C2_AAA is div_by_5:inst6|AAA
--operation mode is normal

C2_AAA_lut_out = C2_TMPAA;
C2_AAA = DFFE(C2_AAA_lut_out, clk, !SC1_data_out[0], , );


--C2_BBB is div_by_5:inst6|BBB
--operation mode is normal

C2_BBB_lut_out = C2_TMPBB;
C2_BBB = DFFE(C2_BBB_lut_out, clk, !SC1_data_out[0], , );


--C2L31 is div_by_5:inst6|Mux~103
--operation mode is normal

C2L31 = C2_TMPAA & !C2_BBB & (C2_TMPBB $ !C2_AAA) # !C2_TMPAA & C2_BBB & (C2_TMPBB $ !C2_AAA);


--C2L32 is div_by_5:inst6|Mux~104
--operation mode is normal

C2L32 = C2_TMPAA $ C2_TMPBB $ C2_AAA $ !C2_BBB;


--C2_X4_INTERNAL is div_by_5:inst6|X4_INTERNAL
--operation mode is normal

C2_X4_INTERNAL_lut_out = C2_OK_FOR_X4_PULSE & (!C2_REQUEST_FOR_X4_PULSE & !C2L33);
C2_X4_INTERNAL = DFFE(C2_X4_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--C2_DIVCNT[3] is div_by_5:inst6|DIVCNT[3]
--operation mode is normal

C2_DIVCNT[3]_lut_out = C2L18 & (C2_DIVCNT[3] $ (C2_DIVCNT[2] & C2L4));
C2_DIVCNT[3] = DFFE(C2_DIVCNT[3]_lut_out, clk, !SC1_data_out[0], , C2L20);


--MB1_data_out[0] is dual_processor:inst|axis2_div_pio:the_axis2_div_pio|data_out[0]
--operation mode is normal

MB1_data_out[0]_lut_out = ZJ1_op_a[0];
MB1_data_out[0] = DFFE(MB1_data_out[0]_lut_out, clk, K1_data_out, , MB1L2);


--C2L3 is div_by_5:inst6|add~277
--operation mode is normal

C2L3 = MB1_data_out[3] $ (MB1_data_out[2] # MB1_data_out[1] # MB1_data_out[0]);


--C2L22 is div_by_5:inst6|DIVIDED_X4~176
--operation mode is normal

C2L22 = C2_X4_INTERNAL & C2L24 & (C2_DIVCNT[3] $ C2L3);


--C2_DIVCNT[2] is div_by_5:inst6|DIVCNT[2]
--operation mode is normal

C2_DIVCNT[2]_lut_out = C2L18 & (C2_DIVCNT[2] $ (C2_DIVCNT[0] & C2_DIVCNT[1]));
C2_DIVCNT[2] = DFFE(C2_DIVCNT[2]_lut_out, clk, !SC1_data_out[0], , C2L20);


--C2L26 is div_by_5:inst6|LessThan~430
--operation mode is normal

C2L26 = !C2_DIVCNT[2] & (MB1_data_out[2] $ (!MB1_data_out[1] & !MB1_data_out[0]));


--C2L27 is div_by_5:inst6|LessThan~432
--operation mode is normal

C2L27 = C2_DIVCNT[3] & !C2L3 & (C2L26 # C2L29) # !C2_DIVCNT[3] & (C2L26 # C2L29 # !C2L3);


--C2_PREV_UD is div_by_5:inst6|PREV_UD
--operation mode is normal

C2_PREV_UD_lut_out = C2_UP_DN_INTERNAL;
C2_PREV_UD = DFFE(C2_PREV_UD_lut_out, clk, !SC1_data_out[0], , );


--DC1L343 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13706
--operation mode is normal

DC1L343 = !YB1_dac_spi_spi_control_port_chipselect & !CD1_enet_nios_data_master_requests_opto_data_s1 & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & !YC1_enet_nios_data_master_requests_one_ms_timer_s1;


--DC1L344 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13707
--operation mode is normal

DC1L344 = DC1L343 & !WC1_enet_nios_data_master_requests_o_scope_timer_s1 & !QD1_enet_nios_data_master_requests_timer1_s1 & !SD1_enet_nios_data_master_requests_timer2_s1;

--DC1L346 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[23]~13865
--operation mode is normal

DC1L346 = DC1L343 & !WC1_enet_nios_data_master_requests_o_scope_timer_s1 & !QD1_enet_nios_data_master_requests_timer1_s1 & !SD1_enet_nios_data_master_requests_timer2_s1;


--F1L896 is position_velocity_interface_unit:inst18|Mux~3798
--operation mode is normal

F1L896 = VJ1_dc_address[3] & (F1L894 & (F1_VELOCITY[31]) # !F1L894 & F1_LATCHED_V_COUNT_Q4[31]) # !VJ1_dc_address[3] & (F1L894);


--F1L902 is position_velocity_interface_unit:inst18|Mux~3801
--operation mode is normal

F1L902 = !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_VELOCITY_COUNT[31]);


--F1L900 is position_velocity_interface_unit:inst18|Mux~3800
--operation mode is normal

F1L900 = VJ1_dc_address[4] & (F1L898 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L802);


--E1_VELOCITY[31] is simple_pvu:inst13|VELOCITY[31]
--operation mode is normal

E1_VELOCITY[31]_lut_out = !E1L586 & (E1L1059 & E1L884 # !E1L1059 & (E1L886));
E1_VELOCITY[31] = DFFE(E1_VELOCITY[31]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[31] is simple_pvu:inst13|VELOCITY_COUNT[31]
--operation mode is normal

E1_VELOCITY_COUNT[31]_lut_out = E1L580 $ E1_VELOCITY_COUNT[31];
E1_VELOCITY_COUNT[31] = DFFE(E1_VELOCITY_COUNT[31]_lut_out, clk, !SC1_data_out[0], , E1L488);


--SC1_data_out[4] is dual_processor:inst|misc_outs:the_misc_outs|data_out[4]
--operation mode is normal

SC1_data_out[4]_lut_out = ZJ1_op_a[4];
SC1_data_out[4] = DFFE(SC1_data_out[4]_lut_out, clk, K1_data_out, , SC1L1);


--E1_POSITION_PRELOAD[23] is simple_pvu:inst13|POSITION_PRELOAD[23]
--operation mode is normal

E1_POSITION_PRELOAD[23]_lut_out = ZJ1_op_a[23];
E1_POSITION_PRELOAD[23] = DFFE(E1_POSITION_PRELOAD[23]_lut_out, clk, , , E1L347);


--E1L287Q is simple_pvu:inst13|POSITION_COUNT[23]~4841
--operation mode is normal

E1L287Q_lut_out = E1L285 $ E1L840;
E1L287Q = DFFE(E1L287Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L285 is simple_pvu:inst13|POSITION_COUNT[23]~1881
--operation mode is normal

E1L285 = E1L1057 & E1_POSITION_PRELOAD[23] # !E1L1057 & (E1L285);


--HE23L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~602
--operation mode is normal

HE23L21 = HE20_sout_node[22] $ HE17_sout_node[21] $ HE23L37;


--EE2_single_input_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[17]
--operation mode is normal

EE2_single_input_node[17]_lut_out = CE1_partial_product_node[7][17] $ CE1_partial_product_node[8][15] $ EE2L43;
EE2_single_input_node[17] = DFFE(EE2_single_input_node[17]_lut_out, clk, K1_data_out, , JH1L8);


--HE26L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1110
--operation mode is arithmetic

HE26L20 = HE23L36 $ EE2_single_input_node[16] $ !HE26L33;

--HE26L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1112
--operation mode is arithmetic

HE26L21 = CARRY(HE23L36 & (EE2_single_input_node[16] # !HE26L33) # !HE23L36 & EE2_single_input_node[16] & !HE26L33);


--N1_q[31] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[31]
--operation mode is normal

N1_q[31]_lut_out = CJ1_custom_instruction_start[0] & KJ1_true_regA[31] & N1L114 # !CJ1_custom_instruction_start[0] & (N1_q[30]);
N1_q[31] = DFFE(N1_q[31]_lut_out, clk, K1_data_out, , JH1L8);


--N1L49 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9696
--operation mode is arithmetic

N1L49 = N1_negate $ N1_q[30] $ !N1L78;

--N1L50 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9698
--operation mode is arithmetic

N1L50 = CARRY(!N1L78 & (N1_negate $ N1_q[30]));


--AB1L51 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[9]~138
--operation mode is normal

AB1L51 = AB1L31 & HG1_op_a[9] # !AB1L31 & (DC1L34);


--T1L42 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[9]~138
--operation mode is normal

T1L42 = T1L24 & HG1_op_a[9] # !T1L24 & (DC1L34);


--EB1L69 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[25]~463
--operation mode is normal

EB1L69 = EB1L30 & HG1_op_a[9] # !EB1L30 & (ZJ1_op_a[25]);


--F1L832 is position_velocity_interface_unit:inst18|Mux~3766
--operation mode is normal

F1L832 = VJ1_dc_address[5] & (F1L828 & F1L830 # !F1L828 & (F1L824)) # !VJ1_dc_address[5] & (F1L828);


--E1L1039 is simple_pvu:inst13|data_output[31]~7786
--operation mode is normal

E1L1039 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[25] # !VJ1_dc_address[4] & (E1_VELOCITY[25]));


--HE26L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1114
--operation mode is arithmetic

HE26L22 = HE23L38 $ EE2_single_input_node[11] $ HE26L27;

--HE26L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1116
--operation mode is arithmetic

HE26L23 = CARRY(HE23L38 & !EE2_single_input_node[11] & !HE26L27 # !HE23L38 & (!HE26L27 # !EE2_single_input_node[11]));


--N1L51 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9700
--operation mode is arithmetic

N1L51 = N1_negate $ N1_q[25] $ N1L62;

--N1L52 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9702
--operation mode is arithmetic

N1L52 = CARRY(N1_negate $ !N1_q[25] # !N1L62);


--CC1_enet_nios_custom_instruction_master_result[25] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[25]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[25] = CC1L4 & (HE26L22 # N1L51 & !CC1L46) # !CC1L4 & (N1L51 & !CC1L46);


--GC1_edge_capture[1] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[1]
--operation mode is normal

GC1_edge_capture[1]_lut_out = !GC1L25 & (GC1_edge_capture[1] # GC1_d1_data_in[1] $ GC1_d2_data_in[1]);
GC1_edge_capture[1] = DFFE(GC1_edge_capture[1]_lut_out, clk, K1_data_out, , );


--GC1_irq_mask[1] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[1]
--operation mode is normal

GC1_irq_mask[1]_lut_out = ZJ1_op_a[1];
GC1_irq_mask[1] = DFFE(GC1_irq_mask[1]_lut_out, clk, K1_data_out, , GC1L2);


--GC1L39 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[1]~214
--operation mode is normal

GC1L39 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[1] # !VJ1_dc_address[2] & (GC1_irq_mask[1]));


--UK5_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls2_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK5_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[1];
UK5_dffs[0] = DFFE(UK5_dffs[0]_lut_out, clk, , , );


--RD1_period_l_register[1] is dual_processor:inst|timer2:the_timer2|period_l_register[1]
--operation mode is normal

RD1_period_l_register[1]_lut_out = ZJ1_op_a[1];
RD1_period_l_register[1] = DFFE(RD1_period_l_register[1]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_counter_snapshot[1] is dual_processor:inst|timer2:the_timer2|counter_snapshot[1]
--operation mode is normal

RD1_counter_snapshot[1]_lut_out = RD1_internal_counter[1];
RD1_counter_snapshot[1] = DFFE(RD1_counter_snapshot[1]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L167 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1362
--operation mode is normal

RD1L167 = (XD1L5 & !RD1_period_l_register[1] & (!RD1_counter_snapshot[1] # !XD1L6) # !XD1L5 & (!RD1_counter_snapshot[1] # !XD1L6)) & CASCADE(RD1L170);


--XB1_shift_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[0]
--operation mode is normal

XB1_shift_reg[0]_lut_out = XB1L175 & XB1_MISO_reg # !XB1L175 & (XB1L184);
XB1_shift_reg[0] = DFFE(XB1_shift_reg[0]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[1] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[1]
--operation mode is normal

XB1_tx_holding_reg[1]_lut_out = ZJ1_op_a[1];
XB1_tx_holding_reg[1] = DFFE(XB1_tx_holding_reg[1]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L182 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~3999
--operation mode is normal

XB1L182 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[1] # !XB1_transmitting & (XB1_tx_holding_reg[1])) # !XB1_tx_holding_primed & XB1_shift_reg[1];


--F1L500 is position_velocity_interface_unit:inst18|Mux~3600
--operation mode is normal

F1L500 = VJ1_dc_address[5] & (F1L496 & F1L498 # !F1L496 & (F1L490)) # !VJ1_dc_address[5] & (F1L496);


--VE1_p1_do_normal_static_write is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p1_do_normal_static_write
--operation mode is normal

VE1_p1_do_normal_static_write_lut_out = BF1_d1_instruction_fifo_out[9] & YE1L7 & VE1L85;
VE1_p1_do_normal_static_write = DFFE(VE1_p1_do_normal_static_write_lut_out, clk, K1_data_out, , CF1L1);


--LH1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_N_update~366
--operation mode is normal

LH1L79 = DH1_instruction_2[12] & !DH1_instruction_2[14] & (DH1_instruction_2[11] $ !DH1_instruction_2[13]) # !DH1_instruction_2[12] & !DH1_instruction_2[13] & (!DH1_instruction_2[14] # !DH1_instruction_2[11]);


--CE1_partial_product_node[0][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][1]
--operation mode is normal

CE1_partial_product_node[0][1]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[1]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[0]);
CE1_partial_product_node[0][1] = DFFE(CE1_partial_product_node[0][1]_lut_out, clk, K1_data_out, , JH1L8);


--LH1_p3_unqualified_custom_instruction_start_0 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p3_unqualified_custom_instruction_start_0
--operation mode is normal

LH1_p3_unqualified_custom_instruction_start_0_lut_out = LH1L116 & LH1L149;
LH1_p3_unqualified_custom_instruction_start_0 = DFFE(LH1_p3_unqualified_custom_instruction_start_0_lut_out, clk, K1_data_out, , JH1L8);


--CJ1_custom_instruction_start[0] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_alulogic:the_enet_nios_alulogic|custom_instruction_start[0]
--operation mode is normal

CJ1_custom_instruction_start[0] = LH1_p3_unqualified_custom_instruction_start_0 & (!DH1_is_neutrino_3 & !DH1_is_cancelled_3);


--N1L290 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|always1~0
--operation mode is normal

N1L290 = CJ1_custom_instruction_start[0] & (DC1_enet_nios_data_master_waitrequest # !JH1_dc_write & !JH1_dc_read);


--N1L53 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9704
--operation mode is arithmetic

N1L53 = N1L64 $ (!KJ1L74 # !KJ1L42);

--N1L54 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9706
--operation mode is arithmetic

N1L54 = CARRY(KJ1L42 & KJ1L74 # !N1L64);


--N1L55 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9708
--operation mode is normal

N1L55 = KJ1_true_regA[31] & N1L53 # !KJ1_true_regA[31] & (KJ1_true_regA[1]);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[32] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[32]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[32]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[33];
CC1_USR0_enet_nios_s1_ci_cycle_counter[32] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[32]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[31] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[31]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[31]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[32];
CC1_USR0_enet_nios_s1_ci_cycle_counter[31] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[31]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[30] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[30]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[30]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[31];
CC1_USR0_enet_nios_s1_ci_cycle_counter[30] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[30]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[29] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[29]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[29]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[30];
CC1_USR0_enet_nios_s1_ci_cycle_counter[29] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[29]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[28] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[28]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[28]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[29];
CC1_USR0_enet_nios_s1_ci_cycle_counter[28] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[28]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L40 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~367
--operation mode is normal

CC1L40 = CC1_USR0_enet_nios_s1_ci_cycle_counter[31] # CC1_USR0_enet_nios_s1_ci_cycle_counter[30] # CC1_USR0_enet_nios_s1_ci_cycle_counter[29] # CC1_USR0_enet_nios_s1_ci_cycle_counter[28];


--CC1L41 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~368
--operation mode is normal

CC1L41 = CC1L47 & !CC1_USR0_enet_nios_s1_ci_cycle_counter[32] & !CJ1_custom_instruction_start[0] & !CC1L40;

--CC1L50 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~396
--operation mode is normal

CC1L50 = CC1L47 & !CC1_USR0_enet_nios_s1_ci_cycle_counter[32] & !CJ1_custom_instruction_start[0] & !CC1L40;


--CC1_USR0_enet_nios_s1_ci_cycle_counter[33] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[33]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[33]_lut_out = LH1_p3_unqualified_custom_instruction_start_0 & (!DH1_is_neutrino_3 & !DH1_is_cancelled_3);
CC1_USR0_enet_nios_s1_ci_cycle_counter[33] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[33]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[3] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[3]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[3]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[4];
CC1_USR0_enet_nios_s1_ci_cycle_counter[3] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[3]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[2] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[2]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[2]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[3];
CC1_USR0_enet_nios_s1_ci_cycle_counter[2] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[2]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[1] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[1]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[1]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[2];
CC1_USR0_enet_nios_s1_ci_cycle_counter[1] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[1]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[0] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[0]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[0]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[1];
CC1_USR0_enet_nios_s1_ci_cycle_counter[0] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[0]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L42 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~371
--operation mode is normal

CC1L42 = CC1_USR0_enet_nios_s1_ci_cycle_counter[3] # CC1_USR0_enet_nios_s1_ci_cycle_counter[2] # CC1_USR0_enet_nios_s1_ci_cycle_counter[1] # CC1_USR0_enet_nios_s1_ci_cycle_counter[0];


--CC1L46 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~388
--operation mode is normal

CC1L46 = (CC1L48 & CC1L49 & !CC1_USR0_enet_nios_s1_ci_cycle_counter[33] & !CC1L42) & CASCADE(CC1L50);


--ME16_q[12] is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|enet_nios_rom_decoder_unit:the_enet_nios_rom_decoder_unit|enet_nios_instruction_decoder_rom_module:enet_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[12]
ME16_q[12]_data_in = ~GND;
ME16_q[12]_clock_1 = clk;
ME16_q[12]_clock_enable_1 = UH1L1;
ME16_q[12]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME16_q[12]_read_address = RD_ADDR(WJ1L3, WJ1L4, WJ1L5, WJ1L6, WJ1L7, WJ1_decoder_rom_address[5], WJ1L9);
ME16_q[12] = MEMORY_SEGMENT(ME16_q[12]_data_in, GND, GND, ME16_q[12]_clock_1, , , , ME16_q[12]_clock_enable_1, VCC, ME16_q[12]_write_address, ME16_q[12]_read_address);


--F1L742 is position_velocity_interface_unit:inst18|Mux~3721
--operation mode is normal

F1L742 = VJ1_dc_address[3] & (F1L740 & (F1_VELOCITY[19]) # !F1L740 & F1_LATCHED_V_COUNT_Q4[19]) # !VJ1_dc_address[3] & (F1L740);


--F1L750 is position_velocity_interface_unit:inst18|Mux~3725
--operation mode is normal

F1L750 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_VELOCITY_COUNT[19]);


--F1L748 is position_velocity_interface_unit:inst18|Mux~3724
--operation mode is normal

F1L748 = VJ1_dc_address[4] & (F1L744 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L746);


--E1_POSITION_PRELOAD[19] is simple_pvu:inst13|POSITION_PRELOAD[19]
--operation mode is normal

E1_POSITION_PRELOAD[19]_lut_out = ZJ1_op_a[19];
E1_POSITION_PRELOAD[19] = DFFE(E1_POSITION_PRELOAD[19]_lut_out, clk, , , E1L347);


--E1_VELOCITY[19] is simple_pvu:inst13|VELOCITY[19]
--operation mode is normal

E1_VELOCITY[19]_lut_out = !E1L586 & (E1L1059 & E1L798 # !E1L1059 & (E1L801));
E1_VELOCITY[19] = DFFE(E1_VELOCITY[19]_lut_out, clk, , , E1L421);


--E1L265 is simple_pvu:inst13|POSITION_COUNT[19]~4834
--operation mode is normal

E1L265 = E1L1057 & E1_POSITION_PRELOAD[19] # !E1L1057 & (E1L261 $ E1L263Q);


--HE23L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~606
--operation mode is arithmetic

HE23L22 = HE20_sout_node[17] $ HE17_sout_node[9] $ HE23L29;

--HE23L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~608
--operation mode is arithmetic

HE23L23 = CARRY(HE20_sout_node[17] & !HE17_sout_node[9] & !HE23L29 # !HE20_sout_node[17] & (!HE23L29 # !HE17_sout_node[9]));


--EE2_single_input_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[5]
--operation mode is arithmetic

EE2_single_input_node[5]_lut_out = CE1_partial_product_node[7][5] $ CE1_partial_product_node[8][3] $ EE2L19;
EE2_single_input_node[5] = DFFE(EE2_single_input_node[5]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[5]~106
--operation mode is arithmetic

EE2L21 = CARRY(CE1_partial_product_node[7][5] & (CE1_partial_product_node[8][3] # !EE2L19) # !CE1_partial_product_node[7][5] & CE1_partial_product_node[8][3] & !EE2L19);


--N1_q[19] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[19]
--operation mode is normal

N1_q[19]_lut_out = CJ1_custom_instruction_start[0] & N1L117 # !CJ1_custom_instruction_start[0] & (N1_q[18]);
N1_q[19] = DFFE(N1_q[19]_lut_out, clk, K1_data_out, , JH1L8);


--F1L754 is position_velocity_interface_unit:inst18|Mux~3727
--operation mode is normal

F1L754 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[20]);


--F1L764 is position_velocity_interface_unit:inst18|Mux~3732
--operation mode is normal

F1L764 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_VELOCITY_COUNT[20]);


--F1L762 is position_velocity_interface_unit:inst18|Mux~3731
--operation mode is normal

F1L762 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L758) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & F1L760;


--E1L606 is simple_pvu:inst13|VELOCITY~5154
--operation mode is normal

E1L606 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L807 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L810);


--E1L271 is simple_pvu:inst13|POSITION_COUNT[20]~4836
--operation mode is normal

E1L271 = E1L1057 & (E1_POSITION_PRELOAD[20]) # !E1L1057 & (E1L269Q $ E1L267);


--E1L1019 is simple_pvu:inst13|data_output[31]~7771
--operation mode is normal

E1L1019 = !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[20]);


--HE23L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~610
--operation mode is arithmetic

HE23L24 = HE20_sout_node[18] $ HE17_sout_node[10] $ !HE23L23;

--HE23L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~612
--operation mode is arithmetic

HE23L25 = CARRY(HE20_sout_node[18] & (HE17_sout_node[10] # !HE23L23) # !HE20_sout_node[18] & HE17_sout_node[10] & !HE23L23);


--EE2_single_input_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[6]
--operation mode is arithmetic

EE2_single_input_node[6]_lut_out = CE1_partial_product_node[7][6] $ CE1_partial_product_node[8][4] $ !EE2L21;
EE2_single_input_node[6] = DFFE(EE2_single_input_node[6]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[6]~109
--operation mode is arithmetic

EE2L23 = CARRY(CE1_partial_product_node[7][6] & !CE1_partial_product_node[8][4] & !EE2L21 # !CE1_partial_product_node[7][6] & (!EE2L21 # !CE1_partial_product_node[8][4]));


--N1_q[20] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[20]
--operation mode is normal

N1_q[20]_lut_out = CJ1_custom_instruction_start[0] & N1L120 # !CJ1_custom_instruction_start[0] & (N1_q[19]);
N1_q[20] = DFFE(N1_q[20]_lut_out, clk, K1_data_out, , JH1L8);


--F1L714 is position_velocity_interface_unit:inst18|Mux~3707
--operation mode is normal

F1L714 = VJ1_dc_address[3] & (F1L712 & (F1_VELOCITY[17]) # !F1L712 & F1_LATCHED_V_COUNT_Q4[17]) # !VJ1_dc_address[3] & (F1L712);


--F1L722 is position_velocity_interface_unit:inst18|Mux~3711
--operation mode is normal

F1L722 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[17];


--F1L720 is position_velocity_interface_unit:inst18|Mux~3710
--operation mode is normal

F1L720 = VJ1_dc_address[4] & (VJ1_dc_address[5] # F1L716) # !VJ1_dc_address[4] & F1L718 & !VJ1_dc_address[5];


--E1_POSITION_PRELOAD[17] is simple_pvu:inst13|POSITION_PRELOAD[17]
--operation mode is normal

E1_POSITION_PRELOAD[17]_lut_out = ZJ1_op_a[17];
E1_POSITION_PRELOAD[17] = DFFE(E1_POSITION_PRELOAD[17]_lut_out, clk, , , E1L347);


--E1_VELOCITY[17] is simple_pvu:inst13|VELOCITY[17]
--operation mode is normal

E1_VELOCITY[17]_lut_out = !E1L586 & (E1L1059 & E1L780 # !E1L1059 & (E1L783));
E1_VELOCITY[17] = DFFE(E1_VELOCITY[17]_lut_out, clk, , , E1L421);


--E1L253 is simple_pvu:inst13|POSITION_COUNT[17]~4830
--operation mode is normal

E1L253 = E1L1057 & (E1_POSITION_PRELOAD[17]) # !E1L1057 & (E1L249 $ (E1L251Q));


--HE23L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~614
--operation mode is arithmetic

HE23L26 = HE20_sout_node[15] $ HE17_sout_node[7] $ HE23L33;

--HE23L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~616
--operation mode is arithmetic

HE23L27 = CARRY(HE20_sout_node[15] & !HE17_sout_node[7] & !HE23L33 # !HE20_sout_node[15] & (!HE23L33 # !HE17_sout_node[7]));


--EE2_single_input_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]
--operation mode is arithmetic

EE2_single_input_node[3]_lut_out = CE1_partial_product_node[7][3] $ CE1_partial_product_node[8][1] $ EE2L16;
EE2_single_input_node[3] = DFFE(EE2_single_input_node[3]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~112
--operation mode is arithmetic

EE2L14 = CARRY(CE1_partial_product_node[7][3] & (CE1_partial_product_node[8][1] # !EE2L16) # !CE1_partial_product_node[7][3] & CE1_partial_product_node[8][1] & !EE2L16);


--N1_q[17] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[17]
--operation mode is normal

N1_q[17]_lut_out = CJ1_custom_instruction_start[0] & N1L123 # !CJ1_custom_instruction_start[0] & (N1_q[16]);
N1_q[17] = DFFE(N1_q[17]_lut_out, clk, K1_data_out, , JH1L8);


--F1L736 is position_velocity_interface_unit:inst18|Mux~3718
--operation mode is normal

F1L736 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & F1_VELOCITY_COUNT[18];


--F1L726 is position_velocity_interface_unit:inst18|Mux~3713
--operation mode is normal

F1L726 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[18]);


--F1L734 is position_velocity_interface_unit:inst18|Mux~3717
--operation mode is normal

F1L734 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L730) # !VJ1_dc_address[5] & F1L732 & !VJ1_dc_address[4];


--E1L604 is simple_pvu:inst13|VELOCITY~5151
--operation mode is normal

E1L604 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L789 # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L792);


--E1L1011 is simple_pvu:inst13|data_output[31]~7765
--operation mode is normal

E1L1011 = !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[18]);


--E1L259 is simple_pvu:inst13|POSITION_COUNT[18]~4832
--operation mode is normal

E1L259 = E1L1057 & (E1_POSITION_PRELOAD[18]) # !E1L1057 & (E1L257Q $ E1L255);


--HE23L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~618
--operation mode is arithmetic

HE23L28 = HE20_sout_node[16] $ HE17_sout_node[8] $ !HE23L27;

--HE23L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~620
--operation mode is arithmetic

HE23L29 = CARRY(HE20_sout_node[16] & (HE17_sout_node[8] # !HE23L27) # !HE20_sout_node[16] & HE17_sout_node[8] & !HE23L27);


--EE2_single_input_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[4]
--operation mode is arithmetic

EE2_single_input_node[4]_lut_out = CE1_partial_product_node[7][4] $ CE1_partial_product_node[8][2] $ !EE2L14;
EE2_single_input_node[4] = DFFE(EE2_single_input_node[4]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[4]~115
--operation mode is arithmetic

EE2L19 = CARRY(CE1_partial_product_node[7][4] & !CE1_partial_product_node[8][2] & !EE2L14 # !CE1_partial_product_node[7][4] & (!EE2L14 # !CE1_partial_product_node[8][2]));


--N1_q[18] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[18]
--operation mode is normal

N1_q[18]_lut_out = CJ1_custom_instruction_start[0] & N1L126 # !CJ1_custom_instruction_start[0] & (N1_q[17]);
N1_q[18] = DFFE(N1_q[18]_lut_out, clk, K1_data_out, , JH1L8);


--F1L782 is position_velocity_interface_unit:inst18|Mux~3741
--operation mode is normal

F1L782 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[22]);


--F1L792 is position_velocity_interface_unit:inst18|Mux~3746
--operation mode is normal

F1L792 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[22];


--F1L790 is position_velocity_interface_unit:inst18|Mux~3745
--operation mode is normal

F1L790 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L786) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & F1L788;


--E1L608 is simple_pvu:inst13|VELOCITY~5157
--operation mode is normal

E1L608 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L825 # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L828);


--E1L1027 is simple_pvu:inst13|data_output[31]~7777
--operation mode is normal

E1L1027 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[22];


--E1L283 is simple_pvu:inst13|POSITION_COUNT[22]~4840
--operation mode is normal

E1L283 = E1L1057 & E1_POSITION_PRELOAD[22] # !E1L1057 & (E1L281Q $ E1L279);


--HE23L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~622
--operation mode is arithmetic

HE23L30 = HE20_sout_node[20] $ HE17_sout_node[12] $ !HE23L35;

--HE23L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~624
--operation mode is arithmetic

HE23L31 = CARRY(HE20_sout_node[20] & (HE17_sout_node[12] # !HE23L35) # !HE20_sout_node[20] & HE17_sout_node[12] & !HE23L35);


--EE2_single_input_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[8]
--operation mode is arithmetic

EE2_single_input_node[8]_lut_out = CE1_partial_product_node[7][8] $ CE1_partial_product_node[8][6] $ !EE2L25;
EE2_single_input_node[8] = DFFE(EE2_single_input_node[8]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[8]~118
--operation mode is arithmetic

EE2L27 = CARRY(CE1_partial_product_node[7][8] & !CE1_partial_product_node[8][6] & !EE2L25 # !CE1_partial_product_node[7][8] & (!EE2L25 # !CE1_partial_product_node[8][6]));


--N1_q[22] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[22]
--operation mode is normal

N1_q[22]_lut_out = CJ1_custom_instruction_start[0] & N1L129 # !CJ1_custom_instruction_start[0] & (N1_q[21]);
N1_q[22] = DFFE(N1_q[22]_lut_out, clk, K1_data_out, , JH1L8);


--F1L698 is position_velocity_interface_unit:inst18|Mux~3699
--operation mode is normal

F1L698 = VJ1_dc_address[2] & VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[16];


--F1L708 is position_velocity_interface_unit:inst18|Mux~3704
--operation mode is normal

F1L708 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[16];


--F1L706 is position_velocity_interface_unit:inst18|Mux~3703
--operation mode is normal

F1L706 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L702) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & F1L704;


--E1L602 is simple_pvu:inst13|VELOCITY~5148
--operation mode is normal

E1L602 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L771 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L774);


--E1_VELOCITY_COUNT[15] is simple_pvu:inst13|VELOCITY_COUNT[15]
--operation mode is arithmetic

E1_VELOCITY_COUNT[15]_lut_out = E1_VELOCITY_COUNT[15] $ E1L532;
E1_VELOCITY_COUNT[15] = DFFE(E1_VELOCITY_COUNT[15]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L535 is simple_pvu:inst13|VELOCITY_COUNT[15]~1847
--operation mode is arithmetic

E1L535 = CARRY(!E1L532 # !E1_VELOCITY_COUNT[15]);


--E1L1003 is simple_pvu:inst13|data_output[31]~7759
--operation mode is normal

E1L1003 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[16];


--E1L247 is simple_pvu:inst13|POSITION_COUNT[16]~4828
--operation mode is normal

E1L247 = E1L1057 & E1_POSITION_PRELOAD[16] # !E1L1057 & (E1L245Q $ E1L243);


--HE23L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~626
--operation mode is arithmetic

HE23L32 = HE20_sout_node[14] $ HE17_sout_node[6] $ !HE23L18;

--HE23L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~628
--operation mode is arithmetic

HE23L33 = CARRY(HE20_sout_node[14] & (HE17_sout_node[6] # !HE23L18) # !HE20_sout_node[14] & HE17_sout_node[6] & !HE23L18);


--EE2_single_input_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[2]
--operation mode is arithmetic

EE2_single_input_node[2]_lut_out = CE1_partial_product_node[8][0] $ CE1_partial_product_node[7][2];
EE2_single_input_node[2] = DFFE(EE2_single_input_node[2]_lut_out, clk, K1_data_out, , JH1L8);

--HE2_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[4]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

HE2_cout[0] = CARRY(!CE1_partial_product_node[8][0] & !CE1_partial_product_node[7][2]);


--N1_q[16] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[16]
--operation mode is normal

N1_q[16]_lut_out = CJ1_custom_instruction_start[0] & N1L132 # !CJ1_custom_instruction_start[0] & (N1_q[15]);
N1_q[16] = DFFE(N1_q[16]_lut_out, clk, K1_data_out, , JH1L8);


--NE1_instruction_2[0] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[0]
--operation mode is normal

NE1_instruction_2[0]_lut_out = NE1_instruction_1[0];
NE1_instruction_2[0] = DFFE(NE1_instruction_2[0]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[1] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[1]
--operation mode is normal

NE1_instruction_2[1]_lut_out = NE1_instruction_1[1];
NE1_instruction_2[1] = DFFE(NE1_instruction_2[1]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[2] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[2]
--operation mode is normal

NE1_instruction_2[2]_lut_out = NE1_instruction_1[2];
NE1_instruction_2[2] = DFFE(NE1_instruction_2[2]_lut_out, clk, K1_data_out, , TE1L6);


--NE1_instruction_2[3] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|instruction_2[3]
--operation mode is normal

NE1_instruction_2[3]_lut_out = NE1_instruction_1[3];
NE1_instruction_2[3] = DFFE(NE1_instruction_2[3]_lut_out, clk, K1_data_out, , TE1L6);


--EB1L71 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[27]~464
--operation mode is normal

EB1L71 = EB1L30 & HG1_op_a[11] # !EB1L30 & (ZJ1_op_a[27]);


--F1L856 is position_velocity_interface_unit:inst18|Mux~3778
--operation mode is normal

F1L856 = VJ1_dc_address[5] & (F1L852 & F1L854 # !F1L852 & (F1L848)) # !VJ1_dc_address[5] & (F1L852);


--E1L1043 is simple_pvu:inst13|data_output[31]~7790
--operation mode is normal

E1L1043 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[27] # !VJ1_dc_address[4] & (E1_VELOCITY[27]));


--HE26L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1118
--operation mode is arithmetic

HE26L24 = HE23L40 $ EE2_single_input_node[13] $ HE26L29;

--HE26L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1120
--operation mode is arithmetic

HE26L25 = CARRY(HE23L40 & !EE2_single_input_node[13] & !HE26L29 # !HE23L40 & (!HE26L29 # !EE2_single_input_node[13]));


--N1L56 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9710
--operation mode is arithmetic

N1L56 = N1_negate $ N1_q[27] $ N1L68;

--N1L57 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9712
--operation mode is arithmetic

N1L57 = CARRY(N1_negate $ !N1_q[27] # !N1L68);


--CC1_enet_nios_custom_instruction_master_result[27] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[27]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[27] = CC1L4 & (HE26L24 # N1L56 & !CC1L46) # !CC1L4 & (N1L56 & !CC1L46);


--PD1_counter_is_running is dual_processor:inst|timer1:the_timer1|counter_is_running
--operation mode is normal

PD1_counter_is_running_lut_out = PD1_control_wr_strobe & (ZJ1_op_a[2] # PD1L10 & !ZJ1_op_a[3]) # !PD1_control_wr_strobe & (PD1L10);
PD1_counter_is_running = DFFE(PD1_counter_is_running_lut_out, clk, K1_data_out, , );


--PD1_force_reload is dual_processor:inst|timer1:the_timer1|force_reload
--operation mode is normal

PD1_force_reload_lut_out = VJ1_dc_address[3] & PD1L159 & (!VJ1_dc_address[4]);
PD1_force_reload = DFFE(PD1_force_reload_lut_out, clk, K1_data_out, , );


--PD1L1 is dual_processor:inst|timer1:the_timer1|always0~0
--operation mode is normal

PD1L1 = PD1_counter_is_running # PD1_force_reload;


--PD1L2 is dual_processor:inst|timer1:the_timer1|always0~1
--operation mode is normal

PD1L2 = PD1L11 # PD1_force_reload;


--HK1_rx_data[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[3]
--operation mode is normal

HK1_rx_data[3]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4];
HK1_rx_data[3] = DFFE(HK1_rx_data[3]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L36 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~676
--operation mode is normal

GK1L36 = T1L2 & !HK1_rx_data[3] & (!GK1_control_reg[3] # !XD1L1) # !T1L2 & (!GK1_control_reg[3] # !XD1L1);

--GK1L38 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~726
--operation mode is normal

GK1L38 = T1L2 & !HK1_rx_data[3] & (!GK1_control_reg[3] # !XD1L1) # !T1L2 & (!GK1_control_reg[3] # !XD1L1);


--GK1L37 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[3]~712
--operation mode is normal

GK1L37 = (XD1L2 & !GK1_tx_data[3] & (!XD1L5 # !HK1_rx_overrun) # !XD1L2 & (!XD1L5 # !HK1_rx_overrun)) & CASCADE(GK1L38);


--TK3_matchout_node[0] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[0]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[0] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);

--TK3_matchout_node[1] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[1]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[1] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);

--TK3_matchout_node[2] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[2]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[2] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);

--TK3_matchout_node[3] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[3]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[3] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);

--TK3_matchout_node[4] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[4]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[4] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);

--TK3_matchout_node[5] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|matchout_node[5]
TK3_matchout_node[0]_data_in = TK3_WS2;
TK3_matchout_node[0]_clock_0 = clk;
TK3_matchout_node[0]_write_enable = F1L468;
TK3_matchout_node[0]_write_invert = TK3_WS2;
TK3_matchout_node[0]_write_address = WR_ADDR(VJ1_dc_address[2], VJ1_dc_address[3], VJ1_dc_address[4]);
TK3_matchout_node[0]_literals = LITERALS(TK3_pattern_reg_node[0], TK3_pattern_reg_node[1], TK3_pattern_reg_node[2], TK3_pattern_reg_node[3], TK3_pattern_reg_node[4], TK3_pattern_reg_node[5], TK3_pattern_reg_node[6], TK3_pattern_reg_node[7], TK3_pattern_reg_node[8], TK3_pattern_reg_node[9], TK3_pattern_reg_node[10], TK3_pattern_reg_node[11], TK3_pattern_reg_node[12], TK3_pattern_reg_node[13], TK3_pattern_reg_node[14], TK3_pattern_reg_node[15], TK3_pattern_reg_node[16], TK3_pattern_reg_node[17], TK3_pattern_reg_node[18], TK3_pattern_reg_node[19], TK3_pattern_reg_node[20], TK3_pattern_reg_node[21], TK3_pattern_reg_node[22], TK3_pattern_reg_node[23]);
TK3_matchout_node[5] = CAM_SLICE(TK3_matchout_node[0]_data_in, TK3_matchout_node[0]_clock_0, , , , TK3_matchout_node[0]_write_enable, , , , TK3_matchout_node[0]_write_invertTK3_matchout_node[0]_write_address, TK3_matchout_node[0]_literals);


--D1_UP_DN_INTERNAL is quad_decoder:inst12|UP_DN_INTERNAL
--operation mode is normal

D1_UP_DN_INTERNAL_lut_out = D1L46 & (D1_AAA $ (D1_TMPBB)) # !D1L46 & (D1_UP_DN_INTERNAL);
D1_UP_DN_INTERNAL = DFFE(D1_UP_DN_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--E1L137 is simple_pvu:inst13|Mux~1700
--operation mode is normal

E1L137 = VJ1_dc_address[4] & (E1L133 & (E1L135) # !E1L133 & E1L127) # !VJ1_dc_address[4] & (E1L133);


--RD1_counter_snapshot[3] is dual_processor:inst|timer2:the_timer2|counter_snapshot[3]
--operation mode is normal

RD1_counter_snapshot[3]_lut_out = RD1_internal_counter[3];
RD1_counter_snapshot[3] = DFFE(RD1_counter_snapshot[3]_lut_out, clk, K1_data_out, , RD1L228);


--RD1_period_h_register[3] is dual_processor:inst|timer2:the_timer2|period_h_register[3]
--operation mode is normal

RD1_period_h_register[3]_lut_out = ZJ1_op_a[3];
RD1_period_h_register[3] = DFFE(RD1_period_h_register[3]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1L173 is dual_processor:inst|timer2:the_timer2|read_mux_out[3]~1301
--operation mode is normal

RD1L173 = XD1L1 & (RD1_period_h_register[3] # XD1L6 & RD1_counter_snapshot[3]) # !XD1L1 & XD1L6 & RD1_counter_snapshot[3];


--RD1_counter_snapshot[19] is dual_processor:inst|timer2:the_timer2|counter_snapshot[19]
--operation mode is normal

RD1_counter_snapshot[19]_lut_out = RD1_internal_counter[19];
RD1_counter_snapshot[19] = DFFE(RD1_counter_snapshot[19]_lut_out, clk, K1_data_out, , RD1L228);


--RD1_control_register[3] is dual_processor:inst|timer2:the_timer2|control_register[3]
--operation mode is normal

RD1_control_register[3]_lut_out = ZJ1_op_a[3];
RD1_control_register[3] = DFFE(RD1_control_register[3]_lut_out, clk, K1_data_out, , RD1_control_wr_strobe);


--RD1L174 is dual_processor:inst|timer2:the_timer2|read_mux_out[3]~1302
--operation mode is normal

RD1L174 = XD1L2 & (RD1_control_register[3] # XD1L3 & RD1_counter_snapshot[19]) # !XD1L2 & XD1L3 & RD1_counter_snapshot[19];


--RD1_period_l_register[3] is dual_processor:inst|timer2:the_timer2|period_l_register[3]
--operation mode is normal

RD1_period_l_register[3]_lut_out = ZJ1_op_a[3];
RD1_period_l_register[3] = DFFE(RD1_period_l_register[3]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--XB1_endofpacketvalue_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[3]
--operation mode is normal

XB1_endofpacketvalue_reg[3]_lut_out = ZJ1_op_a[3];
XB1_endofpacketvalue_reg[3] = DFFE(XB1_endofpacketvalue_reg[3]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_rx_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[3]
--operation mode is normal

XB1_rx_holding_reg[3]_lut_out = XB1_shift_reg[3];
XB1_rx_holding_reg[3] = DFFE(XB1_rx_holding_reg[3]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L71 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5294
--operation mode is normal

XB1L71 = XD1L3 & XB1_spi_slave_select_reg[3] # !XD1L3 & (XB1_rx_holding_reg[3]);


--XB1L72 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5295
--operation mode is normal

XB1L72 = XD1L4 & XB1_endofpacketvalue_reg[3] # !XD1L4 & (XB1L71);


--XB1L73 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[3]~5296
--operation mode is normal

XB1L73 = XD1L1 & XB1_iROE_reg # !XD1L1 & (XB1L72);


--DC1L454 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[3]~7785
--operation mode is normal

DC1L454 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[3] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[3]);


--DC1L455 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[3]~7786
--operation mode is normal

DC1L455 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[3] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L454);


--XC1_period_h_register[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[3]
--operation mode is normal

XC1_period_h_register[3]_lut_out = ZJ1_op_a[3];
XC1_period_h_register[3] = DFFE(XC1_period_h_register[3]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_l_register[3] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[3]
--operation mode is normal

XC1_period_l_register[3]_lut_out = ZJ1_op_a[3];
XC1_period_l_register[3] = DFFE(XC1_period_l_register[3]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--TK1_WS2 is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|WS2
--operation mode is normal

TK1_WS2_lut_out = TK1_WS1W & !VJ1_dc_address[5] & !VJ1_dc_address[2] & F1L179;
TK1_WS2 = DFFE(TK1_WS2_lut_out, clk, , , );


--F1L177 is position_velocity_interface_unit:inst18|GP_POS_CAM1_WR_ENBL~11
--operation mode is normal

F1L177 = F1L464 & !VJ1_dc_address[5] & !VJ1_dc_address[2] & F1L466;


--F1_~GND is position_velocity_interface_unit:inst18|~GND
--operation mode is normal

F1_~GND = GND;


--TK1_pattern_reg_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[0]
--operation mode is normal

TK1_pattern_reg_node[0]_lut_out = F1L177 & ZJ1_op_a[0] # !F1L177 & (F1L948);
TK1_pattern_reg_node[0] = DFFE(TK1_pattern_reg_node[0]_lut_out, clk, , , );


--TK1_pattern_reg_node[1] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[1]
--operation mode is normal

TK1_pattern_reg_node[1]_lut_out = F1L177 & ZJ1_op_a[1] # !F1L177 & (F1L960);
TK1_pattern_reg_node[1] = DFFE(TK1_pattern_reg_node[1]_lut_out, clk, , , );


--TK1_pattern_reg_node[2] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[2]
--operation mode is normal

TK1_pattern_reg_node[2]_lut_out = F1L177 & ZJ1_op_a[2] # !F1L177 & (F1L972);
TK1_pattern_reg_node[2] = DFFE(TK1_pattern_reg_node[2]_lut_out, clk, , , );


--TK1_pattern_reg_node[3] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[3]
--operation mode is normal

TK1_pattern_reg_node[3]_lut_out = F1L177 & ZJ1_op_a[3] # !F1L177 & (F1L980);
TK1_pattern_reg_node[3] = DFFE(TK1_pattern_reg_node[3]_lut_out, clk, , , );


--TK1_pattern_reg_node[4] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[4]
--operation mode is normal

TK1_pattern_reg_node[4]_lut_out = F1L177 & ZJ1_op_a[4] # !F1L177 & (F1L988);
TK1_pattern_reg_node[4] = DFFE(TK1_pattern_reg_node[4]_lut_out, clk, , , );


--TK1_pattern_reg_node[5] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[5]
--operation mode is normal

TK1_pattern_reg_node[5]_lut_out = F1L177 & ZJ1_op_a[5] # !F1L177 & (F1L996);
TK1_pattern_reg_node[5] = DFFE(TK1_pattern_reg_node[5]_lut_out, clk, , , );


--TK1_pattern_reg_node[6] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[6]
--operation mode is normal

TK1_pattern_reg_node[6]_lut_out = F1L177 & ZJ1_op_a[6] # !F1L177 & (F1L1004);
TK1_pattern_reg_node[6] = DFFE(TK1_pattern_reg_node[6]_lut_out, clk, , , );


--TK1_pattern_reg_node[7] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[7]
--operation mode is normal

TK1_pattern_reg_node[7]_lut_out = F1L177 & ZJ1_op_a[7] # !F1L177 & (F1L1012);
TK1_pattern_reg_node[7] = DFFE(TK1_pattern_reg_node[7]_lut_out, clk, , , );


--TK1_pattern_reg_node[8] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[8]
--operation mode is normal

TK1_pattern_reg_node[8]_lut_out = F1L177 & (ZJ1_op_a[8]) # !F1L177 & (F1L1020);
TK1_pattern_reg_node[8] = DFFE(TK1_pattern_reg_node[8]_lut_out, clk, , , );


--TK1_pattern_reg_node[9] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[9]
--operation mode is normal

TK1_pattern_reg_node[9]_lut_out = F1L177 & ZJ1_op_a[9] # !F1L177 & (F1L1028);
TK1_pattern_reg_node[9] = DFFE(TK1_pattern_reg_node[9]_lut_out, clk, , , );


--TK1_pattern_reg_node[10] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[10]
--operation mode is normal

TK1_pattern_reg_node[10]_lut_out = F1L177 & (ZJ1_op_a[10]) # !F1L177 & F1L1036;
TK1_pattern_reg_node[10] = DFFE(TK1_pattern_reg_node[10]_lut_out, clk, , , );


--TK1_pattern_reg_node[11] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[11]
--operation mode is normal

TK1_pattern_reg_node[11]_lut_out = F1L177 & ZJ1_op_a[11] # !F1L177 & (F1L1044);
TK1_pattern_reg_node[11] = DFFE(TK1_pattern_reg_node[11]_lut_out, clk, , , );


--TK1_pattern_reg_node[12] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[12]
--operation mode is normal

TK1_pattern_reg_node[12]_lut_out = F1L177 & ZJ1_op_a[12] # !F1L177 & (F1L1052);
TK1_pattern_reg_node[12] = DFFE(TK1_pattern_reg_node[12]_lut_out, clk, , , );


--TK1_pattern_reg_node[13] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[13]
--operation mode is normal

TK1_pattern_reg_node[13]_lut_out = F1L177 & ZJ1_op_a[13] # !F1L177 & (F1L1060);
TK1_pattern_reg_node[13] = DFFE(TK1_pattern_reg_node[13]_lut_out, clk, , , );


--TK1_pattern_reg_node[14] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[14]
--operation mode is normal

TK1_pattern_reg_node[14]_lut_out = F1L177 & ZJ1_op_a[14] # !F1L177 & (F1L1068);
TK1_pattern_reg_node[14] = DFFE(TK1_pattern_reg_node[14]_lut_out, clk, , , );


--TK1_pattern_reg_node[15] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[15]
--operation mode is normal

TK1_pattern_reg_node[15]_lut_out = F1L177 & (ZJ1_op_a[15]) # !F1L177 & (F1L1076);
TK1_pattern_reg_node[15] = DFFE(TK1_pattern_reg_node[15]_lut_out, clk, , , );


--TK1_pattern_reg_node[16] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[16]
--operation mode is normal

TK1_pattern_reg_node[16]_lut_out = F1L177 & (ZJ1_op_a[16]) # !F1L177 & (F1L1084);
TK1_pattern_reg_node[16] = DFFE(TK1_pattern_reg_node[16]_lut_out, clk, , , );


--TK1_pattern_reg_node[17] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[17]
--operation mode is normal

TK1_pattern_reg_node[17]_lut_out = F1L177 & ZJ1_op_a[17] # !F1L177 & (F1L1092);
TK1_pattern_reg_node[17] = DFFE(TK1_pattern_reg_node[17]_lut_out, clk, , , );


--TK1_pattern_reg_node[18] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[18]
--operation mode is normal

TK1_pattern_reg_node[18]_lut_out = F1L177 & ZJ1_op_a[18] # !F1L177 & (F1L1100);
TK1_pattern_reg_node[18] = DFFE(TK1_pattern_reg_node[18]_lut_out, clk, , , );


--TK1_pattern_reg_node[19] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[19]
--operation mode is normal

TK1_pattern_reg_node[19]_lut_out = F1L177 & ZJ1_op_a[19] # !F1L177 & (F1L1108);
TK1_pattern_reg_node[19] = DFFE(TK1_pattern_reg_node[19]_lut_out, clk, , , );


--TK1_pattern_reg_node[20] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[20]
--operation mode is normal

TK1_pattern_reg_node[20]_lut_out = F1L177 & ZJ1_op_a[20] # !F1L177 & (F1L1116);
TK1_pattern_reg_node[20] = DFFE(TK1_pattern_reg_node[20]_lut_out, clk, , , );


--TK1_pattern_reg_node[21] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[21]
--operation mode is normal

TK1_pattern_reg_node[21]_lut_out = F1L177 & (ZJ1_op_a[21]) # !F1L177 & (F1L1124);
TK1_pattern_reg_node[21] = DFFE(TK1_pattern_reg_node[21]_lut_out, clk, , , );


--TK1_pattern_reg_node[22] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[22]
--operation mode is normal

TK1_pattern_reg_node[22]_lut_out = F1L177 & ZJ1_op_a[22] # !F1L177 & (F1L1132);
TK1_pattern_reg_node[22] = DFFE(TK1_pattern_reg_node[22]_lut_out, clk, , , );


--TK1_pattern_reg_node[23] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|pattern_reg_node[23]
--operation mode is normal

TK1_pattern_reg_node[23]_lut_out = F1L177 & ZJ1_op_a[23] # !F1L177 & (F1L1140);
TK1_pattern_reg_node[23] = DFFE(TK1_pattern_reg_node[23]_lut_out, clk, , , );


--F1L464 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~31
--operation mode is normal

F1L464 = !DD1L4 & DD1_chipselect_to_the_pv_unit1;


--F1L466 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~32
--operation mode is normal

F1L466 = VJ1_dc_address[3] & VJ1_dc_address[4];


--FJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~677
--operation mode is normal

FJ1L74 = FJ1L17 & !FJ1L37 & (!FJ1_saved_status[3] # !FJ1L18) # !FJ1L17 & (!FJ1_saved_status[3] # !FJ1L18);

--FJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~709
--operation mode is normal

FJ1L76 = FJ1L17 & !FJ1L37 & (!FJ1_saved_status[3] # !FJ1L18) # !FJ1L17 & (!FJ1_saved_status[3] # !FJ1L18);


--FJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~691
--operation mode is normal

FJ1L94 = (CK12_regout # CK18_regout # !CK14_regout # !CK16_regout) & CASCADE(FJ1L95);


--CE1_pp_carry_reg_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[1]
--operation mode is arithmetic

CE1_pp_carry_reg_node[1]_lut_out = LJ1_true_regB[3] & (LJ1_true_regB[2] $ DE1L9);
CE1_pp_carry_reg_node[1] = DFFE(CE1_pp_carry_reg_node[1]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[1]~COUT
--operation mode is arithmetic

DE1L10 = CARRY(!LJ1_true_regB[2] & !DE1L9 # !LJ1_true_regB[3]);


--CE1_partial_product_node[0][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][2]
--operation mode is normal

CE1_partial_product_node[0][2]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[2]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[1]);
CE1_partial_product_node[0][2] = DFFE(CE1_partial_product_node[0][2]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[0][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][3]
--operation mode is normal

CE1_partial_product_node[0][3]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[3]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[2]);
CE1_partial_product_node[0][3] = DFFE(CE1_partial_product_node[0][3]_lut_out, clk, K1_data_out, , JH1L8);


--N1L58 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9714
--operation mode is arithmetic

N1L58 = N1L70 $ (!KJ1L75 # !KJ1L47);

--N1L59 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9716
--operation mode is arithmetic

N1L59 = CARRY(KJ1L47 & KJ1L75 # !N1L70);


--N1L60 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9718
--operation mode is normal

N1L60 = KJ1_true_regA[31] & N1L58 # !KJ1_true_regA[31] & (KJ1_true_regA[3]);


--AB1L50 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[8]~139
--operation mode is normal

AB1L50 = AB1L31 & HG1_op_a[8] # !AB1L31 & (DC1L33);


--T1L41 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[8]~139
--operation mode is normal

T1L41 = T1L24 & HG1_op_a[8] # !T1L24 & (DC1L33);


--EB1L68 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[24]~465
--operation mode is normal

EB1L68 = EB1L30 & HG1_op_a[8] # !EB1L30 & (ZJ1_op_a[24]);


--F1L820 is position_velocity_interface_unit:inst18|Mux~3760
--operation mode is normal

F1L820 = VJ1_dc_address[4] & (F1L816 & (F1L818) # !F1L816 & F1L810) # !VJ1_dc_address[4] & (F1L816);


--E1L1035 is simple_pvu:inst13|data_output[31]~7783
--operation mode is normal

E1L1035 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[24] # !VJ1_dc_address[4] & (E1_VELOCITY[24]));


--HE26L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1122
--operation mode is arithmetic

HE26L26 = HE23L42 $ EE2_single_input_node[10] $ !HE26L35;

--HE26L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1124
--operation mode is arithmetic

HE26L27 = CARRY(HE23L42 & (EE2_single_input_node[10] # !HE26L35) # !HE23L42 & EE2_single_input_node[10] & !HE26L35);


--N1L61 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9720
--operation mode is arithmetic

N1L61 = N1_negate $ N1_q[24] $ !N1L83;

--N1L62 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9722
--operation mode is arithmetic

N1L62 = CARRY(!N1L83 & (N1_negate $ N1_q[24]));


--CC1_enet_nios_custom_instruction_master_result[24] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[24]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[24] = CC1L4 & (HE26L26 # N1L61 & !CC1L46) # !CC1L4 & (N1L61 & !CC1L46);


--GC1_edge_capture[0] is dual_processor:inst|ls_int_input:the_ls_int_input|edge_capture[0]
--operation mode is normal

GC1_edge_capture[0]_lut_out = !GC1L25 & (GC1_edge_capture[0] # GC1_d1_data_in[0] $ GC1_d2_data_in[0]);
GC1_edge_capture[0] = DFFE(GC1_edge_capture[0]_lut_out, clk, K1_data_out, , );


--GC1_irq_mask[0] is dual_processor:inst|ls_int_input:the_ls_int_input|irq_mask[0]
--operation mode is normal

GC1_irq_mask[0]_lut_out = ZJ1_op_a[0];
GC1_irq_mask[0] = DFFE(GC1_irq_mask[0]_lut_out, clk, K1_data_out, , GC1L2);


--GC1L38 is dual_processor:inst|ls_int_input:the_ls_int_input|read_mux_out[0]~215
--operation mode is normal

GC1L38 = VJ1_dc_address[3] & (VJ1_dc_address[2] & GC1_edge_capture[0] # !VJ1_dc_address[2] & (GC1_irq_mask[0]));


--UK4_dffs[0] is position_velocity_interface_unit:inst18|latch_w_enbl:ls1_latch|lpm_ff:lpm_ff_component|dffs[0]
--operation mode is normal

UK4_dffs[0]_lut_out = !SC1_data_out[0] & F1_LS_CAM_LATCH_DATA_INPUT[0];
UK4_dffs[0] = DFFE(UK4_dffs[0]_lut_out, clk, , , );


--E1L99 is simple_pvu:inst13|Mux~1681
--operation mode is normal

E1L99 = E1L95 & (E1L97 # !VJ1_dc_address[5]) # !E1L95 & VJ1_dc_address[5] & E1L89;


--HK1_rx_data[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[0]
--operation mode is normal

HK1_rx_data[0]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];
HK1_rx_data[0] = DFFE(HK1_rx_data[0]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L29 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[0]~678
--operation mode is normal

GK1L29 = XD1L2 & (GK1_tx_data[0] # T1L2 & HK1_rx_data[0]) # !XD1L2 & T1L2 & HK1_rx_data[0];


--GK1_control_reg[0] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|control_reg[0]
--operation mode is normal

GK1_control_reg[0]_lut_out = ZJ1_op_a[0];
GK1_control_reg[0] = DFFE(GK1_control_reg[0]_lut_out, clk, K1_data_out, , GK1L12);


--MK1_rx_data[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[0]
--operation mode is normal

MK1_rx_data[0]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1];
MK1_rx_data[0] = DFFE(MK1_rx_data[0]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L30 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[0]~673
--operation mode is normal

LK1L30 = XD1L2 & (LK1_tx_data[0] # T1L2 & MK1_rx_data[0]) # !XD1L2 & T1L2 & MK1_rx_data[0];


--LK1_control_reg[0] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|control_reg[0]
--operation mode is normal

LK1_control_reg[0]_lut_out = ZJ1_op_a[0];
LK1_control_reg[0] = DFFE(LK1_control_reg[0]_lut_out, clk, K1_data_out, , LK1L13);


--DC1L448 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[0]~7788
--operation mode is normal

DC1L448 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[0] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[0]);


--DC1L449 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[0]~7789
--operation mode is normal

DC1L449 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L448);


--F1L484 is position_velocity_interface_unit:inst18|Mux~3592
--operation mode is normal

F1L484 = VJ1_dc_address[5] & (F1L480 & (F1L482) # !F1L480 & F1L472) # !VJ1_dc_address[5] & (F1L480);


--XB1_endofpacketvalue_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[0]
--operation mode is normal

XB1_endofpacketvalue_reg[0]_lut_out = ZJ1_op_a[0];
XB1_endofpacketvalue_reg[0] = DFFE(XB1_endofpacketvalue_reg[0]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_rx_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[0]
--operation mode is normal

XB1_rx_holding_reg[0]_lut_out = XB1_shift_reg[0];
XB1_rx_holding_reg[0] = DFFE(XB1_rx_holding_reg[0]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L64 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[0]~5298
--operation mode is normal

XB1L64 = XD1L3 & (!XB1_spi_slave_select_reg[0]) # !XD1L3 & XB1_rx_holding_reg[0];


--PB1L7 is dual_processor:inst|bounceback_int:the_bounceback_int|read_mux_out~35
--operation mode is normal

PB1L7 = VJ1_dc_address[3] & (VJ1_dc_address[2] & PB1_edge_capture # !VJ1_dc_address[2] & (PB1_irq_mask));


--VB1L51 is dual_processor:inst|control_int:the_control_int|read_mux_out[0]~320
--operation mode is normal

VB1L51 = VJ1_dc_address[3] & (VJ1_dc_address[2] & VB1_edge_capture[0] # !VJ1_dc_address[2] & (VB1_irq_mask[0]));


--TB1_data_out[0] is dual_processor:inst|cont_int_output:the_cont_int_output|data_out[0]
--operation mode is normal

TB1_data_out[0]_lut_out = ZJ1_op_a[0];
TB1_data_out[0] = DFFE(TB1_data_out[0]_lut_out, clk, K1_data_out, , TB1L4);


--FJ1L69 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~679
--operation mode is normal

FJ1L69 = FJ1L17 & !FJ1L16 & (!FJ1_saved_status[0] # !FJ1L18) # !FJ1L17 & (!FJ1_saved_status[0] # !FJ1L18);

--FJ1L71 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~710
--operation mode is normal

FJ1L71 = FJ1L17 & !FJ1L16 & (!FJ1_saved_status[0] # !FJ1L18) # !FJ1L17 & (!FJ1_saved_status[0] # !FJ1L18);


--FJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~694
--operation mode is normal

FJ1L83 = (CK16_regout # CK12_regout # CK18_regout # !CK14_regout) & CASCADE(FJ1L84);


--CE1_pp_carry_reg_node[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[0]
--operation mode is arithmetic

CE1_pp_carry_reg_node[0]_lut_out = LJ1_true_regB[1] & LJ1_true_regB[0];
CE1_pp_carry_reg_node[0] = DFFE(CE1_pp_carry_reg_node[0]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[0]~COUT
--operation mode is arithmetic

DE1L9 = CARRY(LJ1_true_regB[1] & LJ1_true_regB[0]);


--CE1_partial_product_node[0][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][0]
--operation mode is normal

CE1_partial_product_node[0][0]_lut_out = KJ1_true_regA[0] $ !LJ1_true_regB[1] # !LJ1_true_regB[0];
CE1_partial_product_node[0][0] = DFFE(CE1_partial_product_node[0][0]_lut_out, clk, K1_data_out, , JH1L8);


--N1L63 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9724
--operation mode is arithmetic

N1L63 = KJ1L49 & KJ1L76;

--N1L64 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9726
--operation mode is arithmetic

N1L64 = CARRY(!KJ1L76 # !KJ1L49);


--N1L65 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9728
--operation mode is normal

N1L65 = KJ1_true_regA[31] & N1L63 # !KJ1_true_regA[31] & (KJ1_true_regA[0]);


--N1L66 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9729
--operation mode is normal

N1L66 = N1L134;


--F1L844 is position_velocity_interface_unit:inst18|Mux~3772
--operation mode is normal

F1L844 = VJ1_dc_address[4] & (F1L840 & (F1L842) # !F1L840 & F1L834) # !VJ1_dc_address[4] & (F1L840);


--E1L1041 is simple_pvu:inst13|data_output[31]~7788
--operation mode is normal

E1L1041 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[26] # !VJ1_dc_address[4] & (E1_VELOCITY[26]));


--HE26L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1126
--operation mode is arithmetic

HE26L28 = HE23L44 $ EE2_single_input_node[12] $ !HE26L23;

--HE26L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1128
--operation mode is arithmetic

HE26L29 = CARRY(HE23L44 & (EE2_single_input_node[12] # !HE26L23) # !HE23L44 & EE2_single_input_node[12] & !HE26L23);


--N1L67 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9734
--operation mode is arithmetic

N1L67 = N1_negate $ N1_q[26] $ !N1L52;

--N1L68 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9736
--operation mode is arithmetic

N1L68 = CARRY(!N1L52 & (N1_negate $ N1_q[26]));


--CC1_enet_nios_custom_instruction_master_result[26] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[26]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[26] = CC1L4 & (HE26L28 # N1L67 & !CC1L46) # !CC1L4 & (N1L67 & !CC1L46);


--E1_VELOCITY_COUNT[2] is simple_pvu:inst13|VELOCITY_COUNT[2]
--operation mode is arithmetic

E1_VELOCITY_COUNT[2]_lut_out = E1_VELOCITY_COUNT[2] $ (!E1L493);
E1_VELOCITY_COUNT[2] = DFFE(E1_VELOCITY_COUNT[2]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L496 is simple_pvu:inst13|VELOCITY_COUNT[2]~1808
--operation mode is arithmetic

E1L496 = CARRY(E1_VELOCITY_COUNT[2] & (!E1L493));


--E1_VELOCITY[2] is simple_pvu:inst13|VELOCITY[2]
--operation mode is normal

E1_VELOCITY[2]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L588;
E1_VELOCITY[2] = DFFE(E1_VELOCITY[2]_lut_out, clk, , , E1L421);


--E1L117 is simple_pvu:inst13|Mux~1690
--operation mode is normal

E1L117 = VJ1_dc_address[3] & !VJ1_dc_address[2] & (E1_VEL_CLK_DIVISOR[2]) # !VJ1_dc_address[3] & VJ1_dc_address[2] & E1_POSITION_PRELOAD[2];


--E1L119 is simple_pvu:inst13|Mux~1691
--operation mode is normal

E1L119 = E1L953 & (E1L1057 & E1_POSITION_PRELOAD[2] # !E1L1057 & (E1L159));


--RD1_counter_is_running is dual_processor:inst|timer2:the_timer2|counter_is_running
--operation mode is normal

RD1_counter_is_running_lut_out = RD1_control_wr_strobe & (ZJ1_op_a[2] # RD1L10 & !ZJ1_op_a[3]) # !RD1_control_wr_strobe & (RD1L10);
RD1_counter_is_running = DFFE(RD1_counter_is_running_lut_out, clk, K1_data_out, , );


--RD1_force_reload is dual_processor:inst|timer2:the_timer2|force_reload
--operation mode is normal

RD1_force_reload_lut_out = VJ1_dc_address[3] & RD1L160 & (!VJ1_dc_address[4]);
RD1_force_reload = DFFE(RD1_force_reload_lut_out, clk, K1_data_out, , );


--RD1L1 is dual_processor:inst|timer2:the_timer2|always0~0
--operation mode is normal

RD1L1 = RD1_counter_is_running # RD1_force_reload;


--RD1L2 is dual_processor:inst|timer2:the_timer2|always0~1
--operation mode is normal

RD1L2 = RD1L11 # RD1_force_reload;


--PD1_counter_snapshot[2] is dual_processor:inst|timer1:the_timer1|counter_snapshot[2]
--operation mode is normal

PD1_counter_snapshot[2]_lut_out = PD1_internal_counter[2];
PD1_counter_snapshot[2] = DFFE(PD1_counter_snapshot[2]_lut_out, clk, K1_data_out, , PD1L227);


--PD1_period_h_register[2] is dual_processor:inst|timer1:the_timer1|period_h_register[2]
--operation mode is normal

PD1_period_h_register[2]_lut_out = ZJ1_op_a[2];
PD1_period_h_register[2] = DFFE(PD1_period_h_register[2]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1L170 is dual_processor:inst|timer1:the_timer1|read_mux_out[2]~1288
--operation mode is normal

PD1L170 = XD1L1 & (PD1_period_h_register[2] # XD1L6 & PD1_counter_snapshot[2]) # !XD1L1 & XD1L6 & PD1_counter_snapshot[2];


--PD1_counter_snapshot[18] is dual_processor:inst|timer1:the_timer1|counter_snapshot[18]
--operation mode is normal

PD1_counter_snapshot[18]_lut_out = PD1_internal_counter[18];
PD1_counter_snapshot[18] = DFFE(PD1_counter_snapshot[18]_lut_out, clk, K1_data_out, , PD1L227);


--PD1_control_register[2] is dual_processor:inst|timer1:the_timer1|control_register[2]
--operation mode is normal

PD1_control_register[2]_lut_out = ZJ1_op_a[2];
PD1_control_register[2] = DFFE(PD1_control_register[2]_lut_out, clk, K1_data_out, , PD1_control_wr_strobe);


--PD1L171 is dual_processor:inst|timer1:the_timer1|read_mux_out[2]~1289
--operation mode is normal

PD1L171 = XD1L2 & (PD1_control_register[2] # XD1L3 & PD1_counter_snapshot[18]) # !XD1L2 & XD1L3 & PD1_counter_snapshot[18];


--PD1_period_l_register[2] is dual_processor:inst|timer1:the_timer1|period_l_register[2]
--operation mode is normal

PD1_period_l_register[2]_lut_out = ZJ1_op_a[2];
PD1_period_l_register[2] = DFFE(PD1_period_l_register[2]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--XB1_endofpacketvalue_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[2]
--operation mode is normal

XB1_endofpacketvalue_reg[2]_lut_out = ZJ1_op_a[2];
XB1_endofpacketvalue_reg[2] = DFFE(XB1_endofpacketvalue_reg[2]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_rx_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[2]
--operation mode is normal

XB1_rx_holding_reg[2]_lut_out = XB1_shift_reg[2];
XB1_rx_holding_reg[2] = DFFE(XB1_rx_holding_reg[2]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L69 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[2]~5300
--operation mode is normal

XB1L69 = XD1L3 & XB1_spi_slave_select_reg[2] # !XD1L3 & (XB1_rx_holding_reg[2]);


--DC1L452 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[2]~7791
--operation mode is normal

DC1L452 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[2] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[2]);


--DC1L453 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[2]~7792
--operation mode is normal

DC1L453 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[2] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L452);


--N1L69 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9738
--operation mode is arithmetic

N1L69 = N1L54 $ (KJ1L51 & KJ1L77);

--N1L70 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9740
--operation mode is arithmetic

N1L70 = CARRY(!N1L54 & (!KJ1L77 # !KJ1L51));


--N1L71 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9742
--operation mode is normal

N1L71 = KJ1_true_regA[31] & N1L69 # !KJ1_true_regA[31] & (KJ1_true_regA[2]);


--FB1_shift_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[7]
--operation mode is normal

FB1_shift_reg[7]_lut_out = FB1L176 & FB1_shift_reg[6] # !FB1L176 & (FB1L184);
FB1_shift_reg[7] = DFFE(FB1_shift_reg[7]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[8]
--operation mode is normal

FB1_tx_holding_reg[8]_lut_out = HG1_op_a[8];
FB1_tx_holding_reg[8] = DFFE(FB1_tx_holding_reg[8]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L183 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~3999
--operation mode is normal

FB1L183 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[8] # !FB1_transmitting & (FB1_tx_holding_reg[8])) # !FB1_tx_holding_primed & FB1_shift_reg[8];


--EB1L59 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[15]~466
--operation mode is normal

EB1L59 = EB1L30 & HG1_op_a[15] # !EB1L30 & (ZJ1_op_a[15]);


--FB1_endofpacketvalue_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[15]
--operation mode is normal

FB1_endofpacketvalue_reg[15]_lut_out = HG1_op_a[15];
FB1_endofpacketvalue_reg[15] = DFFE(FB1_endofpacketvalue_reg[15]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[15]
--operation mode is normal

FB1_spi_slave_select_reg[15]_lut_out = FB1_spi_slave_select_holding_reg[15];
FB1_spi_slave_select_reg[15] = DFFE(FB1_spi_slave_select_reg[15]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[15]
--operation mode is normal

FB1_rx_holding_reg[15]_lut_out = FB1_shift_reg[15];
FB1_rx_holding_reg[15] = DFFE(FB1_rx_holding_reg[15]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L137 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[15]~8115
--operation mode is normal

FB1L137 = FB1L31 & FB1_spi_slave_select_reg[15] # !FB1L31 & (FB1_rx_holding_reg[15]);


--FB1_endofpacketvalue_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_wr_strobe
--operation mode is normal

FB1_endofpacketvalue_wr_strobe = FB1_wr_strobe & DG1_dc_address[2] & DG1_dc_address[3] & !DG1_dc_address[1];


--FB1_spi_slave_select_holding_reg[10] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[10]
--operation mode is normal

FB1_spi_slave_select_holding_reg[10]_lut_out = HG1_op_a[10];
FB1_spi_slave_select_holding_reg[10] = DFFE(FB1_spi_slave_select_holding_reg[10]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--EB1L67 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[23]~467
--operation mode is normal

EB1L67 = EB1L30 & HG1_op_a[7] # !EB1L30 & (ZJ1_op_a[23]);


--EB1L51 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[7]~468
--operation mode is normal

EB1L51 = EB1L30 & HG1_op_a[7] # !EB1L30 & (ZJ1_op_a[7]);


--T1L40 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[7]~140
--operation mode is normal

T1L40 = T1L24 & HG1_op_a[7] # !T1L24 & (DC1L32);


--AB1L49 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[7]~140
--operation mode is normal

AB1L49 = AB1L31 & HG1_op_a[7] # !AB1L31 & (DC1L32);


--FB1_RRDY is dual_processor:inst|adc_spi:the_adc_spi|RRDY
--operation mode is normal

FB1_RRDY_lut_out = FB1L236 # FB1_RRDY & !FB1_status_wr_strobe & !FB1_data_rd_strobe;
FB1_RRDY = DFFE(FB1_RRDY_lut_out, clk, K1_data_out, , );


--FB1_iRRDY_reg is dual_processor:inst|adc_spi:the_adc_spi|iRRDY_reg
--operation mode is normal

FB1_iRRDY_reg_lut_out = HG1_op_a[7];
FB1_iRRDY_reg = DFFE(FB1_iRRDY_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[7]
--operation mode is normal

FB1_endofpacketvalue_reg[7]_lut_out = HG1_op_a[7];
FB1_endofpacketvalue_reg[7] = DFFE(FB1_endofpacketvalue_reg[7]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[7]
--operation mode is normal

FB1_spi_slave_select_reg[7]_lut_out = FB1_spi_slave_select_holding_reg[7];
FB1_spi_slave_select_reg[7] = DFFE(FB1_spi_slave_select_reg[7]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[7]
--operation mode is normal

FB1_rx_holding_reg[7]_lut_out = FB1_shift_reg[7];
FB1_rx_holding_reg[7] = DFFE(FB1_rx_holding_reg[7]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L122 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8117
--operation mode is normal

FB1L122 = FB1L31 & FB1_spi_slave_select_reg[7] # !FB1L31 & (FB1_rx_holding_reg[7]);


--FB1L123 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8118
--operation mode is normal

FB1L123 = FB1L32 & FB1_endofpacketvalue_reg[7] # !FB1L32 & (FB1L122);


--FB1L124 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[7]~8119
--operation mode is normal

FB1L124 = FB1L33 & FB1_iRRDY_reg # !FB1L33 & (FB1L123);


--F1L778 is position_velocity_interface_unit:inst18|Mux~3739
--operation mode is normal

F1L778 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[21];


--F1L776 is position_velocity_interface_unit:inst18|Mux~3738
--operation mode is normal

F1L776 = VJ1_dc_address[5] & VJ1_dc_address[4] # !VJ1_dc_address[5] & (VJ1_dc_address[4] & (F1L772) # !VJ1_dc_address[4] & F1L774);


--F1L770 is position_velocity_interface_unit:inst18|Mux~3735
--operation mode is normal

F1L770 = VJ1_dc_address[3] & (F1L768 & (F1_VELOCITY[21]) # !F1L768 & F1_LATCHED_V_COUNT_Q4[21]) # !VJ1_dc_address[3] & (F1L768);


--E1_POSITION_PRELOAD[21] is simple_pvu:inst13|POSITION_PRELOAD[21]
--operation mode is normal

E1_POSITION_PRELOAD[21]_lut_out = ZJ1_op_a[21];
E1_POSITION_PRELOAD[21] = DFFE(E1_POSITION_PRELOAD[21]_lut_out, clk, , , E1L347);


--E1_VELOCITY[21] is simple_pvu:inst13|VELOCITY[21]
--operation mode is normal

E1_VELOCITY[21]_lut_out = !E1L586 & (E1L1059 & (E1L816) # !E1L1059 & E1L819);
E1_VELOCITY[21] = DFFE(E1_VELOCITY[21]_lut_out, clk, , , E1L421);


--E1L277 is simple_pvu:inst13|POSITION_COUNT[21]~4838
--operation mode is normal

E1L277 = E1L1057 & E1_POSITION_PRELOAD[21] # !E1L1057 & (E1L275Q $ E1L273);


--HE23L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~630
--operation mode is arithmetic

HE23L34 = HE20_sout_node[19] $ HE17_sout_node[11] $ HE23L25;

--HE23L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~632
--operation mode is arithmetic

HE23L35 = CARRY(HE20_sout_node[19] & !HE17_sout_node[11] & !HE23L25 # !HE20_sout_node[19] & (!HE23L25 # !HE17_sout_node[11]));


--EE2_single_input_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[7]
--operation mode is arithmetic

EE2_single_input_node[7]_lut_out = CE1_partial_product_node[7][7] $ CE1_partial_product_node[8][5] $ EE2L23;
EE2_single_input_node[7] = DFFE(EE2_single_input_node[7]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[7]~121
--operation mode is arithmetic

EE2L25 = CARRY(CE1_partial_product_node[7][7] & (CE1_partial_product_node[8][5] # !EE2L23) # !CE1_partial_product_node[7][7] & CE1_partial_product_node[8][5] & !EE2L23);


--N1_q[21] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[21]
--operation mode is normal

N1_q[21]_lut_out = CJ1_custom_instruction_start[0] & N1L137 # !CJ1_custom_instruction_start[0] & (N1_q[20]);
N1_q[21] = DFFE(N1_q[21]_lut_out, clk, K1_data_out, , JH1L8);


--XB1L2 is dual_processor:inst|dac_spi:the_dac_spi|EOP~332
--operation mode is normal

XB1L2 = XB1L14 & XB1L15 & XB1L16 & XB1L17;

--XB1L22 is dual_processor:inst|dac_spi:the_dac_spi|EOP~398
--operation mode is normal

XB1L22 = XB1L14 & XB1L15 & XB1L16 & XB1L17;


--XB1L3 is dual_processor:inst|dac_spi:the_dac_spi|EOP~337
--operation mode is normal

XB1L3 = XB1L18 & XB1L19 & XB1L20 & XB1L21;

--XB1L23 is dual_processor:inst|dac_spi:the_dac_spi|EOP~399
--operation mode is normal

XB1L23 = XB1L18 & XB1L19 & XB1L20 & XB1L21;


--MK1_delayed_unxsync_rxdxx1 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|delayed_unxsync_rxdxx1
--operation mode is normal

MK1_delayed_unxsync_rxdxx1_lut_out = MK1_sync_rxd;
MK1_delayed_unxsync_rxdxx1 = DFFE(MK1_delayed_unxsync_rxdxx1_lut_out, clk, K1_data_out, , );


--MK1_d1_source_rxd is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|d1_source_rxd
--operation mode is normal

MK1_d1_source_rxd_lut_out = DB9_CONNECTOR_rxd_uart2;
MK1_d1_source_rxd = DFFE(MK1_d1_source_rxd_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[9] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[9]
--operation mode is normal

MK1_baud_rate_counter[9]_lut_out = MK1L1 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1) # !MK1L1 & MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[9] = DFFE(MK1_baud_rate_counter[9]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[8] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[8]
--operation mode is normal

MK1_baud_rate_counter[8]_lut_out = MK1L2 & (MK1_sync_rxd $ MK1_delayed_unxsync_rxdxx1 # !MK1L34) # !MK1L2 & (MK1_sync_rxd $ MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[8] = DFFE(MK1_baud_rate_counter[8]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[7]
--operation mode is normal

MK1_baud_rate_counter[7]_lut_out = MK1L4 & !MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[7] = DFFE(MK1_baud_rate_counter[7]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[6]
--operation mode is normal

MK1_baud_rate_counter[6]_lut_out = MK1L6 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1) # !MK1L6 & MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[6] = DFFE(MK1_baud_rate_counter[6]_lut_out, clk, K1_data_out, , );


--MK1L32 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~139
--operation mode is normal

MK1L32 = !MK1_baud_rate_counter[9] & !MK1_baud_rate_counter[8] & !MK1_baud_rate_counter[7] & !MK1_baud_rate_counter[6];


--MK1_baud_rate_counter[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[5]
--operation mode is normal

MK1_baud_rate_counter[5]_lut_out = MK1L8 & (MK1_sync_rxd $ MK1_delayed_unxsync_rxdxx1 # !MK1L34) # !MK1L8 & (MK1_sync_rxd $ MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[5] = DFFE(MK1_baud_rate_counter[5]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[4]
--operation mode is normal

MK1_baud_rate_counter[4]_lut_out = MK1L10 & !MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[4] = DFFE(MK1_baud_rate_counter[4]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[3]
--operation mode is normal

MK1_baud_rate_counter[3]_lut_out = MK1L12 & !MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[3] = DFFE(MK1_baud_rate_counter[3]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[2]
--operation mode is normal

MK1_baud_rate_counter[2]_lut_out = MK1L14 & !MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[2] = DFFE(MK1_baud_rate_counter[2]_lut_out, clk, K1_data_out, , );


--MK1L33 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~140
--operation mode is normal

MK1L33 = !MK1_baud_rate_counter[5] & !MK1_baud_rate_counter[4] & !MK1_baud_rate_counter[3] & !MK1_baud_rate_counter[2];


--MK1_baud_rate_counter[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[1]
--operation mode is normal

MK1_baud_rate_counter[1]_lut_out = MK1L16 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1) # !MK1L16 & MK1L34 & (MK1_sync_rxd $ !MK1_delayed_unxsync_rxdxx1);
MK1_baud_rate_counter[1] = DFFE(MK1_baud_rate_counter[1]_lut_out, clk, K1_data_out, , );


--MK1_baud_rate_counter[0] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter[0]
--operation mode is normal

MK1_baud_rate_counter[0]_lut_out = MK1L18 # MK1L34 # MK1_sync_rxd $ MK1_delayed_unxsync_rxdxx1;
MK1_baud_rate_counter[0] = DFFE(MK1_baud_rate_counter[0]_lut_out, clk, K1_data_out, , );


--MK1L34 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|baud_rate_counter_is_zero~141
--operation mode is normal

MK1L34 = MK1L32 & MK1L33 & !MK1_baud_rate_counter[1] & !MK1_baud_rate_counter[0];


--HK1_delayed_unxsync_rxdxx1 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|delayed_unxsync_rxdxx1
--operation mode is normal

HK1_delayed_unxsync_rxdxx1_lut_out = HK1_sync_rxd;
HK1_delayed_unxsync_rxdxx1 = DFFE(HK1_delayed_unxsync_rxdxx1_lut_out, clk, K1_data_out, , );


--HK1_d1_source_rxd is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|d1_source_rxd
--operation mode is normal

HK1_d1_source_rxd_lut_out = DB9_CONNECTOR_rxd;
HK1_d1_source_rxd = DFFE(HK1_d1_source_rxd_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[8] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[8]
--operation mode is normal

HK1_baud_rate_counter[8]_lut_out = HK1L1 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1) # !HK1L1 & HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[8] = DFFE(HK1_baud_rate_counter[8]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[7]
--operation mode is normal

HK1_baud_rate_counter[7]_lut_out = HK1L2 & (HK1_sync_rxd $ HK1_delayed_unxsync_rxdxx1 # !HK1L31) # !HK1L2 & (HK1_sync_rxd $ HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[7] = DFFE(HK1_baud_rate_counter[7]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[6]
--operation mode is normal

HK1_baud_rate_counter[6]_lut_out = HK1L4 & !HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[6] = DFFE(HK1_baud_rate_counter[6]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[5]
--operation mode is normal

HK1_baud_rate_counter[5]_lut_out = HK1L6 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1) # !HK1L6 & HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[5] = DFFE(HK1_baud_rate_counter[5]_lut_out, clk, K1_data_out, , );


--HK1L29 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~133
--operation mode is normal

HK1L29 = !HK1_baud_rate_counter[8] & !HK1_baud_rate_counter[7] & !HK1_baud_rate_counter[6] & !HK1_baud_rate_counter[5];


--HK1_baud_rate_counter[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[4]
--operation mode is normal

HK1_baud_rate_counter[4]_lut_out = HK1L8 & (HK1_sync_rxd $ HK1_delayed_unxsync_rxdxx1 # !HK1L31) # !HK1L8 & (HK1_sync_rxd $ HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[4] = DFFE(HK1_baud_rate_counter[4]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[3] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[3]
--operation mode is normal

HK1_baud_rate_counter[3]_lut_out = HK1L10 & !HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[3] = DFFE(HK1_baud_rate_counter[3]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[2]
--operation mode is normal

HK1_baud_rate_counter[2]_lut_out = HK1L12 & !HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[2] = DFFE(HK1_baud_rate_counter[2]_lut_out, clk, K1_data_out, , );


--HK1_baud_rate_counter[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[1]
--operation mode is normal

HK1_baud_rate_counter[1]_lut_out = HK1L14 & !HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[1] = DFFE(HK1_baud_rate_counter[1]_lut_out, clk, K1_data_out, , );


--HK1L30 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~134
--operation mode is normal

HK1L30 = !HK1_baud_rate_counter[4] & !HK1_baud_rate_counter[3] & !HK1_baud_rate_counter[2] & !HK1_baud_rate_counter[1];


--HK1_baud_rate_counter[0] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter[0]
--operation mode is normal

HK1_baud_rate_counter[0]_lut_out = HK1L16 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1) # !HK1L16 & HK1L31 & (HK1_sync_rxd $ !HK1_delayed_unxsync_rxdxx1);
HK1_baud_rate_counter[0] = DFFE(HK1_baud_rate_counter[0]_lut_out, clk, K1_data_out, , );


--HK1L31 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|baud_rate_counter_is_zero~135
--operation mode is normal

HK1L31 = HK1L29 & HK1L30 & (!HK1_baud_rate_counter[0]);


--VC1_counter_is_running is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_running
--operation mode is normal

VC1_counter_is_running_lut_out = VC1_control_wr_strobe & (ZJ1_op_a[2] # VC1L10 & !ZJ1_op_a[3]) # !VC1_control_wr_strobe & (VC1L10);
VC1_counter_is_running = DFFE(VC1_counter_is_running_lut_out, clk, K1_data_out, , );


--VC1_force_reload is dual_processor:inst|o_scope_timer:the_o_scope_timer|force_reload
--operation mode is normal

VC1_force_reload_lut_out = VJ1_dc_address[3] & VC1L127 & (!VJ1_dc_address[4]);
VC1_force_reload = DFFE(VC1_force_reload_lut_out, clk, K1_data_out, , );


--VC1L1 is dual_processor:inst|o_scope_timer:the_o_scope_timer|always0~0
--operation mode is normal

VC1L1 = VC1_counter_is_running # VC1_force_reload;


--VC1L2 is dual_processor:inst|o_scope_timer:the_o_scope_timer|always0~1
--operation mode is normal

VC1L2 = VC1L11 # VC1_force_reload;


--VC1_period_l_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[0]
--operation mode is normal

VC1_period_l_register[0]_lut_out = !ZJ1_op_a[0];
VC1_period_l_register[0] = DFFE(VC1_period_l_register[0]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_l_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[1]
--operation mode is normal

VC1_period_l_register[1]_lut_out = ZJ1_op_a[1];
VC1_period_l_register[1] = DFFE(VC1_period_l_register[1]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_l_register[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[15]
--operation mode is normal

VC1_period_l_register[15]_lut_out = !ZJ1_op_a[15];
VC1_period_l_register[15] = DFFE(VC1_period_l_register[15]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_l_register[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[12]
--operation mode is normal

VC1_period_l_register[12]_lut_out = ZJ1_op_a[12];
VC1_period_l_register[12] = DFFE(VC1_period_l_register[12]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_l_register[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[13]
--operation mode is normal

VC1_period_l_register[13]_lut_out = ZJ1_op_a[13];
VC1_period_l_register[13] = DFFE(VC1_period_l_register[13]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_l_register[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_l_register[14]
--operation mode is normal

VC1_period_l_register[14]_lut_out = ZJ1_op_a[14];
VC1_period_l_register[14] = DFFE(VC1_period_l_register[14]_lut_out, clk, K1_data_out, , VC1_period_l_wr_strobe);


--VC1_period_h_register[0] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[0]
--operation mode is normal

VC1_period_h_register[0]_lut_out = ZJ1_op_a[0];
VC1_period_h_register[0] = DFFE(VC1_period_h_register[0]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_h_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[1]
--operation mode is normal

VC1_period_h_register[1]_lut_out = ZJ1_op_a[1];
VC1_period_h_register[1] = DFFE(VC1_period_h_register[1]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_h_register[12] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[12]
--operation mode is normal

VC1_period_h_register[12]_lut_out = ZJ1_op_a[12];
VC1_period_h_register[12] = DFFE(VC1_period_h_register[12]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_h_register[13] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[13]
--operation mode is normal

VC1_period_h_register[13]_lut_out = ZJ1_op_a[13];
VC1_period_h_register[13] = DFFE(VC1_period_h_register[13]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_h_register[14] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[14]
--operation mode is normal

VC1_period_h_register[14]_lut_out = ZJ1_op_a[14];
VC1_period_h_register[14] = DFFE(VC1_period_h_register[14]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--VC1_period_h_register[15] is dual_processor:inst|o_scope_timer:the_o_scope_timer|period_h_register[15]
--operation mode is normal

VC1_period_h_register[15]_lut_out = ZJ1_op_a[15];
VC1_period_h_register[15] = DFFE(VC1_period_h_register[15]_lut_out, clk, K1_data_out, , VC1_period_h_wr_strobe);


--PD1_period_l_register[4] is dual_processor:inst|timer1:the_timer1|period_l_register[4]
--operation mode is normal

PD1_period_l_register[4]_lut_out = !ZJ1_op_a[4];
PD1_period_l_register[4] = DFFE(PD1_period_l_register[4]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[5] is dual_processor:inst|timer1:the_timer1|period_l_register[5]
--operation mode is normal

PD1_period_l_register[5]_lut_out = !ZJ1_op_a[5];
PD1_period_l_register[5] = DFFE(PD1_period_l_register[5]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[6] is dual_processor:inst|timer1:the_timer1|period_l_register[6]
--operation mode is normal

PD1_period_l_register[6]_lut_out = ZJ1_op_a[6];
PD1_period_l_register[6] = DFFE(PD1_period_l_register[6]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[7] is dual_processor:inst|timer1:the_timer1|period_l_register[7]
--operation mode is normal

PD1_period_l_register[7]_lut_out = ZJ1_op_a[7];
PD1_period_l_register[7] = DFFE(PD1_period_l_register[7]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[0] is dual_processor:inst|timer1:the_timer1|period_l_register[0]
--operation mode is normal

PD1_period_l_register[0]_lut_out = !ZJ1_op_a[0];
PD1_period_l_register[0] = DFFE(PD1_period_l_register[0]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[1] is dual_processor:inst|timer1:the_timer1|period_l_register[1]
--operation mode is normal

PD1_period_l_register[1]_lut_out = ZJ1_op_a[1];
PD1_period_l_register[1] = DFFE(PD1_period_l_register[1]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[15] is dual_processor:inst|timer1:the_timer1|period_l_register[15]
--operation mode is normal

PD1_period_l_register[15]_lut_out = !ZJ1_op_a[15];
PD1_period_l_register[15] = DFFE(PD1_period_l_register[15]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[12] is dual_processor:inst|timer1:the_timer1|period_l_register[12]
--operation mode is normal

PD1_period_l_register[12]_lut_out = ZJ1_op_a[12];
PD1_period_l_register[12] = DFFE(PD1_period_l_register[12]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[13] is dual_processor:inst|timer1:the_timer1|period_l_register[13]
--operation mode is normal

PD1_period_l_register[13]_lut_out = ZJ1_op_a[13];
PD1_period_l_register[13] = DFFE(PD1_period_l_register[13]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[14] is dual_processor:inst|timer1:the_timer1|period_l_register[14]
--operation mode is normal

PD1_period_l_register[14]_lut_out = ZJ1_op_a[14];
PD1_period_l_register[14] = DFFE(PD1_period_l_register[14]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[9] is dual_processor:inst|timer1:the_timer1|period_l_register[9]
--operation mode is normal

PD1_period_l_register[9]_lut_out = !ZJ1_op_a[9];
PD1_period_l_register[9] = DFFE(PD1_period_l_register[9]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[8] is dual_processor:inst|timer1:the_timer1|period_l_register[8]
--operation mode is normal

PD1_period_l_register[8]_lut_out = ZJ1_op_a[8];
PD1_period_l_register[8] = DFFE(PD1_period_l_register[8]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[10] is dual_processor:inst|timer1:the_timer1|period_l_register[10]
--operation mode is normal

PD1_period_l_register[10]_lut_out = ZJ1_op_a[10];
PD1_period_l_register[10] = DFFE(PD1_period_l_register[10]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_l_register[11] is dual_processor:inst|timer1:the_timer1|period_l_register[11]
--operation mode is normal

PD1_period_l_register[11]_lut_out = ZJ1_op_a[11];
PD1_period_l_register[11] = DFFE(PD1_period_l_register[11]_lut_out, clk, K1_data_out, , PD1_period_l_wr_strobe);


--PD1_period_h_register[4] is dual_processor:inst|timer1:the_timer1|period_h_register[4]
--operation mode is normal

PD1_period_h_register[4]_lut_out = ZJ1_op_a[4];
PD1_period_h_register[4] = DFFE(PD1_period_h_register[4]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[5] is dual_processor:inst|timer1:the_timer1|period_h_register[5]
--operation mode is normal

PD1_period_h_register[5]_lut_out = ZJ1_op_a[5];
PD1_period_h_register[5] = DFFE(PD1_period_h_register[5]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[6] is dual_processor:inst|timer1:the_timer1|period_h_register[6]
--operation mode is normal

PD1_period_h_register[6]_lut_out = ZJ1_op_a[6];
PD1_period_h_register[6] = DFFE(PD1_period_h_register[6]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[7] is dual_processor:inst|timer1:the_timer1|period_h_register[7]
--operation mode is normal

PD1_period_h_register[7]_lut_out = ZJ1_op_a[7];
PD1_period_h_register[7] = DFFE(PD1_period_h_register[7]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[0] is dual_processor:inst|timer1:the_timer1|period_h_register[0]
--operation mode is normal

PD1_period_h_register[0]_lut_out = ZJ1_op_a[0];
PD1_period_h_register[0] = DFFE(PD1_period_h_register[0]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[1] is dual_processor:inst|timer1:the_timer1|period_h_register[1]
--operation mode is normal

PD1_period_h_register[1]_lut_out = ZJ1_op_a[1];
PD1_period_h_register[1] = DFFE(PD1_period_h_register[1]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[12] is dual_processor:inst|timer1:the_timer1|period_h_register[12]
--operation mode is normal

PD1_period_h_register[12]_lut_out = ZJ1_op_a[12];
PD1_period_h_register[12] = DFFE(PD1_period_h_register[12]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[13] is dual_processor:inst|timer1:the_timer1|period_h_register[13]
--operation mode is normal

PD1_period_h_register[13]_lut_out = ZJ1_op_a[13];
PD1_period_h_register[13] = DFFE(PD1_period_h_register[13]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[14] is dual_processor:inst|timer1:the_timer1|period_h_register[14]
--operation mode is normal

PD1_period_h_register[14]_lut_out = ZJ1_op_a[14];
PD1_period_h_register[14] = DFFE(PD1_period_h_register[14]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[15] is dual_processor:inst|timer1:the_timer1|period_h_register[15]
--operation mode is normal

PD1_period_h_register[15]_lut_out = ZJ1_op_a[15];
PD1_period_h_register[15] = DFFE(PD1_period_h_register[15]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[8] is dual_processor:inst|timer1:the_timer1|period_h_register[8]
--operation mode is normal

PD1_period_h_register[8]_lut_out = ZJ1_op_a[8];
PD1_period_h_register[8] = DFFE(PD1_period_h_register[8]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[9] is dual_processor:inst|timer1:the_timer1|period_h_register[9]
--operation mode is normal

PD1_period_h_register[9]_lut_out = ZJ1_op_a[9];
PD1_period_h_register[9] = DFFE(PD1_period_h_register[9]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[10] is dual_processor:inst|timer1:the_timer1|period_h_register[10]
--operation mode is normal

PD1_period_h_register[10]_lut_out = ZJ1_op_a[10];
PD1_period_h_register[10] = DFFE(PD1_period_h_register[10]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--PD1_period_h_register[11] is dual_processor:inst|timer1:the_timer1|period_h_register[11]
--operation mode is normal

PD1_period_h_register[11]_lut_out = ZJ1_op_a[11];
PD1_period_h_register[11] = DFFE(PD1_period_h_register[11]_lut_out, clk, K1_data_out, , PD1_period_h_wr_strobe);


--F1L98 is position_velocity_interface_unit:inst18|Equal~2671
--operation mode is normal

F1L98 = F1_BOUNCEBACK_COMPARE[13] $ (F1L1853 & F1_POSITION_PRELOAD[13] # !F1L1853 & (F1L1058));


--F1L158 is position_velocity_interface_unit:inst18|Equal~2728
--operation mode is normal

F1L158 = (F1_BOUNCEBACK_COMPARE[0] $ (F1L1853 & F1_POSITION_PRELOAD[0] # !F1L1853 & (F1L946))) & CASCADE(F1L171);


--F1L96 is position_velocity_interface_unit:inst18|Equal~2669
--operation mode is normal

F1L96 = F1_BOUNCEBACK_COMPARE[6] $ (F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L1002));


--F1L160 is position_velocity_interface_unit:inst18|Equal~2729
--operation mode is normal

F1L160 = (F1_BOUNCEBACK_COMPARE[8] $ (F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1018))) & CASCADE(F1L172);


--F1L94 is position_velocity_interface_unit:inst18|Equal~2667
--operation mode is normal

F1L94 = F1L154 & F1L150 & F1L156 & F1L152;

--F1L164 is position_velocity_interface_unit:inst18|Equal~2743
--operation mode is normal

F1L164 = F1L154 & F1L150 & F1L156 & F1L152;


--F1L140 is position_velocity_interface_unit:inst18|Equal~2719
--operation mode is normal

F1L140 = (!F1L76 & !F1L80 & !F1L78 & !F1L82) & CASCADE(F1L162);


--F1L142 is position_velocity_interface_unit:inst18|Equal~2720
--operation mode is normal

F1L142 = (!F1L86 & !F1L88 & !F1L84 & !F1L90) & CASCADE(F1L163);


--F1L148 is position_velocity_interface_unit:inst18|Equal~2723
--operation mode is normal

F1L148 = (!F1L122 & !F1L124 & !F1L120 & !F1L118) & CASCADE(F1L166);


--F1L146 is position_velocity_interface_unit:inst18|Equal~2722
--operation mode is normal

F1L146 = (!F1L110 & !F1L116 & !F1L112 & !F1L114) & CASCADE(F1L165);


--GC1L33 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~71
--operation mode is normal

GC1L33 = GC1_irq_mask[4] & !GC1_edge_capture[4] & (!GC1_edge_capture[3] # !GC1_irq_mask[3]) # !GC1_irq_mask[4] & (!GC1_edge_capture[3] # !GC1_irq_mask[3]);

--GC1L36 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~77
--operation mode is normal

GC1L36 = GC1_irq_mask[4] & !GC1_edge_capture[4] & (!GC1_edge_capture[3] # !GC1_irq_mask[3]) # !GC1_irq_mask[4] & (!GC1_edge_capture[3] # !GC1_irq_mask[3]);


--GC1L35 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~74
--operation mode is normal

GC1L35 = (GC1_irq_mask[0] & !GC1_edge_capture[0] & (!GC1_edge_capture[1] # !GC1_irq_mask[1]) # !GC1_irq_mask[0] & (!GC1_edge_capture[1] # !GC1_irq_mask[1])) & CASCADE(GC1L36);

--GC1L37 is dual_processor:inst|ls_int_input:the_ls_int_input|irq~78
--operation mode is normal

GC1L37 = (GC1_irq_mask[0] & !GC1_edge_capture[0] & (!GC1_edge_capture[1] # !GC1_irq_mask[1]) # !GC1_irq_mask[0] & (!GC1_edge_capture[1] # !GC1_irq_mask[1])) & CASCADE(GC1L36);


--XC1_period_l_register[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[4]
--operation mode is normal

XC1_period_l_register[4]_lut_out = !ZJ1_op_a[4];
XC1_period_l_register[4] = DFFE(XC1_period_l_register[4]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_force_reload is dual_processor:inst|one_ms_timer:the_one_ms_timer|force_reload
--operation mode is normal

XC1_force_reload_lut_out = VJ1_dc_address[3] & VC1L126 & YC1L2 & !VJ1_dc_address[4];
XC1_force_reload = DFFE(XC1_force_reload_lut_out, clk, K1_data_out, , );


--XC1L1 is dual_processor:inst|one_ms_timer:the_one_ms_timer|always0~0
--operation mode is normal

XC1L1 = XC1_counter_is_running # XC1_force_reload;


--XC1L2 is dual_processor:inst|one_ms_timer:the_one_ms_timer|always0~1
--operation mode is normal

XC1L2 = XC1L8 # XC1_force_reload;


--XC1_period_l_register[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[5]
--operation mode is normal

XC1_period_l_register[5]_lut_out = !ZJ1_op_a[5];
XC1_period_l_register[5] = DFFE(XC1_period_l_register[5]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[6]
--operation mode is normal

XC1_period_l_register[6]_lut_out = ZJ1_op_a[6];
XC1_period_l_register[6] = DFFE(XC1_period_l_register[6]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[7]
--operation mode is normal

XC1_period_l_register[7]_lut_out = ZJ1_op_a[7];
XC1_period_l_register[7] = DFFE(XC1_period_l_register[7]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[0]
--operation mode is normal

XC1_period_l_register[0]_lut_out = !ZJ1_op_a[0];
XC1_period_l_register[0] = DFFE(XC1_period_l_register[0]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[2]
--operation mode is normal

XC1_period_l_register[2]_lut_out = ZJ1_op_a[2];
XC1_period_l_register[2] = DFFE(XC1_period_l_register[2]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[15]
--operation mode is normal

XC1_period_l_register[15]_lut_out = !ZJ1_op_a[15];
XC1_period_l_register[15] = DFFE(XC1_period_l_register[15]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[12]
--operation mode is normal

XC1_period_l_register[12]_lut_out = ZJ1_op_a[12];
XC1_period_l_register[12] = DFFE(XC1_period_l_register[12]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[13]
--operation mode is normal

XC1_period_l_register[13]_lut_out = ZJ1_op_a[13];
XC1_period_l_register[13] = DFFE(XC1_period_l_register[13]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[14]
--operation mode is normal

XC1_period_l_register[14]_lut_out = ZJ1_op_a[14];
XC1_period_l_register[14] = DFFE(XC1_period_l_register[14]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[9]
--operation mode is normal

XC1_period_l_register[9]_lut_out = !ZJ1_op_a[9];
XC1_period_l_register[9] = DFFE(XC1_period_l_register[9]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_l_register[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_l_register[8]
--operation mode is normal

XC1_period_l_register[8]_lut_out = ZJ1_op_a[8];
XC1_period_l_register[8] = DFFE(XC1_period_l_register[8]_lut_out, clk, K1_data_out, , XC1_period_l_wr_strobe);


--XC1_period_h_register[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[4]
--operation mode is normal

XC1_period_h_register[4]_lut_out = ZJ1_op_a[4];
XC1_period_h_register[4] = DFFE(XC1_period_h_register[4]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[5]
--operation mode is normal

XC1_period_h_register[5]_lut_out = ZJ1_op_a[5];
XC1_period_h_register[5] = DFFE(XC1_period_h_register[5]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[6] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[6]
--operation mode is normal

XC1_period_h_register[6]_lut_out = ZJ1_op_a[6];
XC1_period_h_register[6] = DFFE(XC1_period_h_register[6]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[7]
--operation mode is normal

XC1_period_h_register[7]_lut_out = ZJ1_op_a[7];
XC1_period_h_register[7] = DFFE(XC1_period_h_register[7]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[0]
--operation mode is normal

XC1_period_h_register[0]_lut_out = ZJ1_op_a[0];
XC1_period_h_register[0] = DFFE(XC1_period_h_register[0]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[2]
--operation mode is normal

XC1_period_h_register[2]_lut_out = ZJ1_op_a[2];
XC1_period_h_register[2] = DFFE(XC1_period_h_register[2]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[12]
--operation mode is normal

XC1_period_h_register[12]_lut_out = ZJ1_op_a[12];
XC1_period_h_register[12] = DFFE(XC1_period_h_register[12]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[13]
--operation mode is normal

XC1_period_h_register[13]_lut_out = ZJ1_op_a[13];
XC1_period_h_register[13] = DFFE(XC1_period_h_register[13]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[14]
--operation mode is normal

XC1_period_h_register[14]_lut_out = ZJ1_op_a[14];
XC1_period_h_register[14] = DFFE(XC1_period_h_register[14]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[15] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[15]
--operation mode is normal

XC1_period_h_register[15]_lut_out = ZJ1_op_a[15];
XC1_period_h_register[15] = DFFE(XC1_period_h_register[15]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[8] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[8]
--operation mode is normal

XC1_period_h_register[8]_lut_out = ZJ1_op_a[8];
XC1_period_h_register[8] = DFFE(XC1_period_h_register[8]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--XC1_period_h_register[9] is dual_processor:inst|one_ms_timer:the_one_ms_timer|period_h_register[9]
--operation mode is normal

XC1_period_h_register[9]_lut_out = ZJ1_op_a[9];
XC1_period_h_register[9] = DFFE(XC1_period_h_register[9]_lut_out, clk, K1_data_out, , XC1_period_h_wr_strobe);


--RD1_period_l_register[4] is dual_processor:inst|timer2:the_timer2|period_l_register[4]
--operation mode is normal

RD1_period_l_register[4]_lut_out = !ZJ1_op_a[4];
RD1_period_l_register[4] = DFFE(RD1_period_l_register[4]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[5] is dual_processor:inst|timer2:the_timer2|period_l_register[5]
--operation mode is normal

RD1_period_l_register[5]_lut_out = !ZJ1_op_a[5];
RD1_period_l_register[5] = DFFE(RD1_period_l_register[5]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[6] is dual_processor:inst|timer2:the_timer2|period_l_register[6]
--operation mode is normal

RD1_period_l_register[6]_lut_out = ZJ1_op_a[6];
RD1_period_l_register[6] = DFFE(RD1_period_l_register[6]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[7] is dual_processor:inst|timer2:the_timer2|period_l_register[7]
--operation mode is normal

RD1_period_l_register[7]_lut_out = ZJ1_op_a[7];
RD1_period_l_register[7] = DFFE(RD1_period_l_register[7]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[0] is dual_processor:inst|timer2:the_timer2|period_l_register[0]
--operation mode is normal

RD1_period_l_register[0]_lut_out = !ZJ1_op_a[0];
RD1_period_l_register[0] = DFFE(RD1_period_l_register[0]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[15] is dual_processor:inst|timer2:the_timer2|period_l_register[15]
--operation mode is normal

RD1_period_l_register[15]_lut_out = !ZJ1_op_a[15];
RD1_period_l_register[15] = DFFE(RD1_period_l_register[15]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[12] is dual_processor:inst|timer2:the_timer2|period_l_register[12]
--operation mode is normal

RD1_period_l_register[12]_lut_out = ZJ1_op_a[12];
RD1_period_l_register[12] = DFFE(RD1_period_l_register[12]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[13] is dual_processor:inst|timer2:the_timer2|period_l_register[13]
--operation mode is normal

RD1_period_l_register[13]_lut_out = ZJ1_op_a[13];
RD1_period_l_register[13] = DFFE(RD1_period_l_register[13]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[14] is dual_processor:inst|timer2:the_timer2|period_l_register[14]
--operation mode is normal

RD1_period_l_register[14]_lut_out = ZJ1_op_a[14];
RD1_period_l_register[14] = DFFE(RD1_period_l_register[14]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[9] is dual_processor:inst|timer2:the_timer2|period_l_register[9]
--operation mode is normal

RD1_period_l_register[9]_lut_out = !ZJ1_op_a[9];
RD1_period_l_register[9] = DFFE(RD1_period_l_register[9]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[8] is dual_processor:inst|timer2:the_timer2|period_l_register[8]
--operation mode is normal

RD1_period_l_register[8]_lut_out = ZJ1_op_a[8];
RD1_period_l_register[8] = DFFE(RD1_period_l_register[8]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[10] is dual_processor:inst|timer2:the_timer2|period_l_register[10]
--operation mode is normal

RD1_period_l_register[10]_lut_out = ZJ1_op_a[10];
RD1_period_l_register[10] = DFFE(RD1_period_l_register[10]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_l_register[11] is dual_processor:inst|timer2:the_timer2|period_l_register[11]
--operation mode is normal

RD1_period_l_register[11]_lut_out = ZJ1_op_a[11];
RD1_period_l_register[11] = DFFE(RD1_period_l_register[11]_lut_out, clk, K1_data_out, , RD1_period_l_wr_strobe);


--RD1_period_h_register[4] is dual_processor:inst|timer2:the_timer2|period_h_register[4]
--operation mode is normal

RD1_period_h_register[4]_lut_out = ZJ1_op_a[4];
RD1_period_h_register[4] = DFFE(RD1_period_h_register[4]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[5] is dual_processor:inst|timer2:the_timer2|period_h_register[5]
--operation mode is normal

RD1_period_h_register[5]_lut_out = ZJ1_op_a[5];
RD1_period_h_register[5] = DFFE(RD1_period_h_register[5]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[6] is dual_processor:inst|timer2:the_timer2|period_h_register[6]
--operation mode is normal

RD1_period_h_register[6]_lut_out = ZJ1_op_a[6];
RD1_period_h_register[6] = DFFE(RD1_period_h_register[6]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[7] is dual_processor:inst|timer2:the_timer2|period_h_register[7]
--operation mode is normal

RD1_period_h_register[7]_lut_out = ZJ1_op_a[7];
RD1_period_h_register[7] = DFFE(RD1_period_h_register[7]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[0] is dual_processor:inst|timer2:the_timer2|period_h_register[0]
--operation mode is normal

RD1_period_h_register[0]_lut_out = ZJ1_op_a[0];
RD1_period_h_register[0] = DFFE(RD1_period_h_register[0]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[1] is dual_processor:inst|timer2:the_timer2|period_h_register[1]
--operation mode is normal

RD1_period_h_register[1]_lut_out = ZJ1_op_a[1];
RD1_period_h_register[1] = DFFE(RD1_period_h_register[1]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[12] is dual_processor:inst|timer2:the_timer2|period_h_register[12]
--operation mode is normal

RD1_period_h_register[12]_lut_out = ZJ1_op_a[12];
RD1_period_h_register[12] = DFFE(RD1_period_h_register[12]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[13] is dual_processor:inst|timer2:the_timer2|period_h_register[13]
--operation mode is normal

RD1_period_h_register[13]_lut_out = ZJ1_op_a[13];
RD1_period_h_register[13] = DFFE(RD1_period_h_register[13]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[14] is dual_processor:inst|timer2:the_timer2|period_h_register[14]
--operation mode is normal

RD1_period_h_register[14]_lut_out = ZJ1_op_a[14];
RD1_period_h_register[14] = DFFE(RD1_period_h_register[14]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[15] is dual_processor:inst|timer2:the_timer2|period_h_register[15]
--operation mode is normal

RD1_period_h_register[15]_lut_out = ZJ1_op_a[15];
RD1_period_h_register[15] = DFFE(RD1_period_h_register[15]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[8] is dual_processor:inst|timer2:the_timer2|period_h_register[8]
--operation mode is normal

RD1_period_h_register[8]_lut_out = ZJ1_op_a[8];
RD1_period_h_register[8] = DFFE(RD1_period_h_register[8]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[9] is dual_processor:inst|timer2:the_timer2|period_h_register[9]
--operation mode is normal

RD1_period_h_register[9]_lut_out = ZJ1_op_a[9];
RD1_period_h_register[9] = DFFE(RD1_period_h_register[9]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[10] is dual_processor:inst|timer2:the_timer2|period_h_register[10]
--operation mode is normal

RD1_period_h_register[10]_lut_out = ZJ1_op_a[10];
RD1_period_h_register[10] = DFFE(RD1_period_h_register[10]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--RD1_period_h_register[11] is dual_processor:inst|timer2:the_timer2|period_h_register[11]
--operation mode is normal

RD1_period_h_register[11]_lut_out = ZJ1_op_a[11];
RD1_period_h_register[11] = DFFE(RD1_period_h_register[11]_lut_out, clk, K1_data_out, , RD1_period_h_wr_strobe);


--Q1_force_reload is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|force_reload
--operation mode is normal

Q1_force_reload_lut_out = VJ1_dc_address[3] & Q1L66 & (!VJ1_dc_address[4]);
Q1_force_reload = DFFE(Q1_force_reload_lut_out, clk, K1_data_out, , );


--Q1L1 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|always0~0
--operation mode is normal

Q1L1 = XC1_counter_is_running # Q1_force_reload;


--Q1L2 is dual_processor:inst|WD_rst_timer:the_WD_rst_timer|always0~1
--operation mode is normal

Q1L2 = Q1_force_reload # Q1L7 & Q1L8 & Q1L9;


--MH1L10 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~93
--operation mode is arithmetic

MH1L10 = !MH1_d1_irqnumber[0] & !FJ1_IPRI_out_pre_mask[0];

--MH1L11 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_interrupt_control:the_enet_nios_interrupt_control|LessThan~95
--operation mode is arithmetic

MH1L11 = CARRY(!MH1_d1_irqnumber[0] & !FJ1_IPRI_out_pre_mask[0]);


--XB1_shift_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[7]
--operation mode is normal

XB1_shift_reg[7]_lut_out = XB1L175 & XB1_shift_reg[6] # !XB1L175 & (XB1L185);
XB1_shift_reg[7] = DFFE(XB1_shift_reg[7]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[8]
--operation mode is normal

XB1_tx_holding_reg[8]_lut_out = ZJ1_op_a[8];
XB1_tx_holding_reg[8] = DFFE(XB1_tx_holding_reg[8]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L183 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4001
--operation mode is normal

XB1L183 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[8] # !XB1_transmitting & (XB1_tx_holding_reg[8])) # !XB1_tx_holding_primed & XB1_shift_reg[8];


--CL1_sload_path[0] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

CL1_sload_path[0]_lut_out = !CL1_sload_path[0];
CL1_sload_path[0]_reg_input = !CL1_pre_sclr & CL1_sload_path[0]_lut_out;
CL1_sload_path[0] = DFFE(CL1_sload_path[0]_reg_input, clk, , , );

--CL1L3 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL1L3 = CARRY(CL1_sload_path[0]);


--CL1_sload_path[1] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is counter

CL1_sload_path[1]_lut_out = CL1_sload_path[1] $ (CL1L3);
CL1_sload_path[1]_reg_input = !CL1_pre_sclr & CL1_sload_path[1]_lut_out;
CL1_sload_path[1] = DFFE(CL1_sload_path[1]_reg_input, clk, , , );

--CL1L5 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is counter

CL1L5 = CARRY(!CL1L3 # !CL1_sload_path[1]);


--CL1_sload_path[2] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2]
--operation mode is counter

CL1_sload_path[2]_lut_out = CL1_sload_path[2] $ !CL1L5;
CL1_sload_path[2]_reg_input = !CL1_pre_sclr & CL1_sload_path[2]_lut_out;
CL1_sload_path[2] = DFFE(CL1_sload_path[2]_reg_input, clk, , , );

--CL1L7 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT
--operation mode is counter

CL1L7 = CARRY(CL1_sload_path[2] & !CL1L5);


--CL1_sload_path[3] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3]
--operation mode is counter

CL1_sload_path[3]_lut_out = CL1_sload_path[3] $ (CL1L7);
CL1_sload_path[3]_reg_input = !CL1_pre_sclr & CL1_sload_path[3]_lut_out;
CL1_sload_path[3] = DFFE(CL1_sload_path[3]_reg_input, clk, , , );

--CL1L9 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT
--operation mode is counter

CL1L9 = CARRY(!CL1L7 # !CL1_sload_path[3]);


--CL1_sload_path[4] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4]
--operation mode is counter

CL1_sload_path[4]_lut_out = CL1_sload_path[4] $ !CL1L9;
CL1_sload_path[4]_reg_input = !CL1_pre_sclr & CL1_sload_path[4]_lut_out;
CL1_sload_path[4] = DFFE(CL1_sload_path[4]_reg_input, clk, , , );

--CL1L11 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT
--operation mode is counter

CL1L11 = CARRY(CL1_sload_path[4] & !CL1L9);


--CL1_sload_path[6] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6]
--operation mode is counter

CL1_sload_path[6]_lut_out = CL1_sload_path[6] $ (!CL1L13);
CL1_sload_path[6]_reg_input = !CL1_pre_sclr & CL1_sload_path[6]_lut_out;
CL1_sload_path[6] = DFFE(CL1_sload_path[6]_reg_input, clk, , , );

--CL1L15 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT
--operation mode is counter

CL1L15 = CARRY(CL1_sload_path[6] & (!CL1L13));


--CL1_sload_path[5] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5]
--operation mode is counter

CL1_sload_path[5]_lut_out = CL1_sload_path[5] $ CL1L11;
CL1_sload_path[5]_reg_input = !CL1_pre_sclr & CL1_sload_path[5]_lut_out;
CL1_sload_path[5] = DFFE(CL1_sload_path[5]_reg_input, clk, , , );

--CL1L13 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT
--operation mode is counter

CL1L13 = CARRY(!CL1L11 # !CL1_sload_path[5]);


--CL1_sload_path[7] is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7]
--operation mode is counter

CL1_sload_path[7]_lut_out = CL1_sload_path[7] $ (CL1L15);
CL1_sload_path[7]_reg_input = !CL1_pre_sclr & CL1_sload_path[7]_lut_out;
CL1_sload_path[7] = DFFE(CL1_sload_path[7]_reg_input, clk, , , );

--CL1L17 is lvdt_interface:inst61|clk_divider:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT
--operation mode is counter

CL1L17 = CARRY(!CL1L15 # !CL1_sload_path[7]);


--AB1L54 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[12]~141
--operation mode is normal

AB1L54 = AB1L31 & HG1_op_a[12] # !AB1L31 & (DC1L37);


--T1L45 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[12]~141
--operation mode is normal

T1L45 = T1L24 & HG1_op_a[12] # !T1L24 & (DC1L37);


--EB1L72 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[28]~469
--operation mode is normal

EB1L72 = EB1L30 & HG1_op_a[12] # !EB1L30 & (ZJ1_op_a[28]);


--F1L868 is position_velocity_interface_unit:inst18|Mux~3784
--operation mode is normal

F1L868 = VJ1_dc_address[4] & (F1L864 & F1L866 # !F1L864 & (F1L858)) # !VJ1_dc_address[4] & (F1L864);


--E1L1045 is simple_pvu:inst13|data_output[31]~7792
--operation mode is normal

E1L1045 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[28] # !VJ1_dc_address[4] & (E1_VELOCITY[28]));


--HE26L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1130
--operation mode is arithmetic

HE26L30 = HE23L46 $ EE2_single_input_node[14] $ !HE26L25;

--HE26L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1132
--operation mode is arithmetic

HE26L31 = CARRY(HE23L46 & (EE2_single_input_node[14] # !HE26L25) # !HE23L46 & EE2_single_input_node[14] & !HE26L25);


--N1L72 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9744
--operation mode is arithmetic

N1L72 = N1_negate $ N1_q[28] $ !N1L57;

--N1L73 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9746
--operation mode is arithmetic

N1L73 = CARRY(!N1L57 & (N1_negate $ N1_q[28]));


--CC1_enet_nios_custom_instruction_master_result[28] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[28]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[28] = CC1L4 & (HE26L30 # N1L72 & !CC1L46) # !CC1L4 & (N1L72 & !CC1L46);


--D2_LATCHED_QUADRATURE_ERROR is quad_decoder:inst10|LATCHED_QUADRATURE_ERROR
--operation mode is normal

D2_LATCHED_QUADRATURE_ERROR_lut_out = D2L18 # D2_CNT[1] & D2_LATCHED_QUADRATURE_ERROR & D2L14;
D2_LATCHED_QUADRATURE_ERROR = DFFE(D2_LATCHED_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--E1L86 is simple_pvu:inst13|LATCHED_V_COUNT_Q1[31]~0
--operation mode is normal

E1L86 = !SC1_data_out[0] & E1_Q1_HAS_CHANGED;


--E1_Q1_HAS_CHANGED is simple_pvu:inst13|Q1_HAS_CHANGED
--operation mode is normal

E1_Q1_HAS_CHANGED_lut_out = D2_REQUEST_FOR_SP_Q1 & (E1_PREV_Q1);
E1_Q1_HAS_CHANGED = DFFE(E1_Q1_HAS_CHANGED_lut_out, clk, !SC1_data_out[0], , );


--E1_LATCHED_V_COUNT_Q1[31] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[31]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[31]_lut_out = !D2_UP_DN_INTERNAL;
E1_LATCHED_V_COUNT_Q1[31] = DFFE(E1_LATCHED_V_COUNT_Q1[31]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[31]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out = E1_LATCHED_V_COUNT_Q1[31];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L666 is simple_pvu:inst13|add~2546
--operation mode is arithmetic

E1L666 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ E1_LATCHED_V_COUNT_Q1[4] $ E1L659;

--E1L668 is simple_pvu:inst13|add~2548
--operation mode is arithmetic

E1L668 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & (!E1L659 # !E1_LATCHED_V_COUNT_Q1[4]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & !E1_LATCHED_V_COUNT_Q1[4] & !E1L659);


--E1L663 is simple_pvu:inst13|add~2542
--operation mode is arithmetic

E1L663 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ E1_LATCHED_V_COUNT_Q1[4] $ E1L656;

--E1L665 is simple_pvu:inst13|add~2544
--operation mode is arithmetic

E1L665 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & E1_LATCHED_V_COUNT_Q1[4] & !E1L656 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & (E1_LATCHED_V_COUNT_Q1[4] # !E1L656));


--E1_LAST_SP_WAS_Q1 is simple_pvu:inst13|LAST_SP_WAS_Q1
--operation mode is normal

E1_LAST_SP_WAS_Q1_lut_out = E1_Q1_HAS_CHANGED;
E1_LAST_SP_WAS_Q1 = DFFE(E1_LAST_SP_WAS_Q1_lut_out, clk, !SC1_data_out[0], , );


--E1_ENABLE_WAS_LOW is simple_pvu:inst13|ENABLE_WAS_LOW
--operation mode is normal

E1_ENABLE_WAS_LOW_lut_out = E1L10 & !E1L12 & !E1L14 # !E1L10 & (!E1_CNT[0]);
E1_ENABLE_WAS_LOW = DFFE(E1_ENABLE_WAS_LOW_lut_out, clk, !SC1_data_out[0], , );


--E1L16 is simple_pvu:inst13|ENABLE_VELOCITY_CTR~441
--operation mode is normal

E1L16 = E1L10 & (E1L14 # E1L12) # !E1L10 & (E1_CNT[0]);


--E1_POSITION_PRELOAD[4] is simple_pvu:inst13|POSITION_PRELOAD[4]
--operation mode is normal

E1_POSITION_PRELOAD[4]_lut_out = ZJ1_op_a[4];
E1_POSITION_PRELOAD[4] = DFFE(E1_POSITION_PRELOAD[4]_lut_out, clk, , , E1L347);


--E1L1057 is simple_pvu:inst13|process0~0
--operation mode is normal

E1L1057 = SC1_data_out[0] # SC1_data_out[4];


--E1L173Q is simple_pvu:inst13|POSITION_COUNT[4]~4803
--operation mode is normal

E1L173Q_lut_out = E1L171 $ (E1L669);
E1L173Q = DFFE(E1L173Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L171 is simple_pvu:inst13|POSITION_COUNT[4]~1653
--operation mode is normal

E1L171 = E1L1057 & E1_POSITION_PRELOAD[4] # !E1L1057 & (E1L171);


--RD1_counter_snapshot[20] is dual_processor:inst|timer2:the_timer2|counter_snapshot[20]
--operation mode is normal

RD1_counter_snapshot[20]_lut_out = RD1_internal_counter[20];
RD1_counter_snapshot[20] = DFFE(RD1_counter_snapshot[20]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L175 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1303
--operation mode is normal

RD1L175 = RD1_period_l_register[4] & (!RD1_counter_snapshot[20] # !XD1L3) # !RD1_period_l_register[4] & !XD1L5 & (!RD1_counter_snapshot[20] # !XD1L3);

--RD1L177 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1394
--operation mode is normal

RD1L177 = RD1_period_l_register[4] & (!RD1_counter_snapshot[20] # !XD1L3) # !RD1_period_l_register[4] & !XD1L5 & (!RD1_counter_snapshot[20] # !XD1L3);


--RD1_counter_snapshot[4] is dual_processor:inst|timer2:the_timer2|counter_snapshot[4]
--operation mode is normal

RD1_counter_snapshot[4]_lut_out = !RD1_internal_counter[4];
RD1_counter_snapshot[4] = DFFE(RD1_counter_snapshot[4]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L176 is dual_processor:inst|timer2:the_timer2|read_mux_out[4]~1363
--operation mode is normal

RD1L176 = (XD1L1 & !RD1_period_h_register[4] & (!RD1_counter_snapshot[4] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[4] # !XD1L6)) & CASCADE(RD1L177);


--XB1_endofpacketvalue_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[4]
--operation mode is normal

XB1_endofpacketvalue_reg[4]_lut_out = ZJ1_op_a[4];
XB1_endofpacketvalue_reg[4] = DFFE(XB1_endofpacketvalue_reg[4]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[4]
--operation mode is normal

XB1_spi_slave_select_reg[4]_lut_out = XB1_spi_slave_select_holding_reg[4];
XB1_spi_slave_select_reg[4] = DFFE(XB1_spi_slave_select_reg[4]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[4]
--operation mode is normal

XB1_rx_holding_reg[4]_lut_out = XB1_shift_reg[4];
XB1_rx_holding_reg[4] = DFFE(XB1_rx_holding_reg[4]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L75 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5302
--operation mode is normal

XB1L75 = XD1L3 & XB1_spi_slave_select_reg[4] # !XD1L3 & (XB1_rx_holding_reg[4]);


--XB1L76 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5303
--operation mode is normal

XB1L76 = XD1L4 & XB1_endofpacketvalue_reg[4] # !XD1L4 & (XB1L75);


--XB1L77 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[4]~5304
--operation mode is normal

XB1L77 = XD1L1 & XB1_iTOE_reg # !XD1L1 & (XB1L76);


--EB1L48 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[4]~470
--operation mode is normal

EB1L48 = EB1L30 & HG1_op_a[4] # !EB1L30 & (ZJ1_op_a[4]);


--DC1L456 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[4]~7794
--operation mode is normal

DC1L456 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[4] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[4]);


--DC1L457 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[4]~7795
--operation mode is normal

DC1L457 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L456);


--CE1_pp_carry_reg_node[2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[2]
--operation mode is arithmetic

CE1_pp_carry_reg_node[2]_lut_out = LJ1_true_regB[5] & (LJ1_true_regB[4] $ !DE1L10);
CE1_pp_carry_reg_node[2] = DFFE(CE1_pp_carry_reg_node[2]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[2]~COUT
--operation mode is arithmetic

DE1L11 = CARRY(LJ1_true_regB[5] & (LJ1_true_regB[4] # !DE1L10));


--CE1_partial_product_node[0][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][4]
--operation mode is normal

CE1_partial_product_node[0][4]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[4]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[3]);
CE1_partial_product_node[0][4] = DFFE(CE1_partial_product_node[0][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][0]
--operation mode is normal

CE1_partial_product_node[2][0]_lut_out = KJ1_true_regA[0] $ !DE1L31 # !DE1L18;
CE1_partial_product_node[2][0] = DFFE(CE1_partial_product_node[2][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][2]
--operation mode is normal

CE1_partial_product_node[1][2]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[2]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[1]);
CE1_partial_product_node[1][2] = DFFE(CE1_partial_product_node[1][2]_lut_out, clk, K1_data_out, , JH1L8);


--N1L74 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9748
--operation mode is arithmetic

N1L74 = N1L59 $ (KJ1L53 & KJ1L78);

--N1L75 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9750
--operation mode is arithmetic

N1L75 = CARRY(!N1L59 & (!KJ1L78 # !KJ1L53));


--N1L76 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9752
--operation mode is normal

N1L76 = KJ1_true_regA[31] & N1L74 # !KJ1_true_regA[31] & (KJ1_true_regA[4]);


--EB1L52 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[8]~471
--operation mode is normal

EB1L52 = EB1L30 & HG1_op_a[8] # !EB1L30 & (ZJ1_op_a[8]);


--FB1_iE_reg is dual_processor:inst|adc_spi:the_adc_spi|iE_reg
--operation mode is normal

FB1_iE_reg_lut_out = HG1_op_a[8];
FB1_iE_reg = DFFE(FB1_iE_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[8]
--operation mode is normal

FB1_endofpacketvalue_reg[8]_lut_out = HG1_op_a[8];
FB1_endofpacketvalue_reg[8] = DFFE(FB1_endofpacketvalue_reg[8]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[8]
--operation mode is normal

FB1_spi_slave_select_reg[8]_lut_out = FB1_spi_slave_select_holding_reg[8];
FB1_spi_slave_select_reg[8] = DFFE(FB1_spi_slave_select_reg[8]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[8]
--operation mode is normal

FB1_rx_holding_reg[8]_lut_out = FB1_shift_reg[8];
FB1_rx_holding_reg[8] = DFFE(FB1_rx_holding_reg[8]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L125 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8121
--operation mode is normal

FB1L125 = FB1L31 & FB1_spi_slave_select_reg[8] # !FB1L31 & (FB1_rx_holding_reg[8]);


--FB1L126 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8122
--operation mode is normal

FB1L126 = FB1L32 & FB1_endofpacketvalue_reg[8] # !FB1L32 & (FB1L125);


--FB1L127 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[8]~8123
--operation mode is normal

FB1L127 = FB1L33 & FB1_iE_reg # !FB1L33 & (FB1L126);


--FB1_TOE is dual_processor:inst|adc_spi:the_adc_spi|TOE
--operation mode is normal

FB1_TOE_lut_out = !FB1_status_wr_strobe & (FB1_TOE # FB1_data_wr_strobe & FB1L238);
FB1_TOE = DFFE(FB1_TOE_lut_out, clk, K1_data_out, , );


--FB1_shift_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[0]
--operation mode is normal

FB1_shift_reg[0]_lut_out = FB1L176 & inst16 # !FB1L176 & (FB1L185);
FB1_shift_reg[0] = DFFE(FB1_shift_reg[0]_lut_out, clk, K1_data_out, , );


--EB1L50 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[6]~472
--operation mode is normal

EB1L50 = EB1L30 & HG1_op_a[6] # !EB1L30 & (ZJ1_op_a[6]);


--FB1_iTRDY_reg is dual_processor:inst|adc_spi:the_adc_spi|iTRDY_reg
--operation mode is normal

FB1_iTRDY_reg_lut_out = HG1_op_a[6];
FB1_iTRDY_reg = DFFE(FB1_iTRDY_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[6]
--operation mode is normal

FB1_endofpacketvalue_reg[6]_lut_out = HG1_op_a[6];
FB1_endofpacketvalue_reg[6] = DFFE(FB1_endofpacketvalue_reg[6]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[6]
--operation mode is normal

FB1_spi_slave_select_reg[6]_lut_out = FB1_spi_slave_select_holding_reg[6];
FB1_spi_slave_select_reg[6] = DFFE(FB1_spi_slave_select_reg[6]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[6]
--operation mode is normal

FB1_rx_holding_reg[6]_lut_out = FB1_shift_reg[6];
FB1_rx_holding_reg[6] = DFFE(FB1_rx_holding_reg[6]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L119 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8125
--operation mode is normal

FB1L119 = FB1L31 & FB1_spi_slave_select_reg[6] # !FB1L31 & (FB1_rx_holding_reg[6]);


--FB1L120 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8126
--operation mode is normal

FB1L120 = FB1L32 & FB1_endofpacketvalue_reg[6] # !FB1L32 & (FB1L119);


--FB1L121 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[6]~8127
--operation mode is normal

FB1L121 = FB1L33 & FB1_iTRDY_reg # !FB1L33 & (FB1L120);


--FB1_iTOE_reg is dual_processor:inst|adc_spi:the_adc_spi|iTOE_reg
--operation mode is normal

FB1_iTOE_reg_lut_out = HG1_op_a[4];
FB1_iTOE_reg = DFFE(FB1_iTOE_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[4]
--operation mode is normal

FB1_endofpacketvalue_reg[4]_lut_out = HG1_op_a[4];
FB1_endofpacketvalue_reg[4] = DFFE(FB1_endofpacketvalue_reg[4]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[4]
--operation mode is normal

FB1_spi_slave_select_reg[4]_lut_out = FB1_spi_slave_select_holding_reg[4];
FB1_spi_slave_select_reg[4] = DFFE(FB1_spi_slave_select_reg[4]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[4]
--operation mode is normal

FB1_rx_holding_reg[4]_lut_out = FB1_shift_reg[4];
FB1_rx_holding_reg[4] = DFFE(FB1_rx_holding_reg[4]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L113 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8129
--operation mode is normal

FB1L113 = FB1L31 & FB1_spi_slave_select_reg[4] # !FB1L31 & (FB1_rx_holding_reg[4]);


--FB1L114 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8130
--operation mode is normal

FB1L114 = FB1L32 & FB1_endofpacketvalue_reg[4] # !FB1L32 & (FB1L113);


--FB1L115 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[4]~8131
--operation mode is normal

FB1L115 = FB1L33 & FB1_iTOE_reg # !FB1L33 & (FB1L114);


--EB1L49 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[5]~473
--operation mode is normal

EB1L49 = EB1L30 & HG1_op_a[5] # !EB1L30 & (ZJ1_op_a[5]);


--FB1L116 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8133
--operation mode is normal

FB1L116 = !FB1_transmitting & !FB1_tx_holding_primed;


--FB1_endofpacketvalue_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[5]
--operation mode is normal

FB1_endofpacketvalue_reg[5]_lut_out = HG1_op_a[5];
FB1_endofpacketvalue_reg[5] = DFFE(FB1_endofpacketvalue_reg[5]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[5]
--operation mode is normal

FB1_spi_slave_select_reg[5]_lut_out = FB1_spi_slave_select_holding_reg[5];
FB1_spi_slave_select_reg[5] = DFFE(FB1_spi_slave_select_reg[5]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[5]
--operation mode is normal

FB1_rx_holding_reg[5]_lut_out = FB1_shift_reg[5];
FB1_rx_holding_reg[5] = DFFE(FB1_rx_holding_reg[5]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L117 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8134
--operation mode is normal

FB1L117 = FB1L31 & FB1_spi_slave_select_reg[5] # !FB1L31 & (FB1_rx_holding_reg[5]);


--FB1L118 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[5]~8135
--operation mode is normal

FB1L118 = FB1L32 & FB1_endofpacketvalue_reg[5] # !FB1L32 & (FB1L117);


--EB1L74 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[30]~474
--operation mode is normal

EB1L74 = EB1L30 & HG1_op_a[14] # !EB1L30 & (ZJ1_op_a[30]);


--EB1L58 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[14]~475
--operation mode is normal

EB1L58 = EB1L30 & HG1_op_a[14] # !EB1L30 & (ZJ1_op_a[14]);


--T1L47 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[14]~142
--operation mode is normal

T1L47 = T1L24 & HG1_op_a[14] # !T1L24 & (DC1L39);


--AB1L56 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[14]~142
--operation mode is normal

AB1L56 = AB1L31 & HG1_op_a[14] # !AB1L31 & (DC1L39);


--FB1_endofpacketvalue_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[14]
--operation mode is normal

FB1_endofpacketvalue_reg[14]_lut_out = HG1_op_a[14];
FB1_endofpacketvalue_reg[14] = DFFE(FB1_endofpacketvalue_reg[14]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[14]
--operation mode is normal

FB1_spi_slave_select_reg[14]_lut_out = FB1_spi_slave_select_holding_reg[14];
FB1_spi_slave_select_reg[14] = DFFE(FB1_spi_slave_select_reg[14]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[14]
--operation mode is normal

FB1_rx_holding_reg[14]_lut_out = FB1_shift_reg[14];
FB1_rx_holding_reg[14] = DFFE(FB1_rx_holding_reg[14]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L136 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[14]~8137
--operation mode is normal

FB1L136 = FB1L31 & FB1_spi_slave_select_reg[14] # !FB1L31 & (FB1_rx_holding_reg[14]);


--FB1_endofpacketvalue_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[11]
--operation mode is normal

FB1_endofpacketvalue_reg[11]_lut_out = HG1_op_a[11];
FB1_endofpacketvalue_reg[11] = DFFE(FB1_endofpacketvalue_reg[11]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[11]
--operation mode is normal

FB1_spi_slave_select_reg[11]_lut_out = FB1_spi_slave_select_holding_reg[11];
FB1_spi_slave_select_reg[11] = DFFE(FB1_spi_slave_select_reg[11]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[11]
--operation mode is normal

FB1_rx_holding_reg[11]_lut_out = FB1_shift_reg[11];
FB1_rx_holding_reg[11] = DFFE(FB1_rx_holding_reg[11]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L133 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[11]~8139
--operation mode is normal

FB1L133 = FB1L31 & FB1_spi_slave_select_reg[11] # !FB1L31 & (FB1_rx_holding_reg[11]);


--EB1L56 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[12]~476
--operation mode is normal

EB1L56 = EB1L30 & HG1_op_a[12] # !EB1L30 & (ZJ1_op_a[12]);


--FB1_endofpacketvalue_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[12]
--operation mode is normal

FB1_endofpacketvalue_reg[12]_lut_out = HG1_op_a[12];
FB1_endofpacketvalue_reg[12] = DFFE(FB1_endofpacketvalue_reg[12]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[12]
--operation mode is normal

FB1_spi_slave_select_reg[12]_lut_out = FB1_spi_slave_select_holding_reg[12];
FB1_spi_slave_select_reg[12] = DFFE(FB1_spi_slave_select_reg[12]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[12]
--operation mode is normal

FB1_rx_holding_reg[12]_lut_out = FB1_shift_reg[12];
FB1_rx_holding_reg[12] = DFFE(FB1_rx_holding_reg[12]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L134 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[12]~8141
--operation mode is normal

FB1L134 = FB1L31 & FB1_spi_slave_select_reg[12] # !FB1L31 & (FB1_rx_holding_reg[12]);


--EB1L73 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[29]~477
--operation mode is normal

EB1L73 = EB1L30 & HG1_op_a[13] # !EB1L30 & (ZJ1_op_a[29]);


--EB1L57 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[13]~478
--operation mode is normal

EB1L57 = EB1L30 & HG1_op_a[13] # !EB1L30 & (ZJ1_op_a[13]);


--T1L46 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_writedata[13]~143
--operation mode is normal

T1L46 = T1L24 & HG1_op_a[13] # !T1L24 & (DC1L38);


--AB1L55 is dual_processor:inst|ad_result_ram_s1_arbitrator:the_ad_result_ram_s1|ad_result_ram_s1_writedata[13]~143
--operation mode is normal

AB1L55 = AB1L31 & HG1_op_a[13] # !AB1L31 & (DC1L38);


--FB1_endofpacketvalue_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[13]
--operation mode is normal

FB1_endofpacketvalue_reg[13]_lut_out = HG1_op_a[13];
FB1_endofpacketvalue_reg[13] = DFFE(FB1_endofpacketvalue_reg[13]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[13]
--operation mode is normal

FB1_spi_slave_select_reg[13]_lut_out = FB1_spi_slave_select_holding_reg[13];
FB1_spi_slave_select_reg[13] = DFFE(FB1_spi_slave_select_reg[13]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[13]
--operation mode is normal

FB1_rx_holding_reg[13]_lut_out = FB1_shift_reg[13];
FB1_rx_holding_reg[13] = DFFE(FB1_rx_holding_reg[13]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L135 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[13]~8143
--operation mode is normal

FB1L135 = FB1L31 & FB1_spi_slave_select_reg[13] # !FB1L31 & (FB1_rx_holding_reg[13]);


--EB1L53 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_writedata[9]~479
--operation mode is normal

EB1L53 = EB1L30 & HG1_op_a[9] # !EB1L30 & (ZJ1_op_a[9]);


--FB1_EOP is dual_processor:inst|adc_spi:the_adc_spi|EOP
--operation mode is normal

FB1_EOP_lut_out = !FB1_status_wr_strobe & (FB1_EOP # FB1L3 # FB1L9);
FB1_EOP = DFFE(FB1_EOP_lut_out, clk, K1_data_out, , );


--FB1_iEOP_reg is dual_processor:inst|adc_spi:the_adc_spi|iEOP_reg
--operation mode is normal

FB1_iEOP_reg_lut_out = HG1_op_a[9];
FB1_iEOP_reg = DFFE(FB1_iEOP_reg_lut_out, clk, K1_data_out, , FB1_control_wr_strobe);


--FB1_endofpacketvalue_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|endofpacketvalue_reg[9]
--operation mode is normal

FB1_endofpacketvalue_reg[9]_lut_out = HG1_op_a[9];
FB1_endofpacketvalue_reg[9] = DFFE(FB1_endofpacketvalue_reg[9]_lut_out, clk, K1_data_out, , FB1_endofpacketvalue_wr_strobe);


--FB1_spi_slave_select_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_reg[9]
--operation mode is normal

FB1_spi_slave_select_reg[9]_lut_out = FB1_spi_slave_select_holding_reg[9];
FB1_spi_slave_select_reg[9] = DFFE(FB1_spi_slave_select_reg[9]_lut_out, clk, K1_data_out, , FB1L55);


--FB1_rx_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|rx_holding_reg[9]
--operation mode is normal

FB1_rx_holding_reg[9]_lut_out = FB1_shift_reg[9];
FB1_rx_holding_reg[9] = DFFE(FB1_rx_holding_reg[9]_lut_out, clk, K1_data_out, , FB1L236);


--FB1L128 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8145
--operation mode is normal

FB1L128 = FB1L31 & FB1_spi_slave_select_reg[9] # !FB1L31 & (FB1_rx_holding_reg[9]);


--FB1L129 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8146
--operation mode is normal

FB1L129 = FB1L32 & FB1_endofpacketvalue_reg[9] # !FB1L32 & (FB1L128);


--FB1L130 is dual_processor:inst|adc_spi:the_adc_spi|p1_data_to_cpu[9]~8147
--operation mode is normal

FB1L130 = FB1L33 & FB1_iEOP_reg # !FB1L33 & (FB1L129);


--FB1_spi_slave_select_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[1]
--operation mode is normal

FB1_spi_slave_select_holding_reg[1]_lut_out = HG1_op_a[1];
FB1_spi_slave_select_holding_reg[1] = DFFE(FB1_spi_slave_select_holding_reg[1]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_shift_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[1]
--operation mode is normal

FB1_shift_reg[1]_lut_out = FB1L176 & FB1_shift_reg[0] # !FB1L176 & (FB1L186);
FB1_shift_reg[1] = DFFE(FB1_shift_reg[1]_lut_out, clk, K1_data_out, , );


--ME5_q[7] is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|q[7]
ME5_q[7]_data_in = ~GND;
ME5_q[7]_clock_1 = clk;
ME5_q[7]_clock_enable_1 = CF1L1;
ME5_q[7]_write_address = WR_ADDR(~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
ME5_q[7]_read_address = RD_ADDR(EG1L2, EG1L3, ME5L23, ME5L24, ME5L25, EG1_decoder_rom_address[5], EG1L14);
ME5_q[7] = MEMORY_SEGMENT(ME5_q[7]_data_in, GND, GND, ME5_q[7]_clock_1, , , , ME5_q[7]_clock_enable_1, VCC, ME5_q[7]_write_address, ME5_q[7]_read_address);


--FB1_spi_slave_select_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[2]
--operation mode is normal

FB1_spi_slave_select_holding_reg[2]_lut_out = HG1_op_a[2];
FB1_spi_slave_select_holding_reg[2] = DFFE(FB1_spi_slave_select_holding_reg[2]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_shift_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[2]
--operation mode is normal

FB1_shift_reg[2]_lut_out = FB1L176 & FB1_shift_reg[1] # !FB1L176 & (FB1L187);
FB1_shift_reg[2] = DFFE(FB1_shift_reg[2]_lut_out, clk, K1_data_out, , );


--FB1_status_wr_strobe is dual_processor:inst|adc_spi:the_adc_spi|status_wr_strobe
--operation mode is normal

FB1_status_wr_strobe = FB1_wr_strobe & DG1_dc_address[2] & !DG1_dc_address[1] & !DG1_dc_address[3];


--FB1_spi_slave_select_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[3]
--operation mode is normal

FB1_spi_slave_select_holding_reg[3]_lut_out = HG1_op_a[3];
FB1_spi_slave_select_holding_reg[3] = DFFE(FB1_spi_slave_select_holding_reg[3]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_shift_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[3]
--operation mode is normal

FB1_shift_reg[3]_lut_out = FB1L176 & FB1_shift_reg[2] # !FB1L176 & (FB1L188);
FB1_shift_reg[3] = DFFE(FB1_shift_reg[3]_lut_out, clk, K1_data_out, , );


--CL4_sload_path[1] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[1]
--operation mode is arithmetic

CL4_sload_path[1]_lut_out = CL4_sload_path[1] $ CL4L3;
CL4_sload_path[1] = DFFE(CL4_sload_path[1]_lut_out, clk, !SC1_data_out[0], , );

--CL4L5 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT
--operation mode is arithmetic

CL4L5 = CARRY(CL4_sload_path[1] # !CL4L3);


--UK1_dffs[2] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[2]
--operation mode is normal

UK1_dffs[2]_lut_out = !WG4_q[2];
UK1_dffs[2] = DFFE(UK1_dffs[2]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--UK1L5 is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[1]~30
--operation mode is normal

UK1L5 = !UK1_dffs[1];


--CL5_counter_cell[0] is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[0]
--operation mode is qfbk_counter

CL5_counter_cell[0]_lut_out = !CL5_counter_cell[0];
CL5_counter_cell[0]_sload_eqn = (CL4L14 & UK1_dffs[0]) # (!CL4L14 & CL5_counter_cell[0]_lut_out);
CL5_counter_cell[0] = DFFE(CL5_counter_cell[0]_sload_eqn, clk, !SC1_data_out[0], , );

--CL5L3 is lvdt_interface:inst61|pwm1:inst|lpm_counter:pwm|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL5L3 = CARRY(!CL5_counter_cell[0]);


--F1L880 is position_velocity_interface_unit:inst18|Mux~3790
--operation mode is normal

F1L880 = VJ1_dc_address[5] & (F1L876 & (F1L878) # !F1L876 & F1L872) # !VJ1_dc_address[5] & (F1L876);


--E1L1047 is simple_pvu:inst13|data_output[31]~7794
--operation mode is normal

E1L1047 = VJ1_dc_address[5] & (VJ1_dc_address[4] & E1_VELOCITY_COUNT[29] # !VJ1_dc_address[4] & (E1_VELOCITY[29]));


--HE26L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1134
--operation mode is arithmetic

HE26L32 = HE23L48 $ EE2_single_input_node[15] $ HE26L31;

--HE26L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1136
--operation mode is arithmetic

HE26L33 = CARRY(HE23L48 & !EE2_single_input_node[15] & !HE26L31 # !HE23L48 & (!HE26L31 # !EE2_single_input_node[15]));


--N1L77 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9754
--operation mode is arithmetic

N1L77 = N1_negate $ N1_q[29] $ N1L73;

--N1L78 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9756
--operation mode is arithmetic

N1L78 = CARRY(N1_negate $ !N1_q[29] # !N1L73);


--CC1_enet_nios_custom_instruction_master_result[29] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[29]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[29] = CC1L4 & (HE26L32 # N1L77 & !CC1L46) # !CC1L4 & (N1L77 & !CC1L46);


--E1L347 is simple_pvu:inst13|POSITION_PRELOAD[23]~1852
--operation mode is normal

E1L347 = !VJ1_dc_address[2] & !ED1L3 & !SC1_data_out[0] & E1L343;


--E1L586 is simple_pvu:inst13|VELOCITY~5125
--operation mode is normal

E1L586 = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[31] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1L675 is simple_pvu:inst13|add~2558
--operation mode is arithmetic

E1L675 = E1_LATCHED_V_COUNT_Q1[5] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ !E1L668;

--E1L677 is simple_pvu:inst13|add~2560
--operation mode is arithmetic

E1L677 = CARRY(E1_LATCHED_V_COUNT_Q1[5] & (!E1L668 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]) # !E1_LATCHED_V_COUNT_Q1[5] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & !E1L668);


--E1L672 is simple_pvu:inst13|add~2554
--operation mode is arithmetic

E1L672 = E1_LATCHED_V_COUNT_Q1[5] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ !E1L665;

--E1L674 is simple_pvu:inst13|add~2556
--operation mode is arithmetic

E1L674 = CARRY(E1_LATCHED_V_COUNT_Q1[5] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & !E1L665 # !E1_LATCHED_V_COUNT_Q1[5] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] # !E1L665));


--E1L1059 is simple_pvu:inst13|process5~3
--operation mode is normal

E1L1059 = E1_LATCHED_V_COUNT_Q1[31] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--E1L179Q is simple_pvu:inst13|POSITION_COUNT[5]~4805
--operation mode is normal

E1L179Q_lut_out = E1L177 $ (E1L678);
E1L179Q = DFFE(E1L179Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L177 is simple_pvu:inst13|POSITION_COUNT[5]~1665
--operation mode is normal

E1L177 = E1L1057 & E1_POSITION_PRELOAD[5] # !E1L1057 & (E1L177);


--RD1_counter_snapshot[21] is dual_processor:inst|timer2:the_timer2|counter_snapshot[21]
--operation mode is normal

RD1_counter_snapshot[21]_lut_out = RD1_internal_counter[21];
RD1_counter_snapshot[21] = DFFE(RD1_counter_snapshot[21]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L178 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1305
--operation mode is normal

RD1L178 = RD1_period_l_register[5] & (!RD1_counter_snapshot[21] # !XD1L3) # !RD1_period_l_register[5] & !XD1L5 & (!RD1_counter_snapshot[21] # !XD1L3);

--RD1L180 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1395
--operation mode is normal

RD1L180 = RD1_period_l_register[5] & (!RD1_counter_snapshot[21] # !XD1L3) # !RD1_period_l_register[5] & !XD1L5 & (!RD1_counter_snapshot[21] # !XD1L3);


--RD1_counter_snapshot[5] is dual_processor:inst|timer2:the_timer2|counter_snapshot[5]
--operation mode is normal

RD1_counter_snapshot[5]_lut_out = !RD1_internal_counter[5];
RD1_counter_snapshot[5] = DFFE(RD1_counter_snapshot[5]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L179 is dual_processor:inst|timer2:the_timer2|read_mux_out[5]~1364
--operation mode is normal

RD1L179 = (XD1L1 & !RD1_period_h_register[5] & (!RD1_counter_snapshot[5] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[5] # !XD1L6)) & CASCADE(RD1L180);


--XB1_endofpacketvalue_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[5]
--operation mode is normal

XB1_endofpacketvalue_reg[5]_lut_out = ZJ1_op_a[5];
XB1_endofpacketvalue_reg[5] = DFFE(XB1_endofpacketvalue_reg[5]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[5]
--operation mode is normal

XB1_spi_slave_select_reg[5]_lut_out = XB1_spi_slave_select_holding_reg[5];
XB1_spi_slave_select_reg[5] = DFFE(XB1_spi_slave_select_reg[5]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[5]
--operation mode is normal

XB1_rx_holding_reg[5]_lut_out = XB1_shift_reg[5];
XB1_rx_holding_reg[5] = DFFE(XB1_rx_holding_reg[5]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L131 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[5]~2872
--operation mode is normal

XB1L131 = XD1L3 & XB1_spi_slave_select_reg[5] # !XD1L3 & (XB1_rx_holding_reg[5]);


--XB1L132 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[5]~2873
--operation mode is normal

XB1L132 = XB1L66 & (XD1L4 & XB1_endofpacketvalue_reg[5] # !XD1L4 & (XB1L131));


--DC1L458 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[5]~7797
--operation mode is normal

DC1L458 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[5] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[5]);


--DC1L459 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[5]~7798
--operation mode is normal

DC1L459 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L458);


--TK2_WS2 is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|WS2
--operation mode is normal

TK2_WS2_lut_out = TK2_WS1W & !VJ1_dc_address[5] & VJ1_dc_address[2] & F1L179;
TK2_WS2 = DFFE(TK2_WS2_lut_out, clk, , , );


--F1L181 is position_velocity_interface_unit:inst18|GP_POS_CAM2_WR_ENBL~10
--operation mode is normal

F1L181 = F1L464 & !VJ1_dc_address[5] & VJ1_dc_address[2] & F1L466;


--TK2_pattern_reg_node[0] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[0]
--operation mode is normal

TK2_pattern_reg_node[0]_lut_out = F1L181 & ZJ1_op_a[0] # !F1L181 & (F1L948);
TK2_pattern_reg_node[0] = DFFE(TK2_pattern_reg_node[0]_lut_out, clk, , , );


--TK2_pattern_reg_node[1] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[1]
--operation mode is normal

TK2_pattern_reg_node[1]_lut_out = F1L181 & (ZJ1_op_a[1]) # !F1L181 & F1L960;
TK2_pattern_reg_node[1] = DFFE(TK2_pattern_reg_node[1]_lut_out, clk, , , );


--TK2_pattern_reg_node[2] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[2]
--operation mode is normal

TK2_pattern_reg_node[2]_lut_out = F1L181 & ZJ1_op_a[2] # !F1L181 & (F1L972);
TK2_pattern_reg_node[2] = DFFE(TK2_pattern_reg_node[2]_lut_out, clk, , , );


--TK2_pattern_reg_node[3] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[3]
--operation mode is normal

TK2_pattern_reg_node[3]_lut_out = F1L181 & ZJ1_op_a[3] # !F1L181 & (F1L980);
TK2_pattern_reg_node[3] = DFFE(TK2_pattern_reg_node[3]_lut_out, clk, , , );


--TK2_pattern_reg_node[4] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[4]
--operation mode is normal

TK2_pattern_reg_node[4]_lut_out = F1L181 & ZJ1_op_a[4] # !F1L181 & (F1L988);
TK2_pattern_reg_node[4] = DFFE(TK2_pattern_reg_node[4]_lut_out, clk, , , );


--TK2_pattern_reg_node[5] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[5]
--operation mode is normal

TK2_pattern_reg_node[5]_lut_out = F1L181 & ZJ1_op_a[5] # !F1L181 & (F1L996);
TK2_pattern_reg_node[5] = DFFE(TK2_pattern_reg_node[5]_lut_out, clk, , , );


--TK2_pattern_reg_node[6] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[6]
--operation mode is normal

TK2_pattern_reg_node[6]_lut_out = F1L181 & ZJ1_op_a[6] # !F1L181 & (F1L1004);
TK2_pattern_reg_node[6] = DFFE(TK2_pattern_reg_node[6]_lut_out, clk, , , );


--TK2_pattern_reg_node[7] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[7]
--operation mode is normal

TK2_pattern_reg_node[7]_lut_out = F1L181 & ZJ1_op_a[7] # !F1L181 & (F1L1012);
TK2_pattern_reg_node[7] = DFFE(TK2_pattern_reg_node[7]_lut_out, clk, , , );


--TK2_pattern_reg_node[8] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[8]
--operation mode is normal

TK2_pattern_reg_node[8]_lut_out = F1L181 & ZJ1_op_a[8] # !F1L181 & (F1L1020);
TK2_pattern_reg_node[8] = DFFE(TK2_pattern_reg_node[8]_lut_out, clk, , , );


--TK2_pattern_reg_node[9] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[9]
--operation mode is normal

TK2_pattern_reg_node[9]_lut_out = F1L181 & ZJ1_op_a[9] # !F1L181 & (F1L1028);
TK2_pattern_reg_node[9] = DFFE(TK2_pattern_reg_node[9]_lut_out, clk, , , );


--TK2_pattern_reg_node[10] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[10]
--operation mode is normal

TK2_pattern_reg_node[10]_lut_out = F1L181 & ZJ1_op_a[10] # !F1L181 & (F1L1036);
TK2_pattern_reg_node[10] = DFFE(TK2_pattern_reg_node[10]_lut_out, clk, , , );


--TK2_pattern_reg_node[11] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[11]
--operation mode is normal

TK2_pattern_reg_node[11]_lut_out = F1L181 & ZJ1_op_a[11] # !F1L181 & (F1L1044);
TK2_pattern_reg_node[11] = DFFE(TK2_pattern_reg_node[11]_lut_out, clk, , , );


--TK2_pattern_reg_node[12] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[12]
--operation mode is normal

TK2_pattern_reg_node[12]_lut_out = F1L181 & ZJ1_op_a[12] # !F1L181 & (F1L1052);
TK2_pattern_reg_node[12] = DFFE(TK2_pattern_reg_node[12]_lut_out, clk, , , );


--TK2_pattern_reg_node[13] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[13]
--operation mode is normal

TK2_pattern_reg_node[13]_lut_out = F1L181 & (ZJ1_op_a[13]) # !F1L181 & F1L1060;
TK2_pattern_reg_node[13] = DFFE(TK2_pattern_reg_node[13]_lut_out, clk, , , );


--TK2_pattern_reg_node[14] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[14]
--operation mode is normal

TK2_pattern_reg_node[14]_lut_out = F1L181 & ZJ1_op_a[14] # !F1L181 & (F1L1068);
TK2_pattern_reg_node[14] = DFFE(TK2_pattern_reg_node[14]_lut_out, clk, , , );


--TK2_pattern_reg_node[15] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[15]
--operation mode is normal

TK2_pattern_reg_node[15]_lut_out = F1L181 & ZJ1_op_a[15] # !F1L181 & (F1L1076);
TK2_pattern_reg_node[15] = DFFE(TK2_pattern_reg_node[15]_lut_out, clk, , , );


--TK2_pattern_reg_node[16] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[16]
--operation mode is normal

TK2_pattern_reg_node[16]_lut_out = F1L181 & ZJ1_op_a[16] # !F1L181 & (F1L1084);
TK2_pattern_reg_node[16] = DFFE(TK2_pattern_reg_node[16]_lut_out, clk, , , );


--TK2_pattern_reg_node[17] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[17]
--operation mode is normal

TK2_pattern_reg_node[17]_lut_out = F1L181 & ZJ1_op_a[17] # !F1L181 & (F1L1092);
TK2_pattern_reg_node[17] = DFFE(TK2_pattern_reg_node[17]_lut_out, clk, , , );


--TK2_pattern_reg_node[18] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[18]
--operation mode is normal

TK2_pattern_reg_node[18]_lut_out = F1L181 & ZJ1_op_a[18] # !F1L181 & (F1L1100);
TK2_pattern_reg_node[18] = DFFE(TK2_pattern_reg_node[18]_lut_out, clk, , , );


--TK2_pattern_reg_node[19] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[19]
--operation mode is normal

TK2_pattern_reg_node[19]_lut_out = F1L181 & ZJ1_op_a[19] # !F1L181 & (F1L1108);
TK2_pattern_reg_node[19] = DFFE(TK2_pattern_reg_node[19]_lut_out, clk, , , );


--TK2_pattern_reg_node[20] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[20]
--operation mode is normal

TK2_pattern_reg_node[20]_lut_out = F1L181 & ZJ1_op_a[20] # !F1L181 & (F1L1116);
TK2_pattern_reg_node[20] = DFFE(TK2_pattern_reg_node[20]_lut_out, clk, , , );


--TK2_pattern_reg_node[21] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[21]
--operation mode is normal

TK2_pattern_reg_node[21]_lut_out = F1L181 & ZJ1_op_a[21] # !F1L181 & (F1L1124);
TK2_pattern_reg_node[21] = DFFE(TK2_pattern_reg_node[21]_lut_out, clk, , , );


--TK2_pattern_reg_node[22] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[22]
--operation mode is normal

TK2_pattern_reg_node[22]_lut_out = F1L181 & ZJ1_op_a[22] # !F1L181 & (F1L1132);
TK2_pattern_reg_node[22] = DFFE(TK2_pattern_reg_node[22]_lut_out, clk, , , );


--TK2_pattern_reg_node[23] is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|pattern_reg_node[23]
--operation mode is normal

TK2_pattern_reg_node[23]_lut_out = F1L181 & ZJ1_op_a[23] # !F1L181 & (F1L1140);
TK2_pattern_reg_node[23] = DFFE(TK2_pattern_reg_node[23]_lut_out, clk, , , );


--CE1_partial_product_node[0][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][5]
--operation mode is normal

CE1_partial_product_node[0][5]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[5]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[4]);
CE1_partial_product_node[0][5] = DFFE(CE1_partial_product_node[0][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][3]
--operation mode is normal

CE1_partial_product_node[1][3]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[3]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[2]);
CE1_partial_product_node[1][3] = DFFE(CE1_partial_product_node[1][3]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][1]
--operation mode is normal

CE1_partial_product_node[2][1]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[1]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[0]);
CE1_partial_product_node[2][1] = DFFE(CE1_partial_product_node[2][1]_lut_out, clk, K1_data_out, , JH1L8);


--HE11L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~470
--operation mode is arithmetic

HE11L7 = VCC;

--HE11L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~472
--operation mode is arithmetic

HE11L8 = CARRY(HE11L42);


--N1L79 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9758
--operation mode is arithmetic

N1L79 = N1L75 $ (!KJ1L79 # !KJ1L55);

--N1L80 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9760
--operation mode is arithmetic

N1L80 = CARRY(KJ1L55 & KJ1L79 # !N1L75);


--N1L81 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9762
--operation mode is normal

N1L81 = KJ1_true_regA[31] & N1L79 # !KJ1_true_regA[31] & (KJ1_true_regA[5]);


--F1L808 is position_velocity_interface_unit:inst18|Mux~3754
--operation mode is normal

F1L808 = VJ1_dc_address[5] & (F1L804 & (F1L806) # !F1L804 & F1L798) # !VJ1_dc_address[5] & (F1L804);


--E1L1031 is simple_pvu:inst13|data_output[31]~7780
--operation mode is normal

E1L1031 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[23];


--E1_VELOCITY_COUNT[23] is simple_pvu:inst13|VELOCITY_COUNT[23]
--operation mode is arithmetic

E1_VELOCITY_COUNT[23]_lut_out = E1_VELOCITY_COUNT[23] $ E1L556;
E1_VELOCITY_COUNT[23] = DFFE(E1_VELOCITY_COUNT[23]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L559 is simple_pvu:inst13|VELOCITY_COUNT[23]~1871
--operation mode is arithmetic

E1L559 = CARRY(!E1L556 # !E1_VELOCITY_COUNT[23]);


--E1L1033 is simple_pvu:inst13|data_output[31]~7781
--operation mode is normal

E1L1033 = VJ1_dc_address[4] & VJ1_dc_address[5] # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (E1_VELOCITY[23]) # !VJ1_dc_address[5] & E1L289);


--HE26L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1138
--operation mode is arithmetic

HE26L34 = HE23L50 $ EE2_single_input_node[9] $ HE26L15;

--HE26L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~1140
--operation mode is arithmetic

HE26L35 = CARRY(HE23L50 & !EE2_single_input_node[9] & !HE26L15 # !HE23L50 & (!HE26L15 # !EE2_single_input_node[9]));


--N1L82 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9764
--operation mode is arithmetic

N1L82 = N1_negate $ N1_q[23] $ N1L43;

--N1L83 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9766
--operation mode is arithmetic

N1L83 = CARRY(N1_negate $ !N1_q[23] # !N1L43);


--CC1_enet_nios_custom_instruction_master_result[23] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[23]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[23] = CC1L4 & (HE26L34 # N1L82 & !CC1L46) # !CC1L4 & (N1L82 & !CC1L46);


--E1L999 is simple_pvu:inst13|data_output[31]~7756
--operation mode is normal

E1L999 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[15];


--E1L1001 is simple_pvu:inst13|data_output[31]~7757
--operation mode is normal

E1L1001 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & E1_VELOCITY[15] # !VJ1_dc_address[5] & (E1L241));


--F1L696 is position_velocity_interface_unit:inst18|Mux~3698
--operation mode is normal

F1L696 = VJ1_dc_address[5] & (F1L692 & (F1L694) # !F1L692 & F1L686) # !VJ1_dc_address[5] & (F1L692);


--XB1_endofpacketvalue_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[15]
--operation mode is normal

XB1_endofpacketvalue_reg[15]_lut_out = ZJ1_op_a[15];
XB1_endofpacketvalue_reg[15] = DFFE(XB1_endofpacketvalue_reg[15]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[15]
--operation mode is normal

XB1_spi_slave_select_reg[15]_lut_out = XB1_spi_slave_select_holding_reg[15];
XB1_spi_slave_select_reg[15] = DFFE(XB1_spi_slave_select_reg[15]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[15]
--operation mode is normal

XB1_rx_holding_reg[15]_lut_out = XB1_shift_reg[15];
XB1_rx_holding_reg[15] = DFFE(XB1_rx_holding_reg[15]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L101 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[15]~5306
--operation mode is normal

XB1L101 = XD1L3 & XB1_spi_slave_select_reg[15] # !XD1L3 & (XB1_rx_holding_reg[15]);


--HE20_sout_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[13]
--operation mode is arithmetic

HE20_sout_node[13]_lut_out = HE14L29 $ HE11L25 $ !HE20L33;
HE20_sout_node[13] = DFFE(HE20_sout_node[13]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[13]~165
--operation mode is arithmetic

HE20L35 = CARRY(HE14L29 & (HE11L25 # !HE20L33) # !HE14L29 & HE11L25 & !HE20L33);


--HE17_sout_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[5]
--operation mode is arithmetic

HE17_sout_node[5]_lut_out = HE8L13 $ HE5L7 $ !HE17L17;
HE17_sout_node[5] = DFFE(HE17_sout_node[5]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[5]~136
--operation mode is arithmetic

HE17L19 = CARRY(HE8L13 & (HE5L7 # !HE17L17) # !HE8L13 & HE5L7 & !HE17L17);


--CE1_partial_product_node[7][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][1]
--operation mode is normal

CE1_partial_product_node[7][1]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[1]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[0]);
CE1_partial_product_node[7][1] = DFFE(CE1_partial_product_node[7][1]_lut_out, clk, K1_data_out, , JH1L8);


--N1L84 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9768
--operation mode is arithmetic

N1L84 = N1L88 $ (!KJ1L80 # !KJ1L45);

--N1L85 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9770
--operation mode is arithmetic

N1L85 = CARRY(KJ1L45 & KJ1L80 # !N1L88);


--N1L86 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9772
--operation mode is normal

N1L86 = KJ1_true_regA[31] & N1L84 # !KJ1_true_regA[31] & (KJ1_true_regA[15]);


--F1L892 is position_velocity_interface_unit:inst18|Mux~3796
--operation mode is normal

F1L892 = VJ1_dc_address[4] & (F1L888 & F1L890 # !F1L888 & (F1L882)) # !VJ1_dc_address[4] & (F1L888);


--E1L1049 is simple_pvu:inst13|data_output[31]~7796
--operation mode is normal

E1L1049 = VJ1_dc_address[5] & (VJ1_dc_address[4] & (E1_VELOCITY_COUNT[30]) # !VJ1_dc_address[4] & E1_VELOCITY[30]);


--CC1_enet_nios_custom_instruction_master_result[30] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|enet_nios_custom_instruction_master_result[30]
--operation mode is normal

CC1_enet_nios_custom_instruction_master_result[30] = CC1L4 & (HE26L20 # N1L49 & !CC1L46) # !CC1L4 & (N1L49 & !CC1L46);


--E1_VELOCITY[14] is simple_pvu:inst13|VELOCITY[14]
--operation mode is normal

E1_VELOCITY[14]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L600;
E1_VELOCITY[14] = DFFE(E1_VELOCITY[14]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[14] is simple_pvu:inst13|VELOCITY_COUNT[14]
--operation mode is arithmetic

E1_VELOCITY_COUNT[14]_lut_out = E1_VELOCITY_COUNT[14] $ !E1L529;
E1_VELOCITY_COUNT[14] = DFFE(E1_VELOCITY_COUNT[14]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L532 is simple_pvu:inst13|VELOCITY_COUNT[14]~1844
--operation mode is arithmetic

E1L532 = CARRY(E1_VELOCITY_COUNT[14] & !E1L529);


--E1L997 is simple_pvu:inst13|data_output[31]~7754
--operation mode is normal

E1L997 = VJ1_dc_address[5] & (VJ1_dc_address[4]) # !VJ1_dc_address[5] & (VJ1_dc_address[4] & E1L995 # !VJ1_dc_address[4] & (E1L235));


--F1L682 is position_velocity_interface_unit:inst18|Mux~3691
--operation mode is normal

F1L682 = VJ1_dc_address[4] & (F1L678 & (F1L680) # !F1L678 & F1L670) # !VJ1_dc_address[4] & (F1L678);


--DC1L476 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[14]~7800
--operation mode is normal

DC1L476 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[6] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[14]);


--DC1L477 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[14]~7801
--operation mode is normal

DC1L477 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L476);


--XB1_endofpacketvalue_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[14]
--operation mode is normal

XB1_endofpacketvalue_reg[14]_lut_out = ZJ1_op_a[14];
XB1_endofpacketvalue_reg[14] = DFFE(XB1_endofpacketvalue_reg[14]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[14]
--operation mode is normal

XB1_spi_slave_select_reg[14]_lut_out = XB1_spi_slave_select_holding_reg[14];
XB1_spi_slave_select_reg[14] = DFFE(XB1_spi_slave_select_reg[14]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[14]
--operation mode is normal

XB1_rx_holding_reg[14]_lut_out = XB1_shift_reg[14];
XB1_rx_holding_reg[14] = DFFE(XB1_rx_holding_reg[14]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L99 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[14]~5308
--operation mode is normal

XB1L99 = XD1L3 & XB1_spi_slave_select_reg[14] # !XD1L3 & (XB1_rx_holding_reg[14]);


--HE20_sout_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[12]
--operation mode is arithmetic

HE20_sout_node[12]_lut_out = HE14L31 $ HE11L27 $ HE20L31;
HE20_sout_node[12] = DFFE(HE20_sout_node[12]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[12]~168
--operation mode is arithmetic

HE20L33 = CARRY(HE14L31 & !HE11L27 & !HE20L31 # !HE14L31 & (!HE20L31 # !HE11L27));


--HE17_sout_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[4]
--operation mode is arithmetic

HE17_sout_node[4]_lut_out = HE8L15 $ HE5L9 $ HE17L15;
HE17_sout_node[4] = DFFE(HE17_sout_node[4]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[4]~139
--operation mode is arithmetic

HE17L17 = CARRY(HE8L15 & !HE5L9 & !HE17L15 # !HE8L15 & (!HE17L15 # !HE5L9));


--CE1_partial_product_node[7][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][0]
--operation mode is normal

CE1_partial_product_node[7][0]_lut_out = KJ1_true_regA[0] $ !DE1L39 # !DE1L28;
CE1_partial_product_node[7][0] = DFFE(CE1_partial_product_node[7][0]_lut_out, clk, K1_data_out, , JH1L8);


--N1L87 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9774
--operation mode is arithmetic

N1L87 = N1L91 $ (KJ1L58 & KJ1L81);

--N1L88 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9776
--operation mode is arithmetic

N1L88 = CARRY(!N1L91 & (!KJ1L81 # !KJ1L58));


--N1L89 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9778
--operation mode is normal

N1L89 = KJ1_true_regA[31] & N1L87 # !KJ1_true_regA[31] & (KJ1_true_regA[14]);


--E1_VELOCITY_COUNT[13] is simple_pvu:inst13|VELOCITY_COUNT[13]
--operation mode is arithmetic

E1_VELOCITY_COUNT[13]_lut_out = E1_VELOCITY_COUNT[13] $ E1L526;
E1_VELOCITY_COUNT[13] = DFFE(E1_VELOCITY_COUNT[13]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L529 is simple_pvu:inst13|VELOCITY_COUNT[13]~1841
--operation mode is arithmetic

E1L529 = CARRY(!E1L526 # !E1_VELOCITY_COUNT[13]);


--E1L991 is simple_pvu:inst13|data_output[31]~7750
--operation mode is normal

E1L991 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[13];


--E1L993 is simple_pvu:inst13|data_output[31]~7751
--operation mode is normal

E1L993 = VJ1_dc_address[4] & VJ1_dc_address[5] # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (E1_VELOCITY[13]) # !VJ1_dc_address[5] & E1L229);


--F1L668 is position_velocity_interface_unit:inst18|Mux~3684
--operation mode is normal

F1L668 = VJ1_dc_address[5] & (F1L664 & F1L666 # !F1L664 & (F1L658)) # !VJ1_dc_address[5] & (F1L664);


--DC1L474 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[13]~7803
--operation mode is normal

DC1L474 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[5] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[13]);


--DC1L475 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[13]~7804
--operation mode is normal

DC1L475 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[5] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L474);


--XB1_endofpacketvalue_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[13]
--operation mode is normal

XB1_endofpacketvalue_reg[13]_lut_out = ZJ1_op_a[13];
XB1_endofpacketvalue_reg[13] = DFFE(XB1_endofpacketvalue_reg[13]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[13]
--operation mode is normal

XB1_spi_slave_select_reg[13]_lut_out = XB1_spi_slave_select_holding_reg[13];
XB1_spi_slave_select_reg[13] = DFFE(XB1_spi_slave_select_reg[13]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[13]
--operation mode is normal

XB1_rx_holding_reg[13]_lut_out = XB1_shift_reg[13];
XB1_rx_holding_reg[13] = DFFE(XB1_rx_holding_reg[13]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L97 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[13]~5310
--operation mode is normal

XB1L97 = XD1L3 & XB1_spi_slave_select_reg[13] # !XD1L3 & (XB1_rx_holding_reg[13]);


--FJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~681
--operation mode is normal

FJ1L96 = FJ1_IPRI_out_pre_mask[4] & (!FJ1_saved_status[13] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[4] & !FJ1L17 & (!FJ1_saved_status[13] # !FJ1L18);

--FJ1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~711
--operation mode is normal

FJ1L98 = FJ1_IPRI_out_pre_mask[4] & (!FJ1_saved_status[13] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[4] & !FJ1L17 & (!FJ1_saved_status[13] # !FJ1L18);


--HE14L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~485
--operation mode is arithmetic

HE14L13 = CE1_partial_product_node[0][13] $ (!HE14L16);

--HE14L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~487
--operation mode is arithmetic

HE14L14 = CARRY(CE1_partial_product_node[0][13] # !HE14L16);


--HE11L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~474
--operation mode is arithmetic

HE11L9 = CE1_partial_product_node[1][11] $ CE1_partial_product_node[2][9] $ HE11L12;

--HE11L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~476
--operation mode is arithmetic

HE11L10 = CARRY(CE1_partial_product_node[1][11] & (CE1_partial_product_node[2][9] # !HE11L12) # !CE1_partial_product_node[1][11] & CE1_partial_product_node[2][9] & !HE11L12);


--HE8L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~469
--operation mode is arithmetic

HE8L3 = CE1_partial_product_node[3][7] $ CE1_partial_product_node[4][5] $ HE8L6;

--HE8L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~471
--operation mode is arithmetic

HE8L4 = CARRY(CE1_partial_product_node[3][7] & (CE1_partial_product_node[4][5] # !HE8L6) # !CE1_partial_product_node[3][7] & CE1_partial_product_node[4][5] & !HE8L6);


--HE5L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~438
--operation mode is arithmetic

HE5L5 = CE1_partial_product_node[5][3] $ CE1_partial_product_node[6][1] $ HE5L12;

--HE5L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~440
--operation mode is arithmetic

HE5L6 = CARRY(CE1_partial_product_node[5][3] & (CE1_partial_product_node[6][1] # !HE5L12) # !CE1_partial_product_node[5][3] & CE1_partial_product_node[6][1] & !HE5L12);


--N1L90 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9780
--operation mode is arithmetic

N1L90 = N1L94 $ (!KJ1L82 # !KJ1L56);

--N1L91 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9782
--operation mode is arithmetic

N1L91 = CARRY(KJ1L56 & KJ1L82 # !N1L94);


--N1L92 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9784
--operation mode is normal

N1L92 = KJ1_true_regA[31] & N1L90 # !KJ1_true_regA[31] & (KJ1_true_regA[13]);


--E1_VELOCITY[12] is simple_pvu:inst13|VELOCITY[12]
--operation mode is normal

E1_VELOCITY[12]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L598;
E1_VELOCITY[12] = DFFE(E1_VELOCITY[12]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[12] is simple_pvu:inst13|VELOCITY_COUNT[12]
--operation mode is arithmetic

E1_VELOCITY_COUNT[12]_lut_out = E1_VELOCITY_COUNT[12] $ !E1L523;
E1_VELOCITY_COUNT[12] = DFFE(E1_VELOCITY_COUNT[12]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L526 is simple_pvu:inst13|VELOCITY_COUNT[12]~1838
--operation mode is arithmetic

E1L526 = CARRY(E1_VELOCITY_COUNT[12] & !E1L523);


--E1L989 is simple_pvu:inst13|data_output[31]~7748
--operation mode is normal

E1L989 = VJ1_dc_address[5] & VJ1_dc_address[4] # !VJ1_dc_address[5] & (VJ1_dc_address[4] & (E1L987) # !VJ1_dc_address[4] & E1L223);


--F1L654 is position_velocity_interface_unit:inst18|Mux~3677
--operation mode is normal

F1L654 = F1L650 & (F1L652 # !VJ1_dc_address[4]) # !F1L650 & F1L642 & VJ1_dc_address[4];


--DC1L472 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[12]~7806
--operation mode is normal

DC1L472 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[4] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[12]);


--DC1L473 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[12]~7807
--operation mode is normal

DC1L473 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[4] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L472);


--XB1_endofpacketvalue_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[12]
--operation mode is normal

XB1_endofpacketvalue_reg[12]_lut_out = ZJ1_op_a[12];
XB1_endofpacketvalue_reg[12] = DFFE(XB1_endofpacketvalue_reg[12]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[12]
--operation mode is normal

XB1_spi_slave_select_reg[12]_lut_out = XB1_spi_slave_select_holding_reg[12];
XB1_spi_slave_select_reg[12] = DFFE(XB1_spi_slave_select_reg[12]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[12]
--operation mode is normal

XB1_rx_holding_reg[12]_lut_out = XB1_shift_reg[12];
XB1_rx_holding_reg[12] = DFFE(XB1_rx_holding_reg[12]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L95 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[12]~5312
--operation mode is normal

XB1L95 = XD1L3 & XB1_spi_slave_select_reg[12] # !XD1L3 & (XB1_rx_holding_reg[12]);


--FJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~682
--operation mode is normal

FJ1L93 = FJ1_IPRI_out_pre_mask[3] & (!FJ1_saved_status[12] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[3] & !FJ1L17 & (!FJ1_saved_status[12] # !FJ1L18);

--FJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[12]~712
--operation mode is normal

FJ1L95 = FJ1_IPRI_out_pre_mask[3] & (!FJ1_saved_status[12] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[3] & !FJ1L17 & (!FJ1_saved_status[12] # !FJ1L18);


--HE14L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~489
--operation mode is arithmetic

HE14L15 = CE1_pp_carry_reg_node[6] $ CE1_partial_product_node[0][12] $ HE14L18;

--HE14L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~491
--operation mode is arithmetic

HE14L16 = CARRY(CE1_pp_carry_reg_node[6] & (!HE14L18 # !CE1_partial_product_node[0][12]) # !CE1_pp_carry_reg_node[6] & !CE1_partial_product_node[0][12] & !HE14L18);


--HE11L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~478
--operation mode is arithmetic

HE11L11 = CE1_partial_product_node[1][10] $ CE1_partial_product_node[2][8] $ !HE11L14;

--HE11L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~480
--operation mode is arithmetic

HE11L12 = CARRY(CE1_partial_product_node[1][10] & !CE1_partial_product_node[2][8] & !HE11L14 # !CE1_partial_product_node[1][10] & (!HE11L14 # !CE1_partial_product_node[2][8]));


--HE8L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~473
--operation mode is arithmetic

HE8L5 = CE1_partial_product_node[3][6] $ CE1_partial_product_node[4][4] $ !HE8L10;

--HE8L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~475
--operation mode is arithmetic

HE8L6 = CARRY(CE1_partial_product_node[3][6] & !CE1_partial_product_node[4][4] & !HE8L10 # !CE1_partial_product_node[3][6] & (!HE8L10 # !CE1_partial_product_node[4][4]));


--HE5_cs_buffer[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]
--operation mode is arithmetic

HE5_cs_buffer[0] = CE1_partial_product_node[6][0] $ CE1_partial_product_node[5][2];

--HE5_cout[0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cout[0]
--operation mode is arithmetic

HE5_cout[0] = CARRY(!CE1_partial_product_node[6][0] & !CE1_partial_product_node[5][2]);


--HE17L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~141COMB
--operation mode is arithmetic

HE17L11 = VCC;

--HE17L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~143
--operation mode is arithmetic

HE17L12 = CARRY(HE17L13);


--N1L93 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9786
--operation mode is arithmetic

N1L93 = N1L97 $ (KJ1L54 & KJ1L83);

--N1L94 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9788
--operation mode is arithmetic

N1L94 = CARRY(!N1L97 & (!KJ1L83 # !KJ1L54));


--N1L95 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9790
--operation mode is normal

N1L95 = KJ1_true_regA[31] & N1L93 # !KJ1_true_regA[31] & (KJ1_true_regA[12]);


--E1L215Q is simple_pvu:inst13|POSITION_COUNT[11]~4817
--operation mode is normal

E1L215Q_lut_out = E1L213 $ E1L732;
E1L215Q = DFFE(E1L215Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L213 is simple_pvu:inst13|POSITION_COUNT[11]~1737
--operation mode is normal

E1L213 = E1L1057 & (E1_POSITION_PRELOAD[11]) # !E1L1057 & (E1L213);


--E1L729 is simple_pvu:inst13|add~2630
--operation mode is arithmetic

E1L729 = E1_LATCHED_V_COUNT_Q1[11] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ !E1L722;

--E1L731 is simple_pvu:inst13|add~2632
--operation mode is arithmetic

E1L731 = CARRY(E1_LATCHED_V_COUNT_Q1[11] & (!E1L722 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[11]) # !E1_LATCHED_V_COUNT_Q1[11] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & !E1L722);


--E1L726 is simple_pvu:inst13|add~2626
--operation mode is arithmetic

E1L726 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ E1_LATCHED_V_COUNT_Q1[11] $ !E1L719;

--E1L728 is simple_pvu:inst13|add~2628
--operation mode is arithmetic

E1L728 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & (!E1L719 # !E1_LATCHED_V_COUNT_Q1[11]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & !E1_LATCHED_V_COUNT_Q1[11] & !E1L719);


--PD1_counter_snapshot[27] is dual_processor:inst|timer1:the_timer1|counter_snapshot[27]
--operation mode is normal

PD1_counter_snapshot[27]_lut_out = PD1_internal_counter[27];
PD1_counter_snapshot[27] = DFFE(PD1_counter_snapshot[27]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L195 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1296
--operation mode is normal

PD1L195 = XD1L5 & !PD1_period_l_register[11] & (!PD1_counter_snapshot[27] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[27] # !XD1L3);

--PD1L197 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1394
--operation mode is normal

PD1L197 = XD1L5 & !PD1_period_l_register[11] & (!PD1_counter_snapshot[27] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[27] # !XD1L3);


--PD1_counter_snapshot[11] is dual_processor:inst|timer1:the_timer1|counter_snapshot[11]
--operation mode is normal

PD1_counter_snapshot[11]_lut_out = PD1_internal_counter[11];
PD1_counter_snapshot[11] = DFFE(PD1_counter_snapshot[11]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L196 is dual_processor:inst|timer1:the_timer1|read_mux_out[11]~1362
--operation mode is normal

PD1L196 = (XD1L1 & !PD1_period_h_register[11] & (!PD1_counter_snapshot[11] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[11] # !XD1L6)) & CASCADE(PD1L197);


--F1_LATCHED_V_COUNT_Q4[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[11]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[11]_lut_out = F1_VELOCITY_COUNT[11];
F1_LATCHED_V_COUNT_Q4[11] = DFFE(F1_LATCHED_V_COUNT_Q4[11]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[11] is position_velocity_interface_unit:inst18|VELOCITY[11]
--operation mode is normal

F1_VELOCITY[11]_lut_out = !F1L1443 & (F1L1855 & (F1L1583) # !F1L1855 & F1L1586);
F1_VELOCITY[11] = DFFE(F1_VELOCITY[11]_lut_out, clk, , , F1L1278);


--F1L628 is position_velocity_interface_unit:inst18|Mux~3664
--operation mode is normal

F1L628 = VJ1_dc_address[3] & (VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q3[11] # !VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q2[11]));


--F1_VELOCITY_COUNT[11] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[11]
--operation mode is arithmetic

F1_VELOCITY_COUNT[11]_lut_out = F1_VELOCITY_COUNT[11] $ F1L1377;
F1_VELOCITY_COUNT[11] = DFFE(F1_VELOCITY_COUNT[11]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1380 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[11]~1259
--operation mode is arithmetic

F1L1380 = CARRY(!F1L1377 # !F1_VELOCITY_COUNT[11]);


--F1L632 is position_velocity_interface_unit:inst18|Mux~3666
--operation mode is normal

F1L632 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[11];


--F1L634 is position_velocity_interface_unit:inst18|Mux~3667
--operation mode is normal

F1L634 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[11] # !F1L1853 & (F1L1042));


--RD1_counter_snapshot[27] is dual_processor:inst|timer2:the_timer2|counter_snapshot[27]
--operation mode is normal

RD1_counter_snapshot[27]_lut_out = RD1_internal_counter[27];
RD1_counter_snapshot[27] = DFFE(RD1_counter_snapshot[27]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L196 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1311
--operation mode is normal

RD1L196 = XD1L5 & !RD1_period_l_register[11] & (!RD1_counter_snapshot[27] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[27] # !XD1L3);

--RD1L198 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1396
--operation mode is normal

RD1L198 = XD1L5 & !RD1_period_l_register[11] & (!RD1_counter_snapshot[27] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[27] # !XD1L3);


--RD1_counter_snapshot[11] is dual_processor:inst|timer2:the_timer2|counter_snapshot[11]
--operation mode is normal

RD1_counter_snapshot[11]_lut_out = RD1_internal_counter[11];
RD1_counter_snapshot[11] = DFFE(RD1_counter_snapshot[11]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L197 is dual_processor:inst|timer2:the_timer2|read_mux_out[11]~1365
--operation mode is normal

RD1L197 = (XD1L1 & !RD1_period_h_register[11] & (!RD1_counter_snapshot[11] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[11] # !XD1L6)) & CASCADE(RD1L198);


--HE14L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~493
--operation mode is arithmetic

HE14L17 = CE1_partial_product_node[0][11] $ (!HE14L20);

--HE14L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~495
--operation mode is arithmetic

HE14L18 = CARRY(CE1_partial_product_node[0][11] # !HE14L20);


--HE11L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~482
--operation mode is arithmetic

HE11L13 = CE1_partial_product_node[1][9] $ CE1_partial_product_node[2][7] $ HE11L16;

--HE11L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~484
--operation mode is arithmetic

HE11L14 = CARRY(CE1_partial_product_node[1][9] & (CE1_partial_product_node[2][7] # !HE11L16) # !CE1_partial_product_node[1][9] & CE1_partial_product_node[2][7] & !HE11L16);


--HE17_sout_node[1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[1]
--operation mode is normal

HE17_sout_node[1]_lut_out = HE17L4 $ !GE6L2;
HE17_sout_node[1] = DFFE(HE17_sout_node[1]_lut_out, clk, K1_data_out, , JH1L8);


--HE8L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~477
--operation mode is arithmetic

HE8L7 = CE1_partial_product_node[3][4] $ CE1_partial_product_node[4][2] $ !HE8L12;

--HE8L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~479
--operation mode is arithmetic

HE8L8 = CARRY(CE1_partial_product_node[3][4] & !CE1_partial_product_node[4][2] & !HE8L12 # !CE1_partial_product_node[3][4] & (!HE8L12 # !CE1_partial_product_node[4][2]));


--CE1_partial_product_node[5][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][0]
--operation mode is normal

CE1_partial_product_node[5][0]_lut_out = KJ1_true_regA[0] $ !DE1L35 # !DE1L24;
CE1_partial_product_node[5][0] = DFFE(CE1_partial_product_node[5][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][1]
--operation mode is normal

CE1_partial_product_node[5][1]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[1]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[0]);
CE1_partial_product_node[5][1] = DFFE(CE1_partial_product_node[5][1]_lut_out, clk, K1_data_out, , JH1L8);


--HE8L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~481
--operation mode is arithmetic

HE8L9 = CE1_partial_product_node[3][5] $ CE1_partial_product_node[4][3] $ HE8L8;

--HE8L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~483
--operation mode is arithmetic

HE8L10 = CARRY(CE1_partial_product_node[3][5] & (CE1_partial_product_node[4][3] # !HE8L8) # !CE1_partial_product_node[3][5] & CE1_partial_product_node[4][3] & !HE8L8);


--GE6L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|_~119
--operation mode is normal

GE6L1 = CE1_partial_product_node[5][1] & HE8L7 & !CE1_partial_product_node[5][0] & HE8L9 # !CE1_partial_product_node[5][1] & (HE8L9 # HE8L7 & !CE1_partial_product_node[5][0]);


--N1L96 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9792
--operation mode is arithmetic

N1L96 = N1L100 $ (!KJ1L84 # !KJ1L48);

--N1L97 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9794
--operation mode is arithmetic

N1L97 = CARRY(KJ1L48 & KJ1L84 # !N1L100);


--N1L98 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9796
--operation mode is normal

N1L98 = KJ1_true_regA[31] & N1L96 # !KJ1_true_regA[31] & (KJ1_true_regA[11]);


--E1L720 is simple_pvu:inst13|add~2618
--operation mode is arithmetic

E1L720 = E1_LATCHED_V_COUNT_Q1[10] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ E1L713;

--E1L722 is simple_pvu:inst13|add~2620
--operation mode is arithmetic

E1L722 = CARRY(E1_LATCHED_V_COUNT_Q1[10] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & !E1L713 # !E1_LATCHED_V_COUNT_Q1[10] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] # !E1L713));


--E1L717 is simple_pvu:inst13|add~2614
--operation mode is arithmetic

E1L717 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ E1_LATCHED_V_COUNT_Q1[10] $ E1L710;

--E1L719 is simple_pvu:inst13|add~2616
--operation mode is arithmetic

E1L719 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & E1_LATCHED_V_COUNT_Q1[10] & !E1L710 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & (E1_LATCHED_V_COUNT_Q1[10] # !E1L710));


--E1L209Q is simple_pvu:inst13|POSITION_COUNT[10]~4815
--operation mode is normal

E1L209Q_lut_out = E1L207 $ E1L723;
E1L209Q = DFFE(E1L209Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1_POSITION_PRELOAD[10] is simple_pvu:inst13|POSITION_PRELOAD[10]
--operation mode is normal

E1_POSITION_PRELOAD[10]_lut_out = ZJ1_op_a[10];
E1_POSITION_PRELOAD[10] = DFFE(E1_POSITION_PRELOAD[10]_lut_out, clk, , , E1L347);


--E1L207 is simple_pvu:inst13|POSITION_COUNT[10]~1725
--operation mode is normal

E1L207 = E1L1057 & E1_POSITION_PRELOAD[10] # !E1L1057 & (E1L207);


--PD1_counter_snapshot[26] is dual_processor:inst|timer1:the_timer1|counter_snapshot[26]
--operation mode is normal

PD1_counter_snapshot[26]_lut_out = PD1_internal_counter[26];
PD1_counter_snapshot[26] = DFFE(PD1_counter_snapshot[26]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L192 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1298
--operation mode is normal

PD1L192 = XD1L5 & !PD1_period_l_register[10] & (!PD1_counter_snapshot[26] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[26] # !XD1L3);

--PD1L194 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1395
--operation mode is normal

PD1L194 = XD1L5 & !PD1_period_l_register[10] & (!PD1_counter_snapshot[26] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[26] # !XD1L3);


--PD1_counter_snapshot[10] is dual_processor:inst|timer1:the_timer1|counter_snapshot[10]
--operation mode is normal

PD1_counter_snapshot[10]_lut_out = PD1_internal_counter[10];
PD1_counter_snapshot[10] = DFFE(PD1_counter_snapshot[10]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L193 is dual_processor:inst|timer1:the_timer1|read_mux_out[10]~1363
--operation mode is normal

PD1L193 = (XD1L1 & !PD1_period_h_register[10] & (!PD1_counter_snapshot[10] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[10] # !XD1L6)) & CASCADE(PD1L194);


--F1_LATCHED_V_COUNT_Q1[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[10]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[10]_lut_out = F1_VELOCITY_COUNT[10];
F1_LATCHED_V_COUNT_Q1[10] = DFFE(F1_LATCHED_V_COUNT_Q1[10]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[10] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[10]
--operation mode is arithmetic

F1_VELOCITY_COUNT[10]_lut_out = F1_VELOCITY_COUNT[10] $ (!F1L1374);
F1_VELOCITY_COUNT[10] = DFFE(F1_VELOCITY_COUNT[10]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1377 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[10]~1256
--operation mode is arithmetic

F1L1377 = CARRY(F1_VELOCITY_COUNT[10] & (!F1L1374));


--F1L620 is position_velocity_interface_unit:inst18|Mux~3660
--operation mode is normal

F1L620 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1034));


--F1L618 is position_velocity_interface_unit:inst18|Mux~3659
--operation mode is normal

F1L618 = VJ1_dc_address[2] & (F1L616 & (F1_VELOCITY[10]) # !F1L616 & F1_LATCHED_V_COUNT_Q3[10]) # !VJ1_dc_address[2] & (F1L616);


--RD1_counter_snapshot[26] is dual_processor:inst|timer2:the_timer2|counter_snapshot[26]
--operation mode is normal

RD1_counter_snapshot[26]_lut_out = RD1_internal_counter[26];
RD1_counter_snapshot[26] = DFFE(RD1_counter_snapshot[26]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L193 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1313
--operation mode is normal

RD1L193 = XD1L5 & !RD1_period_l_register[10] & (!RD1_counter_snapshot[26] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[26] # !XD1L3);

--RD1L195 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1397
--operation mode is normal

RD1L195 = XD1L5 & !RD1_period_l_register[10] & (!RD1_counter_snapshot[26] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[26] # !XD1L3);


--RD1_counter_snapshot[10] is dual_processor:inst|timer2:the_timer2|counter_snapshot[10]
--operation mode is normal

RD1_counter_snapshot[10]_lut_out = RD1_internal_counter[10];
RD1_counter_snapshot[10] = DFFE(RD1_counter_snapshot[10]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L194 is dual_processor:inst|timer2:the_timer2|read_mux_out[10]~1366
--operation mode is normal

RD1L194 = (XD1L1 & !RD1_period_h_register[10] & (!RD1_counter_snapshot[10] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[10] # !XD1L6)) & CASCADE(RD1L195);


--HE14L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~497
--operation mode is arithmetic

HE14L19 = CE1_pp_carry_reg_node[5] $ CE1_partial_product_node[0][10] $ HE14L22;

--HE14L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~499
--operation mode is arithmetic

HE14L20 = CARRY(CE1_pp_carry_reg_node[5] & (!HE14L22 # !CE1_partial_product_node[0][10]) # !CE1_pp_carry_reg_node[5] & !CE1_partial_product_node[0][10] & !HE14L22);


--HE11L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~486
--operation mode is arithmetic

HE11L15 = CE1_partial_product_node[1][8] $ CE1_partial_product_node[2][6] $ !HE11L18;

--HE11L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~488
--operation mode is arithmetic

HE11L16 = CARRY(CE1_partial_product_node[1][8] & !CE1_partial_product_node[2][6] & !HE11L18 # !CE1_partial_product_node[1][8] & (!HE11L18 # !CE1_partial_product_node[2][6]));


--N1L99 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9798
--operation mode is arithmetic

N1L99 = N1L103 $ (KJ1L52 & KJ1L85);

--N1L100 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9800
--operation mode is arithmetic

N1L100 = CARRY(!N1L103 & (!KJ1L85 # !KJ1L52));


--N1L101 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9802
--operation mode is normal

N1L101 = KJ1_true_regA[31] & N1L99 # !KJ1_true_regA[31] & (KJ1_true_regA[10]);


--RD1_counter_snapshot[25] is dual_processor:inst|timer2:the_timer2|counter_snapshot[25]
--operation mode is normal

RD1_counter_snapshot[25]_lut_out = RD1_internal_counter[25];
RD1_counter_snapshot[25] = DFFE(RD1_counter_snapshot[25]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L190 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1315
--operation mode is normal

RD1L190 = RD1_period_l_register[9] & (!RD1_counter_snapshot[25] # !XD1L3) # !RD1_period_l_register[9] & !XD1L5 & (!RD1_counter_snapshot[25] # !XD1L3);

--RD1L192 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1398
--operation mode is normal

RD1L192 = RD1_period_l_register[9] & (!RD1_counter_snapshot[25] # !XD1L3) # !RD1_period_l_register[9] & !XD1L5 & (!RD1_counter_snapshot[25] # !XD1L3);


--RD1_counter_snapshot[9] is dual_processor:inst|timer2:the_timer2|counter_snapshot[9]
--operation mode is normal

RD1_counter_snapshot[9]_lut_out = !RD1_internal_counter[9];
RD1_counter_snapshot[9] = DFFE(RD1_counter_snapshot[9]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L191 is dual_processor:inst|timer2:the_timer2|read_mux_out[9]~1367
--operation mode is normal

RD1L191 = (XD1L1 & !RD1_period_h_register[9] & (!RD1_counter_snapshot[9] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[9] # !XD1L6)) & CASCADE(RD1L192);


--E1_VELOCITY_COUNT[7] is simple_pvu:inst13|VELOCITY_COUNT[7]
--operation mode is arithmetic

E1_VELOCITY_COUNT[7]_lut_out = E1_VELOCITY_COUNT[7] $ E1L508;
E1_VELOCITY_COUNT[7] = DFFE(E1_VELOCITY_COUNT[7]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L511 is simple_pvu:inst13|VELOCITY_COUNT[7]~1823
--operation mode is arithmetic

E1L511 = CARRY(!E1L508 # !E1_VELOCITY_COUNT[7]);


--E1L708 is simple_pvu:inst13|add~2602
--operation mode is arithmetic

E1L708 = E1_LATCHED_V_COUNT_Q1[9] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ !E1L701;

--E1L710 is simple_pvu:inst13|add~2604
--operation mode is arithmetic

E1L710 = CARRY(E1_LATCHED_V_COUNT_Q1[9] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & !E1L701 # !E1_LATCHED_V_COUNT_Q1[9] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] # !E1L701));


--E1L711 is simple_pvu:inst13|add~2606
--operation mode is arithmetic

E1L711 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ E1_LATCHED_V_COUNT_Q1[9] $ !E1L704;

--E1L713 is simple_pvu:inst13|add~2608
--operation mode is arithmetic

E1L713 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & E1_LATCHED_V_COUNT_Q1[9] & !E1L704 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & (E1_LATCHED_V_COUNT_Q1[9] # !E1L704));


--E1L203Q is simple_pvu:inst13|POSITION_COUNT[9]~4813
--operation mode is normal

E1L203Q_lut_out = E1L714 $ E1L201;
E1L203Q = DFFE(E1L203Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L201 is simple_pvu:inst13|POSITION_COUNT[9]~1713
--operation mode is normal

E1L201 = E1L1057 & E1_POSITION_PRELOAD[9] # !E1L1057 & (E1L201);


--PD1_counter_snapshot[25] is dual_processor:inst|timer1:the_timer1|counter_snapshot[25]
--operation mode is normal

PD1_counter_snapshot[25]_lut_out = PD1_internal_counter[25];
PD1_counter_snapshot[25] = DFFE(PD1_counter_snapshot[25]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L189 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1300
--operation mode is normal

PD1L189 = PD1_period_l_register[9] & (!PD1_counter_snapshot[25] # !XD1L3) # !PD1_period_l_register[9] & !XD1L5 & (!PD1_counter_snapshot[25] # !XD1L3);

--PD1L191 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1396
--operation mode is normal

PD1L191 = PD1_period_l_register[9] & (!PD1_counter_snapshot[25] # !XD1L3) # !PD1_period_l_register[9] & !XD1L5 & (!PD1_counter_snapshot[25] # !XD1L3);


--PD1_counter_snapshot[9] is dual_processor:inst|timer1:the_timer1|counter_snapshot[9]
--operation mode is normal

PD1_counter_snapshot[9]_lut_out = !PD1_internal_counter[9];
PD1_counter_snapshot[9] = DFFE(PD1_counter_snapshot[9]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L190 is dual_processor:inst|timer1:the_timer1|read_mux_out[9]~1364
--operation mode is normal

PD1L190 = (XD1L1 & !PD1_period_h_register[9] & (!PD1_counter_snapshot[9] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[9] # !XD1L6)) & CASCADE(PD1L191);


--F1L612 is position_velocity_interface_unit:inst18|Mux~3656
--operation mode is normal

F1L612 = VJ1_dc_address[5] & (F1L608 & (F1L610) # !F1L608 & F1L602) # !VJ1_dc_address[5] & (F1L608);


--DC1L466 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[9]~7809
--operation mode is normal

DC1L466 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[1] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[9]);


--DC1L467 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[9]~7810
--operation mode is normal

DC1L467 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[1] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L466);


--FJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~683
--operation mode is normal

FJ1L88 = FJ1_IPRI_out_pre_mask[0] & (!FJ1_saved_status[9] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[0] & !FJ1L17 & (!FJ1_saved_status[9] # !FJ1L18);

--FJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~713
--operation mode is normal

FJ1L90 = FJ1_IPRI_out_pre_mask[0] & (!FJ1_saved_status[9] # !FJ1L18) # !FJ1_IPRI_out_pre_mask[0] & !FJ1L17 & (!FJ1_saved_status[9] # !FJ1L18);


--HE14L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~501
--operation mode is arithmetic

HE14L21 = CE1_partial_product_node[0][9] $ (!HE14L24);

--HE14L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~503
--operation mode is arithmetic

HE14L22 = CARRY(CE1_partial_product_node[0][9] # !HE14L24);


--HE11L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~490
--operation mode is arithmetic

HE11L17 = CE1_partial_product_node[1][7] $ CE1_partial_product_node[2][5] $ HE11L20;

--HE11L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~492
--operation mode is arithmetic

HE11L18 = CARRY(CE1_partial_product_node[1][7] & (CE1_partial_product_node[2][5] # !HE11L20) # !CE1_partial_product_node[1][7] & CE1_partial_product_node[2][5] & !HE11L20);


--HE8L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~485
--operation mode is arithmetic

HE8L11 = CE1_partial_product_node[3][3] $ CE1_partial_product_node[4][1] $ HE8L18;

--HE8L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~487
--operation mode is arithmetic

HE8L12 = CARRY(CE1_partial_product_node[3][3] & (CE1_partial_product_node[4][1] # !HE8L18) # !CE1_partial_product_node[3][3] & CE1_partial_product_node[4][1] & !HE8L18);


--N1L102 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9804
--operation mode is arithmetic

N1L102 = N1L106 $ (!KJ1L86 # !KJ1L43);

--N1L103 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9806
--operation mode is arithmetic

N1L103 = CARRY(KJ1L43 & KJ1L86 # !N1L106);


--N1L104 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9808
--operation mode is normal

N1L104 = KJ1_true_regA[31] & N1L102 # !KJ1_true_regA[31] & (KJ1_true_regA[9]);


--RD1_counter_snapshot[24] is dual_processor:inst|timer2:the_timer2|counter_snapshot[24]
--operation mode is normal

RD1_counter_snapshot[24]_lut_out = RD1_internal_counter[24];
RD1_counter_snapshot[24] = DFFE(RD1_counter_snapshot[24]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L187 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1317
--operation mode is normal

RD1L187 = XD1L5 & !RD1_period_l_register[8] & (!RD1_counter_snapshot[24] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[24] # !XD1L3);

--RD1L189 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1399
--operation mode is normal

RD1L189 = XD1L5 & !RD1_period_l_register[8] & (!RD1_counter_snapshot[24] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[24] # !XD1L3);


--RD1_counter_snapshot[8] is dual_processor:inst|timer2:the_timer2|counter_snapshot[8]
--operation mode is normal

RD1_counter_snapshot[8]_lut_out = RD1_internal_counter[8];
RD1_counter_snapshot[8] = DFFE(RD1_counter_snapshot[8]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L188 is dual_processor:inst|timer2:the_timer2|read_mux_out[8]~1368
--operation mode is normal

RD1L188 = (XD1L1 & !RD1_period_h_register[8] & (!RD1_counter_snapshot[8] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[8] # !XD1L6)) & CASCADE(RD1L189);


--PD1_counter_snapshot[24] is dual_processor:inst|timer1:the_timer1|counter_snapshot[24]
--operation mode is normal

PD1_counter_snapshot[24]_lut_out = PD1_internal_counter[24];
PD1_counter_snapshot[24] = DFFE(PD1_counter_snapshot[24]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L186 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1302
--operation mode is normal

PD1L186 = XD1L5 & !PD1_period_l_register[8] & (!PD1_counter_snapshot[24] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[24] # !XD1L3);

--PD1L188 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1397
--operation mode is normal

PD1L188 = XD1L5 & !PD1_period_l_register[8] & (!PD1_counter_snapshot[24] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[24] # !XD1L3);


--PD1_counter_snapshot[8] is dual_processor:inst|timer1:the_timer1|counter_snapshot[8]
--operation mode is normal

PD1_counter_snapshot[8]_lut_out = PD1_internal_counter[8];
PD1_counter_snapshot[8] = DFFE(PD1_counter_snapshot[8]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L187 is dual_processor:inst|timer1:the_timer1|read_mux_out[8]~1365
--operation mode is normal

PD1L187 = (XD1L1 & !PD1_period_h_register[8] & (!PD1_counter_snapshot[8] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[8] # !XD1L6)) & CASCADE(PD1L188);


--XB1_endofpacketvalue_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[8]
--operation mode is normal

XB1_endofpacketvalue_reg[8]_lut_out = ZJ1_op_a[8];
XB1_endofpacketvalue_reg[8] = DFFE(XB1_endofpacketvalue_reg[8]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[8]
--operation mode is normal

XB1_spi_slave_select_reg[8]_lut_out = XB1_spi_slave_select_holding_reg[8];
XB1_spi_slave_select_reg[8] = DFFE(XB1_spi_slave_select_reg[8]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[8]
--operation mode is normal

XB1_rx_holding_reg[8]_lut_out = XB1_shift_reg[8];
XB1_rx_holding_reg[8] = DFFE(XB1_rx_holding_reg[8]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L136 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2875
--operation mode is normal

XB1L136 = XD1L3 & XB1_spi_slave_select_reg[8] # !XD1L3 & (XB1_rx_holding_reg[8]);


--XB1L137 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2876
--operation mode is normal

XB1L137 = XD1L4 & XB1_endofpacketvalue_reg[8] # !XD1L4 & (XB1L136);


--XB1L138 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[8]~2877
--operation mode is normal

XB1L138 = XD1L1 & XB1_iE_reg # !XD1L1 & (XB1L137);


--DC1L464 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[8]~7812
--operation mode is normal

DC1L464 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[0] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[8]);


--DC1L465 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[8]~7813
--operation mode is normal

DC1L465 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[0] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L464);


--F1L598 is position_velocity_interface_unit:inst18|Mux~3649
--operation mode is normal

F1L598 = VJ1_dc_address[4] & (F1L594 & (F1L596) # !F1L594 & F1L586) # !VJ1_dc_address[4] & (F1L594);


--E1_VELOCITY[8] is simple_pvu:inst13|VELOCITY[8]
--operation mode is normal

E1_VELOCITY[8]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L594;
E1_VELOCITY[8] = DFFE(E1_VELOCITY[8]_lut_out, clk, , , E1L421);


--E1L973 is simple_pvu:inst13|data_output[31]~7736
--operation mode is normal

E1L973 = VJ1_dc_address[4] & (E1L971 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L199);


--FJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~684
--operation mode is normal

FJ1L85 = FJ1_CWP_out_pre_mask[4] & (!FJ1_saved_status[8] # !FJ1L18) # !FJ1_CWP_out_pre_mask[4] & !FJ1L17 & (!FJ1_saved_status[8] # !FJ1L18);

--FJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~714
--operation mode is normal

FJ1L87 = FJ1_CWP_out_pre_mask[4] & (!FJ1_saved_status[8] # !FJ1L18) # !FJ1_CWP_out_pre_mask[4] & !FJ1L17 & (!FJ1_saved_status[8] # !FJ1L18);


--HE14L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~505
--operation mode is arithmetic

HE14L23 = CE1_pp_carry_reg_node[4] $ CE1_partial_product_node[0][8] $ HE14L26;

--HE14L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~507
--operation mode is arithmetic

HE14L24 = CARRY(CE1_pp_carry_reg_node[4] & (!HE14L26 # !CE1_partial_product_node[0][8]) # !CE1_pp_carry_reg_node[4] & !CE1_partial_product_node[0][8] & !HE14L26);


--HE11L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~494
--operation mode is arithmetic

HE11L19 = CE1_partial_product_node[1][6] $ CE1_partial_product_node[2][4] $ !HE11L22;

--HE11L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~496
--operation mode is arithmetic

HE11L20 = CARRY(CE1_partial_product_node[1][6] & !CE1_partial_product_node[2][4] & !HE11L22 # !CE1_partial_product_node[1][6] & (!HE11L22 # !CE1_partial_product_node[2][4]));


--CE1_partial_product_node[4][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][0]
--operation mode is normal

CE1_partial_product_node[4][0]_lut_out = KJ1_true_regA[0] $ !DE1L33 # !DE1L22;
CE1_partial_product_node[4][0] = DFFE(CE1_partial_product_node[4][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][2]
--operation mode is normal

CE1_partial_product_node[3][2]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[2]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[1]);
CE1_partial_product_node[3][2] = DFFE(CE1_partial_product_node[3][2]_lut_out, clk, K1_data_out, , JH1L8);


--N1L105 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9810
--operation mode is arithmetic

N1L105 = N1L109 $ (KJ1L50 & KJ1L87);

--N1L106 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9812
--operation mode is arithmetic

N1L106 = CARRY(!N1L109 & (!KJ1L87 # !KJ1L50));


--N1L107 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9814
--operation mode is normal

N1L107 = KJ1_true_regA[31] & N1L105 # !KJ1_true_regA[31] & (KJ1_true_regA[8]);


--MK1_rx_data[7] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[7]
--operation mode is normal

MK1_rx_data[7]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
MK1_rx_data[7] = DFFE(MK1_rx_data[7]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L49 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~678
--operation mode is normal

LK1L49 = T1L2 & !MK1_rx_data[7] & (!LK1_control_reg[7] # !XD1L1) # !T1L2 & (!LK1_control_reg[7] # !XD1L1);

--LK1L51 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~726
--operation mode is normal

LK1L51 = T1L2 & !MK1_rx_data[7] & (!LK1_control_reg[7] # !XD1L1) # !T1L2 & (!LK1_control_reg[7] # !XD1L1);


--LK1L50 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[7]~712
--operation mode is normal

LK1L50 = (XD1L2 & !LK1_tx_data[7] & (!XD1L5 # !MK1_rx_char_ready) # !XD1L2 & (!XD1L5 # !MK1_rx_char_ready)) & CASCADE(LK1L51);


--HK1_rx_data[7] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[7]
--operation mode is normal

HK1_rx_data[7]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8];
HK1_rx_data[7] = DFFE(HK1_rx_data[7]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L48 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~683
--operation mode is normal

GK1L48 = T1L2 & !HK1_rx_data[7] & (!GK1_control_reg[7] # !XD1L1) # !T1L2 & (!GK1_control_reg[7] # !XD1L1);

--GK1L50 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~727
--operation mode is normal

GK1L50 = T1L2 & !HK1_rx_data[7] & (!GK1_control_reg[7] # !XD1L1) # !T1L2 & (!GK1_control_reg[7] # !XD1L1);


--GK1L49 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[7]~713
--operation mode is normal

GK1L49 = (XD1L2 & !GK1_tx_data[7] & (!XD1L5 # !HK1_rx_char_ready) # !XD1L2 & (!XD1L5 # !HK1_rx_char_ready)) & CASCADE(GK1L50);


--XB1_endofpacketvalue_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[7]
--operation mode is normal

XB1_endofpacketvalue_reg[7]_lut_out = ZJ1_op_a[7];
XB1_endofpacketvalue_reg[7] = DFFE(XB1_endofpacketvalue_reg[7]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[7]
--operation mode is normal

XB1_spi_slave_select_reg[7]_lut_out = XB1_spi_slave_select_holding_reg[7];
XB1_spi_slave_select_reg[7] = DFFE(XB1_spi_slave_select_reg[7]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[7]
--operation mode is normal

XB1_rx_holding_reg[7]_lut_out = XB1_shift_reg[7];
XB1_rx_holding_reg[7] = DFFE(XB1_rx_holding_reg[7]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L81 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5314
--operation mode is normal

XB1L81 = XD1L3 & XB1_spi_slave_select_reg[7] # !XD1L3 & (XB1_rx_holding_reg[7]);


--XB1L82 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5315
--operation mode is normal

XB1L82 = XD1L4 & XB1_endofpacketvalue_reg[7] # !XD1L4 & (XB1L81);


--XB1L83 is dual_processor:inst|dac_spi:the_dac_spi|data_to_cpu[7]~5316
--operation mode is normal

XB1L83 = XD1L1 & XB1_iRRDY_reg # !XD1L1 & (XB1L82);


--E1L967 is simple_pvu:inst13|data_output[31]~7732
--operation mode is normal

E1L967 = E1_POSITION_PRELOAD[7] & !VJ1_dc_address[3];


--E1L969 is simple_pvu:inst13|data_output[31]~7733
--operation mode is normal

E1L969 = VJ1_dc_address[5] & (E1_VELOCITY[7] # VJ1_dc_address[4]) # !VJ1_dc_address[5] & (!VJ1_dc_address[4] & E1L193);


--DC1L462 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[7]~7815
--operation mode is normal

DC1L462 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[7] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[7]);


--DC1L463 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[7]~7816
--operation mode is normal

DC1L463 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L462);


--FJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~685
--operation mode is normal

FJ1L82 = FJ1_CWP_out_pre_mask[3] & (!FJ1_saved_status[7] # !FJ1L18) # !FJ1_CWP_out_pre_mask[3] & !FJ1L17 & (!FJ1_saved_status[7] # !FJ1L18);

--FJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[7]~715
--operation mode is normal

FJ1L84 = FJ1_CWP_out_pre_mask[3] & (!FJ1_saved_status[7] # !FJ1L18) # !FJ1_CWP_out_pre_mask[3] & !FJ1L17 & (!FJ1_saved_status[7] # !FJ1L18);


--HE14L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~509
--operation mode is arithmetic

HE14L25 = CE1_partial_product_node[0][7] $ (!HE14L28);

--HE14L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~511
--operation mode is arithmetic

HE14L26 = CARRY(CE1_partial_product_node[0][7] # !HE14L28);


--HE11L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~498
--operation mode is arithmetic

HE11L21 = CE1_partial_product_node[1][5] $ CE1_partial_product_node[2][3] $ HE11L24;

--HE11L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~500
--operation mode is arithmetic

HE11L22 = CARRY(CE1_partial_product_node[1][5] & (CE1_partial_product_node[2][3] # !HE11L24) # !CE1_partial_product_node[1][5] & CE1_partial_product_node[2][3] & !HE11L24);


--CE1_partial_product_node[3][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][1]
--operation mode is normal

CE1_partial_product_node[3][1]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[1]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[0]);
CE1_partial_product_node[3][1] = DFFE(CE1_partial_product_node[3][1]_lut_out, clk, K1_data_out, , JH1L8);


--N1L108 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9816
--operation mode is arithmetic

N1L108 = N1L112 $ (!KJ1L88 # !KJ1L46);

--N1L109 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9818
--operation mode is arithmetic

N1L109 = CARRY(KJ1L46 & KJ1L88 # !N1L112);


--N1L110 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9820
--operation mode is normal

N1L110 = KJ1_true_regA[31] & N1L108 # !KJ1_true_regA[31] & (KJ1_true_regA[7]);


--RD1_counter_snapshot[22] is dual_processor:inst|timer2:the_timer2|counter_snapshot[22]
--operation mode is normal

RD1_counter_snapshot[22]_lut_out = RD1_internal_counter[22];
RD1_counter_snapshot[22] = DFFE(RD1_counter_snapshot[22]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L181 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1320
--operation mode is normal

RD1L181 = XD1L5 & !RD1_period_l_register[6] & (!RD1_counter_snapshot[22] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[22] # !XD1L3);

--RD1L183 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1400
--operation mode is normal

RD1L183 = XD1L5 & !RD1_period_l_register[6] & (!RD1_counter_snapshot[22] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[22] # !XD1L3);


--RD1_counter_snapshot[6] is dual_processor:inst|timer2:the_timer2|counter_snapshot[6]
--operation mode is normal

RD1_counter_snapshot[6]_lut_out = RD1_internal_counter[6];
RD1_counter_snapshot[6] = DFFE(RD1_counter_snapshot[6]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L182 is dual_processor:inst|timer2:the_timer2|read_mux_out[6]~1369
--operation mode is normal

RD1L182 = (XD1L1 & !RD1_period_h_register[6] & (!RD1_counter_snapshot[6] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[6] # !XD1L6)) & CASCADE(RD1L183);


--PD1_counter_snapshot[22] is dual_processor:inst|timer1:the_timer1|counter_snapshot[22]
--operation mode is normal

PD1_counter_snapshot[22]_lut_out = PD1_internal_counter[22];
PD1_counter_snapshot[22] = DFFE(PD1_counter_snapshot[22]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L180 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1305
--operation mode is normal

PD1L180 = XD1L5 & !PD1_period_l_register[6] & (!PD1_counter_snapshot[22] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[22] # !XD1L3);

--PD1L182 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1398
--operation mode is normal

PD1L182 = XD1L5 & !PD1_period_l_register[6] & (!PD1_counter_snapshot[22] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[22] # !XD1L3);


--PD1_counter_snapshot[6] is dual_processor:inst|timer1:the_timer1|counter_snapshot[6]
--operation mode is normal

PD1_counter_snapshot[6]_lut_out = PD1_internal_counter[6];
PD1_counter_snapshot[6] = DFFE(PD1_counter_snapshot[6]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L181 is dual_processor:inst|timer1:the_timer1|read_mux_out[6]~1366
--operation mode is normal

PD1L181 = (XD1L1 & !PD1_period_h_register[6] & (!PD1_counter_snapshot[6] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[6] # !XD1L6)) & CASCADE(PD1L182);


--XB1_endofpacketvalue_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|endofpacketvalue_reg[6]
--operation mode is normal

XB1_endofpacketvalue_reg[6]_lut_out = ZJ1_op_a[6];
XB1_endofpacketvalue_reg[6] = DFFE(XB1_endofpacketvalue_reg[6]_lut_out, clk, K1_data_out, , XB1_endofpacketvalue_wr_strobe);


--XB1_spi_slave_select_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_reg[6]
--operation mode is normal

XB1_spi_slave_select_reg[6]_lut_out = XB1_spi_slave_select_holding_reg[6];
XB1_spi_slave_select_reg[6] = DFFE(XB1_spi_slave_select_reg[6]_lut_out, clk, K1_data_out, , XB1L58);


--XB1_rx_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|rx_holding_reg[6]
--operation mode is normal

XB1_rx_holding_reg[6]_lut_out = XB1_shift_reg[6];
XB1_rx_holding_reg[6] = DFFE(XB1_rx_holding_reg[6]_lut_out, clk, K1_data_out, , XB1L240);


--XB1L133 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2879
--operation mode is normal

XB1L133 = XD1L3 & XB1_spi_slave_select_reg[6] # !XD1L3 & (XB1_rx_holding_reg[6]);


--XB1L134 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2880
--operation mode is normal

XB1L134 = XD1L4 & XB1_endofpacketvalue_reg[6] # !XD1L4 & (XB1L133);


--XB1L135 is dual_processor:inst|dac_spi:the_dac_spi|p1_data_to_cpu[6]~2881
--operation mode is normal

XB1L135 = XD1L1 & XB1_iTRDY_reg # !XD1L1 & (XB1L134);


--DC1L460 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[6]~7818
--operation mode is normal

DC1L460 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME9_q[6] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[6]);


--DC1L461 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[6]~7819
--operation mode is normal

DC1L461 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME7_q[6] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L460);


--F1L570 is position_velocity_interface_unit:inst18|Mux~3635
--operation mode is normal

F1L570 = VJ1_dc_address[4] & (F1L566 & (F1L568) # !F1L566 & F1L558) # !VJ1_dc_address[4] & (F1L566);


--E1_VELOCITY[6] is simple_pvu:inst13|VELOCITY[6]
--operation mode is normal

E1_VELOCITY[6]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L592;
E1_VELOCITY[6] = DFFE(E1_VELOCITY[6]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[6] is simple_pvu:inst13|VELOCITY_COUNT[6]
--operation mode is arithmetic

E1_VELOCITY_COUNT[6]_lut_out = E1_VELOCITY_COUNT[6] $ !E1L505;
E1_VELOCITY_COUNT[6] = DFFE(E1_VELOCITY_COUNT[6]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L508 is simple_pvu:inst13|VELOCITY_COUNT[6]~1820
--operation mode is arithmetic

E1L508 = CARRY(E1_VELOCITY_COUNT[6] & !E1L505);


--E1L965 is simple_pvu:inst13|data_output[31]~7730
--operation mode is normal

E1L965 = VJ1_dc_address[4] & (E1L963 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & E1L187);


--FJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~686
--operation mode is normal

FJ1L79 = CK12_regout # CK18_regout # !CK14_regout;

--FJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~716
--operation mode is normal

FJ1L81 = CK12_regout # CK18_regout # !CK14_regout;


--FJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[6]~695
--operation mode is normal

FJ1L80 = (FJ1_CWP_out_pre_mask[2] & (!FJ1_saved_status[6] # !FJ1L18) # !FJ1_CWP_out_pre_mask[2] & !FJ1L17 & (!FJ1_saved_status[6] # !FJ1L18)) & CASCADE(FJ1L81);


--HE14L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~513
--operation mode is arithmetic

HE14L27 = CE1_pp_carry_reg_node[3] $ CE1_partial_product_node[0][6] $ HE14L12;

--HE14L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~515
--operation mode is arithmetic

HE14L28 = CARRY(CE1_pp_carry_reg_node[3] & (!HE14L12 # !CE1_partial_product_node[0][6]) # !CE1_pp_carry_reg_node[3] & !CE1_partial_product_node[0][6] & !HE14L12);


--HE11L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~502
--operation mode is arithmetic

HE11L23 = CE1_partial_product_node[1][4] $ CE1_partial_product_node[2][2] $ !HE11L6;

--HE11L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~504
--operation mode is arithmetic

HE11L24 = CARRY(CE1_partial_product_node[1][4] & !CE1_partial_product_node[2][2] & !HE11L6 # !CE1_partial_product_node[1][4] & (!HE11L6 # !CE1_partial_product_node[2][2]));


--CE1_partial_product_node[3][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][0]
--operation mode is normal

CE1_partial_product_node[3][0]_lut_out = KJ1_true_regA[0] $ !DE1L32 # !DE1L20;
CE1_partial_product_node[3][0] = DFFE(CE1_partial_product_node[3][0]_lut_out, clk, K1_data_out, , JH1L8);


--N1L111 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9822
--operation mode is arithmetic

N1L111 = N1L80 $ (KJ1L57 & KJ1L89);

--N1L112 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9824
--operation mode is arithmetic

N1L112 = CARRY(!N1L80 & (!KJ1L89 # !KJ1L57));


--N1L113 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9826
--operation mode is normal

N1L113 = KJ1_true_regA[31] & N1L111 # !KJ1_true_regA[31] & (KJ1_true_regA[6]);


--C2_OK_FOR_X4_PULSE is div_by_5:inst6|OK_FOR_X4_PULSE
--operation mode is normal

C2_OK_FOR_X4_PULSE_lut_out = C2_REQUEST_FOR_X4_PULSE;
C2_OK_FOR_X4_PULSE = DFFE(C2_OK_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--C2_REQUEST_FOR_X4_PULSE is div_by_5:inst6|REQUEST_FOR_X4_PULSE
--operation mode is normal

C2_REQUEST_FOR_X4_PULSE_lut_out = C2_TMPAA $ C2_TMPBB $ C2_AAA $ C2_BBB;
C2_REQUEST_FOR_X4_PULSE = DFFE(C2_REQUEST_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--C2L33 is div_by_5:inst6|Mux~105
--operation mode is normal

C2L33 = C2_TMPAA & !C2_AAA & (C2_TMPBB $ C2_BBB) # !C2_TMPAA & C2_AAA & (C2_TMPBB $ C2_BBB);


--C2L18 is div_by_5:inst6|DIVCNT[3]~1092
--operation mode is normal

C2L18 = C2L27 & C2_X4_INTERNAL & (C2_UP_DN_INTERNAL $ !C2_PREV_UD);


--C2_DIVCNT[0] is div_by_5:inst6|DIVCNT[0]
--operation mode is normal

C2_DIVCNT[0]_lut_out = C2L18 & (!C2_DIVCNT[0]);
C2_DIVCNT[0] = DFFE(C2_DIVCNT[0]_lut_out, clk, !SC1_data_out[0], , C2L20);


--C2_DIVCNT[1] is div_by_5:inst6|DIVCNT[1]
--operation mode is normal

C2_DIVCNT[1]_lut_out = C2L18 & (C2_DIVCNT[0] $ C2_DIVCNT[1]);
C2_DIVCNT[1] = DFFE(C2_DIVCNT[1]_lut_out, clk, !SC1_data_out[0], , C2L20);


--C2L4 is div_by_5:inst6|add~278
--operation mode is normal

C2L4 = C2_DIVCNT[0] & C2_DIVCNT[1];


--C2L19 is div_by_5:inst6|DIVCNT[3]~1094
--operation mode is normal

C2L19 = C2L27 # C2L24 & (C2_DIVCNT[3] $ C2L3);


--C2L20 is div_by_5:inst6|DIVCNT[3]~1095
--operation mode is normal

C2L20 = C2_X4_INTERNAL & (C2L19 # C2_UP_DN_INTERNAL $ C2_PREV_UD) # !C2_X4_INTERNAL & (C2_UP_DN_INTERNAL $ C2_PREV_UD);


--F1_LATCHED_V_COUNT_Q4[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[31]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[31]_lut_out = !D1_UP_DN_INTERNAL;
F1_LATCHED_V_COUNT_Q4[31] = DFFE(F1_LATCHED_V_COUNT_Q4[31]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[31] is position_velocity_interface_unit:inst18|VELOCITY[31]
--operation mode is normal

F1_VELOCITY[31]_lut_out = !F1L1443 & (F1L1855 & (F1L1741) # !F1L1855 & F1L1743);
F1_VELOCITY[31] = DFFE(F1_VELOCITY[31]_lut_out, clk, , , F1L1278);


--F1L894 is position_velocity_interface_unit:inst18|Mux~3797
--operation mode is normal

F1L894 = VJ1_dc_address[3] & (VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[31]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[31]);


--F1_VELOCITY_COUNT[31] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[31]
--operation mode is normal

F1_VELOCITY_COUNT[31]_lut_out = F1L1437 $ F1_VELOCITY_COUNT[31];
F1_VELOCITY_COUNT[31] = DFFE(F1_VELOCITY_COUNT[31]_lut_out, clk, !SC1_data_out[0], , F1L1345);


--F1L898 is position_velocity_interface_unit:inst18|Mux~3799
--operation mode is normal

F1L898 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[31];


--F1L802 is position_velocity_interface_unit:inst18|Mux~3751
--operation mode is normal

F1L802 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[23] # !F1L1853 & (F1L1138));


--E1L884 is simple_pvu:inst13|add~2838
--operation mode is normal

E1L884 = E1_LATCHED_V_COUNT_Q1[31] $ (E1L880 $ !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31]);


--E1L886 is simple_pvu:inst13|add~2842
--operation mode is normal

E1L886 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ E1L883 $ !E1_LATCHED_V_COUNT_Q1[31];


--E1_VELOCITY_COUNT[30] is simple_pvu:inst13|VELOCITY_COUNT[30]
--operation mode is arithmetic

E1_VELOCITY_COUNT[30]_lut_out = E1_VELOCITY_COUNT[30] $ (!E1L577);
E1_VELOCITY_COUNT[30] = DFFE(E1_VELOCITY_COUNT[30]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L580 is simple_pvu:inst13|VELOCITY_COUNT[30]~1892
--operation mode is arithmetic

E1L580 = CARRY(E1_VELOCITY_COUNT[30] & (!E1L577));


--E1L840 is simple_pvu:inst13|add~2778
--operation mode is normal

E1L840 = D2_UP_DN_INTERNAL $ (E1L833 $ E1L289);


--D2_X4_INTERNAL is quad_decoder:inst10|X4_INTERNAL
--operation mode is normal

D2_X4_INTERNAL_lut_out = D2_OK_FOR_X4_PULSE & (!D2_REQUEST_FOR_X4_PULSE & !D2L21);
D2_X4_INTERNAL = DFFE(D2_X4_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--HE20_sout_node[22] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[22]
--operation mode is normal

HE20_sout_node[22]_lut_out = HE14L33 $ HE11L29 $ !HE20L49;
HE20_sout_node[22] = DFFE(HE20_sout_node[22]_lut_out, clk, K1_data_out, , JH1L8);


--HE17_sout_node[21] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[21]
--operation mode is normal

HE17_sout_node[21]_lut_out = HE8L19 $ HE5L13 $ !HE17L49;
HE17_sout_node[21] = DFFE(HE17_sout_node[21]_lut_out, clk, K1_data_out, , JH1L8);


--HE23L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~634
--operation mode is arithmetic

HE23L36 = HE20_sout_node[22] $ HE17_sout_node[20] $ !HE23L49;

--HE23L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~636
--operation mode is arithmetic

HE23L37 = CARRY(HE20_sout_node[22] & (HE17_sout_node[20] # !HE23L49) # !HE20_sout_node[22] & HE17_sout_node[20] & !HE23L49);


--CE1_partial_product_node[7][17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][17]
--operation mode is normal

CE1_partial_product_node[7][17]_lut_out = !DE1L39 # !DE1L28;
CE1_partial_product_node[7][17] = DFFE(CE1_partial_product_node[7][17]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][15]
--operation mode is normal

CE1_partial_product_node[8][15]_lut_out = !DE1L29 # !KJ1_true_regA[15];
CE1_partial_product_node[8][15] = DFFE(CE1_partial_product_node[8][15]_lut_out, clk, K1_data_out, , JH1L8);


--EE2_single_input_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[16]
--operation mode is arithmetic

EE2_single_input_node[16]_lut_out = CE1_partial_product_node[7][16] $ CE1_partial_product_node[8][14] $ !EE2L41;
EE2_single_input_node[16] = DFFE(EE2_single_input_node[16]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[16]~124
--operation mode is arithmetic

EE2L43 = CARRY(CE1_partial_product_node[7][16] & !CE1_partial_product_node[8][14] & !EE2L41 # !CE1_partial_product_node[7][16] & (!EE2L41 # !CE1_partial_product_node[8][14]));


--N1L114 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9828
--operation mode is normal

N1L114 = N1L139 $ (!KJ1L90 # !KJ1L44);


--N1_q[30] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[30]
--operation mode is normal

N1_q[30]_lut_out = CJ1_custom_instruction_start[0] & N1L140 # !CJ1_custom_instruction_start[0] & (N1_q[29]);
N1_q[30] = DFFE(N1_q[30]_lut_out, clk, K1_data_out, , JH1L8);


--F1L830 is position_velocity_interface_unit:inst18|Mux~3765
--operation mode is normal

F1L830 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[25];


--F1L828 is position_velocity_interface_unit:inst18|Mux~3764
--operation mode is normal

F1L828 = VJ1_dc_address[4] & (F1L826 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L802);


--F1L824 is position_velocity_interface_unit:inst18|Mux~3762
--operation mode is normal

F1L824 = VJ1_dc_address[3] & (F1L822 & (F1_VELOCITY[25]) # !F1L822 & F1_LATCHED_V_COUNT_Q4[25]) # !VJ1_dc_address[3] & (F1L822);


--E1_VELOCITY_COUNT[25] is simple_pvu:inst13|VELOCITY_COUNT[25]
--operation mode is arithmetic

E1_VELOCITY_COUNT[25]_lut_out = E1_VELOCITY_COUNT[25] $ E1L562;
E1_VELOCITY_COUNT[25] = DFFE(E1_VELOCITY_COUNT[25]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L565 is simple_pvu:inst13|VELOCITY_COUNT[25]~1877
--operation mode is arithmetic

E1L565 = CARRY(!E1L562 # !E1_VELOCITY_COUNT[25]);


--E1_VELOCITY[25] is simple_pvu:inst13|VELOCITY[25]
--operation mode is normal

E1_VELOCITY[25]_lut_out = !E1L586 & (E1L1059 & E1L848 # !E1L1059 & (E1L851));
E1_VELOCITY[25] = DFFE(E1_VELOCITY[25]_lut_out, clk, , , E1L421);


--HE23L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~638
--operation mode is arithmetic

HE23L38 = HE20_sout_node[22] $ HE17_sout_node[15] $ HE23L43;

--HE23L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~640
--operation mode is arithmetic

HE23L39 = CARRY(HE20_sout_node[22] & !HE17_sout_node[15] & !HE23L43 # !HE20_sout_node[22] & (!HE23L43 # !HE17_sout_node[15]));


--EE2_single_input_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[11]
--operation mode is arithmetic

EE2_single_input_node[11]_lut_out = CE1_partial_product_node[7][11] $ CE1_partial_product_node[8][9] $ EE2L31;
EE2_single_input_node[11] = DFFE(EE2_single_input_node[11]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[11]~127
--operation mode is arithmetic

EE2L33 = CARRY(CE1_partial_product_node[7][11] & (CE1_partial_product_node[8][9] # !EE2L31) # !CE1_partial_product_node[7][11] & CE1_partial_product_node[8][9] & !EE2L31);


--N1_q[25] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[25]
--operation mode is normal

N1_q[25]_lut_out = CJ1_custom_instruction_start[0] & N1L143 # !CJ1_custom_instruction_start[0] & (N1_q[24]);
N1_q[25] = DFFE(N1_q[25]_lut_out, clk, K1_data_out, , JH1L8);


--GK1_readdata[1] is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|readdata[1]
--operation mode is normal

GK1_readdata[1]_lut_out = !GK1L31;
GK1_readdata[1] = DFFE(GK1_readdata[1]_lut_out, clk, K1_data_out, , );


--LK1_readdata[1] is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|readdata[1]
--operation mode is normal

LK1_readdata[1]_lut_out = !LK1L32;
LK1_readdata[1] = DFFE(LK1_readdata[1]_lut_out, clk, K1_data_out, , );


--DC1L87 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13747
--operation mode is normal

DC1L87 = GK1_readdata[1] & (LK1_readdata[1] # !WD1_enet_nios_data_master_qualified_request_uart2_s1) # !GK1_readdata[1] & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & (LK1_readdata[1] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);

--DC1L92 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13866
--operation mode is normal

DC1L92 = GK1_readdata[1] & (LK1_readdata[1] # !WD1_enet_nios_data_master_qualified_request_uart2_s1) # !GK1_readdata[1] & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & (LK1_readdata[1] # !WD1_enet_nios_data_master_qualified_request_uart2_s1);


--PD1_readdata[1] is dual_processor:inst|timer1:the_timer1|readdata[1]
--operation mode is normal

PD1_readdata[1]_lut_out = !PD1L166;
PD1_readdata[1] = DFFE(PD1_readdata[1]_lut_out, clk, K1_data_out, , );


--E1L893Q is simple_pvu:inst13|data_output[1]~reg0
--operation mode is normal

E1L893Q_lut_out = E1L888 & (E1L101 & E1L893Q # !E1L101 & (E1L113)) # !E1L888 & (E1L893Q);
E1L893Q = DFFE(E1L893Q_lut_out, clk, , , );


--DC1L90 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13803
--operation mode is normal

DC1L90 = (PD1_readdata[1] & (E1L893Q # !ED1_chipselect_to_the_pv_unit2) # !PD1_readdata[1] & !QD1_enet_nios_data_master_requests_timer1_s1 & (E1L893Q # !ED1_chipselect_to_the_pv_unit2)) & CASCADE(DC1L92);

--DC1L93 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[1]~13867
--operation mode is normal

DC1L93 = (PD1_readdata[1] & (E1L893Q # !ED1_chipselect_to_the_pv_unit2) # !PD1_readdata[1] & !QD1_enet_nios_data_master_requests_timer1_s1 & (E1L893Q # !ED1_chipselect_to_the_pv_unit2)) & CASCADE(DC1L92);


--GC1_d1_data_in[1] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[1]
--operation mode is normal

GC1_d1_data_in[1]_lut_out = UK5_dffs[0];
GC1_d1_data_in[1] = DFFE(GC1_d1_data_in[1]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[1] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[1]
--operation mode is normal

GC1_d2_data_in[1]_lut_out = GC1_d1_data_in[1];
GC1_d2_data_in[1] = DFFE(GC1_d2_data_in[1]_lut_out, clk, K1_data_out, , );


--F1_LS_CAM_LATCH_DATA_INPUT[1] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[1]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[1]_lut_out = TK3_matchout_node[1] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[1] & (F1_LS_CAM_LATCH_DATA_INPUT[1]);
F1_LS_CAM_LATCH_DATA_INPUT[1] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[1]_lut_out, clk, !SC1_data_out[0], , );


--XB1_MISO_reg is dual_processor:inst|dac_spi:the_dac_spi|MISO_reg
--operation mode is normal

XB1_MISO_reg_lut_out = XB1L192 & (XB1_SCLK_reg & XB1_MISO_reg # !XB1_SCLK_reg & (MISO_dac_spi)) # !XB1L192 & XB1_MISO_reg;
XB1_MISO_reg = DFFE(XB1_MISO_reg_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[0] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[0]
--operation mode is normal

XB1_tx_holding_reg[0]_lut_out = ZJ1_op_a[0];
XB1_tx_holding_reg[0] = DFFE(XB1_tx_holding_reg[0]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L184 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4003
--operation mode is normal

XB1L184 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[0] # !XB1_transmitting & (XB1_tx_holding_reg[0])) # !XB1_tx_holding_primed & XB1_shift_reg[0];


--F1L498 is position_velocity_interface_unit:inst18|Mux~3599
--operation mode is normal

F1L498 = !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_VELOCITY_COUNT[1]);


--F1L490 is position_velocity_interface_unit:inst18|Mux~3595
--operation mode is normal

F1L490 = F1L488 & (F1_VELOCITY[1] # !VJ1_dc_address[3]) # !F1L488 & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[1]);


--F1L496 is position_velocity_interface_unit:inst18|Mux~3598
--operation mode is normal

F1L496 = VJ1_dc_address[4] & (F1L492 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L494);


--LH1L148 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~66
--operation mode is normal

LH1L148 = DH1_subinstruction_2[5] & !DH1_subinstruction_2[4] & !DH1_subinstruction_2[3] & !DH1_subinstruction_2[2];


--LH1L149 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_instruction_decoder:the_enet_nios_instruction_decoder|p_unqualified_custom_instruction_start_0~67
--operation mode is normal

LH1L149 = LH1L147 & LH1L148 & !DH1_instruction_2[10] & !DH1_instruction_2[11];


--KJ1L74 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3624
--operation mode is normal

KJ1L74 = YJ1_do_fwd_a_alu & (RJ2_regout $ MJ2_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[1];


--CC1_USR0_enet_nios_s1_ci_cycle_counter[4] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[4]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[4]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[5];
CC1_USR0_enet_nios_s1_ci_cycle_counter[4] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[4]_lut_out, clk, K1_data_out, , JH1L8);


--F1_LATCHED_V_COUNT_Q4[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[19]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[19]_lut_out = F1_VELOCITY_COUNT[19];
F1_LATCHED_V_COUNT_Q4[19] = DFFE(F1_LATCHED_V_COUNT_Q4[19]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[19] is position_velocity_interface_unit:inst18|VELOCITY[19]
--operation mode is normal

F1_VELOCITY[19]_lut_out = !F1L1443 & (F1L1855 & (F1L1655) # !F1L1855 & F1L1658);
F1_VELOCITY[19] = DFFE(F1_VELOCITY[19]_lut_out, clk, , , F1L1278);


--F1L740 is position_velocity_interface_unit:inst18|Mux~3720
--operation mode is normal

F1L740 = VJ1_dc_address[3] & (VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[19]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[19]);


--F1_VELOCITY_COUNT[19] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[19]
--operation mode is arithmetic

F1_VELOCITY_COUNT[19]_lut_out = F1_VELOCITY_COUNT[19] $ F1L1401;
F1_VELOCITY_COUNT[19] = DFFE(F1_VELOCITY_COUNT[19]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1404 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[19]~1283
--operation mode is arithmetic

F1L1404 = CARRY(!F1L1401 # !F1_VELOCITY_COUNT[19]);


--F1L744 is position_velocity_interface_unit:inst18|Mux~3722
--operation mode is normal

F1L744 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[19]);


--F1L746 is position_velocity_interface_unit:inst18|Mux~3723
--operation mode is normal

F1L746 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[19] # !F1L1853 & (F1L1106));


--E1L798 is simple_pvu:inst13|add~2722
--operation mode is arithmetic

E1L798 = E1_LATCHED_V_COUNT_Q1[19] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ !E1L791;

--E1L800 is simple_pvu:inst13|add~2724
--operation mode is arithmetic

E1L800 = CARRY(E1_LATCHED_V_COUNT_Q1[19] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & !E1L791 # !E1_LATCHED_V_COUNT_Q1[19] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] # !E1L791));


--E1L801 is simple_pvu:inst13|add~2726
--operation mode is arithmetic

E1L801 = E1_LATCHED_V_COUNT_Q1[19] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ !E1L794;

--E1L803 is simple_pvu:inst13|add~2728
--operation mode is arithmetic

E1L803 = CARRY(E1_LATCHED_V_COUNT_Q1[19] & (!E1L794 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]) # !E1_LATCHED_V_COUNT_Q1[19] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & !E1L794);


--E1L261 is simple_pvu:inst13|POSITION_COUNT[19]~1833
--operation mode is normal

E1L261 = E1L1057 & E1_POSITION_PRELOAD[19] # !E1L1057 & (E1L261);


--E1L263Q is simple_pvu:inst13|POSITION_COUNT[19]~4833
--operation mode is normal

E1L263Q_lut_out = E1L261 $ E1L804;
E1L263Q = DFFE(E1L263Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--HE20_sout_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[17]
--operation mode is arithmetic

HE20_sout_node[17]_lut_out = HE14L33 $ HE11L30 $ !HE20L41;
HE20_sout_node[17] = DFFE(HE20_sout_node[17]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[17]~174
--operation mode is arithmetic

HE20L43 = CARRY(HE14L33 & (HE11L30 # !HE20L41) # !HE14L33 & HE11L30 & !HE20L41);


--HE17_sout_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[9]
--operation mode is arithmetic

HE17_sout_node[9]_lut_out = HE8L20 $ HE5L14 $ !HE17L25;
HE17_sout_node[9] = DFFE(HE17_sout_node[9]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[9]~149
--operation mode is arithmetic

HE17L27 = CARRY(HE8L20 & (HE5L14 # !HE17L25) # !HE8L20 & HE5L14 & !HE17L25);


--CE1_partial_product_node[7][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][5]
--operation mode is normal

CE1_partial_product_node[7][5]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[5]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[4]);
CE1_partial_product_node[7][5] = DFFE(CE1_partial_product_node[7][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][3]
--operation mode is normal

CE1_partial_product_node[8][3]_lut_out = !DE1L29 # !KJ1_true_regA[3];
CE1_partial_product_node[8][3] = DFFE(CE1_partial_product_node[8][3]_lut_out, clk, K1_data_out, , JH1L8);


--N1L115 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9833
--operation mode is arithmetic

N1L115 = N1L125 $ (!KJ1L61 # !KJ1L91);

--N1L116 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9835
--operation mode is arithmetic

N1L116 = CARRY(KJ1L91 & KJ1L61 # !N1L125);


--N1L117 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9837
--operation mode is normal

N1L117 = KJ1_true_regA[31] & N1L115 # !KJ1_true_regA[31] & (KJ1_true_regA[19]);


--F1_LATCHED_V_COUNT_Q1[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[20]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[20]_lut_out = F1_VELOCITY_COUNT[20];
F1_LATCHED_V_COUNT_Q1[20] = DFFE(F1_LATCHED_V_COUNT_Q1[20]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[20] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[20]
--operation mode is arithmetic

F1_VELOCITY_COUNT[20]_lut_out = F1_VELOCITY_COUNT[20] $ (!F1L1404);
F1_VELOCITY_COUNT[20] = DFFE(F1_VELOCITY_COUNT[20]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1407 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[20]~1286
--operation mode is arithmetic

F1L1407 = CARRY(F1_VELOCITY_COUNT[20] & (!F1L1404));


--F1L760 is position_velocity_interface_unit:inst18|Mux~3730
--operation mode is normal

F1L760 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[20] # !F1L1853 & (F1L1114));


--F1L758 is position_velocity_interface_unit:inst18|Mux~3729
--operation mode is normal

F1L758 = VJ1_dc_address[2] & (F1L756 & (F1_VELOCITY[20]) # !F1L756 & F1_LATCHED_V_COUNT_Q3[20]) # !VJ1_dc_address[2] & (F1L756);


--E1L807 is simple_pvu:inst13|add~2734
--operation mode is arithmetic

E1L807 = E1_LATCHED_V_COUNT_Q1[20] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ E1L800;

--E1L809 is simple_pvu:inst13|add~2736
--operation mode is arithmetic

E1L809 = CARRY(E1_LATCHED_V_COUNT_Q1[20] & (!E1L800 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[20]) # !E1_LATCHED_V_COUNT_Q1[20] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & !E1L800);


--E1L810 is simple_pvu:inst13|add~2738
--operation mode is arithmetic

E1L810 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ E1_LATCHED_V_COUNT_Q1[20] $ E1L803;

--E1L812 is simple_pvu:inst13|add~2740
--operation mode is arithmetic

E1L812 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & (!E1L803 # !E1_LATCHED_V_COUNT_Q1[20]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & !E1_LATCHED_V_COUNT_Q1[20] & !E1L803);


--E1L269Q is simple_pvu:inst13|POSITION_COUNT[20]~4835
--operation mode is normal

E1L269Q_lut_out = E1L267 $ (E1L813);
E1L269Q = DFFE(E1L269Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L267 is simple_pvu:inst13|POSITION_COUNT[20]~1845
--operation mode is normal

E1L267 = E1L1057 & (E1_POSITION_PRELOAD[20]) # !E1L1057 & (E1L267);


--E1_POSITION_PRELOAD[20] is simple_pvu:inst13|POSITION_PRELOAD[20]
--operation mode is normal

E1_POSITION_PRELOAD[20]_lut_out = ZJ1_op_a[20];
E1_POSITION_PRELOAD[20] = DFFE(E1_POSITION_PRELOAD[20]_lut_out, clk, , , E1L347);


--HE20_sout_node[18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[18]
--operation mode is arithmetic

HE20_sout_node[18]_lut_out = HE14L33 $ HE11L32 $ HE20L43;
HE20_sout_node[18] = DFFE(HE20_sout_node[18]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[18]~177
--operation mode is arithmetic

HE20L45 = CARRY(HE14L33 & !HE11L32 & !HE20L43 # !HE14L33 & (!HE20L43 # !HE11L32));


--HE17_sout_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[10]
--operation mode is arithmetic

HE17_sout_node[10]_lut_out = HE8L22 $ HE5L16 $ HE17L27;
HE17_sout_node[10] = DFFE(HE17_sout_node[10]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[10]~152
--operation mode is arithmetic

HE17L29 = CARRY(HE8L22 & !HE5L16 & !HE17L27 # !HE8L22 & (!HE17L27 # !HE5L16));


--CE1_partial_product_node[7][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][6]
--operation mode is normal

CE1_partial_product_node[7][6]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[6]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[5]);
CE1_partial_product_node[7][6] = DFFE(CE1_partial_product_node[7][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][4]
--operation mode is normal

CE1_partial_product_node[8][4]_lut_out = !DE1L29 # !KJ1_true_regA[4];
CE1_partial_product_node[8][4] = DFFE(CE1_partial_product_node[8][4]_lut_out, clk, K1_data_out, , JH1L8);


--N1L118 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9839
--operation mode is arithmetic

N1L118 = N1L116 $ (KJ1L92 & KJ1L62);

--N1L119 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9841
--operation mode is arithmetic

N1L119 = CARRY(!N1L116 & (!KJ1L62 # !KJ1L92));


--N1L120 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9843
--operation mode is normal

N1L120 = KJ1_true_regA[31] & N1L118 # !KJ1_true_regA[31] & (KJ1_true_regA[20]);


--F1_LATCHED_V_COUNT_Q4[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[17]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[17]_lut_out = F1_VELOCITY_COUNT[17];
F1_LATCHED_V_COUNT_Q4[17] = DFFE(F1_LATCHED_V_COUNT_Q4[17]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[17] is position_velocity_interface_unit:inst18|VELOCITY[17]
--operation mode is normal

F1_VELOCITY[17]_lut_out = !F1L1443 & (F1L1855 & (F1L1637) # !F1L1855 & F1L1640);
F1_VELOCITY[17] = DFFE(F1_VELOCITY[17]_lut_out, clk, , , F1L1278);


--F1L712 is position_velocity_interface_unit:inst18|Mux~3706
--operation mode is normal

F1L712 = VJ1_dc_address[2] & (VJ1_dc_address[3] # F1_LATCHED_V_COUNT_Q3[17]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[17] & !VJ1_dc_address[3];


--F1_VELOCITY_COUNT[17] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[17]
--operation mode is arithmetic

F1_VELOCITY_COUNT[17]_lut_out = F1_VELOCITY_COUNT[17] $ F1L1395;
F1_VELOCITY_COUNT[17] = DFFE(F1_VELOCITY_COUNT[17]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1398 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[17]~1277
--operation mode is arithmetic

F1L1398 = CARRY(!F1L1395 # !F1_VELOCITY_COUNT[17]);


--F1L718 is position_velocity_interface_unit:inst18|Mux~3709
--operation mode is normal

F1L718 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[17] # !F1L1853 & (F1L1090));


--F1L716 is position_velocity_interface_unit:inst18|Mux~3708
--operation mode is normal

F1L716 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[17]);


--E1L780 is simple_pvu:inst13|add~2698
--operation mode is arithmetic

E1L780 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ E1_LATCHED_V_COUNT_Q1[17] $ !E1L773;

--E1L782 is simple_pvu:inst13|add~2700
--operation mode is arithmetic

E1L782 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & (!E1L773 # !E1_LATCHED_V_COUNT_Q1[17]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !E1_LATCHED_V_COUNT_Q1[17] & !E1L773);


--E1L783 is simple_pvu:inst13|add~2702
--operation mode is arithmetic

E1L783 = E1_LATCHED_V_COUNT_Q1[17] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ !E1L776;

--E1L785 is simple_pvu:inst13|add~2704
--operation mode is arithmetic

E1L785 = CARRY(E1_LATCHED_V_COUNT_Q1[17] & (!E1L776 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]) # !E1_LATCHED_V_COUNT_Q1[17] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !E1L776);


--E1L249 is simple_pvu:inst13|POSITION_COUNT[17]~1809
--operation mode is normal

E1L249 = E1L1057 & E1_POSITION_PRELOAD[17] # !E1L1057 & (E1L249);


--E1L251Q is simple_pvu:inst13|POSITION_COUNT[17]~4829
--operation mode is normal

E1L251Q_lut_out = E1L249 $ E1L786;
E1L251Q = DFFE(E1L251Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--HE20_sout_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[15]
--operation mode is arithmetic

HE20_sout_node[15]_lut_out = HE14L34 $ HE11L34 $ !HE20L37;
HE20_sout_node[15] = DFFE(HE20_sout_node[15]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[15]~180
--operation mode is arithmetic

HE20L39 = CARRY(HE14L34 & (HE11L34 # !HE20L37) # !HE14L34 & HE11L34 & !HE20L37);


--HE17_sout_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[7]
--operation mode is arithmetic

HE17_sout_node[7]_lut_out = HE8L24 $ HE5L18 $ !HE17L21;
HE17_sout_node[7] = DFFE(HE17_sout_node[7]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[7]~155
--operation mode is arithmetic

HE17L23 = CARRY(HE8L24 & (HE5L18 # !HE17L21) # !HE8L24 & HE5L18 & !HE17L21);


--CE1_partial_product_node[7][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][3]
--operation mode is normal

CE1_partial_product_node[7][3]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[3]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[2]);
CE1_partial_product_node[7][3] = DFFE(CE1_partial_product_node[7][3]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][1]
--operation mode is normal

CE1_partial_product_node[8][1]_lut_out = !DE1L29 # !KJ1_true_regA[1];
CE1_partial_product_node[8][1] = DFFE(CE1_partial_product_node[8][1]_lut_out, clk, K1_data_out, , JH1L8);


--EE2L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~129COMB
--operation mode is arithmetic

EE2L15 = VCC;

--EE2L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~131
--operation mode is arithmetic

EE2L16 = CARRY(EE2L17);


--N1L121 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9845
--operation mode is arithmetic

N1L121 = N1L131 $ (!KJ1L59 # !KJ1L93);

--N1L122 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9847
--operation mode is arithmetic

N1L122 = CARRY(KJ1L93 & KJ1L59 # !N1L131);


--N1L123 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9849
--operation mode is normal

N1L123 = KJ1_true_regA[31] & N1L121 # !KJ1_true_regA[31] & (KJ1_true_regA[17]);


--F1_VELOCITY_COUNT[18] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[18]
--operation mode is arithmetic

F1_VELOCITY_COUNT[18]_lut_out = F1_VELOCITY_COUNT[18] $ !F1L1398;
F1_VELOCITY_COUNT[18] = DFFE(F1_VELOCITY_COUNT[18]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1401 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[18]~1280
--operation mode is arithmetic

F1L1401 = CARRY(F1_VELOCITY_COUNT[18] & !F1L1398);


--F1_LATCHED_V_COUNT_Q1[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[18]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[18]_lut_out = F1_VELOCITY_COUNT[18];
F1_LATCHED_V_COUNT_Q1[18] = DFFE(F1_LATCHED_V_COUNT_Q1[18]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L732 is position_velocity_interface_unit:inst18|Mux~3716
--operation mode is normal

F1L732 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[18] # !F1L1853 & (F1L1098));


--F1L730 is position_velocity_interface_unit:inst18|Mux~3715
--operation mode is normal

F1L730 = VJ1_dc_address[2] & (F1L728 & (F1_VELOCITY[18]) # !F1L728 & F1_LATCHED_V_COUNT_Q3[18]) # !VJ1_dc_address[2] & F1L728;


--E1L789 is simple_pvu:inst13|add~2710
--operation mode is arithmetic

E1L789 = E1_LATCHED_V_COUNT_Q1[18] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ E1L782;

--E1L791 is simple_pvu:inst13|add~2712
--operation mode is arithmetic

E1L791 = CARRY(E1_LATCHED_V_COUNT_Q1[18] & (!E1L782 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[18]) # !E1_LATCHED_V_COUNT_Q1[18] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & !E1L782);


--E1L792 is simple_pvu:inst13|add~2714
--operation mode is arithmetic

E1L792 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ E1_LATCHED_V_COUNT_Q1[18] $ E1L785;

--E1L794 is simple_pvu:inst13|add~2716
--operation mode is arithmetic

E1L794 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & (!E1L785 # !E1_LATCHED_V_COUNT_Q1[18]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & !E1_LATCHED_V_COUNT_Q1[18] & !E1L785);


--E1_POSITION_PRELOAD[18] is simple_pvu:inst13|POSITION_PRELOAD[18]
--operation mode is normal

E1_POSITION_PRELOAD[18]_lut_out = ZJ1_op_a[18];
E1_POSITION_PRELOAD[18] = DFFE(E1_POSITION_PRELOAD[18]_lut_out, clk, , , E1L347);


--E1L257Q is simple_pvu:inst13|POSITION_COUNT[18]~4831
--operation mode is normal

E1L257Q_lut_out = E1L255 $ (E1L795);
E1L257Q = DFFE(E1L257Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L255 is simple_pvu:inst13|POSITION_COUNT[18]~1821
--operation mode is normal

E1L255 = E1L1057 & (E1_POSITION_PRELOAD[18]) # !E1L1057 & (E1L255);


--HE20_sout_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[16]
--operation mode is arithmetic

HE20_sout_node[16]_lut_out = HE14L33 $ HE11L36 $ HE20L39;
HE20_sout_node[16] = DFFE(HE20_sout_node[16]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[16]~183
--operation mode is arithmetic

HE20L41 = CARRY(HE14L33 & !HE11L36 & !HE20L39 # !HE14L33 & (!HE20L39 # !HE11L36));


--HE17_sout_node[8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[8]
--operation mode is arithmetic

HE17_sout_node[8]_lut_out = HE8L26 $ HE5L20 $ HE17L23;
HE17_sout_node[8] = DFFE(HE17_sout_node[8]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[8]~158
--operation mode is arithmetic

HE17L25 = CARRY(HE8L26 & !HE5L20 & !HE17L23 # !HE8L26 & (!HE17L23 # !HE5L20));


--CE1_partial_product_node[7][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][4]
--operation mode is normal

CE1_partial_product_node[7][4]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[4]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[3]);
CE1_partial_product_node[7][4] = DFFE(CE1_partial_product_node[7][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][2]
--operation mode is normal

CE1_partial_product_node[8][2]_lut_out = !DE1L29 # !KJ1_true_regA[2];
CE1_partial_product_node[8][2] = DFFE(CE1_partial_product_node[8][2]_lut_out, clk, K1_data_out, , JH1L8);


--N1L124 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9851
--operation mode is arithmetic

N1L124 = N1L122 $ (KJ1L94 & KJ1L63);

--N1L125 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9853
--operation mode is arithmetic

N1L125 = CARRY(!N1L122 & (!KJ1L63 # !KJ1L94));


--N1L126 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9855
--operation mode is normal

N1L126 = KJ1_true_regA[31] & N1L124 # !KJ1_true_regA[31] & (KJ1_true_regA[18]);


--F1_LATCHED_V_COUNT_Q1[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[22]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[22]_lut_out = F1_VELOCITY_COUNT[22];
F1_LATCHED_V_COUNT_Q1[22] = DFFE(F1_LATCHED_V_COUNT_Q1[22]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[22] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[22]
--operation mode is arithmetic

F1_VELOCITY_COUNT[22]_lut_out = F1_VELOCITY_COUNT[22] $ !F1L1410;
F1_VELOCITY_COUNT[22] = DFFE(F1_VELOCITY_COUNT[22]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1413 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[22]~1292
--operation mode is arithmetic

F1L1413 = CARRY(F1_VELOCITY_COUNT[22] & !F1L1410);


--F1L788 is position_velocity_interface_unit:inst18|Mux~3744
--operation mode is normal

F1L788 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[22] # !F1L1853 & (F1L1130));


--F1L786 is position_velocity_interface_unit:inst18|Mux~3743
--operation mode is normal

F1L786 = VJ1_dc_address[2] & (F1L784 & (F1_VELOCITY[22]) # !F1L784 & F1_LATCHED_V_COUNT_Q3[22]) # !VJ1_dc_address[2] & (F1L784);


--E1L825 is simple_pvu:inst13|add~2758
--operation mode is arithmetic

E1L825 = E1_LATCHED_V_COUNT_Q1[22] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ E1L818;

--E1L827 is simple_pvu:inst13|add~2760
--operation mode is arithmetic

E1L827 = CARRY(E1_LATCHED_V_COUNT_Q1[22] & (!E1L818 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[22]) # !E1_LATCHED_V_COUNT_Q1[22] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & !E1L818);


--E1L828 is simple_pvu:inst13|add~2762
--operation mode is arithmetic

E1L828 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ E1_LATCHED_V_COUNT_Q1[22] $ E1L821;

--E1L830 is simple_pvu:inst13|add~2764
--operation mode is arithmetic

E1L830 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & (!E1L821 # !E1_LATCHED_V_COUNT_Q1[22]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & !E1_LATCHED_V_COUNT_Q1[22] & !E1L821);


--E1_POSITION_PRELOAD[22] is simple_pvu:inst13|POSITION_PRELOAD[22]
--operation mode is normal

E1_POSITION_PRELOAD[22]_lut_out = ZJ1_op_a[22];
E1_POSITION_PRELOAD[22] = DFFE(E1_POSITION_PRELOAD[22]_lut_out, clk, , , E1L347);


--E1L281Q is simple_pvu:inst13|POSITION_COUNT[22]~4839
--operation mode is normal

E1L281Q_lut_out = E1L279 $ E1L831;
E1L281Q = DFFE(E1L281Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L279 is simple_pvu:inst13|POSITION_COUNT[22]~1869
--operation mode is normal

E1L279 = E1L1057 & E1_POSITION_PRELOAD[22] # !E1L1057 & (E1L279);


--HE20_sout_node[20] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[20]
--operation mode is arithmetic

HE20_sout_node[20]_lut_out = HE14L33 $ HE11L29 $ HE20L47;
HE20_sout_node[20] = DFFE(HE20_sout_node[20]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[20]~186
--operation mode is arithmetic

HE20L49 = CARRY(HE14L33 & !HE11L29 & !HE20L47 # !HE14L33 & (!HE20L47 # !HE11L29));


--HE17_sout_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[12]
--operation mode is arithmetic

HE17_sout_node[12]_lut_out = HE8L28 $ HE5L22 $ HE17L31;
HE17_sout_node[12] = DFFE(HE17_sout_node[12]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[12]~161
--operation mode is arithmetic

HE17L33 = CARRY(HE8L28 & !HE5L22 & !HE17L31 # !HE8L28 & (!HE17L31 # !HE5L22));


--CE1_partial_product_node[7][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][8]
--operation mode is normal

CE1_partial_product_node[7][8]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[8]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[7]);
CE1_partial_product_node[7][8] = DFFE(CE1_partial_product_node[7][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][6]
--operation mode is normal

CE1_partial_product_node[8][6]_lut_out = !DE1L29 # !KJ1_true_regA[6];
CE1_partial_product_node[8][6] = DFFE(CE1_partial_product_node[8][6]_lut_out, clk, K1_data_out, , JH1L8);


--N1L127 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9857
--operation mode is arithmetic

N1L127 = N1L136 $ (KJ1L95 & KJ1L64);

--N1L128 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9859
--operation mode is arithmetic

N1L128 = CARRY(!N1L136 & (!KJ1L64 # !KJ1L95));


--N1L129 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9861
--operation mode is normal

N1L129 = KJ1_true_regA[31] & N1L127 # !KJ1_true_regA[31] & (KJ1_true_regA[22]);


--F1_LATCHED_V_COUNT_Q1[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[16]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[16]_lut_out = F1_VELOCITY_COUNT[16];
F1_LATCHED_V_COUNT_Q1[16] = DFFE(F1_LATCHED_V_COUNT_Q1[16]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[16] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[16]
--operation mode is arithmetic

F1_VELOCITY_COUNT[16]_lut_out = F1_VELOCITY_COUNT[16] $ !F1L1392;
F1_VELOCITY_COUNT[16] = DFFE(F1_VELOCITY_COUNT[16]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1395 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[16]~1274
--operation mode is arithmetic

F1L1395 = CARRY(F1_VELOCITY_COUNT[16] & !F1L1392);


--F1L704 is position_velocity_interface_unit:inst18|Mux~3702
--operation mode is normal

F1L704 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[16] # !F1L1853 & (F1L1082));


--F1L702 is position_velocity_interface_unit:inst18|Mux~3701
--operation mode is normal

F1L702 = VJ1_dc_address[2] & (F1L700 & (F1_VELOCITY[16]) # !F1L700 & F1_LATCHED_V_COUNT_Q3[16]) # !VJ1_dc_address[2] & F1L700;


--E1L771 is simple_pvu:inst13|add~2686
--operation mode is arithmetic

E1L771 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ E1_LATCHED_V_COUNT_Q1[16] $ E1L764;

--E1L773 is simple_pvu:inst13|add~2688
--operation mode is arithmetic

E1L773 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & E1_LATCHED_V_COUNT_Q1[16] & !E1L764 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & (E1_LATCHED_V_COUNT_Q1[16] # !E1L764));


--E1L774 is simple_pvu:inst13|add~2690
--operation mode is arithmetic

E1L774 = E1_LATCHED_V_COUNT_Q1[16] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ E1L767;

--E1L776 is simple_pvu:inst13|add~2692
--operation mode is arithmetic

E1L776 = CARRY(E1_LATCHED_V_COUNT_Q1[16] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & !E1L767 # !E1_LATCHED_V_COUNT_Q1[16] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] # !E1L767));


--E1_POSITION_PRELOAD[16] is simple_pvu:inst13|POSITION_PRELOAD[16]
--operation mode is normal

E1_POSITION_PRELOAD[16]_lut_out = ZJ1_op_a[16];
E1_POSITION_PRELOAD[16] = DFFE(E1_POSITION_PRELOAD[16]_lut_out, clk, , , E1L347);


--E1L245Q is simple_pvu:inst13|POSITION_COUNT[16]~4827
--operation mode is normal

E1L245Q_lut_out = E1L243 $ E1L777;
E1L245Q = DFFE(E1L245Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L243 is simple_pvu:inst13|POSITION_COUNT[16]~1797
--operation mode is normal

E1L243 = E1L1057 & (E1_POSITION_PRELOAD[16]) # !E1L1057 & (E1L243);


--HE20_sout_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[14]
--operation mode is arithmetic

HE20_sout_node[14]_lut_out = HE14L36 $ HE11L38 $ HE20L35;
HE20_sout_node[14] = DFFE(HE20_sout_node[14]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[14]~189
--operation mode is arithmetic

HE20L37 = CARRY(HE14L36 & !HE11L38 & !HE20L35 # !HE14L36 & (!HE20L35 # !HE11L38));


--HE17_sout_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[6]
--operation mode is arithmetic

HE17_sout_node[6]_lut_out = HE8L30 $ HE5L24 $ HE17L19;
HE17_sout_node[6] = DFFE(HE17_sout_node[6]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[6]~164
--operation mode is arithmetic

HE17L21 = CARRY(HE8L30 & !HE5L24 & !HE17L19 # !HE8L30 & (!HE17L19 # !HE5L24));


--CE1_partial_product_node[8][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][0]
--operation mode is normal

CE1_partial_product_node[8][0]_lut_out = !DE1L29 # !KJ1_true_regA[0];
CE1_partial_product_node[8][0] = DFFE(CE1_partial_product_node[8][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[7][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][2]
--operation mode is normal

CE1_partial_product_node[7][2]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[2]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[1]);
CE1_partial_product_node[7][2] = DFFE(CE1_partial_product_node[7][2]_lut_out, clk, K1_data_out, , JH1L8);


--N1L130 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9863
--operation mode is arithmetic

N1L130 = N1L85 $ (KJ1L96 & KJ1L65);

--N1L131 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9865
--operation mode is arithmetic

N1L131 = CARRY(!N1L85 & (!KJ1L65 # !KJ1L96));


--N1L132 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9867
--operation mode is normal

N1L132 = KJ1_true_regA[31] & N1L130 # !KJ1_true_regA[31] & (KJ1_true_regA[16]);


--AG1L6 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~305
--operation mode is normal

AG1L6 = !NE1_instruction_3[0] & !NE1_instruction_3[1] & !NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L7 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~306
--operation mode is normal

AG1L7 = !NE1_instruction_3[0] & !NE1_instruction_3[1] & NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~307
--operation mode is normal

AG1L8 = !NE1_instruction_3[0] & NE1_instruction_3[1] & !NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L39 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1100
--operation mode is normal

AG1L39 = (!AG1L6 & !AG1L7 & !AG1L8 # !PF1L32) & CASCADE(AG1L42);


--F1L854 is position_velocity_interface_unit:inst18|Mux~3777
--operation mode is normal

F1L854 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[27];


--F1L848 is position_velocity_interface_unit:inst18|Mux~3774
--operation mode is normal

F1L848 = VJ1_dc_address[3] & (F1L846 & (F1_VELOCITY[27]) # !F1L846 & F1_LATCHED_V_COUNT_Q4[27]) # !VJ1_dc_address[3] & (F1L846);


--F1L852 is position_velocity_interface_unit:inst18|Mux~3776
--operation mode is normal

F1L852 = VJ1_dc_address[4] & (F1L850 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L802);


--E1_VELOCITY_COUNT[27] is simple_pvu:inst13|VELOCITY_COUNT[27]
--operation mode is arithmetic

E1_VELOCITY_COUNT[27]_lut_out = E1_VELOCITY_COUNT[27] $ E1L568;
E1_VELOCITY_COUNT[27] = DFFE(E1_VELOCITY_COUNT[27]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L571 is simple_pvu:inst13|VELOCITY_COUNT[27]~1883
--operation mode is arithmetic

E1L571 = CARRY(!E1L568 # !E1_VELOCITY_COUNT[27]);


--E1_VELOCITY[27] is simple_pvu:inst13|VELOCITY[27]
--operation mode is normal

E1_VELOCITY[27]_lut_out = !E1L586 & (E1L1059 & (E1L860) # !E1L1059 & E1L863);
E1_VELOCITY[27] = DFFE(E1_VELOCITY[27]_lut_out, clk, , , E1L421);


--HE23L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~642
--operation mode is arithmetic

HE23L40 = HE20_sout_node[22] $ HE17_sout_node[17] $ HE23L45;

--HE23L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~644
--operation mode is arithmetic

HE23L41 = CARRY(HE20_sout_node[22] & !HE17_sout_node[17] & !HE23L45 # !HE20_sout_node[22] & (!HE23L45 # !HE17_sout_node[17]));


--EE2_single_input_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[13]
--operation mode is arithmetic

EE2_single_input_node[13]_lut_out = CE1_partial_product_node[7][13] $ CE1_partial_product_node[8][11] $ EE2L35;
EE2_single_input_node[13] = DFFE(EE2_single_input_node[13]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[13]~134
--operation mode is arithmetic

EE2L37 = CARRY(CE1_partial_product_node[7][13] & (CE1_partial_product_node[8][11] # !EE2L35) # !CE1_partial_product_node[7][13] & CE1_partial_product_node[8][11] & !EE2L35);


--N1_q[27] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[27]
--operation mode is normal

N1_q[27]_lut_out = CJ1_custom_instruction_start[0] & N1L146 # !CJ1_custom_instruction_start[0] & (N1_q[26]);
N1_q[27] = DFFE(N1_q[27]_lut_out, clk, K1_data_out, , JH1L8);


--PD1_control_register[1] is dual_processor:inst|timer1:the_timer1|control_register[1]
--operation mode is normal

PD1_control_register[1]_lut_out = ZJ1_op_a[1];
PD1_control_register[1] = DFFE(PD1_control_register[1]_lut_out, clk, K1_data_out, , PD1_control_wr_strobe);


--PD1L10 is dual_processor:inst|timer1:the_timer1|counter_is_running~91
--operation mode is normal

PD1L10 = PD1_counter_is_running & !PD1_force_reload & (PD1_control_register[1] # !PD1L11);


--TK3_WS2 is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|WS2
--operation mode is normal

TK3_WS2_lut_out = TK3_WS1W & !VJ1_dc_address[5] & F1L464 & !F1L466;
TK3_WS2 = DFFE(TK3_WS2_lut_out, clk, , , );


--F1L468 is position_velocity_interface_unit:inst18|LS_CAM_WR_ENBL~33
--operation mode is normal

F1L468 = !VJ1_dc_address[5] & F1L464 & (!VJ1_dc_address[4] # !VJ1_dc_address[3]);


--TK3_pattern_reg_node[0] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[0]
--operation mode is normal

TK3_pattern_reg_node[0]_lut_out = F1L468 & ZJ1_op_a[0] # !F1L468 & (F1L948);
TK3_pattern_reg_node[0] = DFFE(TK3_pattern_reg_node[0]_lut_out, clk, , , );


--TK3_pattern_reg_node[1] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[1]
--operation mode is normal

TK3_pattern_reg_node[1]_lut_out = F1L468 & ZJ1_op_a[1] # !F1L468 & (F1L960);
TK3_pattern_reg_node[1] = DFFE(TK3_pattern_reg_node[1]_lut_out, clk, , , );


--TK3_pattern_reg_node[2] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[2]
--operation mode is normal

TK3_pattern_reg_node[2]_lut_out = F1L468 & ZJ1_op_a[2] # !F1L468 & (F1L972);
TK3_pattern_reg_node[2] = DFFE(TK3_pattern_reg_node[2]_lut_out, clk, , , );


--TK3_pattern_reg_node[3] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[3]
--operation mode is normal

TK3_pattern_reg_node[3]_lut_out = F1L468 & ZJ1_op_a[3] # !F1L468 & (F1L980);
TK3_pattern_reg_node[3] = DFFE(TK3_pattern_reg_node[3]_lut_out, clk, , , );


--TK3_pattern_reg_node[4] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[4]
--operation mode is normal

TK3_pattern_reg_node[4]_lut_out = F1L468 & ZJ1_op_a[4] # !F1L468 & (F1L988);
TK3_pattern_reg_node[4] = DFFE(TK3_pattern_reg_node[4]_lut_out, clk, , , );


--TK3_pattern_reg_node[5] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[5]
--operation mode is normal

TK3_pattern_reg_node[5]_lut_out = F1L468 & ZJ1_op_a[5] # !F1L468 & (F1L996);
TK3_pattern_reg_node[5] = DFFE(TK3_pattern_reg_node[5]_lut_out, clk, , , );


--TK3_pattern_reg_node[6] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[6]
--operation mode is normal

TK3_pattern_reg_node[6]_lut_out = F1L468 & ZJ1_op_a[6] # !F1L468 & (F1L1004);
TK3_pattern_reg_node[6] = DFFE(TK3_pattern_reg_node[6]_lut_out, clk, , , );


--TK3_pattern_reg_node[7] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[7]
--operation mode is normal

TK3_pattern_reg_node[7]_lut_out = F1L468 & ZJ1_op_a[7] # !F1L468 & (F1L1012);
TK3_pattern_reg_node[7] = DFFE(TK3_pattern_reg_node[7]_lut_out, clk, , , );


--TK3_pattern_reg_node[8] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[8]
--operation mode is normal

TK3_pattern_reg_node[8]_lut_out = F1L468 & ZJ1_op_a[8] # !F1L468 & (F1L1020);
TK3_pattern_reg_node[8] = DFFE(TK3_pattern_reg_node[8]_lut_out, clk, , , );


--TK3_pattern_reg_node[9] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[9]
--operation mode is normal

TK3_pattern_reg_node[9]_lut_out = F1L468 & ZJ1_op_a[9] # !F1L468 & (F1L1028);
TK3_pattern_reg_node[9] = DFFE(TK3_pattern_reg_node[9]_lut_out, clk, , , );


--TK3_pattern_reg_node[10] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[10]
--operation mode is normal

TK3_pattern_reg_node[10]_lut_out = F1L468 & ZJ1_op_a[10] # !F1L468 & (F1L1036);
TK3_pattern_reg_node[10] = DFFE(TK3_pattern_reg_node[10]_lut_out, clk, , , );


--TK3_pattern_reg_node[11] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[11]
--operation mode is normal

TK3_pattern_reg_node[11]_lut_out = F1L468 & ZJ1_op_a[11] # !F1L468 & (F1L1044);
TK3_pattern_reg_node[11] = DFFE(TK3_pattern_reg_node[11]_lut_out, clk, , , );


--TK3_pattern_reg_node[12] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[12]
--operation mode is normal

TK3_pattern_reg_node[12]_lut_out = F1L468 & ZJ1_op_a[12] # !F1L468 & (F1L1052);
TK3_pattern_reg_node[12] = DFFE(TK3_pattern_reg_node[12]_lut_out, clk, , , );


--TK3_pattern_reg_node[13] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[13]
--operation mode is normal

TK3_pattern_reg_node[13]_lut_out = F1L468 & ZJ1_op_a[13] # !F1L468 & (F1L1060);
TK3_pattern_reg_node[13] = DFFE(TK3_pattern_reg_node[13]_lut_out, clk, , , );


--TK3_pattern_reg_node[14] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[14]
--operation mode is normal

TK3_pattern_reg_node[14]_lut_out = F1L468 & ZJ1_op_a[14] # !F1L468 & (F1L1068);
TK3_pattern_reg_node[14] = DFFE(TK3_pattern_reg_node[14]_lut_out, clk, , , );


--TK3_pattern_reg_node[15] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[15]
--operation mode is normal

TK3_pattern_reg_node[15]_lut_out = F1L468 & ZJ1_op_a[15] # !F1L468 & (F1L1076);
TK3_pattern_reg_node[15] = DFFE(TK3_pattern_reg_node[15]_lut_out, clk, , , );


--TK3_pattern_reg_node[16] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[16]
--operation mode is normal

TK3_pattern_reg_node[16]_lut_out = F1L468 & ZJ1_op_a[16] # !F1L468 & (F1L1084);
TK3_pattern_reg_node[16] = DFFE(TK3_pattern_reg_node[16]_lut_out, clk, , , );


--TK3_pattern_reg_node[17] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[17]
--operation mode is normal

TK3_pattern_reg_node[17]_lut_out = F1L468 & ZJ1_op_a[17] # !F1L468 & (F1L1092);
TK3_pattern_reg_node[17] = DFFE(TK3_pattern_reg_node[17]_lut_out, clk, , , );


--TK3_pattern_reg_node[18] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[18]
--operation mode is normal

TK3_pattern_reg_node[18]_lut_out = F1L468 & ZJ1_op_a[18] # !F1L468 & (F1L1100);
TK3_pattern_reg_node[18] = DFFE(TK3_pattern_reg_node[18]_lut_out, clk, , , );


--TK3_pattern_reg_node[19] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[19]
--operation mode is normal

TK3_pattern_reg_node[19]_lut_out = F1L468 & ZJ1_op_a[19] # !F1L468 & (F1L1108);
TK3_pattern_reg_node[19] = DFFE(TK3_pattern_reg_node[19]_lut_out, clk, , , );


--TK3_pattern_reg_node[20] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[20]
--operation mode is normal

TK3_pattern_reg_node[20]_lut_out = F1L468 & ZJ1_op_a[20] # !F1L468 & (F1L1116);
TK3_pattern_reg_node[20] = DFFE(TK3_pattern_reg_node[20]_lut_out, clk, , , );


--TK3_pattern_reg_node[21] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[21]
--operation mode is normal

TK3_pattern_reg_node[21]_lut_out = F1L468 & ZJ1_op_a[21] # !F1L468 & (F1L1124);
TK3_pattern_reg_node[21] = DFFE(TK3_pattern_reg_node[21]_lut_out, clk, , , );


--TK3_pattern_reg_node[22] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[22]
--operation mode is normal

TK3_pattern_reg_node[22]_lut_out = F1L468 & ZJ1_op_a[22] # !F1L468 & (F1L1132);
TK3_pattern_reg_node[22] = DFFE(TK3_pattern_reg_node[22]_lut_out, clk, , , );


--TK3_pattern_reg_node[23] is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|pattern_reg_node[23]
--operation mode is normal

TK3_pattern_reg_node[23]_lut_out = F1L468 & ZJ1_op_a[23] # !F1L468 & (F1L1140);
TK3_pattern_reg_node[23] = DFFE(TK3_pattern_reg_node[23]_lut_out, clk, , , );


--D1_AAA is quad_decoder:inst12|AAA
--operation mode is normal

D1_AAA_lut_out = D1_TMPAA;
D1_AAA = DFFE(D1_AAA_lut_out, clk, !SC1_data_out[0], , );


--D1L46 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1189
--operation mode is normal

D1L46 = (D1_TMPBB $ D1_TMPAA $ D1_AAA $ D1_BBB) & CASCADE(D1L48);


--E1L127 is simple_pvu:inst13|Mux~1695
--operation mode is normal

E1L127 = VJ1_dc_address[3] & E1_VEL_CLK_DIVISOR[3] & (!VJ1_dc_address[2]) # !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[3] & VJ1_dc_address[2]);


--E1L133 is simple_pvu:inst13|Mux~1698
--operation mode is normal

E1L133 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (E1L129) # !VJ1_dc_address[5] & E1L131);


--E1L135 is simple_pvu:inst13|Mux~1699
--operation mode is normal

E1L135 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & E1_VELOCITY_COUNT[3];


--XB1_shift_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[3]
--operation mode is normal

XB1_shift_reg[3]_lut_out = XB1L175 & XB1_shift_reg[2] # !XB1L175 & (XB1L186);
XB1_shift_reg[3] = DFFE(XB1_shift_reg[3]_lut_out, clk, K1_data_out, , );


--QC1_readdata[3] is dual_processor:inst|misc_ins:the_misc_ins|readdata[3]
--operation mode is normal

QC1_readdata[3]_lut_out = !VJ1_dc_address[2] & !VJ1_dc_address[3] & (ch3B_aux_input_303 # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2]);
QC1_readdata[3] = DFFE(QC1_readdata[3]_lut_out, clk, K1_data_out, , );


--DC1L121 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13749
--operation mode is normal

DC1L121 = DC1_dbs_16_reg_segment_0[3] & (DC1L411 # QC1_readdata[3]) # !DC1_dbs_16_reg_segment_0[3] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[3]);

--DC1L125 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13868
--operation mode is normal

DC1L125 = DC1_dbs_16_reg_segment_0[3] & (DC1L411 # QC1_readdata[3]) # !DC1_dbs_16_reg_segment_0[3] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[3]);


--F1L1790Q is position_velocity_interface_unit:inst18|data_output[3]~reg0
--operation mode is normal

F1L1790Q_lut_out = F1L1782 & (F1L528) # !F1L1782 & F1L1790Q;
F1L1790Q = DFFE(F1L1790Q_lut_out, clk, , , );


--DC1L123 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[3]~13804
--operation mode is normal

DC1L123 = (F1L1790Q & (DC1_dbs_16_reg_segment_0[3] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1) # !F1L1790Q & !DD1_chipselect_to_the_pv_unit1 & (DC1_dbs_16_reg_segment_0[3] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1)) & CASCADE(DC1L125);


--TK1_WS1W is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst1|altcam:altcam_component|WS1W
--operation mode is normal

TK1_WS1W_lut_out = !TK1_WS1W & !VJ1_dc_address[5] & !VJ1_dc_address[2] & F1L179;
TK1_WS1W = DFFE(TK1_WS1W_lut_out, clk, , , );


--F1L179 is position_velocity_interface_unit:inst18|GP_POS_CAM1_WR_ENBL~12
--operation mode is normal

F1L179 = VJ1_dc_address[3] & VJ1_dc_address[4] & !DD1L4 & DD1_chipselect_to_the_pv_unit1;


--F1L948 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4330
--operation mode is normal

F1L948 = F1L1853 & (F1_POSITION_PRELOAD[0]) # !F1L1853 & (F1L944Q $ (F1L942));


--F1L960 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4331
--operation mode is normal

F1L960 = F1L1853 & (F1_POSITION_PRELOAD[1]) # !F1L1853 & (F1L956Q $ (F1L954));


--F1L972 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4332
--operation mode is normal

F1L972 = F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L968Q $ F1L966);


--F1L980 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4333
--operation mode is normal

F1L980 = F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L976Q $ F1L974);


--F1L988 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4334
--operation mode is normal

F1L988 = F1L1853 & (F1_POSITION_PRELOAD[4]) # !F1L1853 & (F1L982 $ F1L984Q);


--F1L996 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4335
--operation mode is normal

F1L996 = F1L1853 & (F1_POSITION_PRELOAD[5]) # !F1L1853 & (F1L992Q $ (F1L990));


--F1L1004 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4336
--operation mode is normal

F1L1004 = F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L1000Q $ F1L998);


--F1L1012 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4337
--operation mode is normal

F1L1012 = F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1008Q $ F1L1006);


--F1L1020 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4338
--operation mode is normal

F1L1020 = F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1016Q $ F1L1014);


--F1L1028 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4339
--operation mode is normal

F1L1028 = F1L1853 & (F1_POSITION_PRELOAD[9]) # !F1L1853 & (F1L1024Q $ (F1L1022));


--F1L1036 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4340
--operation mode is normal

F1L1036 = F1L1853 & (F1_POSITION_PRELOAD[10]) # !F1L1853 & (F1L1032Q $ (F1L1030));


--F1L1044 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4341
--operation mode is normal

F1L1044 = F1L1853 & (F1_POSITION_PRELOAD[11]) # !F1L1853 & (F1L1040Q $ (F1L1038));


--F1L1052 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4342
--operation mode is normal

F1L1052 = F1L1853 & (F1_POSITION_PRELOAD[12]) # !F1L1853 & (F1L1048Q $ (F1L1046));


--F1L1060 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4343
--operation mode is normal

F1L1060 = F1L1853 & (F1_POSITION_PRELOAD[13]) # !F1L1853 & (F1L1056Q $ (F1L1054));


--F1L1068 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4344
--operation mode is normal

F1L1068 = F1L1853 & (F1_POSITION_PRELOAD[14]) # !F1L1853 & (F1L1062 $ (F1L1064Q));


--F1L1076 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4345
--operation mode is normal

F1L1076 = F1L1853 & (F1_POSITION_PRELOAD[15]) # !F1L1853 & (F1L1072Q $ F1L1070);


--F1L1084 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4346
--operation mode is normal

F1L1084 = F1L1853 & (F1_POSITION_PRELOAD[16]) # !F1L1853 & (F1L1080Q $ F1L1078);


--F1L1092 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4347
--operation mode is normal

F1L1092 = F1L1853 & (F1_POSITION_PRELOAD[17]) # !F1L1853 & (F1L1088Q $ (F1L1086));


--F1L1100 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4348
--operation mode is normal

F1L1100 = F1L1853 & (F1_POSITION_PRELOAD[18]) # !F1L1853 & (F1L1094 $ F1L1096Q);


--F1L1108 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4349
--operation mode is normal

F1L1108 = F1L1853 & F1_POSITION_PRELOAD[19] # !F1L1853 & (F1L1104Q $ F1L1102);


--F1L1116 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4350
--operation mode is normal

F1L1116 = F1L1853 & (F1_POSITION_PRELOAD[20]) # !F1L1853 & (F1L1112Q $ (F1L1110));


--F1L1124 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4351
--operation mode is normal

F1L1124 = F1L1853 & (F1_POSITION_PRELOAD[21]) # !F1L1853 & (F1L1120Q $ (F1L1118));


--F1L1132 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4352
--operation mode is normal

F1L1132 = F1L1853 & (F1_POSITION_PRELOAD[22]) # !F1L1853 & (F1L1128Q $ F1L1126);


--F1L1140 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4353
--operation mode is normal

F1L1140 = F1L1853 & (F1_POSITION_PRELOAD[23]) # !F1L1853 & (F1L1134 $ (F1L1136Q));


--DD1L4 is dual_processor:inst|pv_unit1_avalonS_arbitrator:the_pv_unit1_avalonS|pv_unit1_avalonS_in_a_write_cycle~10
--operation mode is normal

DD1L4 = !DD1L1 # !JH1_dc_write;


--HE20L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~434
--operation mode is normal

HE20L4 = HE14L3 & (!CE1_partial_product_node[1][0]);


--GE7L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|unreg_res_node[1]~61
--operation mode is normal

GE7L2 = CE1_partial_product_node[1][1] $ HE14L5;


--DE1L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[1]~1117
--operation mode is normal

DE1L16 = LJ1L57 $ PH1_byte_complement[0] $ DE1L1;


--DE1L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[1]~1118
--operation mode is normal

DE1L17 = LJ1_true_regB[3] & (LJ1_true_regB[2] # DE1L1);


--DE1L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[1]~3
--operation mode is normal

DE1L30 = DE1L1 & DE1L2 # !DE1L1 & (LJ1_true_regB[3]);


--KJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3625
--operation mode is normal

KJ1L75 = YJ1_do_fwd_a_alu & (RJ4_regout $ MJ4_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[3];


--F1L810 is position_velocity_interface_unit:inst18|Mux~3755
--operation mode is normal

F1L810 = F1_LATCHED_V_COUNT_Q1[24] & (VJ1_dc_address[2] & VJ1_dc_address[3]);


--F1L816 is position_velocity_interface_unit:inst18|Mux~3758
--operation mode is normal

F1L816 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L814) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & (F1L802);


--F1L818 is position_velocity_interface_unit:inst18|Mux~3759
--operation mode is normal

F1L818 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[24];


--E1_VELOCITY_COUNT[24] is simple_pvu:inst13|VELOCITY_COUNT[24]
--operation mode is arithmetic

E1_VELOCITY_COUNT[24]_lut_out = E1_VELOCITY_COUNT[24] $ !E1L559;
E1_VELOCITY_COUNT[24] = DFFE(E1_VELOCITY_COUNT[24]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L562 is simple_pvu:inst13|VELOCITY_COUNT[24]~1874
--operation mode is arithmetic

E1L562 = CARRY(E1_VELOCITY_COUNT[24] & !E1L559);


--E1_VELOCITY[24] is simple_pvu:inst13|VELOCITY[24]
--operation mode is normal

E1_VELOCITY[24]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L610;
E1_VELOCITY[24] = DFFE(E1_VELOCITY[24]_lut_out, clk, , , E1L421);


--HE23L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~646
--operation mode is arithmetic

HE23L42 = HE20_sout_node[22] $ HE17_sout_node[14] $ !HE23L51;

--HE23L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~648
--operation mode is arithmetic

HE23L43 = CARRY(HE20_sout_node[22] & (HE17_sout_node[14] # !HE23L51) # !HE20_sout_node[22] & HE17_sout_node[14] & !HE23L51);


--EE2_single_input_node[10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[10]
--operation mode is arithmetic

EE2_single_input_node[10]_lut_out = CE1_partial_product_node[7][10] $ CE1_partial_product_node[8][8] $ !EE2L29;
EE2_single_input_node[10] = DFFE(EE2_single_input_node[10]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[10]~137
--operation mode is arithmetic

EE2L31 = CARRY(CE1_partial_product_node[7][10] & !CE1_partial_product_node[8][8] & !EE2L29 # !CE1_partial_product_node[7][10] & (!EE2L29 # !CE1_partial_product_node[8][8]));


--N1_q[24] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[24]
--operation mode is normal

N1_q[24]_lut_out = CJ1_custom_instruction_start[0] & N1L149 # !CJ1_custom_instruction_start[0] & (N1_q[23]);
N1_q[24] = DFFE(N1_q[24]_lut_out, clk, K1_data_out, , JH1L8);


--GC1_d1_data_in[0] is dual_processor:inst|ls_int_input:the_ls_int_input|d1_data_in[0]
--operation mode is normal

GC1_d1_data_in[0]_lut_out = UK4_dffs[0];
GC1_d1_data_in[0] = DFFE(GC1_d1_data_in[0]_lut_out, clk, K1_data_out, , );


--GC1_d2_data_in[0] is dual_processor:inst|ls_int_input:the_ls_int_input|d2_data_in[0]
--operation mode is normal

GC1_d2_data_in[0]_lut_out = GC1_d1_data_in[0];
GC1_d2_data_in[0] = DFFE(GC1_d2_data_in[0]_lut_out, clk, K1_data_out, , );


--F1_LS_CAM_LATCH_DATA_INPUT[0] is position_velocity_interface_unit:inst18|LS_CAM_LATCH_DATA_INPUT[0]
--operation mode is normal

F1_LS_CAM_LATCH_DATA_INPUT[0]_lut_out = TK3_matchout_node[0] & !D1_UP_DN_INTERNAL # !TK3_matchout_node[0] & (F1_LS_CAM_LATCH_DATA_INPUT[0]);
F1_LS_CAM_LATCH_DATA_INPUT[0] = DFFE(F1_LS_CAM_LATCH_DATA_INPUT[0]_lut_out, clk, !SC1_data_out[0], , );


--E1L95 is simple_pvu:inst13|Mux~1679
--operation mode is normal

E1L95 = VJ1_dc_address[4] & (VJ1_dc_address[5] # E1L91) # !VJ1_dc_address[4] & !VJ1_dc_address[5] & E1L93;


--E1L89 is simple_pvu:inst13|Mux~1676
--operation mode is normal

E1L89 = VJ1_dc_address[3] & VJ1_dc_address[2] & E1_VELOCITY[0];


--E1L97 is simple_pvu:inst13|Mux~1680
--operation mode is normal

E1L97 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & E1_VELOCITY_COUNT[0];


--F1L472 is position_velocity_interface_unit:inst18|Mux~3586
--operation mode is normal

F1L472 = VJ1_dc_address[2] & (F1L470 & (F1_VELOCITY[0]) # !F1L470 & F1_LATCHED_V_COUNT_Q3[0]) # !VJ1_dc_address[2] & (F1L470);


--F1L482 is position_velocity_interface_unit:inst18|Mux~3591
--operation mode is normal

F1L482 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[0];


--F1L480 is position_velocity_interface_unit:inst18|Mux~3590
--operation mode is normal

F1L480 = VJ1_dc_address[5] & VJ1_dc_address[4] # !VJ1_dc_address[5] & (VJ1_dc_address[4] & (F1L474) # !VJ1_dc_address[4] & F1L478);


--BD1_readdata[0] is dual_processor:inst|opto_data:the_opto_data|readdata[0]
--operation mode is normal

BD1_readdata[0]_lut_out = opto_data[0] & (T1L1 # XD1L7 & BD1_data_dir[0]) # !opto_data[0] & XD1L7 & BD1_data_dir[0];
BD1_readdata[0] = DFFE(BD1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L70 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13751
--operation mode is normal

DC1L70 = enet_D[0] & (BD1_readdata[0] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[0] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[0] # !CD1_enet_nios_data_master_requests_opto_data_s1);

--DC1L74 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13869
--operation mode is normal

DC1L74 = enet_D[0] & (BD1_readdata[0] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[0] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[0] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--XC1_readdata[0] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[0]
--operation mode is normal

XC1_readdata[0]_lut_out = !XC1L124;
XC1_readdata[0] = DFFE(XC1_readdata[0]_lut_out, clk, K1_data_out, , );


--QC1_readdata[0] is dual_processor:inst|misc_ins:the_misc_ins|readdata[0]
--operation mode is normal

QC1_readdata[0]_lut_out = !VJ1_dc_address[2] & !VJ1_dc_address[3] & (cycle_start_input_300 # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0]);
QC1_readdata[0] = DFFE(QC1_readdata[0]_lut_out, clk, K1_data_out, , );


--DC1L72 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[0]~13805
--operation mode is normal

DC1L72 = (XC1_readdata[0] & (DC1L411 # QC1_readdata[0]) # !XC1_readdata[0] & !YC1_enet_nios_data_master_requests_one_ms_timer_s1 & (DC1L411 # QC1_readdata[0])) & CASCADE(DC1L74);


--DE1L1 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~12
--operation mode is normal

DE1L1 = LJ1_true_regB[1] & LJ1_true_regB[0];


--KJ1L76 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3626
--operation mode is normal

KJ1L76 = YJ1_do_fwd_a_alu & (RJ1_regout $ MJ1_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[0];


--N1L133 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9869
--operation mode is arithmetic

N1L133 = VCC;

--N1L134 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9871
--operation mode is arithmetic

N1L134 = CARRY(N1L150 & (N1_q[64] # !N1L152) # !N1L150 & N1_q[64] & !N1L152);


--F1L834 is position_velocity_interface_unit:inst18|Mux~3767
--operation mode is normal

F1L834 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[26];


--F1L842 is position_velocity_interface_unit:inst18|Mux~3771
--operation mode is normal

F1L842 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[26];


--F1L840 is position_velocity_interface_unit:inst18|Mux~3770
--operation mode is normal

F1L840 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & F1L838 # !VJ1_dc_address[5] & (F1L802));


--E1_VELOCITY_COUNT[26] is simple_pvu:inst13|VELOCITY_COUNT[26]
--operation mode is arithmetic

E1_VELOCITY_COUNT[26]_lut_out = E1_VELOCITY_COUNT[26] $ !E1L565;
E1_VELOCITY_COUNT[26] = DFFE(E1_VELOCITY_COUNT[26]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L568 is simple_pvu:inst13|VELOCITY_COUNT[26]~1880
--operation mode is arithmetic

E1L568 = CARRY(E1_VELOCITY_COUNT[26] & !E1L565);


--E1_VELOCITY[26] is simple_pvu:inst13|VELOCITY[26]
--operation mode is normal

E1_VELOCITY[26]_lut_out = E1_LATCHED_V_COUNT_Q1[30] # E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1L612;
E1_VELOCITY[26] = DFFE(E1_VELOCITY[26]_lut_out, clk, , , E1L421);


--HE23L44 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~650
--operation mode is arithmetic

HE23L44 = HE20_sout_node[22] $ HE17_sout_node[16] $ !HE23L39;

--HE23L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~652
--operation mode is arithmetic

HE23L45 = CARRY(HE20_sout_node[22] & (HE17_sout_node[16] # !HE23L39) # !HE20_sout_node[22] & HE17_sout_node[16] & !HE23L39);


--EE2_single_input_node[12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[12]
--operation mode is arithmetic

EE2_single_input_node[12]_lut_out = CE1_partial_product_node[7][12] $ CE1_partial_product_node[8][10] $ !EE2L33;
EE2_single_input_node[12] = DFFE(EE2_single_input_node[12]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[12]~140
--operation mode is arithmetic

EE2L35 = CARRY(CE1_partial_product_node[7][12] & !CE1_partial_product_node[8][10] & !EE2L33 # !CE1_partial_product_node[7][12] & (!EE2L33 # !CE1_partial_product_node[8][10]));


--N1_q[26] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[26]
--operation mode is normal

N1_q[26]_lut_out = CJ1_custom_instruction_start[0] & N1L155 # !CJ1_custom_instruction_start[0] & (N1_q[25]);
N1_q[26] = DFFE(N1_q[26]_lut_out, clk, K1_data_out, , JH1L8);


--E1_VELOCITY_COUNT[1] is simple_pvu:inst13|VELOCITY_COUNT[1]
--operation mode is arithmetic

E1_VELOCITY_COUNT[1]_lut_out = E1_VELOCITY_COUNT[1] $ E1L490;
E1_VELOCITY_COUNT[1] = DFFE(E1_VELOCITY_COUNT[1]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L493 is simple_pvu:inst13|VELOCITY_COUNT[1]~1805
--operation mode is arithmetic

E1L493 = CARRY(!E1L490 # !E1_VELOCITY_COUNT[1]);


--E1L588 is simple_pvu:inst13|VELOCITY~5127
--operation mode is normal

E1L588 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L645 & E1_LATCHED_V_COUNT_Q1[31] # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (!E1_LATCHED_V_COUNT_Q1[31] & E1L648);


--E1_POSITION_PRELOAD[2] is simple_pvu:inst13|POSITION_PRELOAD[2]
--operation mode is normal

E1_POSITION_PRELOAD[2]_lut_out = ZJ1_op_a[2];
E1_POSITION_PRELOAD[2] = DFFE(E1_POSITION_PRELOAD[2]_lut_out, clk, , , E1L347);


--E1_VEL_CLK_DIVISOR[2] is simple_pvu:inst13|VEL_CLK_DIVISOR[2]
--operation mode is normal

E1_VEL_CLK_DIVISOR[2]_lut_out = ZJ1_op_a[2];
E1_VEL_CLK_DIVISOR[2] = DFFE(E1_VEL_CLK_DIVISOR[2]_lut_out, clk, , , E1L345);


--E1L953 is simple_pvu:inst13|data_output[31]~7714
--operation mode is normal

E1L953 = !VJ1_dc_address[2] & !VJ1_dc_address[3];


--E1L159 is simple_pvu:inst13|POSITION_COUNT[2]~4800
--operation mode is normal

E1L159 = E1L157Q $ E1L155;


--RD1_control_register[1] is dual_processor:inst|timer2:the_timer2|control_register[1]
--operation mode is normal

RD1_control_register[1]_lut_out = ZJ1_op_a[1];
RD1_control_register[1] = DFFE(RD1_control_register[1]_lut_out, clk, K1_data_out, , RD1_control_wr_strobe);


--RD1L10 is dual_processor:inst|timer2:the_timer2|counter_is_running~91
--operation mode is normal

RD1L10 = RD1_counter_is_running & !RD1_force_reload & (RD1_control_register[1] # !RD1L11);


--XB1_shift_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[2]
--operation mode is normal

XB1_shift_reg[2]_lut_out = XB1L175 & XB1_shift_reg[1] # !XB1L175 & (XB1L187);
XB1_shift_reg[2] = DFFE(XB1_shift_reg[2]_lut_out, clk, K1_data_out, , );


--QC1_readdata[2] is dual_processor:inst|misc_ins:the_misc_ins|readdata[2]
--operation mode is normal

QC1_readdata[2]_lut_out = !VJ1_dc_address[2] & !VJ1_dc_address[3] & (ch3A_aux_input_302 # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1]);
QC1_readdata[2] = DFFE(QC1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L105 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13753
--operation mode is normal

DC1L105 = DC1_dbs_16_reg_segment_0[2] & (DC1L411 # QC1_readdata[2]) # !DC1_dbs_16_reg_segment_0[2] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[2]);

--DC1L109 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13870
--operation mode is normal

DC1L109 = DC1_dbs_16_reg_segment_0[2] & (DC1L411 # QC1_readdata[2]) # !DC1_dbs_16_reg_segment_0[2] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[2]);


--F1L1788Q is position_velocity_interface_unit:inst18|data_output[2]~reg0
--operation mode is normal

F1L1788Q_lut_out = F1L1782 & (F1L514) # !F1L1782 & F1L1788Q;
F1L1788Q = DFFE(F1L1788Q_lut_out, clk, , , );


--XC1_readdata[2] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[2]
--operation mode is normal

XC1_readdata[2]_lut_out = XD1L5 & (XC1_period_l_register[2] # XD1L1 & XC1_period_h_register[2]) # !XD1L5 & XD1L1 & XC1_period_h_register[2];
XC1_readdata[2] = DFFE(XC1_readdata[2]_lut_out, clk, K1_data_out, , );


--DC1L107 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[2]~13806
--operation mode is normal

DC1L107 = (F1L1788Q & (XC1_readdata[2] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !F1L1788Q & !DD1_chipselect_to_the_pv_unit1 & (XC1_readdata[2] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L109);


--KJ1L77 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3627
--operation mode is normal

KJ1L77 = YJ1_do_fwd_a_alu & (RJ3_regout $ MJ3_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[2];


--FB1_shift_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[6]
--operation mode is normal

FB1_shift_reg[6]_lut_out = FB1L176 & FB1_shift_reg[5] # !FB1L176 & (FB1L189);
FB1_shift_reg[6] = DFFE(FB1_shift_reg[6]_lut_out, clk, K1_data_out, , );


--FB1_tx_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[7]
--operation mode is normal

FB1_tx_holding_reg[7]_lut_out = HG1_op_a[7];
FB1_tx_holding_reg[7] = DFFE(FB1_tx_holding_reg[7]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L184 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4001
--operation mode is normal

FB1L184 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[7] # !FB1_transmitting & (FB1_tx_holding_reg[7])) # !FB1_tx_holding_primed & FB1_shift_reg[7];


--FB1_spi_slave_select_holding_reg[15] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[15]
--operation mode is normal

FB1_spi_slave_select_holding_reg[15]_lut_out = HG1_op_a[15];
FB1_spi_slave_select_holding_reg[15] = DFFE(FB1_spi_slave_select_holding_reg[15]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_data_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|data_rd_strobe
--operation mode is normal

FB1_data_rd_strobe_lut_out = !DG1_dc_address[1] & !FB1L138 & !DG1_dc_address[2] & !DG1_dc_address[3];
FB1_data_rd_strobe = DFFE(FB1_data_rd_strobe_lut_out, clk, K1_data_out, , );


--FB1_spi_slave_select_holding_reg[7] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[7]
--operation mode is normal

FB1_spi_slave_select_holding_reg[7]_lut_out = HG1_op_a[7];
FB1_spi_slave_select_holding_reg[7] = DFFE(FB1_spi_slave_select_holding_reg[7]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--F1_VELOCITY_COUNT[21] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[21]
--operation mode is arithmetic

F1_VELOCITY_COUNT[21]_lut_out = F1_VELOCITY_COUNT[21] $ F1L1407;
F1_VELOCITY_COUNT[21] = DFFE(F1_VELOCITY_COUNT[21]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1410 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[21]~1289
--operation mode is arithmetic

F1L1410 = CARRY(!F1L1407 # !F1_VELOCITY_COUNT[21]);


--F1L774 is position_velocity_interface_unit:inst18|Mux~3737
--operation mode is normal

F1L774 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[21] # !F1L1853 & (F1L1122));


--F1L772 is position_velocity_interface_unit:inst18|Mux~3736
--operation mode is normal

F1L772 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[21]);


--F1_LATCHED_V_COUNT_Q4[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[21]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[21]_lut_out = F1_VELOCITY_COUNT[21];
F1_LATCHED_V_COUNT_Q4[21] = DFFE(F1_LATCHED_V_COUNT_Q4[21]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L768 is position_velocity_interface_unit:inst18|Mux~3734
--operation mode is normal

F1L768 = VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[21] # VJ1_dc_address[3]) # !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[21]);


--F1_VELOCITY[21] is position_velocity_interface_unit:inst18|VELOCITY[21]
--operation mode is normal

F1_VELOCITY[21]_lut_out = !F1L1443 & (F1L1855 & F1L1673 # !F1L1855 & (F1L1676));
F1_VELOCITY[21] = DFFE(F1_VELOCITY[21]_lut_out, clk, , , F1L1278);


--E1L819 is simple_pvu:inst13|add~2750
--operation mode is arithmetic

E1L819 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ E1_LATCHED_V_COUNT_Q1[21] $ !E1L812;

--E1L821 is simple_pvu:inst13|add~2752
--operation mode is arithmetic

E1L821 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & E1_LATCHED_V_COUNT_Q1[21] & !E1L812 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & (E1_LATCHED_V_COUNT_Q1[21] # !E1L812));


--E1L816 is simple_pvu:inst13|add~2746
--operation mode is arithmetic

E1L816 = E1_LATCHED_V_COUNT_Q1[21] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ !E1L809;

--E1L818 is simple_pvu:inst13|add~2748
--operation mode is arithmetic

E1L818 = CARRY(E1_LATCHED_V_COUNT_Q1[21] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & !E1L809 # !E1_LATCHED_V_COUNT_Q1[21] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] # !E1L809));


--E1L275Q is simple_pvu:inst13|POSITION_COUNT[21]~4837
--operation mode is normal

E1L275Q_lut_out = E1L273 $ E1L822;
E1L275Q = DFFE(E1L275Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L273 is simple_pvu:inst13|POSITION_COUNT[21]~1857
--operation mode is normal

E1L273 = E1L1057 & E1_POSITION_PRELOAD[21] # !E1L1057 & (E1L273);


--HE20_sout_node[19] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[19]
--operation mode is arithmetic

HE20_sout_node[19]_lut_out = HE14L33 $ HE11L40 $ !HE20L45;
HE20_sout_node[19] = DFFE(HE20_sout_node[19]_lut_out, clk, K1_data_out, , JH1L8);

--HE20L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[19]~192
--operation mode is arithmetic

HE20L47 = CARRY(HE14L33 & (HE11L40 # !HE20L45) # !HE14L33 & HE11L40 & !HE20L45);


--HE17_sout_node[11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[11]
--operation mode is arithmetic

HE17_sout_node[11]_lut_out = HE8L32 $ HE5L26 $ !HE17L29;
HE17_sout_node[11] = DFFE(HE17_sout_node[11]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[11]~167
--operation mode is arithmetic

HE17L31 = CARRY(HE8L32 & (HE5L26 # !HE17L29) # !HE8L32 & HE5L26 & !HE17L29);


--CE1_partial_product_node[7][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][7]
--operation mode is normal

CE1_partial_product_node[7][7]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[7]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[6]);
CE1_partial_product_node[7][7] = DFFE(CE1_partial_product_node[7][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][5]
--operation mode is normal

CE1_partial_product_node[8][5]_lut_out = !DE1L29 # !KJ1_true_regA[5];
CE1_partial_product_node[8][5] = DFFE(CE1_partial_product_node[8][5]_lut_out, clk, K1_data_out, , JH1L8);


--N1L135 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9873
--operation mode is arithmetic

N1L135 = N1L119 $ (!KJ1L69 # !KJ1L97);

--N1L136 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9875
--operation mode is arithmetic

N1L136 = CARRY(KJ1L97 & KJ1L69 # !N1L119);


--N1L137 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9877
--operation mode is normal

N1L137 = KJ1_true_regA[31] & N1L135 # !KJ1_true_regA[31] & (KJ1_true_regA[21]);


--MK1L1 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~163
--operation mode is normal

MK1L1 = MK1_baud_rate_counter[9] $ (!MK1L3);


--MK1L2 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~167
--operation mode is arithmetic

MK1L2 = MK1_baud_rate_counter[8] $ (MK1L5);

--MK1L3 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~169
--operation mode is arithmetic

MK1L3 = CARRY(MK1_baud_rate_counter[8] # !MK1L5);


--MK1L4 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~171
--operation mode is arithmetic

MK1L4 = MK1_baud_rate_counter[7] $ (!MK1L7);

--MK1L5 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~173
--operation mode is arithmetic

MK1L5 = CARRY(!MK1_baud_rate_counter[7] & (!MK1L7));


--MK1L6 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~175
--operation mode is arithmetic

MK1L6 = MK1_baud_rate_counter[6] $ (MK1L9);

--MK1L7 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~177
--operation mode is arithmetic

MK1L7 = CARRY(MK1_baud_rate_counter[6] # !MK1L9);


--MK1L8 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~179
--operation mode is arithmetic

MK1L8 = MK1_baud_rate_counter[5] $ (!MK1L11);

--MK1L9 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~181
--operation mode is arithmetic

MK1L9 = CARRY(!MK1_baud_rate_counter[5] & (!MK1L11));


--MK1L10 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~183
--operation mode is arithmetic

MK1L10 = MK1_baud_rate_counter[4] $ (MK1L13);

--MK1L11 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~185
--operation mode is arithmetic

MK1L11 = CARRY(MK1_baud_rate_counter[4] # !MK1L13);


--MK1L12 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~187
--operation mode is arithmetic

MK1L12 = MK1_baud_rate_counter[3] $ (!MK1L15);

--MK1L13 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~189
--operation mode is arithmetic

MK1L13 = CARRY(!MK1_baud_rate_counter[3] & (!MK1L15));


--MK1L14 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~191
--operation mode is arithmetic

MK1L14 = MK1_baud_rate_counter[2] $ (MK1L17);

--MK1L15 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~193
--operation mode is arithmetic

MK1L15 = CARRY(MK1_baud_rate_counter[2] # !MK1L17);


--MK1L16 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~195
--operation mode is arithmetic

MK1L16 = MK1_baud_rate_counter[1] $ (!MK1L19);

--MK1L17 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~197
--operation mode is arithmetic

MK1L17 = CARRY(!MK1_baud_rate_counter[1] & (!MK1L19));


--MK1L18 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~199
--operation mode is arithmetic

MK1L18 = !MK1_baud_rate_counter[0];

--MK1L19 is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|add~201
--operation mode is arithmetic

MK1L19 = CARRY(MK1_baud_rate_counter[0]);


--HK1L1 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~141
--operation mode is normal

HK1L1 = HK1_baud_rate_counter[8] $ (HK1L3);


--HK1L2 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~145
--operation mode is arithmetic

HK1L2 = HK1_baud_rate_counter[7] $ (!HK1L5);

--HK1L3 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~147
--operation mode is arithmetic

HK1L3 = CARRY(!HK1_baud_rate_counter[7] & (!HK1L5));


--HK1L4 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~149
--operation mode is arithmetic

HK1L4 = HK1_baud_rate_counter[6] $ (HK1L7);

--HK1L5 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~151
--operation mode is arithmetic

HK1L5 = CARRY(HK1_baud_rate_counter[6] # !HK1L7);


--HK1L6 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~153
--operation mode is arithmetic

HK1L6 = HK1_baud_rate_counter[5] $ (!HK1L9);

--HK1L7 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~155
--operation mode is arithmetic

HK1L7 = CARRY(!HK1_baud_rate_counter[5] & (!HK1L9));


--HK1L8 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~157
--operation mode is arithmetic

HK1L8 = HK1_baud_rate_counter[4] $ (HK1L11);

--HK1L9 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~159
--operation mode is arithmetic

HK1L9 = CARRY(HK1_baud_rate_counter[4] # !HK1L11);


--HK1L10 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~161
--operation mode is arithmetic

HK1L10 = HK1_baud_rate_counter[3] $ (!HK1L13);

--HK1L11 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~163
--operation mode is arithmetic

HK1L11 = CARRY(!HK1_baud_rate_counter[3] & (!HK1L13));


--HK1L12 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~165
--operation mode is arithmetic

HK1L12 = HK1_baud_rate_counter[2] $ (HK1L15);

--HK1L13 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~167
--operation mode is arithmetic

HK1L13 = CARRY(HK1_baud_rate_counter[2] # !HK1L15);


--HK1L14 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~169
--operation mode is arithmetic

HK1L14 = HK1_baud_rate_counter[1] $ (!HK1L17);

--HK1L15 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~171
--operation mode is arithmetic

HK1L15 = CARRY(!HK1_baud_rate_counter[1] & (!HK1L17));


--HK1L16 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~173
--operation mode is arithmetic

HK1L16 = !HK1_baud_rate_counter[0];

--HK1L17 is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|add~175
--operation mode is arithmetic

HK1L17 = CARRY(HK1_baud_rate_counter[0]);


--VC1_control_register[1] is dual_processor:inst|o_scope_timer:the_o_scope_timer|control_register[1]
--operation mode is normal

VC1_control_register[1]_lut_out = ZJ1_op_a[1];
VC1_control_register[1] = DFFE(VC1_control_register[1]_lut_out, clk, K1_data_out, , VC1_control_wr_strobe);


--VC1L10 is dual_processor:inst|o_scope_timer:the_o_scope_timer|counter_is_running~91
--operation mode is normal

VC1L10 = VC1_counter_is_running & !VC1_force_reload & (VC1_control_register[1] # !VC1L11);


--F1L1853 is position_velocity_interface_unit:inst18|process9~0
--operation mode is normal

F1L1853 = SC1_data_out[3] # SC1_data_out[0];


--F1_POSITION_PRELOAD[13] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[13]
--operation mode is normal

F1_POSITION_PRELOAD[13]_lut_out = ZJ1_op_a[13];
F1_POSITION_PRELOAD[13] = DFFE(F1_POSITION_PRELOAD[13]_lut_out, clk, , , F1L1190);


--F1_BOUNCEBACK_COMPARE[13] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[13]
--operation mode is normal

F1_BOUNCEBACK_COMPARE[13]_lut_out = F1L39 $ !F1L1060;
F1_BOUNCEBACK_COMPARE[13] = DFFE(F1_BOUNCEBACK_COMPARE[13]_lut_out, clk, !SC1_data_out[0], , F1L62);


--F1L1058 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4285
--operation mode is normal

F1L1058 = F1L1054 $ (F1L1056Q);


--F1_POSITION_PRELOAD[0] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[0]
--operation mode is normal

F1_POSITION_PRELOAD[0]_lut_out = ZJ1_op_a[0];
F1_POSITION_PRELOAD[0] = DFFE(F1_POSITION_PRELOAD[0]_lut_out, clk, , , F1L1190);


--F1_BOUNCEBACK_COMPARE[0] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[0]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[0]_lut_out = F1L948;
F1_BOUNCEBACK_COMPARE[0] = DFFE(F1_BOUNCEBACK_COMPARE[0]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L3 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[0]~132
--operation mode is arithmetic

F1L3 = CARRY(F1L948);


--F1L946 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4259
--operation mode is normal

F1L946 = F1L944Q $ F1L942;


--F1L136 is position_velocity_interface_unit:inst18|Equal~2715
--operation mode is normal

F1L136 = F1_BOUNCEBACK_COMPARE[2] $ (F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L970));

--F1L171 is position_velocity_interface_unit:inst18|Equal~2750
--operation mode is normal

F1L171 = F1_BOUNCEBACK_COMPARE[2] $ (F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L970));


--F1_POSITION_PRELOAD[6] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[6]
--operation mode is normal

F1_POSITION_PRELOAD[6]_lut_out = ZJ1_op_a[6];
F1_POSITION_PRELOAD[6] = DFFE(F1_POSITION_PRELOAD[6]_lut_out, clk, , , F1L1190);


--F1_BOUNCEBACK_COMPARE[6] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[6]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[6]_lut_out = F1L1004 $ (!F1L18);
F1_BOUNCEBACK_COMPARE[6] = DFFE(F1_BOUNCEBACK_COMPARE[6]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L21 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[6]~99
--operation mode is arithmetic

F1L21 = CARRY(F1L1004 # !F1L18);


--F1L1002 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4271
--operation mode is normal

F1L1002 = F1L1000Q $ F1L998;


--F1_BOUNCEBACK_COMPARE[8] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[8]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[8]_lut_out = F1L1020 $ (!F1L24);
F1_BOUNCEBACK_COMPARE[8] = DFFE(F1_BOUNCEBACK_COMPARE[8]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L27 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[8]~138
--operation mode is arithmetic

F1L27 = CARRY(F1L1020 # !F1L24);


--F1_POSITION_PRELOAD[8] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[8]
--operation mode is normal

F1_POSITION_PRELOAD[8]_lut_out = ZJ1_op_a[8];
F1_POSITION_PRELOAD[8] = DFFE(F1_POSITION_PRELOAD[8]_lut_out, clk, , , F1L1190);


--F1L1018 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4275
--operation mode is normal

F1L1018 = F1L1016Q $ F1L1014;


--F1L138 is position_velocity_interface_unit:inst18|Equal~2717
--operation mode is normal

F1L138 = F1_BOUNCEBACK_COMPARE[9] $ (F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1026));

--F1L172 is position_velocity_interface_unit:inst18|Equal~2751
--operation mode is normal

F1L172 = F1_BOUNCEBACK_COMPARE[9] $ (F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1026));


--F1L154 is position_velocity_interface_unit:inst18|Equal~2726
--operation mode is normal

F1L154 = (F1_BOUNCEBACK_COMPARE[3] $ (F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L978))) & CASCADE(F1L169);


--F1L150 is position_velocity_interface_unit:inst18|Equal~2724
--operation mode is normal

F1L150 = (F1_BOUNCEBACK_COMPARE[4] $ (F1L1853 & F1_POSITION_PRELOAD[4] # !F1L1853 & (F1L986))) & CASCADE(F1L167);


--F1L156 is position_velocity_interface_unit:inst18|Equal~2727
--operation mode is normal

F1L156 = (F1_BOUNCEBACK_COMPARE[12] $ (F1L1853 & F1_POSITION_PRELOAD[12] # !F1L1853 & (F1L1050))) & CASCADE(F1L170);


--F1L152 is position_velocity_interface_unit:inst18|Equal~2725
--operation mode is normal

F1L152 = (F1_BOUNCEBACK_COMPARE[1] $ (F1L1853 & F1_POSITION_PRELOAD[1] # !F1L1853 & (F1L958))) & CASCADE(F1L168);


--F1L76 is position_velocity_interface_unit:inst18|Equal~2652
--operation mode is normal

F1L76 = F1_PB_COMPARE[3] $ (F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L978));


--F1L80 is position_velocity_interface_unit:inst18|Equal~2654
--operation mode is normal

F1L80 = F1_PB_COMPARE[5] $ (F1L1853 & F1_POSITION_PRELOAD[5] # !F1L1853 & (F1L994));


--F1L78 is position_velocity_interface_unit:inst18|Equal~2653
--operation mode is normal

F1L78 = F1_PB_COMPARE[8] $ (F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1018));


--F1L82 is position_velocity_interface_unit:inst18|Equal~2655
--operation mode is normal

F1L82 = F1_PB_COMPARE[7] $ (F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1010));


--F1L74 is position_velocity_interface_unit:inst18|Equal~2651
--operation mode is normal

F1L74 = !F1L72 & !F1L68 & F1L66 & !F1L70;

--F1L162 is position_velocity_interface_unit:inst18|Equal~2741
--operation mode is normal

F1L162 = !F1L72 & !F1L68 & F1L66 & !F1L70;


--F1L86 is position_velocity_interface_unit:inst18|Equal~2658
--operation mode is normal

F1L86 = F1_PB_COMPARE[6] $ (F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L1002));


--F1L88 is position_velocity_interface_unit:inst18|Equal~2659
--operation mode is normal

F1L88 = F1_PB_COMPARE[11] $ (F1L1853 & F1_POSITION_PRELOAD[11] # !F1L1853 & (F1L1042));


--F1L84 is position_velocity_interface_unit:inst18|Equal~2657
--operation mode is normal

F1L84 = F1_PB_COMPARE[13] $ (F1L1853 & F1_POSITION_PRELOAD[13] # !F1L1853 & (F1L1058));


--F1L90 is position_velocity_interface_unit:inst18|Equal~2660
--operation mode is normal

F1L90 = F1_PB_COMPARE[12] $ (F1L1853 & F1_POSITION_PRELOAD[12] # !F1L1853 & (F1L1050));


--F1L92 is position_velocity_interface_unit:inst18|Equal~2662
--operation mode is normal

F1L92 = !F1L962 & !F1L952 & !F1L950 & !F1L964;

--F1L163 is position_velocity_interface_unit:inst18|Equal~2742
--operation mode is normal

F1L163 = !F1L962 & !F1L952 & !F1L950 & !F1L964;


--F1L122 is position_velocity_interface_unit:inst18|Equal~2685
--operation mode is normal

F1L122 = F1L1774 $ (F1L1853 & F1_POSITION_PRELOAD[11] # !F1L1853 & (F1L1042));


--F1L124 is position_velocity_interface_unit:inst18|Equal~2686
--operation mode is normal

F1L124 = F1L1777 $ (F1L1853 & F1_POSITION_PRELOAD[12] # !F1L1853 & (F1L1050));


--F1L120 is position_velocity_interface_unit:inst18|Equal~2684
--operation mode is normal

F1L120 = F1L1771 $ (F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L1002));


--F1L118 is position_velocity_interface_unit:inst18|Equal~2683
--operation mode is normal

F1L118 = F1L1769 $ (F1L1853 & F1_POSITION_PRELOAD[13] # !F1L1853 & (F1L1058));


--F1L126 is position_velocity_interface_unit:inst18|Equal~2688
--operation mode is normal

F1L126 = !F1L962 & !F1L964 & (F1L950 # F1L952);

--F1L166 is position_velocity_interface_unit:inst18|Equal~2745
--operation mode is normal

F1L166 = !F1L962 & !F1L964 & (F1L950 # F1L952);


--F1L110 is position_velocity_interface_unit:inst18|Equal~2678
--operation mode is normal

F1L110 = F1L1757 $ (F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L978));


--F1L116 is position_velocity_interface_unit:inst18|Equal~2681
--operation mode is normal

F1L116 = F1L1766 $ (F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1010));


--F1L112 is position_velocity_interface_unit:inst18|Equal~2679
--operation mode is normal

F1L112 = F1L1760 $ (F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1018));


--F1L114 is position_velocity_interface_unit:inst18|Equal~2680
--operation mode is normal

F1L114 = F1L1763 $ (F1L1853 & F1_POSITION_PRELOAD[5] # !F1L1853 & (F1L994));


--F1L108 is position_velocity_interface_unit:inst18|Equal~2677
--operation mode is normal

F1L108 = !F1L104 & !F1L100 & !F1L106 & !F1L102;

--F1L165 is position_velocity_interface_unit:inst18|Equal~2744
--operation mode is normal

F1L165 = !F1L104 & !F1L100 & !F1L106 & !F1L102;


--XB1_shift_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[6]
--operation mode is normal

XB1_shift_reg[6]_lut_out = XB1L175 & XB1_shift_reg[5] # !XB1L175 & (XB1L188);
XB1_shift_reg[6] = DFFE(XB1_shift_reg[6]_lut_out, clk, K1_data_out, , );


--XB1_tx_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[7]
--operation mode is normal

XB1_tx_holding_reg[7]_lut_out = ZJ1_op_a[7];
XB1_tx_holding_reg[7] = DFFE(XB1_tx_holding_reg[7]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L185 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4005
--operation mode is normal

XB1L185 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[7] # !XB1_transmitting & (XB1_tx_holding_reg[7])) # !XB1_tx_holding_primed & XB1_shift_reg[7];


--F1L866 is position_velocity_interface_unit:inst18|Mux~3783
--operation mode is normal

F1L866 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & F1_VELOCITY_COUNT[28];


--F1L858 is position_velocity_interface_unit:inst18|Mux~3779
--operation mode is normal

F1L858 = VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q1[28] & VJ1_dc_address[2]);


--F1L864 is position_velocity_interface_unit:inst18|Mux~3782
--operation mode is normal

F1L864 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L862) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & (F1L802);


--E1_VELOCITY_COUNT[28] is simple_pvu:inst13|VELOCITY_COUNT[28]
--operation mode is arithmetic

E1_VELOCITY_COUNT[28]_lut_out = E1_VELOCITY_COUNT[28] $ !E1L571;
E1_VELOCITY_COUNT[28] = DFFE(E1_VELOCITY_COUNT[28]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L574 is simple_pvu:inst13|VELOCITY_COUNT[28]~1886
--operation mode is arithmetic

E1L574 = CARRY(E1_VELOCITY_COUNT[28] & !E1L571);


--E1_VELOCITY[28] is simple_pvu:inst13|VELOCITY[28]
--operation mode is normal

E1_VELOCITY[28]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L614;
E1_VELOCITY[28] = DFFE(E1_VELOCITY[28]_lut_out, clk, , , E1L421);


--HE23L46 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~654
--operation mode is arithmetic

HE23L46 = HE20_sout_node[22] $ HE17_sout_node[18] $ !HE23L41;

--HE23L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~656
--operation mode is arithmetic

HE23L47 = CARRY(HE20_sout_node[22] & (HE17_sout_node[18] # !HE23L41) # !HE20_sout_node[22] & HE17_sout_node[18] & !HE23L41);


--EE2_single_input_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[14]
--operation mode is arithmetic

EE2_single_input_node[14]_lut_out = CE1_partial_product_node[7][14] $ CE1_partial_product_node[8][12] $ !EE2L37;
EE2_single_input_node[14] = DFFE(EE2_single_input_node[14]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[14]~143
--operation mode is arithmetic

EE2L39 = CARRY(CE1_partial_product_node[7][14] & !CE1_partial_product_node[8][12] & !EE2L37 # !CE1_partial_product_node[7][14] & (!EE2L37 # !CE1_partial_product_node[8][12]));


--N1_q[28] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[28]
--operation mode is normal

N1_q[28]_lut_out = CJ1_custom_instruction_start[0] & N1L158 # !CJ1_custom_instruction_start[0] & (N1_q[27]);
N1_q[28] = DFFE(N1_q[28]_lut_out, clk, K1_data_out, , JH1L8);


--D2_CNT[1] is quad_decoder:inst10|CNT[1]
--operation mode is normal

D2_CNT[1]_lut_out = D2_CNT[1] # D2_CNT[0] & D2_X4_INTERNAL;
D2_CNT[1] = DFFE(D2_CNT[1]_lut_out, clk, !D2L60, , );


--D2L18 is quad_decoder:inst10|LATCHED_QUADRATURE_ERROR~21
--operation mode is normal

D2L18 = D2_QUADRATURE_ERROR # D2_LATCHED_QUADRATURE_ERROR & !D2_OK_TO_REMOVE_QUADRATURE_ERROR;


--D2L14 is quad_decoder:inst10|CNT[1]~109
--operation mode is normal

D2L14 = D2_CNT[0] & D2_X4_INTERNAL;


--D2_REQUEST_FOR_SP_Q1 is quad_decoder:inst10|REQUEST_FOR_SP_Q1
--operation mode is normal

D2_REQUEST_FOR_SP_Q1_lut_out = D2L46 & !D2_AAA & (D2L42) # !D2L46 & (D2_REQUEST_FOR_SP_Q1);
D2_REQUEST_FOR_SP_Q1 = DFFE(D2_REQUEST_FOR_SP_Q1_lut_out, clk, !SC1_data_out[0], , );


--E1_PREV_Q1 is simple_pvu:inst13|PREV_Q1
--operation mode is normal

E1_PREV_Q1_lut_out = !D2_REQUEST_FOR_SP_Q1;
E1_PREV_Q1 = DFFE(E1_PREV_Q1_lut_out, clk, !SC1_data_out[0], , );


--D2_UP_DN_INTERNAL is quad_decoder:inst10|UP_DN_INTERNAL
--operation mode is normal

D2_UP_DN_INTERNAL_lut_out = D2L46 & (D2_AAA $ (D2_TMPBB)) # !D2L46 & (D2_UP_DN_INTERNAL);
D2_UP_DN_INTERNAL = DFFE(D2_UP_DN_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[4]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out = E1_LATCHED_V_COUNT_Q1[4];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[4] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[4] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[4]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[4]_lut_out = E1_VELOCITY_COUNT[4];
E1_LATCHED_V_COUNT_Q1[4] = DFFE(E1_LATCHED_V_COUNT_Q1[4]_lut_out, clk, , , E1L86);


--E1L657 is simple_pvu:inst13|add~2534
--operation mode is arithmetic

E1L657 = E1_LATCHED_V_COUNT_Q1[3] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ !E1L650;

--E1L659 is simple_pvu:inst13|add~2536
--operation mode is arithmetic

E1L659 = CARRY(E1_LATCHED_V_COUNT_Q1[3] & (!E1L650 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]) # !E1_LATCHED_V_COUNT_Q1[3] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & !E1L650);


--E1L654 is simple_pvu:inst13|add~2530
--operation mode is arithmetic

E1L654 = E1_LATCHED_V_COUNT_Q1[3] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ !E1L647;

--E1L656 is simple_pvu:inst13|add~2532
--operation mode is arithmetic

E1L656 = CARRY(E1_LATCHED_V_COUNT_Q1[3] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & !E1L647 # !E1_LATCHED_V_COUNT_Q1[3] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] # !E1L647));


--E1L10 is simple_pvu:inst13|ENABLE_VELOCITY_CTR~438
--operation mode is normal

E1L10 = !E1_VEL_CLK_DIVISOR[0] & (E1_VEL_CLK_DIVISOR[3] & !E1_VEL_CLK_DIVISOR[2] & !E1_VEL_CLK_DIVISOR[1] # !E1_VEL_CLK_DIVISOR[3] & (E1_VEL_CLK_DIVISOR[2] $ E1_VEL_CLK_DIVISOR[1]));


--E1L12 is simple_pvu:inst13|ENABLE_VELOCITY_CTR~439
--operation mode is normal

E1L12 = E1_VEL_CLK_DIVISOR[2] & (E1_CNT[2]);


--E1L14 is simple_pvu:inst13|ENABLE_VELOCITY_CTR~440
--operation mode is normal

E1L14 = !E1_VEL_CLK_DIVISOR[2] & (E1_VEL_CLK_DIVISOR[1] & (E1_CNT[1]) # !E1_VEL_CLK_DIVISOR[1] & E1_CNT[3]);


--E1_CNT[0] is simple_pvu:inst13|CNT[0]
--operation mode is normal

E1_CNT[0]_lut_out = !E1_CNT[0];
E1_CNT[0] = DFFE(E1_CNT[0]_lut_out, clk, !SC1_data_out[0], , );


--E1L669 is simple_pvu:inst13|add~2550
--operation mode is arithmetic

E1L669 = E1L175 $ D2_UP_DN_INTERNAL $ !E1L662;

--E1L671 is simple_pvu:inst13|add~2552
--operation mode is arithmetic

E1L671 = CARRY(E1L175 & (D2_UP_DN_INTERNAL # !E1L662) # !E1L175 & D2_UP_DN_INTERNAL & !E1L662);


--XB1_spi_slave_select_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[4]
--operation mode is normal

XB1_spi_slave_select_holding_reg[4]_lut_out = ZJ1_op_a[4];
XB1_spi_slave_select_holding_reg[4] = DFFE(XB1_spi_slave_select_holding_reg[4]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--XB1_shift_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[4]
--operation mode is normal

XB1_shift_reg[4]_lut_out = XB1L175 & XB1_shift_reg[3] # !XB1L175 & (XB1L189);
XB1_shift_reg[4] = DFFE(XB1_shift_reg[4]_lut_out, clk, K1_data_out, , );


--QC1_readdata[4] is dual_processor:inst|misc_ins:the_misc_ins|readdata[4]
--operation mode is normal

QC1_readdata[4]_lut_out = !VJ1_dc_address[2] & !VJ1_dc_address[3] & (ch4A_aux_input_304 # !DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3]);
QC1_readdata[4] = DFFE(QC1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L137 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13755
--operation mode is normal

DC1L137 = DC1_dbs_16_reg_segment_0[4] & (DC1L411 # QC1_readdata[4]) # !DC1_dbs_16_reg_segment_0[4] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[4]);

--DC1L141 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13871
--operation mode is normal

DC1L141 = DC1_dbs_16_reg_segment_0[4] & (DC1L411 # QC1_readdata[4]) # !DC1_dbs_16_reg_segment_0[4] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[4]);


--F1L1792Q is position_velocity_interface_unit:inst18|data_output[4]~reg0
--operation mode is normal

F1L1792Q_lut_out = F1L1782 & (F1L542) # !F1L1782 & F1L1792Q;
F1L1792Q = DFFE(F1L1792Q_lut_out, clk, , , );


--XC1_readdata[4] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[4]
--operation mode is normal

XC1_readdata[4]_lut_out = XD1L1 & (XC1_period_h_register[4] # XD1L5 & !XC1_period_l_register[4]) # !XD1L1 & (XD1L5 & !XC1_period_l_register[4]);
XC1_readdata[4] = DFFE(XC1_readdata[4]_lut_out, clk, K1_data_out, , );


--DC1L139 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[4]~13807
--operation mode is normal

DC1L139 = (F1L1792Q & (XC1_readdata[4] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !F1L1792Q & !DD1_chipselect_to_the_pv_unit1 & (XC1_readdata[4] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L141);


--KJ1L78 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3628
--operation mode is normal

KJ1L78 = YJ1_do_fwd_a_alu & (RJ5_regout $ MJ5_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[4];


--FB1_spi_slave_select_holding_reg[8] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[8]
--operation mode is normal

FB1_spi_slave_select_holding_reg[8]_lut_out = HG1_op_a[8];
FB1_spi_slave_select_holding_reg[8] = DFFE(FB1_spi_slave_select_holding_reg[8]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1L238 is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_primed~32
--operation mode is normal

FB1L238 = FB1_transmitting & FB1_tx_holding_primed;


--inst16 is inst16
--operation mode is normal

inst16_lut_out = MISO_adc_spi;
inst16 = DFFE(inst16_lut_out, FB1_SCLK_reg, , , );


--FB1_tx_holding_reg[0] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[0]
--operation mode is normal

FB1_tx_holding_reg[0]_lut_out = HG1_op_a[0];
FB1_tx_holding_reg[0] = DFFE(FB1_tx_holding_reg[0]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L185 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4003
--operation mode is normal

FB1L185 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[0] # !FB1_transmitting & (FB1_tx_holding_reg[0])) # !FB1_tx_holding_primed & FB1_shift_reg[0];


--FB1_spi_slave_select_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[6]
--operation mode is normal

FB1_spi_slave_select_holding_reg[6]_lut_out = HG1_op_a[6];
FB1_spi_slave_select_holding_reg[6] = DFFE(FB1_spi_slave_select_holding_reg[6]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_spi_slave_select_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[4]
--operation mode is normal

FB1_spi_slave_select_holding_reg[4]_lut_out = HG1_op_a[4];
FB1_spi_slave_select_holding_reg[4] = DFFE(FB1_spi_slave_select_holding_reg[4]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_shift_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[4]
--operation mode is normal

FB1_shift_reg[4]_lut_out = FB1L176 & FB1_shift_reg[3] # !FB1L176 & (FB1L190);
FB1_shift_reg[4] = DFFE(FB1_shift_reg[4]_lut_out, clk, K1_data_out, , );


--FB1_spi_slave_select_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[5]
--operation mode is normal

FB1_spi_slave_select_holding_reg[5]_lut_out = HG1_op_a[5];
FB1_spi_slave_select_holding_reg[5] = DFFE(FB1_spi_slave_select_holding_reg[5]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_shift_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|shift_reg[5]
--operation mode is normal

FB1_shift_reg[5]_lut_out = FB1L176 & FB1_shift_reg[4] # !FB1L176 & (FB1L191);
FB1_shift_reg[5] = DFFE(FB1_shift_reg[5]_lut_out, clk, K1_data_out, , );


--FB1_spi_slave_select_holding_reg[14] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[14]
--operation mode is normal

FB1_spi_slave_select_holding_reg[14]_lut_out = HG1_op_a[14];
FB1_spi_slave_select_holding_reg[14] = DFFE(FB1_spi_slave_select_holding_reg[14]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_spi_slave_select_holding_reg[11] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[11]
--operation mode is normal

FB1_spi_slave_select_holding_reg[11]_lut_out = HG1_op_a[11];
FB1_spi_slave_select_holding_reg[11] = DFFE(FB1_spi_slave_select_holding_reg[11]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_spi_slave_select_holding_reg[12] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[12]
--operation mode is normal

FB1_spi_slave_select_holding_reg[12]_lut_out = HG1_op_a[12];
FB1_spi_slave_select_holding_reg[12] = DFFE(FB1_spi_slave_select_holding_reg[12]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_spi_slave_select_holding_reg[13] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[13]
--operation mode is normal

FB1_spi_slave_select_holding_reg[13]_lut_out = HG1_op_a[13];
FB1_spi_slave_select_holding_reg[13] = DFFE(FB1_spi_slave_select_holding_reg[13]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1L2 is dual_processor:inst|adc_spi:the_adc_spi|EOP~310
--operation mode is normal

FB1L2 = FB1L16 & FB1L17 & FB1L18 & FB1L19;


--FB1L3 is dual_processor:inst|adc_spi:the_adc_spi|EOP~311
--operation mode is normal

FB1L3 = DG1_dc_address[1] & FB1L105 & FB1L2 & !FB1_p1_wr_strobe;


--FB1_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|rd_strobe
--operation mode is normal

FB1_rd_strobe_lut_out = !FB1_rd_strobe & (GB1L4 & TE1_dc_read);
FB1_rd_strobe = DFFE(FB1_rd_strobe_lut_out, clk, K1_data_out, , );


--FB1L138 is dual_processor:inst|adc_spi:the_adc_spi|p1_rd_strobe~26
--operation mode is normal

FB1L138 = FB1_rd_strobe # !TE1_dc_read # !GB1L4;


--FB1_p1_data_rd_strobe is dual_processor:inst|adc_spi:the_adc_spi|p1_data_rd_strobe
--operation mode is normal

FB1_p1_data_rd_strobe = !DG1_dc_address[1] & !FB1L138 & !DG1_dc_address[2] & !DG1_dc_address[3];


--FB1L4 is dual_processor:inst|adc_spi:the_adc_spi|EOP~314
--operation mode is normal

FB1L4 = FB1_endofpacketvalue_reg[11] & FB1_rx_holding_reg[11] & (FB1_endofpacketvalue_reg[4] $ !FB1_rx_holding_reg[4]) # !FB1_endofpacketvalue_reg[11] & !FB1_rx_holding_reg[11] & (FB1_endofpacketvalue_reg[4] $ !FB1_rx_holding_reg[4]);


--FB1L5 is dual_processor:inst|adc_spi:the_adc_spi|EOP~315
--operation mode is normal

FB1L5 = FB1_endofpacketvalue_reg[3] & FB1_rx_holding_reg[3] & (FB1_endofpacketvalue_reg[0] $ !FB1_rx_holding_reg[0]) # !FB1_endofpacketvalue_reg[3] & !FB1_rx_holding_reg[3] & (FB1_endofpacketvalue_reg[0] $ !FB1_rx_holding_reg[0]);


--FB1L6 is dual_processor:inst|adc_spi:the_adc_spi|EOP~316
--operation mode is normal

FB1L6 = FB1_endofpacketvalue_reg[6] & FB1_rx_holding_reg[6] & (FB1_endofpacketvalue_reg[14] $ !FB1_rx_holding_reg[14]) # !FB1_endofpacketvalue_reg[6] & !FB1_rx_holding_reg[6] & (FB1_endofpacketvalue_reg[14] $ !FB1_rx_holding_reg[14]);


--FB1L7 is dual_processor:inst|adc_spi:the_adc_spi|EOP~317
--operation mode is normal

FB1L7 = FB1_endofpacketvalue_reg[13] & FB1_rx_holding_reg[13] & (FB1_endofpacketvalue_reg[5] $ !FB1_rx_holding_reg[5]) # !FB1_endofpacketvalue_reg[13] & !FB1_rx_holding_reg[13] & (FB1_endofpacketvalue_reg[5] $ !FB1_rx_holding_reg[5]);


--FB1L8 is dual_processor:inst|adc_spi:the_adc_spi|EOP~318
--operation mode is normal

FB1L8 = FB1L4 & FB1L5 & FB1L6 & FB1L7;


--FB1L9 is dual_processor:inst|adc_spi:the_adc_spi|EOP~319
--operation mode is normal

FB1L9 = FB1_p1_data_rd_strobe & FB1L20 & FB1L21 & FB1L8;


--FB1_spi_slave_select_holding_reg[9] is dual_processor:inst|adc_spi:the_adc_spi|spi_slave_select_holding_reg[9]
--operation mode is normal

FB1_spi_slave_select_holding_reg[9]_lut_out = HG1_op_a[9];
FB1_spi_slave_select_holding_reg[9] = DFFE(FB1_spi_slave_select_holding_reg[9]_lut_out, clk, K1_data_out, , FB1_slaveselect_wr_strobe);


--FB1_tx_holding_reg[1] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[1]
--operation mode is normal

FB1_tx_holding_reg[1]_lut_out = HG1_op_a[1];
FB1_tx_holding_reg[1] = DFFE(FB1_tx_holding_reg[1]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L186 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4005
--operation mode is normal

FB1L186 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[1] # !FB1_transmitting & (FB1_tx_holding_reg[1])) # !FB1_tx_holding_primed & FB1_shift_reg[1];


--FB1_tx_holding_reg[2] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[2]
--operation mode is normal

FB1_tx_holding_reg[2]_lut_out = HG1_op_a[2];
FB1_tx_holding_reg[2] = DFFE(FB1_tx_holding_reg[2]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L187 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4007
--operation mode is normal

FB1L187 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[2] # !FB1_transmitting & (FB1_tx_holding_reg[2])) # !FB1_tx_holding_primed & FB1_shift_reg[2];


--FB1_tx_holding_reg[3] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[3]
--operation mode is normal

FB1_tx_holding_reg[3]_lut_out = HG1_op_a[3];
FB1_tx_holding_reg[3] = DFFE(FB1_tx_holding_reg[3]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L188 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4009
--operation mode is normal

FB1L188 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[3] # !FB1_transmitting & (FB1_tx_holding_reg[3])) # !FB1_tx_holding_primed & FB1_shift_reg[3];


--CL4_sload_path[0] is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|sload_path[0]
--operation mode is qfbk_counter

CL4_sload_path[0]_lut_out = !CL4_sload_path[0];
CL4_sload_path[0] = DFFE(CL4_sload_path[0]_lut_out, clk, !SC1_data_out[0], , );

--CL4L3 is lvdt_interface:inst61|pwm1:inst|lpm_counter:cntr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT
--operation mode is qfbk_counter

CL4L3 = CARRY(!CL4_sload_path[0]);


--WG4_q[2] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[2]
WG4_q[2]_clock_0 = clk;
WG4_q[2]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[2]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[2] = MEMORY_SEGMENT(, , WG4_q[2]_clock_0, , , , , , , WG4_q[2]_write_address, WG4_q[2]_read_address);


--UK1_dffs[1] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[1]
--operation mode is normal

UK1_dffs[1]_lut_out = !WG4_q[1];
UK1_dffs[1] = DFFE(UK1_dffs[1]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--UK1_dffs[0] is lvdt_interface:inst61|pwm1:inst|lpm_ff:pwm_reg|dffs[0]
--operation mode is normal

UK1_dffs[0]_lut_out = WG4_q[0];
UK1_dffs[0] = DFFE(UK1_dffs[0]_lut_out, clk, !SC1_data_out[0], , G1_inst23);


--F1L872 is position_velocity_interface_unit:inst18|Mux~3786
--operation mode is normal

F1L872 = VJ1_dc_address[3] & (F1L870 & (F1_VELOCITY[29]) # !F1L870 & F1_LATCHED_V_COUNT_Q4[29]) # !VJ1_dc_address[3] & F1L870;


--F1L878 is position_velocity_interface_unit:inst18|Mux~3789
--operation mode is normal

F1L878 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[29];


--F1L876 is position_velocity_interface_unit:inst18|Mux~3788
--operation mode is normal

F1L876 = VJ1_dc_address[4] & (F1L874 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L802);


--E1_VELOCITY_COUNT[29] is simple_pvu:inst13|VELOCITY_COUNT[29]
--operation mode is arithmetic

E1_VELOCITY_COUNT[29]_lut_out = E1_VELOCITY_COUNT[29] $ (E1L574);
E1_VELOCITY_COUNT[29] = DFFE(E1_VELOCITY_COUNT[29]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L577 is simple_pvu:inst13|VELOCITY_COUNT[29]~1889
--operation mode is arithmetic

E1L577 = CARRY(!E1L574 # !E1_VELOCITY_COUNT[29]);


--E1_VELOCITY[29] is simple_pvu:inst13|VELOCITY[29]
--operation mode is normal

E1_VELOCITY[29]_lut_out = !E1L586 & (E1L1059 & E1L872 # !E1L1059 & (E1L875));
E1_VELOCITY[29] = DFFE(E1_VELOCITY[29]_lut_out, clk, , , E1L421);


--HE23L48 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~658
--operation mode is arithmetic

HE23L48 = HE20_sout_node[22] $ HE17_sout_node[19] $ HE23L47;

--HE23L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~660
--operation mode is arithmetic

HE23L49 = CARRY(HE20_sout_node[22] & !HE17_sout_node[19] & !HE23L47 # !HE20_sout_node[22] & (!HE23L47 # !HE17_sout_node[19]));


--EE2_single_input_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[15]
--operation mode is arithmetic

EE2_single_input_node[15]_lut_out = CE1_partial_product_node[7][15] $ CE1_partial_product_node[8][13] $ EE2L39;
EE2_single_input_node[15] = DFFE(EE2_single_input_node[15]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[15]~146
--operation mode is arithmetic

EE2L41 = CARRY(CE1_partial_product_node[7][15] & (CE1_partial_product_node[8][13] # !EE2L39) # !CE1_partial_product_node[7][15] & CE1_partial_product_node[8][13] & !EE2L39);


--N1_q[29] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[29]
--operation mode is normal

N1_q[29]_lut_out = CJ1_custom_instruction_start[0] & N1L161 # !CJ1_custom_instruction_start[0] & (N1_q[28]);
N1_q[29] = DFFE(N1_q[29]_lut_out, clk, K1_data_out, , JH1L8);


--ED1L3 is dual_processor:inst|pv_unit2_avalonS_arbitrator:the_pv_unit2_avalonS|pv_unit2_avalonS_in_a_write_cycle~10
--operation mode is normal

ED1L3 = !WD1L1 # !VJ1_dc_address[12] # !YD1L3 # !JH1_dc_write;


--E1L343 is simple_pvu:inst13|POSITION_PRELOAD[23]~1850
--operation mode is normal

E1L343 = ED1_chipselect_to_the_pv_unit2 & VJ1_dc_address[3] & VJ1_dc_address[4] & VJ1_dc_address[5];


--E1_LATCHED_V_COUNT_Q1[5] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[5]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[5]_lut_out = E1_VELOCITY_COUNT[5];
E1_LATCHED_V_COUNT_Q1[5] = DFFE(E1_LATCHED_V_COUNT_Q1[5]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[5]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out = E1_LATCHED_V_COUNT_Q1[5];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[5] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L678 is simple_pvu:inst13|add~2562
--operation mode is arithmetic

E1L678 = D2_UP_DN_INTERNAL $ E1L181 $ E1L671;

--E1L680 is simple_pvu:inst13|add~2564
--operation mode is arithmetic

E1L680 = CARRY(D2_UP_DN_INTERNAL & !E1L181 & !E1L671 # !D2_UP_DN_INTERNAL & (!E1L671 # !E1L181));


--XB1_spi_slave_select_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[5]
--operation mode is normal

XB1_spi_slave_select_holding_reg[5]_lut_out = ZJ1_op_a[5];
XB1_spi_slave_select_holding_reg[5] = DFFE(XB1_spi_slave_select_holding_reg[5]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--XB1_shift_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|shift_reg[5]
--operation mode is normal

XB1_shift_reg[5]_lut_out = XB1L175 & XB1_shift_reg[4] # !XB1L175 & (XB1L190);
XB1_shift_reg[5] = DFFE(XB1_shift_reg[5]_lut_out, clk, K1_data_out, , );


--QC1_readdata[5] is dual_processor:inst|misc_ins:the_misc_ins|readdata[5]
--operation mode is normal

QC1_readdata[5]_lut_out = ch4B_aux_input_305 & (!VJ1_dc_address[2] & !VJ1_dc_address[3]);
QC1_readdata[5] = DFFE(QC1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L153 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13757
--operation mode is normal

DC1L153 = DC1_dbs_16_reg_segment_0[5] & (DC1L411 # QC1_readdata[5]) # !DC1_dbs_16_reg_segment_0[5] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[5]);

--DC1L157 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13872
--operation mode is normal

DC1L157 = DC1_dbs_16_reg_segment_0[5] & (DC1L411 # QC1_readdata[5]) # !DC1_dbs_16_reg_segment_0[5] & !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L411 # QC1_readdata[5]);


--F1L1794Q is position_velocity_interface_unit:inst18|data_output[5]~reg0
--operation mode is normal

F1L1794Q_lut_out = F1L1782 & (F1L556) # !F1L1782 & F1L1794Q;
F1L1794Q = DFFE(F1L1794Q_lut_out, clk, , , );


--XC1_readdata[5] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[5]
--operation mode is normal

XC1_readdata[5]_lut_out = XD1L1 & (XC1_period_h_register[5] # XD1L5 & !XC1_period_l_register[5]) # !XD1L1 & (XD1L5 & !XC1_period_l_register[5]);
XC1_readdata[5] = DFFE(XC1_readdata[5]_lut_out, clk, K1_data_out, , );


--DC1L155 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[5]~13808
--operation mode is normal

DC1L155 = (F1L1794Q & (XC1_readdata[5] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !F1L1794Q & !DD1_chipselect_to_the_pv_unit1 & (XC1_readdata[5] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L157);


--TK2_WS1W is position_velocity_interface_unit:inst18|gp_pos_cam:gp_pos_cam_inst2|altcam:altcam_component|WS1W
--operation mode is normal

TK2_WS1W_lut_out = !TK2_WS1W & !VJ1_dc_address[5] & VJ1_dc_address[2] & F1L179;
TK2_WS1W = DFFE(TK2_WS1W_lut_out, clk, , , );


--KJ1L79 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3629
--operation mode is normal

KJ1L79 = YJ1_do_fwd_a_alu & (RJ6_regout $ MJ6_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[5];


--F1L798 is position_velocity_interface_unit:inst18|Mux~3749
--operation mode is normal

F1L798 = F1L796 & (F1_VELOCITY[23] # !VJ1_dc_address[3]) # !F1L796 & VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[23];


--F1L806 is position_velocity_interface_unit:inst18|Mux~3753
--operation mode is normal

F1L806 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_VELOCITY_COUNT[23]);


--F1L804 is position_velocity_interface_unit:inst18|Mux~3752
--operation mode is normal

F1L804 = VJ1_dc_address[4] & (F1L800 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L802);


--E1L289 is simple_pvu:inst13|POSITION_COUNT[23]~4842
--operation mode is normal

E1L289 = E1L1057 & (E1_POSITION_PRELOAD[23]) # !E1L1057 & (E1L287Q $ (E1L285));


--E1_VELOCITY[23] is simple_pvu:inst13|VELOCITY[23]
--operation mode is normal

E1_VELOCITY[23]_lut_out = !E1L586 & (E1L1059 & E1L834 # !E1L1059 & (E1L837));
E1_VELOCITY[23] = DFFE(E1_VELOCITY[23]_lut_out, clk, , , E1L421);


--HE23L50 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~662
--operation mode is arithmetic

HE23L50 = HE20_sout_node[22] $ HE17_sout_node[13] $ HE23L31;

--HE23L51 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~664
--operation mode is arithmetic

HE23L51 = CARRY(HE20_sout_node[22] & !HE17_sout_node[13] & !HE23L31 # !HE20_sout_node[22] & (!HE23L31 # !HE17_sout_node[13]));


--EE2_single_input_node[9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[9]
--operation mode is arithmetic

EE2_single_input_node[9]_lut_out = CE1_partial_product_node[7][9] $ CE1_partial_product_node[8][7] $ EE2L27;
EE2_single_input_node[9] = DFFE(EE2_single_input_node[9]_lut_out, clk, K1_data_out, , JH1L8);

--EE2L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[9]~149
--operation mode is arithmetic

EE2L29 = CARRY(CE1_partial_product_node[7][9] & (CE1_partial_product_node[8][7] # !EE2L27) # !CE1_partial_product_node[7][9] & CE1_partial_product_node[8][7] & !EE2L27);


--N1_q[23] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[23]
--operation mode is normal

N1_q[23]_lut_out = CJ1_custom_instruction_start[0] & N1L164 # !CJ1_custom_instruction_start[0] & (N1_q[22]);
N1_q[23] = DFFE(N1_q[23]_lut_out, clk, K1_data_out, , JH1L8);


--E1_POSITION_PRELOAD[15] is simple_pvu:inst13|POSITION_PRELOAD[15]
--operation mode is normal

E1_POSITION_PRELOAD[15]_lut_out = ZJ1_op_a[15];
E1_POSITION_PRELOAD[15] = DFFE(E1_POSITION_PRELOAD[15]_lut_out, clk, , , E1L347);


--E1_VELOCITY[15] is simple_pvu:inst13|VELOCITY[15]
--operation mode is normal

E1_VELOCITY[15]_lut_out = !E1L586 & (E1L1059 & E1L762 # !E1L1059 & (E1L765));
E1_VELOCITY[15] = DFFE(E1_VELOCITY[15]_lut_out, clk, , , E1L421);


--E1L241 is simple_pvu:inst13|POSITION_COUNT[15]~4826
--operation mode is normal

E1L241 = E1L1057 & (E1_POSITION_PRELOAD[15]) # !E1L1057 & (E1L239Q $ (E1L237));


--F1L686 is position_velocity_interface_unit:inst18|Mux~3693
--operation mode is normal

F1L686 = VJ1_dc_address[3] & (F1L684 & (F1_VELOCITY[15]) # !F1L684 & F1_LATCHED_V_COUNT_Q4[15]) # !VJ1_dc_address[3] & F1L684;


--F1L694 is position_velocity_interface_unit:inst18|Mux~3697
--operation mode is normal

F1L694 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[15];


--F1L692 is position_velocity_interface_unit:inst18|Mux~3696
--operation mode is normal

F1L692 = VJ1_dc_address[4] & (VJ1_dc_address[5] # F1L688) # !VJ1_dc_address[4] & !VJ1_dc_address[5] & F1L690;


--XB1_spi_slave_select_holding_reg[15] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[15]
--operation mode is normal

XB1_spi_slave_select_holding_reg[15]_lut_out = ZJ1_op_a[15];
XB1_spi_slave_select_holding_reg[15] = DFFE(XB1_spi_slave_select_holding_reg[15]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--DC1L428 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~13759
--operation mode is normal

DC1L428 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[15] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[15]);


--DC1L287 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13760
--operation mode is normal

DC1L287 = FC1_incoming_ext_ram_bus_data[15] & (DC1L428 # !AC1L51) # !FC1_incoming_ext_ram_bus_data[15] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1L428 # !AC1L51);


--DC1_dbs_16_reg_segment_0[15] is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|dbs_16_reg_segment_0[15]
--operation mode is normal

DC1_dbs_16_reg_segment_0[15]_lut_out = T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & ME1_q[7] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & (DC1L479);
DC1_dbs_16_reg_segment_0[15] = DFFE(DC1_dbs_16_reg_segment_0[15]_lut_out, clk, K1_data_out, , DC1L1);


--DC1L288 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13761
--operation mode is normal

DC1L288 = DC1L287 & (DC1_dbs_16_reg_segment_0[15] # !T1_enet_nios_data_master_requests_ad_cmd_ram_s1 & !AB1_enet_nios_data_master_requests_ad_result_ram_s1);


--DC1L289 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13762
--operation mode is normal

DC1L289 = DC1_dbs_16_reg_segment_0[15] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & !FC1L88;


--DC1L290 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13763
--operation mode is normal

DC1L290 = DC1L288 & DC1L289 & (ME12_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);

--DC1L294 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13873
--operation mode is normal

DC1L294 = DC1L288 & DC1L289 & (ME12_q[7] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--BD1_readdata[15] is dual_processor:inst|opto_data:the_opto_data|readdata[15]
--operation mode is normal

BD1_readdata[15]_lut_out = opto_data[15] & (T1L1 # XD1L7 & BD1_data_dir[15]) # !opto_data[15] & XD1L7 & BD1_data_dir[15];
BD1_readdata[15] = DFFE(BD1_readdata[15]_lut_out, clk, K1_data_out, , );


--DC1L292 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13809
--operation mode is normal

DC1L292 = (enet_D[15] & (BD1_readdata[15] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[15] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[15] # !CD1_enet_nios_data_master_requests_opto_data_s1)) & CASCADE(DC1L294);


--HE14L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~517
--operation mode is arithmetic

HE14L29 = CE1_partial_product_node[0][15] $ (!HE14L32);

--HE14L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~519
--operation mode is arithmetic

HE14L30 = CARRY(CE1_partial_product_node[0][15] # !HE14L32);


--HE11L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~506
--operation mode is arithmetic

HE11L25 = CE1_partial_product_node[1][13] $ CE1_partial_product_node[2][11] $ HE11L28;

--HE11L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~508
--operation mode is arithmetic

HE11L26 = CARRY(CE1_partial_product_node[1][13] & (CE1_partial_product_node[2][11] # !HE11L28) # !CE1_partial_product_node[1][13] & CE1_partial_product_node[2][11] & !HE11L28);


--HE8L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~489
--operation mode is arithmetic

HE8L13 = CE1_partial_product_node[3][9] $ CE1_partial_product_node[4][7] $ HE8L16;

--HE8L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~491
--operation mode is arithmetic

HE8L14 = CARRY(CE1_partial_product_node[3][9] & (CE1_partial_product_node[4][7] # !HE8L16) # !CE1_partial_product_node[3][9] & CE1_partial_product_node[4][7] & !HE8L16);


--HE5L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~442
--operation mode is arithmetic

HE5L7 = CE1_partial_product_node[5][5] $ CE1_partial_product_node[6][3] $ HE5L10;

--HE5L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~444
--operation mode is arithmetic

HE5L8 = CARRY(CE1_partial_product_node[5][5] & (CE1_partial_product_node[6][3] # !HE5L10) # !CE1_partial_product_node[5][5] & CE1_partial_product_node[6][3] & !HE5L10);


--KJ1L80 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3630
--operation mode is normal

KJ1L80 = YJ1_do_fwd_a_alu & (RJ16_regout $ MJ16_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[15];


--F1L890 is position_velocity_interface_unit:inst18|Mux~3795
--operation mode is normal

F1L890 = !VJ1_dc_address[3] & F1_VELOCITY_COUNT[30] & !VJ1_dc_address[2];


--F1L882 is position_velocity_interface_unit:inst18|Mux~3791
--operation mode is normal

F1L882 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[30];


--F1L888 is position_velocity_interface_unit:inst18|Mux~3794
--operation mode is normal

F1L888 = VJ1_dc_address[5] & (VJ1_dc_address[4] # F1L886) # !VJ1_dc_address[5] & !VJ1_dc_address[4] & (F1L802);


--E1_VELOCITY[30] is simple_pvu:inst13|VELOCITY[30]
--operation mode is normal

E1_VELOCITY[30]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L616;
E1_VELOCITY[30] = DFFE(E1_VELOCITY[30]_lut_out, clk, , , E1L421);


--E1L600 is simple_pvu:inst13|VELOCITY~5145
--operation mode is normal

E1L600 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L753 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L756);


--E1L995 is simple_pvu:inst13|data_output[31]~7753
--operation mode is normal

E1L995 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[14];


--E1L235 is simple_pvu:inst13|POSITION_COUNT[14]~4824
--operation mode is normal

E1L235 = E1L1057 & (E1_POSITION_PRELOAD[14]) # !E1L1057 & (E1L231 $ (E1L233Q));


--F1L670 is position_velocity_interface_unit:inst18|Mux~3685
--operation mode is normal

F1L670 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[14];


--F1L680 is position_velocity_interface_unit:inst18|Mux~3690
--operation mode is normal

F1L680 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[14];


--F1L678 is position_velocity_interface_unit:inst18|Mux~3689
--operation mode is normal

F1L678 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & F1L674 # !VJ1_dc_address[5] & (F1L676));


--XB1_spi_slave_select_holding_reg[14] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[14]
--operation mode is normal

XB1_spi_slave_select_holding_reg[14]_lut_out = ZJ1_op_a[14];
XB1_spi_slave_select_holding_reg[14] = DFFE(XB1_spi_slave_select_holding_reg[14]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--BD1_readdata[14] is dual_processor:inst|opto_data:the_opto_data|readdata[14]
--operation mode is normal

BD1_readdata[14]_lut_out = opto_data[14] & (T1L1 # XD1L7 & BD1_data_dir[14]) # !opto_data[14] & XD1L7 & BD1_data_dir[14];
BD1_readdata[14] = DFFE(BD1_readdata[14]_lut_out, clk, K1_data_out, , );


--DC1L274 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13765
--operation mode is normal

DC1L274 = enet_D[14] & (BD1_readdata[14] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[14] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[14] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L275 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13766
--operation mode is normal

DC1L275 = FC1_incoming_ext_ram_bus_data[14] & (DC1_dbs_16_reg_segment_0[14] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[14] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1_dbs_16_reg_segment_0[14] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L276 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13767
--operation mode is normal

DC1L276 = DC1_dbs_16_reg_segment_0[14] & (ME12_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_dbs_16_reg_segment_0[14] & !FC1L88 & (ME12_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L409 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~485
--operation mode is normal

DC1L409 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[14] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[14]) # !AC1L51;


--DC1L277 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13768
--operation mode is normal

DC1L277 = DC1L274 & DC1L275 & DC1L276 & DC1L409;

--DC1L281 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13874
--operation mode is normal

DC1L281 = DC1L274 & DC1L275 & DC1L276 & DC1L409;


--XC1_readdata[14] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[14]
--operation mode is normal

XC1_readdata[14]_lut_out = XD1L5 & (XC1_period_l_register[14] # XD1L1 & XC1_period_h_register[14]) # !XD1L5 & XD1L1 & XC1_period_h_register[14];
XC1_readdata[14] = DFFE(XC1_readdata[14]_lut_out, clk, K1_data_out, , );


--DC1L279 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13810
--operation mode is normal

DC1L279 = (DC1_dbs_16_reg_segment_0[14] & (XC1_readdata[14] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[14] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[14] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L281);


--HE14L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~521
--operation mode is arithmetic

HE14L31 = CE1_pp_carry_reg_node[7] $ CE1_partial_product_node[0][14] $ HE14L14;

--HE14L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~523
--operation mode is arithmetic

HE14L32 = CARRY(CE1_pp_carry_reg_node[7] & (!HE14L14 # !CE1_partial_product_node[0][14]) # !CE1_pp_carry_reg_node[7] & !CE1_partial_product_node[0][14] & !HE14L14);


--HE11L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~510
--operation mode is arithmetic

HE11L27 = CE1_partial_product_node[1][12] $ CE1_partial_product_node[2][10] $ !HE11L10;

--HE11L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~512
--operation mode is arithmetic

HE11L28 = CARRY(CE1_partial_product_node[1][12] & !CE1_partial_product_node[2][10] & !HE11L10 # !CE1_partial_product_node[1][12] & (!HE11L10 # !CE1_partial_product_node[2][10]));


--HE8L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~493
--operation mode is arithmetic

HE8L15 = CE1_partial_product_node[3][8] $ CE1_partial_product_node[4][6] $ !HE8L4;

--HE8L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~495
--operation mode is arithmetic

HE8L16 = CARRY(CE1_partial_product_node[3][8] & !CE1_partial_product_node[4][6] & !HE8L4 # !CE1_partial_product_node[3][8] & (!HE8L4 # !CE1_partial_product_node[4][6]));


--HE5L9 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~446
--operation mode is arithmetic

HE5L9 = CE1_partial_product_node[5][4] $ CE1_partial_product_node[6][2] $ !HE5L6;

--HE5L10 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~448
--operation mode is arithmetic

HE5L10 = CARRY(CE1_partial_product_node[5][4] & !CE1_partial_product_node[6][2] & !HE5L6 # !CE1_partial_product_node[5][4] & (!HE5L6 # !CE1_partial_product_node[6][2]));


--KJ1L81 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3631
--operation mode is normal

KJ1L81 = YJ1_do_fwd_a_alu & (RJ15_regout $ MJ15_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[14];


--E1_POSITION_PRELOAD[13] is simple_pvu:inst13|POSITION_PRELOAD[13]
--operation mode is normal

E1_POSITION_PRELOAD[13]_lut_out = ZJ1_op_a[13];
E1_POSITION_PRELOAD[13] = DFFE(E1_POSITION_PRELOAD[13]_lut_out, clk, , , E1L347);


--E1L229 is simple_pvu:inst13|POSITION_COUNT[13]~4822
--operation mode is normal

E1L229 = E1L1057 & E1_POSITION_PRELOAD[13] # !E1L1057 & (E1L225 $ E1L227Q);


--E1_VELOCITY[13] is simple_pvu:inst13|VELOCITY[13]
--operation mode is normal

E1_VELOCITY[13]_lut_out = !E1L586 & (E1L1059 & (E1L744) # !E1L1059 & E1L747);
E1_VELOCITY[13] = DFFE(E1_VELOCITY[13]_lut_out, clk, , , E1L421);


--F1L666 is position_velocity_interface_unit:inst18|Mux~3683
--operation mode is normal

F1L666 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & F1_VELOCITY_COUNT[13];


--F1L658 is position_velocity_interface_unit:inst18|Mux~3679
--operation mode is normal

F1L658 = VJ1_dc_address[3] & (F1L656 & F1_VELOCITY[13] # !F1L656 & (F1_LATCHED_V_COUNT_Q4[13])) # !VJ1_dc_address[3] & (F1L656);


--F1L664 is position_velocity_interface_unit:inst18|Mux~3682
--operation mode is normal

F1L664 = VJ1_dc_address[4] & (F1L660 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L662);


--XB1_spi_slave_select_holding_reg[13] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[13]
--operation mode is normal

XB1_spi_slave_select_holding_reg[13]_lut_out = ZJ1_op_a[13];
XB1_spi_slave_select_holding_reg[13] = DFFE(XB1_spi_slave_select_holding_reg[13]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--BD1_readdata[13] is dual_processor:inst|opto_data:the_opto_data|readdata[13]
--operation mode is normal

BD1_readdata[13]_lut_out = opto_data[13] & (T1L1 # XD1L7 & BD1_data_dir[13]) # !opto_data[13] & XD1L7 & BD1_data_dir[13];
BD1_readdata[13] = DFFE(BD1_readdata[13]_lut_out, clk, K1_data_out, , );


--DC1L261 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13770
--operation mode is normal

DC1L261 = enet_D[13] & (BD1_readdata[13] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[13] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[13] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L262 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13771
--operation mode is normal

DC1L262 = FC1_incoming_ext_ram_bus_data[13] & (DC1_dbs_16_reg_segment_0[13] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[13] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1_dbs_16_reg_segment_0[13] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L263 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13772
--operation mode is normal

DC1L263 = DC1_dbs_16_reg_segment_0[13] & (ME12_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_dbs_16_reg_segment_0[13] & !FC1L88 & (ME12_q[5] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L408 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~484
--operation mode is normal

DC1L408 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[13] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[13]) # !AC1L51;


--DC1L264 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13773
--operation mode is normal

DC1L264 = DC1L261 & DC1L262 & DC1L263 & DC1L408;

--DC1L268 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13875
--operation mode is normal

DC1L268 = DC1L261 & DC1L262 & DC1L263 & DC1L408;


--XC1_readdata[13] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[13]
--operation mode is normal

XC1_readdata[13]_lut_out = XD1L5 & (XC1_period_l_register[13] # XD1L1 & XC1_period_h_register[13]) # !XD1L5 & XD1L1 & XC1_period_h_register[13];
XC1_readdata[13] = DFFE(XC1_readdata[13]_lut_out, clk, K1_data_out, , );


--DC1L266 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13811
--operation mode is normal

DC1L266 = (DC1_dbs_16_reg_segment_0[13] & (XC1_readdata[13] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[13] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[13] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L268);


--CE1_partial_product_node[0][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][13]
--operation mode is normal

CE1_partial_product_node[0][13]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[13]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[12]);
CE1_partial_product_node[0][13] = DFFE(CE1_partial_product_node[0][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][11]
--operation mode is normal

CE1_partial_product_node[1][11]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[11]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[10]);
CE1_partial_product_node[1][11] = DFFE(CE1_partial_product_node[1][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][9]
--operation mode is normal

CE1_partial_product_node[2][9]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[9]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[8]);
CE1_partial_product_node[2][9] = DFFE(CE1_partial_product_node[2][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][7]
--operation mode is normal

CE1_partial_product_node[3][7]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[7]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[6]);
CE1_partial_product_node[3][7] = DFFE(CE1_partial_product_node[3][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][5]
--operation mode is normal

CE1_partial_product_node[4][5]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[5]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[4]);
CE1_partial_product_node[4][5] = DFFE(CE1_partial_product_node[4][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][3]
--operation mode is normal

CE1_partial_product_node[5][3]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[3]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[2]);
CE1_partial_product_node[5][3] = DFFE(CE1_partial_product_node[5][3]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][1]
--operation mode is normal

CE1_partial_product_node[6][1]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[1]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[0]);
CE1_partial_product_node[6][1] = DFFE(CE1_partial_product_node[6][1]_lut_out, clk, K1_data_out, , JH1L8);


--HE5L11 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~450
--operation mode is arithmetic

HE5L11 = VCC;

--HE5L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~452
--operation mode is arithmetic

HE5L12 = CARRY(HE5L42);


--KJ1L82 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3632
--operation mode is normal

KJ1L82 = YJ1_do_fwd_a_alu & (RJ14_regout $ MJ14_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[13];


--E1L598 is simple_pvu:inst13|VELOCITY~5142
--operation mode is normal

E1L598 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L735 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L738);


--E1L223 is simple_pvu:inst13|POSITION_COUNT[12]~4820
--operation mode is normal

E1L223 = E1L1057 & (E1_POSITION_PRELOAD[12]) # !E1L1057 & (E1L219 $ E1L221Q);


--E1L987 is simple_pvu:inst13|data_output[31]~7747
--operation mode is normal

E1L987 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[12];


--F1L650 is position_velocity_interface_unit:inst18|Mux~3675
--operation mode is normal

F1L650 = VJ1_dc_address[4] & VJ1_dc_address[5] # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (F1L646) # !VJ1_dc_address[5] & F1L648);


--F1L642 is position_velocity_interface_unit:inst18|Mux~3671
--operation mode is normal

F1L642 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[12]);


--F1L652 is position_velocity_interface_unit:inst18|Mux~3676
--operation mode is normal

F1L652 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_VELOCITY_COUNT[12]);


--XB1_spi_slave_select_holding_reg[12] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[12]
--operation mode is normal

XB1_spi_slave_select_holding_reg[12]_lut_out = ZJ1_op_a[12];
XB1_spi_slave_select_holding_reg[12] = DFFE(XB1_spi_slave_select_holding_reg[12]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--BD1_readdata[12] is dual_processor:inst|opto_data:the_opto_data|readdata[12]
--operation mode is normal

BD1_readdata[12]_lut_out = opto_data[12] & (T1L1 # XD1L7 & BD1_data_dir[12]) # !opto_data[12] & XD1L7 & BD1_data_dir[12];
BD1_readdata[12] = DFFE(BD1_readdata[12]_lut_out, clk, K1_data_out, , );


--DC1L248 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13775
--operation mode is normal

DC1L248 = enet_D[12] & (BD1_readdata[12] # !CD1_enet_nios_data_master_requests_opto_data_s1) # !enet_D[12] & !UC1_enet_nios_data_master_requests_lan91c111_0_s1 & (BD1_readdata[12] # !CD1_enet_nios_data_master_requests_opto_data_s1);


--DC1L249 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13776
--operation mode is normal

DC1L249 = FC1_incoming_ext_ram_bus_data[12] & (DC1_dbs_16_reg_segment_0[12] # !Y1_enet_nios_data_master_requests_ad_ram_s1) # !FC1_incoming_ext_ram_bus_data[12] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (DC1_dbs_16_reg_segment_0[12] # !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L250 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13777
--operation mode is normal

DC1L250 = DC1_dbs_16_reg_segment_0[12] & (ME12_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !DC1_dbs_16_reg_segment_0[12] & !FC1L88 & (ME12_q[4] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1);


--DC1L407 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~483
--operation mode is normal

DC1L407 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[12] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[12]) # !AC1L51;


--DC1L251 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13778
--operation mode is normal

DC1L251 = DC1L248 & DC1L249 & DC1L250 & DC1L407;

--DC1L255 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13876
--operation mode is normal

DC1L255 = DC1L248 & DC1L249 & DC1L250 & DC1L407;


--XC1_readdata[12] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[12]
--operation mode is normal

XC1_readdata[12]_lut_out = XD1L5 & (XC1_period_l_register[12] # XD1L1 & XC1_period_h_register[12]) # !XD1L5 & XD1L1 & XC1_period_h_register[12];
XC1_readdata[12] = DFFE(XC1_readdata[12]_lut_out, clk, K1_data_out, , );


--DC1L253 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13812
--operation mode is normal

DC1L253 = (DC1_dbs_16_reg_segment_0[12] & (XC1_readdata[12] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[12] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[12] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1)) & CASCADE(DC1L255);


--CE1_pp_carry_reg_node[6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[6]
--operation mode is arithmetic

CE1_pp_carry_reg_node[6]_lut_out = LJ1_true_regB[13] & (LJ1_true_regB[12] $ !DE1L14);
CE1_pp_carry_reg_node[6] = DFFE(CE1_pp_carry_reg_node[6]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[6]~COUT
--operation mode is arithmetic

DE1L15 = CARRY(LJ1_true_regB[13] & (LJ1_true_regB[12] # !DE1L14));


--CE1_partial_product_node[0][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][12]
--operation mode is normal

CE1_partial_product_node[0][12]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[12]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[11]);
CE1_partial_product_node[0][12] = DFFE(CE1_partial_product_node[0][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][10]
--operation mode is normal

CE1_partial_product_node[1][10]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[10]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[9]);
CE1_partial_product_node[1][10] = DFFE(CE1_partial_product_node[1][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][8]
--operation mode is normal

CE1_partial_product_node[2][8]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[8]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[7]);
CE1_partial_product_node[2][8] = DFFE(CE1_partial_product_node[2][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][6]
--operation mode is normal

CE1_partial_product_node[3][6]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[6]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[5]);
CE1_partial_product_node[3][6] = DFFE(CE1_partial_product_node[3][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][4]
--operation mode is normal

CE1_partial_product_node[4][4]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[4]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[3]);
CE1_partial_product_node[4][4] = DFFE(CE1_partial_product_node[4][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][0] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][0]
--operation mode is normal

CE1_partial_product_node[6][0]_lut_out = KJ1_true_regA[0] $ !DE1L37 # !DE1L26;
CE1_partial_product_node[6][0] = DFFE(CE1_partial_product_node[6][0]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][2]
--operation mode is normal

CE1_partial_product_node[5][2]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[2]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[1]);
CE1_partial_product_node[5][2] = DFFE(CE1_partial_product_node[5][2]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L83 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3633
--operation mode is normal

KJ1L83 = YJ1_do_fwd_a_alu & (RJ13_regout $ MJ13_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[12];


--E1L732 is simple_pvu:inst13|add~2634
--operation mode is arithmetic

E1L732 = D2_UP_DN_INTERNAL $ E1L217 $ E1L725;

--E1L734 is simple_pvu:inst13|add~2636
--operation mode is arithmetic

E1L734 = CARRY(D2_UP_DN_INTERNAL & !E1L217 & !E1L725 # !D2_UP_DN_INTERNAL & (!E1L725 # !E1L217));


--E1_LATCHED_V_COUNT_Q1[11] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[11]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[11]_lut_out = E1_VELOCITY_COUNT[11];
E1_LATCHED_V_COUNT_Q1[11] = DFFE(E1_LATCHED_V_COUNT_Q1[11]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[11]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out = E1_LATCHED_V_COUNT_Q1[11];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[11] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--F1L386 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[0]~1050
--operation mode is normal

F1L386 = !F1_Q3_HAS_CHANGED & F1_Q4_HAS_CHANGED & !F1_Q2_HAS_CHANGED & !F1_Q1_HAS_CHANGED;


--F1L1855 is position_velocity_interface_unit:inst18|process14~6
--operation mode is normal

F1L1855 = F1_LATCHED_V_COUNT_Q1[31] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[31];


--F1L1443 is position_velocity_interface_unit:inst18|VELOCITY~4549
--operation mode is normal

F1L1443 = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ F1_LATCHED_V_COUNT_Q1[31];


--F1L1586 is position_velocity_interface_unit:inst18|add~3121
--operation mode is arithmetic

F1L1586 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ F1_LATCHED_V_COUNT_Q1[11] $ !F1L1579;

--F1L1588 is position_velocity_interface_unit:inst18|add~3123
--operation mode is arithmetic

F1L1588 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & F1_LATCHED_V_COUNT_Q1[11] & !F1L1579 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & (F1_LATCHED_V_COUNT_Q1[11] # !F1L1579));


--F1L1583 is position_velocity_interface_unit:inst18|add~3117
--operation mode is arithmetic

F1L1583 = F1_LATCHED_V_COUNT_Q1[11] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] $ !F1L1576;

--F1L1585 is position_velocity_interface_unit:inst18|add~3119
--operation mode is arithmetic

F1L1585 = CARRY(F1_LATCHED_V_COUNT_Q1[11] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] & !F1L1576 # !F1_LATCHED_V_COUNT_Q1[11] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] # !F1L1576));


--F1L1278 is position_velocity_interface_unit:inst18|VELOCITY[0]~127
--operation mode is normal

F1L1278 = !SC1_data_out[0] & F1_LAST_SP_WAS_Q1;


--F1_LATCHED_V_COUNT_Q3[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[11]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[11]_lut_out = F1_VELOCITY_COUNT[11];
F1_LATCHED_V_COUNT_Q3[11] = DFFE(F1_LATCHED_V_COUNT_Q3[11]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[11]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[11]_lut_out = F1_VELOCITY_COUNT[11];
F1_LATCHED_V_COUNT_Q2[11] = DFFE(F1_LATCHED_V_COUNT_Q2[11]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1345 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0]~31
--operation mode is normal

F1L1345 = F1_ENABLE_WAS_LOW & F1L58;


--F1_LATCHED_V_COUNT_Q1[11] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[11]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[11]_lut_out = F1_VELOCITY_COUNT[11];
F1_LATCHED_V_COUNT_Q1[11] = DFFE(F1_LATCHED_V_COUNT_Q1[11]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L476 is position_velocity_interface_unit:inst18|Mux~3588
--operation mode is normal

F1L476 = VJ1_dc_address[2] # VJ1_dc_address[3];


--F1_POSITION_PRELOAD[11] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[11]
--operation mode is normal

F1_POSITION_PRELOAD[11]_lut_out = ZJ1_op_a[11];
F1_POSITION_PRELOAD[11] = DFFE(F1_POSITION_PRELOAD[11]_lut_out, clk, , , F1L1190);


--F1L1042 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4281
--operation mode is normal

F1L1042 = F1L1040Q $ F1L1038;


--CE1_partial_product_node[0][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][11]
--operation mode is normal

CE1_partial_product_node[0][11]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[11]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[10]);
CE1_partial_product_node[0][11] = DFFE(CE1_partial_product_node[0][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][9]
--operation mode is normal

CE1_partial_product_node[1][9]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[9]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[8]);
CE1_partial_product_node[1][9] = DFFE(CE1_partial_product_node[1][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][7]
--operation mode is normal

CE1_partial_product_node[2][7]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[7]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[6]);
CE1_partial_product_node[2][7] = DFFE(CE1_partial_product_node[2][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][4]
--operation mode is normal

CE1_partial_product_node[3][4]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[4]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[3]);
CE1_partial_product_node[3][4] = DFFE(CE1_partial_product_node[3][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][2]
--operation mode is normal

CE1_partial_product_node[4][2]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[2]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[1]);
CE1_partial_product_node[4][2] = DFFE(CE1_partial_product_node[4][2]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][5]
--operation mode is normal

CE1_partial_product_node[3][5]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[5]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[4]);
CE1_partial_product_node[3][5] = DFFE(CE1_partial_product_node[3][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][3]
--operation mode is normal

CE1_partial_product_node[4][3]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[3]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[2]);
CE1_partial_product_node[4][3] = DFFE(CE1_partial_product_node[4][3]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L84 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3634
--operation mode is normal

KJ1L84 = YJ1_do_fwd_a_alu & (RJ12_regout $ MJ12_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[11];


--E1_LATCHED_V_COUNT_Q1[10] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[10]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[10]_lut_out = E1_VELOCITY_COUNT[10];
E1_LATCHED_V_COUNT_Q1[10] = DFFE(E1_LATCHED_V_COUNT_Q1[10]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[10]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out = E1_LATCHED_V_COUNT_Q1[10];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[10] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L723 is simple_pvu:inst13|add~2622
--operation mode is arithmetic

E1L723 = D2_UP_DN_INTERNAL $ E1L211 $ !E1L716;

--E1L725 is simple_pvu:inst13|add~2624
--operation mode is arithmetic

E1L725 = CARRY(D2_UP_DN_INTERNAL & (E1L211 # !E1L716) # !D2_UP_DN_INTERNAL & E1L211 & !E1L716);


--F1_Q1_HAS_CHANGED is position_velocity_interface_unit:inst18|Q1_HAS_CHANGED
--operation mode is normal

F1_Q1_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q1 & (F1_PREV_Q1);
F1_Q1_HAS_CHANGED = DFFE(F1_Q1_HAS_CHANGED_lut_out, clk, !SC1_data_out[0], , );


--F1_VELOCITY_COUNT[9] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[9]
--operation mode is arithmetic

F1_VELOCITY_COUNT[9]_lut_out = F1_VELOCITY_COUNT[9] $ (F1L1371);
F1_VELOCITY_COUNT[9] = DFFE(F1_VELOCITY_COUNT[9]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1374 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[9]~1253
--operation mode is arithmetic

F1L1374 = CARRY(!F1L1371 # !F1_VELOCITY_COUNT[9]);


--F1_POSITION_PRELOAD[10] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[10]
--operation mode is normal

F1_POSITION_PRELOAD[10]_lut_out = ZJ1_op_a[10];
F1_POSITION_PRELOAD[10] = DFFE(F1_POSITION_PRELOAD[10]_lut_out, clk, , , F1L1190);


--F1L1034 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4279
--operation mode is normal

F1L1034 = F1L1032Q $ (F1L1030);


--F1_LATCHED_V_COUNT_Q3[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[10]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[10]_lut_out = F1_VELOCITY_COUNT[10];
F1_LATCHED_V_COUNT_Q3[10] = DFFE(F1_LATCHED_V_COUNT_Q3[10]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L616 is position_velocity_interface_unit:inst18|Mux~3658
--operation mode is normal

F1L616 = VJ1_dc_address[2] & VJ1_dc_address[3] # !VJ1_dc_address[2] & (VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[10]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[10]);


--F1_VELOCITY[10] is position_velocity_interface_unit:inst18|VELOCITY[10]
--operation mode is normal

F1_VELOCITY[10]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1453;
F1_VELOCITY[10] = DFFE(F1_VELOCITY[10]_lut_out, clk, , , F1L1278);


--CE1_pp_carry_reg_node[5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[5]
--operation mode is arithmetic

CE1_pp_carry_reg_node[5]_lut_out = LJ1_true_regB[11] & (LJ1_true_regB[10] $ DE1L13);
CE1_pp_carry_reg_node[5] = DFFE(CE1_pp_carry_reg_node[5]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[5]~COUT
--operation mode is arithmetic

DE1L14 = CARRY(!LJ1_true_regB[10] & !DE1L13 # !LJ1_true_regB[11]);


--CE1_partial_product_node[0][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][10]
--operation mode is normal

CE1_partial_product_node[0][10]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[10]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[9]);
CE1_partial_product_node[0][10] = DFFE(CE1_partial_product_node[0][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][8]
--operation mode is normal

CE1_partial_product_node[1][8]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[8]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[7]);
CE1_partial_product_node[1][8] = DFFE(CE1_partial_product_node[1][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][6]
--operation mode is normal

CE1_partial_product_node[2][6]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[6]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[5]);
CE1_partial_product_node[2][6] = DFFE(CE1_partial_product_node[2][6]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L85 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3635
--operation mode is normal

KJ1L85 = YJ1_do_fwd_a_alu & (RJ11_regout $ MJ11_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[10];


--E1_LATCHED_V_COUNT_Q1[9] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[9]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[9]_lut_out = E1_VELOCITY_COUNT[9];
E1_LATCHED_V_COUNT_Q1[9] = DFFE(E1_LATCHED_V_COUNT_Q1[9]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[9]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out = E1_LATCHED_V_COUNT_Q1[9];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[9] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L699 is simple_pvu:inst13|add~2590
--operation mode is arithmetic

E1L699 = E1_LATCHED_V_COUNT_Q1[8] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ E1L692;

--E1L701 is simple_pvu:inst13|add~2592
--operation mode is arithmetic

E1L701 = CARRY(E1_LATCHED_V_COUNT_Q1[8] & (!E1L692 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[8]) # !E1_LATCHED_V_COUNT_Q1[8] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & !E1L692);


--E1L702 is simple_pvu:inst13|add~2594
--operation mode is arithmetic

E1L702 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ E1_LATCHED_V_COUNT_Q1[8] $ E1L695;

--E1L704 is simple_pvu:inst13|add~2596
--operation mode is arithmetic

E1L704 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & (!E1L695 # !E1_LATCHED_V_COUNT_Q1[8]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & !E1_LATCHED_V_COUNT_Q1[8] & !E1L695);


--E1L714 is simple_pvu:inst13|add~2610
--operation mode is arithmetic

E1L714 = D2_UP_DN_INTERNAL $ E1L205 $ E1L707;

--E1L716 is simple_pvu:inst13|add~2612
--operation mode is arithmetic

E1L716 = CARRY(D2_UP_DN_INTERNAL & !E1L205 & !E1L707 # !D2_UP_DN_INTERNAL & (!E1L707 # !E1L205));


--F1L602 is position_velocity_interface_unit:inst18|Mux~3651
--operation mode is normal

F1L602 = VJ1_dc_address[3] & (F1L600 & F1_VELOCITY[9] # !F1L600 & (F1_LATCHED_V_COUNT_Q4[9])) # !VJ1_dc_address[3] & (F1L600);


--F1L610 is position_velocity_interface_unit:inst18|Mux~3655
--operation mode is normal

F1L610 = !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_VELOCITY_COUNT[9]);


--F1L608 is position_velocity_interface_unit:inst18|Mux~3654
--operation mode is normal

F1L608 = VJ1_dc_address[4] & (F1L604 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L606);


--CE1_partial_product_node[0][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][9]
--operation mode is normal

CE1_partial_product_node[0][9]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[9]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[8]);
CE1_partial_product_node[0][9] = DFFE(CE1_partial_product_node[0][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][7]
--operation mode is normal

CE1_partial_product_node[1][7]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[7]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[6]);
CE1_partial_product_node[1][7] = DFFE(CE1_partial_product_node[1][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][5]
--operation mode is normal

CE1_partial_product_node[2][5]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[5]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[4]);
CE1_partial_product_node[2][5] = DFFE(CE1_partial_product_node[2][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][3]
--operation mode is normal

CE1_partial_product_node[3][3]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[3]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[2]);
CE1_partial_product_node[3][3] = DFFE(CE1_partial_product_node[3][3]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][1] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][1]
--operation mode is normal

CE1_partial_product_node[4][1]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[1]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[0]);
CE1_partial_product_node[4][1] = DFFE(CE1_partial_product_node[4][1]_lut_out, clk, K1_data_out, , JH1L8);


--HE8L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~497
--operation mode is arithmetic

HE8L17 = VCC;

--HE8L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~499
--operation mode is arithmetic

HE8L18 = CARRY(HE8L40);


--KJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3636
--operation mode is normal

KJ1L86 = YJ1_do_fwd_a_alu & (RJ10_regout $ MJ10_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[9];


--XB1_spi_slave_select_holding_reg[8] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[8]
--operation mode is normal

XB1_spi_slave_select_holding_reg[8]_lut_out = ZJ1_op_a[8];
XB1_spi_slave_select_holding_reg[8] = DFFE(XB1_spi_slave_select_holding_reg[8]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--F1L586 is position_velocity_interface_unit:inst18|Mux~3643
--operation mode is normal

F1L586 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[8];


--F1L596 is position_velocity_interface_unit:inst18|Mux~3648
--operation mode is normal

F1L596 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_VELOCITY_COUNT[8]);


--F1L594 is position_velocity_interface_unit:inst18|Mux~3647
--operation mode is normal

F1L594 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & F1L590 # !VJ1_dc_address[5] & (F1L592));


--DC1L403 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~479
--operation mode is normal

DC1L403 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[8] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[8]) # !AC1L51;


--DC1L200 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13780
--operation mode is normal

DC1L200 = DC1L403 & (DC1_dbs_16_reg_segment_0[8] # !FC1L88 & !Y1_enet_nios_data_master_requests_ad_ram_s1);

--DC1L204 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13877
--operation mode is normal

DC1L204 = DC1L403 & (DC1_dbs_16_reg_segment_0[8] # !FC1L88 & !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L202 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[8]~13813
--operation mode is normal

DC1L202 = (FC1_incoming_ext_ram_bus_data[8] & (ME12_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[8] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME12_q[0] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(DC1L204);


--E1L594 is simple_pvu:inst13|VELOCITY~5136
--operation mode is normal

E1L594 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L699 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L702);


--E1L971 is simple_pvu:inst13|data_output[31]~7735
--operation mode is normal

E1L971 = !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[8]);


--E1L199 is simple_pvu:inst13|POSITION_COUNT[8]~4812
--operation mode is normal

E1L199 = E1L1057 & E1_POSITION_PRELOAD[8] # !E1L1057 & (E1L197Q $ E1L195);


--CE1_pp_carry_reg_node[4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[4]
--operation mode is arithmetic

CE1_pp_carry_reg_node[4]_lut_out = LJ1_true_regB[9] & (LJ1_true_regB[8] $ !DE1L12);
CE1_pp_carry_reg_node[4] = DFFE(CE1_pp_carry_reg_node[4]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[4]~COUT
--operation mode is arithmetic

DE1L13 = CARRY(LJ1_true_regB[9] & (LJ1_true_regB[8] # !DE1L12));


--CE1_partial_product_node[0][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][8]
--operation mode is normal

CE1_partial_product_node[0][8]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[8]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[7]);
CE1_partial_product_node[0][8] = DFFE(CE1_partial_product_node[0][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][6]
--operation mode is normal

CE1_partial_product_node[1][6]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[6]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[5]);
CE1_partial_product_node[1][6] = DFFE(CE1_partial_product_node[1][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][4]
--operation mode is normal

CE1_partial_product_node[2][4]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[4]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[3]);
CE1_partial_product_node[2][4] = DFFE(CE1_partial_product_node[2][4]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L87 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3637
--operation mode is normal

KJ1L87 = YJ1_do_fwd_a_alu & (RJ9_regout $ MJ9_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[8];


--XB1_spi_slave_select_holding_reg[7] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[7]
--operation mode is normal

XB1_spi_slave_select_holding_reg[7]_lut_out = ZJ1_op_a[7];
XB1_spi_slave_select_holding_reg[7] = DFFE(XB1_spi_slave_select_holding_reg[7]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--E1_POSITION_PRELOAD[7] is simple_pvu:inst13|POSITION_PRELOAD[7]
--operation mode is normal

E1_POSITION_PRELOAD[7]_lut_out = ZJ1_op_a[7];
E1_POSITION_PRELOAD[7] = DFFE(E1_POSITION_PRELOAD[7]_lut_out, clk, , , E1L347);


--E1_VELOCITY[7] is simple_pvu:inst13|VELOCITY[7]
--operation mode is normal

E1_VELOCITY[7]_lut_out = !E1L586 & (E1L1059 & E1L690 # !E1L1059 & (E1L693));
E1_VELOCITY[7] = DFFE(E1_VELOCITY[7]_lut_out, clk, , , E1L421);


--E1L193 is simple_pvu:inst13|POSITION_COUNT[7]~4810
--operation mode is normal

E1L193 = E1L1057 & E1_POSITION_PRELOAD[7] # !E1L1057 & (E1L191Q $ E1L189);


--XC1_readdata[7] is dual_processor:inst|one_ms_timer:the_one_ms_timer|readdata[7]
--operation mode is normal

XC1_readdata[7]_lut_out = XD1L5 & (XC1_period_l_register[7] # XD1L1 & XC1_period_h_register[7]) # !XD1L5 & XD1L1 & XC1_period_h_register[7];
XC1_readdata[7] = DFFE(XC1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L185 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13782
--operation mode is normal

DC1L185 = DC1_dbs_16_reg_segment_0[7] & (XC1_readdata[7] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[7] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[7] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);

--DC1L189 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13878
--operation mode is normal

DC1L189 = DC1_dbs_16_reg_segment_0[7] & (XC1_readdata[7] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1) # !DC1_dbs_16_reg_segment_0[7] & !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (XC1_readdata[7] # !YC1_enet_nios_data_master_requests_one_ms_timer_s1);


--F1L1798Q is position_velocity_interface_unit:inst18|data_output[7]~reg0
--operation mode is normal

F1L1798Q_lut_out = F1L1782 & (F1L584) # !F1L1782 & (F1L1798Q);
F1L1798Q = DFFE(F1L1798Q_lut_out, clk, , , );


--QC1_readdata[7] is dual_processor:inst|misc_ins:the_misc_ins|readdata[7]
--operation mode is normal

QC1_readdata[7]_lut_out = T1L1 & !inst36 & (SC1_data_out[1] # A1L140);
QC1_readdata[7] = DFFE(QC1_readdata[7]_lut_out, clk, K1_data_out, , );


--DC1L187 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[7]~13814
--operation mode is normal

DC1L187 = (F1L1798Q & (DC1L411 # QC1_readdata[7]) # !F1L1798Q & !DD1_chipselect_to_the_pv_unit1 & (DC1L411 # QC1_readdata[7])) & CASCADE(DC1L189);


--CE1_partial_product_node[0][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][7]
--operation mode is normal

CE1_partial_product_node[0][7]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[7]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[6]);
CE1_partial_product_node[0][7] = DFFE(CE1_partial_product_node[0][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][5]
--operation mode is normal

CE1_partial_product_node[1][5]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[5]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[4]);
CE1_partial_product_node[1][5] = DFFE(CE1_partial_product_node[1][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][3]
--operation mode is normal

CE1_partial_product_node[2][3]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[3]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[2]);
CE1_partial_product_node[2][3] = DFFE(CE1_partial_product_node[2][3]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L88 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3638
--operation mode is normal

KJ1L88 = YJ1_do_fwd_a_alu & (RJ8_regout $ MJ8_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[7];


--XB1_spi_slave_select_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|spi_slave_select_holding_reg[6]
--operation mode is normal

XB1_spi_slave_select_holding_reg[6]_lut_out = ZJ1_op_a[6];
XB1_spi_slave_select_holding_reg[6] = DFFE(XB1_spi_slave_select_holding_reg[6]_lut_out, clk, K1_data_out, , XB1_slaveselect_wr_strobe);


--F1L558 is position_velocity_interface_unit:inst18|Mux~3629
--operation mode is normal

F1L558 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[6]);


--F1L568 is position_velocity_interface_unit:inst18|Mux~3634
--operation mode is normal

F1L568 = !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_VELOCITY_COUNT[6]);


--F1L566 is position_velocity_interface_unit:inst18|Mux~3633
--operation mode is normal

F1L566 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (F1L562) # !VJ1_dc_address[5] & F1L564);


--DC1L401 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata~477
--operation mode is normal

DC1L401 = ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & WG2_q[6] # !ZB1_mux_select_enet_boot_rom_lane0_chunk_256 & (WG3_q[6]) # !AC1L51;


--DC1L169 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13784
--operation mode is normal

DC1L169 = DC1L401 & (DC1_dbs_16_reg_segment_0[6] # !FC1L88 & !Y1_enet_nios_data_master_requests_ad_ram_s1);

--DC1L173 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13879
--operation mode is normal

DC1L173 = DC1L401 & (DC1_dbs_16_reg_segment_0[6] # !FC1L88 & !Y1_enet_nios_data_master_requests_ad_ram_s1);


--DC1L171 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[6]~13815
--operation mode is normal

DC1L171 = (FC1_incoming_ext_ram_bus_data[6] & (ME13_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1) # !FC1_incoming_ext_ram_bus_data[6] & !FC1_enet_nios_data_master_requests_SRAM1_s1 & (ME13_q[6] # !EB1_enet_nios_data_master_requests_ad_setup_ram_s1)) & CASCADE(DC1L173);


--E1L592 is simple_pvu:inst13|VELOCITY~5133
--operation mode is normal

E1L592 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L681 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L684);


--E1L963 is simple_pvu:inst13|data_output[31]~7729
--operation mode is normal

E1L963 = !VJ1_dc_address[3] & E1_POSITION_PRELOAD[6];


--E1L187 is simple_pvu:inst13|POSITION_COUNT[6]~4808
--operation mode is normal

E1L187 = E1L1057 & (E1_POSITION_PRELOAD[6]) # !E1L1057 & (E1L183 $ E1L185Q);


--CE1_pp_carry_reg_node[3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[3]
--operation mode is arithmetic

CE1_pp_carry_reg_node[3]_lut_out = LJ1_true_regB[7] & (LJ1_true_regB[6] $ DE1L11);
CE1_pp_carry_reg_node[3] = DFFE(CE1_pp_carry_reg_node[3]_lut_out, clk, K1_data_out, , JH1L8);

--DE1L12 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|bcout[3]~COUT
--operation mode is arithmetic

DE1L12 = CARRY(!LJ1_true_regB[6] & !DE1L11 # !LJ1_true_regB[7]);


--CE1_partial_product_node[0][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][6]
--operation mode is normal

CE1_partial_product_node[0][6]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[6]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[5]);
CE1_partial_product_node[0][6] = DFFE(CE1_partial_product_node[0][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][4]
--operation mode is normal

CE1_partial_product_node[1][4]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[4]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[3]);
CE1_partial_product_node[1][4] = DFFE(CE1_partial_product_node[1][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][2]
--operation mode is normal

CE1_partial_product_node[2][2]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[2]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[1]);
CE1_partial_product_node[2][2] = DFFE(CE1_partial_product_node[2][2]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3639
--operation mode is normal

KJ1L89 = YJ1_do_fwd_a_alu & (RJ7_regout $ MJ7_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[6];


--C2L23 is div_by_5:inst6|DIVIDED_X4~181
--operation mode is normal

C2L23 = MB1_data_out[0] & !C2_DIVCNT[0] & (C2_DIVCNT[1] $ !MB1_data_out[1]) # !MB1_data_out[0] & C2_DIVCNT[0] & (C2_DIVCNT[1] $ MB1_data_out[1]);

--C2L25 is div_by_5:inst6|DIVIDED_X4~186
--operation mode is normal

C2L25 = MB1_data_out[0] & !C2_DIVCNT[0] & (C2_DIVCNT[1] $ !MB1_data_out[1]) # !MB1_data_out[0] & C2_DIVCNT[0] & (C2_DIVCNT[1] $ MB1_data_out[1]);


--C2L29 is div_by_5:inst6|LessThan~437
--operation mode is normal

C2L29 = (C2_DIVCNT[2] $ MB1_data_out[2] $ (MB1_data_out[1] # MB1_data_out[0])) & CASCADE(C2L30);


--C2L28 is div_by_5:inst6|LessThan~436
--operation mode is normal

C2L28 = MB1_data_out[1] & !C2_DIVCNT[1] & (MB1_data_out[0] # !C2_DIVCNT[0]) # !MB1_data_out[1] & !MB1_data_out[0] & (!C2_DIVCNT[1] # !C2_DIVCNT[0]);

--C2L30 is div_by_5:inst6|LessThan~439
--operation mode is normal

C2L30 = MB1_data_out[1] & !C2_DIVCNT[1] & (MB1_data_out[0] # !C2_DIVCNT[0]) # !MB1_data_out[1] & !MB1_data_out[0] & (!C2_DIVCNT[1] # !C2_DIVCNT[0]);


--F1L1743 is position_velocity_interface_unit:inst18|add~3333
--operation mode is normal

F1L1743 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] $ (F1L1740 $ !F1_LATCHED_V_COUNT_Q1[31]);


--F1L1741 is position_velocity_interface_unit:inst18|add~3329
--operation mode is normal

F1L1741 = F1_LATCHED_V_COUNT_Q1[31] $ (F1L1737 $ !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31]);


--F1_LATCHED_V_COUNT_Q2[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[31]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[31]_lut_out = !D1_UP_DN_INTERNAL;
F1_LATCHED_V_COUNT_Q2[31] = DFFE(F1_LATCHED_V_COUNT_Q2[31]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[31]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[31]_lut_out = !D1_UP_DN_INTERNAL;
F1_LATCHED_V_COUNT_Q3[31] = DFFE(F1_LATCHED_V_COUNT_Q3[31]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY_COUNT[30] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[30]
--operation mode is arithmetic

F1_VELOCITY_COUNT[30]_lut_out = F1_VELOCITY_COUNT[30] $ !F1L1434;
F1_VELOCITY_COUNT[30] = DFFE(F1_VELOCITY_COUNT[30]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1437 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[30]~1316
--operation mode is arithmetic

F1L1437 = CARRY(F1_VELOCITY_COUNT[30] & !F1L1434);


--F1_LATCHED_V_COUNT_Q1[31] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[31]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[31]_lut_out = !D1_UP_DN_INTERNAL;
F1_LATCHED_V_COUNT_Q1[31] = DFFE(F1_LATCHED_V_COUNT_Q1[31]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_POSITION_PRELOAD[23] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23]
--operation mode is normal

F1_POSITION_PRELOAD[23]_lut_out = ZJ1_op_a[23];
F1_POSITION_PRELOAD[23] = DFFE(F1_POSITION_PRELOAD[23]_lut_out, clk, , , F1L1190);


--F1L1138 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4305
--operation mode is normal

F1L1138 = F1L1136Q $ F1L1134;


--E1L878 is simple_pvu:inst13|add~2830
--operation mode is arithmetic

E1L878 = E1_LATCHED_V_COUNT_Q1[30] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ E1L874;

--E1L880 is simple_pvu:inst13|add~2832
--operation mode is arithmetic

E1L880 = CARRY(E1_LATCHED_V_COUNT_Q1[30] & (!E1L874 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[30]) # !E1_LATCHED_V_COUNT_Q1[30] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & !E1L874);


--E1L881 is simple_pvu:inst13|add~2834
--operation mode is arithmetic

E1L881 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ E1_LATCHED_V_COUNT_Q1[30] $ E1L877;

--E1L883 is simple_pvu:inst13|add~2836
--operation mode is arithmetic

E1L883 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & (!E1L877 # !E1_LATCHED_V_COUNT_Q1[30]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & !E1_LATCHED_V_COUNT_Q1[30] & !E1L877);


--E1L831 is simple_pvu:inst13|add~2766
--operation mode is arithmetic

E1L831 = D2_UP_DN_INTERNAL $ E1L283 $ !E1L824;

--E1L833 is simple_pvu:inst13|add~2768
--operation mode is arithmetic

E1L833 = CARRY(D2_UP_DN_INTERNAL & (E1L283 # !E1L824) # !D2_UP_DN_INTERNAL & E1L283 & !E1L824);


--D2_OK_FOR_X4_PULSE is quad_decoder:inst10|OK_FOR_X4_PULSE
--operation mode is normal

D2_OK_FOR_X4_PULSE_lut_out = D2_REQUEST_FOR_X4_PULSE & (D2_CLK_CTR[1] & D2_CLK_CTR[0] # !D2L23);
D2_OK_FOR_X4_PULSE = DFFE(D2_OK_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--D2_REQUEST_FOR_X4_PULSE is quad_decoder:inst10|REQUEST_FOR_X4_PULSE
--operation mode is normal

D2_REQUEST_FOR_X4_PULSE_lut_out = D2L23 & D2_CLK_CTR[0] & D2_CLK_CTR[1];
D2_REQUEST_FOR_X4_PULSE = DFFE(D2_REQUEST_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--D2L21 is quad_decoder:inst10|Mux~643
--operation mode is normal

D2L21 = D2_TMPBB & !D2_BBB & (D2_AAA $ D2_TMPAA) # !D2_TMPBB & D2_BBB & (D2_AAA $ D2_TMPAA);


--HE14L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~525
--operation mode is normal

HE14L33 = CE1_partial_product_node[0][18] $ (HE14L35);


--HE11L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~514
--operation mode is normal

HE11L29 = CE1_partial_product_node[1][18] $ CE1_partial_product_node[2][18] $ !HE11L41;


--HE8L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~501
--operation mode is normal

HE8L19 = CE1_partial_product_node[3][18] $ CE1_partial_product_node[4][18] $ !HE8L35;


--HE5L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~454
--operation mode is normal

HE5L13 = CE1_partial_product_node[5][18] $ CE1_partial_product_node[6][18] $ !HE5L29;


--HE17_sout_node[20] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[20]
--operation mode is arithmetic

HE17_sout_node[20]_lut_out = HE8L19 $ HE5L13 $ HE17L47;
HE17_sout_node[20] = DFFE(HE17_sout_node[20]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L49 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[20]~170
--operation mode is arithmetic

HE17L49 = CARRY(HE8L19 & !HE5L13 & !HE17L47 # !HE8L19 & (!HE17L47 # !HE5L13));


--CE1_partial_product_node[7][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][16]
--operation mode is normal

CE1_partial_product_node[7][16]_lut_out = !DE1L28 & !KJ1_true_regA[15] # !DE1L39;
CE1_partial_product_node[7][16] = DFFE(CE1_partial_product_node[7][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][14]
--operation mode is normal

CE1_partial_product_node[8][14]_lut_out = !DE1L29 # !KJ1_true_regA[14];
CE1_partial_product_node[8][14] = DFFE(CE1_partial_product_node[8][14]_lut_out, clk, K1_data_out, , JH1L8);


--KJ1L90 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3640
--operation mode is normal

KJ1L90 = YJ1_do_fwd_a_alu & (RJ32_regout $ MJ32_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[31];


--N1L138 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9879
--operation mode is arithmetic

N1L138 = N1L160 $ (KJ1L73 & KJ1L98);

--N1L139 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9881
--operation mode is arithmetic

N1L139 = CARRY(!N1L160 & (!KJ1L98 # !KJ1L73));


--N1L140 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9883
--operation mode is normal

N1L140 = KJ1_true_regA[31] & N1L138 # !KJ1_true_regA[31] & (KJ1_true_regA[30]);


--F1_VELOCITY_COUNT[25] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[25]
--operation mode is arithmetic

F1_VELOCITY_COUNT[25]_lut_out = F1_VELOCITY_COUNT[25] $ F1L1419;
F1_VELOCITY_COUNT[25] = DFFE(F1_VELOCITY_COUNT[25]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1422 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[25]~1301
--operation mode is arithmetic

F1L1422 = CARRY(!F1L1419 # !F1_VELOCITY_COUNT[25]);


--F1L826 is position_velocity_interface_unit:inst18|Mux~3763
--operation mode is normal

F1L826 = VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[25] & VJ1_dc_address[3];


--F1_LATCHED_V_COUNT_Q4[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[25]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[25]_lut_out = F1_VELOCITY_COUNT[25];
F1_LATCHED_V_COUNT_Q4[25] = DFFE(F1_LATCHED_V_COUNT_Q4[25]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[25] is position_velocity_interface_unit:inst18|VELOCITY[25]
--operation mode is normal

F1_VELOCITY[25]_lut_out = !F1L1443 & (F1L1855 & (F1L1705) # !F1L1855 & F1L1708);
F1_VELOCITY[25] = DFFE(F1_VELOCITY[25]_lut_out, clk, , , F1L1278);


--F1L822 is position_velocity_interface_unit:inst18|Mux~3761
--operation mode is normal

F1L822 = VJ1_dc_address[2] & (VJ1_dc_address[3] # F1_LATCHED_V_COUNT_Q3[25]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[25] & !VJ1_dc_address[3];


--E1L848 is simple_pvu:inst13|add~2790
--operation mode is arithmetic

E1L848 = E1_LATCHED_V_COUNT_Q1[25] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ !E1L844;

--E1L850 is simple_pvu:inst13|add~2792
--operation mode is arithmetic

E1L850 = CARRY(E1_LATCHED_V_COUNT_Q1[25] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & !E1L844 # !E1_LATCHED_V_COUNT_Q1[25] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] # !E1L844));


--E1L851 is simple_pvu:inst13|add~2794
--operation mode is arithmetic

E1L851 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ E1_LATCHED_V_COUNT_Q1[25] $ !E1L847;

--E1L853 is simple_pvu:inst13|add~2796
--operation mode is arithmetic

E1L853 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & E1_LATCHED_V_COUNT_Q1[25] & !E1L847 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & (E1_LATCHED_V_COUNT_Q1[25] # !E1L847));


--HE17_sout_node[15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[15]
--operation mode is arithmetic

HE17_sout_node[15]_lut_out = HE8L34 $ HE5L30 $ !HE17L37;
HE17_sout_node[15] = DFFE(HE17_sout_node[15]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[15]~173
--operation mode is arithmetic

HE17L39 = CARRY(HE8L34 & (HE5L30 # !HE17L37) # !HE8L34 & HE5L30 & !HE17L37);


--CE1_partial_product_node[7][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][11]
--operation mode is normal

CE1_partial_product_node[7][11]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[11]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[10]);
CE1_partial_product_node[7][11] = DFFE(CE1_partial_product_node[7][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][9]
--operation mode is normal

CE1_partial_product_node[8][9]_lut_out = !DE1L29 # !KJ1_true_regA[9];
CE1_partial_product_node[8][9] = DFFE(CE1_partial_product_node[8][9]_lut_out, clk, K1_data_out, , JH1L8);


--N1L141 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9885
--operation mode is arithmetic

N1L141 = N1L148 $ (!KJ1L60 # !KJ1L99);

--N1L142 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9887
--operation mode is arithmetic

N1L142 = CARRY(KJ1L99 & KJ1L60 # !N1L148);


--N1L143 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9889
--operation mode is normal

N1L143 = KJ1_true_regA[31] & N1L141 # !KJ1_true_regA[31] & (KJ1_true_regA[25]);


--E1L113 is simple_pvu:inst13|Mux~1688
--operation mode is normal

E1L113 = VJ1_dc_address[4] & (E1L109 & (E1L111) # !E1L109 & E1L103) # !VJ1_dc_address[4] & (E1L109);


--VC1L131 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~516
--operation mode is normal

VC1L131 = VC1_period_l_register[1] & !XD1L5 & (!VC1_counter_is_running # !T1L2) # !VC1_period_l_register[1] & (!VC1_counter_is_running # !T1L2);

--VC1L133 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~524
--operation mode is normal

VC1L133 = VC1_period_l_register[1] & !XD1L5 & (!VC1_counter_is_running # !T1L2) # !VC1_period_l_register[1] & (!VC1_counter_is_running # !T1L2);


--VC1L132 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[1]~520
--operation mode is normal

VC1L132 = (XD1L1 & !VC1_period_h_register[1] & (!VC1_control_register[1] # !XD1L2) # !XD1L1 & (!VC1_control_register[1] # !XD1L2)) & CASCADE(VC1L133);


--RD1L166 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1343
--operation mode is normal

RD1L166 = T1L2 & !RD1_counter_is_running & (!RD1_control_register[1] # !XD1L2) # !T1L2 & (!RD1_control_register[1] # !XD1L2);

--RD1L169 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1401
--operation mode is normal

RD1L169 = T1L2 & !RD1_counter_is_running & (!RD1_control_register[1] # !XD1L2) # !T1L2 & (!RD1_control_register[1] # !XD1L2);


--RD1_counter_snapshot[17] is dual_processor:inst|timer2:the_timer2|counter_snapshot[17]
--operation mode is normal

RD1_counter_snapshot[17]_lut_out = RD1_internal_counter[17];
RD1_counter_snapshot[17] = DFFE(RD1_counter_snapshot[17]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L168 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1370
--operation mode is normal

RD1L168 = (XD1L1 & !RD1_period_h_register[1] & (!RD1_counter_snapshot[17] # !XD1L3) # !XD1L1 & (!RD1_counter_snapshot[17] # !XD1L3)) & CASCADE(RD1L169);

--RD1L170 is dual_processor:inst|timer2:the_timer2|read_mux_out[1]~1402
--operation mode is normal

RD1L170 = (XD1L1 & !RD1_period_h_register[1] & (!RD1_counter_snapshot[17] # !XD1L3) # !XD1L1 & (!RD1_counter_snapshot[17] # !XD1L3)) & CASCADE(RD1L169);


--F1_VELOCITY_COUNT[1] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[1]
--operation mode is arithmetic

F1_VELOCITY_COUNT[1]_lut_out = F1_VELOCITY_COUNT[1] $ F1L1347;
F1_VELOCITY_COUNT[1] = DFFE(F1_VELOCITY_COUNT[1]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1350 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[1]~1229
--operation mode is arithmetic

F1L1350 = CARRY(!F1L1347 # !F1_VELOCITY_COUNT[1]);


--F1L488 is position_velocity_interface_unit:inst18|Mux~3594
--operation mode is normal

F1L488 = VJ1_dc_address[3] & (VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q3[1] # !VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q2[1]));


--F1_VELOCITY[1] is position_velocity_interface_unit:inst18|VELOCITY[1]
--operation mode is normal

F1_VELOCITY[1]_lut_out = !F1L1443 & (F1L1855 & F1L1493 # !F1L1855 & (F1L1496));
F1_VELOCITY[1] = DFFE(F1_VELOCITY[1]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q4[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[1]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[1]_lut_out = F1_VELOCITY_COUNT[1];
F1_LATCHED_V_COUNT_Q4[1] = DFFE(F1_LATCHED_V_COUNT_Q4[1]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L492 is position_velocity_interface_unit:inst18|Mux~3596
--operation mode is normal

F1L492 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[1]);


--F1L494 is position_velocity_interface_unit:inst18|Mux~3597
--operation mode is normal

F1L494 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[1] # !F1L1853 & (F1L958));


--VE1L86 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~131
--operation mode is normal

VE1L86 = NE1_instruction_1[13] & NE1_instruction_1[14] & !NE1_instruction_1[11] & !NE1_instruction_1[15];

--VE1L88 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~135
--operation mode is normal

VE1L88 = NE1_instruction_1[13] & NE1_instruction_1[14] & !NE1_instruction_1[11] & !NE1_instruction_1[15];


--VE1L68 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_dynamic_narrow_write~88
--operation mode is normal

VE1L68 = NE1_instruction_1[9] & (!NE1_instruction_1[8]);


--VE1L87 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|p_do_write_8~133
--operation mode is normal

VE1L87 = (NE1_instruction_1[10] & VE1L68 & NE1_instruction_1[12] & !NE1_instruction_1[7] # !NE1_instruction_1[10] & (!NE1_instruction_1[12])) & CASCADE(VE1L88);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[23] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[23]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[23]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[24];
CC1_USR0_enet_nios_s1_ci_cycle_counter[23] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[23]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[22] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[22]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[22]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[23];
CC1_USR0_enet_nios_s1_ci_cycle_counter[22] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[22]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[21] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[21]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[21]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[22];
CC1_USR0_enet_nios_s1_ci_cycle_counter[21] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[21]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[20] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[20]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[20]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[21];
CC1_USR0_enet_nios_s1_ci_cycle_counter[20] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[20]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L43 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~382
--operation mode is normal

CC1L43 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[23] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[22] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[21] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[20];

--CC1L51 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~397
--operation mode is normal

CC1L51 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[23] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[22] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[21] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[20];


--CC1_USR0_enet_nios_s1_ci_cycle_counter[27] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[27]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[27]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[28];
CC1_USR0_enet_nios_s1_ci_cycle_counter[27] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[27]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[26] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[26]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[26]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[27];
CC1_USR0_enet_nios_s1_ci_cycle_counter[26] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[26]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[25] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[25]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[25]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[26];
CC1_USR0_enet_nios_s1_ci_cycle_counter[25] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[25]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[24] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[24]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[24]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[25];
CC1_USR0_enet_nios_s1_ci_cycle_counter[24] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[24]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L47 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~389
--operation mode is normal

CC1L47 = (!CC1_USR0_enet_nios_s1_ci_cycle_counter[27] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[26] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[25] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[24]) & CASCADE(CC1L51);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[15] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[15]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[15]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[16];
CC1_USR0_enet_nios_s1_ci_cycle_counter[15] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[15]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[14] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[14]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[14]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[15];
CC1_USR0_enet_nios_s1_ci_cycle_counter[14] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[14]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[13] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[13]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[13]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[14];
CC1_USR0_enet_nios_s1_ci_cycle_counter[13] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[13]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[12] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[12]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[12]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[13];
CC1_USR0_enet_nios_s1_ci_cycle_counter[12] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[12]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L44 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~384
--operation mode is normal

CC1L44 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[15] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[14] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[13] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[12];

--CC1L52 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~398
--operation mode is normal

CC1L52 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[15] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[14] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[13] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[12];


--CC1_USR0_enet_nios_s1_ci_cycle_counter[19] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[19]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[19]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[20];
CC1_USR0_enet_nios_s1_ci_cycle_counter[19] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[19]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[18] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[18]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[18]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[19];
CC1_USR0_enet_nios_s1_ci_cycle_counter[18] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[18]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[17] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[17]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[17]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[18];
CC1_USR0_enet_nios_s1_ci_cycle_counter[17] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[17]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[16] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[16]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[16]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[17];
CC1_USR0_enet_nios_s1_ci_cycle_counter[16] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[16]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L48 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~390
--operation mode is normal

CC1L48 = (!CC1_USR0_enet_nios_s1_ci_cycle_counter[19] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[18] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[17] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[16]) & CASCADE(CC1L52);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[7] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[7]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[7]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[8];
CC1_USR0_enet_nios_s1_ci_cycle_counter[7] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[7]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[6] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[6]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[6]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[7];
CC1_USR0_enet_nios_s1_ci_cycle_counter[6] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[6]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[5] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[5]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[5]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[6];
CC1_USR0_enet_nios_s1_ci_cycle_counter[5] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[5]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L45 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~386
--operation mode is normal

CC1L45 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[7] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[6] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[5] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[4];

--CC1L53 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~399
--operation mode is normal

CC1L53 = !CC1_USR0_enet_nios_s1_ci_cycle_counter[7] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[6] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[5] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[4];


--CC1_USR0_enet_nios_s1_ci_cycle_counter[11] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[11]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[11]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[12];
CC1_USR0_enet_nios_s1_ci_cycle_counter[11] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[11]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[10] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[10]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[10]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[11];
CC1_USR0_enet_nios_s1_ci_cycle_counter[10] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[10]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[9] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[9]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[9]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[10];
CC1_USR0_enet_nios_s1_ci_cycle_counter[9] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[9]_lut_out, clk, K1_data_out, , JH1L8);


--CC1_USR0_enet_nios_s1_ci_cycle_counter[8] is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_ci_cycle_counter[8]
--operation mode is normal

CC1_USR0_enet_nios_s1_ci_cycle_counter[8]_lut_out = CC1_USR0_enet_nios_s1_ci_cycle_counter[9];
CC1_USR0_enet_nios_s1_ci_cycle_counter[8] = DFFE(CC1_USR0_enet_nios_s1_ci_cycle_counter[8]_lut_out, clk, K1_data_out, , JH1L8);


--CC1L49 is dual_processor:inst|enet_nios_custom_instruction_master_arbitrator:the_enet_nios_custom_instruction_master|USR0_enet_nios_s1_select~391
--operation mode is normal

CC1L49 = (!CC1_USR0_enet_nios_s1_ci_cycle_counter[11] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[10] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[9] & !CC1_USR0_enet_nios_s1_ci_cycle_counter[8]) & CASCADE(CC1L53);


--F1L1658 is position_velocity_interface_unit:inst18|add~3217
--operation mode is arithmetic

F1L1658 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ F1_LATCHED_V_COUNT_Q1[19] $ !F1L1651;

--F1L1660 is position_velocity_interface_unit:inst18|add~3219
--operation mode is arithmetic

F1L1660 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & F1_LATCHED_V_COUNT_Q1[19] & !F1L1651 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & (F1_LATCHED_V_COUNT_Q1[19] # !F1L1651));


--F1L1655 is position_velocity_interface_unit:inst18|add~3213
--operation mode is arithmetic

F1L1655 = F1_LATCHED_V_COUNT_Q1[19] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] $ !F1L1648;

--F1L1657 is position_velocity_interface_unit:inst18|add~3215
--operation mode is arithmetic

F1L1657 = CARRY(F1_LATCHED_V_COUNT_Q1[19] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] & !F1L1648 # !F1_LATCHED_V_COUNT_Q1[19] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] # !F1L1648));


--F1_LATCHED_V_COUNT_Q2[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[19]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[19]_lut_out = F1_VELOCITY_COUNT[19];
F1_LATCHED_V_COUNT_Q2[19] = DFFE(F1_LATCHED_V_COUNT_Q2[19]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[19]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[19]_lut_out = F1_VELOCITY_COUNT[19];
F1_LATCHED_V_COUNT_Q3[19] = DFFE(F1_LATCHED_V_COUNT_Q3[19]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q1[19] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[19]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[19]_lut_out = F1_VELOCITY_COUNT[19];
F1_LATCHED_V_COUNT_Q1[19] = DFFE(F1_LATCHED_V_COUNT_Q1[19]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_POSITION_PRELOAD[19] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[19]
--operation mode is normal

F1_POSITION_PRELOAD[19]_lut_out = ZJ1_op_a[19];
F1_POSITION_PRELOAD[19] = DFFE(F1_POSITION_PRELOAD[19]_lut_out, clk, , , F1L1190);


--F1L1106 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4297
--operation mode is normal

F1L1106 = F1L1104Q $ F1L1102;


--E1_LATCHED_V_COUNT_Q1[19] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[19]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[19]_lut_out = E1_VELOCITY_COUNT[19];
E1_LATCHED_V_COUNT_Q1[19] = DFFE(E1_LATCHED_V_COUNT_Q1[19]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[19]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out = E1_LATCHED_V_COUNT_Q1[19];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[19] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L804 is simple_pvu:inst13|add~2730
--operation mode is arithmetic

E1L804 = D2_UP_DN_INTERNAL $ E1L265 $ E1L797;

--E1L806 is simple_pvu:inst13|add~2732
--operation mode is arithmetic

E1L806 = CARRY(D2_UP_DN_INTERNAL & !E1L265 & !E1L797 # !D2_UP_DN_INTERNAL & (!E1L797 # !E1L265));


--HE11L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~518
--operation mode is arithmetic

HE11L30 = CE1_partial_product_node[1][18] $ CE1_partial_product_node[2][15] $ HE11L37;

--HE11L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~520
--operation mode is arithmetic

HE11L31 = CARRY(CE1_partial_product_node[1][18] & (CE1_partial_product_node[2][15] # !HE11L37) # !CE1_partial_product_node[1][18] & CE1_partial_product_node[2][15] & !HE11L37);


--HE8L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~505
--operation mode is arithmetic

HE8L20 = CE1_partial_product_node[3][13] $ CE1_partial_product_node[4][11] $ HE8L27;

--HE8L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~507
--operation mode is arithmetic

HE8L21 = CARRY(CE1_partial_product_node[3][13] & (CE1_partial_product_node[4][11] # !HE8L27) # !CE1_partial_product_node[3][13] & CE1_partial_product_node[4][11] & !HE8L27);


--HE5L14 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~458
--operation mode is arithmetic

HE5L14 = CE1_partial_product_node[5][9] $ CE1_partial_product_node[6][7] $ HE5L21;

--HE5L15 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~460
--operation mode is arithmetic

HE5L15 = CARRY(CE1_partial_product_node[5][9] & (CE1_partial_product_node[6][7] # !HE5L21) # !CE1_partial_product_node[5][9] & CE1_partial_product_node[6][7] & !HE5L21);


--KJ1L91 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3641
--operation mode is normal

KJ1L91 = YJ1_do_fwd_a_alu & (RJ20_regout $ MJ20_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[19];


--F1_POSITION_PRELOAD[20] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[20]
--operation mode is normal

F1_POSITION_PRELOAD[20]_lut_out = ZJ1_op_a[20];
F1_POSITION_PRELOAD[20] = DFFE(F1_POSITION_PRELOAD[20]_lut_out, clk, , , F1L1190);


--F1L1114 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4299
--operation mode is normal

F1L1114 = F1L1112Q $ F1L1110;


--F1_LATCHED_V_COUNT_Q3[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[20]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[20]_lut_out = F1_VELOCITY_COUNT[20];
F1_LATCHED_V_COUNT_Q3[20] = DFFE(F1_LATCHED_V_COUNT_Q3[20]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L756 is position_velocity_interface_unit:inst18|Mux~3728
--operation mode is normal

F1L756 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[20]) # !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[20];


--F1_VELOCITY[20] is position_velocity_interface_unit:inst18|VELOCITY[20]
--operation mode is normal

F1_VELOCITY[20]_lut_out = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1_LATCHED_V_COUNT_Q1[30] # F1L1463;
F1_VELOCITY[20] = DFFE(F1_VELOCITY[20]_lut_out, clk, , , F1L1278);


--E1_LATCHED_V_COUNT_Q1[20] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[20]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[20]_lut_out = E1_VELOCITY_COUNT[20];
E1_LATCHED_V_COUNT_Q1[20] = DFFE(E1_LATCHED_V_COUNT_Q1[20]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[20]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out = E1_LATCHED_V_COUNT_Q1[20];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[20] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L813 is simple_pvu:inst13|add~2742
--operation mode is arithmetic

E1L813 = D2_UP_DN_INTERNAL $ E1L271 $ !E1L806;

--E1L815 is simple_pvu:inst13|add~2744
--operation mode is arithmetic

E1L815 = CARRY(D2_UP_DN_INTERNAL & (E1L271 # !E1L806) # !D2_UP_DN_INTERNAL & E1L271 & !E1L806);


--HE11L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~522
--operation mode is arithmetic

HE11L32 = CE1_partial_product_node[1][18] $ CE1_partial_product_node[2][16] $ !HE11L31;

--HE11L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~524
--operation mode is arithmetic

HE11L33 = CARRY(CE1_partial_product_node[1][18] & !CE1_partial_product_node[2][16] & !HE11L31 # !CE1_partial_product_node[1][18] & (!HE11L31 # !CE1_partial_product_node[2][16]));


--HE8L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~509
--operation mode is arithmetic

HE8L22 = CE1_partial_product_node[3][14] $ CE1_partial_product_node[4][12] $ !HE8L21;

--HE8L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~511
--operation mode is arithmetic

HE8L23 = CARRY(CE1_partial_product_node[3][14] & !CE1_partial_product_node[4][12] & !HE8L21 # !CE1_partial_product_node[3][14] & (!HE8L21 # !CE1_partial_product_node[4][12]));


--HE5L16 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~462
--operation mode is arithmetic

HE5L16 = CE1_partial_product_node[5][10] $ CE1_partial_product_node[6][8] $ !HE5L15;

--HE5L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~464
--operation mode is arithmetic

HE5L17 = CARRY(CE1_partial_product_node[5][10] & !CE1_partial_product_node[6][8] & !HE5L15 # !CE1_partial_product_node[5][10] & (!HE5L15 # !CE1_partial_product_node[6][8]));


--KJ1L92 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3642
--operation mode is normal

KJ1L92 = YJ1_do_fwd_a_alu & (RJ21_regout $ MJ21_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[20];


--F1L1640 is position_velocity_interface_unit:inst18|add~3193
--operation mode is arithmetic

F1L1640 = F1_LATCHED_V_COUNT_Q1[17] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ !F1L1633;

--F1L1642 is position_velocity_interface_unit:inst18|add~3195
--operation mode is arithmetic

F1L1642 = CARRY(F1_LATCHED_V_COUNT_Q1[17] & (!F1L1633 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[17]) # !F1_LATCHED_V_COUNT_Q1[17] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !F1L1633);


--F1L1637 is position_velocity_interface_unit:inst18|add~3189
--operation mode is arithmetic

F1L1637 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] $ F1_LATCHED_V_COUNT_Q1[17] $ !F1L1630;

--F1L1639 is position_velocity_interface_unit:inst18|add~3191
--operation mode is arithmetic

F1L1639 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & (!F1L1630 # !F1_LATCHED_V_COUNT_Q1[17]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] & !F1_LATCHED_V_COUNT_Q1[17] & !F1L1630);


--F1_LATCHED_V_COUNT_Q2[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[17]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[17]_lut_out = F1_VELOCITY_COUNT[17];
F1_LATCHED_V_COUNT_Q2[17] = DFFE(F1_LATCHED_V_COUNT_Q2[17]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[17]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[17]_lut_out = F1_VELOCITY_COUNT[17];
F1_LATCHED_V_COUNT_Q3[17] = DFFE(F1_LATCHED_V_COUNT_Q3[17]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_POSITION_PRELOAD[17] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[17]
--operation mode is normal

F1_POSITION_PRELOAD[17]_lut_out = ZJ1_op_a[17];
F1_POSITION_PRELOAD[17] = DFFE(F1_POSITION_PRELOAD[17]_lut_out, clk, , , F1L1190);


--F1L1090 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4293
--operation mode is normal

F1L1090 = F1L1088Q $ F1L1086;


--F1_LATCHED_V_COUNT_Q1[17] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[17]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[17]_lut_out = F1_VELOCITY_COUNT[17];
F1_LATCHED_V_COUNT_Q1[17] = DFFE(F1_LATCHED_V_COUNT_Q1[17]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[17]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out = E1_LATCHED_V_COUNT_Q1[17];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[17] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[17] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[17]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[17]_lut_out = E1_VELOCITY_COUNT[17];
E1_LATCHED_V_COUNT_Q1[17] = DFFE(E1_LATCHED_V_COUNT_Q1[17]_lut_out, clk, , , E1L86);


--E1L786 is simple_pvu:inst13|add~2706
--operation mode is arithmetic

E1L786 = D2_UP_DN_INTERNAL $ E1L253 $ E1L779;

--E1L788 is simple_pvu:inst13|add~2708
--operation mode is arithmetic

E1L788 = CARRY(D2_UP_DN_INTERNAL & !E1L253 & !E1L779 # !D2_UP_DN_INTERNAL & (!E1L779 # !E1L253));


--HE14L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~529
--operation mode is arithmetic

HE14L34 = CE1_partial_product_node[0][18] $ (!HE14L37);

--HE14L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~531
--operation mode is arithmetic

HE14L35 = CARRY(CE1_partial_product_node[0][18] # !HE14L37);


--HE11L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~526
--operation mode is arithmetic

HE11L34 = CE1_partial_product_node[1][15] $ CE1_partial_product_node[2][13] $ HE11L39;

--HE11L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~528
--operation mode is arithmetic

HE11L35 = CARRY(CE1_partial_product_node[1][15] & (CE1_partial_product_node[2][13] # !HE11L39) # !CE1_partial_product_node[1][15] & CE1_partial_product_node[2][13] & !HE11L39);


--HE8L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~513
--operation mode is arithmetic

HE8L24 = CE1_partial_product_node[3][11] $ CE1_partial_product_node[4][9] $ HE8L31;

--HE8L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~515
--operation mode is arithmetic

HE8L25 = CARRY(CE1_partial_product_node[3][11] & (CE1_partial_product_node[4][9] # !HE8L31) # !CE1_partial_product_node[3][11] & CE1_partial_product_node[4][9] & !HE8L31);


--HE5L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~466
--operation mode is arithmetic

HE5L18 = CE1_partial_product_node[5][7] $ CE1_partial_product_node[6][5] $ HE5L25;

--HE5L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~468
--operation mode is arithmetic

HE5L19 = CARRY(CE1_partial_product_node[5][7] & (CE1_partial_product_node[6][5] # !HE5L25) # !CE1_partial_product_node[5][7] & CE1_partial_product_node[6][5] & !HE5L25);


--KJ1L93 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3643
--operation mode is normal

KJ1L93 = YJ1_do_fwd_a_alu & (RJ18_regout $ MJ18_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[17];


--F1_POSITION_PRELOAD[18] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[18]
--operation mode is normal

F1_POSITION_PRELOAD[18]_lut_out = ZJ1_op_a[18];
F1_POSITION_PRELOAD[18] = DFFE(F1_POSITION_PRELOAD[18]_lut_out, clk, , , F1L1190);


--F1L1098 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4295
--operation mode is normal

F1L1098 = F1L1096Q $ F1L1094;


--F1L728 is position_velocity_interface_unit:inst18|Mux~3714
--operation mode is normal

F1L728 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[18]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[18] & !VJ1_dc_address[2];


--F1_LATCHED_V_COUNT_Q3[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[18]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[18]_lut_out = F1_VELOCITY_COUNT[18];
F1_LATCHED_V_COUNT_Q3[18] = DFFE(F1_LATCHED_V_COUNT_Q3[18]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[18] is position_velocity_interface_unit:inst18|VELOCITY[18]
--operation mode is normal

F1_VELOCITY[18]_lut_out = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1_LATCHED_V_COUNT_Q1[30] # F1L1461;
F1_VELOCITY[18] = DFFE(F1_VELOCITY[18]_lut_out, clk, , , F1L1278);


--E1_LATCHED_V_COUNT_Q1[18] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[18]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[18]_lut_out = E1_VELOCITY_COUNT[18];
E1_LATCHED_V_COUNT_Q1[18] = DFFE(E1_LATCHED_V_COUNT_Q1[18]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[18]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out = E1_LATCHED_V_COUNT_Q1[18];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[18] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L795 is simple_pvu:inst13|add~2718
--operation mode is arithmetic

E1L795 = D2_UP_DN_INTERNAL $ E1L259 $ !E1L788;

--E1L797 is simple_pvu:inst13|add~2720
--operation mode is arithmetic

E1L797 = CARRY(D2_UP_DN_INTERNAL & (E1L259 # !E1L788) # !D2_UP_DN_INTERNAL & E1L259 & !E1L788);


--HE11L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~530
--operation mode is arithmetic

HE11L36 = CE1_partial_product_node[1][16] $ CE1_partial_product_node[2][14] $ !HE11L35;

--HE11L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~532
--operation mode is arithmetic

HE11L37 = CARRY(CE1_partial_product_node[1][16] & !CE1_partial_product_node[2][14] & !HE11L35 # !CE1_partial_product_node[1][16] & (!HE11L35 # !CE1_partial_product_node[2][14]));


--HE8L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~517
--operation mode is arithmetic

HE8L26 = CE1_partial_product_node[3][12] $ CE1_partial_product_node[4][10] $ !HE8L25;

--HE8L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~519
--operation mode is arithmetic

HE8L27 = CARRY(CE1_partial_product_node[3][12] & !CE1_partial_product_node[4][10] & !HE8L25 # !CE1_partial_product_node[3][12] & (!HE8L25 # !CE1_partial_product_node[4][10]));


--HE5L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~470
--operation mode is arithmetic

HE5L20 = CE1_partial_product_node[5][8] $ CE1_partial_product_node[6][6] $ !HE5L19;

--HE5L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~472
--operation mode is arithmetic

HE5L21 = CARRY(CE1_partial_product_node[5][8] & !CE1_partial_product_node[6][6] & !HE5L19 # !CE1_partial_product_node[5][8] & (!HE5L19 # !CE1_partial_product_node[6][6]));


--KJ1L94 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3644
--operation mode is normal

KJ1L94 = YJ1_do_fwd_a_alu & (RJ19_regout $ MJ19_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[18];


--F1_POSITION_PRELOAD[22] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[22]
--operation mode is normal

F1_POSITION_PRELOAD[22]_lut_out = ZJ1_op_a[22];
F1_POSITION_PRELOAD[22] = DFFE(F1_POSITION_PRELOAD[22]_lut_out, clk, , , F1L1190);


--F1L1130 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4303
--operation mode is normal

F1L1130 = F1L1128Q $ F1L1126;


--F1_LATCHED_V_COUNT_Q3[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[22]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[22]_lut_out = F1_VELOCITY_COUNT[22];
F1_LATCHED_V_COUNT_Q3[22] = DFFE(F1_LATCHED_V_COUNT_Q3[22]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[22] is position_velocity_interface_unit:inst18|VELOCITY[22]
--operation mode is normal

F1_VELOCITY[22]_lut_out = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1_LATCHED_V_COUNT_Q1[30] # F1L1465;
F1_VELOCITY[22] = DFFE(F1_VELOCITY[22]_lut_out, clk, , , F1L1278);


--F1L784 is position_velocity_interface_unit:inst18|Mux~3742
--operation mode is normal

F1L784 = VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[22] # VJ1_dc_address[2]) # !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[22]);


--E1_LATCHED_V_COUNT_Q1[22] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[22]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[22]_lut_out = E1_VELOCITY_COUNT[22];
E1_LATCHED_V_COUNT_Q1[22] = DFFE(E1_LATCHED_V_COUNT_Q1[22]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[22]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out = E1_LATCHED_V_COUNT_Q1[22];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[22] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--HE8L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~521
--operation mode is arithmetic

HE8L28 = CE1_partial_product_node[3][16] $ CE1_partial_product_node[4][14] $ !HE8L33;

--HE8L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~523
--operation mode is arithmetic

HE8L29 = CARRY(CE1_partial_product_node[3][16] & !CE1_partial_product_node[4][14] & !HE8L33 # !CE1_partial_product_node[3][16] & (!HE8L33 # !CE1_partial_product_node[4][14]));


--HE5L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~474
--operation mode is arithmetic

HE5L22 = CE1_partial_product_node[5][12] $ CE1_partial_product_node[6][10] $ !HE5L27;

--HE5L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~476
--operation mode is arithmetic

HE5L23 = CARRY(CE1_partial_product_node[5][12] & !CE1_partial_product_node[6][10] & !HE5L27 # !CE1_partial_product_node[5][12] & (!HE5L27 # !CE1_partial_product_node[6][10]));


--KJ1L95 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3645
--operation mode is normal

KJ1L95 = YJ1_do_fwd_a_alu & (RJ23_regout $ MJ23_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[22];


--F1_VELOCITY_COUNT[15] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[15]
--operation mode is arithmetic

F1_VELOCITY_COUNT[15]_lut_out = F1_VELOCITY_COUNT[15] $ (F1L1389);
F1_VELOCITY_COUNT[15] = DFFE(F1_VELOCITY_COUNT[15]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1392 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[15]~1271
--operation mode is arithmetic

F1L1392 = CARRY(!F1L1389 # !F1_VELOCITY_COUNT[15]);


--F1_POSITION_PRELOAD[16] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[16]
--operation mode is normal

F1_POSITION_PRELOAD[16]_lut_out = ZJ1_op_a[16];
F1_POSITION_PRELOAD[16] = DFFE(F1_POSITION_PRELOAD[16]_lut_out, clk, , , F1L1190);


--F1L1082 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4291
--operation mode is normal

F1L1082 = F1L1080Q $ F1L1078;


--F1L700 is position_velocity_interface_unit:inst18|Mux~3700
--operation mode is normal

F1L700 = VJ1_dc_address[2] & (VJ1_dc_address[3]) # !VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[16] # !VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q2[16]));


--F1_LATCHED_V_COUNT_Q3[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[16]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[16]_lut_out = F1_VELOCITY_COUNT[16];
F1_LATCHED_V_COUNT_Q3[16] = DFFE(F1_LATCHED_V_COUNT_Q3[16]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[16] is position_velocity_interface_unit:inst18|VELOCITY[16]
--operation mode is normal

F1_VELOCITY[16]_lut_out = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1_LATCHED_V_COUNT_Q1[30] # F1L1459;
F1_VELOCITY[16] = DFFE(F1_VELOCITY[16]_lut_out, clk, , , F1L1278);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[16]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out = E1_LATCHED_V_COUNT_Q1[16];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[16] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[16] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[16]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[16]_lut_out = E1_VELOCITY_COUNT[16];
E1_LATCHED_V_COUNT_Q1[16] = DFFE(E1_LATCHED_V_COUNT_Q1[16]_lut_out, clk, , , E1L86);


--E1L762 is simple_pvu:inst13|add~2674
--operation mode is arithmetic

E1L762 = E1_LATCHED_V_COUNT_Q1[15] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ !E1L755;

--E1L764 is simple_pvu:inst13|add~2676
--operation mode is arithmetic

E1L764 = CARRY(E1_LATCHED_V_COUNT_Q1[15] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & !E1L755 # !E1_LATCHED_V_COUNT_Q1[15] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] # !E1L755));


--E1L765 is simple_pvu:inst13|add~2678
--operation mode is arithmetic

E1L765 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ E1_LATCHED_V_COUNT_Q1[15] $ !E1L758;

--E1L767 is simple_pvu:inst13|add~2680
--operation mode is arithmetic

E1L767 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & E1_LATCHED_V_COUNT_Q1[15] & !E1L758 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & (E1_LATCHED_V_COUNT_Q1[15] # !E1L758));


--E1L777 is simple_pvu:inst13|add~2694
--operation mode is arithmetic

E1L777 = D2_UP_DN_INTERNAL $ E1L247 $ !E1L770;

--E1L779 is simple_pvu:inst13|add~2696
--operation mode is arithmetic

E1L779 = CARRY(D2_UP_DN_INTERNAL & (E1L247 # !E1L770) # !D2_UP_DN_INTERNAL & E1L247 & !E1L770);


--HE14L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~533
--operation mode is arithmetic

HE14L36 = CE1_partial_product_node[0][16] $ (HE14L30);

--HE14L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~535
--operation mode is arithmetic

HE14L37 = CARRY(!CE1_partial_product_node[0][16] & (!HE14L30));


--HE11L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~534
--operation mode is arithmetic

HE11L38 = CE1_partial_product_node[1][14] $ CE1_partial_product_node[2][12] $ !HE11L26;

--HE11L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~536
--operation mode is arithmetic

HE11L39 = CARRY(CE1_partial_product_node[1][14] & !CE1_partial_product_node[2][12] & !HE11L26 # !CE1_partial_product_node[1][14] & (!HE11L26 # !CE1_partial_product_node[2][12]));


--HE8L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~525
--operation mode is arithmetic

HE8L30 = CE1_partial_product_node[3][10] $ CE1_partial_product_node[4][8] $ !HE8L14;

--HE8L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~527
--operation mode is arithmetic

HE8L31 = CARRY(CE1_partial_product_node[3][10] & !CE1_partial_product_node[4][8] & !HE8L14 # !CE1_partial_product_node[3][10] & (!HE8L14 # !CE1_partial_product_node[4][8]));


--HE5L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~478
--operation mode is arithmetic

HE5L24 = CE1_partial_product_node[5][6] $ CE1_partial_product_node[6][4] $ !HE5L8;

--HE5L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~480
--operation mode is arithmetic

HE5L25 = CARRY(CE1_partial_product_node[5][6] & !CE1_partial_product_node[6][4] & !HE5L8 # !CE1_partial_product_node[5][6] & (!HE5L8 # !CE1_partial_product_node[6][4]));


--KJ1L96 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3646
--operation mode is normal

KJ1L96 = YJ1_do_fwd_a_alu & (RJ17_regout $ MJ17_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[16];


--F1_VELOCITY_COUNT[27] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[27]
--operation mode is arithmetic

F1_VELOCITY_COUNT[27]_lut_out = F1_VELOCITY_COUNT[27] $ (F1L1425);
F1_VELOCITY_COUNT[27] = DFFE(F1_VELOCITY_COUNT[27]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1428 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[27]~1307
--operation mode is arithmetic

F1L1428 = CARRY(!F1L1425 # !F1_VELOCITY_COUNT[27]);


--F1_LATCHED_V_COUNT_Q4[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[27]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[27]_lut_out = F1_VELOCITY_COUNT[27];
F1_LATCHED_V_COUNT_Q4[27] = DFFE(F1_LATCHED_V_COUNT_Q4[27]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[27] is position_velocity_interface_unit:inst18|VELOCITY[27]
--operation mode is normal

F1_VELOCITY[27]_lut_out = !F1L1443 & (F1L1855 & F1L1717 # !F1L1855 & (F1L1720));
F1_VELOCITY[27] = DFFE(F1_VELOCITY[27]_lut_out, clk, , , F1L1278);


--F1L846 is position_velocity_interface_unit:inst18|Mux~3773
--operation mode is normal

F1L846 = VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[27] # VJ1_dc_address[3]) # !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[27]);


--F1L850 is position_velocity_interface_unit:inst18|Mux~3775
--operation mode is normal

F1L850 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[27];


--E1L863 is simple_pvu:inst13|add~2810
--operation mode is arithmetic

E1L863 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ E1_LATCHED_V_COUNT_Q1[27] $ !E1L859;

--E1L865 is simple_pvu:inst13|add~2812
--operation mode is arithmetic

E1L865 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & E1_LATCHED_V_COUNT_Q1[27] & !E1L859 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & (E1_LATCHED_V_COUNT_Q1[27] # !E1L859));


--E1L860 is simple_pvu:inst13|add~2806
--operation mode is arithmetic

E1L860 = E1_LATCHED_V_COUNT_Q1[27] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ !E1L856;

--E1L862 is simple_pvu:inst13|add~2808
--operation mode is arithmetic

E1L862 = CARRY(E1_LATCHED_V_COUNT_Q1[27] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & !E1L856 # !E1_LATCHED_V_COUNT_Q1[27] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] # !E1L856));


--HE17_sout_node[17] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[17]
--operation mode is arithmetic

HE17_sout_node[17]_lut_out = HE8L19 $ HE5L32 $ !HE17L41;
HE17_sout_node[17] = DFFE(HE17_sout_node[17]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L43 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[17]~176
--operation mode is arithmetic

HE17L43 = CARRY(HE8L19 & (HE5L32 # !HE17L41) # !HE8L19 & HE5L32 & !HE17L41);


--CE1_partial_product_node[7][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][13]
--operation mode is normal

CE1_partial_product_node[7][13]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[13]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[12]);
CE1_partial_product_node[7][13] = DFFE(CE1_partial_product_node[7][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][11]
--operation mode is normal

CE1_partial_product_node[8][11]_lut_out = !DE1L29 # !KJ1_true_regA[11];
CE1_partial_product_node[8][11] = DFFE(CE1_partial_product_node[8][11]_lut_out, clk, K1_data_out, , JH1L8);


--N1L144 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9891
--operation mode is arithmetic

N1L144 = N1L154 $ (!KJ1L100 # !KJ1L66);

--N1L145 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9893
--operation mode is arithmetic

N1L145 = CARRY(KJ1L66 & KJ1L100 # !N1L154);


--N1L146 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9895
--operation mode is normal

N1L146 = KJ1_true_regA[31] & N1L144 # !KJ1_true_regA[31] & (KJ1_true_regA[27]);


--TK3_WS1W is position_velocity_interface_unit:inst18|ls_cam:ls_cam_inst|altcam:altcam_component|WS1W
--operation mode is normal

TK3_WS1W_lut_out = !TK3_WS1W & !VJ1_dc_address[5] & F1L464 & !F1L466;
TK3_WS1W = DFFE(TK3_WS1W_lut_out, clk, , , );


--D1_BBB is quad_decoder:inst12|BBB
--operation mode is normal

D1_BBB_lut_out = D1_TMPBB;
D1_BBB = DFFE(D1_BBB_lut_out, clk, !SC1_data_out[0], , );


--D1L44 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1188
--operation mode is normal

D1L44 = D1_CLK_CTR[0] & D1_CLK_CTR[1];

--D1L48 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1191
--operation mode is normal

D1L48 = D1_CLK_CTR[0] & D1_CLK_CTR[1];


--E1_VEL_CLK_DIVISOR[3] is simple_pvu:inst13|VEL_CLK_DIVISOR[3]
--operation mode is normal

E1_VEL_CLK_DIVISOR[3]_lut_out = ZJ1_op_a[3];
E1_VEL_CLK_DIVISOR[3] = DFFE(E1_VEL_CLK_DIVISOR[3]_lut_out, clk, , , E1L345);


--E1_POSITION_PRELOAD[3] is simple_pvu:inst13|POSITION_PRELOAD[3]
--operation mode is normal

E1_POSITION_PRELOAD[3]_lut_out = ZJ1_op_a[3];
E1_POSITION_PRELOAD[3] = DFFE(E1_POSITION_PRELOAD[3]_lut_out, clk, , , E1L347);


--E1L131 is simple_pvu:inst13|Mux~1697
--operation mode is normal

E1L131 = E1L953 & (E1L1057 & E1_POSITION_PRELOAD[3] # !E1L1057 & (E1L167));


--E1L129 is simple_pvu:inst13|Mux~1696
--operation mode is normal

E1L129 = VJ1_dc_address[2] & VJ1_dc_address[3] & E1_VELOCITY[3];


--XB1_tx_holding_reg[3] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[3]
--operation mode is normal

XB1_tx_holding_reg[3]_lut_out = ZJ1_op_a[3];
XB1_tx_holding_reg[3] = DFFE(XB1_tx_holding_reg[3]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L186 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4007
--operation mode is normal

XB1L186 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[3] # !XB1_transmitting & (XB1_tx_holding_reg[3])) # !XB1_tx_holding_primed & XB1_shift_reg[3];


--MK1_rx_data[3] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[3]
--operation mode is normal

MK1_rx_data[3]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4];
MK1_rx_data[3] = DFFE(MK1_rx_data[3]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L37 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~697
--operation mode is normal

LK1L37 = T1L2 & !MK1_rx_data[3] & (!LK1_control_reg[3] # !XD1L1) # !T1L2 & (!LK1_control_reg[3] # !XD1L1);

--LK1L39 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~727
--operation mode is normal

LK1L39 = T1L2 & !MK1_rx_data[3] & (!LK1_control_reg[3] # !XD1L1) # !T1L2 & (!LK1_control_reg[3] # !XD1L1);


--LK1L38 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[3]~713
--operation mode is normal

LK1L38 = (XD1L2 & !LK1_tx_data[3] & (!XD1L5 # !MK1_rx_overrun) # !XD1L2 & (!XD1L5 # !MK1_rx_overrun)) & CASCADE(LK1L39);


--F1L528 is position_velocity_interface_unit:inst18|Mux~3614
--operation mode is normal

F1L528 = VJ1_dc_address[5] & (F1L524 & F1L526 # !F1L524 & (F1L518)) # !VJ1_dc_address[5] & (F1L524);


--F1L944Q is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4258
--operation mode is normal

F1L944Q_lut_out = F1L1490 $ F1L942;
F1L944Q = DFFE(F1L944Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L942 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~1029
--operation mode is normal

F1L942 = F1L1853 & (F1_POSITION_PRELOAD[0]) # !F1L1853 & (F1L942);


--F1L956Q is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4260
--operation mode is normal

F1L956Q_lut_out = F1L954 $ F1L1499;
F1L956Q = DFFE(F1L956Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[1] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[1]
--operation mode is normal

F1_POSITION_PRELOAD[1]_lut_out = ZJ1_op_a[1];
F1_POSITION_PRELOAD[1] = DFFE(F1_POSITION_PRELOAD[1]_lut_out, clk, , , F1L1190);


--F1L954 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~1041
--operation mode is normal

F1L954 = F1L1853 & F1_POSITION_PRELOAD[1] # !F1L1853 & (F1L954);


--F1_POSITION_PRELOAD[2] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[2]
--operation mode is normal

F1_POSITION_PRELOAD[2]_lut_out = ZJ1_op_a[2];
F1_POSITION_PRELOAD[2] = DFFE(F1_POSITION_PRELOAD[2]_lut_out, clk, , , F1L1190);


--F1L968Q is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4262
--operation mode is normal

F1L968Q_lut_out = F1L966 $ (F1L1508);
F1L968Q = DFFE(F1L968Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L966 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~1053
--operation mode is normal

F1L966 = F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L966);


--F1_POSITION_PRELOAD[3] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[3]
--operation mode is normal

F1_POSITION_PRELOAD[3]_lut_out = ZJ1_op_a[3];
F1_POSITION_PRELOAD[3] = DFFE(F1_POSITION_PRELOAD[3]_lut_out, clk, , , F1L1190);


--F1L976Q is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4264
--operation mode is normal

F1L976Q_lut_out = F1L974 $ F1L1517;
F1L976Q = DFFE(F1L976Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L974 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~1065
--operation mode is normal

F1L974 = F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L974);


--F1L982 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~1077
--operation mode is normal

F1L982 = F1L1853 & F1_POSITION_PRELOAD[4] # !F1L1853 & (F1L982);


--F1L984Q is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4266
--operation mode is normal

F1L984Q_lut_out = F1L982 $ (F1L1526);
F1L984Q = DFFE(F1L984Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[4] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[4]
--operation mode is normal

F1_POSITION_PRELOAD[4]_lut_out = ZJ1_op_a[4];
F1_POSITION_PRELOAD[4] = DFFE(F1_POSITION_PRELOAD[4]_lut_out, clk, , , F1L1190);


--F1L992Q is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4268
--operation mode is normal

F1L992Q_lut_out = F1L990 $ (F1L1535);
F1L992Q = DFFE(F1L992Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[5] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[5]
--operation mode is normal

F1_POSITION_PRELOAD[5]_lut_out = ZJ1_op_a[5];
F1_POSITION_PRELOAD[5] = DFFE(F1_POSITION_PRELOAD[5]_lut_out, clk, , , F1L1190);


--F1L990 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~1089
--operation mode is normal

F1L990 = F1L1853 & (F1_POSITION_PRELOAD[5]) # !F1L1853 & (F1L990);


--F1L1000Q is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~4270
--operation mode is normal

F1L1000Q_lut_out = F1L998 $ (F1L1544);
F1L1000Q = DFFE(F1L1000Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L998 is position_velocity_interface_unit:inst18|POSITION_COUNT[6]~1101
--operation mode is normal

F1L998 = F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L998);


--F1_POSITION_PRELOAD[7] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[7]
--operation mode is normal

F1_POSITION_PRELOAD[7]_lut_out = ZJ1_op_a[7];
F1_POSITION_PRELOAD[7] = DFFE(F1_POSITION_PRELOAD[7]_lut_out, clk, , , F1L1190);


--F1L1008Q is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4272
--operation mode is normal

F1L1008Q_lut_out = F1L1006 $ (F1L1553);
F1L1008Q = DFFE(F1L1008Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1006 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~1113
--operation mode is normal

F1L1006 = F1L1853 & (F1_POSITION_PRELOAD[7]) # !F1L1853 & (F1L1006);


--F1L1016Q is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~4274
--operation mode is normal

F1L1016Q_lut_out = F1L1014 $ (F1L1562);
F1L1016Q = DFFE(F1L1016Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1014 is position_velocity_interface_unit:inst18|POSITION_COUNT[8]~1125
--operation mode is normal

F1L1014 = F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1014);


--F1L1024Q is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4276
--operation mode is normal

F1L1024Q_lut_out = F1L1022 $ (F1L1571);
F1L1024Q = DFFE(F1L1024Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[9] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[9]
--operation mode is normal

F1_POSITION_PRELOAD[9]_lut_out = ZJ1_op_a[9];
F1_POSITION_PRELOAD[9] = DFFE(F1_POSITION_PRELOAD[9]_lut_out, clk, , , F1L1190);


--F1L1022 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~1137
--operation mode is normal

F1L1022 = F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1022);


--F1L1032Q is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~4278
--operation mode is normal

F1L1032Q_lut_out = F1L1030 $ F1L1580;
F1L1032Q = DFFE(F1L1032Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1030 is position_velocity_interface_unit:inst18|POSITION_COUNT[10]~1149
--operation mode is normal

F1L1030 = F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1030);


--F1L1040Q is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~4280
--operation mode is normal

F1L1040Q_lut_out = F1L1038 $ (F1L1589);
F1L1040Q = DFFE(F1L1040Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1038 is position_velocity_interface_unit:inst18|POSITION_COUNT[11]~1161
--operation mode is normal

F1L1038 = F1L1853 & (F1_POSITION_PRELOAD[11]) # !F1L1853 & (F1L1038);


--F1L1048Q is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4282
--operation mode is normal

F1L1048Q_lut_out = F1L1046 $ F1L1598;
F1L1048Q = DFFE(F1L1048Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[12] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[12]
--operation mode is normal

F1_POSITION_PRELOAD[12]_lut_out = ZJ1_op_a[12];
F1_POSITION_PRELOAD[12] = DFFE(F1_POSITION_PRELOAD[12]_lut_out, clk, , , F1L1190);


--F1L1046 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~1173
--operation mode is normal

F1L1046 = F1L1853 & F1_POSITION_PRELOAD[12] # !F1L1853 & (F1L1046);


--F1L1056Q is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~4284
--operation mode is normal

F1L1056Q_lut_out = F1L1054 $ F1L1607;
F1L1056Q = DFFE(F1L1056Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1054 is position_velocity_interface_unit:inst18|POSITION_COUNT[13]~1185
--operation mode is normal

F1L1054 = F1L1853 & F1_POSITION_PRELOAD[13] # !F1L1853 & (F1L1054);


--F1L1062 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~1197
--operation mode is normal

F1L1062 = F1L1853 & F1_POSITION_PRELOAD[14] # !F1L1853 & (F1L1062);


--F1_POSITION_PRELOAD[14] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[14]
--operation mode is normal

F1_POSITION_PRELOAD[14]_lut_out = ZJ1_op_a[14];
F1_POSITION_PRELOAD[14] = DFFE(F1_POSITION_PRELOAD[14]_lut_out, clk, , , F1L1190);


--F1L1064Q is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4286
--operation mode is normal

F1L1064Q_lut_out = F1L1062 $ F1L1616;
F1L1064Q = DFFE(F1L1064Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1072Q is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4288
--operation mode is normal

F1L1072Q_lut_out = F1L1070 $ (F1L1625);
F1L1072Q = DFFE(F1L1072Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1070 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~1209
--operation mode is normal

F1L1070 = F1L1853 & F1_POSITION_PRELOAD[15] # !F1L1853 & (F1L1070);


--F1_POSITION_PRELOAD[15] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[15]
--operation mode is normal

F1_POSITION_PRELOAD[15]_lut_out = ZJ1_op_a[15];
F1_POSITION_PRELOAD[15] = DFFE(F1_POSITION_PRELOAD[15]_lut_out, clk, , , F1L1190);


--F1L1080Q is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~4290
--operation mode is normal

F1L1080Q_lut_out = F1L1078 $ F1L1634;
F1L1080Q = DFFE(F1L1080Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1078 is position_velocity_interface_unit:inst18|POSITION_COUNT[16]~1221
--operation mode is normal

F1L1078 = F1L1853 & F1_POSITION_PRELOAD[16] # !F1L1853 & (F1L1078);


--F1L1088Q is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~4292
--operation mode is normal

F1L1088Q_lut_out = F1L1086 $ (F1L1643);
F1L1088Q = DFFE(F1L1088Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1086 is position_velocity_interface_unit:inst18|POSITION_COUNT[17]~1233
--operation mode is normal

F1L1086 = F1L1853 & (F1_POSITION_PRELOAD[17]) # !F1L1853 & (F1L1086);


--F1L1094 is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~1245
--operation mode is normal

F1L1094 = F1L1853 & F1_POSITION_PRELOAD[18] # !F1L1853 & (F1L1094);


--F1L1096Q is position_velocity_interface_unit:inst18|POSITION_COUNT[18]~4294
--operation mode is normal

F1L1096Q_lut_out = F1L1094 $ F1L1652;
F1L1096Q = DFFE(F1L1096Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1104Q is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~4296
--operation mode is normal

F1L1104Q_lut_out = F1L1102 $ (F1L1661);
F1L1104Q = DFFE(F1L1104Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1102 is position_velocity_interface_unit:inst18|POSITION_COUNT[19]~1257
--operation mode is normal

F1L1102 = F1L1853 & F1_POSITION_PRELOAD[19] # !F1L1853 & (F1L1102);


--F1L1112Q is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~4298
--operation mode is normal

F1L1112Q_lut_out = F1L1110 $ (F1L1670);
F1L1112Q = DFFE(F1L1112Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1110 is position_velocity_interface_unit:inst18|POSITION_COUNT[20]~1269
--operation mode is normal

F1L1110 = F1L1853 & (F1_POSITION_PRELOAD[20]) # !F1L1853 & (F1L1110);


--F1L1120Q is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4300
--operation mode is normal

F1L1120Q_lut_out = F1L1118 $ F1L1679;
F1L1120Q = DFFE(F1L1120Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1_POSITION_PRELOAD[21] is position_velocity_interface_unit:inst18|POSITION_PRELOAD[21]
--operation mode is normal

F1_POSITION_PRELOAD[21]_lut_out = ZJ1_op_a[21];
F1_POSITION_PRELOAD[21] = DFFE(F1_POSITION_PRELOAD[21]_lut_out, clk, , , F1L1190);


--F1L1118 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~1281
--operation mode is normal

F1L1118 = F1L1853 & F1_POSITION_PRELOAD[21] # !F1L1853 & (F1L1118);


--F1L1128Q is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~4302
--operation mode is normal

F1L1128Q_lut_out = F1L1126 $ (F1L1688);
F1L1128Q = DFFE(F1L1128Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--F1L1126 is position_velocity_interface_unit:inst18|POSITION_COUNT[22]~1293
--operation mode is normal

F1L1126 = F1L1853 & F1_POSITION_PRELOAD[22] # !F1L1853 & (F1L1126);


--F1L1134 is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~1305
--operation mode is normal

F1L1134 = F1L1853 & F1_POSITION_PRELOAD[23] # !F1L1853 & (F1L1134);


--F1L1136Q is position_velocity_interface_unit:inst18|POSITION_COUNT[23]~4304
--operation mode is normal

F1L1136Q_lut_out = F1L1134 $ F1L1697;
F1L1136Q = DFFE(F1L1136Q_lut_out, clk, !F1L1853, , D1_X4_INTERNAL);


--DE1L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~27
--operation mode is normal

DE1L2 = LJ1L44 $ LJ1L57;


--F1_LATCHED_V_COUNT_Q1[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[24]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[24]_lut_out = F1_VELOCITY_COUNT[24];
F1_LATCHED_V_COUNT_Q1[24] = DFFE(F1_LATCHED_V_COUNT_Q1[24]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L814 is position_velocity_interface_unit:inst18|Mux~3757
--operation mode is normal

F1L814 = F1L812 & (F1_VELOCITY[24] # !VJ1_dc_address[2]) # !F1L812 & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q3[24];


--F1_VELOCITY_COUNT[24] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[24]
--operation mode is arithmetic

F1_VELOCITY_COUNT[24]_lut_out = F1_VELOCITY_COUNT[24] $ !F1L1416;
F1_VELOCITY_COUNT[24] = DFFE(F1_VELOCITY_COUNT[24]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1419 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[24]~1298
--operation mode is arithmetic

F1L1419 = CARRY(F1_VELOCITY_COUNT[24] & !F1L1416);


--E1L610 is simple_pvu:inst13|VELOCITY~5160
--operation mode is normal

E1L610 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & (E1L842) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & E1L845;


--HE17_sout_node[14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[14]
--operation mode is arithmetic

HE17_sout_node[14]_lut_out = HE8L36 $ HE5L34 $ HE17L35;
HE17_sout_node[14] = DFFE(HE17_sout_node[14]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[14]~179
--operation mode is arithmetic

HE17L37 = CARRY(HE8L36 & !HE5L34 & !HE17L35 # !HE8L36 & (!HE17L35 # !HE5L34));


--CE1_partial_product_node[7][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][10]
--operation mode is normal

CE1_partial_product_node[7][10]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[10]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[9]);
CE1_partial_product_node[7][10] = DFFE(CE1_partial_product_node[7][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][8]
--operation mode is normal

CE1_partial_product_node[8][8]_lut_out = !DE1L29 # !KJ1_true_regA[8];
CE1_partial_product_node[8][8] = DFFE(CE1_partial_product_node[8][8]_lut_out, clk, K1_data_out, , JH1L8);


--N1L147 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9897
--operation mode is arithmetic

N1L147 = N1L163 $ (KJ1L101 & KJ1L67);

--N1L148 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9899
--operation mode is arithmetic

N1L148 = CARRY(!N1L163 & (!KJ1L67 # !KJ1L101));


--N1L149 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9901
--operation mode is normal

N1L149 = KJ1_true_regA[31] & N1L147 # !KJ1_true_regA[31] & (KJ1_true_regA[24]);


--VC1L128 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~518
--operation mode is normal

VC1L128 = VC1_period_l_register[0] & (!VC1_timeout_occurred # !T1L2) # !VC1_period_l_register[0] & !XD1L5 & (!VC1_timeout_occurred # !T1L2);

--VC1L130 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~525
--operation mode is normal

VC1L130 = VC1_period_l_register[0] & (!VC1_timeout_occurred # !T1L2) # !VC1_period_l_register[0] & !XD1L5 & (!VC1_timeout_occurred # !T1L2);


--VC1L129 is dual_processor:inst|o_scope_timer:the_o_scope_timer|read_mux_out[0]~521
--operation mode is normal

VC1L129 = (XD1L1 & !VC1_period_h_register[0] & (!VC1_control_register[0] # !XD1L2) # !XD1L1 & (!VC1_control_register[0] # !XD1L2)) & CASCADE(VC1L130);


--E1L93 is simple_pvu:inst13|Mux~1678
--operation mode is normal

E1L93 = E1L953 & (E1L1057 & E1_POSITION_PRELOAD[0] # !E1L1057 & (E1L143));


--E1L91 is simple_pvu:inst13|Mux~1677
--operation mode is normal

E1L91 = VJ1_dc_address[2] & !VJ1_dc_address[3] & E1_POSITION_PRELOAD[0] # !VJ1_dc_address[2] & VJ1_dc_address[3] & (E1_VEL_CLK_DIVISOR[0]);


--E1_VELOCITY[0] is simple_pvu:inst13|VELOCITY[0]
--operation mode is normal

E1_VELOCITY[0]_lut_out = E1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # E1_LATCHED_V_COUNT_Q1[30] # E1L584;
E1_VELOCITY[0] = DFFE(E1_VELOCITY[0]_lut_out, clk, , , E1L421);


--E1_VELOCITY_COUNT[0] is simple_pvu:inst13|VELOCITY_COUNT[0]
--operation mode is arithmetic

E1_VELOCITY_COUNT[0]_lut_out = !E1_VELOCITY_COUNT[0];
E1_VELOCITY_COUNT[0] = DFFE(E1_VELOCITY_COUNT[0]_lut_out, clk, !SC1_data_out[0], , E1L488);

--E1L490 is simple_pvu:inst13|VELOCITY_COUNT[0]~1802
--operation mode is arithmetic

E1L490 = CARRY(E1_VELOCITY_COUNT[0]);


--RD1_counter_snapshot[0] is dual_processor:inst|timer2:the_timer2|counter_snapshot[0]
--operation mode is normal

RD1_counter_snapshot[0]_lut_out = !RD1_internal_counter[0];
RD1_counter_snapshot[0] = DFFE(RD1_counter_snapshot[0]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L162 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1371
--operation mode is normal

RD1L162 = (RD1_period_l_register[0] & (!RD1_counter_snapshot[0] # !XD1L6) # !RD1_period_l_register[0] & !XD1L5 & (!RD1_counter_snapshot[0] # !XD1L6)) & CASCADE(RD1L165);


--PD1_counter_snapshot[0] is dual_processor:inst|timer1:the_timer1|counter_snapshot[0]
--operation mode is normal

PD1_counter_snapshot[0]_lut_out = !PD1_internal_counter[0];
PD1_counter_snapshot[0] = DFFE(PD1_counter_snapshot[0]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L161 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1367
--operation mode is normal

PD1L161 = (PD1_period_l_register[0] & (!PD1_counter_snapshot[0] # !XD1L6) # !PD1_period_l_register[0] & !XD1L5 & (!PD1_counter_snapshot[0] # !XD1L6)) & CASCADE(PD1L164);


--F1_LATCHED_V_COUNT_Q3[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[0]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[0]_lut_out = F1_VELOCITY_COUNT[0];
F1_LATCHED_V_COUNT_Q3[0] = DFFE(F1_LATCHED_V_COUNT_Q3[0]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[0] is position_velocity_interface_unit:inst18|VELOCITY[0]
--operation mode is normal

F1_VELOCITY[0]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1441;
F1_VELOCITY[0] = DFFE(F1_VELOCITY[0]_lut_out, clk, , , F1L1278);


--F1L470 is position_velocity_interface_unit:inst18|Mux~3585
--operation mode is normal

F1L470 = VJ1_dc_address[2] & VJ1_dc_address[3] # !VJ1_dc_address[2] & (VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[0]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[0]);


--F1_VELOCITY_COUNT[0] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0]
--operation mode is arithmetic

F1_VELOCITY_COUNT[0]_lut_out = !F1_VELOCITY_COUNT[0];
F1_VELOCITY_COUNT[0] = DFFE(F1_VELOCITY_COUNT[0]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1347 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[0]~1226
--operation mode is arithmetic

F1L1347 = CARRY(F1_VELOCITY_COUNT[0]);


--F1L478 is position_velocity_interface_unit:inst18|Mux~3589
--operation mode is normal

F1L478 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[0] # !F1L1853 & (F1L946));


--F1L474 is position_velocity_interface_unit:inst18|Mux~3587
--operation mode is normal

F1L474 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[0];


--N1L150 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9903
--operation mode is normal

N1L150 = N1_subtract $ N1_b[31] $ N1L166;


--N1_q[64] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[64]
--operation mode is normal

N1_q[64]_lut_out = N1L151 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[64] = DFFE(N1_q[64]_lut_out, clk, K1_data_out, , JH1L8);


--N1L151 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9907
--operation mode is arithmetic

N1L151 = N1L150 $ N1_q[63] $ N1L168;

--N1L152 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9909
--operation mode is arithmetic

N1L152 = CARRY(N1L150 & !N1_q[63] & !N1L168 # !N1L150 & (!N1L168 # !N1_q[63]));


--F1_LATCHED_V_COUNT_Q1[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[26]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[26]_lut_out = F1_VELOCITY_COUNT[26];
F1_LATCHED_V_COUNT_Q1[26] = DFFE(F1_LATCHED_V_COUNT_Q1[26]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[26] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[26]
--operation mode is arithmetic

F1_VELOCITY_COUNT[26]_lut_out = F1_VELOCITY_COUNT[26] $ (!F1L1422);
F1_VELOCITY_COUNT[26] = DFFE(F1_VELOCITY_COUNT[26]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1425 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[26]~1304
--operation mode is arithmetic

F1L1425 = CARRY(F1_VELOCITY_COUNT[26] & (!F1L1422));


--F1L838 is position_velocity_interface_unit:inst18|Mux~3769
--operation mode is normal

F1L838 = VJ1_dc_address[2] & (F1L836 & F1_VELOCITY[26] # !F1L836 & (F1_LATCHED_V_COUNT_Q3[26])) # !VJ1_dc_address[2] & (F1L836);


--E1L612 is simple_pvu:inst13|VELOCITY~5163
--operation mode is normal

E1L612 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1_LATCHED_V_COUNT_Q1[31] & E1L854 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !E1_LATCHED_V_COUNT_Q1[31] & (E1L857);


--HE17_sout_node[16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[16]
--operation mode is arithmetic

HE17_sout_node[16]_lut_out = HE8L19 $ HE5L36 $ HE17L39;
HE17_sout_node[16] = DFFE(HE17_sout_node[16]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[16]~182
--operation mode is arithmetic

HE17L41 = CARRY(HE8L19 & !HE5L36 & !HE17L39 # !HE8L19 & (!HE17L39 # !HE5L36));


--CE1_partial_product_node[7][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][12]
--operation mode is normal

CE1_partial_product_node[7][12]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[12]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[11]);
CE1_partial_product_node[7][12] = DFFE(CE1_partial_product_node[7][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][10]
--operation mode is normal

CE1_partial_product_node[8][10]_lut_out = !DE1L29 # !KJ1_true_regA[10];
CE1_partial_product_node[8][10] = DFFE(CE1_partial_product_node[8][10]_lut_out, clk, K1_data_out, , JH1L8);


--N1L153 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9911
--operation mode is arithmetic

N1L153 = N1L142 $ (KJ1L68 & KJ1L102);

--N1L154 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9913
--operation mode is arithmetic

N1L154 = CARRY(!N1L142 & (!KJ1L102 # !KJ1L68));


--N1L155 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9915
--operation mode is normal

N1L155 = KJ1_true_regA[31] & N1L153 # !KJ1_true_regA[31] & (KJ1_true_regA[26]);


--E1L645 is simple_pvu:inst13|add~2518
--operation mode is arithmetic

E1L645 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ E1_LATCHED_V_COUNT_Q1[2] $ E1L638;

--E1L647 is simple_pvu:inst13|add~2520
--operation mode is arithmetic

E1L647 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & E1_LATCHED_V_COUNT_Q1[2] & !E1L638 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & (E1_LATCHED_V_COUNT_Q1[2] # !E1L638));


--E1L648 is simple_pvu:inst13|add~2522
--operation mode is arithmetic

E1L648 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ E1_LATCHED_V_COUNT_Q1[2] $ E1L641;

--E1L650 is simple_pvu:inst13|add~2524
--operation mode is arithmetic

E1L650 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & (!E1L641 # !E1_LATCHED_V_COUNT_Q1[2]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & !E1_LATCHED_V_COUNT_Q1[2] & !E1L641);


--E1L345 is simple_pvu:inst13|POSITION_PRELOAD[23]~1851
--operation mode is normal

E1L345 = VJ1_dc_address[2] & !SC1_data_out[0] & E1L343 & !ED1L3;


--E1L157Q is simple_pvu:inst13|POSITION_COUNT[2]~4799
--operation mode is normal

E1L157Q_lut_out = E1L155 $ (E1L651);
E1L157Q = DFFE(E1L157Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L155 is simple_pvu:inst13|POSITION_COUNT[2]~1629
--operation mode is normal

E1L155 = E1L1057 & E1_POSITION_PRELOAD[2] # !E1L1057 & (E1L155);


--MK1_rx_data[2] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[2]
--operation mode is normal

MK1_rx_data[2]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];
MK1_rx_data[2] = DFFE(MK1_rx_data[2]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L34 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~699
--operation mode is normal

LK1L34 = T1L2 & !MK1_rx_data[2] & (!LK1_control_reg[2] # !XD1L1) # !T1L2 & (!LK1_control_reg[2] # !XD1L1);

--LK1L36 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~728
--operation mode is normal

LK1L36 = T1L2 & !MK1_rx_data[2] & (!LK1_control_reg[2] # !XD1L1) # !T1L2 & (!LK1_control_reg[2] # !XD1L1);


--LK1L35 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[2]~714
--operation mode is normal

LK1L35 = (XD1L2 & !LK1_tx_data[2] & (!XD1L5 # !MK1_break_detect) # !XD1L2 & (!XD1L5 # !MK1_break_detect)) & CASCADE(LK1L36);


--XB1_tx_holding_reg[2] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[2]
--operation mode is normal

XB1_tx_holding_reg[2]_lut_out = ZJ1_op_a[2];
XB1_tx_holding_reg[2] = DFFE(XB1_tx_holding_reg[2]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L187 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4009
--operation mode is normal

XB1L187 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[2] # !XB1_transmitting & (XB1_tx_holding_reg[2])) # !XB1_tx_holding_primed & XB1_shift_reg[2];


--HK1_rx_data[2] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[2]
--operation mode is normal

HK1_rx_data[2]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3];
HK1_rx_data[2] = DFFE(HK1_rx_data[2]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L33 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~699
--operation mode is normal

GK1L33 = T1L2 & !HK1_rx_data[2] & (!GK1_control_reg[2] # !XD1L1) # !T1L2 & (!GK1_control_reg[2] # !XD1L1);

--GK1L35 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~728
--operation mode is normal

GK1L35 = T1L2 & !HK1_rx_data[2] & (!GK1_control_reg[2] # !XD1L1) # !T1L2 & (!GK1_control_reg[2] # !XD1L1);


--GK1L34 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[2]~714
--operation mode is normal

GK1L34 = (XD1L2 & !GK1_tx_data[2] & (!XD1L5 # !HK1_break_detect) # !XD1L2 & (!XD1L5 # !HK1_break_detect)) & CASCADE(GK1L35);


--F1L514 is position_velocity_interface_unit:inst18|Mux~3607
--operation mode is normal

F1L514 = VJ1_dc_address[4] & (F1L510 & F1L512 # !F1L510 & (F1L502)) # !VJ1_dc_address[4] & (F1L510);


--FB1_tx_holding_reg[6] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[6]
--operation mode is normal

FB1_tx_holding_reg[6]_lut_out = HG1_op_a[6];
FB1_tx_holding_reg[6] = DFFE(FB1_tx_holding_reg[6]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L189 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4011
--operation mode is normal

FB1L189 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[6] # !FB1_transmitting & (FB1_tx_holding_reg[6])) # !FB1_tx_holding_primed & FB1_shift_reg[6];


--F1L1122 is position_velocity_interface_unit:inst18|POSITION_COUNT[21]~4301
--operation mode is normal

F1L1122 = F1L1120Q $ F1L1118;


--F1_LATCHED_V_COUNT_Q1[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[21]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[21]_lut_out = F1_VELOCITY_COUNT[21];
F1_LATCHED_V_COUNT_Q1[21] = DFFE(F1_LATCHED_V_COUNT_Q1[21]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_LATCHED_V_COUNT_Q3[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[21]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[21]_lut_out = F1_VELOCITY_COUNT[21];
F1_LATCHED_V_COUNT_Q3[21] = DFFE(F1_LATCHED_V_COUNT_Q3[21]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[21] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[21]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[21]_lut_out = F1_VELOCITY_COUNT[21];
F1_LATCHED_V_COUNT_Q2[21] = DFFE(F1_LATCHED_V_COUNT_Q2[21]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1673 is position_velocity_interface_unit:inst18|add~3237
--operation mode is arithmetic

F1L1673 = F1_LATCHED_V_COUNT_Q1[21] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ !F1L1666;

--F1L1675 is position_velocity_interface_unit:inst18|add~3239
--operation mode is arithmetic

F1L1675 = CARRY(F1_LATCHED_V_COUNT_Q1[21] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & !F1L1666 # !F1_LATCHED_V_COUNT_Q1[21] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] # !F1L1666));


--F1L1676 is position_velocity_interface_unit:inst18|add~3241
--operation mode is arithmetic

F1L1676 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] $ F1_LATCHED_V_COUNT_Q1[21] $ !F1L1669;

--F1L1678 is position_velocity_interface_unit:inst18|add~3243
--operation mode is arithmetic

F1L1678 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & F1_LATCHED_V_COUNT_Q1[21] & !F1L1669 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] & (F1_LATCHED_V_COUNT_Q1[21] # !F1L1669));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[21]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out = E1_LATCHED_V_COUNT_Q1[21];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[21] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[21] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[21]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[21]_lut_out = E1_VELOCITY_COUNT[21];
E1_LATCHED_V_COUNT_Q1[21] = DFFE(E1_LATCHED_V_COUNT_Q1[21]_lut_out, clk, , , E1L86);


--E1L822 is simple_pvu:inst13|add~2754
--operation mode is arithmetic

E1L822 = D2_UP_DN_INTERNAL $ E1L277 $ E1L815;

--E1L824 is simple_pvu:inst13|add~2756
--operation mode is arithmetic

E1L824 = CARRY(D2_UP_DN_INTERNAL & !E1L277 & !E1L815 # !D2_UP_DN_INTERNAL & (!E1L815 # !E1L277));


--HE11L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~538
--operation mode is arithmetic

HE11L40 = CE1_partial_product_node[1][18] $ CE1_partial_product_node[2][18] $ HE11L33;

--HE11L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~540
--operation mode is arithmetic

HE11L41 = CARRY(CE1_partial_product_node[1][18] & (CE1_partial_product_node[2][18] # !HE11L33) # !CE1_partial_product_node[1][18] & CE1_partial_product_node[2][18] & !HE11L33);


--HE8L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~529
--operation mode is arithmetic

HE8L32 = CE1_partial_product_node[3][15] $ CE1_partial_product_node[4][13] $ HE8L23;

--HE8L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~531
--operation mode is arithmetic

HE8L33 = CARRY(CE1_partial_product_node[3][15] & (CE1_partial_product_node[4][13] # !HE8L23) # !CE1_partial_product_node[3][15] & CE1_partial_product_node[4][13] & !HE8L23);


--HE5L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~482
--operation mode is arithmetic

HE5L26 = CE1_partial_product_node[5][11] $ CE1_partial_product_node[6][9] $ HE5L17;

--HE5L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~484
--operation mode is arithmetic

HE5L27 = CARRY(CE1_partial_product_node[5][11] & (CE1_partial_product_node[6][9] # !HE5L17) # !CE1_partial_product_node[5][11] & CE1_partial_product_node[6][9] & !HE5L17);


--KJ1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3647
--operation mode is normal

KJ1L97 = YJ1_do_fwd_a_alu & (RJ22_regout $ MJ22_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[21];


--XB1L4 is dual_processor:inst|dac_spi:the_dac_spi|EOP~362
--operation mode is normal

XB1L4 = ZJ1_op_a[1] & XB1_endofpacketvalue_reg[1] & (ZJ1_op_a[12] $ !XB1_endofpacketvalue_reg[12]) # !ZJ1_op_a[1] & !XB1_endofpacketvalue_reg[1] & (ZJ1_op_a[12] $ !XB1_endofpacketvalue_reg[12]);

--XB1L24 is dual_processor:inst|dac_spi:the_dac_spi|EOP~400
--operation mode is normal

XB1L24 = ZJ1_op_a[1] & XB1_endofpacketvalue_reg[1] & (ZJ1_op_a[12] $ !XB1_endofpacketvalue_reg[12]) # !ZJ1_op_a[1] & !XB1_endofpacketvalue_reg[1] & (ZJ1_op_a[12] $ !XB1_endofpacketvalue_reg[12]);


--XB1L14 is dual_processor:inst|dac_spi:the_dac_spi|EOP~380
--operation mode is normal

XB1L14 = (ZJ1_op_a[2] & XB1_endofpacketvalue_reg[2] & (ZJ1_op_a[15] $ !XB1_endofpacketvalue_reg[15]) # !ZJ1_op_a[2] & !XB1_endofpacketvalue_reg[2] & (ZJ1_op_a[15] $ !XB1_endofpacketvalue_reg[15])) & CASCADE(XB1L24);


--XB1L5 is dual_processor:inst|dac_spi:the_dac_spi|EOP~364
--operation mode is normal

XB1L5 = ZJ1_op_a[8] & XB1_endofpacketvalue_reg[8] & (ZJ1_op_a[7] $ !XB1_endofpacketvalue_reg[7]) # !ZJ1_op_a[8] & !XB1_endofpacketvalue_reg[8] & (ZJ1_op_a[7] $ !XB1_endofpacketvalue_reg[7]);

--XB1L25 is dual_processor:inst|dac_spi:the_dac_spi|EOP~401
--operation mode is normal

XB1L25 = ZJ1_op_a[8] & XB1_endofpacketvalue_reg[8] & (ZJ1_op_a[7] $ !XB1_endofpacketvalue_reg[7]) # !ZJ1_op_a[8] & !XB1_endofpacketvalue_reg[8] & (ZJ1_op_a[7] $ !XB1_endofpacketvalue_reg[7]);


--XB1L15 is dual_processor:inst|dac_spi:the_dac_spi|EOP~381
--operation mode is normal

XB1L15 = (ZJ1_op_a[10] & XB1_endofpacketvalue_reg[10] & (ZJ1_op_a[9] $ !XB1_endofpacketvalue_reg[9]) # !ZJ1_op_a[10] & !XB1_endofpacketvalue_reg[10] & (ZJ1_op_a[9] $ !XB1_endofpacketvalue_reg[9])) & CASCADE(XB1L25);


--XB1L6 is dual_processor:inst|dac_spi:the_dac_spi|EOP~366
--operation mode is normal

XB1L6 = ZJ1_op_a[3] & XB1_endofpacketvalue_reg[3] & (ZJ1_op_a[0] $ !XB1_endofpacketvalue_reg[0]) # !ZJ1_op_a[3] & !XB1_endofpacketvalue_reg[3] & (ZJ1_op_a[0] $ !XB1_endofpacketvalue_reg[0]);

--XB1L26 is dual_processor:inst|dac_spi:the_dac_spi|EOP~402
--operation mode is normal

XB1L26 = ZJ1_op_a[3] & XB1_endofpacketvalue_reg[3] & (ZJ1_op_a[0] $ !XB1_endofpacketvalue_reg[0]) # !ZJ1_op_a[3] & !XB1_endofpacketvalue_reg[3] & (ZJ1_op_a[0] $ !XB1_endofpacketvalue_reg[0]);


--XB1L16 is dual_processor:inst|dac_spi:the_dac_spi|EOP~382
--operation mode is normal

XB1L16 = (ZJ1_op_a[11] & XB1_endofpacketvalue_reg[11] & (ZJ1_op_a[4] $ !XB1_endofpacketvalue_reg[4]) # !ZJ1_op_a[11] & !XB1_endofpacketvalue_reg[11] & (ZJ1_op_a[4] $ !XB1_endofpacketvalue_reg[4])) & CASCADE(XB1L26);


--XB1L7 is dual_processor:inst|dac_spi:the_dac_spi|EOP~368
--operation mode is normal

XB1L7 = ZJ1_op_a[13] & XB1_endofpacketvalue_reg[13] & (ZJ1_op_a[5] $ !XB1_endofpacketvalue_reg[5]) # !ZJ1_op_a[13] & !XB1_endofpacketvalue_reg[13] & (ZJ1_op_a[5] $ !XB1_endofpacketvalue_reg[5]);

--XB1L27 is dual_processor:inst|dac_spi:the_dac_spi|EOP~403
--operation mode is normal

XB1L27 = ZJ1_op_a[13] & XB1_endofpacketvalue_reg[13] & (ZJ1_op_a[5] $ !XB1_endofpacketvalue_reg[5]) # !ZJ1_op_a[13] & !XB1_endofpacketvalue_reg[13] & (ZJ1_op_a[5] $ !XB1_endofpacketvalue_reg[5]);


--XB1L17 is dual_processor:inst|dac_spi:the_dac_spi|EOP~383
--operation mode is normal

XB1L17 = (ZJ1_op_a[6] & XB1_endofpacketvalue_reg[6] & (ZJ1_op_a[14] $ !XB1_endofpacketvalue_reg[14]) # !ZJ1_op_a[6] & !XB1_endofpacketvalue_reg[6] & (ZJ1_op_a[14] $ !XB1_endofpacketvalue_reg[14])) & CASCADE(XB1L27);


--XB1L8 is dual_processor:inst|dac_spi:the_dac_spi|EOP~370
--operation mode is normal

XB1L8 = XB1_endofpacketvalue_reg[1] & XB1_rx_holding_reg[1] & (XB1_endofpacketvalue_reg[12] $ !XB1_rx_holding_reg[12]) # !XB1_endofpacketvalue_reg[1] & !XB1_rx_holding_reg[1] & (XB1_endofpacketvalue_reg[12] $ !XB1_rx_holding_reg[12]);

--XB1L28 is dual_processor:inst|dac_spi:the_dac_spi|EOP~404
--operation mode is normal

XB1L28 = XB1_endofpacketvalue_reg[1] & XB1_rx_holding_reg[1] & (XB1_endofpacketvalue_reg[12] $ !XB1_rx_holding_reg[12]) # !XB1_endofpacketvalue_reg[1] & !XB1_rx_holding_reg[1] & (XB1_endofpacketvalue_reg[12] $ !XB1_rx_holding_reg[12]);


--XB1L18 is dual_processor:inst|dac_spi:the_dac_spi|EOP~384
--operation mode is normal

XB1L18 = (XB1_endofpacketvalue_reg[2] & XB1_rx_holding_reg[2] & (XB1_endofpacketvalue_reg[15] $ !XB1_rx_holding_reg[15]) # !XB1_endofpacketvalue_reg[2] & !XB1_rx_holding_reg[2] & (XB1_endofpacketvalue_reg[15] $ !XB1_rx_holding_reg[15])) & CASCADE(XB1L28);


--XB1L9 is dual_processor:inst|dac_spi:the_dac_spi|EOP~372
--operation mode is normal

XB1L9 = XB1_endofpacketvalue_reg[8] & XB1_rx_holding_reg[8] & (XB1_endofpacketvalue_reg[7] $ !XB1_rx_holding_reg[7]) # !XB1_endofpacketvalue_reg[8] & !XB1_rx_holding_reg[8] & (XB1_endofpacketvalue_reg[7] $ !XB1_rx_holding_reg[7]);

--XB1L29 is dual_processor:inst|dac_spi:the_dac_spi|EOP~405
--operation mode is normal

XB1L29 = XB1_endofpacketvalue_reg[8] & XB1_rx_holding_reg[8] & (XB1_endofpacketvalue_reg[7] $ !XB1_rx_holding_reg[7]) # !XB1_endofpacketvalue_reg[8] & !XB1_rx_holding_reg[8] & (XB1_endofpacketvalue_reg[7] $ !XB1_rx_holding_reg[7]);


--XB1L19 is dual_processor:inst|dac_spi:the_dac_spi|EOP~385
--operation mode is normal

XB1L19 = (XB1_endofpacketvalue_reg[10] & XB1_rx_holding_reg[10] & (XB1_endofpacketvalue_reg[9] $ !XB1_rx_holding_reg[9]) # !XB1_endofpacketvalue_reg[10] & !XB1_rx_holding_reg[10] & (XB1_endofpacketvalue_reg[9] $ !XB1_rx_holding_reg[9])) & CASCADE(XB1L29);


--XB1L10 is dual_processor:inst|dac_spi:the_dac_spi|EOP~374
--operation mode is normal

XB1L10 = XB1_endofpacketvalue_reg[3] & XB1_rx_holding_reg[3] & (XB1_endofpacketvalue_reg[0] $ !XB1_rx_holding_reg[0]) # !XB1_endofpacketvalue_reg[3] & !XB1_rx_holding_reg[3] & (XB1_endofpacketvalue_reg[0] $ !XB1_rx_holding_reg[0]);

--XB1L30 is dual_processor:inst|dac_spi:the_dac_spi|EOP~406
--operation mode is normal

XB1L30 = XB1_endofpacketvalue_reg[3] & XB1_rx_holding_reg[3] & (XB1_endofpacketvalue_reg[0] $ !XB1_rx_holding_reg[0]) # !XB1_endofpacketvalue_reg[3] & !XB1_rx_holding_reg[3] & (XB1_endofpacketvalue_reg[0] $ !XB1_rx_holding_reg[0]);


--XB1L20 is dual_processor:inst|dac_spi:the_dac_spi|EOP~386
--operation mode is normal

XB1L20 = (XB1_endofpacketvalue_reg[11] & XB1_rx_holding_reg[11] & (XB1_endofpacketvalue_reg[4] $ !XB1_rx_holding_reg[4]) # !XB1_endofpacketvalue_reg[11] & !XB1_rx_holding_reg[11] & (XB1_endofpacketvalue_reg[4] $ !XB1_rx_holding_reg[4])) & CASCADE(XB1L30);


--XB1L11 is dual_processor:inst|dac_spi:the_dac_spi|EOP~376
--operation mode is normal

XB1L11 = XB1_endofpacketvalue_reg[13] & XB1_rx_holding_reg[13] & (XB1_endofpacketvalue_reg[5] $ !XB1_rx_holding_reg[5]) # !XB1_endofpacketvalue_reg[13] & !XB1_rx_holding_reg[13] & (XB1_endofpacketvalue_reg[5] $ !XB1_rx_holding_reg[5]);

--XB1L31 is dual_processor:inst|dac_spi:the_dac_spi|EOP~407
--operation mode is normal

XB1L31 = XB1_endofpacketvalue_reg[13] & XB1_rx_holding_reg[13] & (XB1_endofpacketvalue_reg[5] $ !XB1_rx_holding_reg[5]) # !XB1_endofpacketvalue_reg[13] & !XB1_rx_holding_reg[13] & (XB1_endofpacketvalue_reg[5] $ !XB1_rx_holding_reg[5]);


--XB1L21 is dual_processor:inst|dac_spi:the_dac_spi|EOP~387
--operation mode is normal

XB1L21 = (XB1_endofpacketvalue_reg[6] & XB1_rx_holding_reg[6] & (XB1_endofpacketvalue_reg[14] $ !XB1_rx_holding_reg[14]) # !XB1_endofpacketvalue_reg[6] & !XB1_rx_holding_reg[6] & (XB1_endofpacketvalue_reg[14] $ !XB1_rx_holding_reg[14])) & CASCADE(XB1L31);


--SC1_data_out[3] is dual_processor:inst|misc_outs:the_misc_outs|data_out[3]
--operation mode is normal

SC1_data_out[3]_lut_out = ZJ1_op_a[3];
SC1_data_out[3] = DFFE(SC1_data_out[3]_lut_out, clk, K1_data_out, , SC1L1);


--F1L1190 is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23]~1368
--operation mode is normal

F1L1190 = F1L464 & VJ1_dc_address[5] & !VJ1_dc_address[2] & F1L466;


--F1_BOUNCEBACK_COMPARE[12] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[12]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[12]_lut_out = F1L1052 $ (!F1L36);
F1_BOUNCEBACK_COMPARE[12] = DFFE(F1_BOUNCEBACK_COMPARE[12]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L39 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[12]~108
--operation mode is arithmetic

F1L39 = CARRY(F1L1052 # !F1L36);


--F1_BOUNCEBACK_COMPARE[2] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[2]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[2]_lut_out = F1L972 $ !F1L6;
F1_BOUNCEBACK_COMPARE[2] = DFFE(F1_BOUNCEBACK_COMPARE[2]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L9 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[2]~129
--operation mode is arithmetic

F1L9 = CARRY(F1L972 # !F1L6);


--F1L970 is position_velocity_interface_unit:inst18|POSITION_COUNT[2]~4263
--operation mode is normal

F1L970 = F1L968Q $ F1L966;


--F1_BOUNCEBACK_COMPARE[5] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[5]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[5]_lut_out = F1L996 $ F1L15;
F1_BOUNCEBACK_COMPARE[5] = DFFE(F1_BOUNCEBACK_COMPARE[5]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L18 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[5]~105
--operation mode is arithmetic

F1L18 = CARRY(!F1L996 & !F1L15);


--F1_BOUNCEBACK_COMPARE[7] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[7]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[7]_lut_out = F1L1012 $ F1L21;
F1_BOUNCEBACK_COMPARE[7] = DFFE(F1_BOUNCEBACK_COMPARE[7]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L24 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[7]~123
--operation mode is arithmetic

F1L24 = CARRY(!F1L1012 & !F1L21);


--F1_BOUNCEBACK_COMPARE[9] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[9]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[9]_lut_out = F1L1028 $ (F1L27);
F1_BOUNCEBACK_COMPARE[9] = DFFE(F1_BOUNCEBACK_COMPARE[9]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L30 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[9]~135
--operation mode is arithmetic

F1L30 = CARRY(!F1L1028 & (!F1L27));


--F1L1026 is position_velocity_interface_unit:inst18|POSITION_COUNT[9]~4277
--operation mode is normal

F1L1026 = F1L1024Q $ F1L1022;


--F1L978 is position_velocity_interface_unit:inst18|POSITION_COUNT[3]~4265
--operation mode is normal

F1L978 = F1L976Q $ (F1L974);


--F1_BOUNCEBACK_COMPARE[3] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[3]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[3]_lut_out = F1L980 $ F1L9;
F1_BOUNCEBACK_COMPARE[3] = DFFE(F1_BOUNCEBACK_COMPARE[3]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L12 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[3]~126
--operation mode is arithmetic

F1L12 = CARRY(!F1L980 & !F1L9);


--F1L132 is position_velocity_interface_unit:inst18|Equal~2711
--operation mode is normal

F1L132 = F1_BOUNCEBACK_COMPARE[7] $ (F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1010));

--F1L169 is position_velocity_interface_unit:inst18|Equal~2748
--operation mode is normal

F1L169 = F1_BOUNCEBACK_COMPARE[7] $ (F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1010));


--F1_BOUNCEBACK_COMPARE[4] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[4]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[4]_lut_out = F1L988 $ (!F1L12);
F1_BOUNCEBACK_COMPARE[4] = DFFE(F1_BOUNCEBACK_COMPARE[4]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L15 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[4]~114
--operation mode is arithmetic

F1L15 = CARRY(F1L988 # !F1L12);


--F1L986 is position_velocity_interface_unit:inst18|POSITION_COUNT[4]~4267
--operation mode is normal

F1L986 = F1L984Q $ F1L982;


--F1L128 is position_velocity_interface_unit:inst18|Equal~2707
--operation mode is normal

F1L128 = F1_BOUNCEBACK_COMPARE[10] $ (F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1034));

--F1L167 is position_velocity_interface_unit:inst18|Equal~2746
--operation mode is normal

F1L167 = F1_BOUNCEBACK_COMPARE[10] $ (F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1034));


--F1L1050 is position_velocity_interface_unit:inst18|POSITION_COUNT[12]~4283
--operation mode is normal

F1L1050 = F1L1048Q $ F1L1046;


--F1L134 is position_velocity_interface_unit:inst18|Equal~2713
--operation mode is normal

F1L134 = F1_BOUNCEBACK_COMPARE[5] $ (F1L1853 & F1_POSITION_PRELOAD[5] # !F1L1853 & (F1L994));

--F1L170 is position_velocity_interface_unit:inst18|Equal~2749
--operation mode is normal

F1L170 = F1_BOUNCEBACK_COMPARE[5] $ (F1L1853 & F1_POSITION_PRELOAD[5] # !F1L1853 & (F1L994));


--F1_BOUNCEBACK_COMPARE[1] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[1]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[1]_lut_out = F1L960 $ F1L3;
F1_BOUNCEBACK_COMPARE[1] = DFFE(F1_BOUNCEBACK_COMPARE[1]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L6 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[1]~120
--operation mode is arithmetic

F1L6 = CARRY(!F1L960 & !F1L3);


--F1L958 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4261
--operation mode is normal

F1L958 = F1L956Q $ (F1L954);


--F1L130 is position_velocity_interface_unit:inst18|Equal~2709
--operation mode is normal

F1L130 = F1_BOUNCEBACK_COMPARE[11] $ (F1L1853 & F1_POSITION_PRELOAD[11] # !F1L1853 & (F1L1042));

--F1L168 is position_velocity_interface_unit:inst18|Equal~2747
--operation mode is normal

F1L168 = F1_BOUNCEBACK_COMPARE[11] $ (F1L1853 & F1_POSITION_PRELOAD[11] # !F1L1853 & (F1L1042));


--F1_PB_COMPARE[3] is position_velocity_interface_unit:inst18|PB_COMPARE[3]
--operation mode is arithmetic

F1_PB_COMPARE[3]_lut_out = F1_PB_COMPARE[3] $ (F1L908);
F1_PB_COMPARE[3] = DFFE(F1_PB_COMPARE[3]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L911 is position_velocity_interface_unit:inst18|PB_COMPARE[3]~953
--operation mode is arithmetic

F1L911 = CARRY(!F1L908 # !F1_PB_COMPARE[3]);


--F1_PB_COMPARE[5] is position_velocity_interface_unit:inst18|PB_COMPARE[5]
--operation mode is arithmetic

F1_PB_COMPARE[5]_lut_out = F1_PB_COMPARE[5] $ (F1L914);
F1_PB_COMPARE[5] = DFFE(F1_PB_COMPARE[5]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L917 is position_velocity_interface_unit:inst18|PB_COMPARE[5]~959
--operation mode is arithmetic

F1L917 = CARRY(!F1L914 # !F1_PB_COMPARE[5]);


--F1L994 is position_velocity_interface_unit:inst18|POSITION_COUNT[5]~4269
--operation mode is normal

F1L994 = F1L992Q $ (F1L990);


--F1_PB_COMPARE[8] is position_velocity_interface_unit:inst18|PB_COMPARE[8]
--operation mode is arithmetic

F1_PB_COMPARE[8]_lut_out = F1_PB_COMPARE[8] $ !F1L923;
F1_PB_COMPARE[8] = DFFE(F1_PB_COMPARE[8]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L926 is position_velocity_interface_unit:inst18|PB_COMPARE[8]~956
--operation mode is arithmetic

F1L926 = CARRY(F1_PB_COMPARE[8] & !F1L923);


--F1_PB_COMPARE[7] is position_velocity_interface_unit:inst18|PB_COMPARE[7]
--operation mode is arithmetic

F1_PB_COMPARE[7]_lut_out = F1_PB_COMPARE[7] $ (F1L920);
F1_PB_COMPARE[7] = DFFE(F1_PB_COMPARE[7]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L923 is position_velocity_interface_unit:inst18|PB_COMPARE[7]~962
--operation mode is arithmetic

F1L923 = CARRY(!F1L920 # !F1_PB_COMPARE[7]);


--F1L1010 is position_velocity_interface_unit:inst18|POSITION_COUNT[7]~4273
--operation mode is normal

F1L1010 = F1L1008Q $ (F1L1006);


--F1L72 is position_velocity_interface_unit:inst18|Equal~2650
--operation mode is normal

F1L72 = F1_PB_COMPARE[9] $ (F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1026));


--F1L68 is position_velocity_interface_unit:inst18|Equal~2648
--operation mode is normal

F1L68 = F1_PB_COMPARE[10] $ (F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1034));


--F1L66 is position_velocity_interface_unit:inst18|Equal~2647
--operation mode is normal

F1L66 = F1_PB_COMPARE[2] $ (F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L970));


--F1L70 is position_velocity_interface_unit:inst18|Equal~2649
--operation mode is normal

F1L70 = F1_PB_COMPARE[4] $ (F1L1853 & F1_POSITION_PRELOAD[4] # !F1L1853 & (F1L986));


--F1_PB_COMPARE[6] is position_velocity_interface_unit:inst18|PB_COMPARE[6]
--operation mode is arithmetic

F1_PB_COMPARE[6]_lut_out = F1_PB_COMPARE[6] $ !F1L917;
F1_PB_COMPARE[6] = DFFE(F1_PB_COMPARE[6]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L920 is position_velocity_interface_unit:inst18|PB_COMPARE[6]~968
--operation mode is arithmetic

F1L920 = CARRY(F1_PB_COMPARE[6] & !F1L917);


--F1_PB_COMPARE[11] is position_velocity_interface_unit:inst18|PB_COMPARE[11]
--operation mode is arithmetic

F1_PB_COMPARE[11]_lut_out = F1_PB_COMPARE[11] $ (F1L932);
F1_PB_COMPARE[11] = DFFE(F1_PB_COMPARE[11]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L935 is position_velocity_interface_unit:inst18|PB_COMPARE[11]~971
--operation mode is arithmetic

F1L935 = CARRY(!F1L932 # !F1_PB_COMPARE[11]);


--F1_PB_COMPARE[13] is position_velocity_interface_unit:inst18|PB_COMPARE[13]
--operation mode is normal

F1_PB_COMPARE[13]_lut_out = F1L938 $ F1_PB_COMPARE[13];
F1_PB_COMPARE[13] = DFFE(F1_PB_COMPARE[13]_lut_out, clk, !SC1_data_out[0], , F1L62);


--F1_PB_COMPARE[12] is position_velocity_interface_unit:inst18|PB_COMPARE[12]
--operation mode is arithmetic

F1_PB_COMPARE[12]_lut_out = F1_PB_COMPARE[12] $ (!F1L935);
F1_PB_COMPARE[12] = DFFE(F1_PB_COMPARE[12]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L938 is position_velocity_interface_unit:inst18|PB_COMPARE[12]~974
--operation mode is arithmetic

F1L938 = CARRY(F1_PB_COMPARE[12] & (!F1L935));


--F1L962 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4354
--operation mode is normal

F1L962 = F1_POSITION_PRELOAD[1] & (SC1_data_out[3] # SC1_data_out[0]);


--F1L952 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4357
--operation mode is normal

F1L952 = !SC1_data_out[3] & !SC1_data_out[0] & (F1L944Q $ F1L942);


--F1L950 is position_velocity_interface_unit:inst18|POSITION_COUNT[0]~4356
--operation mode is normal

F1L950 = F1_POSITION_PRELOAD[0] & (SC1_data_out[3] # SC1_data_out[0]);


--F1L964 is position_velocity_interface_unit:inst18|POSITION_COUNT[1]~4355
--operation mode is normal

F1L964 = !SC1_data_out[3] & !SC1_data_out[0] & (F1L956Q $ F1L954);


--F1L1774 is position_velocity_interface_unit:inst18|add~3377
--operation mode is arithmetic

F1L1774 = F1_PB_COMPARE[11] $ !F1L1747;

--F1L1776 is position_velocity_interface_unit:inst18|add~3379
--operation mode is arithmetic

F1L1776 = CARRY(!F1_PB_COMPARE[11] & !F1L1747);


--F1L1777 is position_velocity_interface_unit:inst18|add~3381
--operation mode is arithmetic

F1L1777 = F1_PB_COMPARE[12] $ F1L1776;

--F1L1779 is position_velocity_interface_unit:inst18|add~3383
--operation mode is arithmetic

F1L1779 = CARRY(F1_PB_COMPARE[12] # !F1L1776);


--F1L1771 is position_velocity_interface_unit:inst18|add~3373
--operation mode is arithmetic

F1L1771 = F1_PB_COMPARE[6] $ F1L1765;

--F1L1773 is position_velocity_interface_unit:inst18|add~3375
--operation mode is arithmetic

F1L1773 = CARRY(F1_PB_COMPARE[6] # !F1L1765);


--F1L1769 is position_velocity_interface_unit:inst18|add~3369
--operation mode is normal

F1L1769 = F1L1779 $ !F1_PB_COMPARE[13];


--F1L1757 is position_velocity_interface_unit:inst18|add~3353
--operation mode is arithmetic

F1L1757 = F1_PB_COMPARE[3] $ !F1L1753;

--F1L1759 is position_velocity_interface_unit:inst18|add~3355
--operation mode is arithmetic

F1L1759 = CARRY(!F1_PB_COMPARE[3] & !F1L1753);


--F1L1766 is position_velocity_interface_unit:inst18|add~3365
--operation mode is arithmetic

F1L1766 = F1_PB_COMPARE[7] $ !F1L1773;

--F1L1768 is position_velocity_interface_unit:inst18|add~3367
--operation mode is arithmetic

F1L1768 = CARRY(!F1_PB_COMPARE[7] & !F1L1773);


--F1L1760 is position_velocity_interface_unit:inst18|add~3357
--operation mode is arithmetic

F1L1760 = F1_PB_COMPARE[8] $ F1L1768;

--F1L1762 is position_velocity_interface_unit:inst18|add~3359
--operation mode is arithmetic

F1L1762 = CARRY(F1_PB_COMPARE[8] # !F1L1768);


--F1L1763 is position_velocity_interface_unit:inst18|add~3361
--operation mode is arithmetic

F1L1763 = F1_PB_COMPARE[5] $ !F1L1750;

--F1L1765 is position_velocity_interface_unit:inst18|add~3363
--operation mode is arithmetic

F1L1765 = CARRY(!F1_PB_COMPARE[5] & !F1L1750);


--F1L104 is position_velocity_interface_unit:inst18|Equal~2675
--operation mode is normal

F1L104 = F1L1751 $ (F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L970));


--F1L100 is position_velocity_interface_unit:inst18|Equal~2673
--operation mode is normal

F1L100 = F1L1745 $ (F1L1853 & F1_POSITION_PRELOAD[10] # !F1L1853 & (F1L1034));


--F1L106 is position_velocity_interface_unit:inst18|Equal~2676
--operation mode is normal

F1L106 = F1L1754 $ (F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1026));


--F1L102 is position_velocity_interface_unit:inst18|Equal~2674
--operation mode is normal

F1L102 = F1L1748 $ (F1L1853 & F1_POSITION_PRELOAD[4] # !F1L1853 & (F1L986));


--XB1_tx_holding_reg[6] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[6]
--operation mode is normal

XB1_tx_holding_reg[6]_lut_out = ZJ1_op_a[6];
XB1_tx_holding_reg[6] = DFFE(XB1_tx_holding_reg[6]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L188 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4011
--operation mode is normal

XB1L188 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[6] # !XB1_transmitting & (XB1_tx_holding_reg[6])) # !XB1_tx_holding_primed & XB1_shift_reg[6];


--F1_VELOCITY_COUNT[28] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[28]
--operation mode is arithmetic

F1_VELOCITY_COUNT[28]_lut_out = F1_VELOCITY_COUNT[28] $ (!F1L1428);
F1_VELOCITY_COUNT[28] = DFFE(F1_VELOCITY_COUNT[28]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1431 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[28]~1310
--operation mode is arithmetic

F1L1431 = CARRY(F1_VELOCITY_COUNT[28] & (!F1L1428));


--F1_LATCHED_V_COUNT_Q1[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[28]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[28]_lut_out = F1_VELOCITY_COUNT[28];
F1_LATCHED_V_COUNT_Q1[28] = DFFE(F1_LATCHED_V_COUNT_Q1[28]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L862 is position_velocity_interface_unit:inst18|Mux~3781
--operation mode is normal

F1L862 = VJ1_dc_address[2] & (F1L860 & (F1_VELOCITY[28]) # !F1L860 & F1_LATCHED_V_COUNT_Q3[28]) # !VJ1_dc_address[2] & (F1L860);


--E1L614 is simple_pvu:inst13|VELOCITY~5166
--operation mode is normal

E1L614 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L866 # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L869);


--HE17_sout_node[18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[18]
--operation mode is arithmetic

HE17_sout_node[18]_lut_out = HE8L19 $ HE5L38 $ HE17L43;
HE17_sout_node[18] = DFFE(HE17_sout_node[18]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L45 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[18]~185
--operation mode is arithmetic

HE17L45 = CARRY(HE8L19 & !HE5L38 & !HE17L43 # !HE8L19 & (!HE17L43 # !HE5L38));


--CE1_partial_product_node[7][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][14]
--operation mode is normal

CE1_partial_product_node[7][14]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[14]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[13]);
CE1_partial_product_node[7][14] = DFFE(CE1_partial_product_node[7][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][12]
--operation mode is normal

CE1_partial_product_node[8][12]_lut_out = !DE1L29 # !KJ1_true_regA[12];
CE1_partial_product_node[8][12] = DFFE(CE1_partial_product_node[8][12]_lut_out, clk, K1_data_out, , JH1L8);


--N1L156 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9917
--operation mode is arithmetic

N1L156 = N1L145 $ (KJ1L70 & KJ1L103);

--N1L157 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9919
--operation mode is arithmetic

N1L157 = CARRY(!N1L145 & (!KJ1L103 # !KJ1L70));


--N1L158 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9921
--operation mode is normal

N1L158 = KJ1_true_regA[31] & N1L156 # !KJ1_true_regA[31] & (KJ1_true_regA[28]);


--D2_CNT[0] is quad_decoder:inst10|CNT[0]
--operation mode is normal

D2_CNT[0]_lut_out = D2_CNT[0] & (D2_CNT[1] # !D2_X4_INTERNAL) # !D2_CNT[0] & D2_X4_INTERNAL;
D2_CNT[0] = DFFE(D2_CNT[0]_lut_out, clk, !D2L60, , );


--D2L60 is quad_decoder:inst10|process0~0
--operation mode is normal

D2L60 = D2_QUADRATURE_ERROR # SC1_data_out[0];


--D2_QUADRATURE_ERROR is quad_decoder:inst10|QUADRATURE_ERROR
--operation mode is normal

D2_QUADRATURE_ERROR_lut_out = D2_BBB & (D2L31 & D2L33 # !D2L31 & (D2L25)) # !D2_BBB & (D2L31);
D2_QUADRATURE_ERROR = DFFE(D2_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--D2_OK_TO_REMOVE_QUADRATURE_ERROR is quad_decoder:inst10|OK_TO_REMOVE_QUADRATURE_ERROR
--operation mode is normal

D2_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out = D2_LATCHED_QUADRATURE_ERROR & !D2_QUADRATURE_ERROR & D2_CNT[1] & D2L14;
D2_OK_TO_REMOVE_QUADRATURE_ERROR = DFFE(D2_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--D2_AAA is quad_decoder:inst10|AAA
--operation mode is normal

D2_AAA_lut_out = D2_TMPAA;
D2_AAA = DFFE(D2_AAA_lut_out, clk, !SC1_data_out[0], , );


--D2L42 is quad_decoder:inst10|REQUEST_FOR_SP_Q1~1181
--operation mode is normal

D2L42 = D2_TMPBB $ D2_TMPAA;


--D2L46 is quad_decoder:inst10|REQUEST_FOR_SP_Q1~1189
--operation mode is normal

D2L46 = (D2_TMPBB $ D2_TMPAA $ D2_AAA $ D2_BBB) & CASCADE(D2L48);


--E1_LATCHED_V_COUNT_Q1[3] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[3]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[3]_lut_out = E1_VELOCITY_COUNT[3];
E1_LATCHED_V_COUNT_Q1[3] = DFFE(E1_LATCHED_V_COUNT_Q1[3]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[3]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out = E1_LATCHED_V_COUNT_Q1[3];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[3] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_VEL_CLK_DIVISOR[0] is simple_pvu:inst13|VEL_CLK_DIVISOR[0]
--operation mode is normal

E1_VEL_CLK_DIVISOR[0]_lut_out = ZJ1_op_a[0];
E1_VEL_CLK_DIVISOR[0] = DFFE(E1_VEL_CLK_DIVISOR[0]_lut_out, clk, , , E1L345);


--E1_VEL_CLK_DIVISOR[1] is simple_pvu:inst13|VEL_CLK_DIVISOR[1]
--operation mode is normal

E1_VEL_CLK_DIVISOR[1]_lut_out = ZJ1_op_a[1];
E1_VEL_CLK_DIVISOR[1] = DFFE(E1_VEL_CLK_DIVISOR[1]_lut_out, clk, , , E1L345);


--E1_CNT[2] is simple_pvu:inst13|CNT[2]
--operation mode is normal

E1_CNT[2]_lut_out = E1_CNT[2] $ (E1_CNT[0] & E1_CNT[1]);
E1_CNT[2] = DFFE(E1_CNT[2]_lut_out, clk, !SC1_data_out[0], , );


--E1_CNT[3] is simple_pvu:inst13|CNT[3]
--operation mode is normal

E1_CNT[3]_lut_out = E1_CNT[3] $ (E1_CNT[0] & E1_CNT[1] & E1_CNT[2]);
E1_CNT[3] = DFFE(E1_CNT[3]_lut_out, clk, !SC1_data_out[0], , );


--E1_CNT[1] is simple_pvu:inst13|CNT[1]
--operation mode is normal

E1_CNT[1]_lut_out = E1_CNT[1] $ E1_CNT[0];
E1_CNT[1] = DFFE(E1_CNT[1]_lut_out, clk, !SC1_data_out[0], , );


--E1L660 is simple_pvu:inst13|add~2538
--operation mode is arithmetic

E1L660 = D2_UP_DN_INTERNAL $ E1L169 $ E1L653;

--E1L662 is simple_pvu:inst13|add~2540
--operation mode is arithmetic

E1L662 = CARRY(D2_UP_DN_INTERNAL & !E1L169 & !E1L653 # !D2_UP_DN_INTERNAL & (!E1L653 # !E1L169));


--MK1_rx_data[4] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[4]
--operation mode is normal

MK1_rx_data[4]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];
MK1_rx_data[4] = DFFE(MK1_rx_data[4]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L40 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~701
--operation mode is normal

LK1L40 = T1L2 & !MK1_rx_data[4] & (!LK1_control_reg[4] # !XD1L1) # !T1L2 & (!LK1_control_reg[4] # !XD1L1);

--LK1L42 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~729
--operation mode is normal

LK1L42 = T1L2 & !MK1_rx_data[4] & (!LK1_control_reg[4] # !XD1L1) # !T1L2 & (!LK1_control_reg[4] # !XD1L1);


--LK1L41 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[4]~715
--operation mode is normal

LK1L41 = (XD1L2 & !LK1_tx_data[4] & (!XD1L5 # !NK1_tx_overrun) # !XD1L2 & (!XD1L5 # !NK1_tx_overrun)) & CASCADE(LK1L42);


--PD1_counter_snapshot[20] is dual_processor:inst|timer1:the_timer1|counter_snapshot[20]
--operation mode is normal

PD1_counter_snapshot[20]_lut_out = PD1_internal_counter[20];
PD1_counter_snapshot[20] = DFFE(PD1_counter_snapshot[20]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L174 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1333
--operation mode is normal

PD1L174 = PD1_period_l_register[4] & (!PD1_counter_snapshot[20] # !XD1L3) # !PD1_period_l_register[4] & !XD1L5 & (!PD1_counter_snapshot[20] # !XD1L3);

--PD1L176 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1399
--operation mode is normal

PD1L176 = PD1_period_l_register[4] & (!PD1_counter_snapshot[20] # !XD1L3) # !PD1_period_l_register[4] & !XD1L5 & (!PD1_counter_snapshot[20] # !XD1L3);


--PD1_counter_snapshot[4] is dual_processor:inst|timer1:the_timer1|counter_snapshot[4]
--operation mode is normal

PD1_counter_snapshot[4]_lut_out = !PD1_internal_counter[4];
PD1_counter_snapshot[4] = DFFE(PD1_counter_snapshot[4]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L175 is dual_processor:inst|timer1:the_timer1|read_mux_out[4]~1368
--operation mode is normal

PD1L175 = (XD1L1 & !PD1_period_h_register[4] & (!PD1_counter_snapshot[4] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[4] # !XD1L6)) & CASCADE(PD1L176);


--XB1_tx_holding_reg[4] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[4]
--operation mode is normal

XB1_tx_holding_reg[4]_lut_out = ZJ1_op_a[4];
XB1_tx_holding_reg[4] = DFFE(XB1_tx_holding_reg[4]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L189 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4013
--operation mode is normal

XB1L189 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[4] # !XB1_transmitting & (XB1_tx_holding_reg[4])) # !XB1_tx_holding_primed & XB1_shift_reg[4];


--HK1_rx_data[4] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[4]
--operation mode is normal

HK1_rx_data[4]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5];
HK1_rx_data[4] = DFFE(HK1_rx_data[4]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L39 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~701
--operation mode is normal

GK1L39 = T1L2 & !HK1_rx_data[4] & (!GK1_control_reg[4] # !XD1L1) # !T1L2 & (!GK1_control_reg[4] # !XD1L1);

--GK1L41 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~729
--operation mode is normal

GK1L41 = T1L2 & !HK1_rx_data[4] & (!GK1_control_reg[4] # !XD1L1) # !T1L2 & (!GK1_control_reg[4] # !XD1L1);


--GK1L40 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[4]~715
--operation mode is normal

GK1L40 = (XD1L2 & !GK1_tx_data[4] & (!XD1L5 # !JK1_tx_overrun) # !XD1L2 & (!XD1L5 # !JK1_tx_overrun)) & CASCADE(GK1L41);


--F1L542 is position_velocity_interface_unit:inst18|Mux~3621
--operation mode is normal

F1L542 = VJ1_dc_address[4] & (F1L538 & F1L540 # !F1L538 & (F1L530)) # !VJ1_dc_address[4] & (F1L538);


--DE1L18 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[2]~1119
--operation mode is normal

DE1L18 = LJ1L59 $ PH1_byte_complement[0] $ DE1L17;


--DE1L19 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[2]~1120
--operation mode is normal

DE1L19 = LJ1_true_regB[5] & (LJ1_true_regB[4] # DE1L17);


--DE1L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[2]~5
--operation mode is normal

DE1L31 = DE1L17 & DE1L3 # !DE1L17 & (LJ1_true_regB[5]);


--FB1_tx_holding_reg[4] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[4]
--operation mode is normal

FB1_tx_holding_reg[4]_lut_out = HG1_op_a[4];
FB1_tx_holding_reg[4] = DFFE(FB1_tx_holding_reg[4]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L190 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4013
--operation mode is normal

FB1L190 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[4] # !FB1_transmitting & (FB1_tx_holding_reg[4])) # !FB1_tx_holding_primed & FB1_shift_reg[4];


--FB1_tx_holding_reg[5] is dual_processor:inst|adc_spi:the_adc_spi|tx_holding_reg[5]
--operation mode is normal

FB1_tx_holding_reg[5]_lut_out = HG1_op_a[5];
FB1_tx_holding_reg[5] = DFFE(FB1_tx_holding_reg[5]_lut_out, clk, K1_data_out, , FB1L258);


--FB1L191 is dual_processor:inst|adc_spi:the_adc_spi|shift_reg~4015
--operation mode is normal

FB1L191 = FB1_tx_holding_primed & (FB1_transmitting & FB1_shift_reg[5] # !FB1_transmitting & (FB1_tx_holding_reg[5])) # !FB1_tx_holding_primed & FB1_shift_reg[5];


--WG4_q[1] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[1]
WG4_q[1]_clock_0 = clk;
WG4_q[1]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[1]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[1] = MEMORY_SEGMENT(, , WG4_q[1]_clock_0, , , , , , , WG4_q[1]_write_address, WG4_q[1]_read_address);


--WG4_q[0] is lvdt_interface:inst61|look_up_rom:inst42|lpm_rom:lpm_rom_component|altrom:srom|q[0]
WG4_q[0]_clock_0 = clk;
WG4_q[0]_write_address = WR_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[0]_read_address = RD_ADDR(CL6_sload_path[3], CL6_sload_path[4], CL6_sload_path[5], CL6_sload_path[6], CL6_sload_path[7]);
WG4_q[0] = MEMORY_SEGMENT(, , WG4_q[0]_clock_0, , , , , , , WG4_q[0]_write_address, WG4_q[0]_read_address);


--F1L870 is position_velocity_interface_unit:inst18|Mux~3785
--operation mode is normal

F1L870 = VJ1_dc_address[2] & (VJ1_dc_address[3] # F1_LATCHED_V_COUNT_Q3[29]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[29] & !VJ1_dc_address[3];


--F1_LATCHED_V_COUNT_Q4[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[29]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[29]_lut_out = F1_VELOCITY_COUNT[29];
F1_LATCHED_V_COUNT_Q4[29] = DFFE(F1_LATCHED_V_COUNT_Q4[29]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[29] is position_velocity_interface_unit:inst18|VELOCITY[29]
--operation mode is normal

F1_VELOCITY[29]_lut_out = !F1L1443 & (F1L1855 & F1L1729 # !F1L1855 & (F1L1732));
F1_VELOCITY[29] = DFFE(F1_VELOCITY[29]_lut_out, clk, , , F1L1278);


--F1_VELOCITY_COUNT[29] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[29]
--operation mode is arithmetic

F1_VELOCITY_COUNT[29]_lut_out = F1_VELOCITY_COUNT[29] $ F1L1431;
F1_VELOCITY_COUNT[29] = DFFE(F1_VELOCITY_COUNT[29]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1434 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[29]~1313
--operation mode is arithmetic

F1L1434 = CARRY(!F1L1431 # !F1_VELOCITY_COUNT[29]);


--F1L874 is position_velocity_interface_unit:inst18|Mux~3787
--operation mode is normal

F1L874 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[29];


--E1L872 is simple_pvu:inst13|add~2822
--operation mode is arithmetic

E1L872 = E1_LATCHED_V_COUNT_Q1[29] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ !E1L868;

--E1L874 is simple_pvu:inst13|add~2824
--operation mode is arithmetic

E1L874 = CARRY(E1_LATCHED_V_COUNT_Q1[29] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & !E1L868 # !E1_LATCHED_V_COUNT_Q1[29] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] # !E1L868));


--E1L875 is simple_pvu:inst13|add~2826
--operation mode is arithmetic

E1L875 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ E1_LATCHED_V_COUNT_Q1[29] $ !E1L871;

--E1L877 is simple_pvu:inst13|add~2828
--operation mode is arithmetic

E1L877 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & E1_LATCHED_V_COUNT_Q1[29] & !E1L871 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & (E1_LATCHED_V_COUNT_Q1[29] # !E1L871));


--HE17_sout_node[19] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[19]
--operation mode is arithmetic

HE17_sout_node[19]_lut_out = HE8L19 $ HE5L28 $ !HE17L45;
HE17_sout_node[19] = DFFE(HE17_sout_node[19]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L47 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[19]~188
--operation mode is arithmetic

HE17L47 = CARRY(HE8L19 & (HE5L28 # !HE17L45) # !HE8L19 & HE5L28 & !HE17L45);


--CE1_partial_product_node[7][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][15]
--operation mode is normal

CE1_partial_product_node[7][15]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[15]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[14]);
CE1_partial_product_node[7][15] = DFFE(CE1_partial_product_node[7][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][13]
--operation mode is normal

CE1_partial_product_node[8][13]_lut_out = !DE1L29 # !KJ1_true_regA[13];
CE1_partial_product_node[8][13] = DFFE(CE1_partial_product_node[8][13]_lut_out, clk, K1_data_out, , JH1L8);


--N1L159 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9923
--operation mode is arithmetic

N1L159 = N1L157 $ (!KJ1L104 # !KJ1L71);

--N1L160 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9925
--operation mode is arithmetic

N1L160 = CARRY(KJ1L71 & KJ1L104 # !N1L157);


--N1L161 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9927
--operation mode is normal

N1L161 = KJ1_true_regA[31] & N1L159 # !KJ1_true_regA[31] & (KJ1_true_regA[29]);


--MK1_rx_data[5] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[5]
--operation mode is normal

MK1_rx_data[5]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6];
MK1_rx_data[5] = DFFE(MK1_rx_data[5]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L43 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~703
--operation mode is normal

LK1L43 = T1L2 & !MK1_rx_data[5] & (!LK1_control_reg[5] # !XD1L1) # !T1L2 & (!LK1_control_reg[5] # !XD1L1);

--LK1L45 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~730
--operation mode is normal

LK1L45 = T1L2 & !MK1_rx_data[5] & (!LK1_control_reg[5] # !XD1L1) # !T1L2 & (!LK1_control_reg[5] # !XD1L1);


--LK1L44 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[5]~716
--operation mode is normal

LK1L44 = (NK1_tx_shift_empty & (!LK1_tx_data[5] # !XD1L2) # !NK1_tx_shift_empty & !XD1L5 & (!LK1_tx_data[5] # !XD1L2)) & CASCADE(LK1L45);


--PD1_counter_snapshot[21] is dual_processor:inst|timer1:the_timer1|counter_snapshot[21]
--operation mode is normal

PD1_counter_snapshot[21]_lut_out = PD1_internal_counter[21];
PD1_counter_snapshot[21] = DFFE(PD1_counter_snapshot[21]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L177 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1335
--operation mode is normal

PD1L177 = PD1_period_l_register[5] & (!PD1_counter_snapshot[21] # !XD1L3) # !PD1_period_l_register[5] & !XD1L5 & (!PD1_counter_snapshot[21] # !XD1L3);

--PD1L179 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1400
--operation mode is normal

PD1L179 = PD1_period_l_register[5] & (!PD1_counter_snapshot[21] # !XD1L3) # !PD1_period_l_register[5] & !XD1L5 & (!PD1_counter_snapshot[21] # !XD1L3);


--PD1_counter_snapshot[5] is dual_processor:inst|timer1:the_timer1|counter_snapshot[5]
--operation mode is normal

PD1_counter_snapshot[5]_lut_out = !PD1_internal_counter[5];
PD1_counter_snapshot[5] = DFFE(PD1_counter_snapshot[5]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L178 is dual_processor:inst|timer1:the_timer1|read_mux_out[5]~1369
--operation mode is normal

PD1L178 = (XD1L1 & !PD1_period_h_register[5] & (!PD1_counter_snapshot[5] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[5] # !XD1L6)) & CASCADE(PD1L179);


--XB1_tx_holding_reg[5] is dual_processor:inst|dac_spi:the_dac_spi|tx_holding_reg[5]
--operation mode is normal

XB1_tx_holding_reg[5]_lut_out = ZJ1_op_a[5];
XB1_tx_holding_reg[5] = DFFE(XB1_tx_holding_reg[5]_lut_out, clk, K1_data_out, , XB1_write_tx_holding);


--XB1L190 is dual_processor:inst|dac_spi:the_dac_spi|shift_reg~4015
--operation mode is normal

XB1L190 = XB1_tx_holding_primed & (XB1_transmitting & XB1_shift_reg[5] # !XB1_transmitting & (XB1_tx_holding_reg[5])) # !XB1_tx_holding_primed & XB1_shift_reg[5];


--HK1_rx_data[5] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[5]
--operation mode is normal

HK1_rx_data[5]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6];
HK1_rx_data[5] = DFFE(HK1_rx_data[5]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L42 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~703
--operation mode is normal

GK1L42 = T1L2 & !HK1_rx_data[5] & (!GK1_control_reg[5] # !XD1L1) # !T1L2 & (!GK1_control_reg[5] # !XD1L1);

--GK1L44 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~730
--operation mode is normal

GK1L44 = T1L2 & !HK1_rx_data[5] & (!GK1_control_reg[5] # !XD1L1) # !T1L2 & (!GK1_control_reg[5] # !XD1L1);


--GK1L43 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[5]~716
--operation mode is normal

GK1L43 = (JK1_tx_shift_empty & (!GK1_tx_data[5] # !XD1L2) # !JK1_tx_shift_empty & !XD1L5 & (!GK1_tx_data[5] # !XD1L2)) & CASCADE(GK1L44);


--F1L556 is position_velocity_interface_unit:inst18|Mux~3628
--operation mode is normal

F1L556 = VJ1_dc_address[5] & (F1L552 & (F1L554) # !F1L552 & F1L546) # !VJ1_dc_address[5] & (F1L552);


--F1L796 is position_velocity_interface_unit:inst18|Mux~3748
--operation mode is normal

F1L796 = VJ1_dc_address[3] & VJ1_dc_address[2] # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[23]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[23]);


--F1_LATCHED_V_COUNT_Q4[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[23]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[23]_lut_out = F1_VELOCITY_COUNT[23];
F1_LATCHED_V_COUNT_Q4[23] = DFFE(F1_LATCHED_V_COUNT_Q4[23]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[23] is position_velocity_interface_unit:inst18|VELOCITY[23]
--operation mode is normal

F1_VELOCITY[23]_lut_out = !F1L1443 & (F1L1855 & (F1L1691) # !F1L1855 & F1L1694);
F1_VELOCITY[23] = DFFE(F1_VELOCITY[23]_lut_out, clk, , , F1L1278);


--F1_VELOCITY_COUNT[23] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[23]
--operation mode is arithmetic

F1_VELOCITY_COUNT[23]_lut_out = F1_VELOCITY_COUNT[23] $ (F1L1413);
F1_VELOCITY_COUNT[23] = DFFE(F1_VELOCITY_COUNT[23]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1416 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[23]~1295
--operation mode is arithmetic

F1L1416 = CARRY(!F1L1413 # !F1_VELOCITY_COUNT[23]);


--F1L800 is position_velocity_interface_unit:inst18|Mux~3750
--operation mode is normal

F1L800 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[23];


--E1L834 is simple_pvu:inst13|add~2770
--operation mode is arithmetic

E1L834 = E1_LATCHED_V_COUNT_Q1[23] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ !E1L827;

--E1L836 is simple_pvu:inst13|add~2772
--operation mode is arithmetic

E1L836 = CARRY(E1_LATCHED_V_COUNT_Q1[23] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & !E1L827 # !E1_LATCHED_V_COUNT_Q1[23] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] # !E1L827));


--E1L837 is simple_pvu:inst13|add~2774
--operation mode is arithmetic

E1L837 = E1_LATCHED_V_COUNT_Q1[23] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ !E1L830;

--E1L839 is simple_pvu:inst13|add~2776
--operation mode is arithmetic

E1L839 = CARRY(E1_LATCHED_V_COUNT_Q1[23] & (!E1L830 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[23]) # !E1_LATCHED_V_COUNT_Q1[23] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & !E1L830);


--HE17_sout_node[13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[13]
--operation mode is arithmetic

HE17_sout_node[13]_lut_out = HE8L38 $ HE5L40 $ !HE17L33;
HE17_sout_node[13] = DFFE(HE17_sout_node[13]_lut_out, clk, K1_data_out, , JH1L8);

--HE17L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[13]~191
--operation mode is arithmetic

HE17L35 = CARRY(HE8L38 & (HE5L40 # !HE17L33) # !HE8L38 & HE5L40 & !HE17L33);


--CE1_partial_product_node[7][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[7][9]
--operation mode is normal

CE1_partial_product_node[7][9]_lut_out = DE1L28 & (DE1L39 $ !KJ1_true_regA[9]) # !DE1L28 & (!DE1L39 # !KJ1_true_regA[8]);
CE1_partial_product_node[7][9] = DFFE(CE1_partial_product_node[7][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[8][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[8][7]
--operation mode is normal

CE1_partial_product_node[8][7]_lut_out = !DE1L29 # !KJ1_true_regA[7];
CE1_partial_product_node[8][7] = DFFE(CE1_partial_product_node[8][7]_lut_out, clk, K1_data_out, , JH1L8);


--N1L162 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9929
--operation mode is arithmetic

N1L162 = N1L128 $ (!KJ1L72 # !KJ1L105);

--N1L163 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9931
--operation mode is arithmetic

N1L163 = CARRY(KJ1L105 & KJ1L72 # !N1L128);


--N1L164 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9933
--operation mode is normal

N1L164 = KJ1_true_regA[31] & N1L162 # !KJ1_true_regA[31] & (KJ1_true_regA[23]);


--PD1_counter_snapshot[31] is dual_processor:inst|timer1:the_timer1|counter_snapshot[31]
--operation mode is normal

PD1_counter_snapshot[31]_lut_out = PD1_internal_counter[31];
PD1_counter_snapshot[31] = DFFE(PD1_counter_snapshot[31]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L207 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1337
--operation mode is normal

PD1L207 = PD1_period_l_register[15] & (!PD1_counter_snapshot[31] # !XD1L3) # !PD1_period_l_register[15] & !XD1L5 & (!PD1_counter_snapshot[31] # !XD1L3);

--PD1L209 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1401
--operation mode is normal

PD1L209 = PD1_period_l_register[15] & (!PD1_counter_snapshot[31] # !XD1L3) # !PD1_period_l_register[15] & !XD1L5 & (!PD1_counter_snapshot[31] # !XD1L3);


--PD1_counter_snapshot[15] is dual_processor:inst|timer1:the_timer1|counter_snapshot[15]
--operation mode is normal

PD1_counter_snapshot[15]_lut_out = !PD1_internal_counter[15];
PD1_counter_snapshot[15] = DFFE(PD1_counter_snapshot[15]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L208 is dual_processor:inst|timer1:the_timer1|read_mux_out[15]~1370
--operation mode is normal

PD1L208 = (XD1L1 & !PD1_period_h_register[15] & (!PD1_counter_snapshot[15] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[15] # !XD1L6)) & CASCADE(PD1L209);


--E1L239Q is simple_pvu:inst13|POSITION_COUNT[15]~4825
--operation mode is normal

E1L239Q_lut_out = E1L237 $ (E1L768);
E1L239Q = DFFE(E1L239Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L237 is simple_pvu:inst13|POSITION_COUNT[15]~1785
--operation mode is normal

E1L237 = E1L1057 & E1_POSITION_PRELOAD[15] # !E1L1057 & (E1L237);


--F1L684 is position_velocity_interface_unit:inst18|Mux~3692
--operation mode is normal

F1L684 = VJ1_dc_address[2] & (VJ1_dc_address[3] # F1_LATCHED_V_COUNT_Q3[15]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[15] & !VJ1_dc_address[3];


--F1_LATCHED_V_COUNT_Q4[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[15]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[15]_lut_out = F1_VELOCITY_COUNT[15];
F1_LATCHED_V_COUNT_Q4[15] = DFFE(F1_LATCHED_V_COUNT_Q4[15]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_VELOCITY[15] is position_velocity_interface_unit:inst18|VELOCITY[15]
--operation mode is normal

F1_VELOCITY[15]_lut_out = !F1L1443 & (F1L1855 & (F1L1619) # !F1L1855 & F1L1622);
F1_VELOCITY[15] = DFFE(F1_VELOCITY[15]_lut_out, clk, , , F1L1278);


--F1L690 is position_velocity_interface_unit:inst18|Mux~3695
--operation mode is normal

F1L690 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[15] # !F1L1853 & (F1L1074));


--F1L688 is position_velocity_interface_unit:inst18|Mux~3694
--operation mode is normal

F1L688 = VJ1_dc_address[2] & VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[15];


--DC1L478 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[15]~7821
--operation mode is normal

DC1L478 = AB1_enet_nios_data_master_requests_ad_result_ram_s1 & ME8_q[7] # !AB1_enet_nios_data_master_requests_ad_result_ram_s1 & (FC1_incoming_ext_ram_bus_data[15]);


--DC1L479 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|p1_dbs_16_reg_segment_0[15]~7822
--operation mode is normal

DC1L479 = Y1_enet_nios_data_master_requests_ad_ram_s1 & ME6_q[7] # !Y1_enet_nios_data_master_requests_ad_ram_s1 & (DC1L478);


--RD1_counter_snapshot[31] is dual_processor:inst|timer2:the_timer2|counter_snapshot[31]
--operation mode is normal

RD1_counter_snapshot[31]_lut_out = RD1_internal_counter[31];
RD1_counter_snapshot[31] = DFFE(RD1_counter_snapshot[31]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L208 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1347
--operation mode is normal

RD1L208 = RD1_period_l_register[15] & (!RD1_counter_snapshot[31] # !XD1L3) # !RD1_period_l_register[15] & !XD1L5 & (!RD1_counter_snapshot[31] # !XD1L3);

--RD1L210 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1403
--operation mode is normal

RD1L210 = RD1_period_l_register[15] & (!RD1_counter_snapshot[31] # !XD1L3) # !RD1_period_l_register[15] & !XD1L5 & (!RD1_counter_snapshot[31] # !XD1L3);


--RD1_counter_snapshot[15] is dual_processor:inst|timer2:the_timer2|counter_snapshot[15]
--operation mode is normal

RD1_counter_snapshot[15]_lut_out = !RD1_internal_counter[15];
RD1_counter_snapshot[15] = DFFE(RD1_counter_snapshot[15]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L209 is dual_processor:inst|timer2:the_timer2|read_mux_out[15]~1372
--operation mode is normal

RD1L209 = (XD1L1 & !RD1_period_h_register[15] & (!RD1_counter_snapshot[15] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[15] # !XD1L6)) & CASCADE(RD1L210);


--CE1_partial_product_node[0][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][15]
--operation mode is normal

CE1_partial_product_node[0][15]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[15]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[14]);
CE1_partial_product_node[0][15] = DFFE(CE1_partial_product_node[0][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][13]
--operation mode is normal

CE1_partial_product_node[1][13]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[13]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[12]);
CE1_partial_product_node[1][13] = DFFE(CE1_partial_product_node[1][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][11]
--operation mode is normal

CE1_partial_product_node[2][11]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[11]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[10]);
CE1_partial_product_node[2][11] = DFFE(CE1_partial_product_node[2][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][9]
--operation mode is normal

CE1_partial_product_node[3][9]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[9]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[8]);
CE1_partial_product_node[3][9] = DFFE(CE1_partial_product_node[3][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][7]
--operation mode is normal

CE1_partial_product_node[4][7]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[7]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[6]);
CE1_partial_product_node[4][7] = DFFE(CE1_partial_product_node[4][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][5]
--operation mode is normal

CE1_partial_product_node[5][5]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[5]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[4]);
CE1_partial_product_node[5][5] = DFFE(CE1_partial_product_node[5][5]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][3] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][3]
--operation mode is normal

CE1_partial_product_node[6][3]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[3]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[2]);
CE1_partial_product_node[6][3] = DFFE(CE1_partial_product_node[6][3]_lut_out, clk, K1_data_out, , JH1L8);


--DE1L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[7]~1121
--operation mode is normal

DE1L28 = LJ1L62 $ PH1_byte_complement[1] $ DE1L27;


--DE1L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[7]~1122
--operation mode is normal

DE1L29 = LJ1_true_regB[15] & (LJ1_true_regB[14] # DE1L27);


--DE1L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[7]~15
--operation mode is normal

DE1L39 = DE1L38 & DE1L8 # !DE1L38 & (LJ1_true_regB[15]);


--F1_LATCHED_V_COUNT_Q1[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[30]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
F1_LATCHED_V_COUNT_Q1[30] = DFFE(F1_LATCHED_V_COUNT_Q1[30]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L886 is position_velocity_interface_unit:inst18|Mux~3793
--operation mode is normal

F1L886 = VJ1_dc_address[2] & (F1L884 & (F1_VELOCITY[30]) # !F1L884 & F1_LATCHED_V_COUNT_Q3[30]) # !VJ1_dc_address[2] & (F1L884);


--E1L616 is simple_pvu:inst13|VELOCITY~5169
--operation mode is normal

E1L616 = E1_LATCHED_V_COUNT_Q1[31] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L878 # !E1_LATCHED_V_COUNT_Q1[31] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (E1L881);


--E1L753 is simple_pvu:inst13|add~2662
--operation mode is arithmetic

E1L753 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ E1_LATCHED_V_COUNT_Q1[14] $ E1L746;

--E1L755 is simple_pvu:inst13|add~2664
--operation mode is arithmetic

E1L755 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & E1_LATCHED_V_COUNT_Q1[14] & !E1L746 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & (E1_LATCHED_V_COUNT_Q1[14] # !E1L746));


--E1L756 is simple_pvu:inst13|add~2666
--operation mode is arithmetic

E1L756 = E1_LATCHED_V_COUNT_Q1[14] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ E1L749;

--E1L758 is simple_pvu:inst13|add~2668
--operation mode is arithmetic

E1L758 = CARRY(E1_LATCHED_V_COUNT_Q1[14] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & !E1L749 # !E1_LATCHED_V_COUNT_Q1[14] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] # !E1L749));


--E1_POSITION_PRELOAD[14] is simple_pvu:inst13|POSITION_PRELOAD[14]
--operation mode is normal

E1_POSITION_PRELOAD[14]_lut_out = ZJ1_op_a[14];
E1_POSITION_PRELOAD[14] = DFFE(E1_POSITION_PRELOAD[14]_lut_out, clk, , , E1L347);


--E1L231 is simple_pvu:inst13|POSITION_COUNT[14]~1773
--operation mode is normal

E1L231 = E1L1057 & E1_POSITION_PRELOAD[14] # !E1L1057 & (E1L231);


--E1L233Q is simple_pvu:inst13|POSITION_COUNT[14]~4823
--operation mode is normal

E1L233Q_lut_out = E1L231 $ E1L759;
E1L233Q = DFFE(E1L233Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--RD1_counter_snapshot[30] is dual_processor:inst|timer2:the_timer2|counter_snapshot[30]
--operation mode is normal

RD1_counter_snapshot[30]_lut_out = RD1_internal_counter[30];
RD1_counter_snapshot[30] = DFFE(RD1_counter_snapshot[30]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L205 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1349
--operation mode is normal

RD1L205 = XD1L5 & !RD1_period_l_register[14] & (!RD1_counter_snapshot[30] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[30] # !XD1L3);

--RD1L207 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1404
--operation mode is normal

RD1L207 = XD1L5 & !RD1_period_l_register[14] & (!RD1_counter_snapshot[30] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[30] # !XD1L3);


--RD1_counter_snapshot[14] is dual_processor:inst|timer2:the_timer2|counter_snapshot[14]
--operation mode is normal

RD1_counter_snapshot[14]_lut_out = RD1_internal_counter[14];
RD1_counter_snapshot[14] = DFFE(RD1_counter_snapshot[14]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L206 is dual_processor:inst|timer2:the_timer2|read_mux_out[14]~1373
--operation mode is normal

RD1L206 = (XD1L1 & !RD1_period_h_register[14] & (!RD1_counter_snapshot[14] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[14] # !XD1L6)) & CASCADE(RD1L207);


--F1_LATCHED_V_COUNT_Q1[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[14]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[14]_lut_out = F1_VELOCITY_COUNT[14];
F1_LATCHED_V_COUNT_Q1[14] = DFFE(F1_LATCHED_V_COUNT_Q1[14]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[14] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[14]
--operation mode is arithmetic

F1_VELOCITY_COUNT[14]_lut_out = F1_VELOCITY_COUNT[14] $ !F1L1386;
F1_VELOCITY_COUNT[14] = DFFE(F1_VELOCITY_COUNT[14]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1389 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[14]~1268
--operation mode is arithmetic

F1L1389 = CARRY(F1_VELOCITY_COUNT[14] & !F1L1386);


--F1L674 is position_velocity_interface_unit:inst18|Mux~3687
--operation mode is normal

F1L674 = VJ1_dc_address[2] & (F1L672 & (F1_VELOCITY[14]) # !F1L672 & F1_LATCHED_V_COUNT_Q3[14]) # !VJ1_dc_address[2] & (F1L672);


--F1L676 is position_velocity_interface_unit:inst18|Mux~3688
--operation mode is normal

F1L676 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[14] # !F1L1853 & (F1L1066));


--PD1_counter_snapshot[30] is dual_processor:inst|timer1:the_timer1|counter_snapshot[30]
--operation mode is normal

PD1_counter_snapshot[30]_lut_out = PD1_internal_counter[30];
PD1_counter_snapshot[30] = DFFE(PD1_counter_snapshot[30]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L204 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1339
--operation mode is normal

PD1L204 = XD1L5 & !PD1_period_l_register[14] & (!PD1_counter_snapshot[30] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[30] # !XD1L3);

--PD1L206 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1402
--operation mode is normal

PD1L206 = XD1L5 & !PD1_period_l_register[14] & (!PD1_counter_snapshot[30] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[30] # !XD1L3);


--PD1_counter_snapshot[14] is dual_processor:inst|timer1:the_timer1|counter_snapshot[14]
--operation mode is normal

PD1_counter_snapshot[14]_lut_out = PD1_internal_counter[14];
PD1_counter_snapshot[14] = DFFE(PD1_counter_snapshot[14]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L205 is dual_processor:inst|timer1:the_timer1|read_mux_out[14]~1371
--operation mode is normal

PD1L205 = (XD1L1 & !PD1_period_h_register[14] & (!PD1_counter_snapshot[14] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[14] # !XD1L6)) & CASCADE(PD1L206);


--CE1_pp_carry_reg_node[7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|pp_carry_reg_node[7]
--operation mode is normal

CE1_pp_carry_reg_node[7]_lut_out = LJ1_true_regB[15] & (LJ1_true_regB[14] $ DE1L15);
CE1_pp_carry_reg_node[7] = DFFE(CE1_pp_carry_reg_node[7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[0][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][14]
--operation mode is normal

CE1_partial_product_node[0][14]_lut_out = LJ1_true_regB[0] & (LJ1_true_regB[1] $ !KJ1_true_regA[14]) # !LJ1_true_regB[0] & (!LJ1_true_regB[1] # !KJ1_true_regA[13]);
CE1_partial_product_node[0][14] = DFFE(CE1_partial_product_node[0][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][12]
--operation mode is normal

CE1_partial_product_node[1][12]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[12]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[11]);
CE1_partial_product_node[1][12] = DFFE(CE1_partial_product_node[1][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][10]
--operation mode is normal

CE1_partial_product_node[2][10]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[10]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[9]);
CE1_partial_product_node[2][10] = DFFE(CE1_partial_product_node[2][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][8]
--operation mode is normal

CE1_partial_product_node[3][8]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[8]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[7]);
CE1_partial_product_node[3][8] = DFFE(CE1_partial_product_node[3][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][6]
--operation mode is normal

CE1_partial_product_node[4][6]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[6]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[5]);
CE1_partial_product_node[4][6] = DFFE(CE1_partial_product_node[4][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][4]
--operation mode is normal

CE1_partial_product_node[5][4]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[4]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[3]);
CE1_partial_product_node[5][4] = DFFE(CE1_partial_product_node[5][4]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][2] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][2]
--operation mode is normal

CE1_partial_product_node[6][2]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[2]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[1]);
CE1_partial_product_node[6][2] = DFFE(CE1_partial_product_node[6][2]_lut_out, clk, K1_data_out, , JH1L8);


--E1L225 is simple_pvu:inst13|POSITION_COUNT[13]~1761
--operation mode is normal

E1L225 = E1L1057 & E1_POSITION_PRELOAD[13] # !E1L1057 & (E1L225);


--E1L227Q is simple_pvu:inst13|POSITION_COUNT[13]~4821
--operation mode is normal

E1L227Q_lut_out = E1L750 $ E1L225;
E1L227Q = DFFE(E1L227Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L747 is simple_pvu:inst13|add~2654
--operation mode is arithmetic

E1L747 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ E1_LATCHED_V_COUNT_Q1[13] $ !E1L740;

--E1L749 is simple_pvu:inst13|add~2656
--operation mode is arithmetic

E1L749 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & E1_LATCHED_V_COUNT_Q1[13] & !E1L740 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & (E1_LATCHED_V_COUNT_Q1[13] # !E1L740));


--E1L744 is simple_pvu:inst13|add~2650
--operation mode is arithmetic

E1L744 = E1_LATCHED_V_COUNT_Q1[13] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ !E1L737;

--E1L746 is simple_pvu:inst13|add~2652
--operation mode is arithmetic

E1L746 = CARRY(E1_LATCHED_V_COUNT_Q1[13] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & !E1L737 # !E1_LATCHED_V_COUNT_Q1[13] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] # !E1L737));


--RD1_counter_snapshot[29] is dual_processor:inst|timer2:the_timer2|counter_snapshot[29]
--operation mode is normal

RD1_counter_snapshot[29]_lut_out = RD1_internal_counter[29];
RD1_counter_snapshot[29] = DFFE(RD1_counter_snapshot[29]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L202 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1351
--operation mode is normal

RD1L202 = XD1L5 & !RD1_period_l_register[13] & (!RD1_counter_snapshot[29] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[29] # !XD1L3);

--RD1L204 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1405
--operation mode is normal

RD1L204 = XD1L5 & !RD1_period_l_register[13] & (!RD1_counter_snapshot[29] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[29] # !XD1L3);


--RD1_counter_snapshot[13] is dual_processor:inst|timer2:the_timer2|counter_snapshot[13]
--operation mode is normal

RD1_counter_snapshot[13]_lut_out = RD1_internal_counter[13];
RD1_counter_snapshot[13] = DFFE(RD1_counter_snapshot[13]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L203 is dual_processor:inst|timer2:the_timer2|read_mux_out[13]~1374
--operation mode is normal

RD1L203 = (XD1L1 & !RD1_period_h_register[13] & (!RD1_counter_snapshot[13] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[13] # !XD1L6)) & CASCADE(RD1L204);


--F1_VELOCITY_COUNT[13] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[13]
--operation mode is arithmetic

F1_VELOCITY_COUNT[13]_lut_out = F1_VELOCITY_COUNT[13] $ F1L1383;
F1_VELOCITY_COUNT[13] = DFFE(F1_VELOCITY_COUNT[13]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1386 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[13]~1265
--operation mode is arithmetic

F1L1386 = CARRY(!F1L1383 # !F1_VELOCITY_COUNT[13]);


--F1_VELOCITY[13] is position_velocity_interface_unit:inst18|VELOCITY[13]
--operation mode is normal

F1_VELOCITY[13]_lut_out = !F1L1443 & (F1L1855 & (F1L1601) # !F1L1855 & F1L1604);
F1_VELOCITY[13] = DFFE(F1_VELOCITY[13]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q4[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[13]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[13]_lut_out = F1_VELOCITY_COUNT[13];
F1_LATCHED_V_COUNT_Q4[13] = DFFE(F1_LATCHED_V_COUNT_Q4[13]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L656 is position_velocity_interface_unit:inst18|Mux~3678
--operation mode is normal

F1L656 = VJ1_dc_address[3] & VJ1_dc_address[2] # !VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q3[13] # !VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q2[13]));


--F1L660 is position_velocity_interface_unit:inst18|Mux~3680
--operation mode is normal

F1L660 = VJ1_dc_address[2] & VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[13];


--F1L662 is position_velocity_interface_unit:inst18|Mux~3681
--operation mode is normal

F1L662 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[13] # !F1L1853 & (F1L1058));


--PD1_counter_snapshot[29] is dual_processor:inst|timer1:the_timer1|counter_snapshot[29]
--operation mode is normal

PD1_counter_snapshot[29]_lut_out = PD1_internal_counter[29];
PD1_counter_snapshot[29] = DFFE(PD1_counter_snapshot[29]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L201 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1341
--operation mode is normal

PD1L201 = XD1L5 & !PD1_period_l_register[13] & (!PD1_counter_snapshot[29] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[29] # !XD1L3);

--PD1L203 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1403
--operation mode is normal

PD1L203 = XD1L5 & !PD1_period_l_register[13] & (!PD1_counter_snapshot[29] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[29] # !XD1L3);


--PD1_counter_snapshot[13] is dual_processor:inst|timer1:the_timer1|counter_snapshot[13]
--operation mode is normal

PD1_counter_snapshot[13]_lut_out = PD1_internal_counter[13];
PD1_counter_snapshot[13] = DFFE(PD1_counter_snapshot[13]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L202 is dual_processor:inst|timer1:the_timer1|read_mux_out[13]~1372
--operation mode is normal

PD1L202 = (XD1L1 & !PD1_period_h_register[13] & (!PD1_counter_snapshot[13] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[13] # !XD1L6)) & CASCADE(PD1L203);


--E1L735 is simple_pvu:inst13|add~2638
--operation mode is arithmetic

E1L735 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ E1_LATCHED_V_COUNT_Q1[12] $ E1L728;

--E1L737 is simple_pvu:inst13|add~2640
--operation mode is arithmetic

E1L737 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & E1_LATCHED_V_COUNT_Q1[12] & !E1L728 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & (E1_LATCHED_V_COUNT_Q1[12] # !E1L728));


--E1L738 is simple_pvu:inst13|add~2642
--operation mode is arithmetic

E1L738 = E1_LATCHED_V_COUNT_Q1[12] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ E1L731;

--E1L740 is simple_pvu:inst13|add~2644
--operation mode is arithmetic

E1L740 = CARRY(E1_LATCHED_V_COUNT_Q1[12] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & !E1L731 # !E1_LATCHED_V_COUNT_Q1[12] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] # !E1L731));


--E1L219 is simple_pvu:inst13|POSITION_COUNT[12]~1749
--operation mode is normal

E1L219 = E1L1057 & (E1_POSITION_PRELOAD[12]) # !E1L1057 & E1L219;


--E1L221Q is simple_pvu:inst13|POSITION_COUNT[12]~4819
--operation mode is normal

E1L221Q_lut_out = E1L741 $ E1L219;
E1L221Q = DFFE(E1L221Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1_POSITION_PRELOAD[12] is simple_pvu:inst13|POSITION_PRELOAD[12]
--operation mode is normal

E1_POSITION_PRELOAD[12]_lut_out = ZJ1_op_a[12];
E1_POSITION_PRELOAD[12] = DFFE(E1_POSITION_PRELOAD[12]_lut_out, clk, , , E1L347);


--RD1_counter_snapshot[28] is dual_processor:inst|timer2:the_timer2|counter_snapshot[28]
--operation mode is normal

RD1_counter_snapshot[28]_lut_out = RD1_internal_counter[28];
RD1_counter_snapshot[28] = DFFE(RD1_counter_snapshot[28]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L199 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1353
--operation mode is normal

RD1L199 = XD1L5 & !RD1_period_l_register[12] & (!RD1_counter_snapshot[28] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[28] # !XD1L3);

--RD1L201 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1406
--operation mode is normal

RD1L201 = XD1L5 & !RD1_period_l_register[12] & (!RD1_counter_snapshot[28] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[28] # !XD1L3);


--RD1_counter_snapshot[12] is dual_processor:inst|timer2:the_timer2|counter_snapshot[12]
--operation mode is normal

RD1_counter_snapshot[12]_lut_out = RD1_internal_counter[12];
RD1_counter_snapshot[12] = DFFE(RD1_counter_snapshot[12]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L200 is dual_processor:inst|timer2:the_timer2|read_mux_out[12]~1375
--operation mode is normal

RD1L200 = (XD1L1 & !RD1_period_h_register[12] & (!RD1_counter_snapshot[12] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[12] # !XD1L6)) & CASCADE(RD1L201);


--F1L648 is position_velocity_interface_unit:inst18|Mux~3674
--operation mode is normal

F1L648 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[12] # !F1L1853 & (F1L1050));


--F1L646 is position_velocity_interface_unit:inst18|Mux~3673
--operation mode is normal

F1L646 = VJ1_dc_address[2] & (F1L644 & (F1_VELOCITY[12]) # !F1L644 & F1_LATCHED_V_COUNT_Q3[12]) # !VJ1_dc_address[2] & (F1L644);


--F1_LATCHED_V_COUNT_Q1[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[12]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[12]_lut_out = F1_VELOCITY_COUNT[12];
F1_LATCHED_V_COUNT_Q1[12] = DFFE(F1_LATCHED_V_COUNT_Q1[12]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[12] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[12]
--operation mode is arithmetic

F1_VELOCITY_COUNT[12]_lut_out = F1_VELOCITY_COUNT[12] $ !F1L1380;
F1_VELOCITY_COUNT[12] = DFFE(F1_VELOCITY_COUNT[12]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1383 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[12]~1262
--operation mode is arithmetic

F1L1383 = CARRY(F1_VELOCITY_COUNT[12] & !F1L1380);


--PD1_counter_snapshot[28] is dual_processor:inst|timer1:the_timer1|counter_snapshot[28]
--operation mode is normal

PD1_counter_snapshot[28]_lut_out = PD1_internal_counter[28];
PD1_counter_snapshot[28] = DFFE(PD1_counter_snapshot[28]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L198 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1343
--operation mode is normal

PD1L198 = XD1L5 & !PD1_period_l_register[12] & (!PD1_counter_snapshot[28] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[28] # !XD1L3);

--PD1L200 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1404
--operation mode is normal

PD1L200 = XD1L5 & !PD1_period_l_register[12] & (!PD1_counter_snapshot[28] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[28] # !XD1L3);


--PD1_counter_snapshot[12] is dual_processor:inst|timer1:the_timer1|counter_snapshot[12]
--operation mode is normal

PD1_counter_snapshot[12]_lut_out = PD1_internal_counter[12];
PD1_counter_snapshot[12] = DFFE(PD1_counter_snapshot[12]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L199 is dual_processor:inst|timer1:the_timer1|read_mux_out[12]~1373
--operation mode is normal

PD1L199 = (XD1L1 & !PD1_period_h_register[12] & (!PD1_counter_snapshot[12] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[12] # !XD1L6)) & CASCADE(PD1L200);


--F1_Q3_HAS_CHANGED is position_velocity_interface_unit:inst18|Q3_HAS_CHANGED
--operation mode is normal

F1_Q3_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q3 & !F1_PREV_Q3;
F1_Q3_HAS_CHANGED = DFFE(F1_Q3_HAS_CHANGED_lut_out, clk, !SC1_data_out[0], , );


--F1_Q4_HAS_CHANGED is position_velocity_interface_unit:inst18|Q4_HAS_CHANGED
--operation mode is normal

F1_Q4_HAS_CHANGED_lut_out = D1_REQUEST_FOR_SP_Q4 & (!F1_PREV_Q4);
F1_Q4_HAS_CHANGED = DFFE(F1_Q4_HAS_CHANGED_lut_out, clk, !SC1_data_out[0], , );


--F1_Q2_HAS_CHANGED is position_velocity_interface_unit:inst18|Q2_HAS_CHANGED
--operation mode is normal

F1_Q2_HAS_CHANGED_lut_out = !F1_PREV_Q2 & D1_REQUEST_FOR_SP_Q2;
F1_Q2_HAS_CHANGED = DFFE(F1_Q2_HAS_CHANGED_lut_out, clk, !SC1_data_out[0], , );


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[31]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out = F1_LATCHED_V_COUNT_Q1[31];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[31]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[30]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out = F1_LATCHED_V_COUNT_Q1[30];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[30]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[11]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out = F1_LATCHED_V_COUNT_Q1[11];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[11] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[11]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1577 is position_velocity_interface_unit:inst18|add~3109
--operation mode is arithmetic

F1L1577 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ F1_LATCHED_V_COUNT_Q1[10] $ F1L1570;

--F1L1579 is position_velocity_interface_unit:inst18|add~3111
--operation mode is arithmetic

F1L1579 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & (!F1L1570 # !F1_LATCHED_V_COUNT_Q1[10]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & !F1_LATCHED_V_COUNT_Q1[10] & !F1L1570);


--F1L1574 is position_velocity_interface_unit:inst18|add~3105
--operation mode is arithmetic

F1L1574 = F1_LATCHED_V_COUNT_Q1[10] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] $ F1L1567;

--F1L1576 is position_velocity_interface_unit:inst18|add~3107
--operation mode is arithmetic

F1L1576 = CARRY(F1_LATCHED_V_COUNT_Q1[10] & (!F1L1567 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[10]) # !F1_LATCHED_V_COUNT_Q1[10] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] & !F1L1567);


--F1_LAST_SP_WAS_Q1 is position_velocity_interface_unit:inst18|LAST_SP_WAS_Q1
--operation mode is normal

F1_LAST_SP_WAS_Q1_lut_out = F1_Q1_HAS_CHANGED;
F1_LAST_SP_WAS_Q1 = DFFE(F1_LAST_SP_WAS_Q1_lut_out, clk, !SC1_data_out[0], , );


--F1L381 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[31]~0
--operation mode is normal

F1L381 = F1_Q3_HAS_CHANGED & (!F1_Q2_HAS_CHANGED & !F1_Q1_HAS_CHANGED);


--F1L282 is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[15]~16
--operation mode is normal

F1L282 = F1_Q2_HAS_CHANGED & !F1_Q1_HAS_CHANGED;


--F1_ENABLE_WAS_LOW is position_velocity_interface_unit:inst18|ENABLE_WAS_LOW
--operation mode is normal

F1_ENABLE_WAS_LOW_lut_out = F1L52 & !F1L56 & !F1L54 # !F1L52 & (!F1_CNT[0]);
F1_ENABLE_WAS_LOW = DFFE(F1_ENABLE_WAS_LOW_lut_out, clk, !SC1_data_out[0], , );


--F1L58 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~468
--operation mode is normal

F1L58 = F1L52 & (F1L56 # F1L54) # !F1L52 & (F1_CNT[0]);


--HE17L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~395
--operation mode is normal

HE17L4 = HE8L7 & (!CE1_partial_product_node[5][0]);


--GE6L2 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|unreg_res_node[1]~59
--operation mode is normal

GE6L2 = CE1_partial_product_node[5][1] $ HE8L9;


--DE1L24 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[5]~1123
--operation mode is normal

DE1L24 = LJ1L64 $ PH1_byte_complement[1] $ DE1L23;


--DE1L25 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[5]~1124
--operation mode is normal

DE1L25 = LJ1_true_regB[11] & (LJ1_true_regB[10] # DE1L23);


--DE1L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[5]~11
--operation mode is normal

DE1L35 = DE1L34 & DE1L6 # !DE1L34 & (LJ1_true_regB[11]);


--DE1L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[5]~1057
--operation mode is normal

DE1L36 = LJ1_true_regB[11] & (LJ1_true_regB[10] # DE1L34);


--D1_REQUEST_FOR_SP_Q1 is quad_decoder:inst12|REQUEST_FOR_SP_Q1
--operation mode is normal

D1_REQUEST_FOR_SP_Q1_lut_out = D1L46 & !D1_AAA & (D1L42) # !D1L46 & (D1_REQUEST_FOR_SP_Q1);
D1_REQUEST_FOR_SP_Q1 = DFFE(D1_REQUEST_FOR_SP_Q1_lut_out, clk, !SC1_data_out[0], , );


--F1_PREV_Q1 is position_velocity_interface_unit:inst18|PREV_Q1
--operation mode is normal

F1_PREV_Q1_lut_out = !D1_REQUEST_FOR_SP_Q1;
F1_PREV_Q1 = DFFE(F1_PREV_Q1_lut_out, clk, !SC1_data_out[0], , );


--F1_VELOCITY_COUNT[8] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[8]
--operation mode is arithmetic

F1_VELOCITY_COUNT[8]_lut_out = F1_VELOCITY_COUNT[8] $ !F1L1368;
F1_VELOCITY_COUNT[8] = DFFE(F1_VELOCITY_COUNT[8]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1371 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[8]~1250
--operation mode is arithmetic

F1L1371 = CARRY(F1_VELOCITY_COUNT[8] & !F1L1368);


--F1_LATCHED_V_COUNT_Q2[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[10]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[10]_lut_out = F1_VELOCITY_COUNT[10];
F1_LATCHED_V_COUNT_Q2[10] = DFFE(F1_LATCHED_V_COUNT_Q2[10]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[10] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[10]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[10]_lut_out = F1_VELOCITY_COUNT[10];
F1_LATCHED_V_COUNT_Q4[10] = DFFE(F1_LATCHED_V_COUNT_Q4[10]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1453 is position_velocity_interface_unit:inst18|VELOCITY~4563
--operation mode is normal

F1L1453 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & (F1L1574) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & F1L1577;


--E1_LATCHED_V_COUNT_Q1[8] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[8]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[8]_lut_out = E1_VELOCITY_COUNT[8];
E1_LATCHED_V_COUNT_Q1[8] = DFFE(E1_LATCHED_V_COUNT_Q1[8]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[8]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out = E1_LATCHED_V_COUNT_Q1[8];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[8] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L690 is simple_pvu:inst13|add~2578
--operation mode is arithmetic

E1L690 = E1_LATCHED_V_COUNT_Q1[7] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ !E1L683;

--E1L692 is simple_pvu:inst13|add~2580
--operation mode is arithmetic

E1L692 = CARRY(E1_LATCHED_V_COUNT_Q1[7] & E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & !E1L683 # !E1_LATCHED_V_COUNT_Q1[7] & (E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] # !E1L683));


--E1L693 is simple_pvu:inst13|add~2582
--operation mode is arithmetic

E1L693 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ E1_LATCHED_V_COUNT_Q1[7] $ !E1L686;

--E1L695 is simple_pvu:inst13|add~2584
--operation mode is arithmetic

E1L695 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & E1_LATCHED_V_COUNT_Q1[7] & !E1L686 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & (E1_LATCHED_V_COUNT_Q1[7] # !E1L686));


--E1L705 is simple_pvu:inst13|add~2598
--operation mode is arithmetic

E1L705 = D2_UP_DN_INTERNAL $ E1L199 $ !E1L698;

--E1L707 is simple_pvu:inst13|add~2600
--operation mode is arithmetic

E1L707 = CARRY(D2_UP_DN_INTERNAL & (E1L199 # !E1L698) # !D2_UP_DN_INTERNAL & E1L199 & !E1L698);


--F1_VELOCITY[9] is position_velocity_interface_unit:inst18|VELOCITY[9]
--operation mode is normal

F1_VELOCITY[9]_lut_out = !F1L1443 & (F1L1855 & F1L1565 # !F1L1855 & (F1L1568));
F1_VELOCITY[9] = DFFE(F1_VELOCITY[9]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q4[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[9]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[9]_lut_out = F1_VELOCITY_COUNT[9];
F1_LATCHED_V_COUNT_Q4[9] = DFFE(F1_LATCHED_V_COUNT_Q4[9]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L600 is position_velocity_interface_unit:inst18|Mux~3650
--operation mode is normal

F1L600 = VJ1_dc_address[3] & VJ1_dc_address[2] # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[9]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[9]);


--F1L604 is position_velocity_interface_unit:inst18|Mux~3652
--operation mode is normal

F1L604 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[9]);


--F1L606 is position_velocity_interface_unit:inst18|Mux~3653
--operation mode is normal

F1L606 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[9] # !F1L1853 & (F1L1026));


--F1_LATCHED_V_COUNT_Q1[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[8]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[8]_lut_out = F1_VELOCITY_COUNT[8];
F1_LATCHED_V_COUNT_Q1[8] = DFFE(F1_LATCHED_V_COUNT_Q1[8]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L590 is position_velocity_interface_unit:inst18|Mux~3645
--operation mode is normal

F1L590 = VJ1_dc_address[2] & (F1L588 & (F1_VELOCITY[8]) # !F1L588 & F1_LATCHED_V_COUNT_Q3[8]) # !VJ1_dc_address[2] & F1L588;


--F1L592 is position_velocity_interface_unit:inst18|Mux~3646
--operation mode is normal

F1L592 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[8] # !F1L1853 & (F1L1018));


--E1_POSITION_PRELOAD[8] is simple_pvu:inst13|POSITION_PRELOAD[8]
--operation mode is normal

E1_POSITION_PRELOAD[8]_lut_out = ZJ1_op_a[8];
E1_POSITION_PRELOAD[8] = DFFE(E1_POSITION_PRELOAD[8]_lut_out, clk, , , E1L347);


--E1L197Q is simple_pvu:inst13|POSITION_COUNT[8]~4811
--operation mode is normal

E1L197Q_lut_out = E1L195 $ (E1L705);
E1L197Q = DFFE(E1L197Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L195 is simple_pvu:inst13|POSITION_COUNT[8]~1701
--operation mode is normal

E1L195 = E1L1057 & E1_POSITION_PRELOAD[8] # !E1L1057 & (E1L195);


--DE1L22 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[4]~1125
--operation mode is normal

DE1L22 = LJ1L65 $ PH1_byte_complement[1] $ DE1L21;


--DE1L23 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[4]~1126
--operation mode is normal

DE1L23 = LJ1_true_regB[9] & (LJ1_true_regB[8] # DE1L21);


--DE1L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[4]~9
--operation mode is normal

DE1L33 = DE1L21 & DE1L5 # !DE1L21 & (LJ1_true_regB[9]);


--DE1L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[4]~1058
--operation mode is normal

DE1L34 = LJ1_true_regB[9] & (LJ1_true_regB[8] # DE1L21);


--DE1L20 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[3]~1127
--operation mode is normal

DE1L20 = LJ1L66 $ PH1_byte_complement[0] $ DE1L19;


--DE1L21 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[3]~1128
--operation mode is normal

DE1L21 = LJ1_true_regB[7] & (LJ1_true_regB[6] # DE1L19);


--DE1L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[3]~7
--operation mode is normal

DE1L32 = DE1L19 & DE1L4 # !DE1L19 & (LJ1_true_regB[7]);


--PD1_counter_snapshot[23] is dual_processor:inst|timer1:the_timer1|counter_snapshot[23]
--operation mode is normal

PD1_counter_snapshot[23]_lut_out = PD1_internal_counter[23];
PD1_counter_snapshot[23] = DFFE(PD1_counter_snapshot[23]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L183 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1345
--operation mode is normal

PD1L183 = XD1L5 & !PD1_period_l_register[7] & (!PD1_counter_snapshot[23] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[23] # !XD1L3);

--PD1L185 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1405
--operation mode is normal

PD1L185 = XD1L5 & !PD1_period_l_register[7] & (!PD1_counter_snapshot[23] # !XD1L3) # !XD1L5 & (!PD1_counter_snapshot[23] # !XD1L3);


--PD1_counter_snapshot[7] is dual_processor:inst|timer1:the_timer1|counter_snapshot[7]
--operation mode is normal

PD1_counter_snapshot[7]_lut_out = PD1_internal_counter[7];
PD1_counter_snapshot[7] = DFFE(PD1_counter_snapshot[7]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L184 is dual_processor:inst|timer1:the_timer1|read_mux_out[7]~1374
--operation mode is normal

PD1L184 = (XD1L1 & !PD1_period_h_register[7] & (!PD1_counter_snapshot[7] # !XD1L6) # !XD1L1 & (!PD1_counter_snapshot[7] # !XD1L6)) & CASCADE(PD1L185);


--RD1_counter_snapshot[23] is dual_processor:inst|timer2:the_timer2|counter_snapshot[23]
--operation mode is normal

RD1_counter_snapshot[23]_lut_out = RD1_internal_counter[23];
RD1_counter_snapshot[23] = DFFE(RD1_counter_snapshot[23]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L184 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1355
--operation mode is normal

RD1L184 = XD1L5 & !RD1_period_l_register[7] & (!RD1_counter_snapshot[23] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[23] # !XD1L3);

--RD1L186 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1407
--operation mode is normal

RD1L186 = XD1L5 & !RD1_period_l_register[7] & (!RD1_counter_snapshot[23] # !XD1L3) # !XD1L5 & (!RD1_counter_snapshot[23] # !XD1L3);


--RD1_counter_snapshot[7] is dual_processor:inst|timer2:the_timer2|counter_snapshot[7]
--operation mode is normal

RD1_counter_snapshot[7]_lut_out = RD1_internal_counter[7];
RD1_counter_snapshot[7] = DFFE(RD1_counter_snapshot[7]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L185 is dual_processor:inst|timer2:the_timer2|read_mux_out[7]~1376
--operation mode is normal

RD1L185 = (XD1L1 & !RD1_period_h_register[7] & (!RD1_counter_snapshot[7] # !XD1L6) # !XD1L1 & (!RD1_counter_snapshot[7] # !XD1L6)) & CASCADE(RD1L186);


--E1L191Q is simple_pvu:inst13|POSITION_COUNT[7]~4809
--operation mode is normal

E1L191Q_lut_out = E1L189 $ (E1L696);
E1L191Q = DFFE(E1L191Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L189 is simple_pvu:inst13|POSITION_COUNT[7]~1689
--operation mode is normal

E1L189 = E1L1057 & E1_POSITION_PRELOAD[7] # !E1L1057 & (E1L189);


--F1L584 is position_velocity_interface_unit:inst18|Mux~3642
--operation mode is normal

F1L584 = VJ1_dc_address[5] & (F1L580 & (F1L582) # !F1L580 & F1L574) # !VJ1_dc_address[5] & (F1L580);


--F1_LATCHED_V_COUNT_Q1[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[6]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[6]_lut_out = F1_VELOCITY_COUNT[6];
F1_LATCHED_V_COUNT_Q1[6] = DFFE(F1_LATCHED_V_COUNT_Q1[6]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_VELOCITY_COUNT[6] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[6]
--operation mode is arithmetic

F1_VELOCITY_COUNT[6]_lut_out = F1_VELOCITY_COUNT[6] $ !F1L1362;
F1_VELOCITY_COUNT[6] = DFFE(F1_VELOCITY_COUNT[6]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1365 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[6]~1244
--operation mode is arithmetic

F1L1365 = CARRY(F1_VELOCITY_COUNT[6] & !F1L1362);


--F1L564 is position_velocity_interface_unit:inst18|Mux~3632
--operation mode is normal

F1L564 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[6] # !F1L1853 & (F1L1002));


--F1L562 is position_velocity_interface_unit:inst18|Mux~3631
--operation mode is normal

F1L562 = VJ1_dc_address[2] & (F1L560 & (F1_VELOCITY[6]) # !F1L560 & F1_LATCHED_V_COUNT_Q3[6]) # !VJ1_dc_address[2] & F1L560;


--HK1_rx_data[6] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[6]
--operation mode is normal

HK1_rx_data[6]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];
HK1_rx_data[6] = DFFE(HK1_rx_data[6]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L45 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~705
--operation mode is normal

GK1L45 = T1L2 & !HK1_rx_data[6] & (!GK1_control_reg[6] # !XD1L1) # !T1L2 & (!GK1_control_reg[6] # !XD1L1);

--GK1L47 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~731
--operation mode is normal

GK1L47 = T1L2 & !HK1_rx_data[6] & (!GK1_control_reg[6] # !XD1L1) # !T1L2 & (!GK1_control_reg[6] # !XD1L1);


--GK1L46 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[6]~717
--operation mode is normal

GK1L46 = (JK1_tx_ready & (!GK1_tx_data[6] # !XD1L2) # !JK1_tx_ready & !XD1L5 & (!GK1_tx_data[6] # !XD1L2)) & CASCADE(GK1L47);


--E1L681 is simple_pvu:inst13|add~2566
--operation mode is arithmetic

E1L681 = E1_LATCHED_V_COUNT_Q1[6] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ E1L674;

--E1L683 is simple_pvu:inst13|add~2568
--operation mode is arithmetic

E1L683 = CARRY(E1_LATCHED_V_COUNT_Q1[6] & (!E1L674 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[6]) # !E1_LATCHED_V_COUNT_Q1[6] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & !E1L674);


--E1L684 is simple_pvu:inst13|add~2570
--operation mode is arithmetic

E1L684 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ E1_LATCHED_V_COUNT_Q1[6] $ E1L677;

--E1L686 is simple_pvu:inst13|add~2572
--operation mode is arithmetic

E1L686 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & (!E1L677 # !E1_LATCHED_V_COUNT_Q1[6]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & !E1_LATCHED_V_COUNT_Q1[6] & !E1L677);


--E1_POSITION_PRELOAD[6] is simple_pvu:inst13|POSITION_PRELOAD[6]
--operation mode is normal

E1_POSITION_PRELOAD[6]_lut_out = ZJ1_op_a[6];
E1_POSITION_PRELOAD[6] = DFFE(E1_POSITION_PRELOAD[6]_lut_out, clk, , , E1L347);


--E1L183 is simple_pvu:inst13|POSITION_COUNT[6]~1677
--operation mode is normal

E1L183 = E1L1057 & E1_POSITION_PRELOAD[6] # !E1L1057 & (E1L183);


--E1L185Q is simple_pvu:inst13|POSITION_COUNT[6]~4807
--operation mode is normal

E1L185Q_lut_out = E1L183 $ (E1L687);
E1L185Q = DFFE(E1L185Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--MK1_rx_data[6] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[6]
--operation mode is normal

MK1_rx_data[6]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7];
MK1_rx_data[6] = DFFE(MK1_rx_data[6]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L46 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~705
--operation mode is normal

LK1L46 = T1L2 & !MK1_rx_data[6] & (!LK1_control_reg[6] # !XD1L1) # !T1L2 & (!LK1_control_reg[6] # !XD1L1);

--LK1L48 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~731
--operation mode is normal

LK1L48 = T1L2 & !MK1_rx_data[6] & (!LK1_control_reg[6] # !XD1L1) # !T1L2 & (!LK1_control_reg[6] # !XD1L1);


--LK1L47 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[6]~717
--operation mode is normal

LK1L47 = (NK1_tx_ready & (!LK1_tx_data[6] # !XD1L2) # !NK1_tx_ready & !XD1L5 & (!LK1_tx_data[6] # !XD1L2)) & CASCADE(LK1L48);


--F1L1738 is position_velocity_interface_unit:inst18|add~3325
--operation mode is arithmetic

F1L1738 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ F1_LATCHED_V_COUNT_Q1[30] $ F1L1734;

--F1L1740 is position_velocity_interface_unit:inst18|add~3327
--operation mode is arithmetic

F1L1740 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & (!F1L1734 # !F1_LATCHED_V_COUNT_Q1[30]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & !F1_LATCHED_V_COUNT_Q1[30] & !F1L1734);


--F1L1735 is position_velocity_interface_unit:inst18|add~3321
--operation mode is arithmetic

F1L1735 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] $ F1_LATCHED_V_COUNT_Q1[30] $ F1L1731;

--F1L1737 is position_velocity_interface_unit:inst18|add~3323
--operation mode is arithmetic

F1L1737 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & F1_LATCHED_V_COUNT_Q1[30] & !F1L1731 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] & (F1_LATCHED_V_COUNT_Q1[30] # !F1L1731));


--D2_CLK_CTR[1] is quad_decoder:inst10|CLK_CTR[1]
--operation mode is normal

D2_CLK_CTR[1]_lut_out = D2_CLK_CTR[0] & (!D2_CLK_CTR[1] # !D2L23) # !D2_CLK_CTR[0] & (D2_CLK_CTR[1]);
D2_CLK_CTR[1] = DFFE(D2_CLK_CTR[1]_lut_out, clk, !SC1_data_out[0], , );


--D2_CLK_CTR[0] is quad_decoder:inst10|CLK_CTR[0]
--operation mode is normal

D2_CLK_CTR[0]_lut_out = D2_CLK_CTR[1] & !D2L23 # !D2_CLK_CTR[0];
D2_CLK_CTR[0] = DFFE(D2_CLK_CTR[0]_lut_out, clk, !SC1_data_out[0], , );


--D2L23 is quad_decoder:inst10|Mux~645
--operation mode is normal

D2L23 = D2_TMPBB $ D2_TMPAA $ D2_AAA $ D2_BBB;


--D2_BBB is quad_decoder:inst10|BBB
--operation mode is normal

D2_BBB_lut_out = D2_TMPBB;
D2_BBB = DFFE(D2_BBB_lut_out, clk, !SC1_data_out[0], , );


--CE1_partial_product_node[0][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][18]
--operation mode is normal

CE1_partial_product_node[0][18]_lut_out = !LJ1_true_regB[1] # !LJ1_true_regB[0];
CE1_partial_product_node[0][18] = DFFE(CE1_partial_product_node[0][18]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][18]
--operation mode is normal

CE1_partial_product_node[1][18]_lut_out = !DE1L30 # !DE1L16;
CE1_partial_product_node[1][18] = DFFE(CE1_partial_product_node[1][18]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][18]
--operation mode is normal

CE1_partial_product_node[2][18]_lut_out = !DE1L31 # !DE1L18;
CE1_partial_product_node[2][18] = DFFE(CE1_partial_product_node[2][18]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][18]
--operation mode is normal

CE1_partial_product_node[3][18]_lut_out = !DE1L32 # !DE1L20;
CE1_partial_product_node[3][18] = DFFE(CE1_partial_product_node[3][18]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][18]
--operation mode is normal

CE1_partial_product_node[4][18]_lut_out = !DE1L33 # !DE1L22;
CE1_partial_product_node[4][18] = DFFE(CE1_partial_product_node[4][18]_lut_out, clk, K1_data_out, , JH1L8);


--HE8L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~533
--operation mode is arithmetic

HE8L34 = CE1_partial_product_node[3][18] $ CE1_partial_product_node[4][18] $ HE8L37;

--HE8L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~535
--operation mode is arithmetic

HE8L35 = CARRY(CE1_partial_product_node[3][18] & (CE1_partial_product_node[4][18] # !HE8L37) # !CE1_partial_product_node[3][18] & CE1_partial_product_node[4][18] & !HE8L37);


--CE1_partial_product_node[5][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][18]
--operation mode is normal

CE1_partial_product_node[5][18]_lut_out = !DE1L35 # !DE1L24;
CE1_partial_product_node[5][18] = DFFE(CE1_partial_product_node[5][18]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][18] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][18]
--operation mode is normal

CE1_partial_product_node[6][18]_lut_out = !DE1L37 # !DE1L26;
CE1_partial_product_node[6][18] = DFFE(CE1_partial_product_node[6][18]_lut_out, clk, K1_data_out, , JH1L8);


--HE5L28 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~486
--operation mode is arithmetic

HE5L28 = CE1_partial_product_node[5][18] $ CE1_partial_product_node[6][18] $ HE5L39;

--HE5L29 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~488
--operation mode is arithmetic

HE5L29 = CARRY(CE1_partial_product_node[5][18] & (CE1_partial_product_node[6][18] # !HE5L39) # !CE1_partial_product_node[5][18] & CE1_partial_product_node[6][18] & !HE5L39);


--KJ1L98 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3648
--operation mode is normal

KJ1L98 = YJ1_do_fwd_a_alu & (RJ31_regout $ MJ31_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[30];


--F1_LATCHED_V_COUNT_Q1[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[25]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[25]_lut_out = F1_VELOCITY_COUNT[25];
F1_LATCHED_V_COUNT_Q1[25] = DFFE(F1_LATCHED_V_COUNT_Q1[25]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1708 is position_velocity_interface_unit:inst18|add~3285
--operation mode is arithmetic

F1L1708 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ F1_LATCHED_V_COUNT_Q1[25] $ !F1L1704;

--F1L1710 is position_velocity_interface_unit:inst18|add~3287
--operation mode is arithmetic

F1L1710 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & F1_LATCHED_V_COUNT_Q1[25] & !F1L1704 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & (F1_LATCHED_V_COUNT_Q1[25] # !F1L1704));


--F1L1705 is position_velocity_interface_unit:inst18|add~3281
--operation mode is arithmetic

F1L1705 = F1_LATCHED_V_COUNT_Q1[25] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] $ !F1L1701;

--F1L1707 is position_velocity_interface_unit:inst18|add~3283
--operation mode is arithmetic

F1L1707 = CARRY(F1_LATCHED_V_COUNT_Q1[25] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] & !F1L1701 # !F1_LATCHED_V_COUNT_Q1[25] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] # !F1L1701));


--F1_LATCHED_V_COUNT_Q2[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[25]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[25]_lut_out = F1_VELOCITY_COUNT[25];
F1_LATCHED_V_COUNT_Q2[25] = DFFE(F1_LATCHED_V_COUNT_Q2[25]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[25] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[25]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[25]_lut_out = F1_VELOCITY_COUNT[25];
F1_LATCHED_V_COUNT_Q3[25] = DFFE(F1_LATCHED_V_COUNT_Q3[25]_lut_out, clk, !SC1_data_out[0], , F1L381);


--E1_LATCHED_V_COUNT_Q1[25] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[25]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[25]_lut_out = E1_VELOCITY_COUNT[25];
E1_LATCHED_V_COUNT_Q1[25] = DFFE(E1_LATCHED_V_COUNT_Q1[25]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[25]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out = E1_LATCHED_V_COUNT_Q1[25];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[25] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L842 is simple_pvu:inst13|add~2782
--operation mode is arithmetic

E1L842 = E1_LATCHED_V_COUNT_Q1[24] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ E1L836;

--E1L844 is simple_pvu:inst13|add~2784
--operation mode is arithmetic

E1L844 = CARRY(E1_LATCHED_V_COUNT_Q1[24] & (!E1L836 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]) # !E1_LATCHED_V_COUNT_Q1[24] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !E1L836);


--E1L845 is simple_pvu:inst13|add~2786
--operation mode is arithmetic

E1L845 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ E1_LATCHED_V_COUNT_Q1[24] $ E1L839;

--E1L847 is simple_pvu:inst13|add~2788
--operation mode is arithmetic

E1L847 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & (!E1L839 # !E1_LATCHED_V_COUNT_Q1[24]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !E1_LATCHED_V_COUNT_Q1[24] & !E1L839);


--HE5L30 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~490
--operation mode is arithmetic

HE5L30 = CE1_partial_product_node[5][15] $ CE1_partial_product_node[6][13] $ HE5L35;

--HE5L31 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~492
--operation mode is arithmetic

HE5L31 = CARRY(CE1_partial_product_node[5][15] & (CE1_partial_product_node[6][13] # !HE5L35) # !CE1_partial_product_node[5][15] & CE1_partial_product_node[6][13] & !HE5L35);


--KJ1L99 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3649
--operation mode is normal

KJ1L99 = YJ1_do_fwd_a_alu & (RJ26_regout $ MJ26_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[25];


--E1L103 is simple_pvu:inst13|Mux~1683
--operation mode is normal

E1L103 = VJ1_dc_address[2] & !VJ1_dc_address[3] & (E1_POSITION_PRELOAD[1]) # !VJ1_dc_address[2] & VJ1_dc_address[3] & E1_VEL_CLK_DIVISOR[1];


--E1L111 is simple_pvu:inst13|Mux~1687
--operation mode is normal

E1L111 = !VJ1_dc_address[2] & (!VJ1_dc_address[3] & E1_VELOCITY_COUNT[1]);


--E1L109 is simple_pvu:inst13|Mux~1686
--operation mode is normal

E1L109 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (E1L105) # !VJ1_dc_address[5] & E1L107);


--F1_LATCHED_V_COUNT_Q3[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[1]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[1]_lut_out = F1_VELOCITY_COUNT[1];
F1_LATCHED_V_COUNT_Q3[1] = DFFE(F1_LATCHED_V_COUNT_Q3[1]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[1]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[1]_lut_out = F1_VELOCITY_COUNT[1];
F1_LATCHED_V_COUNT_Q2[1] = DFFE(F1_LATCHED_V_COUNT_Q2[1]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1493 is position_velocity_interface_unit:inst18|add~2997
--operation mode is arithmetic

F1L1493 = F1_LATCHED_V_COUNT_Q1[1] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ !F1L1486;

--F1L1495 is position_velocity_interface_unit:inst18|add~2999
--operation mode is arithmetic

F1L1495 = CARRY(F1_LATCHED_V_COUNT_Q1[1] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & !F1L1486 # !F1_LATCHED_V_COUNT_Q1[1] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] # !F1L1486));


--F1L1496 is position_velocity_interface_unit:inst18|add~3001
--operation mode is arithmetic

F1L1496 = F1_LATCHED_V_COUNT_Q1[1] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ !F1L1489;

--F1L1498 is position_velocity_interface_unit:inst18|add~3003
--operation mode is arithmetic

F1L1498 = CARRY(F1_LATCHED_V_COUNT_Q1[1] & (!F1L1489 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[1]) # !F1_LATCHED_V_COUNT_Q1[1] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & !F1L1489);


--F1_LATCHED_V_COUNT_Q1[1] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[1]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[1]_lut_out = F1_VELOCITY_COUNT[1];
F1_LATCHED_V_COUNT_Q1[1] = DFFE(F1_LATCHED_V_COUNT_Q1[1]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[19]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out = F1_LATCHED_V_COUNT_Q1[19];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[19] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[19]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1649 is position_velocity_interface_unit:inst18|add~3205
--operation mode is arithmetic

F1L1649 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ F1_LATCHED_V_COUNT_Q1[18] $ F1L1642;

--F1L1651 is position_velocity_interface_unit:inst18|add~3207
--operation mode is arithmetic

F1L1651 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & (!F1L1642 # !F1_LATCHED_V_COUNT_Q1[18]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & !F1_LATCHED_V_COUNT_Q1[18] & !F1L1642);


--F1L1646 is position_velocity_interface_unit:inst18|add~3201
--operation mode is arithmetic

F1L1646 = F1_LATCHED_V_COUNT_Q1[18] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] $ F1L1639;

--F1L1648 is position_velocity_interface_unit:inst18|add~3203
--operation mode is arithmetic

F1L1648 = CARRY(F1_LATCHED_V_COUNT_Q1[18] & (!F1L1639 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[18]) # !F1_LATCHED_V_COUNT_Q1[18] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] & !F1L1639);


--CE1_partial_product_node[2][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][15]
--operation mode is normal

CE1_partial_product_node[2][15]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[15]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[14]);
CE1_partial_product_node[2][15] = DFFE(CE1_partial_product_node[2][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][13]
--operation mode is normal

CE1_partial_product_node[3][13]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[13]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[12]);
CE1_partial_product_node[3][13] = DFFE(CE1_partial_product_node[3][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][11]
--operation mode is normal

CE1_partial_product_node[4][11]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[11]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[10]);
CE1_partial_product_node[4][11] = DFFE(CE1_partial_product_node[4][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][9]
--operation mode is normal

CE1_partial_product_node[5][9]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[9]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[8]);
CE1_partial_product_node[5][9] = DFFE(CE1_partial_product_node[5][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][7]
--operation mode is normal

CE1_partial_product_node[6][7]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[7]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[6]);
CE1_partial_product_node[6][7] = DFFE(CE1_partial_product_node[6][7]_lut_out, clk, K1_data_out, , JH1L8);


--F1_LATCHED_V_COUNT_Q2[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[20]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[20]_lut_out = F1_VELOCITY_COUNT[20];
F1_LATCHED_V_COUNT_Q2[20] = DFFE(F1_LATCHED_V_COUNT_Q2[20]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[20] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[20]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[20]_lut_out = F1_VELOCITY_COUNT[20];
F1_LATCHED_V_COUNT_Q4[20] = DFFE(F1_LATCHED_V_COUNT_Q4[20]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1463 is position_velocity_interface_unit:inst18|VELOCITY~4578
--operation mode is normal

F1L1463 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & F1L1664 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & (F1L1667);


--CE1_partial_product_node[2][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][16]
--operation mode is normal

CE1_partial_product_node[2][16]_lut_out = !DE1L18 & !KJ1_true_regA[15] # !DE1L31;
CE1_partial_product_node[2][16] = DFFE(CE1_partial_product_node[2][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][14]
--operation mode is normal

CE1_partial_product_node[3][14]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[14]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[13]);
CE1_partial_product_node[3][14] = DFFE(CE1_partial_product_node[3][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][12]
--operation mode is normal

CE1_partial_product_node[4][12]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[12]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[11]);
CE1_partial_product_node[4][12] = DFFE(CE1_partial_product_node[4][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][10]
--operation mode is normal

CE1_partial_product_node[5][10]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[10]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[9]);
CE1_partial_product_node[5][10] = DFFE(CE1_partial_product_node[5][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][8]
--operation mode is normal

CE1_partial_product_node[6][8]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[8]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[7]);
CE1_partial_product_node[6][8] = DFFE(CE1_partial_product_node[6][8]_lut_out, clk, K1_data_out, , JH1L8);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[17]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out = F1_LATCHED_V_COUNT_Q1[17];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[17] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[17]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1631 is position_velocity_interface_unit:inst18|add~3181
--operation mode is arithmetic

F1L1631 = F1_LATCHED_V_COUNT_Q1[16] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ F1L1624;

--F1L1633 is position_velocity_interface_unit:inst18|add~3183
--operation mode is arithmetic

F1L1633 = CARRY(F1_LATCHED_V_COUNT_Q1[16] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & !F1L1624 # !F1_LATCHED_V_COUNT_Q1[16] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] # !F1L1624));


--F1L1628 is position_velocity_interface_unit:inst18|add~3177
--operation mode is arithmetic

F1L1628 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] $ F1_LATCHED_V_COUNT_Q1[16] $ F1L1621;

--F1L1630 is position_velocity_interface_unit:inst18|add~3179
--operation mode is arithmetic

F1L1630 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & F1_LATCHED_V_COUNT_Q1[16] & !F1L1621 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] & (F1_LATCHED_V_COUNT_Q1[16] # !F1L1621));


--CE1_partial_product_node[1][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][15]
--operation mode is normal

CE1_partial_product_node[1][15]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[15]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[14]);
CE1_partial_product_node[1][15] = DFFE(CE1_partial_product_node[1][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][13]
--operation mode is normal

CE1_partial_product_node[2][13]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[13]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[12]);
CE1_partial_product_node[2][13] = DFFE(CE1_partial_product_node[2][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][11]
--operation mode is normal

CE1_partial_product_node[3][11]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[11]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[10]);
CE1_partial_product_node[3][11] = DFFE(CE1_partial_product_node[3][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][9]
--operation mode is normal

CE1_partial_product_node[4][9]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[9]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[8]);
CE1_partial_product_node[4][9] = DFFE(CE1_partial_product_node[4][9]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][7] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][7]
--operation mode is normal

CE1_partial_product_node[5][7]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[7]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[6]);
CE1_partial_product_node[5][7] = DFFE(CE1_partial_product_node[5][7]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][5] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][5]
--operation mode is normal

CE1_partial_product_node[6][5]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[5]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[4]);
CE1_partial_product_node[6][5] = DFFE(CE1_partial_product_node[6][5]_lut_out, clk, K1_data_out, , JH1L8);


--F1_LATCHED_V_COUNT_Q2[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[18]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[18]_lut_out = F1_VELOCITY_COUNT[18];
F1_LATCHED_V_COUNT_Q2[18] = DFFE(F1_LATCHED_V_COUNT_Q2[18]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[18] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[18]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[18]_lut_out = F1_VELOCITY_COUNT[18];
F1_LATCHED_V_COUNT_Q4[18] = DFFE(F1_LATCHED_V_COUNT_Q4[18]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1461 is position_velocity_interface_unit:inst18|VELOCITY~4575
--operation mode is normal

F1L1461 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1646) # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1649;


--CE1_partial_product_node[1][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][16]
--operation mode is normal

CE1_partial_product_node[1][16]_lut_out = !DE1L16 & !KJ1_true_regA[15] # !DE1L30;
CE1_partial_product_node[1][16] = DFFE(CE1_partial_product_node[1][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][14]
--operation mode is normal

CE1_partial_product_node[2][14]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[14]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[13]);
CE1_partial_product_node[2][14] = DFFE(CE1_partial_product_node[2][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][12]
--operation mode is normal

CE1_partial_product_node[3][12]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[12]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[11]);
CE1_partial_product_node[3][12] = DFFE(CE1_partial_product_node[3][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][10]
--operation mode is normal

CE1_partial_product_node[4][10]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[10]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[9]);
CE1_partial_product_node[4][10] = DFFE(CE1_partial_product_node[4][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][8]
--operation mode is normal

CE1_partial_product_node[5][8]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[8]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[7]);
CE1_partial_product_node[5][8] = DFFE(CE1_partial_product_node[5][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][6]
--operation mode is normal

CE1_partial_product_node[6][6]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[6]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[5]);
CE1_partial_product_node[6][6] = DFFE(CE1_partial_product_node[6][6]_lut_out, clk, K1_data_out, , JH1L8);


--F1L1465 is position_velocity_interface_unit:inst18|VELOCITY~4581
--operation mode is normal

F1L1465 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & (F1L1682) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & F1L1685;


--F1_LATCHED_V_COUNT_Q4[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[22]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[22]_lut_out = F1_VELOCITY_COUNT[22];
F1_LATCHED_V_COUNT_Q4[22] = DFFE(F1_LATCHED_V_COUNT_Q4[22]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[22] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[22]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[22]_lut_out = F1_VELOCITY_COUNT[22];
F1_LATCHED_V_COUNT_Q2[22] = DFFE(F1_LATCHED_V_COUNT_Q2[22]_lut_out, clk, !SC1_data_out[0], , F1L282);


--CE1_partial_product_node[3][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][16]
--operation mode is normal

CE1_partial_product_node[3][16]_lut_out = !DE1L20 & !KJ1_true_regA[15] # !DE1L32;
CE1_partial_product_node[3][16] = DFFE(CE1_partial_product_node[3][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][14]
--operation mode is normal

CE1_partial_product_node[4][14]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[14]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[13]);
CE1_partial_product_node[4][14] = DFFE(CE1_partial_product_node[4][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][12]
--operation mode is normal

CE1_partial_product_node[5][12]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[12]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[11]);
CE1_partial_product_node[5][12] = DFFE(CE1_partial_product_node[5][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][10]
--operation mode is normal

CE1_partial_product_node[6][10]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[10]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[9]);
CE1_partial_product_node[6][10] = DFFE(CE1_partial_product_node[6][10]_lut_out, clk, K1_data_out, , JH1L8);


--F1_LATCHED_V_COUNT_Q4[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[16]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[16]_lut_out = F1_VELOCITY_COUNT[16];
F1_LATCHED_V_COUNT_Q4[16] = DFFE(F1_LATCHED_V_COUNT_Q4[16]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[16] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[16]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[16]_lut_out = F1_VELOCITY_COUNT[16];
F1_LATCHED_V_COUNT_Q2[16] = DFFE(F1_LATCHED_V_COUNT_Q2[16]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1459 is position_velocity_interface_unit:inst18|VELOCITY~4572
--operation mode is normal

F1L1459 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & F1L1628 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & (F1L1631);


--E1_LATCHED_V_COUNT_Q1[15] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[15]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[15]_lut_out = E1_VELOCITY_COUNT[15];
E1_LATCHED_V_COUNT_Q1[15] = DFFE(E1_LATCHED_V_COUNT_Q1[15]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[15]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out = E1_LATCHED_V_COUNT_Q1[15];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[15] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L768 is simple_pvu:inst13|add~2682
--operation mode is arithmetic

E1L768 = D2_UP_DN_INTERNAL $ E1L241 $ E1L761;

--E1L770 is simple_pvu:inst13|add~2684
--operation mode is arithmetic

E1L770 = CARRY(D2_UP_DN_INTERNAL & !E1L241 & !E1L761 # !D2_UP_DN_INTERNAL & (!E1L761 # !E1L241));


--CE1_partial_product_node[0][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[0][16]
--operation mode is normal

CE1_partial_product_node[0][16]_lut_out = !LJ1_true_regB[0] & !KJ1_true_regA[15] # !LJ1_true_regB[1];
CE1_partial_product_node[0][16] = DFFE(CE1_partial_product_node[0][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[1][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[1][14]
--operation mode is normal

CE1_partial_product_node[1][14]_lut_out = DE1L16 & (DE1L30 $ !KJ1_true_regA[14]) # !DE1L16 & (!DE1L30 # !KJ1_true_regA[13]);
CE1_partial_product_node[1][14] = DFFE(CE1_partial_product_node[1][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[2][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[2][12]
--operation mode is normal

CE1_partial_product_node[2][12]_lut_out = DE1L18 & (DE1L31 $ !KJ1_true_regA[12]) # !DE1L18 & (!DE1L31 # !KJ1_true_regA[11]);
CE1_partial_product_node[2][12] = DFFE(CE1_partial_product_node[2][12]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[3][10] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][10]
--operation mode is normal

CE1_partial_product_node[3][10]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[10]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[9]);
CE1_partial_product_node[3][10] = DFFE(CE1_partial_product_node[3][10]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][8] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][8]
--operation mode is normal

CE1_partial_product_node[4][8]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[8]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[7]);
CE1_partial_product_node[4][8] = DFFE(CE1_partial_product_node[4][8]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][6] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][6]
--operation mode is normal

CE1_partial_product_node[5][6]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[6]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[5]);
CE1_partial_product_node[5][6] = DFFE(CE1_partial_product_node[5][6]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][4] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][4]
--operation mode is normal

CE1_partial_product_node[6][4]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[4]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[3]);
CE1_partial_product_node[6][4] = DFFE(CE1_partial_product_node[6][4]_lut_out, clk, K1_data_out, , JH1L8);


--AG1L9 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~308
--operation mode is normal

AG1L9 = NE1_instruction_3[0] & NE1_instruction_3[1] & NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L10 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~309
--operation mode is normal

AG1L10 = !NE1_instruction_3[0] & NE1_instruction_3[1] & NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L36 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1096
--operation mode is normal

AG1L36 = AG1L32 & !AG1L6 & !AG1L9 # !AG1L32 & (!AG1L10);

--AG1L41 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1104
--operation mode is normal

AG1L41 = AG1L32 & !AG1L6 & !AG1L9 # !AG1L32 & (!AG1L10);


--AG1L11 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~310
--operation mode is normal

AG1L11 = NE1_instruction_3[0] & NE1_instruction_3[1] & !NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L12 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~311
--operation mode is normal

AG1L12 = !NE1_instruction_3[0] & NE1_instruction_3[1] & !NE1_instruction_3[2] & NE1_instruction_3[3];


--AG1L13 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~312
--operation mode is normal

AG1L13 = !NE1_instruction_3[0] & !NE1_instruction_3[1] & !NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L37 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1097
--operation mode is normal

AG1L37 = PF1L12 & (AG1L7 # AG1L13);


--AG1L14 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|Equal~313
--operation mode is normal

AG1L14 = !NE1_instruction_3[0] & !NE1_instruction_3[1] & NE1_instruction_3[2] & !NE1_instruction_3[3];


--AG1L38 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1098
--operation mode is normal

AG1L38 = AG1L37 # PF1L17 & AG1L14;


--AG1L40 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1101
--operation mode is normal

AG1L40 = (!AG1L38 & (PF1L29 & (!AG1L12) # !PF1L29 & !AG1L11)) & CASCADE(AG1L41);

--AG1L42 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_control_register_unit:the_ad_nios_control_register_unit|ad_nios_skip_unit:the_ad_nios_skip_unit|skip_result_based_on_flags~1105
--operation mode is normal

AG1L42 = (!AG1L38 & (PF1L29 & (!AG1L12) # !PF1L29 & !AG1L11)) & CASCADE(AG1L41);


--F1L1717 is position_velocity_interface_unit:inst18|add~3297
--operation mode is arithmetic

F1L1717 = F1_LATCHED_V_COUNT_Q1[27] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ !F1L1713;

--F1L1719 is position_velocity_interface_unit:inst18|add~3299
--operation mode is arithmetic

F1L1719 = CARRY(F1_LATCHED_V_COUNT_Q1[27] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & !F1L1713 # !F1_LATCHED_V_COUNT_Q1[27] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] # !F1L1713));


--F1L1720 is position_velocity_interface_unit:inst18|add~3301
--operation mode is arithmetic

F1L1720 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] $ F1_LATCHED_V_COUNT_Q1[27] $ !F1L1716;

--F1L1722 is position_velocity_interface_unit:inst18|add~3303
--operation mode is arithmetic

F1L1722 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & F1_LATCHED_V_COUNT_Q1[27] & !F1L1716 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] & (F1_LATCHED_V_COUNT_Q1[27] # !F1L1716));


--F1_LATCHED_V_COUNT_Q3[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[27]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[27]_lut_out = F1_VELOCITY_COUNT[27];
F1_LATCHED_V_COUNT_Q3[27] = DFFE(F1_LATCHED_V_COUNT_Q3[27]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[27]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[27]_lut_out = F1_VELOCITY_COUNT[27];
F1_LATCHED_V_COUNT_Q2[27] = DFFE(F1_LATCHED_V_COUNT_Q2[27]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q1[27] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[27]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[27]_lut_out = F1_VELOCITY_COUNT[27];
F1_LATCHED_V_COUNT_Q1[27] = DFFE(F1_LATCHED_V_COUNT_Q1[27]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[27]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out = E1_LATCHED_V_COUNT_Q1[27];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[27] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[27] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[27]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[27]_lut_out = E1_VELOCITY_COUNT[27];
E1_LATCHED_V_COUNT_Q1[27] = DFFE(E1_LATCHED_V_COUNT_Q1[27]_lut_out, clk, , , E1L86);


--E1L857 is simple_pvu:inst13|add~2802
--operation mode is arithmetic

E1L857 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ E1_LATCHED_V_COUNT_Q1[26] $ E1L853;

--E1L859 is simple_pvu:inst13|add~2804
--operation mode is arithmetic

E1L859 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & (!E1L853 # !E1_LATCHED_V_COUNT_Q1[26]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & !E1_LATCHED_V_COUNT_Q1[26] & !E1L853);


--E1L854 is simple_pvu:inst13|add~2798
--operation mode is arithmetic

E1L854 = E1_LATCHED_V_COUNT_Q1[26] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ E1L850;

--E1L856 is simple_pvu:inst13|add~2800
--operation mode is arithmetic

E1L856 = CARRY(E1_LATCHED_V_COUNT_Q1[26] & (!E1L850 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[26]) # !E1_LATCHED_V_COUNT_Q1[26] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & !E1L850);


--HE5L32 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~494
--operation mode is arithmetic

HE5L32 = CE1_partial_product_node[5][18] $ CE1_partial_product_node[6][15] $ HE5L37;

--HE5L33 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~496
--operation mode is arithmetic

HE5L33 = CARRY(CE1_partial_product_node[5][18] & (CE1_partial_product_node[6][15] # !HE5L37) # !CE1_partial_product_node[5][18] & CE1_partial_product_node[6][15] & !HE5L37);


--KJ1L100 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3650
--operation mode is normal

KJ1L100 = YJ1_do_fwd_a_alu & (RJ28_regout $ MJ28_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[27];


--D1_CLK_CTR[0] is quad_decoder:inst12|CLK_CTR[0]
--operation mode is normal

D1_CLK_CTR[0]_lut_out = D1_CLK_CTR[1] & !D1L23 # !D1_CLK_CTR[0];
D1_CLK_CTR[0] = DFFE(D1_CLK_CTR[0]_lut_out, clk, !SC1_data_out[0], , );


--D1_CLK_CTR[1] is quad_decoder:inst12|CLK_CTR[1]
--operation mode is normal

D1_CLK_CTR[1]_lut_out = D1_CLK_CTR[0] & (!D1_CLK_CTR[1] # !D1L23) # !D1_CLK_CTR[0] & (D1_CLK_CTR[1]);
D1_CLK_CTR[1] = DFFE(D1_CLK_CTR[1]_lut_out, clk, !SC1_data_out[0], , );


--E1L167 is simple_pvu:inst13|POSITION_COUNT[3]~4802
--operation mode is normal

E1L167 = E1L165Q $ (E1L163);


--E1_VELOCITY[3] is simple_pvu:inst13|VELOCITY[3]
--operation mode is normal

E1_VELOCITY[3]_lut_out = !E1L586 & (E1L1059 & E1L654 # !E1L1059 & (E1L657));
E1_VELOCITY[3] = DFFE(E1_VELOCITY[3]_lut_out, clk, , , E1L421);


--F1L526 is position_velocity_interface_unit:inst18|Mux~3613
--operation mode is normal

F1L526 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & F1_VELOCITY_COUNT[3];


--F1L518 is position_velocity_interface_unit:inst18|Mux~3609
--operation mode is normal

F1L518 = F1L516 & (F1_VELOCITY[3] # !VJ1_dc_address[3]) # !F1L516 & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[3]);


--F1L524 is position_velocity_interface_unit:inst18|Mux~3612
--operation mode is normal

F1L524 = VJ1_dc_address[4] & (F1L520 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L522);


--F1L1490 is position_velocity_interface_unit:inst18|add~2993
--operation mode is arithmetic

F1L1490 = !F1L948;

--F1L1492 is position_velocity_interface_unit:inst18|add~2995
--operation mode is arithmetic

F1L1492 = CARRY(F1L948);


--D1_X4_INTERNAL is quad_decoder:inst12|X4_INTERNAL
--operation mode is normal

D1_X4_INTERNAL_lut_out = D1_OK_FOR_X4_PULSE & (!D1_REQUEST_FOR_X4_PULSE & !D1L21);
D1_X4_INTERNAL = DFFE(D1_X4_INTERNAL_lut_out, clk, !SC1_data_out[0], , );


--F1L1499 is position_velocity_interface_unit:inst18|add~3005
--operation mode is arithmetic

F1L1499 = D1_UP_DN_INTERNAL $ F1L960 $ F1L1492;

--F1L1501 is position_velocity_interface_unit:inst18|add~3007
--operation mode is arithmetic

F1L1501 = CARRY(D1_UP_DN_INTERNAL & !F1L960 & !F1L1492 # !D1_UP_DN_INTERNAL & (!F1L1492 # !F1L960));


--F1L1508 is position_velocity_interface_unit:inst18|add~3017
--operation mode is arithmetic

F1L1508 = D1_UP_DN_INTERNAL $ F1L972 $ !F1L1501;

--F1L1510 is position_velocity_interface_unit:inst18|add~3019
--operation mode is arithmetic

F1L1510 = CARRY(D1_UP_DN_INTERNAL & (F1L972 # !F1L1501) # !D1_UP_DN_INTERNAL & F1L972 & !F1L1501);


--F1L1517 is position_velocity_interface_unit:inst18|add~3029
--operation mode is arithmetic

F1L1517 = D1_UP_DN_INTERNAL $ F1L980 $ F1L1510;

--F1L1519 is position_velocity_interface_unit:inst18|add~3031
--operation mode is arithmetic

F1L1519 = CARRY(D1_UP_DN_INTERNAL & !F1L980 & !F1L1510 # !D1_UP_DN_INTERNAL & (!F1L1510 # !F1L980));


--F1L1526 is position_velocity_interface_unit:inst18|add~3041
--operation mode is arithmetic

F1L1526 = F1L988 $ D1_UP_DN_INTERNAL $ !F1L1519;

--F1L1528 is position_velocity_interface_unit:inst18|add~3043
--operation mode is arithmetic

F1L1528 = CARRY(F1L988 & (D1_UP_DN_INTERNAL # !F1L1519) # !F1L988 & D1_UP_DN_INTERNAL & !F1L1519);


--F1L1535 is position_velocity_interface_unit:inst18|add~3053
--operation mode is arithmetic

F1L1535 = D1_UP_DN_INTERNAL $ F1L996 $ F1L1528;

--F1L1537 is position_velocity_interface_unit:inst18|add~3055
--operation mode is arithmetic

F1L1537 = CARRY(D1_UP_DN_INTERNAL & !F1L996 & !F1L1528 # !D1_UP_DN_INTERNAL & (!F1L1528 # !F1L996));


--F1L1544 is position_velocity_interface_unit:inst18|add~3065
--operation mode is arithmetic

F1L1544 = D1_UP_DN_INTERNAL $ F1L1004 $ !F1L1537;

--F1L1546 is position_velocity_interface_unit:inst18|add~3067
--operation mode is arithmetic

F1L1546 = CARRY(D1_UP_DN_INTERNAL & (F1L1004 # !F1L1537) # !D1_UP_DN_INTERNAL & F1L1004 & !F1L1537);


--F1L1553 is position_velocity_interface_unit:inst18|add~3077
--operation mode is arithmetic

F1L1553 = D1_UP_DN_INTERNAL $ F1L1012 $ F1L1546;

--F1L1555 is position_velocity_interface_unit:inst18|add~3079
--operation mode is arithmetic

F1L1555 = CARRY(D1_UP_DN_INTERNAL & !F1L1012 & !F1L1546 # !D1_UP_DN_INTERNAL & (!F1L1546 # !F1L1012));


--F1L1562 is position_velocity_interface_unit:inst18|add~3089
--operation mode is arithmetic

F1L1562 = D1_UP_DN_INTERNAL $ F1L1020 $ !F1L1555;

--F1L1564 is position_velocity_interface_unit:inst18|add~3091
--operation mode is arithmetic

F1L1564 = CARRY(D1_UP_DN_INTERNAL & (F1L1020 # !F1L1555) # !D1_UP_DN_INTERNAL & F1L1020 & !F1L1555);


--F1L1571 is position_velocity_interface_unit:inst18|add~3101
--operation mode is arithmetic

F1L1571 = D1_UP_DN_INTERNAL $ F1L1028 $ F1L1564;

--F1L1573 is position_velocity_interface_unit:inst18|add~3103
--operation mode is arithmetic

F1L1573 = CARRY(D1_UP_DN_INTERNAL & !F1L1028 & !F1L1564 # !D1_UP_DN_INTERNAL & (!F1L1564 # !F1L1028));


--F1L1580 is position_velocity_interface_unit:inst18|add~3113
--operation mode is arithmetic

F1L1580 = D1_UP_DN_INTERNAL $ F1L1036 $ !F1L1573;

--F1L1582 is position_velocity_interface_unit:inst18|add~3115
--operation mode is arithmetic

F1L1582 = CARRY(D1_UP_DN_INTERNAL & (F1L1036 # !F1L1573) # !D1_UP_DN_INTERNAL & F1L1036 & !F1L1573);


--F1L1589 is position_velocity_interface_unit:inst18|add~3125
--operation mode is arithmetic

F1L1589 = D1_UP_DN_INTERNAL $ F1L1044 $ F1L1582;

--F1L1591 is position_velocity_interface_unit:inst18|add~3127
--operation mode is arithmetic

F1L1591 = CARRY(D1_UP_DN_INTERNAL & !F1L1044 & !F1L1582 # !D1_UP_DN_INTERNAL & (!F1L1582 # !F1L1044));


--F1L1598 is position_velocity_interface_unit:inst18|add~3137
--operation mode is arithmetic

F1L1598 = D1_UP_DN_INTERNAL $ F1L1052 $ !F1L1591;

--F1L1600 is position_velocity_interface_unit:inst18|add~3139
--operation mode is arithmetic

F1L1600 = CARRY(D1_UP_DN_INTERNAL & (F1L1052 # !F1L1591) # !D1_UP_DN_INTERNAL & F1L1052 & !F1L1591);


--F1L1607 is position_velocity_interface_unit:inst18|add~3149
--operation mode is arithmetic

F1L1607 = D1_UP_DN_INTERNAL $ F1L1060 $ F1L1600;

--F1L1609 is position_velocity_interface_unit:inst18|add~3151
--operation mode is arithmetic

F1L1609 = CARRY(D1_UP_DN_INTERNAL & !F1L1060 & !F1L1600 # !D1_UP_DN_INTERNAL & (!F1L1600 # !F1L1060));


--F1L1616 is position_velocity_interface_unit:inst18|add~3161
--operation mode is arithmetic

F1L1616 = D1_UP_DN_INTERNAL $ F1L1068 $ !F1L1609;

--F1L1618 is position_velocity_interface_unit:inst18|add~3163
--operation mode is arithmetic

F1L1618 = CARRY(D1_UP_DN_INTERNAL & (F1L1068 # !F1L1609) # !D1_UP_DN_INTERNAL & F1L1068 & !F1L1609);


--F1L1625 is position_velocity_interface_unit:inst18|add~3173
--operation mode is arithmetic

F1L1625 = D1_UP_DN_INTERNAL $ F1L1076 $ F1L1618;

--F1L1627 is position_velocity_interface_unit:inst18|add~3175
--operation mode is arithmetic

F1L1627 = CARRY(D1_UP_DN_INTERNAL & !F1L1076 & !F1L1618 # !D1_UP_DN_INTERNAL & (!F1L1618 # !F1L1076));


--F1L1634 is position_velocity_interface_unit:inst18|add~3185
--operation mode is arithmetic

F1L1634 = D1_UP_DN_INTERNAL $ F1L1084 $ !F1L1627;

--F1L1636 is position_velocity_interface_unit:inst18|add~3187
--operation mode is arithmetic

F1L1636 = CARRY(D1_UP_DN_INTERNAL & (F1L1084 # !F1L1627) # !D1_UP_DN_INTERNAL & F1L1084 & !F1L1627);


--F1L1643 is position_velocity_interface_unit:inst18|add~3197
--operation mode is arithmetic

F1L1643 = F1L1092 $ D1_UP_DN_INTERNAL $ F1L1636;

--F1L1645 is position_velocity_interface_unit:inst18|add~3199
--operation mode is arithmetic

F1L1645 = CARRY(F1L1092 & !D1_UP_DN_INTERNAL & !F1L1636 # !F1L1092 & (!F1L1636 # !D1_UP_DN_INTERNAL));


--F1L1652 is position_velocity_interface_unit:inst18|add~3209
--operation mode is arithmetic

F1L1652 = F1L1100 $ D1_UP_DN_INTERNAL $ !F1L1645;

--F1L1654 is position_velocity_interface_unit:inst18|add~3211
--operation mode is arithmetic

F1L1654 = CARRY(F1L1100 & (D1_UP_DN_INTERNAL # !F1L1645) # !F1L1100 & D1_UP_DN_INTERNAL & !F1L1645);


--F1L1661 is position_velocity_interface_unit:inst18|add~3221
--operation mode is arithmetic

F1L1661 = D1_UP_DN_INTERNAL $ F1L1108 $ F1L1654;

--F1L1663 is position_velocity_interface_unit:inst18|add~3223
--operation mode is arithmetic

F1L1663 = CARRY(D1_UP_DN_INTERNAL & !F1L1108 & !F1L1654 # !D1_UP_DN_INTERNAL & (!F1L1654 # !F1L1108));


--F1L1670 is position_velocity_interface_unit:inst18|add~3233
--operation mode is arithmetic

F1L1670 = D1_UP_DN_INTERNAL $ F1L1116 $ !F1L1663;

--F1L1672 is position_velocity_interface_unit:inst18|add~3235
--operation mode is arithmetic

F1L1672 = CARRY(D1_UP_DN_INTERNAL & (F1L1116 # !F1L1663) # !D1_UP_DN_INTERNAL & F1L1116 & !F1L1663);


--F1L1679 is position_velocity_interface_unit:inst18|add~3245
--operation mode is arithmetic

F1L1679 = F1L1124 $ D1_UP_DN_INTERNAL $ F1L1672;

--F1L1681 is position_velocity_interface_unit:inst18|add~3247
--operation mode is arithmetic

F1L1681 = CARRY(F1L1124 & !D1_UP_DN_INTERNAL & !F1L1672 # !F1L1124 & (!F1L1672 # !D1_UP_DN_INTERNAL));


--F1L1688 is position_velocity_interface_unit:inst18|add~3257
--operation mode is arithmetic

F1L1688 = F1L1132 $ D1_UP_DN_INTERNAL $ !F1L1681;

--F1L1690 is position_velocity_interface_unit:inst18|add~3259
--operation mode is arithmetic

F1L1690 = CARRY(F1L1132 & (D1_UP_DN_INTERNAL # !F1L1681) # !F1L1132 & D1_UP_DN_INTERNAL & !F1L1681);


--F1L1697 is position_velocity_interface_unit:inst18|add~3269
--operation mode is normal

F1L1697 = D1_UP_DN_INTERNAL $ F1L1690 $ F1L1140;


--F1L812 is position_velocity_interface_unit:inst18|Mux~3756
--operation mode is normal

F1L812 = VJ1_dc_address[2] & (VJ1_dc_address[3]) # !VJ1_dc_address[2] & (VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[24]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[24]);


--F1_LATCHED_V_COUNT_Q3[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[24]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[24]_lut_out = F1_VELOCITY_COUNT[24];
F1_LATCHED_V_COUNT_Q3[24] = DFFE(F1_LATCHED_V_COUNT_Q3[24]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[24] is position_velocity_interface_unit:inst18|VELOCITY[24]
--operation mode is normal

F1_VELOCITY[24]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1467;
F1_VELOCITY[24] = DFFE(F1_VELOCITY[24]_lut_out, clk, , , F1L1278);


--HE8L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~537
--operation mode is arithmetic

HE8L36 = CE1_partial_product_node[3][18] $ CE1_partial_product_node[4][16] $ !HE8L39;

--HE8L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~539
--operation mode is arithmetic

HE8L37 = CARRY(CE1_partial_product_node[3][18] & !CE1_partial_product_node[4][16] & !HE8L39 # !CE1_partial_product_node[3][18] & (!HE8L39 # !CE1_partial_product_node[4][16]));


--HE5L34 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~498
--operation mode is arithmetic

HE5L34 = CE1_partial_product_node[5][14] $ CE1_partial_product_node[6][12] $ !HE5L41;

--HE5L35 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~500
--operation mode is arithmetic

HE5L35 = CARRY(CE1_partial_product_node[5][14] & !CE1_partial_product_node[6][12] & !HE5L41 # !CE1_partial_product_node[5][14] & (!HE5L41 # !CE1_partial_product_node[6][12]));


--KJ1L101 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3651
--operation mode is normal

KJ1L101 = YJ1_do_fwd_a_alu & (RJ25_regout $ MJ25_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[24];


--E1_POSITION_PRELOAD[0] is simple_pvu:inst13|POSITION_PRELOAD[0]
--operation mode is normal

E1_POSITION_PRELOAD[0]_lut_out = ZJ1_op_a[0];
E1_POSITION_PRELOAD[0] = DFFE(E1_POSITION_PRELOAD[0]_lut_out, clk, , , E1L347);


--E1L143 is simple_pvu:inst13|POSITION_COUNT[0]~4796
--operation mode is normal

E1L143 = E1L141Q $ E1L139;


--E1L584 is simple_pvu:inst13|VELOCITY~5123
--operation mode is normal

E1L584 = E1_LATCHED_V_COUNT_Q1[31] & E1L627 & E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] # !E1_LATCHED_V_COUNT_Q1[31] & (!E1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & E1L630);


--F1L1441 is position_velocity_interface_unit:inst18|VELOCITY~4547
--operation mode is normal

F1L1441 = F1_LATCHED_V_COUNT_Q1[31] & (F1L1484 & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31]) # !F1_LATCHED_V_COUNT_Q1[31] & F1L1487 & (!F1_PREVIOUS_LATCHED_V_COUNT_Q1[31]);


--F1_LATCHED_V_COUNT_Q2[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[0]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[0]_lut_out = F1_VELOCITY_COUNT[0];
F1_LATCHED_V_COUNT_Q2[0] = DFFE(F1_LATCHED_V_COUNT_Q2[0]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[0]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[0]_lut_out = F1_VELOCITY_COUNT[0];
F1_LATCHED_V_COUNT_Q4[0] = DFFE(F1_LATCHED_V_COUNT_Q4[0]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q1[0] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[0]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[0]_lut_out = F1_VELOCITY_COUNT[0];
F1_LATCHED_V_COUNT_Q1[0] = DFFE(F1_LATCHED_V_COUNT_Q1[0]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--N1_subtract is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|subtract
--operation mode is normal

N1_subtract_lut_out = CJ1_custom_instruction_start[0] & (!LJ1_true_regB[31]) # !CJ1_custom_instruction_start[0] & (N1L66 $ N1_b[31]);
N1_subtract = DFFE(N1_subtract_lut_out, clk, K1_data_out, , JH1L8);


--N1_b[31] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[31]
--operation mode is normal

N1_b[31]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L37));
N1_b[31] = DFFE(N1_b[31]_lut_out, clk, K1_data_out, , N1L290);


--N1L165 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9935
--operation mode is arithmetic

N1L165 = N1_subtract $ N1_b[30] $ !N1L170;

--N1L166 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9937
--operation mode is arithmetic

N1L166 = CARRY(!N1L170 & (N1_subtract $ N1_b[30]));


--N1_q[63] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[63]
--operation mode is normal

N1_q[63]_lut_out = N1L167 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[63] = DFFE(N1_q[63]_lut_out, clk, K1_data_out, , JH1L8);


--N1L167 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9939
--operation mode is arithmetic

N1L167 = N1L165 $ N1_q[62] $ !N1L172;

--N1L168 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9941
--operation mode is arithmetic

N1L168 = CARRY(N1L165 & (N1_q[62] # !N1L172) # !N1L165 & N1_q[62] & !N1L172);


--F1_VELOCITY[26] is position_velocity_interface_unit:inst18|VELOCITY[26]
--operation mode is normal

F1_VELOCITY[26]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1469;
F1_VELOCITY[26] = DFFE(F1_VELOCITY[26]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q3[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[26]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[26]_lut_out = F1_VELOCITY_COUNT[26];
F1_LATCHED_V_COUNT_Q3[26] = DFFE(F1_LATCHED_V_COUNT_Q3[26]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L836 is position_velocity_interface_unit:inst18|Mux~3768
--operation mode is normal

F1L836 = VJ1_dc_address[2] & VJ1_dc_address[3] # !VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[26] # !VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q2[26]));


--HE5L36 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~502
--operation mode is arithmetic

HE5L36 = CE1_partial_product_node[5][16] $ CE1_partial_product_node[6][14] $ !HE5L31;

--HE5L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~504
--operation mode is arithmetic

HE5L37 = CARRY(CE1_partial_product_node[5][16] & !CE1_partial_product_node[6][14] & !HE5L31 # !CE1_partial_product_node[5][16] & (!HE5L31 # !CE1_partial_product_node[6][14]));


--KJ1L102 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3652
--operation mode is normal

KJ1L102 = YJ1_do_fwd_a_alu & (RJ27_regout $ MJ27_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[26];


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[2]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out = E1_LATCHED_V_COUNT_Q1[2];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[2] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[2] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[2]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[2]_lut_out = E1_VELOCITY_COUNT[2];
E1_LATCHED_V_COUNT_Q1[2] = DFFE(E1_LATCHED_V_COUNT_Q1[2]_lut_out, clk, , , E1L86);


--E1L636 is simple_pvu:inst13|add~2506
--operation mode is arithmetic

E1L636 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ E1_LATCHED_V_COUNT_Q1[1] $ !E1L629;

--E1L638 is simple_pvu:inst13|add~2508
--operation mode is arithmetic

E1L638 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & (!E1L629 # !E1_LATCHED_V_COUNT_Q1[1]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & !E1_LATCHED_V_COUNT_Q1[1] & !E1L629);


--E1L639 is simple_pvu:inst13|add~2510
--operation mode is arithmetic

E1L639 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] $ E1_LATCHED_V_COUNT_Q1[1] $ !E1L632;

--E1L641 is simple_pvu:inst13|add~2512
--operation mode is arithmetic

E1L641 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & E1_LATCHED_V_COUNT_Q1[1] & !E1L632 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] & (E1_LATCHED_V_COUNT_Q1[1] # !E1L632));


--E1L651 is simple_pvu:inst13|add~2526
--operation mode is arithmetic

E1L651 = D2_UP_DN_INTERNAL $ E1L161 $ !E1L644;

--E1L653 is simple_pvu:inst13|add~2528
--operation mode is arithmetic

E1L653 = CARRY(D2_UP_DN_INTERNAL & (E1L161 # !E1L644) # !D2_UP_DN_INTERNAL & E1L161 & !E1L644);


--F1L512 is position_velocity_interface_unit:inst18|Mux~3606
--operation mode is normal

F1L512 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[2];


--F1L502 is position_velocity_interface_unit:inst18|Mux~3601
--operation mode is normal

F1L502 = VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[2]);


--F1L510 is position_velocity_interface_unit:inst18|Mux~3605
--operation mode is normal

F1L510 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & F1L506 # !VJ1_dc_address[5] & (F1L508));


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[21]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out = F1_LATCHED_V_COUNT_Q1[21];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[21] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[21]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1664 is position_velocity_interface_unit:inst18|add~3225
--operation mode is arithmetic

F1L1664 = F1_LATCHED_V_COUNT_Q1[20] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ F1L1657;

--F1L1666 is position_velocity_interface_unit:inst18|add~3227
--operation mode is arithmetic

F1L1666 = CARRY(F1_LATCHED_V_COUNT_Q1[20] & (!F1L1657 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[20]) # !F1_LATCHED_V_COUNT_Q1[20] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & !F1L1657);


--F1L1667 is position_velocity_interface_unit:inst18|add~3229
--operation mode is arithmetic

F1L1667 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] $ F1_LATCHED_V_COUNT_Q1[20] $ F1L1660;

--F1L1669 is position_velocity_interface_unit:inst18|add~3231
--operation mode is arithmetic

F1L1669 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & (!F1L1660 # !F1_LATCHED_V_COUNT_Q1[20]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] & !F1_LATCHED_V_COUNT_Q1[20] & !F1L1660);


--CE1_partial_product_node[3][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[3][15]
--operation mode is normal

CE1_partial_product_node[3][15]_lut_out = DE1L20 & (DE1L32 $ !KJ1_true_regA[15]) # !DE1L20 & (!DE1L32 # !KJ1_true_regA[14]);
CE1_partial_product_node[3][15] = DFFE(CE1_partial_product_node[3][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[4][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][13]
--operation mode is normal

CE1_partial_product_node[4][13]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[13]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[12]);
CE1_partial_product_node[4][13] = DFFE(CE1_partial_product_node[4][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][11]
--operation mode is normal

CE1_partial_product_node[5][11]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[11]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[10]);
CE1_partial_product_node[5][11] = DFFE(CE1_partial_product_node[5][11]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][9] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][9]
--operation mode is normal

CE1_partial_product_node[6][9]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[9]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[8]);
CE1_partial_product_node[6][9] = DFFE(CE1_partial_product_node[6][9]_lut_out, clk, K1_data_out, , JH1L8);


--F1_BOUNCEBACK_COMPARE[11] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[11]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[11]_lut_out = F1L1044 $ F1L33;
F1_BOUNCEBACK_COMPARE[11] = DFFE(F1_BOUNCEBACK_COMPARE[11]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L36 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[11]~117
--operation mode is arithmetic

F1L36 = CARRY(!F1L1044 & !F1L33);


--F1_BOUNCEBACK_COMPARE[10] is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[10]
--operation mode is arithmetic

F1_BOUNCEBACK_COMPARE[10]_lut_out = F1L1036 $ (!F1L30);
F1_BOUNCEBACK_COMPARE[10] = DFFE(F1_BOUNCEBACK_COMPARE[10]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L33 is position_velocity_interface_unit:inst18|BOUNCEBACK_COMPARE[10]~111
--operation mode is arithmetic

F1L33 = CARRY(F1L1036 # !F1L30);


--F1_PB_COMPARE[2] is position_velocity_interface_unit:inst18|PB_COMPARE[2]
--operation mode is arithmetic

F1_PB_COMPARE[2]_lut_out = !F1_PB_COMPARE[2];
F1_PB_COMPARE[2] = DFFE(F1_PB_COMPARE[2]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L908 is position_velocity_interface_unit:inst18|PB_COMPARE[2]~941
--operation mode is arithmetic

F1L908 = CARRY(!F1_PB_COMPARE[2]);


--F1_PB_COMPARE[4] is position_velocity_interface_unit:inst18|PB_COMPARE[4]
--operation mode is arithmetic

F1_PB_COMPARE[4]_lut_out = F1_PB_COMPARE[4] $ (!F1L911);
F1_PB_COMPARE[4] = DFFE(F1_PB_COMPARE[4]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L914 is position_velocity_interface_unit:inst18|PB_COMPARE[4]~947
--operation mode is arithmetic

F1L914 = CARRY(F1_PB_COMPARE[4] & (!F1L911));


--F1_PB_COMPARE[9] is position_velocity_interface_unit:inst18|PB_COMPARE[9]
--operation mode is arithmetic

F1_PB_COMPARE[9]_lut_out = F1_PB_COMPARE[9] $ F1L926;
F1_PB_COMPARE[9] = DFFE(F1_PB_COMPARE[9]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L929 is position_velocity_interface_unit:inst18|PB_COMPARE[9]~950
--operation mode is arithmetic

F1L929 = CARRY(!F1L926 # !F1_PB_COMPARE[9]);


--F1_PB_COMPARE[10] is position_velocity_interface_unit:inst18|PB_COMPARE[10]
--operation mode is arithmetic

F1_PB_COMPARE[10]_lut_out = F1_PB_COMPARE[10] $ (!F1L929);
F1_PB_COMPARE[10] = DFFE(F1_PB_COMPARE[10]_lut_out, clk, !SC1_data_out[0], , F1L62);

--F1L932 is position_velocity_interface_unit:inst18|PB_COMPARE[10]~944
--operation mode is arithmetic

F1L932 = CARRY(F1_PB_COMPARE[10] & (!F1L929));


--F1L1745 is position_velocity_interface_unit:inst18|add~3337
--operation mode is arithmetic

F1L1745 = F1_PB_COMPARE[10] $ F1L1756;

--F1L1747 is position_velocity_interface_unit:inst18|add~3339
--operation mode is arithmetic

F1L1747 = CARRY(F1_PB_COMPARE[10] # !F1L1756);


--F1L1751 is position_velocity_interface_unit:inst18|add~3345
--operation mode is arithmetic

F1L1751 = F1_PB_COMPARE[2];

--F1L1753 is position_velocity_interface_unit:inst18|add~3347
--operation mode is arithmetic

F1L1753 = CARRY(!F1_PB_COMPARE[2]);


--F1L1748 is position_velocity_interface_unit:inst18|add~3341
--operation mode is arithmetic

F1L1748 = F1_PB_COMPARE[4] $ F1L1759;

--F1L1750 is position_velocity_interface_unit:inst18|add~3343
--operation mode is arithmetic

F1L1750 = CARRY(F1_PB_COMPARE[4] # !F1L1759);


--F1L1754 is position_velocity_interface_unit:inst18|add~3349
--operation mode is arithmetic

F1L1754 = F1_PB_COMPARE[9] $ !F1L1762;

--F1L1756 is position_velocity_interface_unit:inst18|add~3351
--operation mode is arithmetic

F1L1756 = CARRY(!F1_PB_COMPARE[9] & !F1L1762);


--F1_LATCHED_V_COUNT_Q3[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[28]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[28]_lut_out = F1_VELOCITY_COUNT[28];
F1_LATCHED_V_COUNT_Q3[28] = DFFE(F1_LATCHED_V_COUNT_Q3[28]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L860 is position_velocity_interface_unit:inst18|Mux~3780
--operation mode is normal

F1L860 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[28]) # !VJ1_dc_address[3] & !VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q2[28]);


--F1_VELOCITY[28] is position_velocity_interface_unit:inst18|VELOCITY[28]
--operation mode is normal

F1_VELOCITY[28]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1471;
F1_VELOCITY[28] = DFFE(F1_VELOCITY[28]_lut_out, clk, , , F1L1278);


--E1L866 is simple_pvu:inst13|add~2814
--operation mode is arithmetic

E1L866 = E1_LATCHED_V_COUNT_Q1[28] $ E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ E1L862;

--E1L868 is simple_pvu:inst13|add~2816
--operation mode is arithmetic

E1L868 = CARRY(E1_LATCHED_V_COUNT_Q1[28] & (!E1L862 # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[28]) # !E1_LATCHED_V_COUNT_Q1[28] & !E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & !E1L862);


--E1L869 is simple_pvu:inst13|add~2818
--operation mode is arithmetic

E1L869 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ E1_LATCHED_V_COUNT_Q1[28] $ E1L865;

--E1L871 is simple_pvu:inst13|add~2820
--operation mode is arithmetic

E1L871 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & (!E1L865 # !E1_LATCHED_V_COUNT_Q1[28]) # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & !E1_LATCHED_V_COUNT_Q1[28] & !E1L865);


--HE5L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~506
--operation mode is arithmetic

HE5L38 = CE1_partial_product_node[5][18] $ CE1_partial_product_node[6][16] $ !HE5L33;

--HE5L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~508
--operation mode is arithmetic

HE5L39 = CARRY(CE1_partial_product_node[5][18] & !CE1_partial_product_node[6][16] & !HE5L33 # !CE1_partial_product_node[5][18] & (!HE5L33 # !CE1_partial_product_node[6][16]));


--KJ1L103 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3653
--operation mode is normal

KJ1L103 = YJ1_do_fwd_a_alu & (RJ29_regout $ MJ29_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[28];


--D2L33 is quad_decoder:inst10|Mux~652
--operation mode is normal

D2L33 = D2_TMPBB & !D2_TMPAA & (!D2_CLK_CTR[1] # !D2_CLK_CTR[0]) # !D2_TMPBB & (!D2_CLK_CTR[1] # !D2_CLK_CTR[0] # !D2_TMPAA);


--D2L25 is quad_decoder:inst10|Mux~648
--operation mode is normal

D2L25 = D2_TMPAA & (!D2_CLK_CTR[0] # !D2_TMPBB # !D2_CLK_CTR[1]) # !D2_TMPAA & !D2_TMPBB & (!D2_CLK_CTR[0] # !D2_CLK_CTR[1]);


--D2L31 is quad_decoder:inst10|Mux~651
--operation mode is normal

D2L31 = D2_AAA & (D2_BBB # D2L27) # !D2_AAA & !D2_BBB & (D2L29);


--D2L44 is quad_decoder:inst10|REQUEST_FOR_SP_Q1~1188
--operation mode is normal

D2L44 = D2_CLK_CTR[0] & D2_CLK_CTR[1];

--D2L48 is quad_decoder:inst10|REQUEST_FOR_SP_Q1~1191
--operation mode is normal

D2L48 = D2_CLK_CTR[0] & D2_CLK_CTR[1];


--E1L169 is simple_pvu:inst13|POSITION_COUNT[3]~4872
--operation mode is normal

E1L169 = E1L1057 & (E1_POSITION_PRELOAD[3]) # !E1L1057 & (E1L165Q $ (E1L163));


--F1L540 is position_velocity_interface_unit:inst18|Mux~3620
--operation mode is normal

F1L540 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[4];


--F1L530 is position_velocity_interface_unit:inst18|Mux~3615
--operation mode is normal

F1L530 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[4];


--F1L538 is position_velocity_interface_unit:inst18|Mux~3619
--operation mode is normal

F1L538 = VJ1_dc_address[4] & (VJ1_dc_address[5]) # !VJ1_dc_address[4] & (VJ1_dc_address[5] & (F1L534) # !VJ1_dc_address[5] & F1L536);


--DE1L3 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~44
--operation mode is normal

DE1L3 = LJ1L59 $ LJ1L46;


--FB1L10 is dual_processor:inst|adc_spi:the_adc_spi|EOP~339
--operation mode is normal

FB1L10 = HG1_op_a[1] & FB1_endofpacketvalue_reg[1] & (HG1_op_a[12] $ !FB1_endofpacketvalue_reg[12]) # !HG1_op_a[1] & !FB1_endofpacketvalue_reg[1] & (HG1_op_a[12] $ !FB1_endofpacketvalue_reg[12]);

--FB1L22 is dual_processor:inst|adc_spi:the_adc_spi|EOP~363
--operation mode is normal

FB1L22 = HG1_op_a[1] & FB1_endofpacketvalue_reg[1] & (HG1_op_a[12] $ !FB1_endofpacketvalue_reg[12]) # !HG1_op_a[1] & !FB1_endofpacketvalue_reg[1] & (HG1_op_a[12] $ !FB1_endofpacketvalue_reg[12]);


--FB1L16 is dual_processor:inst|adc_spi:the_adc_spi|EOP~351
--operation mode is normal

FB1L16 = (HG1_op_a[2] & FB1_endofpacketvalue_reg[2] & (HG1_op_a[15] $ !FB1_endofpacketvalue_reg[15]) # !HG1_op_a[2] & !FB1_endofpacketvalue_reg[2] & (HG1_op_a[15] $ !FB1_endofpacketvalue_reg[15])) & CASCADE(FB1L22);


--FB1L11 is dual_processor:inst|adc_spi:the_adc_spi|EOP~341
--operation mode is normal

FB1L11 = HG1_op_a[8] & FB1_endofpacketvalue_reg[8] & (HG1_op_a[7] $ !FB1_endofpacketvalue_reg[7]) # !HG1_op_a[8] & !FB1_endofpacketvalue_reg[8] & (HG1_op_a[7] $ !FB1_endofpacketvalue_reg[7]);

--FB1L23 is dual_processor:inst|adc_spi:the_adc_spi|EOP~364
--operation mode is normal

FB1L23 = HG1_op_a[8] & FB1_endofpacketvalue_reg[8] & (HG1_op_a[7] $ !FB1_endofpacketvalue_reg[7]) # !HG1_op_a[8] & !FB1_endofpacketvalue_reg[8] & (HG1_op_a[7] $ !FB1_endofpacketvalue_reg[7]);


--FB1L17 is dual_processor:inst|adc_spi:the_adc_spi|EOP~352
--operation mode is normal

FB1L17 = (HG1_op_a[10] & FB1_endofpacketvalue_reg[10] & (HG1_op_a[9] $ !FB1_endofpacketvalue_reg[9]) # !HG1_op_a[10] & !FB1_endofpacketvalue_reg[10] & (HG1_op_a[9] $ !FB1_endofpacketvalue_reg[9])) & CASCADE(FB1L23);


--FB1L12 is dual_processor:inst|adc_spi:the_adc_spi|EOP~343
--operation mode is normal

FB1L12 = HG1_op_a[3] & FB1_endofpacketvalue_reg[3] & (HG1_op_a[0] $ !FB1_endofpacketvalue_reg[0]) # !HG1_op_a[3] & !FB1_endofpacketvalue_reg[3] & (HG1_op_a[0] $ !FB1_endofpacketvalue_reg[0]);

--FB1L24 is dual_processor:inst|adc_spi:the_adc_spi|EOP~365
--operation mode is normal

FB1L24 = HG1_op_a[3] & FB1_endofpacketvalue_reg[3] & (HG1_op_a[0] $ !FB1_endofpacketvalue_reg[0]) # !HG1_op_a[3] & !FB1_endofpacketvalue_reg[3] & (HG1_op_a[0] $ !FB1_endofpacketvalue_reg[0]);


--FB1L18 is dual_processor:inst|adc_spi:the_adc_spi|EOP~353
--operation mode is normal

FB1L18 = (HG1_op_a[11] & FB1_endofpacketvalue_reg[11] & (HG1_op_a[4] $ !FB1_endofpacketvalue_reg[4]) # !HG1_op_a[11] & !FB1_endofpacketvalue_reg[11] & (HG1_op_a[4] $ !FB1_endofpacketvalue_reg[4])) & CASCADE(FB1L24);


--FB1L13 is dual_processor:inst|adc_spi:the_adc_spi|EOP~345
--operation mode is normal

FB1L13 = HG1_op_a[13] & FB1_endofpacketvalue_reg[13] & (HG1_op_a[5] $ !FB1_endofpacketvalue_reg[5]) # !HG1_op_a[13] & !FB1_endofpacketvalue_reg[13] & (HG1_op_a[5] $ !FB1_endofpacketvalue_reg[5]);

--FB1L25 is dual_processor:inst|adc_spi:the_adc_spi|EOP~366
--operation mode is normal

FB1L25 = HG1_op_a[13] & FB1_endofpacketvalue_reg[13] & (HG1_op_a[5] $ !FB1_endofpacketvalue_reg[5]) # !HG1_op_a[13] & !FB1_endofpacketvalue_reg[13] & (HG1_op_a[5] $ !FB1_endofpacketvalue_reg[5]);


--FB1L19 is dual_processor:inst|adc_spi:the_adc_spi|EOP~354
--operation mode is normal

FB1L19 = (HG1_op_a[6] & FB1_endofpacketvalue_reg[6] & (HG1_op_a[14] $ !FB1_endofpacketvalue_reg[14]) # !HG1_op_a[6] & !FB1_endofpacketvalue_reg[6] & (HG1_op_a[14] $ !FB1_endofpacketvalue_reg[14])) & CASCADE(FB1L25);


--FB1L14 is dual_processor:inst|adc_spi:the_adc_spi|EOP~347
--operation mode is normal

FB1L14 = FB1_endofpacketvalue_reg[1] & FB1_rx_holding_reg[1] & (FB1_endofpacketvalue_reg[12] $ !FB1_rx_holding_reg[12]) # !FB1_endofpacketvalue_reg[1] & !FB1_rx_holding_reg[1] & (FB1_endofpacketvalue_reg[12] $ !FB1_rx_holding_reg[12]);

--FB1L26 is dual_processor:inst|adc_spi:the_adc_spi|EOP~367
--operation mode is normal

FB1L26 = FB1_endofpacketvalue_reg[1] & FB1_rx_holding_reg[1] & (FB1_endofpacketvalue_reg[12] $ !FB1_rx_holding_reg[12]) # !FB1_endofpacketvalue_reg[1] & !FB1_rx_holding_reg[1] & (FB1_endofpacketvalue_reg[12] $ !FB1_rx_holding_reg[12]);


--FB1L20 is dual_processor:inst|adc_spi:the_adc_spi|EOP~355
--operation mode is normal

FB1L20 = (FB1_endofpacketvalue_reg[2] & FB1_rx_holding_reg[2] & (FB1_endofpacketvalue_reg[15] $ !FB1_rx_holding_reg[15]) # !FB1_endofpacketvalue_reg[2] & !FB1_rx_holding_reg[2] & (FB1_endofpacketvalue_reg[15] $ !FB1_rx_holding_reg[15])) & CASCADE(FB1L26);


--FB1L15 is dual_processor:inst|adc_spi:the_adc_spi|EOP~349
--operation mode is normal

FB1L15 = FB1_endofpacketvalue_reg[8] & FB1_rx_holding_reg[8] & (FB1_endofpacketvalue_reg[7] $ !FB1_rx_holding_reg[7]) # !FB1_endofpacketvalue_reg[8] & !FB1_rx_holding_reg[8] & (FB1_endofpacketvalue_reg[7] $ !FB1_rx_holding_reg[7]);

--FB1L27 is dual_processor:inst|adc_spi:the_adc_spi|EOP~368
--operation mode is normal

FB1L27 = FB1_endofpacketvalue_reg[8] & FB1_rx_holding_reg[8] & (FB1_endofpacketvalue_reg[7] $ !FB1_rx_holding_reg[7]) # !FB1_endofpacketvalue_reg[8] & !FB1_rx_holding_reg[8] & (FB1_endofpacketvalue_reg[7] $ !FB1_rx_holding_reg[7]);


--FB1L21 is dual_processor:inst|adc_spi:the_adc_spi|EOP~356
--operation mode is normal

FB1L21 = (FB1_endofpacketvalue_reg[10] & FB1_rx_holding_reg[10] & (FB1_endofpacketvalue_reg[9] $ !FB1_rx_holding_reg[9]) # !FB1_endofpacketvalue_reg[10] & !FB1_rx_holding_reg[10] & (FB1_endofpacketvalue_reg[9] $ !FB1_rx_holding_reg[9])) & CASCADE(FB1L27);


--F1_LATCHED_V_COUNT_Q2[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[29]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[29]_lut_out = F1_VELOCITY_COUNT[29];
F1_LATCHED_V_COUNT_Q2[29] = DFFE(F1_LATCHED_V_COUNT_Q2[29]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[29]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[29]_lut_out = F1_VELOCITY_COUNT[29];
F1_LATCHED_V_COUNT_Q3[29] = DFFE(F1_LATCHED_V_COUNT_Q3[29]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L1729 is position_velocity_interface_unit:inst18|add~3313
--operation mode is arithmetic

F1L1729 = F1_LATCHED_V_COUNT_Q1[29] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ !F1L1725;

--F1L1731 is position_velocity_interface_unit:inst18|add~3315
--operation mode is arithmetic

F1L1731 = CARRY(F1_LATCHED_V_COUNT_Q1[29] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & !F1L1725 # !F1_LATCHED_V_COUNT_Q1[29] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] # !F1L1725));


--F1L1732 is position_velocity_interface_unit:inst18|add~3317
--operation mode is arithmetic

F1L1732 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] $ F1_LATCHED_V_COUNT_Q1[29] $ !F1L1728;

--F1L1734 is position_velocity_interface_unit:inst18|add~3319
--operation mode is arithmetic

F1L1734 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & F1_LATCHED_V_COUNT_Q1[29] & !F1L1728 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] & (F1_LATCHED_V_COUNT_Q1[29] # !F1L1728));


--F1_LATCHED_V_COUNT_Q1[29] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[29]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[29]_lut_out = F1_VELOCITY_COUNT[29];
F1_LATCHED_V_COUNT_Q1[29] = DFFE(F1_LATCHED_V_COUNT_Q1[29]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[29] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[29]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[29]_lut_out = E1_VELOCITY_COUNT[29];
E1_LATCHED_V_COUNT_Q1[29] = DFFE(E1_LATCHED_V_COUNT_Q1[29]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[29]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out = E1_LATCHED_V_COUNT_Q1[29];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[29] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--KJ1L104 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3654
--operation mode is normal

KJ1L104 = YJ1_do_fwd_a_alu & (RJ30_regout $ MJ30_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[29];


--F1L546 is position_velocity_interface_unit:inst18|Mux~3623
--operation mode is normal

F1L546 = VJ1_dc_address[3] & (F1L544 & (F1_VELOCITY[5]) # !F1L544 & F1_LATCHED_V_COUNT_Q4[5]) # !VJ1_dc_address[3] & (F1L544);


--F1L554 is position_velocity_interface_unit:inst18|Mux~3627
--operation mode is normal

F1L554 = !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_VELOCITY_COUNT[5];


--F1L552 is position_velocity_interface_unit:inst18|Mux~3626
--operation mode is normal

F1L552 = VJ1_dc_address[4] & (F1L548 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L550);


--F1_LATCHED_V_COUNT_Q2[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[23]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[23]_lut_out = F1_VELOCITY_COUNT[23];
F1_LATCHED_V_COUNT_Q2[23] = DFFE(F1_LATCHED_V_COUNT_Q2[23]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[23]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[23]_lut_out = F1_VELOCITY_COUNT[23];
F1_LATCHED_V_COUNT_Q3[23] = DFFE(F1_LATCHED_V_COUNT_Q3[23]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L1694 is position_velocity_interface_unit:inst18|add~3265
--operation mode is arithmetic

F1L1694 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ F1_LATCHED_V_COUNT_Q1[23] $ !F1L1687;

--F1L1696 is position_velocity_interface_unit:inst18|add~3267
--operation mode is arithmetic

F1L1696 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & F1_LATCHED_V_COUNT_Q1[23] & !F1L1687 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & (F1_LATCHED_V_COUNT_Q1[23] # !F1L1687));


--F1L1691 is position_velocity_interface_unit:inst18|add~3261
--operation mode is arithmetic

F1L1691 = F1_LATCHED_V_COUNT_Q1[23] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] $ !F1L1684;

--F1L1693 is position_velocity_interface_unit:inst18|add~3263
--operation mode is arithmetic

F1L1693 = CARRY(F1_LATCHED_V_COUNT_Q1[23] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] & !F1L1684 # !F1_LATCHED_V_COUNT_Q1[23] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] # !F1L1684));


--F1_LATCHED_V_COUNT_Q1[23] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[23]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[23]_lut_out = F1_VELOCITY_COUNT[23];
F1_LATCHED_V_COUNT_Q1[23] = DFFE(F1_LATCHED_V_COUNT_Q1[23]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[23] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[23]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[23]_lut_out = E1_VELOCITY_COUNT[23];
E1_LATCHED_V_COUNT_Q1[23] = DFFE(E1_LATCHED_V_COUNT_Q1[23]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[23]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out = E1_LATCHED_V_COUNT_Q1[23];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[23] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--HE8L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~541
--operation mode is arithmetic

HE8L38 = CE1_partial_product_node[3][18] $ CE1_partial_product_node[4][15] $ HE8L29;

--HE8L39 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~543
--operation mode is arithmetic

HE8L39 = CARRY(CE1_partial_product_node[3][18] & (CE1_partial_product_node[4][15] # !HE8L29) # !CE1_partial_product_node[3][18] & CE1_partial_product_node[4][15] & !HE8L29);


--HE5L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~510
--operation mode is arithmetic

HE5L40 = CE1_partial_product_node[5][13] $ CE1_partial_product_node[6][11] $ HE5L23;

--HE5L41 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~512
--operation mode is arithmetic

HE5L41 = CARRY(CE1_partial_product_node[5][13] & (CE1_partial_product_node[6][11] # !HE5L23) # !CE1_partial_product_node[5][13] & CE1_partial_product_node[6][11] & !HE5L23);


--KJ1L105 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_op_a_condition:the_enet_nios_op_a_condition|true_regA~3655
--operation mode is normal

KJ1L105 = YJ1_do_fwd_a_alu & (RJ24_regout $ MJ24_regout) # !YJ1_do_fwd_a_alu & ZJ1_op_a[23];


--F1_LATCHED_V_COUNT_Q2[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[15]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[15]_lut_out = F1_VELOCITY_COUNT[15];
F1_LATCHED_V_COUNT_Q2[15] = DFFE(F1_LATCHED_V_COUNT_Q2[15]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[15]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[15]_lut_out = F1_VELOCITY_COUNT[15];
F1_LATCHED_V_COUNT_Q3[15] = DFFE(F1_LATCHED_V_COUNT_Q3[15]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L1622 is position_velocity_interface_unit:inst18|add~3169
--operation mode is arithmetic

F1L1622 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ F1_LATCHED_V_COUNT_Q1[15] $ !F1L1615;

--F1L1624 is position_velocity_interface_unit:inst18|add~3171
--operation mode is arithmetic

F1L1624 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & F1_LATCHED_V_COUNT_Q1[15] & !F1L1615 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & (F1_LATCHED_V_COUNT_Q1[15] # !F1L1615));


--F1L1619 is position_velocity_interface_unit:inst18|add~3165
--operation mode is arithmetic

F1L1619 = F1_LATCHED_V_COUNT_Q1[15] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] $ !F1L1612;

--F1L1621 is position_velocity_interface_unit:inst18|add~3167
--operation mode is arithmetic

F1L1621 = CARRY(F1_LATCHED_V_COUNT_Q1[15] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] & !F1L1612 # !F1_LATCHED_V_COUNT_Q1[15] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] # !F1L1612));


--F1L1074 is position_velocity_interface_unit:inst18|POSITION_COUNT[15]~4289
--operation mode is normal

F1L1074 = F1L1072Q $ F1L1070;


--F1_LATCHED_V_COUNT_Q1[15] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[15]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[15]_lut_out = F1_VELOCITY_COUNT[15];
F1_LATCHED_V_COUNT_Q1[15] = DFFE(F1_LATCHED_V_COUNT_Q1[15]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--DE1L26 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[6]~1129
--operation mode is normal

DE1L26 = LJ1L63 $ PH1_byte_complement[1] $ DE1L25;


--DE1L27 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel0_a[6]~1130
--operation mode is normal

DE1L27 = LJ1_true_regB[13] & (LJ1_true_regB[12] # DE1L25);


--DE1L8 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~129
--operation mode is normal

DE1L8 = LJ1L47 $ LJ1L62;


--DE1L37 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[6]~13
--operation mode is normal

DE1L37 = DE1L36 & DE1L7 # !DE1L36 & (LJ1_true_regB[13]);


--DE1L38 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|sel1_a[6]~1060
--operation mode is normal

DE1L38 = LJ1_true_regB[13] & (LJ1_true_regB[12] # DE1L36);


--D1_LATCHED_QUADRATURE_ERROR is quad_decoder:inst12|LATCHED_QUADRATURE_ERROR
--operation mode is normal

D1_LATCHED_QUADRATURE_ERROR_lut_out = D1L18 # D1_CNT[1] & D1_LATCHED_QUADRATURE_ERROR & D1L14;
D1_LATCHED_QUADRATURE_ERROR = DFFE(D1_LATCHED_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--F1_LATCHED_V_COUNT_Q3[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[30]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
F1_LATCHED_V_COUNT_Q3[30] = DFFE(F1_LATCHED_V_COUNT_Q3[30]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[30] is position_velocity_interface_unit:inst18|VELOCITY[30]
--operation mode is normal

F1_VELOCITY[30]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1473;
F1_VELOCITY[30] = DFFE(F1_VELOCITY[30]_lut_out, clk, , , F1L1278);


--F1L884 is position_velocity_interface_unit:inst18|Mux~3792
--operation mode is normal

F1L884 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[30]) # !VJ1_dc_address[3] & !VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q2[30]);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[14]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out = E1_LATCHED_V_COUNT_Q1[14];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[14] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[14] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[14]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[14]_lut_out = E1_VELOCITY_COUNT[14];
E1_LATCHED_V_COUNT_Q1[14] = DFFE(E1_LATCHED_V_COUNT_Q1[14]_lut_out, clk, , , E1L86);


--E1L759 is simple_pvu:inst13|add~2670
--operation mode is arithmetic

E1L759 = D2_UP_DN_INTERNAL $ E1L235 $ !E1L752;

--E1L761 is simple_pvu:inst13|add~2672
--operation mode is arithmetic

E1L761 = CARRY(D2_UP_DN_INTERNAL & (E1L235 # !E1L752) # !D2_UP_DN_INTERNAL & E1L235 & !E1L752);


--F1_LATCHED_V_COUNT_Q3[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[14]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[14]_lut_out = F1_VELOCITY_COUNT[14];
F1_LATCHED_V_COUNT_Q3[14] = DFFE(F1_LATCHED_V_COUNT_Q3[14]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[14] is position_velocity_interface_unit:inst18|VELOCITY[14]
--operation mode is normal

F1_VELOCITY[14]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1457;
F1_VELOCITY[14] = DFFE(F1_VELOCITY[14]_lut_out, clk, , , F1L1278);


--F1L672 is position_velocity_interface_unit:inst18|Mux~3686
--operation mode is normal

F1L672 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[14]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[14] & !VJ1_dc_address[2];


--F1L1066 is position_velocity_interface_unit:inst18|POSITION_COUNT[14]~4287
--operation mode is normal

F1L1066 = F1L1062 $ (F1L1064Q);


--E1L750 is simple_pvu:inst13|add~2658
--operation mode is arithmetic

E1L750 = D2_UP_DN_INTERNAL $ E1L229 $ E1L743;

--E1L752 is simple_pvu:inst13|add~2660
--operation mode is arithmetic

E1L752 = CARRY(D2_UP_DN_INTERNAL & !E1L229 & !E1L743 # !D2_UP_DN_INTERNAL & (!E1L743 # !E1L229));


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[13]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out = E1_LATCHED_V_COUNT_Q1[13];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[13] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[13] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[13]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[13]_lut_out = E1_VELOCITY_COUNT[13];
E1_LATCHED_V_COUNT_Q1[13] = DFFE(E1_LATCHED_V_COUNT_Q1[13]_lut_out, clk, , , E1L86);


--F1L1604 is position_velocity_interface_unit:inst18|add~3145
--operation mode is arithmetic

F1L1604 = F1_LATCHED_V_COUNT_Q1[13] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ !F1L1597;

--F1L1606 is position_velocity_interface_unit:inst18|add~3147
--operation mode is arithmetic

F1L1606 = CARRY(F1_LATCHED_V_COUNT_Q1[13] & (!F1L1597 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[13]) # !F1_LATCHED_V_COUNT_Q1[13] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & !F1L1597);


--F1L1601 is position_velocity_interface_unit:inst18|add~3141
--operation mode is arithmetic

F1L1601 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] $ F1_LATCHED_V_COUNT_Q1[13] $ !F1L1594;

--F1L1603 is position_velocity_interface_unit:inst18|add~3143
--operation mode is arithmetic

F1L1603 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & (!F1L1594 # !F1_LATCHED_V_COUNT_Q1[13]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] & !F1_LATCHED_V_COUNT_Q1[13] & !F1L1594);


--F1_LATCHED_V_COUNT_Q3[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[13]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[13]_lut_out = F1_VELOCITY_COUNT[13];
F1_LATCHED_V_COUNT_Q3[13] = DFFE(F1_LATCHED_V_COUNT_Q3[13]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[13]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[13]_lut_out = F1_VELOCITY_COUNT[13];
F1_LATCHED_V_COUNT_Q2[13] = DFFE(F1_LATCHED_V_COUNT_Q2[13]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q1[13] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[13]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[13]_lut_out = F1_VELOCITY_COUNT[13];
F1_LATCHED_V_COUNT_Q1[13] = DFFE(F1_LATCHED_V_COUNT_Q1[13]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[12]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out = E1_LATCHED_V_COUNT_Q1[12];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[12] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[12] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[12]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[12]_lut_out = E1_VELOCITY_COUNT[12];
E1_LATCHED_V_COUNT_Q1[12] = DFFE(E1_LATCHED_V_COUNT_Q1[12]_lut_out, clk, , , E1L86);


--E1L741 is simple_pvu:inst13|add~2646
--operation mode is arithmetic

E1L741 = D2_UP_DN_INTERNAL $ E1L223 $ !E1L734;

--E1L743 is simple_pvu:inst13|add~2648
--operation mode is arithmetic

E1L743 = CARRY(D2_UP_DN_INTERNAL & (E1L223 # !E1L734) # !D2_UP_DN_INTERNAL & E1L223 & !E1L734);


--F1_LATCHED_V_COUNT_Q3[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[12]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[12]_lut_out = F1_VELOCITY_COUNT[12];
F1_LATCHED_V_COUNT_Q3[12] = DFFE(F1_LATCHED_V_COUNT_Q3[12]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L644 is position_velocity_interface_unit:inst18|Mux~3672
--operation mode is normal

F1L644 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[12]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[12] & !VJ1_dc_address[2];


--F1_VELOCITY[12] is position_velocity_interface_unit:inst18|VELOCITY[12]
--operation mode is normal

F1_VELOCITY[12]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1455;
F1_VELOCITY[12] = DFFE(F1_VELOCITY[12]_lut_out, clk, , , F1L1278);


--D1_REQUEST_FOR_SP_Q3 is quad_decoder:inst12|REQUEST_FOR_SP_Q3
--operation mode is normal

D1_REQUEST_FOR_SP_Q3_lut_out = D1L46 & D1_AAA & (D1L42) # !D1L46 & (D1_REQUEST_FOR_SP_Q3);
D1_REQUEST_FOR_SP_Q3 = DFFE(D1_REQUEST_FOR_SP_Q3_lut_out, clk, !SC1_data_out[0], , );


--F1_PREV_Q3 is position_velocity_interface_unit:inst18|PREV_Q3
--operation mode is normal

F1_PREV_Q3_lut_out = SC1_data_out[0] & (F1_PREV_Q3) # !SC1_data_out[0] & D1_REQUEST_FOR_SP_Q3;
F1_PREV_Q3 = DFFE(F1_PREV_Q3_lut_out, clk, , , );


--D1_REQUEST_FOR_SP_Q4 is quad_decoder:inst12|REQUEST_FOR_SP_Q4
--operation mode is normal

D1_REQUEST_FOR_SP_Q4_lut_out = D1L46 & !D1_TMPBB & !D1_TMPAA # !D1L46 & (D1_REQUEST_FOR_SP_Q4);
D1_REQUEST_FOR_SP_Q4 = DFFE(D1_REQUEST_FOR_SP_Q4_lut_out, clk, !SC1_data_out[0], , );


--F1_PREV_Q4 is position_velocity_interface_unit:inst18|PREV_Q4
--operation mode is normal

F1_PREV_Q4_lut_out = SC1_data_out[0] & (F1_PREV_Q4) # !SC1_data_out[0] & D1_REQUEST_FOR_SP_Q4;
F1_PREV_Q4 = DFFE(F1_PREV_Q4_lut_out, clk, , , );


--F1_PREV_Q2 is position_velocity_interface_unit:inst18|PREV_Q2
--operation mode is normal

F1_PREV_Q2_lut_out = SC1_data_out[0] & (F1_PREV_Q2) # !SC1_data_out[0] & D1_REQUEST_FOR_SP_Q2;
F1_PREV_Q2 = DFFE(F1_PREV_Q2_lut_out, clk, , , );


--D1_REQUEST_FOR_SP_Q2 is quad_decoder:inst12|REQUEST_FOR_SP_Q2
--operation mode is normal

D1_REQUEST_FOR_SP_Q2_lut_out = D1L46 & D1_TMPBB & D1_TMPAA # !D1L46 & (D1_REQUEST_FOR_SP_Q2);
D1_REQUEST_FOR_SP_Q2 = DFFE(D1_REQUEST_FOR_SP_Q2_lut_out, clk, !SC1_data_out[0], , );


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[10]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out = F1_LATCHED_V_COUNT_Q1[10];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[10] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[10]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1568 is position_velocity_interface_unit:inst18|add~3097
--operation mode is arithmetic

F1L1568 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ F1_LATCHED_V_COUNT_Q1[9] $ !F1L1561;

--F1L1570 is position_velocity_interface_unit:inst18|add~3099
--operation mode is arithmetic

F1L1570 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & F1_LATCHED_V_COUNT_Q1[9] & !F1L1561 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & (F1_LATCHED_V_COUNT_Q1[9] # !F1L1561));


--F1L1565 is position_velocity_interface_unit:inst18|add~3093
--operation mode is arithmetic

F1L1565 = F1_LATCHED_V_COUNT_Q1[9] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] $ !F1L1558;

--F1L1567 is position_velocity_interface_unit:inst18|add~3095
--operation mode is arithmetic

F1L1567 = CARRY(F1_LATCHED_V_COUNT_Q1[9] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] & !F1L1558 # !F1_LATCHED_V_COUNT_Q1[9] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] # !F1L1558));


--F1L56 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~467
--operation mode is normal

F1L56 = !F1_VEL_CLK_DIVISOR[2] & (F1_VEL_CLK_DIVISOR[1] & (F1_CNT[1]) # !F1_VEL_CLK_DIVISOR[1] & F1_CNT[3]);


--F1L54 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~466
--operation mode is normal

F1L54 = F1_VEL_CLK_DIVISOR[2] & (F1_CNT[2]);


--F1_CNT[0] is position_velocity_interface_unit:inst18|CNT[0]
--operation mode is normal

F1_CNT[0]_lut_out = !F1_CNT[0];
F1_CNT[0] = DFFE(F1_CNT[0]_lut_out, clk, !SC1_data_out[0], , );


--F1L52 is position_velocity_interface_unit:inst18|ENABLE_VELOCITY_CTR~465
--operation mode is normal

F1L52 = !F1_VEL_CLK_DIVISOR[0] & (F1_VEL_CLK_DIVISOR[1] & !F1_VEL_CLK_DIVISOR[3] & !F1_VEL_CLK_DIVISOR[2] # !F1_VEL_CLK_DIVISOR[1] & (F1_VEL_CLK_DIVISOR[3] $ F1_VEL_CLK_DIVISOR[2]));


--DE1L6 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~95
--operation mode is normal

DE1L6 = LJ1L49 $ LJ1L64;


--D1L42 is quad_decoder:inst12|REQUEST_FOR_SP_Q1~1181
--operation mode is normal

D1L42 = D1_TMPBB $ D1_TMPAA;


--F1_VELOCITY_COUNT[7] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[7]
--operation mode is arithmetic

F1_VELOCITY_COUNT[7]_lut_out = F1_VELOCITY_COUNT[7] $ F1L1365;
F1_VELOCITY_COUNT[7] = DFFE(F1_VELOCITY_COUNT[7]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1368 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[7]~1247
--operation mode is arithmetic

F1L1368 = CARRY(!F1L1365 # !F1_VELOCITY_COUNT[7]);


--E1_LATCHED_V_COUNT_Q1[7] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[7]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[7]_lut_out = E1_VELOCITY_COUNT[7];
E1_LATCHED_V_COUNT_Q1[7] = DFFE(E1_LATCHED_V_COUNT_Q1[7]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[7]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out = E1_LATCHED_V_COUNT_Q1[7];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[7] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L696 is simple_pvu:inst13|add~2586
--operation mode is arithmetic

E1L696 = D2_UP_DN_INTERNAL $ E1L193 $ E1L689;

--E1L698 is simple_pvu:inst13|add~2588
--operation mode is arithmetic

E1L698 = CARRY(D2_UP_DN_INTERNAL & !E1L193 & !E1L689 # !D2_UP_DN_INTERNAL & (!E1L689 # !E1L193));


--F1_LATCHED_V_COUNT_Q2[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[9]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[9]_lut_out = F1_VELOCITY_COUNT[9];
F1_LATCHED_V_COUNT_Q2[9] = DFFE(F1_LATCHED_V_COUNT_Q2[9]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[9]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[9]_lut_out = F1_VELOCITY_COUNT[9];
F1_LATCHED_V_COUNT_Q3[9] = DFFE(F1_LATCHED_V_COUNT_Q3[9]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q1[9] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[9]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[9]_lut_out = F1_VELOCITY_COUNT[9];
F1_LATCHED_V_COUNT_Q1[9] = DFFE(F1_LATCHED_V_COUNT_Q1[9]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L588 is position_velocity_interface_unit:inst18|Mux~3644
--operation mode is normal

F1L588 = VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[8] # VJ1_dc_address[2]) # !VJ1_dc_address[3] & (!VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[8]);


--F1_LATCHED_V_COUNT_Q3[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[8]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[8]_lut_out = F1_VELOCITY_COUNT[8];
F1_LATCHED_V_COUNT_Q3[8] = DFFE(F1_LATCHED_V_COUNT_Q3[8]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[8] is position_velocity_interface_unit:inst18|VELOCITY[8]
--operation mode is normal

F1_VELOCITY[8]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1451;
F1_VELOCITY[8] = DFFE(F1_VELOCITY[8]_lut_out, clk, , , F1L1278);


--DE1L5 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~78
--operation mode is normal

DE1L5 = LJ1L50 $ LJ1L65;


--DE1L4 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~61
--operation mode is normal

DE1L4 = LJ1L51 $ LJ1L66;


--F1L574 is position_velocity_interface_unit:inst18|Mux~3637
--operation mode is normal

F1L574 = VJ1_dc_address[3] & (F1L572 & F1_VELOCITY[7] # !F1L572 & (F1_LATCHED_V_COUNT_Q4[7])) # !VJ1_dc_address[3] & (F1L572);


--F1L582 is position_velocity_interface_unit:inst18|Mux~3641
--operation mode is normal

F1L582 = !VJ1_dc_address[2] & !VJ1_dc_address[3] & F1_VELOCITY_COUNT[7];


--F1L580 is position_velocity_interface_unit:inst18|Mux~3640
--operation mode is normal

F1L580 = VJ1_dc_address[4] & (F1L576 # VJ1_dc_address[5]) # !VJ1_dc_address[4] & (!VJ1_dc_address[5] & F1L578);


--F1_VELOCITY_COUNT[5] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[5]
--operation mode is arithmetic

F1_VELOCITY_COUNT[5]_lut_out = F1_VELOCITY_COUNT[5] $ F1L1359;
F1_VELOCITY_COUNT[5] = DFFE(F1_VELOCITY_COUNT[5]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1362 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[5]~1241
--operation mode is arithmetic

F1L1362 = CARRY(!F1L1359 # !F1_VELOCITY_COUNT[5]);


--F1L560 is position_velocity_interface_unit:inst18|Mux~3630
--operation mode is normal

F1L560 = VJ1_dc_address[2] & VJ1_dc_address[3] # !VJ1_dc_address[2] & (VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q4[6] # !VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q2[6]));


--F1_LATCHED_V_COUNT_Q3[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[6]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[6]_lut_out = F1_VELOCITY_COUNT[6];
F1_LATCHED_V_COUNT_Q3[6] = DFFE(F1_LATCHED_V_COUNT_Q3[6]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[6] is position_velocity_interface_unit:inst18|VELOCITY[6]
--operation mode is normal

F1_VELOCITY[6]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1449;
F1_VELOCITY[6] = DFFE(F1_VELOCITY[6]_lut_out, clk, , , F1L1278);


--E1_LATCHED_V_COUNT_Q1[6] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[6]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[6]_lut_out = E1_VELOCITY_COUNT[6];
E1_LATCHED_V_COUNT_Q1[6] = DFFE(E1_LATCHED_V_COUNT_Q1[6]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[6]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out = E1_LATCHED_V_COUNT_Q1[6];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[6] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1L687 is simple_pvu:inst13|add~2574
--operation mode is arithmetic

E1L687 = D2_UP_DN_INTERNAL $ E1L187 $ !E1L680;

--E1L689 is simple_pvu:inst13|add~2576
--operation mode is arithmetic

E1L689 = CARRY(D2_UP_DN_INTERNAL & (E1L187 # !E1L680) # !D2_UP_DN_INTERNAL & E1L187 & !E1L680);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[25]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out = F1_LATCHED_V_COUNT_Q1[25];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[25] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[25]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1702 is position_velocity_interface_unit:inst18|add~3277
--operation mode is arithmetic

F1L1702 = F1_LATCHED_V_COUNT_Q1[24] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ F1L1696;

--F1L1704 is position_velocity_interface_unit:inst18|add~3279
--operation mode is arithmetic

F1L1704 = CARRY(F1_LATCHED_V_COUNT_Q1[24] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !F1L1696 # !F1_LATCHED_V_COUNT_Q1[24] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] # !F1L1696));


--F1L1699 is position_velocity_interface_unit:inst18|add~3273
--operation mode is arithmetic

F1L1699 = F1_LATCHED_V_COUNT_Q1[24] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] $ F1L1693;

--F1L1701 is position_velocity_interface_unit:inst18|add~3275
--operation mode is arithmetic

F1L1701 = CARRY(F1_LATCHED_V_COUNT_Q1[24] & (!F1L1693 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[24]) # !F1_LATCHED_V_COUNT_Q1[24] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] & !F1L1693);


--E1_LATCHED_V_COUNT_Q1[24] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[24]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[24]_lut_out = E1_VELOCITY_COUNT[24];
E1_LATCHED_V_COUNT_Q1[24] = DFFE(E1_LATCHED_V_COUNT_Q1[24]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[24]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out = E1_LATCHED_V_COUNT_Q1[24];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[24] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--CE1_partial_product_node[5][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][15]
--operation mode is normal

CE1_partial_product_node[5][15]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[15]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[14]);
CE1_partial_product_node[5][15] = DFFE(CE1_partial_product_node[5][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][13]
--operation mode is normal

CE1_partial_product_node[6][13]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[13]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[12]);
CE1_partial_product_node[6][13] = DFFE(CE1_partial_product_node[6][13]_lut_out, clk, K1_data_out, , JH1L8);


--HK1_rx_data[1] is dual_processor:inst|uart1:the_uart1|uart1_rx:the_uart1_rx|rx_data[1]
--operation mode is normal

HK1_rx_data[1]_lut_out = HK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2];
HK1_rx_data[1] = DFFE(HK1_rx_data[1]_lut_out, clk, K1_data_out, , HK1_got_new_char);


--GK1L30 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~710
--operation mode is normal

GK1L30 = T1L2 & !HK1_rx_data[1] & (!GK1_control_reg[1] # !XD1L1) # !T1L2 & (!GK1_control_reg[1] # !XD1L1);

--GK1L32 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~732
--operation mode is normal

GK1L32 = T1L2 & !HK1_rx_data[1] & (!GK1_control_reg[1] # !XD1L1) # !T1L2 & (!GK1_control_reg[1] # !XD1L1);


--GK1L31 is dual_processor:inst|uart1:the_uart1|uart1_regs:the_uart1_regs|selected_read_data[1]~718
--operation mode is normal

GK1L31 = (XD1L2 & !GK1_tx_data[1] & (!XD1L5 # !HK1_framing_error) # !XD1L2 & (!XD1L5 # !HK1_framing_error)) & CASCADE(GK1L32);


--MK1_rx_data[1] is dual_processor:inst|uart2:the_uart2|uart2_rx:the_uart2_rx|rx_data[1]
--operation mode is normal

MK1_rx_data[1]_lut_out = MK1_unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2];
MK1_rx_data[1] = DFFE(MK1_rx_data[1]_lut_out, clk, K1_data_out, , MK1_got_new_char);


--LK1L31 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~710
--operation mode is normal

LK1L31 = T1L2 & !MK1_rx_data[1] & (!LK1_control_reg[1] # !XD1L1) # !T1L2 & (!LK1_control_reg[1] # !XD1L1);

--LK1L33 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~732
--operation mode is normal

LK1L33 = T1L2 & !MK1_rx_data[1] & (!LK1_control_reg[1] # !XD1L1) # !T1L2 & (!LK1_control_reg[1] # !XD1L1);


--LK1L32 is dual_processor:inst|uart2:the_uart2|uart2_regs:the_uart2_regs|selected_read_data[1]~718
--operation mode is normal

LK1L32 = (XD1L2 & !LK1_tx_data[1] & (!XD1L5 # !MK1_framing_error) # !XD1L2 & (!XD1L5 # !MK1_framing_error)) & CASCADE(LK1L33);


--PD1_counter_snapshot[1] is dual_processor:inst|timer1:the_timer1|counter_snapshot[1]
--operation mode is normal

PD1_counter_snapshot[1]_lut_out = PD1_internal_counter[1];
PD1_counter_snapshot[1] = DFFE(PD1_counter_snapshot[1]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L166 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1375
--operation mode is normal

PD1L166 = (XD1L5 & !PD1_period_l_register[1] & (!XD1L6 # !PD1_counter_snapshot[1]) # !XD1L5 & (!XD1L6 # !PD1_counter_snapshot[1])) & CASCADE(PD1L169);


--E1_POSITION_PRELOAD[1] is simple_pvu:inst13|POSITION_PRELOAD[1]
--operation mode is normal

E1_POSITION_PRELOAD[1]_lut_out = ZJ1_op_a[1];
E1_POSITION_PRELOAD[1] = DFFE(E1_POSITION_PRELOAD[1]_lut_out, clk, , , E1L347);


--E1L107 is simple_pvu:inst13|Mux~1685
--operation mode is normal

E1L107 = E1L953 & (E1L1057 & E1_POSITION_PRELOAD[1] # !E1L1057 & (E1L151));


--E1L105 is simple_pvu:inst13|Mux~1684
--operation mode is normal

E1L105 = VJ1_dc_address[2] & (VJ1_dc_address[3] & E1_VELOCITY[1]);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[1]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out = F1_LATCHED_V_COUNT_Q1[1];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[1] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1484 is position_velocity_interface_unit:inst18|add~2985
--operation mode is arithmetic

F1L1484 = F1_LATCHED_V_COUNT_Q1[0] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[0];

--F1L1486 is position_velocity_interface_unit:inst18|add~2987
--operation mode is arithmetic

F1L1486 = CARRY(F1_LATCHED_V_COUNT_Q1[0] # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[0]);


--F1L1487 is position_velocity_interface_unit:inst18|add~2989
--operation mode is arithmetic

F1L1487 = F1_LATCHED_V_COUNT_Q1[0] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[0];

--F1L1489 is position_velocity_interface_unit:inst18|add~2991
--operation mode is arithmetic

F1L1489 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[0] # !F1_LATCHED_V_COUNT_Q1[0]);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[18]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out = F1_LATCHED_V_COUNT_Q1[18];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[18] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[18]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[16]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out = F1_LATCHED_V_COUNT_Q1[16];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[16] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[16]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1685 is position_velocity_interface_unit:inst18|add~3253
--operation mode is arithmetic

F1L1685 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ F1_LATCHED_V_COUNT_Q1[22] $ F1L1678;

--F1L1687 is position_velocity_interface_unit:inst18|add~3255
--operation mode is arithmetic

F1L1687 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & (!F1L1678 # !F1_LATCHED_V_COUNT_Q1[22]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & !F1_LATCHED_V_COUNT_Q1[22] & !F1L1678);


--F1L1682 is position_velocity_interface_unit:inst18|add~3249
--operation mode is arithmetic

F1L1682 = F1_LATCHED_V_COUNT_Q1[22] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] $ F1L1675;

--F1L1684 is position_velocity_interface_unit:inst18|add~3251
--operation mode is arithmetic

F1L1684 = CARRY(F1_LATCHED_V_COUNT_Q1[22] & (!F1L1675 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[22]) # !F1_LATCHED_V_COUNT_Q1[22] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] & !F1L1675);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[27]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out = F1_LATCHED_V_COUNT_Q1[27];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[27] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[27]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1711 is position_velocity_interface_unit:inst18|add~3289
--operation mode is arithmetic

F1L1711 = F1_LATCHED_V_COUNT_Q1[26] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ F1L1707;

--F1L1713 is position_velocity_interface_unit:inst18|add~3291
--operation mode is arithmetic

F1L1713 = CARRY(F1_LATCHED_V_COUNT_Q1[26] & (!F1L1707 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[26]) # !F1_LATCHED_V_COUNT_Q1[26] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & !F1L1707);


--F1L1714 is position_velocity_interface_unit:inst18|add~3293
--operation mode is arithmetic

F1L1714 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] $ F1_LATCHED_V_COUNT_Q1[26] $ F1L1710;

--F1L1716 is position_velocity_interface_unit:inst18|add~3295
--operation mode is arithmetic

F1L1716 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & (!F1L1710 # !F1_LATCHED_V_COUNT_Q1[26]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] & !F1_LATCHED_V_COUNT_Q1[26] & !F1L1710);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[26]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out = E1_LATCHED_V_COUNT_Q1[26];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[26] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[26] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[26]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[26]_lut_out = E1_VELOCITY_COUNT[26];
E1_LATCHED_V_COUNT_Q1[26] = DFFE(E1_LATCHED_V_COUNT_Q1[26]_lut_out, clk, , , E1L86);


--CE1_partial_product_node[6][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][15]
--operation mode is normal

CE1_partial_product_node[6][15]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[15]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[14]);
CE1_partial_product_node[6][15] = DFFE(CE1_partial_product_node[6][15]_lut_out, clk, K1_data_out, , JH1L8);


--D1L23 is quad_decoder:inst12|Mux~645
--operation mode is normal

D1L23 = D1_TMPBB $ D1_TMPAA $ D1_AAA $ D1_BBB;


--E1L165Q is simple_pvu:inst13|POSITION_COUNT[3]~4801
--operation mode is normal

E1L165Q_lut_out = E1L163 $ E1L660;
E1L165Q = DFFE(E1L165Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L163 is simple_pvu:inst13|POSITION_COUNT[3]~1641
--operation mode is normal

E1L163 = E1L1057 & E1_POSITION_PRELOAD[3] # !E1L1057 & (E1L163);


--F1_VELOCITY_COUNT[3] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[3]
--operation mode is arithmetic

F1_VELOCITY_COUNT[3]_lut_out = F1_VELOCITY_COUNT[3] $ F1L1353;
F1_VELOCITY_COUNT[3] = DFFE(F1_VELOCITY_COUNT[3]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1356 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[3]~1235
--operation mode is arithmetic

F1L1356 = CARRY(!F1L1353 # !F1_VELOCITY_COUNT[3]);


--F1L516 is position_velocity_interface_unit:inst18|Mux~3608
--operation mode is normal

F1L516 = VJ1_dc_address[3] & VJ1_dc_address[2] # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[3]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[3]);


--F1_VELOCITY[3] is position_velocity_interface_unit:inst18|VELOCITY[3]
--operation mode is normal

F1_VELOCITY[3]_lut_out = !F1L1443 & (F1L1855 & (F1L1511) # !F1L1855 & F1L1514);
F1_VELOCITY[3] = DFFE(F1_VELOCITY[3]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q4[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[3]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[3]_lut_out = F1_VELOCITY_COUNT[3];
F1_LATCHED_V_COUNT_Q4[3] = DFFE(F1_LATCHED_V_COUNT_Q4[3]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L520 is position_velocity_interface_unit:inst18|Mux~3610
--operation mode is normal

F1L520 = VJ1_dc_address[2] & VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q1[3];


--F1L522 is position_velocity_interface_unit:inst18|Mux~3611
--operation mode is normal

F1L522 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[3] # !F1L1853 & (F1L978));


--D1_OK_FOR_X4_PULSE is quad_decoder:inst12|OK_FOR_X4_PULSE
--operation mode is normal

D1_OK_FOR_X4_PULSE_lut_out = D1_REQUEST_FOR_X4_PULSE & (D1_CLK_CTR[1] & D1_CLK_CTR[0] # !D1L23);
D1_OK_FOR_X4_PULSE = DFFE(D1_OK_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--D1_REQUEST_FOR_X4_PULSE is quad_decoder:inst12|REQUEST_FOR_X4_PULSE
--operation mode is normal

D1_REQUEST_FOR_X4_PULSE_lut_out = D1L23 & D1_CLK_CTR[0] & D1_CLK_CTR[1];
D1_REQUEST_FOR_X4_PULSE = DFFE(D1_REQUEST_FOR_X4_PULSE_lut_out, clk, !SC1_data_out[0], , );


--D1L21 is quad_decoder:inst12|Mux~643
--operation mode is normal

D1L21 = D1_TMPBB & !D1_BBB & (D1_AAA $ D1_TMPAA) # !D1_TMPBB & D1_BBB & (D1_AAA $ D1_TMPAA);


--F1_LATCHED_V_COUNT_Q2[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[24]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[24]_lut_out = F1_VELOCITY_COUNT[24];
F1_LATCHED_V_COUNT_Q2[24] = DFFE(F1_LATCHED_V_COUNT_Q2[24]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[24] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[24]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[24]_lut_out = F1_VELOCITY_COUNT[24];
F1_LATCHED_V_COUNT_Q4[24] = DFFE(F1_LATCHED_V_COUNT_Q4[24]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1467 is position_velocity_interface_unit:inst18|VELOCITY~4584
--operation mode is normal

F1L1467 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1699 # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1702);


--CE1_partial_product_node[4][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][16]
--operation mode is normal

CE1_partial_product_node[4][16]_lut_out = !DE1L22 & !KJ1_true_regA[15] # !DE1L33;
CE1_partial_product_node[4][16] = DFFE(CE1_partial_product_node[4][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][14]
--operation mode is normal

CE1_partial_product_node[5][14]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[14]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[13]);
CE1_partial_product_node[5][14] = DFFE(CE1_partial_product_node[5][14]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][12] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][12]
--operation mode is normal

CE1_partial_product_node[6][12]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[12]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[11]);
CE1_partial_product_node[6][12] = DFFE(CE1_partial_product_node[6][12]_lut_out, clk, K1_data_out, , JH1L8);


--E1L141Q is simple_pvu:inst13|POSITION_COUNT[0]~4795
--operation mode is normal

E1L141Q_lut_out = E1L139 $ (E1L633);
E1L141Q = DFFE(E1L141Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L139 is simple_pvu:inst13|POSITION_COUNT[0]~1605
--operation mode is normal

E1L139 = E1L1057 & E1_POSITION_PRELOAD[0] # !E1L1057 & (E1L139);


--E1L627 is simple_pvu:inst13|add~2494
--operation mode is arithmetic

E1L627 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] $ E1_LATCHED_V_COUNT_Q1[0];

--E1L629 is simple_pvu:inst13|add~2496
--operation mode is arithmetic

E1L629 = CARRY(E1_LATCHED_V_COUNT_Q1[0] # !E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]);


--E1L630 is simple_pvu:inst13|add~2498
--operation mode is arithmetic

E1L630 = E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] $ E1_LATCHED_V_COUNT_Q1[0];

--E1L632 is simple_pvu:inst13|add~2500
--operation mode is arithmetic

E1L632 = CARRY(E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] # !E1_LATCHED_V_COUNT_Q1[0]);


--RD1L161 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1360
--operation mode is normal

RD1L161 = T1L2 & !RD1_timeout_occurred & (!RD1_control_register[0] # !XD1L2) # !T1L2 & (!RD1_control_register[0] # !XD1L2);

--RD1L164 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1408
--operation mode is normal

RD1L164 = T1L2 & !RD1_timeout_occurred & (!RD1_control_register[0] # !XD1L2) # !T1L2 & (!RD1_control_register[0] # !XD1L2);


--RD1_counter_snapshot[16] is dual_processor:inst|timer2:the_timer2|counter_snapshot[16]
--operation mode is normal

RD1_counter_snapshot[16]_lut_out = RD1_internal_counter[16];
RD1_counter_snapshot[16] = DFFE(RD1_counter_snapshot[16]_lut_out, clk, K1_data_out, , RD1L228);


--RD1L163 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1377
--operation mode is normal

RD1L163 = (XD1L1 & !RD1_period_h_register[0] & (!RD1_counter_snapshot[16] # !XD1L3) # !XD1L1 & (!RD1_counter_snapshot[16] # !XD1L3)) & CASCADE(RD1L164);

--RD1L165 is dual_processor:inst|timer2:the_timer2|read_mux_out[0]~1409
--operation mode is normal

RD1L165 = (XD1L1 & !RD1_period_h_register[0] & (!RD1_counter_snapshot[16] # !XD1L3) # !XD1L1 & (!RD1_counter_snapshot[16] # !XD1L3)) & CASCADE(RD1L164);


--PD1L160 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1355
--operation mode is normal

PD1L160 = T1L2 & !PD1_timeout_occurred & (!PD1_control_register[0] # !XD1L2) # !T1L2 & (!PD1_control_register[0] # !XD1L2);

--PD1L163 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1406
--operation mode is normal

PD1L163 = T1L2 & !PD1_timeout_occurred & (!PD1_control_register[0] # !XD1L2) # !T1L2 & (!PD1_control_register[0] # !XD1L2);


--PD1_counter_snapshot[16] is dual_processor:inst|timer1:the_timer1|counter_snapshot[16]
--operation mode is normal

PD1_counter_snapshot[16]_lut_out = PD1_internal_counter[16];
PD1_counter_snapshot[16] = DFFE(PD1_counter_snapshot[16]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L162 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1376
--operation mode is normal

PD1L162 = (XD1L1 & !PD1_period_h_register[0] & (!PD1_counter_snapshot[16] # !XD1L3) # !XD1L1 & (!PD1_counter_snapshot[16] # !XD1L3)) & CASCADE(PD1L163);

--PD1L164 is dual_processor:inst|timer1:the_timer1|read_mux_out[0]~1407
--operation mode is normal

PD1L164 = (XD1L1 & !PD1_period_h_register[0] & (!PD1_counter_snapshot[16] # !XD1L3) # !XD1L1 & (!PD1_counter_snapshot[16] # !XD1L3)) & CASCADE(PD1L163);


--XC1L123 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~432
--operation mode is normal

XC1L123 = XC1_period_l_register[0] & (!XC1_timeout_occurred # !T1L2) # !XC1_period_l_register[0] & !XD1L5 & (!XC1_timeout_occurred # !T1L2);

--XC1L125 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~436
--operation mode is normal

XC1L125 = XC1_period_l_register[0] & (!XC1_timeout_occurred # !T1L2) # !XC1_period_l_register[0] & !XD1L5 & (!XC1_timeout_occurred # !T1L2);


--XC1L124 is dual_processor:inst|one_ms_timer:the_one_ms_timer|read_mux_out[0]~434
--operation mode is normal

XC1L124 = (XD1L1 & !XC1_period_h_register[0] & (!XC1_control_register # !XD1L2) # !XD1L1 & (!XC1_control_register # !XD1L2)) & CASCADE(XC1L125);


--N1_b[30] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[30]
--operation mode is normal

N1_b[30]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L52));
N1_b[30] = DFFE(N1_b[30]_lut_out, clk, K1_data_out, , N1L290);


--N1L169 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9943
--operation mode is arithmetic

N1L169 = N1_subtract $ N1_b[29] $ N1L174;

--N1L170 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9945
--operation mode is arithmetic

N1L170 = CARRY(N1_subtract $ !N1_b[29] # !N1L174);


--N1_q[62] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[62]
--operation mode is normal

N1_q[62]_lut_out = N1L171 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[62] = DFFE(N1_q[62]_lut_out, clk, K1_data_out, , JH1L8);


--N1L171 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9947
--operation mode is arithmetic

N1L171 = N1L169 $ N1_q[61] $ N1L176;

--N1L172 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9949
--operation mode is arithmetic

N1L172 = CARRY(N1L169 & !N1_q[61] & !N1L176 # !N1L169 & (!N1L176 # !N1_q[61]));


--F1L1469 is position_velocity_interface_unit:inst18|VELOCITY~4587
--operation mode is normal

F1L1469 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & F1L1711 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & (F1L1714);


--F1_LATCHED_V_COUNT_Q4[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[26]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[26]_lut_out = F1_VELOCITY_COUNT[26];
F1_LATCHED_V_COUNT_Q4[26] = DFFE(F1_LATCHED_V_COUNT_Q4[26]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[26] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[26]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[26]_lut_out = F1_VELOCITY_COUNT[26];
F1_LATCHED_V_COUNT_Q2[26] = DFFE(F1_LATCHED_V_COUNT_Q2[26]_lut_out, clk, !SC1_data_out[0], , F1L282);


--CE1_partial_product_node[5][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][16]
--operation mode is normal

CE1_partial_product_node[5][16]_lut_out = !DE1L24 & !KJ1_true_regA[15] # !DE1L35;
CE1_partial_product_node[5][16] = DFFE(CE1_partial_product_node[5][16]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][14] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][14]
--operation mode is normal

CE1_partial_product_node[6][14]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[14]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[13]);
CE1_partial_product_node[6][14] = DFFE(CE1_partial_product_node[6][14]_lut_out, clk, K1_data_out, , JH1L8);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[1]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out = E1_LATCHED_V_COUNT_Q1[1];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[1] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[1]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[1] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[1]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[1]_lut_out = E1_VELOCITY_COUNT[1];
E1_LATCHED_V_COUNT_Q1[1] = DFFE(E1_LATCHED_V_COUNT_Q1[1]_lut_out, clk, , , E1L86);


--E1L161 is simple_pvu:inst13|POSITION_COUNT[2]~4871
--operation mode is normal

E1L161 = E1L1057 & E1_POSITION_PRELOAD[2] # !E1L1057 & (E1L157Q $ E1L155);


--E1L642 is simple_pvu:inst13|add~2514
--operation mode is arithmetic

E1L642 = D2_UP_DN_INTERNAL $ E1L153 $ E1L635;

--E1L644 is simple_pvu:inst13|add~2516
--operation mode is arithmetic

E1L644 = CARRY(D2_UP_DN_INTERNAL & !E1L153 & !E1L635 # !D2_UP_DN_INTERNAL & (!E1L635 # !E1L153));


--F1_VELOCITY_COUNT[2] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[2]
--operation mode is arithmetic

F1_VELOCITY_COUNT[2]_lut_out = F1_VELOCITY_COUNT[2] $ (!F1L1350);
F1_VELOCITY_COUNT[2] = DFFE(F1_VELOCITY_COUNT[2]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1353 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[2]~1232
--operation mode is arithmetic

F1L1353 = CARRY(F1_VELOCITY_COUNT[2] & (!F1L1350));


--F1_LATCHED_V_COUNT_Q1[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[2]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[2]_lut_out = F1_VELOCITY_COUNT[2];
F1_LATCHED_V_COUNT_Q1[2] = DFFE(F1_LATCHED_V_COUNT_Q1[2]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L506 is position_velocity_interface_unit:inst18|Mux~3603
--operation mode is normal

F1L506 = VJ1_dc_address[2] & (F1L504 & F1_VELOCITY[2] # !F1L504 & (F1_LATCHED_V_COUNT_Q3[2])) # !VJ1_dc_address[2] & (F1L504);


--F1L508 is position_velocity_interface_unit:inst18|Mux~3604
--operation mode is normal

F1L508 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[2] # !F1L1853 & (F1L970));


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[20]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out = F1_LATCHED_V_COUNT_Q1[20];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[20] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[20]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_LATCHED_V_COUNT_Q4[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[28]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[28]_lut_out = F1_VELOCITY_COUNT[28];
F1_LATCHED_V_COUNT_Q4[28] = DFFE(F1_LATCHED_V_COUNT_Q4[28]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[28] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[28]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[28]_lut_out = F1_VELOCITY_COUNT[28];
F1_LATCHED_V_COUNT_Q2[28] = DFFE(F1_LATCHED_V_COUNT_Q2[28]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1471 is position_velocity_interface_unit:inst18|VELOCITY~4590
--operation mode is normal

F1L1471 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1723 # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1726);


--E1_LATCHED_V_COUNT_Q1[28] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[28]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[28]_lut_out = E1_VELOCITY_COUNT[28];
E1_LATCHED_V_COUNT_Q1[28] = DFFE(E1_LATCHED_V_COUNT_Q1[28]_lut_out, clk, , , E1L86);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[28]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out = E1_LATCHED_V_COUNT_Q1[28];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[28] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--CE1_partial_product_node[6][16] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][16]
--operation mode is normal

CE1_partial_product_node[6][16]_lut_out = !DE1L26 & !KJ1_true_regA[15] # !DE1L37;
CE1_partial_product_node[6][16] = DFFE(CE1_partial_product_node[6][16]_lut_out, clk, K1_data_out, , JH1L8);


--D2L27 is quad_decoder:inst10|Mux~649
--operation mode is normal

D2L27 = D2_TMPAA & D2_TMPBB & (!D2_CLK_CTR[0] # !D2_CLK_CTR[1]) # !D2_TMPAA & (D2_TMPBB # !D2_CLK_CTR[0] # !D2_CLK_CTR[1]);


--D2L29 is quad_decoder:inst10|Mux~650
--operation mode is normal

D2L29 = D2_TMPAA & (D2_TMPBB # !D2_CLK_CTR[0] # !D2_CLK_CTR[1]) # !D2_TMPAA & D2_TMPBB & (!D2_CLK_CTR[0] # !D2_CLK_CTR[1]);


--F1_VELOCITY_COUNT[4] is position_velocity_interface_unit:inst18|VELOCITY_COUNT[4]
--operation mode is arithmetic

F1_VELOCITY_COUNT[4]_lut_out = F1_VELOCITY_COUNT[4] $ !F1L1356;
F1_VELOCITY_COUNT[4] = DFFE(F1_VELOCITY_COUNT[4]_lut_out, clk, !SC1_data_out[0], , F1L1345);

--F1L1359 is position_velocity_interface_unit:inst18|VELOCITY_COUNT[4]~1238
--operation mode is arithmetic

F1L1359 = CARRY(F1_VELOCITY_COUNT[4] & !F1L1356);


--F1_LATCHED_V_COUNT_Q1[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[4]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[4]_lut_out = F1_VELOCITY_COUNT[4];
F1_LATCHED_V_COUNT_Q1[4] = DFFE(F1_LATCHED_V_COUNT_Q1[4]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L536 is position_velocity_interface_unit:inst18|Mux~3618
--operation mode is normal

F1L536 = !F1L476 & (F1L1853 & (F1_POSITION_PRELOAD[4]) # !F1L1853 & F1L986);


--F1L534 is position_velocity_interface_unit:inst18|Mux~3617
--operation mode is normal

F1L534 = VJ1_dc_address[2] & (F1L532 & (F1_VELOCITY[4]) # !F1L532 & F1_LATCHED_V_COUNT_Q3[4]) # !VJ1_dc_address[2] & F1L532;


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[29]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out = F1_LATCHED_V_COUNT_Q1[29];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[29] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[29]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1723 is position_velocity_interface_unit:inst18|add~3305
--operation mode is arithmetic

F1L1723 = F1_LATCHED_V_COUNT_Q1[28] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ F1L1719;

--F1L1725 is position_velocity_interface_unit:inst18|add~3307
--operation mode is arithmetic

F1L1725 = CARRY(F1_LATCHED_V_COUNT_Q1[28] & (!F1L1719 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[28]) # !F1_LATCHED_V_COUNT_Q1[28] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & !F1L1719);


--F1L1726 is position_velocity_interface_unit:inst18|add~3309
--operation mode is arithmetic

F1L1726 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] $ F1_LATCHED_V_COUNT_Q1[28] $ F1L1722;

--F1L1728 is position_velocity_interface_unit:inst18|add~3311
--operation mode is arithmetic

F1L1728 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & (!F1L1722 # !F1_LATCHED_V_COUNT_Q1[28]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] & !F1_LATCHED_V_COUNT_Q1[28] & !F1L1722);


--F1_LATCHED_V_COUNT_Q4[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[5]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[5]_lut_out = F1_VELOCITY_COUNT[5];
F1_LATCHED_V_COUNT_Q4[5] = DFFE(F1_LATCHED_V_COUNT_Q4[5]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L544 is position_velocity_interface_unit:inst18|Mux~3622
--operation mode is normal

F1L544 = VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[5] # VJ1_dc_address[3]) # !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[5]);


--F1_VELOCITY[5] is position_velocity_interface_unit:inst18|VELOCITY[5]
--operation mode is normal

F1_VELOCITY[5]_lut_out = !F1L1443 & (F1L1855 & (F1L1529) # !F1L1855 & F1L1532);
F1_VELOCITY[5] = DFFE(F1_VELOCITY[5]_lut_out, clk, , , F1L1278);


--F1L548 is position_velocity_interface_unit:inst18|Mux~3624
--operation mode is normal

F1L548 = VJ1_dc_address[3] & VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[5];


--F1L550 is position_velocity_interface_unit:inst18|Mux~3625
--operation mode is normal

F1L550 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[5] # !F1L1853 & (F1L994));


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[23]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out = F1_LATCHED_V_COUNT_Q1[23];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[23] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[23]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--CE1_partial_product_node[4][15] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[4][15]
--operation mode is normal

CE1_partial_product_node[4][15]_lut_out = DE1L22 & (DE1L33 $ !KJ1_true_regA[15]) # !DE1L22 & (!DE1L33 # !KJ1_true_regA[14]);
CE1_partial_product_node[4][15] = DFFE(CE1_partial_product_node[4][15]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[5][13] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[5][13]
--operation mode is normal

CE1_partial_product_node[5][13]_lut_out = DE1L24 & (DE1L35 $ !KJ1_true_regA[13]) # !DE1L24 & (!DE1L35 # !KJ1_true_regA[12]);
CE1_partial_product_node[5][13] = DFFE(CE1_partial_product_node[5][13]_lut_out, clk, K1_data_out, , JH1L8);


--CE1_partial_product_node[6][11] is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|partial_product_node[6][11]
--operation mode is normal

CE1_partial_product_node[6][11]_lut_out = DE1L26 & (DE1L37 $ !KJ1_true_regA[11]) # !DE1L26 & (!DE1L37 # !KJ1_true_regA[10]);
CE1_partial_product_node[6][11] = DFFE(CE1_partial_product_node[6][11]_lut_out, clk, K1_data_out, , JH1L8);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[15]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out = F1_LATCHED_V_COUNT_Q1[15];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[15] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[15]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1613 is position_velocity_interface_unit:inst18|add~3157
--operation mode is arithmetic

F1L1613 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ F1_LATCHED_V_COUNT_Q1[14] $ F1L1606;

--F1L1615 is position_velocity_interface_unit:inst18|add~3159
--operation mode is arithmetic

F1L1615 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & (!F1L1606 # !F1_LATCHED_V_COUNT_Q1[14]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & !F1_LATCHED_V_COUNT_Q1[14] & !F1L1606);


--F1L1610 is position_velocity_interface_unit:inst18|add~3153
--operation mode is arithmetic

F1L1610 = F1_LATCHED_V_COUNT_Q1[14] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] $ F1L1603;

--F1L1612 is position_velocity_interface_unit:inst18|add~3155
--operation mode is arithmetic

F1L1612 = CARRY(F1_LATCHED_V_COUNT_Q1[14] & (!F1L1603 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[14]) # !F1_LATCHED_V_COUNT_Q1[14] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] & !F1L1603);


--DE1L7 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mul_boothc:booth_enc|_~112
--operation mode is normal

DE1L7 = LJ1L48 $ LJ1L63;


--D1_CNT[1] is quad_decoder:inst12|CNT[1]
--operation mode is normal

D1_CNT[1]_lut_out = D1_CNT[1] # D1_CNT[0] & D1_X4_INTERNAL;
D1_CNT[1] = DFFE(D1_CNT[1]_lut_out, clk, !D1L66, , );


--D1L18 is quad_decoder:inst12|LATCHED_QUADRATURE_ERROR~21
--operation mode is normal

D1L18 = D1_QUADRATURE_ERROR # D1_LATCHED_QUADRATURE_ERROR & !D1_OK_TO_REMOVE_QUADRATURE_ERROR;


--D1L14 is quad_decoder:inst12|CNT[1]~109
--operation mode is normal

D1L14 = D1_CNT[0] & D1_X4_INTERNAL;


--F1L1473 is position_velocity_interface_unit:inst18|VELOCITY~4593
--operation mode is normal

F1L1473 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1735 # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1738);


--F1_LATCHED_V_COUNT_Q4[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[30]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
F1_LATCHED_V_COUNT_Q4[30] = DFFE(F1_LATCHED_V_COUNT_Q4[30]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[30] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[30]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[30]_lut_out = D1_LATCHED_QUADRATURE_ERROR;
F1_LATCHED_V_COUNT_Q2[30] = DFFE(F1_LATCHED_V_COUNT_Q2[30]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1457 is position_velocity_interface_unit:inst18|VELOCITY~4569
--operation mode is normal

F1L1457 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & (F1L1610) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & F1L1613;


--F1_LATCHED_V_COUNT_Q2[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[14]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[14]_lut_out = F1_VELOCITY_COUNT[14];
F1_LATCHED_V_COUNT_Q2[14] = DFFE(F1_LATCHED_V_COUNT_Q2[14]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[14] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[14]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[14]_lut_out = F1_VELOCITY_COUNT[14];
F1_LATCHED_V_COUNT_Q4[14] = DFFE(F1_LATCHED_V_COUNT_Q4[14]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[13]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out = F1_LATCHED_V_COUNT_Q1[13];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[13] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[13]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1595 is position_velocity_interface_unit:inst18|add~3133
--operation mode is arithmetic

F1L1595 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ F1_LATCHED_V_COUNT_Q1[12] $ F1L1588;

--F1L1597 is position_velocity_interface_unit:inst18|add~3135
--operation mode is arithmetic

F1L1597 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & (!F1L1588 # !F1_LATCHED_V_COUNT_Q1[12]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & !F1_LATCHED_V_COUNT_Q1[12] & !F1L1588);


--F1L1592 is position_velocity_interface_unit:inst18|add~3129
--operation mode is arithmetic

F1L1592 = F1_LATCHED_V_COUNT_Q1[12] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] $ F1L1585;

--F1L1594 is position_velocity_interface_unit:inst18|add~3131
--operation mode is arithmetic

F1L1594 = CARRY(F1_LATCHED_V_COUNT_Q1[12] & (!F1L1585 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[12]) # !F1_LATCHED_V_COUNT_Q1[12] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] & !F1L1585);


--F1_LATCHED_V_COUNT_Q2[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[12]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[12]_lut_out = F1_VELOCITY_COUNT[12];
F1_LATCHED_V_COUNT_Q2[12] = DFFE(F1_LATCHED_V_COUNT_Q2[12]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[12] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[12]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[12]_lut_out = F1_VELOCITY_COUNT[12];
F1_LATCHED_V_COUNT_Q4[12] = DFFE(F1_LATCHED_V_COUNT_Q4[12]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1455 is position_velocity_interface_unit:inst18|VELOCITY~4566
--operation mode is normal

F1L1455 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & (F1L1592) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & F1L1595;


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[9]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out = F1_LATCHED_V_COUNT_Q1[9];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[9] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[9]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1559 is position_velocity_interface_unit:inst18|add~3085
--operation mode is arithmetic

F1L1559 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ F1_LATCHED_V_COUNT_Q1[8] $ F1L1552;

--F1L1561 is position_velocity_interface_unit:inst18|add~3087
--operation mode is arithmetic

F1L1561 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & (!F1L1552 # !F1_LATCHED_V_COUNT_Q1[8]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & !F1_LATCHED_V_COUNT_Q1[8] & !F1L1552);


--F1L1556 is position_velocity_interface_unit:inst18|add~3081
--operation mode is arithmetic

F1L1556 = F1_LATCHED_V_COUNT_Q1[8] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] $ F1L1549;

--F1L1558 is position_velocity_interface_unit:inst18|add~3083
--operation mode is arithmetic

F1L1558 = CARRY(F1_LATCHED_V_COUNT_Q1[8] & (!F1L1549 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[8]) # !F1_LATCHED_V_COUNT_Q1[8] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] & !F1L1549);


--F1_CNT[3] is position_velocity_interface_unit:inst18|CNT[3]
--operation mode is normal

F1_CNT[3]_lut_out = F1_CNT[3] $ (F1_CNT[1] & F1_CNT[2] & F1_CNT[0]);
F1_CNT[3] = DFFE(F1_CNT[3]_lut_out, clk, !SC1_data_out[0], , );


--F1_VEL_CLK_DIVISOR[1] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[1]
--operation mode is normal

F1_VEL_CLK_DIVISOR[1]_lut_out = ZJ1_op_a[1];
F1_VEL_CLK_DIVISOR[1] = DFFE(F1_VEL_CLK_DIVISOR[1]_lut_out, clk, , , F1L1192);


--F1_CNT[1] is position_velocity_interface_unit:inst18|CNT[1]
--operation mode is normal

F1_CNT[1]_lut_out = F1_CNT[0] $ F1_CNT[1];
F1_CNT[1] = DFFE(F1_CNT[1]_lut_out, clk, !SC1_data_out[0], , );


--F1_VEL_CLK_DIVISOR[2] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[2]
--operation mode is normal

F1_VEL_CLK_DIVISOR[2]_lut_out = ZJ1_op_a[2];
F1_VEL_CLK_DIVISOR[2] = DFFE(F1_VEL_CLK_DIVISOR[2]_lut_out, clk, , , F1L1192);


--F1_CNT[2] is position_velocity_interface_unit:inst18|CNT[2]
--operation mode is normal

F1_CNT[2]_lut_out = F1_CNT[2] $ (F1_CNT[1] & F1_CNT[0]);
F1_CNT[2] = DFFE(F1_CNT[2]_lut_out, clk, !SC1_data_out[0], , );


--F1_VEL_CLK_DIVISOR[0] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[0]
--operation mode is normal

F1_VEL_CLK_DIVISOR[0]_lut_out = ZJ1_op_a[0];
F1_VEL_CLK_DIVISOR[0] = DFFE(F1_VEL_CLK_DIVISOR[0]_lut_out, clk, , , F1L1192);


--F1_VEL_CLK_DIVISOR[3] is position_velocity_interface_unit:inst18|VEL_CLK_DIVISOR[3]
--operation mode is normal

F1_VEL_CLK_DIVISOR[3]_lut_out = ZJ1_op_a[3];
F1_VEL_CLK_DIVISOR[3] = DFFE(F1_VEL_CLK_DIVISOR[3]_lut_out, clk, , , F1L1192);


--F1_LATCHED_V_COUNT_Q4[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[8]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[8]_lut_out = F1_VELOCITY_COUNT[8];
F1_LATCHED_V_COUNT_Q4[8] = DFFE(F1_LATCHED_V_COUNT_Q4[8]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[8] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[8]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[8]_lut_out = F1_VELOCITY_COUNT[8];
F1_LATCHED_V_COUNT_Q2[8] = DFFE(F1_LATCHED_V_COUNT_Q2[8]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1451 is position_velocity_interface_unit:inst18|VELOCITY~4560
--operation mode is normal

F1L1451 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1_LATCHED_V_COUNT_Q1[31] & (F1L1556) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & !F1_LATCHED_V_COUNT_Q1[31] & F1L1559;


--F1_VELOCITY[7] is position_velocity_interface_unit:inst18|VELOCITY[7]
--operation mode is normal

F1_VELOCITY[7]_lut_out = !F1L1443 & (F1L1855 & F1L1547 # !F1L1855 & (F1L1550));
F1_VELOCITY[7] = DFFE(F1_VELOCITY[7]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q4[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[7]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[7]_lut_out = F1_VELOCITY_COUNT[7];
F1_LATCHED_V_COUNT_Q4[7] = DFFE(F1_LATCHED_V_COUNT_Q4[7]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L572 is position_velocity_interface_unit:inst18|Mux~3636
--operation mode is normal

F1L572 = VJ1_dc_address[3] & (VJ1_dc_address[2]) # !VJ1_dc_address[3] & (VJ1_dc_address[2] & (F1_LATCHED_V_COUNT_Q3[7]) # !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[7]);


--F1L576 is position_velocity_interface_unit:inst18|Mux~3638
--operation mode is normal

F1L576 = VJ1_dc_address[3] & (VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q1[7]);


--F1L578 is position_velocity_interface_unit:inst18|Mux~3639
--operation mode is normal

F1L578 = !F1L476 & (F1L1853 & F1_POSITION_PRELOAD[7] # !F1L1853 & (F1L1010));


--F1_LATCHED_V_COUNT_Q4[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[6]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[6]_lut_out = F1_VELOCITY_COUNT[6];
F1_LATCHED_V_COUNT_Q4[6] = DFFE(F1_LATCHED_V_COUNT_Q4[6]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[6] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[6]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[6]_lut_out = F1_VELOCITY_COUNT[6];
F1_LATCHED_V_COUNT_Q2[6] = DFFE(F1_LATCHED_V_COUNT_Q2[6]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1449 is position_velocity_interface_unit:inst18|VELOCITY~4557
--operation mode is normal

F1L1449 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1538 # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1541);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[24]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out = F1_LATCHED_V_COUNT_Q1[24];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[24] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[24]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1L151 is simple_pvu:inst13|POSITION_COUNT[1]~4798
--operation mode is normal

E1L151 = E1L149Q $ E1L147;


--E1_VELOCITY[1] is simple_pvu:inst13|VELOCITY[1]
--operation mode is normal

E1_VELOCITY[1]_lut_out = !E1L586 & (E1L1059 & (E1L636) # !E1L1059 & E1L639);
E1_VELOCITY[1] = DFFE(E1_VELOCITY[1]_lut_out, clk, , , E1L421);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[0] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[0]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out = F1_LATCHED_V_COUNT_Q1[0];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[0] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[22]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out = F1_LATCHED_V_COUNT_Q1[22];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[22] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[22]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[26]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out = F1_LATCHED_V_COUNT_Q1[26];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[26] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[26]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_LATCHED_V_COUNT_Q2[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[3]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[3]_lut_out = F1_VELOCITY_COUNT[3];
F1_LATCHED_V_COUNT_Q2[3] = DFFE(F1_LATCHED_V_COUNT_Q2[3]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[3]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[3]_lut_out = F1_VELOCITY_COUNT[3];
F1_LATCHED_V_COUNT_Q3[3] = DFFE(F1_LATCHED_V_COUNT_Q3[3]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L1514 is position_velocity_interface_unit:inst18|add~3025
--operation mode is arithmetic

F1L1514 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ F1_LATCHED_V_COUNT_Q1[3] $ !F1L1507;

--F1L1516 is position_velocity_interface_unit:inst18|add~3027
--operation mode is arithmetic

F1L1516 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & F1_LATCHED_V_COUNT_Q1[3] & !F1L1507 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & (F1_LATCHED_V_COUNT_Q1[3] # !F1L1507));


--F1L1511 is position_velocity_interface_unit:inst18|add~3021
--operation mode is arithmetic

F1L1511 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] $ F1_LATCHED_V_COUNT_Q1[3] $ !F1L1504;

--F1L1513 is position_velocity_interface_unit:inst18|add~3023
--operation mode is arithmetic

F1L1513 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & (!F1L1504 # !F1_LATCHED_V_COUNT_Q1[3]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] & !F1_LATCHED_V_COUNT_Q1[3] & !F1L1504);


--F1_LATCHED_V_COUNT_Q1[3] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[3]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[3]_lut_out = F1_VELOCITY_COUNT[3];
F1_LATCHED_V_COUNT_Q1[3] = DFFE(F1_LATCHED_V_COUNT_Q1[3]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--E1L633 is simple_pvu:inst13|add~2502
--operation mode is arithmetic

E1L633 = !E1L145;

--E1L635 is simple_pvu:inst13|add~2504
--operation mode is arithmetic

E1L635 = CARRY(E1L145);


--E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] is simple_pvu:inst13|PREVIOUS_LATCHED_V_COUNT_Q1[0]
--operation mode is normal

E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out = E1_LATCHED_V_COUNT_Q1[0];
E1_PREVIOUS_LATCHED_V_COUNT_Q1[0] = DFFE(E1_PREVIOUS_LATCHED_V_COUNT_Q1[0]_lut_out, clk, !SC1_data_out[0], , E1_Q1_HAS_CHANGED);


--E1_LATCHED_V_COUNT_Q1[0] is simple_pvu:inst13|LATCHED_V_COUNT_Q1[0]
--operation mode is normal

E1_LATCHED_V_COUNT_Q1[0]_lut_out = E1_VELOCITY_COUNT[0];
E1_LATCHED_V_COUNT_Q1[0] = DFFE(E1_LATCHED_V_COUNT_Q1[0]_lut_out, clk, , , E1L86);


--N1_b[29] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[29]
--operation mode is normal

N1_b[29]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L60));
N1_b[29] = DFFE(N1_b[29]_lut_out, clk, K1_data_out, , N1L290);


--N1L173 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9951
--operation mode is arithmetic

N1L173 = N1_subtract $ N1_b[28] $ !N1L178;

--N1L174 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9953
--operation mode is arithmetic

N1L174 = CARRY(!N1L178 & (N1_subtract $ N1_b[28]));


--N1_q[61] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[61]
--operation mode is normal

N1_q[61]_lut_out = N1L175 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[61] = DFFE(N1_q[61]_lut_out, clk, K1_data_out, , JH1L8);


--N1L175 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9955
--operation mode is arithmetic

N1L175 = N1L173 $ N1_q[60] $ !N1L180;

--N1L176 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9957
--operation mode is arithmetic

N1L176 = CARRY(N1L173 & (N1_q[60] # !N1L180) # !N1L173 & N1_q[60] & !N1L180);


--E1L153 is simple_pvu:inst13|POSITION_COUNT[1]~4870
--operation mode is normal

E1L153 = E1L1057 & E1_POSITION_PRELOAD[1] # !E1L1057 & (E1L149Q $ E1L147);


--F1_VELOCITY[2] is position_velocity_interface_unit:inst18|VELOCITY[2]
--operation mode is normal

F1_VELOCITY[2]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1445;
F1_VELOCITY[2] = DFFE(F1_VELOCITY[2]_lut_out, clk, , , F1L1278);


--F1_LATCHED_V_COUNT_Q3[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[2]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[2]_lut_out = F1_VELOCITY_COUNT[2];
F1_LATCHED_V_COUNT_Q3[2] = DFFE(F1_LATCHED_V_COUNT_Q3[2]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1L504 is position_velocity_interface_unit:inst18|Mux~3602
--operation mode is normal

F1L504 = VJ1_dc_address[2] & (VJ1_dc_address[3]) # !VJ1_dc_address[2] & (VJ1_dc_address[3] & (F1_LATCHED_V_COUNT_Q4[2]) # !VJ1_dc_address[3] & F1_LATCHED_V_COUNT_Q2[2]);


--F1L532 is position_velocity_interface_unit:inst18|Mux~3616
--operation mode is normal

F1L532 = VJ1_dc_address[3] & (VJ1_dc_address[2] # F1_LATCHED_V_COUNT_Q4[4]) # !VJ1_dc_address[3] & !VJ1_dc_address[2] & F1_LATCHED_V_COUNT_Q2[4];


--F1_LATCHED_V_COUNT_Q3[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[4]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[4]_lut_out = F1_VELOCITY_COUNT[4];
F1_LATCHED_V_COUNT_Q3[4] = DFFE(F1_LATCHED_V_COUNT_Q3[4]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_VELOCITY[4] is position_velocity_interface_unit:inst18|VELOCITY[4]
--operation mode is normal

F1_VELOCITY[4]_lut_out = F1_LATCHED_V_COUNT_Q1[30] # F1_PREVIOUS_LATCHED_V_COUNT_Q1[30] # F1L1447;
F1_VELOCITY[4] = DFFE(F1_VELOCITY[4]_lut_out, clk, , , F1L1278);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[28]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out = F1_LATCHED_V_COUNT_Q1[28];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[28] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[28]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_LATCHED_V_COUNT_Q3[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[5]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[5]_lut_out = F1_VELOCITY_COUNT[5];
F1_LATCHED_V_COUNT_Q3[5] = DFFE(F1_LATCHED_V_COUNT_Q3[5]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q2[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[5]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[5]_lut_out = F1_VELOCITY_COUNT[5];
F1_LATCHED_V_COUNT_Q2[5] = DFFE(F1_LATCHED_V_COUNT_Q2[5]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1L1532 is position_velocity_interface_unit:inst18|add~3049
--operation mode is arithmetic

F1L1532 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ F1_LATCHED_V_COUNT_Q1[5] $ !F1L1525;

--F1L1534 is position_velocity_interface_unit:inst18|add~3051
--operation mode is arithmetic

F1L1534 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & F1_LATCHED_V_COUNT_Q1[5] & !F1L1525 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & (F1_LATCHED_V_COUNT_Q1[5] # !F1L1525));


--F1L1529 is position_velocity_interface_unit:inst18|add~3045
--operation mode is arithmetic

F1L1529 = F1_LATCHED_V_COUNT_Q1[5] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] $ !F1L1522;

--F1L1531 is position_velocity_interface_unit:inst18|add~3047
--operation mode is arithmetic

F1L1531 = CARRY(F1_LATCHED_V_COUNT_Q1[5] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] & !F1L1522 # !F1_LATCHED_V_COUNT_Q1[5] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] # !F1L1522));


--F1_LATCHED_V_COUNT_Q1[5] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[5]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[5]_lut_out = F1_VELOCITY_COUNT[5];
F1_LATCHED_V_COUNT_Q1[5] = DFFE(F1_LATCHED_V_COUNT_Q1[5]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[14]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out = F1_LATCHED_V_COUNT_Q1[14];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[14] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[14]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--D1_CNT[0] is quad_decoder:inst12|CNT[0]
--operation mode is normal

D1_CNT[0]_lut_out = D1_CNT[0] & (D1_CNT[1] # !D1_X4_INTERNAL) # !D1_CNT[0] & D1_X4_INTERNAL;
D1_CNT[0] = DFFE(D1_CNT[0]_lut_out, clk, !D1L66, , );


--D1L66 is quad_decoder:inst12|process0~0
--operation mode is normal

D1L66 = D1_QUADRATURE_ERROR # SC1_data_out[0];


--D1_QUADRATURE_ERROR is quad_decoder:inst12|QUADRATURE_ERROR
--operation mode is normal

D1_QUADRATURE_ERROR_lut_out = D1_BBB & (D1L31 & D1L33 # !D1L31 & (D1L25)) # !D1_BBB & (D1L31);
D1_QUADRATURE_ERROR = DFFE(D1_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--D1_OK_TO_REMOVE_QUADRATURE_ERROR is quad_decoder:inst12|OK_TO_REMOVE_QUADRATURE_ERROR
--operation mode is normal

D1_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out = D1_LATCHED_QUADRATURE_ERROR & !D1_QUADRATURE_ERROR & D1_CNT[1] & D1L14;
D1_OK_TO_REMOVE_QUADRATURE_ERROR = DFFE(D1_OK_TO_REMOVE_QUADRATURE_ERROR_lut_out, clk, !SC1_data_out[0], , );


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[12]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out = F1_LATCHED_V_COUNT_Q1[12];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[12] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[12]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[8]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out = F1_LATCHED_V_COUNT_Q1[8];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[8] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[8]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1550 is position_velocity_interface_unit:inst18|add~3073
--operation mode is arithmetic

F1L1550 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ F1_LATCHED_V_COUNT_Q1[7] $ !F1L1543;

--F1L1552 is position_velocity_interface_unit:inst18|add~3075
--operation mode is arithmetic

F1L1552 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & F1_LATCHED_V_COUNT_Q1[7] & !F1L1543 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & (F1_LATCHED_V_COUNT_Q1[7] # !F1L1543));


--F1L1547 is position_velocity_interface_unit:inst18|add~3069
--operation mode is arithmetic

F1L1547 = F1_LATCHED_V_COUNT_Q1[7] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] $ !F1L1540;

--F1L1549 is position_velocity_interface_unit:inst18|add~3071
--operation mode is arithmetic

F1L1549 = CARRY(F1_LATCHED_V_COUNT_Q1[7] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] & !F1L1540 # !F1_LATCHED_V_COUNT_Q1[7] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] # !F1L1540));


--F1L1192 is position_velocity_interface_unit:inst18|POSITION_PRELOAD[23]~1369
--operation mode is normal

F1L1192 = F1L464 & VJ1_dc_address[5] & VJ1_dc_address[2] & F1L466;


--F1_LATCHED_V_COUNT_Q2[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[7]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[7]_lut_out = F1_VELOCITY_COUNT[7];
F1_LATCHED_V_COUNT_Q2[7] = DFFE(F1_LATCHED_V_COUNT_Q2[7]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q3[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q3[7]
--operation mode is normal

F1_LATCHED_V_COUNT_Q3[7]_lut_out = F1_VELOCITY_COUNT[7];
F1_LATCHED_V_COUNT_Q3[7] = DFFE(F1_LATCHED_V_COUNT_Q3[7]_lut_out, clk, !SC1_data_out[0], , F1L381);


--F1_LATCHED_V_COUNT_Q1[7] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q1[7]
--operation mode is normal

F1_LATCHED_V_COUNT_Q1[7]_lut_out = F1_VELOCITY_COUNT[7];
F1_LATCHED_V_COUNT_Q1[7] = DFFE(F1_LATCHED_V_COUNT_Q1[7]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1538 is position_velocity_interface_unit:inst18|add~3057
--operation mode is arithmetic

F1L1538 = F1_LATCHED_V_COUNT_Q1[6] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ F1L1531;

--F1L1540 is position_velocity_interface_unit:inst18|add~3059
--operation mode is arithmetic

F1L1540 = CARRY(F1_LATCHED_V_COUNT_Q1[6] & (!F1L1531 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[6]) # !F1_LATCHED_V_COUNT_Q1[6] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & !F1L1531);


--F1L1541 is position_velocity_interface_unit:inst18|add~3061
--operation mode is arithmetic

F1L1541 = F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] $ F1_LATCHED_V_COUNT_Q1[6] $ F1L1534;

--F1L1543 is position_velocity_interface_unit:inst18|add~3063
--operation mode is arithmetic

F1L1543 = CARRY(F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & (!F1L1534 # !F1_LATCHED_V_COUNT_Q1[6]) # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] & !F1_LATCHED_V_COUNT_Q1[6] & !F1L1534);


--PD1L165 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1360
--operation mode is normal

PD1L165 = T1L2 & !PD1_counter_is_running & (!PD1_control_register[1] # !XD1L2) # !T1L2 & (!PD1_control_register[1] # !XD1L2);

--PD1L168 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1408
--operation mode is normal

PD1L168 = T1L2 & !PD1_counter_is_running & (!PD1_control_register[1] # !XD1L2) # !T1L2 & (!PD1_control_register[1] # !XD1L2);


--PD1_counter_snapshot[17] is dual_processor:inst|timer1:the_timer1|counter_snapshot[17]
--operation mode is normal

PD1_counter_snapshot[17]_lut_out = PD1_internal_counter[17];
PD1_counter_snapshot[17] = DFFE(PD1_counter_snapshot[17]_lut_out, clk, K1_data_out, , PD1L227);


--PD1L167 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1377
--operation mode is normal

PD1L167 = (XD1L1 & !PD1_period_h_register[1] & (!PD1_counter_snapshot[17] # !XD1L3) # !XD1L1 & (!PD1_counter_snapshot[17] # !XD1L3)) & CASCADE(PD1L168);

--PD1L169 is dual_processor:inst|timer1:the_timer1|read_mux_out[1]~1409
--operation mode is normal

PD1L169 = (XD1L1 & !PD1_period_h_register[1] & (!PD1_counter_snapshot[17] # !XD1L3) # !XD1L1 & (!PD1_counter_snapshot[17] # !XD1L3)) & CASCADE(PD1L168);


--E1L149Q is simple_pvu:inst13|POSITION_COUNT[1]~4797
--operation mode is normal

E1L149Q_lut_out = E1L147 $ E1L642;
E1L149Q = DFFE(E1L149Q_lut_out, clk, !E1L1057, , D2_X4_INTERNAL);


--E1L147 is simple_pvu:inst13|POSITION_COUNT[1]~1617
--operation mode is normal

E1L147 = E1L1057 & E1_POSITION_PRELOAD[1] # !E1L1057 & (E1L147);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[3]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out = F1_LATCHED_V_COUNT_Q1[3];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[3] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[3]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1505 is position_velocity_interface_unit:inst18|add~3013
--operation mode is arithmetic

F1L1505 = F1_LATCHED_V_COUNT_Q1[2] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ F1L1498;

--F1L1507 is position_velocity_interface_unit:inst18|add~3015
--operation mode is arithmetic

F1L1507 = CARRY(F1_LATCHED_V_COUNT_Q1[2] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & !F1L1498 # !F1_LATCHED_V_COUNT_Q1[2] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] # !F1L1498));


--F1L1502 is position_velocity_interface_unit:inst18|add~3009
--operation mode is arithmetic

F1L1502 = F1_LATCHED_V_COUNT_Q1[2] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] $ F1L1495;

--F1L1504 is position_velocity_interface_unit:inst18|add~3011
--operation mode is arithmetic

F1L1504 = CARRY(F1_LATCHED_V_COUNT_Q1[2] & (!F1L1495 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[2]) # !F1_LATCHED_V_COUNT_Q1[2] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] & !F1L1495);


--E1L145 is simple_pvu:inst13|POSITION_COUNT[0]~4869
--operation mode is normal

E1L145 = E1L1057 & E1_POSITION_PRELOAD[0] # !E1L1057 & (E1L141Q $ E1L139);


--N1_b[28] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[28]
--operation mode is normal

N1_b[28]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L58));
N1_b[28] = DFFE(N1_b[28]_lut_out, clk, K1_data_out, , N1L290);


--N1L177 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9959
--operation mode is arithmetic

N1L177 = N1_subtract $ N1_b[27] $ N1L182;

--N1L178 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9961
--operation mode is arithmetic

N1L178 = CARRY(N1_subtract $ !N1_b[27] # !N1L182);


--N1_q[60] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[60]
--operation mode is normal

N1_q[60]_lut_out = N1L179 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[60] = DFFE(N1_q[60]_lut_out, clk, K1_data_out, , JH1L8);


--N1L179 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9963
--operation mode is arithmetic

N1L179 = N1L177 $ N1_q[59] $ N1L184;

--N1L180 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9965
--operation mode is arithmetic

N1L180 = CARRY(N1L177 & !N1_q[59] & !N1L184 # !N1L177 & (!N1L184 # !N1_q[59]));


--F1L1445 is position_velocity_interface_unit:inst18|VELOCITY~4551
--operation mode is normal

F1L1445 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1502) # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1505;


--F1_LATCHED_V_COUNT_Q2[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[2]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[2]_lut_out = F1_VELOCITY_COUNT[2];
F1_LATCHED_V_COUNT_Q2[2] = DFFE(F1_LATCHED_V_COUNT_Q2[2]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[2] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[2]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[2]_lut_out = F1_VELOCITY_COUNT[2];
F1_LATCHED_V_COUNT_Q4[2] = DFFE(F1_LATCHED_V_COUNT_Q4[2]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1_LATCHED_V_COUNT_Q2[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q2[4]
--operation mode is normal

F1_LATCHED_V_COUNT_Q2[4]_lut_out = F1_VELOCITY_COUNT[4];
F1_LATCHED_V_COUNT_Q2[4] = DFFE(F1_LATCHED_V_COUNT_Q2[4]_lut_out, clk, !SC1_data_out[0], , F1L282);


--F1_LATCHED_V_COUNT_Q4[4] is position_velocity_interface_unit:inst18|LATCHED_V_COUNT_Q4[4]
--operation mode is normal

F1_LATCHED_V_COUNT_Q4[4]_lut_out = F1_VELOCITY_COUNT[4];
F1_LATCHED_V_COUNT_Q4[4] = DFFE(F1_LATCHED_V_COUNT_Q4[4]_lut_out, clk, !SC1_data_out[0], , F1L386);


--F1L1447 is position_velocity_interface_unit:inst18|VELOCITY~4554
--operation mode is normal

F1L1447 = F1_LATCHED_V_COUNT_Q1[31] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & (F1L1520) # !F1_LATCHED_V_COUNT_Q1[31] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[31] & F1L1523;


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[5]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out = F1_LATCHED_V_COUNT_Q1[5];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[5] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[5]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1L1523 is position_velocity_interface_unit:inst18|add~3037
--operation mode is arithmetic

F1L1523 = F1_LATCHED_V_COUNT_Q1[4] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ F1L1516;

--F1L1525 is position_velocity_interface_unit:inst18|add~3039
--operation mode is arithmetic

F1L1525 = CARRY(F1_LATCHED_V_COUNT_Q1[4] & F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & !F1L1516 # !F1_LATCHED_V_COUNT_Q1[4] & (F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] # !F1L1516));


--F1L1520 is position_velocity_interface_unit:inst18|add~3033
--operation mode is arithmetic

F1L1520 = F1_LATCHED_V_COUNT_Q1[4] $ F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] $ F1L1513;

--F1L1522 is position_velocity_interface_unit:inst18|add~3035
--operation mode is arithmetic

F1L1522 = CARRY(F1_LATCHED_V_COUNT_Q1[4] & (!F1L1513 # !F1_PREVIOUS_LATCHED_V_COUNT_Q1[4]) # !F1_LATCHED_V_COUNT_Q1[4] & !F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] & !F1L1513);


--D1L33 is quad_decoder:inst12|Mux~652
--operation mode is normal

D1L33 = D1_TMPBB & !D1_TMPAA & (!D1_CLK_CTR[1] # !D1_CLK_CTR[0]) # !D1_TMPBB & (!D1_CLK_CTR[1] # !D1_CLK_CTR[0] # !D1_TMPAA);


--D1L25 is quad_decoder:inst12|Mux~648
--operation mode is normal

D1L25 = D1_TMPAA & (!D1_CLK_CTR[0] # !D1_TMPBB # !D1_CLK_CTR[1]) # !D1_TMPAA & !D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--D1L31 is quad_decoder:inst12|Mux~651
--operation mode is normal

D1L31 = D1_AAA & (D1_BBB # D1L27) # !D1_AAA & !D1_BBB & (D1L29);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[7]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out = F1_LATCHED_V_COUNT_Q1[7];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[7] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[7]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[6]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out = F1_LATCHED_V_COUNT_Q1[6];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[6] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[6]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[2]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out = F1_LATCHED_V_COUNT_Q1[2];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[2] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[2]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--N1_b[27] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[27]
--operation mode is normal

N1_b[27]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L54));
N1_b[27] = DFFE(N1_b[27]_lut_out, clk, K1_data_out, , N1L290);


--N1L181 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9967
--operation mode is arithmetic

N1L181 = N1_subtract $ N1_b[26] $ !N1L186;

--N1L182 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9969
--operation mode is arithmetic

N1L182 = CARRY(!N1L186 & (N1_subtract $ N1_b[26]));


--N1_q[59] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[59]
--operation mode is normal

N1_q[59]_lut_out = N1L183 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[59] = DFFE(N1_q[59]_lut_out, clk, K1_data_out, , JH1L8);


--N1L183 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9971
--operation mode is arithmetic

N1L183 = N1L181 $ N1_q[58] $ !N1L188;

--N1L184 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9973
--operation mode is arithmetic

N1L184 = CARRY(N1L181 & (N1_q[58] # !N1L188) # !N1L181 & N1_q[58] & !N1L188);


--F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] is position_velocity_interface_unit:inst18|PREVIOUS_LATCHED_V_COUNT_Q1[4]
--operation mode is normal

F1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out = F1_LATCHED_V_COUNT_Q1[4];
F1_PREVIOUS_LATCHED_V_COUNT_Q1[4] = DFFE(F1_PREVIOUS_LATCHED_V_COUNT_Q1[4]_lut_out, clk, !SC1_data_out[0], , F1_Q1_HAS_CHANGED);


--D1L27 is quad_decoder:inst12|Mux~649
--operation mode is normal

D1L27 = D1_TMPAA & D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]) # !D1_TMPAA & (D1_TMPBB # !D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--D1L29 is quad_decoder:inst12|Mux~650
--operation mode is normal

D1L29 = D1_TMPAA & (D1_TMPBB # !D1_CLK_CTR[0] # !D1_CLK_CTR[1]) # !D1_TMPAA & D1_TMPBB & (!D1_CLK_CTR[0] # !D1_CLK_CTR[1]);


--N1_b[26] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[26]
--operation mode is normal

N1_b[26]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L56));
N1_b[26] = DFFE(N1_b[26]_lut_out, clk, K1_data_out, , N1L290);


--N1L185 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9975
--operation mode is arithmetic

N1L185 = N1_subtract $ N1_b[25] $ N1L190;

--N1L186 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9977
--operation mode is arithmetic

N1L186 = CARRY(N1_subtract $ !N1_b[25] # !N1L190);


--N1_q[58] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[58]
--operation mode is normal

N1_q[58]_lut_out = N1L187 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[58] = DFFE(N1_q[58]_lut_out, clk, K1_data_out, , JH1L8);


--N1L187 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9979
--operation mode is arithmetic

N1L187 = N1L185 $ N1_q[57] $ N1L192;

--N1L188 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9981
--operation mode is arithmetic

N1L188 = CARRY(N1L185 & !N1_q[57] & !N1L192 # !N1L185 & (!N1L192 # !N1_q[57]));


--N1_b[25] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[25]
--operation mode is normal

N1_b[25]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L53));
N1_b[25] = DFFE(N1_b[25]_lut_out, clk, K1_data_out, , N1L290);


--N1L189 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9983
--operation mode is arithmetic

N1L189 = N1_subtract $ N1_b[24] $ !N1L194;

--N1L190 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9985
--operation mode is arithmetic

N1L190 = CARRY(!N1L194 & (N1_subtract $ N1_b[24]));


--N1_q[57] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[57]
--operation mode is normal

N1_q[57]_lut_out = N1L191 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[57] = DFFE(N1_q[57]_lut_out, clk, K1_data_out, , JH1L8);


--N1L191 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9987
--operation mode is arithmetic

N1L191 = N1L189 $ N1_q[56] $ !N1L196;

--N1L192 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9989
--operation mode is arithmetic

N1L192 = CARRY(N1L189 & (N1_q[56] # !N1L196) # !N1L189 & N1_q[56] & !N1L196);


--N1_b[24] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[24]
--operation mode is normal

N1_b[24]_lut_out = PH1_byte_complement[3] $ (!PH1_byte_zero[3] & (LJ1L55));
N1_b[24] = DFFE(N1_b[24]_lut_out, clk, K1_data_out, , N1L290);


--N1L193 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9991
--operation mode is arithmetic

N1L193 = N1_subtract $ N1_b[23] $ N1L198;

--N1L194 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9993
--operation mode is arithmetic

N1L194 = CARRY(N1_subtract $ !N1_b[23] # !N1L198);


--N1_q[56] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[56]
--operation mode is normal

N1_q[56]_lut_out = N1L195 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[56] = DFFE(N1_q[56]_lut_out, clk, K1_data_out, , JH1L8);


--N1L195 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9995
--operation mode is arithmetic

N1L195 = N1L193 $ N1_q[55] $ N1L200;

--N1L196 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9997
--operation mode is arithmetic

N1L196 = CARRY(N1L193 & !N1_q[55] & !N1L200 # !N1L193 & (!N1L200 # !N1_q[55]));


--N1_b[23] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[23]
--operation mode is normal

N1_b[23]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L61));
N1_b[23] = DFFE(N1_b[23]_lut_out, clk, K1_data_out, , N1L290);


--N1L197 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~9999
--operation mode is arithmetic

N1L197 = N1_subtract $ N1_b[22] $ !N1L202;

--N1L198 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10001
--operation mode is arithmetic

N1L198 = CARRY(!N1L202 & (N1_subtract $ N1_b[22]));


--N1_q[55] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[55]
--operation mode is normal

N1_q[55]_lut_out = N1L199 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[55] = DFFE(N1_q[55]_lut_out, clk, K1_data_out, , JH1L8);


--N1L199 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10003
--operation mode is arithmetic

N1L199 = N1L197 $ N1_q[54] $ !N1L204;

--N1L200 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10005
--operation mode is arithmetic

N1L200 = CARRY(N1L197 & (N1_q[54] # !N1L204) # !N1L197 & N1_q[54] & !N1L204);


--N1_b[22] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[22]
--operation mode is normal

N1_b[22]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L42));
N1_b[22] = DFFE(N1_b[22]_lut_out, clk, K1_data_out, , N1L290);


--N1L201 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10007
--operation mode is arithmetic

N1L201 = N1_subtract $ N1_b[21] $ N1L206;

--N1L202 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10009
--operation mode is arithmetic

N1L202 = CARRY(N1_subtract $ !N1_b[21] # !N1L206);


--N1_q[54] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[54]
--operation mode is normal

N1_q[54]_lut_out = N1L203 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[54] = DFFE(N1_q[54]_lut_out, clk, K1_data_out, , JH1L8);


--N1L203 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10011
--operation mode is arithmetic

N1L203 = N1L201 $ N1_q[53] $ N1L208;

--N1L204 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10013
--operation mode is arithmetic

N1L204 = CARRY(N1L201 & !N1_q[53] & !N1L208 # !N1L201 & (!N1L208 # !N1_q[53]));


--N1_b[21] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[21]
--operation mode is normal

N1_b[21]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L45));
N1_b[21] = DFFE(N1_b[21]_lut_out, clk, K1_data_out, , N1L290);


--N1L205 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10015
--operation mode is arithmetic

N1L205 = N1_subtract $ N1_b[20] $ !N1L210;

--N1L206 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10017
--operation mode is arithmetic

N1L206 = CARRY(!N1L210 & (N1_subtract $ N1_b[20]));


--N1_q[53] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[53]
--operation mode is normal

N1_q[53]_lut_out = N1L207 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[53] = DFFE(N1_q[53]_lut_out, clk, K1_data_out, , JH1L8);


--N1L207 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10019
--operation mode is arithmetic

N1L207 = N1L205 $ N1_q[52] $ !N1L212;

--N1L208 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10021
--operation mode is arithmetic

N1L208 = CARRY(N1L205 & (N1_q[52] # !N1L212) # !N1L205 & N1_q[52] & !N1L212);


--N1_b[20] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[20]
--operation mode is normal

N1_b[20]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L39));
N1_b[20] = DFFE(N1_b[20]_lut_out, clk, K1_data_out, , N1L290);


--N1L209 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10023
--operation mode is arithmetic

N1L209 = N1_subtract $ N1_b[19] $ N1L214;

--N1L210 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10025
--operation mode is arithmetic

N1L210 = CARRY(N1_subtract $ !N1_b[19] # !N1L214);


--N1_q[52] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[52]
--operation mode is normal

N1_q[52]_lut_out = N1L211 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[52] = DFFE(N1_q[52]_lut_out, clk, K1_data_out, , JH1L8);


--N1L211 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10027
--operation mode is arithmetic

N1L211 = N1L209 $ N1_q[51] $ N1L216;

--N1L212 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10029
--operation mode is arithmetic

N1L212 = CARRY(N1L209 & !N1_q[51] & !N1L216 # !N1L209 & (!N1L216 # !N1_q[51]));


--N1_b[19] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[19]
--operation mode is normal

N1_b[19]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L38));
N1_b[19] = DFFE(N1_b[19]_lut_out, clk, K1_data_out, , N1L290);


--N1L213 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10031
--operation mode is arithmetic

N1L213 = N1_subtract $ N1_b[18] $ !N1L218;

--N1L214 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10033
--operation mode is arithmetic

N1L214 = CARRY(!N1L218 & (N1_subtract $ N1_b[18]));


--N1_q[51] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[51]
--operation mode is normal

N1_q[51]_lut_out = N1L215 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[51] = DFFE(N1_q[51]_lut_out, clk, K1_data_out, , JH1L8);


--N1L215 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10035
--operation mode is arithmetic

N1L215 = N1L213 $ N1_q[50] $ !N1L220;

--N1L216 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10037
--operation mode is arithmetic

N1L216 = CARRY(N1L213 & (N1_q[50] # !N1L220) # !N1L213 & N1_q[50] & !N1L220);


--N1_b[18] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[18]
--operation mode is normal

N1_b[18]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L41));
N1_b[18] = DFFE(N1_b[18]_lut_out, clk, K1_data_out, , N1L290);


--N1L217 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10039
--operation mode is arithmetic

N1L217 = N1_subtract $ N1_b[17] $ N1L222;

--N1L218 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10041
--operation mode is arithmetic

N1L218 = CARRY(N1_subtract $ !N1_b[17] # !N1L222);


--N1_q[50] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[50]
--operation mode is normal

N1_q[50]_lut_out = N1L219 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[50] = DFFE(N1_q[50]_lut_out, clk, K1_data_out, , JH1L8);


--N1L219 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10043
--operation mode is arithmetic

N1L219 = N1L217 $ N1_q[49] $ N1L224;

--N1L220 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10045
--operation mode is arithmetic

N1L220 = CARRY(N1L217 & !N1_q[49] & !N1L224 # !N1L217 & (!N1L224 # !N1_q[49]));


--N1_b[17] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[17]
--operation mode is normal

N1_b[17]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L40));
N1_b[17] = DFFE(N1_b[17]_lut_out, clk, K1_data_out, , N1L290);


--N1L221 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10047
--operation mode is arithmetic

N1L221 = N1_subtract $ N1_b[16] $ !N1L226;

--N1L222 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10049
--operation mode is arithmetic

N1L222 = CARRY(!N1L226 & (N1_subtract $ N1_b[16]));


--N1_q[49] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[49]
--operation mode is normal

N1_q[49]_lut_out = N1L223 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[49] = DFFE(N1_q[49]_lut_out, clk, K1_data_out, , JH1L8);


--N1L223 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10051
--operation mode is arithmetic

N1L223 = N1L221 $ N1_q[48] $ !N1L228;

--N1L224 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10053
--operation mode is arithmetic

N1L224 = CARRY(N1L221 & (N1_q[48] # !N1L228) # !N1L221 & N1_q[48] & !N1L228);


--N1_b[16] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[16]
--operation mode is normal

N1_b[16]_lut_out = PH1_byte_complement[2] $ (!PH1_byte_zero[2] & (LJ1L43));
N1_b[16] = DFFE(N1_b[16]_lut_out, clk, K1_data_out, , N1L290);


--N1L225 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10055
--operation mode is arithmetic

N1L225 = N1_subtract $ N1_b[15] $ N1L230;

--N1L226 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10057
--operation mode is arithmetic

N1L226 = CARRY(N1_subtract $ !N1_b[15] # !N1L230);


--N1_q[48] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[48]
--operation mode is normal

N1_q[48]_lut_out = N1L227 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[48] = DFFE(N1_q[48]_lut_out, clk, K1_data_out, , JH1L8);


--N1L227 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10059
--operation mode is arithmetic

N1L227 = N1L225 $ N1_q[47] $ N1L232;

--N1L228 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10061
--operation mode is arithmetic

N1L228 = CARRY(N1L225 & !N1_q[47] & !N1L232 # !N1L225 & (!N1L232 # !N1_q[47]));


--N1_b[15] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[15]
--operation mode is normal

N1_b[15]_lut_out = LJ1_true_regB[15];
N1_b[15] = DFFE(N1_b[15]_lut_out, clk, K1_data_out, , N1L290);


--N1L229 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10063
--operation mode is arithmetic

N1L229 = N1_subtract $ N1_b[14] $ !N1L234;

--N1L230 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10065
--operation mode is arithmetic

N1L230 = CARRY(!N1L234 & (N1_subtract $ N1_b[14]));


--N1_q[47] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[47]
--operation mode is normal

N1_q[47]_lut_out = N1L231 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[47] = DFFE(N1_q[47]_lut_out, clk, K1_data_out, , JH1L8);


--N1L231 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10067
--operation mode is arithmetic

N1L231 = N1L229 $ N1_q[46] $ !N1L236;

--N1L232 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10069
--operation mode is arithmetic

N1L232 = CARRY(N1L229 & (N1_q[46] # !N1L236) # !N1L229 & N1_q[46] & !N1L236);


--N1_b[14] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[14]
--operation mode is normal

N1_b[14]_lut_out = LJ1_true_regB[14];
N1_b[14] = DFFE(N1_b[14]_lut_out, clk, K1_data_out, , N1L290);


--N1L233 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10071
--operation mode is arithmetic

N1L233 = N1_subtract $ N1_b[13] $ N1L238;

--N1L234 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10073
--operation mode is arithmetic

N1L234 = CARRY(N1_subtract $ !N1_b[13] # !N1L238);


--N1_q[46] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[46]
--operation mode is normal

N1_q[46]_lut_out = N1L235 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[46] = DFFE(N1_q[46]_lut_out, clk, K1_data_out, , JH1L8);


--N1L235 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10075
--operation mode is arithmetic

N1L235 = N1L233 $ N1_q[45] $ N1L240;

--N1L236 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10077
--operation mode is arithmetic

N1L236 = CARRY(N1L233 & !N1_q[45] & !N1L240 # !N1L233 & (!N1L240 # !N1_q[45]));


--N1_b[13] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[13]
--operation mode is normal

N1_b[13]_lut_out = LJ1_true_regB[13];
N1_b[13] = DFFE(N1_b[13]_lut_out, clk, K1_data_out, , N1L290);


--N1L237 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10079
--operation mode is arithmetic

N1L237 = N1_subtract $ N1_b[12] $ !N1L242;

--N1L238 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10081
--operation mode is arithmetic

N1L238 = CARRY(!N1L242 & (N1_subtract $ N1_b[12]));


--N1_q[45] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[45]
--operation mode is normal

N1_q[45]_lut_out = N1L239 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[45] = DFFE(N1_q[45]_lut_out, clk, K1_data_out, , JH1L8);


--N1L239 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10083
--operation mode is arithmetic

N1L239 = N1L237 $ N1_q[44] $ !N1L244;

--N1L240 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10085
--operation mode is arithmetic

N1L240 = CARRY(N1L237 & (N1_q[44] # !N1L244) # !N1L237 & N1_q[44] & !N1L244);


--N1_b[12] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[12]
--operation mode is normal

N1_b[12]_lut_out = LJ1_true_regB[12];
N1_b[12] = DFFE(N1_b[12]_lut_out, clk, K1_data_out, , N1L290);


--N1L241 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10087
--operation mode is arithmetic

N1L241 = N1_subtract $ N1_b[11] $ N1L246;

--N1L242 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10089
--operation mode is arithmetic

N1L242 = CARRY(N1_subtract $ !N1_b[11] # !N1L246);


--N1_q[44] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[44]
--operation mode is normal

N1_q[44]_lut_out = N1L243 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[44] = DFFE(N1_q[44]_lut_out, clk, K1_data_out, , JH1L8);


--N1L243 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10091
--operation mode is arithmetic

N1L243 = N1L241 $ N1_q[43] $ N1L248;

--N1L244 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10093
--operation mode is arithmetic

N1L244 = CARRY(N1L241 & !N1_q[43] & !N1L248 # !N1L241 & (!N1L248 # !N1_q[43]));


--N1_b[11] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[11]
--operation mode is normal

N1_b[11]_lut_out = LJ1_true_regB[11];
N1_b[11] = DFFE(N1_b[11]_lut_out, clk, K1_data_out, , N1L290);


--N1L245 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10095
--operation mode is arithmetic

N1L245 = N1_subtract $ N1_b[10] $ !N1L250;

--N1L246 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10097
--operation mode is arithmetic

N1L246 = CARRY(!N1L250 & (N1_subtract $ N1_b[10]));


--N1_q[43] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[43]
--operation mode is normal

N1_q[43]_lut_out = N1L247 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[43] = DFFE(N1_q[43]_lut_out, clk, K1_data_out, , JH1L8);


--N1L247 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10099
--operation mode is arithmetic

N1L247 = N1L245 $ N1_q[42] $ !N1L252;

--N1L248 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10101
--operation mode is arithmetic

N1L248 = CARRY(N1L245 & (N1_q[42] # !N1L252) # !N1L245 & N1_q[42] & !N1L252);


--N1_b[10] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[10]
--operation mode is normal

N1_b[10]_lut_out = LJ1_true_regB[10];
N1_b[10] = DFFE(N1_b[10]_lut_out, clk, K1_data_out, , N1L290);


--N1L249 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10103
--operation mode is arithmetic

N1L249 = N1_subtract $ N1_b[9] $ N1L254;

--N1L250 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10105
--operation mode is arithmetic

N1L250 = CARRY(N1_subtract $ !N1_b[9] # !N1L254);


--N1_q[42] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[42]
--operation mode is normal

N1_q[42]_lut_out = N1L251 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[42] = DFFE(N1_q[42]_lut_out, clk, K1_data_out, , JH1L8);


--N1L251 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10107
--operation mode is arithmetic

N1L251 = N1L249 $ N1_q[41] $ N1L256;

--N1L252 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10109
--operation mode is arithmetic

N1L252 = CARRY(N1L249 & !N1_q[41] & !N1L256 # !N1L249 & (!N1L256 # !N1_q[41]));


--N1_b[9] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[9]
--operation mode is normal

N1_b[9]_lut_out = LJ1_true_regB[9];
N1_b[9] = DFFE(N1_b[9]_lut_out, clk, K1_data_out, , N1L290);


--N1L253 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10111
--operation mode is arithmetic

N1L253 = N1_subtract $ N1_b[8] $ !N1L258;

--N1L254 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10113
--operation mode is arithmetic

N1L254 = CARRY(!N1L258 & (N1_subtract $ N1_b[8]));


--N1_q[41] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[41]
--operation mode is normal

N1_q[41]_lut_out = N1L255 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[41] = DFFE(N1_q[41]_lut_out, clk, K1_data_out, , JH1L8);


--N1L255 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10115
--operation mode is arithmetic

N1L255 = N1L253 $ N1_q[40] $ !N1L260;

--N1L256 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10117
--operation mode is arithmetic

N1L256 = CARRY(N1L253 & (N1_q[40] # !N1L260) # !N1L253 & N1_q[40] & !N1L260);


--N1_b[8] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[8]
--operation mode is normal

N1_b[8]_lut_out = LJ1_true_regB[8];
N1_b[8] = DFFE(N1_b[8]_lut_out, clk, K1_data_out, , N1L290);


--N1L257 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10119
--operation mode is arithmetic

N1L257 = N1_subtract $ N1_b[7] $ N1L262;

--N1L258 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10121
--operation mode is arithmetic

N1L258 = CARRY(N1_subtract $ !N1_b[7] # !N1L262);


--N1_q[40] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[40]
--operation mode is normal

N1_q[40]_lut_out = N1L259 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[40] = DFFE(N1_q[40]_lut_out, clk, K1_data_out, , JH1L8);


--N1L259 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10123
--operation mode is arithmetic

N1L259 = N1L257 $ N1_q[39] $ N1L264;

--N1L260 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10125
--operation mode is arithmetic

N1L260 = CARRY(N1L257 & !N1_q[39] & !N1L264 # !N1L257 & (!N1L264 # !N1_q[39]));


--N1_b[7] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[7]
--operation mode is normal

N1_b[7]_lut_out = LJ1_true_regB[7];
N1_b[7] = DFFE(N1_b[7]_lut_out, clk, K1_data_out, , N1L290);


--N1L261 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10127
--operation mode is arithmetic

N1L261 = N1_subtract $ N1_b[6] $ !N1L266;

--N1L262 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10129
--operation mode is arithmetic

N1L262 = CARRY(!N1L266 & (N1_subtract $ N1_b[6]));


--N1_q[39] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[39]
--operation mode is normal

N1_q[39]_lut_out = N1L263 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[39] = DFFE(N1_q[39]_lut_out, clk, K1_data_out, , JH1L8);


--N1L263 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10131
--operation mode is arithmetic

N1L263 = N1L261 $ N1_q[38] $ !N1L268;

--N1L264 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10133
--operation mode is arithmetic

N1L264 = CARRY(N1L261 & (N1_q[38] # !N1L268) # !N1L261 & N1_q[38] & !N1L268);


--N1_b[6] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[6]
--operation mode is normal

N1_b[6]_lut_out = LJ1_true_regB[6];
N1_b[6] = DFFE(N1_b[6]_lut_out, clk, K1_data_out, , N1L290);


--N1L265 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10135
--operation mode is arithmetic

N1L265 = N1_subtract $ N1_b[5] $ N1L270;

--N1L266 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10137
--operation mode is arithmetic

N1L266 = CARRY(N1_subtract $ !N1_b[5] # !N1L270);


--N1_q[38] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[38]
--operation mode is normal

N1_q[38]_lut_out = N1L267 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[38] = DFFE(N1_q[38]_lut_out, clk, K1_data_out, , JH1L8);


--N1L267 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10139
--operation mode is arithmetic

N1L267 = N1L265 $ N1_q[37] $ N1L272;

--N1L268 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10141
--operation mode is arithmetic

N1L268 = CARRY(N1L265 & !N1_q[37] & !N1L272 # !N1L265 & (!N1L272 # !N1_q[37]));


--N1_b[5] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[5]
--operation mode is normal

N1_b[5]_lut_out = LJ1_true_regB[5];
N1_b[5] = DFFE(N1_b[5]_lut_out, clk, K1_data_out, , N1L290);


--N1L269 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10143
--operation mode is arithmetic

N1L269 = N1_subtract $ N1_b[4] $ !N1L274;

--N1L270 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10145
--operation mode is arithmetic

N1L270 = CARRY(!N1L274 & (N1_subtract $ N1_b[4]));


--N1_q[37] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[37]
--operation mode is normal

N1_q[37]_lut_out = N1L271 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[37] = DFFE(N1_q[37]_lut_out, clk, K1_data_out, , JH1L8);


--N1L271 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10147
--operation mode is arithmetic

N1L271 = N1L269 $ N1_q[36] $ !N1L276;

--N1L272 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10149
--operation mode is arithmetic

N1L272 = CARRY(N1L269 & (N1_q[36] # !N1L276) # !N1L269 & N1_q[36] & !N1L276);


--N1_b[4] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[4]
--operation mode is normal

N1_b[4]_lut_out = LJ1_true_regB[4];
N1_b[4] = DFFE(N1_b[4]_lut_out, clk, K1_data_out, , N1L290);


--N1L273 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10151
--operation mode is arithmetic

N1L273 = N1_subtract $ N1_b[3] $ N1L278;

--N1L274 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10153
--operation mode is arithmetic

N1L274 = CARRY(N1_subtract $ !N1_b[3] # !N1L278);


--N1_q[36] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[36]
--operation mode is normal

N1_q[36]_lut_out = N1L275 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[36] = DFFE(N1_q[36]_lut_out, clk, K1_data_out, , JH1L8);


--N1L275 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10155
--operation mode is arithmetic

N1L275 = N1L273 $ N1_q[35] $ N1L280;

--N1L276 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10157
--operation mode is arithmetic

N1L276 = CARRY(N1L273 & !N1_q[35] & !N1L280 # !N1L273 & (!N1L280 # !N1_q[35]));


--N1_b[3] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[3]
--operation mode is normal

N1_b[3]_lut_out = LJ1_true_regB[3];
N1_b[3] = DFFE(N1_b[3]_lut_out, clk, K1_data_out, , N1L290);


--N1L277 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10159
--operation mode is arithmetic

N1L277 = N1_subtract $ N1_b[2] $ !N1L282;

--N1L278 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10161
--operation mode is arithmetic

N1L278 = CARRY(!N1L282 & (N1_subtract $ N1_b[2]));


--N1_q[35] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[35]
--operation mode is normal

N1_q[35]_lut_out = N1L279 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[35] = DFFE(N1_q[35]_lut_out, clk, K1_data_out, , JH1L8);


--N1L279 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10163
--operation mode is arithmetic

N1L279 = N1L277 $ N1_q[34] $ !N1L284;

--N1L280 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10165
--operation mode is arithmetic

N1L280 = CARRY(N1L277 & (N1_q[34] # !N1L284) # !N1L277 & N1_q[34] & !N1L284);


--N1_b[2] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[2]
--operation mode is normal

N1_b[2]_lut_out = LJ1_true_regB[2];
N1_b[2] = DFFE(N1_b[2]_lut_out, clk, K1_data_out, , N1L290);


--N1L281 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10167
--operation mode is arithmetic

N1L281 = N1_subtract $ N1_b[1] $ N1L286;

--N1L282 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10169
--operation mode is arithmetic

N1L282 = CARRY(N1_subtract $ !N1_b[1] # !N1L286);


--N1_q[34] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[34]
--operation mode is normal

N1_q[34]_lut_out = N1L283 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[34] = DFFE(N1_q[34]_lut_out, clk, K1_data_out, , JH1L8);


--N1L283 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10171
--operation mode is arithmetic

N1L283 = N1L281 $ N1_q[33] $ N1L288;

--N1L284 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10173
--operation mode is arithmetic

N1L284 = CARRY(N1L281 & !N1_q[33] & !N1L288 # !N1L281 & (!N1L288 # !N1_q[33]));


--N1_b[1] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[1]
--operation mode is normal

N1_b[1]_lut_out = LJ1_true_regB[1];
N1_b[1] = DFFE(N1_b[1]_lut_out, clk, K1_data_out, , N1L290);


--N1L285 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10175
--operation mode is arithmetic

N1L285 = N1L289 $ N1_subtract;

--N1L286 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10177
--operation mode is arithmetic

N1L286 = CARRY(N1L289 & N1_subtract);


--N1_q[33] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[33]
--operation mode is normal

N1_q[33]_lut_out = N1L287 & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[33] = DFFE(N1_q[33]_lut_out, clk, K1_data_out, , JH1L8);


--N1L287 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10179
--operation mode is arithmetic

N1L287 = N1L285 $ N1_q[32];

--N1L288 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10181
--operation mode is arithmetic

N1L288 = CARRY(N1L285 & N1_q[32]);


--N1_b[0] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|b[0]
--operation mode is normal

N1_b[0]_lut_out = LJ1_true_regB[0];
N1_b[0] = DFFE(N1_b[0]_lut_out, clk, K1_data_out, , N1L290);


--N1L289 is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|add~10183
--operation mode is normal

N1L289 = N1_subtract $ N1_b[0];


--N1_q[32] is dual_processor:inst|USR0_enet_nios:the_USR0_enet_nios|q[32]
--operation mode is normal

N1_q[32]_lut_out = N1_q[31] & (DH1_is_neutrino_3 # DH1_is_cancelled_3 # !LH1_p3_unqualified_custom_instruction_start_0);
N1_q[32] = DFFE(N1_q[32]_lut_out, clk, K1_data_out, , JH1L8);


--CB1L46 is dual_processor:inst|ad_rom_s1_arbitrator:the_ad_rom_s1|add~678
--operation mode is normal

CB1L46 = GB1L2 & CB1L4 & !DG1_dc_address[9] & !CB1L2;


--T1L12 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[1]~467
--operation mode is normal

T1L12 = T1_ad_cmd_ram_s1_arb_share_counter[1] $ T1L65 $ !T1L56 # !T1L23;

--T1L14 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[1]~473
--operation mode is normal

T1L14 = T1_ad_cmd_ram_s1_arb_share_counter[1] $ T1L65 $ !T1L56 # !T1L23;


--T1L13 is dual_processor:inst|ad_cmd_ram_s1_arbitrator:the_ad_cmd_ram_s1|ad_cmd_ram_s1_arb_share_counter_next_value[1]~471
--operation mode is normal

T1L13 = (T1L23 # T1L55 & !T1L24) & CASCADE(T1L14);


--EB1L20 is dual_processor:inst|ad_setup_ram_s1_arbitrator:the_ad_setup_ram_s1|ad_setup_ram_s1_arb_share_counter_next_value[1]~290
--operation mode is normal

EB1L20 = (EB1L28 # !EB1_ad_setup_ram_s1_arb_addend[1] & EB1L79 # !EB1L2) & CASCADE(EB1L21);


--ZH1L25 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1718
--operation mode is normal

ZH1L25 = ZH1L23 & TH1_d1_instruction_fifo_out[13] & !TH1_d1_instruction_fifo_out[10] & !TH1_d1_instruction_fifo_out[11];


--ZH1L23 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_commitment_maker:the_enet_nios_commitment_maker|enet_nios_instruction_scheduler:the_enet_nios_instruction_scheduler|enet_nios_subinstruction_unit:the_enet_nios_subinstruction_unit|p1_subinstruction_load_value~1679
--operation mode is normal

ZH1L23 = !TH1_d1_instruction_fifo_out[15] & !TH1_d1_instruction_fifo_out[14] & !TH1_d1_instruction_fifo_out[12];


--HF1L2 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~921
--operation mode is normal

HF1L2 = BF1_d1_instruction_fifo_out[7] & (BF1_d1_instruction_fifo_out[5] $ (BF1_d1_instruction_fifo_out[9] # BF1_d1_instruction_fifo_out[6]));


--HF1L3 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~922
--operation mode is normal

HF1L3 = !BF1_d1_instruction_fifo_out[7] & BF1_d1_instruction_fifo_out[9] & BF1_d1_instruction_fifo_out[6] & !BF1_d1_instruction_fifo_out[5];


--HF1L8 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_commitment_maker:the_ad_nios_commitment_maker|ad_nios_instruction_scheduler:the_ad_nios_instruction_scheduler|ad_nios_subinstruction_unit:the_ad_nios_subinstruction_unit|p1_subinstruction_load_value[0]~928
--operation mode is normal

HF1L8 = BF1_d1_instruction_fifo_out[8] & (HF1L3) # !BF1_d1_instruction_fifo_out[8] & HF1L2;


--KB1L3 is dual_processor:inst|axis1_int:the_axis1_int|read_mux_out~51
--operation mode is normal

KB1L3 = VJ1_dc_address[2] & KB1_edge_capture & VJ1_dc_address[3] # !VJ1_dc_address[2] & (!VJ1_dc_address[3] & F1L1851Q);


--DC1L291 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[15]~13793
--operation mode is normal

DC1L291 = (DC1L410 & DC1L206 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1) & CASCADE(DC1L293);


--DC1L278 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[14]~13794
--operation mode is normal

DC1L278 = (DC1L410 & DC1L206 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1) & CASCADE(DC1L280);


--DC1L265 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[13]~13795
--operation mode is normal

DC1L265 = (DC1L410 & DC1L206 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1) & CASCADE(DC1L267);


--DC1L252 is dual_processor:inst|enet_nios_data_master_arbitrator:the_enet_nios_data_master|enet_nios_data_master_readdata[12]~13796
--operation mode is normal

DC1L252 = (DC1L410 & DC1L206 & !UD1_enet_nios_data_master_qualified_request_uart1_s1 & !WD1_enet_nios_data_master_qualified_request_uart2_s1) & CASCADE(DC1L254);


--C1L18 is div_by_5:inst5|DIVIDED_X4~629
--operation mode is normal

C1L18 = (C1_DIVCNT[2] $ HB1_data_out[2] $ (HB1_data_out[1] # HB1_data_out[0])) & CASCADE(C1L19);


--FJ1L75 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[3]~688
--operation mode is normal

FJ1L75 = (CK12_regout # CK18_regout # !CK14_regout # !CK16_regout) & CASCADE(FJ1L76);


--FJ1L70 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[0]~689
--operation mode is normal

FJ1L70 = (CK16_regout # CK12_regout # CK18_regout # !CK14_regout) & CASCADE(FJ1L71);


--FJ1L97 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[13]~690
--operation mode is normal

FJ1L97 = (CK12_regout # CK18_regout # !CK14_regout # !CK16_regout) & CASCADE(FJ1L98);


--FJ1L89 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[9]~692
--operation mode is normal

FJ1L89 = (CK16_regout # CK12_regout # CK18_regout # !CK14_regout) & CASCADE(FJ1L90);


--FJ1L86 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_control_register_unit:the_enet_nios_control_register_unit|control_register_result[8]~693
--operation mode is normal

FJ1L86 = (CK16_regout # CK12_regout # CK18_regout # !CK14_regout) & CASCADE(FJ1L87);


--C2L24 is div_by_5:inst6|DIVIDED_X4~183
--operation mode is normal

C2L24 = (C2_DIVCNT[2] $ MB1_data_out[2] $ (MB1_data_out[1] # MB1_data_out[0])) & CASCADE(C2L25);


--HE20L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~194
--operation mode is normal

HE20L13 = HE20_cout[1];


--HE11L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~542
--operation mode is normal

HE11L42 = HE11_cout[0];


--HE17L13 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[1]|addcore:adder|a_csnbuffer:result_node|sout_node[2]~193
--operation mode is normal

HE17L13 = HE17_cout[1];


--HE8L40 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[2]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~545
--operation mode is normal

HE8L40 = HE8_cout[0];


--EE2L17 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|single_input_node[3]~153
--operation mode is normal

EE2L17 = HE2_cout[0];


--HE5L42 is dual_processor:inst|MUL_enet_nios:the_MUL_enet_nios|MUL_enet_nios_black_box_module:the_MUL_enet_nios_black_box_module|lpm_mult:the_lpm_mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[3]|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~514
--operation mode is normal

HE5L42 = HE5_cout[0];


--A1L140 is inst7~5
--operation mode is normal

A1L140 = !inst36 & (A1L140 # SC1_data_out[1]);


--ME5L23 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][3]~19
--operation mode is normal

ME5L23 = !EG1L5;


--ME5L24 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][3]~20
--operation mode is normal

ME5L24 = !EG1L8;


--ME5L25 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_instruction_decoder:the_ad_nios_instruction_decoder|ad_nios_rom_decoder_unit:the_ad_nios_rom_decoder_unit|ad_nios_instruction_decoder_rom_module:ad_nios_instruction_decoder_rom|lpm_ram_dp:the_lpm_ram_dp|altdpram:sram|segment[0][3]~21
--operation mode is normal

ME5L25 = !EG1L11;


--MJ1L4 is dual_processor:inst|enet_nios:the_enet_nios|enet_nios_pipeline:the_enet_nios_pipeline|enet_nios_compact_alu:the_enet_nios_compact_alu|enet_nios_adder_logic_lock_region:the_enet_nios_adder_logic_lock_region|enet_nios_aluadder:the_enet_nios_aluadder|enet_nios_hidden_lcell_4DEF:adder_bit_0|the_apex20k_lcell~0
--operation mode is arithmetic

MJ1L4 = CARRY(LH1_p3_force_carryin);


--VF1L4 is dual_processor:inst|ad_nios:the_ad_nios|ad_nios_pipeline:the_ad_nios_pipeline|ad_nios_compact_alu:the_ad_nios_compact_alu|ad_nios_adder_logic_lock_region:the_ad_nios_adder_logic_lock_region|ad_nios_aluadder:the_ad_nios_aluadder|ad_nios_hidden_lcell_4DEF:adder_bit_0|the_apex20k_lcell~0
--operation mode is arithmetic

VF1L4 = CARRY(SF1_carry_chain[0]);


--~GND is ~GND
--operation mode is normal

~GND = GND;


--enet0_IRQ is enet0_IRQ
--operation mode is input

enet0_IRQ = INPUT();


--enet1_IRQ is enet1_IRQ
--operation mode is input

enet1_IRQ = INPUT();


--RESET_SWITCH_out is RESET_SWITCH_out
--operation mode is input

RESET_SWITCH_out = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--ch3A_aux_input_302 is ch3A_aux_input_302
--operation mode is input

ch3A_aux_input_302 = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[1] = INPUT();


--ch3B_aux_input_303 is ch3B_aux_input_303
--operation mode is input

ch3B_aux_input_303 = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[2] = INPUT();


--ch4A_aux_input_304 is ch4A_aux_input_304
--operation mode is input

ch4A_aux_input_304 = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[3] = INPUT();


--ch4B_aux_input_305 is ch4B_aux_input_305
--operation mode is input

ch4B_aux_input_305 = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[4] = INPUT();


--ch_a1_in is ch_a1_in
--operation mode is input

ch_a1_in = INPUT();


--ch_b1_in is ch_b1_in
--operation mode is input

ch_b1_in = INPUT();


--ch_a2_in is ch_a2_in
--operation mode is input

ch_a2_in = INPUT();


--ch_b2_in is ch_b2_in
--operation mode is input

ch_b2_in = INPUT();


--master_enbl_input_301 is master_enbl_input_301
--operation mode is input

master_enbl_input_301 = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[11] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[10] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[9] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[0] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[5] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[8] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[7] = INPUT();


--DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] is DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6]
--operation mode is input

DIP_SWITCH_all-SW7_out-SW6_out-SW5_out-SW4_out[6] = INPUT();


--DB9_CONNECTOR_rxd_uart2 is DB9_CONNECTOR_rxd_uart2
--operation mode is input

DB9_CONNECTOR_rxd_uart2 = INPUT();


--DB9_CONNECTOR_rxd is DB9_CONNECTOR_rxd
--operation mode is input

DB9_CONNECTOR_rxd = INPUT();


--MISO_dac_spi is MISO_dac_spi
--operation mode is input

MISO_dac_spi = INPUT();


--cycle_start_input_300 is cycle_start_input_300
--operation mode is input

cycle_start_input_300 = INPUT();


--MISO_adc_spi is MISO_adc_spi
--operation mode is input

MISO_adc_spi = INPUT();


--wr_mon_digital_outputs is wr_mon_digital_outputs
--operation mode is output

wr_mon_digital_outputs = OUTPUT(ZC1_data_out[1]);


--wr_cont_digital_outputs is wr_cont_digital_outputs
--operation mode is output

wr_cont_digital_outputs = OUTPUT(ZC1_data_out[3]);


--rd_n_mon_digital_inputs is rd_n_mon_digital_inputs
--operation mode is output

rd_n_mon_digital_inputs = OUTPUT(!ZC1_data_out[0]);


--rd_n_cont_digital_inputs is rd_n_cont_digital_inputs
--operation mode is output

rd_n_cont_digital_inputs = OUTPUT(!ZC1_data_out[2]);


--MOSI_adc_spi is MOSI_adc_spi
--operation mode is output

MOSI_adc_spi = OUTPUT(FB1_shift_reg[15]);


--SCLK_adc_spi is SCLK_adc_spi
--operation mode is output

SCLK_adc_spi = OUTPUT(!FB1_SCLK_reg);


--SSn_adc_spi is SSn_adc_spi
--operation mode is output

SSn_adc_spi = OUTPUT(FB1L42);


--SRAM_Hi_cs_n is SRAM_Hi_cs_n
--operation mode is output

SRAM_Hi_cs_n = OUTPUT(!FC1_select_n_to_the_SRAM1);


--SRAM_Lo_cs_n is SRAM_Lo_cs_n
--operation mode is output

SRAM_Lo_cs_n = OUTPUT(!FC1_select_n_to_the_SRAM1);


--enet_RST is enet_RST
--operation mode is output

enet_RST = OUTPUT(!RESET_SWITCH_out);


--enet_AEn is enet_AEn
--operation mode is output

enet_AEn = OUTPUT(GND);


--enet_SBHE_n is enet_SBHE_n
--operation mode is output

enet_SBHE_n = OUTPUT(GND);


--enet1_IO_RDn is enet1_IO_RDn
--operation mode is output

enet1_IO_RDn = OUTPUT(VCC);


--enet1_IO_WRn is enet1_IO_WRn
--operation mode is output

enet1_IO_WRn = OUTPUT(VCC);


--SRAM_Lo_oe_n is SRAM_Lo_oe_n
--operation mode is output

SRAM_Lo_oe_n = OUTPUT(inst25);


--SRAM_Lo_we_n is SRAM_Lo_we_n
--operation mode is output

SRAM_Lo_we_n = OUTPUT(!FC1L217);


--FLASH_we_n is FLASH_we_n
--operation mode is output

FLASH_we_n = OUTPUT(!FC1_write_n_to_the_ext_flash);


--FLASH_ce_n is FLASH_ce_n
--operation mode is output

FLASH_ce_n = OUTPUT(!FC1_select_n_to_the_ext_flash);


--MOSI_dac_spi is MOSI_dac_spi
--operation mode is output

MOSI_dac_spi = OUTPUT(XB1_shift_reg[15]);


--SCLK_dac_spi is SCLK_dac_spi
--operation mode is output

SCLK_dac_spi = OUTPUT(XB1_SCLK_reg);


--lvdt_sample1 is lvdt_sample1
--operation mode is output

lvdt_sample1 = OUTPUT(G1_inst8);


--lvdt_sample2 is lvdt_sample2
--operation mode is output

lvdt_sample2 = OUTPUT(G1_inst12);


--digital_pots_SCLK is digital_pots_SCLK
--operation mode is output

digital_pots_SCLK = OUTPUT(HD1_data_out[0]);


--digital_pots_MOSI is digital_pots_MOSI
--operation mode is output

digital_pots_MOSI = OUTPUT(HD1_data_out[1]);


--digital_pots_ssn is digital_pots_ssn
--operation mode is output

digital_pots_ssn = OUTPUT(HD1_data_out[2]);


--open_valve_loop1 is open_valve_loop1
--operation mode is output

open_valve_loop1 = OUTPUT(HD1_data_out[3]);


--open_valve_loop2 is open_valve_loop2
--operation mode is output

open_valve_loop2 = OUTPUT(HD1_data_out[4]);


--cntl_ana_addr0 is cntl_ana_addr0
--operation mode is output

cntl_ana_addr0 = OUTPUT(KD1_data_out[0]);


--cntl_ana_addr1 is cntl_ana_addr1
--operation mode is output

cntl_ana_addr1 = OUTPUT(KD1_data_out[1]);


--cntl_ana_addr2 is cntl_ana_addr2
--operation mode is output

cntl_ana_addr2 = OUTPUT(KD1_data_out[2]);


--sel_cntl_ana_channels is sel_cntl_ana_channels
--operation mode is output

sel_cntl_ana_channels = OUTPUT(KD1_data_out[3]);


--DB9_CONNECTOR_txd is DB9_CONNECTOR_txd
--operation mode is output

DB9_CONNECTOR_txd = OUTPUT(!JK1_txd);


--DB9_CONNECTOR_txd_uart2 is DB9_CONNECTOR_txd_uart2
--operation mode is output

DB9_CONNECTOR_txd_uart2 = OUTPUT(!NK1_txd);


--APEX_reload is APEX_reload
--operation mode is output

APEX_reload = OUTPUT(!FD1_data_out);


--lvdt_pwm_out is lvdt_pwm_out
--operation mode is output

lvdt_pwm_out = OUTPUT(VK1_q);


--dis_feedback2 is dis_feedback2
--operation mode is output

dis_feedback2 = OUTPUT(HD1_data_out[5]);


--enet0_IO_RDn is enet0_IO_RDn
--operation mode is output

enet0_IO_RDn = OUTPUT(!UC1_ior_n_to_the_lan91c111_0);


--enet0_IO_WRn is enet0_IO_WRn
--operation mode is output

enet0_IO_WRn = OUTPUT(!UC1_iow_n_to_the_lan91c111_0);


--DISPLAY_tens_digit-DISPLAY_ones_digit[15] is DISPLAY_tens_digit-DISPLAY_ones_digit[15]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[15] = OUTPUT(MD1_data_out[15]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[14] is DISPLAY_tens_digit-DISPLAY_ones_digit[14]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[14] = OUTPUT(MD1_data_out[14]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[13] is DISPLAY_tens_digit-DISPLAY_ones_digit[13]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[13] = OUTPUT(MD1_data_out[13]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[12] is DISPLAY_tens_digit-DISPLAY_ones_digit[12]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[12] = OUTPUT(MD1_data_out[12]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[11] is DISPLAY_tens_digit-DISPLAY_ones_digit[11]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[11] = OUTPUT(MD1_data_out[11]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[10] is DISPLAY_tens_digit-DISPLAY_ones_digit[10]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[10] = OUTPUT(MD1_data_out[10]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[9] is DISPLAY_tens_digit-DISPLAY_ones_digit[9]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[9] = OUTPUT(MD1_data_out[9]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[8] is DISPLAY_tens_digit-DISPLAY_ones_digit[8]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[8] = OUTPUT(MD1_data_out[8]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[7] is DISPLAY_tens_digit-DISPLAY_ones_digit[7]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[7] = OUTPUT(MD1_data_out[7]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[6] is DISPLAY_tens_digit-DISPLAY_ones_digit[6]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[6] = OUTPUT(MD1_data_out[6]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[5] is DISPLAY_tens_digit-DISPLAY_ones_digit[5]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[5] = OUTPUT(MD1_data_out[5]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[4] is DISPLAY_tens_digit-DISPLAY_ones_digit[4]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[4] = OUTPUT(MD1_data_out[4]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[3] is DISPLAY_tens_digit-DISPLAY_ones_digit[3]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[3] = OUTPUT(MD1_data_out[3]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[2] is DISPLAY_tens_digit-DISPLAY_ones_digit[2]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[2] = OUTPUT(MD1_data_out[2]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[1] is DISPLAY_tens_digit-DISPLAY_ones_digit[1]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[1] = OUTPUT(MD1_data_out[1]);


--DISPLAY_tens_digit-DISPLAY_ones_digit[0] is DISPLAY_tens_digit-DISPLAY_ones_digit[0]
--operation mode is output

DISPLAY_tens_digit-DISPLAY_ones_digit[0] = OUTPUT(MD1_data_out[0]);


--enet_Address[11] is enet_Address[11]
--operation mode is output

enet_Address[11] = OUTPUT(GND);


--enet_Address[10] is enet_Address[10]
--operation mode is output

enet_Address[10] = OUTPUT(GND);


--enet_Address[9] is enet_Address[9]
--operation mode is output

enet_Address[9] = OUTPUT(VCC);


--enet_Address[8] is enet_Address[8]
--operation mode is output

enet_Address[8] = OUTPUT(VCC);


--enet_Address[7] is enet_Address[7]
--operation mode is output

enet_Address[7] = OUTPUT(GND);


--enet_Address[6] is enet_Address[6]
--operation mode is output

enet_Address[6] = OUTPUT(GND);


--enet_Address[5] is enet_Address[5]
--operation mode is output

enet_Address[5] = OUTPUT(GND);


--enet_Address[4] is enet_Address[4]
--operation mode is output

enet_Address[4] = OUTPUT(GND);


--enet_Address[3] is enet_Address[3]
--operation mode is output

enet_Address[3] = OUTPUT(UC1_nedk_card_bus_address[3]);


--enet_Address[2] is enet_Address[2]
--operation mode is output

enet_Address[2] = OUTPUT(UC1_nedk_card_bus_address[2]);


--enet_Address[1] is enet_Address[1]
--operation mode is output

enet_Address[1] = OUTPUT(UC1_nedk_card_bus_address[1]);


--enet_Address[0] is enet_Address[0]
--operation mode is output

enet_Address[0] = OUTPUT(GND);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[19] = OUTPUT(FC1_ext_ram_bus_address[19]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[18] = OUTPUT(FC1_ext_ram_bus_address[18]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[17] = OUTPUT(FC1_ext_ram_bus_address[17]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[16] = OUTPUT(FC1_ext_ram_bus_address[16]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[15] = OUTPUT(FC1_ext_ram_bus_address[15]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[14] = OUTPUT(FC1_ext_ram_bus_address[14]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[13] = OUTPUT(FC1_ext_ram_bus_address[13]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[12] = OUTPUT(FC1_ext_ram_bus_address[12]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[11] = OUTPUT(FC1_ext_ram_bus_address[11]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[10] = OUTPUT(FC1_ext_ram_bus_address[10]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[9] = OUTPUT(FC1_ext_ram_bus_address[9]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[8] = OUTPUT(FC1_ext_ram_bus_address[8]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[7] = OUTPUT(FC1_ext_ram_bus_address[7]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[6] = OUTPUT(FC1_ext_ram_bus_address[6]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[5] = OUTPUT(FC1_ext_ram_bus_address[5]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[4] = OUTPUT(FC1_ext_ram_bus_address[4]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[3] = OUTPUT(FC1_ext_ram_bus_address[3]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[2] = OUTPUT(FC1_ext_ram_bus_address[2]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[1] = OUTPUT(FC1_ext_ram_bus_address[1]);


--FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0] is FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0]
--operation mode is output

FLASH_high_address_bits-SRAM_Lo_address-FLASH_a0-APEX_a0[0] = OUTPUT(FC1_ext_ram_bus_address[0]);


--SRAM_Hi_be_n-SRAM_Lo_be_n[3] is SRAM_Hi_be_n-SRAM_Lo_be_n[3]
--operation mode is output

SRAM_Hi_be_n-SRAM_Lo_be_n[3] = OUTPUT(!FC1_be_n_to_the_SRAM1[3]);


--SRAM_Hi_be_n-SRAM_Lo_be_n[2] is SRAM_Hi_be_n-SRAM_Lo_be_n[2]
--operation mode is output

SRAM_Hi_be_n-SRAM_Lo_be_n[2] = OUTPUT(!FC1_be_n_to_the_SRAM1[2]);


--SRAM_Hi_be_n-SRAM_Lo_be_n[1] is SRAM_Hi_be_n-SRAM_Lo_be_n[1]
--operation mode is output

SRAM_Hi_be_n-SRAM_Lo_be_n[1] = OUTPUT(!FC1_be_n_to_the_SRAM1[1]);


--SRAM_Hi_be_n-SRAM_Lo_be_n[0] is SRAM_Hi_be_n-SRAM_Lo_be_n[0]
--operation mode is output

SRAM_Hi_be_n-SRAM_Lo_be_n[0] = OUTPUT(!FC1_be_n_to_the_SRAM1[0]);


--SSn_dac_spi[3] is SSn_dac_spi[3]
--operation mode is output

SSn_dac_spi[3] = OUTPUT(XB1L44);


--SSn_dac_spi[2] is SSn_dac_spi[2]
--operation mode is output

SSn_dac_spi[2] = OUTPUT(XB1L43);


--SSn_dac_spi[1] is SSn_dac_spi[1]
--operation mode is output

SSn_dac_spi[1] = OUTPUT(XB1L42);


--SSn_dac_spi[0] is SSn_dac_spi[0]
--operation mode is output

SSn_dac_spi[0] = OUTPUT(XB1L41);


--opto_data[15] is opto_data[15]
--operation mode is bidir

opto_data[15] = opto_io_data[15];

--opto_io_data[15] is opto_io_data[15]
--operation mode is bidir

opto_io_data[15]_tri_out = TRI(BD1_data_out[15], BD1_data_dir[15]);
opto_io_data[15] = BIDIR(opto_io_data[15]_tri_out);


--opto_data[14] is opto_data[14]
--operation mode is bidir

opto_data[14] = opto_io_data[14];

--opto_io_data[14] is opto_io_data[14]
--operation mode is bidir

opto_io_data[14]_tri_out = TRI(BD1_data_out[14], BD1_data_dir[14]);
opto_io_data[14] = BIDIR(opto_io_data[14]_tri_out);


--opto_data[13] is opto_data[13]
--operation mode is bidir

opto_data[13] = opto_io_data[13];

--opto_io_data[13] is opto_io_data[13]
--operation mode is bidir

opto_io_data[13]_tri_out = TRI(BD1_data_out[13], BD1_data_dir[13]);
opto_io_data[13] = BIDIR(opto_io_data[13]_tri_out);


--opto_data[12] is opto_data[12]
--operation mode is bidir

opto_data[12] = opto_io_data[12];

--opto_io_data[12] is opto_io_data[12]
--operation mode is bidir

opto_io_data[12]_tri_out = TRI(BD1_data_out[12], BD1_data_dir[12]);
opto_io_data[12] = BIDIR(opto_io_data[12]_tri_out);


--opto_data[11] is opto_data[11]
--operation mode is bidir

opto_data[11] = opto_io_data[11];

--opto_io_data[11] is opto_io_data[11]
--operation mode is bidir

opto_io_data[11]_tri_out = TRI(BD1_data_out[11], BD1_data_dir[11]);
opto_io_data[11] = BIDIR(opto_io_data[11]_tri_out);


--opto_data[10] is opto_data[10]
--operation mode is bidir

opto_data[10] = opto_io_data[10];

--opto_io_data[10] is opto_io_data[10]
--operation mode is bidir

opto_io_data[10]_tri_out = TRI(BD1_data_out[10], BD1_data_dir[10]);
opto_io_data[10] = BIDIR(opto_io_data[10]_tri_out);


--opto_data[9] is opto_data[9]
--operation mode is bidir

opto_data[9] = opto_io_data[9];

--opto_io_data[9] is opto_io_data[9]
--operation mode is bidir

opto_io_data[9]_tri_out = TRI(BD1_data_out[9], BD1_data_dir[9]);
opto_io_data[9] = BIDIR(opto_io_data[9]_tri_out);


--opto_data[8] is opto_data[8]
--operation mode is bidir

opto_data[8] = opto_io_data[8];

--opto_io_data[8] is opto_io_data[8]
--operation mode is bidir

opto_io_data[8]_tri_out = TRI(BD1_data_out[8], BD1_data_dir[8]);
opto_io_data[8] = BIDIR(opto_io_data[8]_tri_out);


--opto_data[7] is opto_data[7]
--operation mode is bidir

opto_data[7] = opto_io_data[7];

--opto_io_data[7] is opto_io_data[7]
--operation mode is bidir

opto_io_data[7]_tri_out = TRI(BD1_data_out[7], BD1_data_dir[7]);
opto_io_data[7] = BIDIR(opto_io_data[7]_tri_out);


--opto_data[6] is opto_data[6]
--operation mode is bidir

opto_data[6] = opto_io_data[6];

--opto_io_data[6] is opto_io_data[6]
--operation mode is bidir

opto_io_data[6]_tri_out = TRI(BD1_data_out[6], BD1_data_dir[6]);
opto_io_data[6] = BIDIR(opto_io_data[6]_tri_out);


--opto_data[5] is opto_data[5]
--operation mode is bidir

opto_data[5] = opto_io_data[5];

--opto_io_data[5] is opto_io_data[5]
--operation mode is bidir

opto_io_data[5]_tri_out = TRI(BD1_data_out[5], BD1_data_dir[5]);
opto_io_data[5] = BIDIR(opto_io_data[5]_tri_out);


--opto_data[4] is opto_data[4]
--operation mode is bidir

opto_data[4] = opto_io_data[4];

--opto_io_data[4] is opto_io_data[4]
--operation mode is bidir

opto_io_data[4]_tri_out = TRI(BD1_data_out[4], BD1_data_dir[4]);
opto_io_data[4] = BIDIR(opto_io_data[4]_tri_out);


--opto_data[3] is opto_data[3]
--operation mode is bidir

opto_data[3] = opto_io_data[3];

--opto_io_data[3] is opto_io_data[3]
--operation mode is bidir

opto_io_data[3]_tri_out = TRI(BD1_data_out[3], BD1_data_dir[3]);
opto_io_data[3] = BIDIR(opto_io_data[3]_tri_out);


--opto_data[2] is opto_data[2]
--operation mode is bidir

opto_data[2] = opto_io_data[2];

--opto_io_data[2] is opto_io_data[2]
--operation mode is bidir

opto_io_data[2]_tri_out = TRI(BD1_data_out[2], BD1_data_dir[2]);
opto_io_data[2] = BIDIR(opto_io_data[2]_tri_out);


--opto_data[1] is opto_data[1]
--operation mode is bidir

opto_data[1] = opto_io_data[1];

--opto_io_data[1] is opto_io_data[1]
--operation mode is bidir

opto_io_data[1]_tri_out = TRI(BD1_data_out[1], BD1_data_dir[1]);
opto_io_data[1] = BIDIR(opto_io_data[1]_tri_out);


--opto_data[0] is opto_data[0]
--operation mode is bidir

opto_data[0] = opto_io_data[0];

--opto_io_data[0] is opto_io_data[0]
--operation mode is bidir

opto_io_data[0]_tri_out = TRI(BD1_data_out[0], BD1_data_dir[0]);
opto_io_data[0] = BIDIR(opto_io_data[0]_tri_out);


--FC1_incoming_ext_ram_bus_data[31] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[31]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[31] = SRAM_Hi_data-SRAM_Lo_data[31];

--SRAM_Hi_data-SRAM_Lo_data[31] is SRAM_Hi_data-SRAM_Lo_data[31]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[31]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[31], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[31] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[31]_tri_out);


--FC1_incoming_ext_ram_bus_data[30] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[30]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[30] = SRAM_Hi_data-SRAM_Lo_data[30];

--SRAM_Hi_data-SRAM_Lo_data[30] is SRAM_Hi_data-SRAM_Lo_data[30]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[30]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[30], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[30] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[30]_tri_out);


--FC1_incoming_ext_ram_bus_data[29] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[29]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[29] = SRAM_Hi_data-SRAM_Lo_data[29];

--SRAM_Hi_data-SRAM_Lo_data[29] is SRAM_Hi_data-SRAM_Lo_data[29]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[29]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[29], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[29] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[29]_tri_out);


--FC1_incoming_ext_ram_bus_data[28] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[28]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[28] = SRAM_Hi_data-SRAM_Lo_data[28];

--SRAM_Hi_data-SRAM_Lo_data[28] is SRAM_Hi_data-SRAM_Lo_data[28]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[28]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[28], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[28] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[28]_tri_out);


--FC1_incoming_ext_ram_bus_data[27] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[27]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[27] = SRAM_Hi_data-SRAM_Lo_data[27];

--SRAM_Hi_data-SRAM_Lo_data[27] is SRAM_Hi_data-SRAM_Lo_data[27]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[27]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[27], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[27] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[27]_tri_out);


--FC1_incoming_ext_ram_bus_data[26] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[26]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[26] = SRAM_Hi_data-SRAM_Lo_data[26];

--SRAM_Hi_data-SRAM_Lo_data[26] is SRAM_Hi_data-SRAM_Lo_data[26]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[26]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[26], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[26] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[26]_tri_out);


--FC1_incoming_ext_ram_bus_data[25] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[25]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[25] = SRAM_Hi_data-SRAM_Lo_data[25];

--SRAM_Hi_data-SRAM_Lo_data[25] is SRAM_Hi_data-SRAM_Lo_data[25]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[25]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[25], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[25] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[25]_tri_out);


--FC1_incoming_ext_ram_bus_data[24] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[24]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[24] = SRAM_Hi_data-SRAM_Lo_data[24];

--SRAM_Hi_data-SRAM_Lo_data[24] is SRAM_Hi_data-SRAM_Lo_data[24]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[24]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[24], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[24] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[24]_tri_out);


--FC1_incoming_ext_ram_bus_data[23] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[23]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[23] = SRAM_Hi_data-SRAM_Lo_data[23];

--SRAM_Hi_data-SRAM_Lo_data[23] is SRAM_Hi_data-SRAM_Lo_data[23]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[23]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[23], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[23] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[23]_tri_out);


--FC1_incoming_ext_ram_bus_data[22] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[22]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[22] = SRAM_Hi_data-SRAM_Lo_data[22];

--SRAM_Hi_data-SRAM_Lo_data[22] is SRAM_Hi_data-SRAM_Lo_data[22]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[22]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[22], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[22] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[22]_tri_out);


--FC1_incoming_ext_ram_bus_data[21] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[21]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[21] = SRAM_Hi_data-SRAM_Lo_data[21];

--SRAM_Hi_data-SRAM_Lo_data[21] is SRAM_Hi_data-SRAM_Lo_data[21]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[21]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[21], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[21] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[21]_tri_out);


--FC1_incoming_ext_ram_bus_data[20] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[20]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[20] = SRAM_Hi_data-SRAM_Lo_data[20];

--SRAM_Hi_data-SRAM_Lo_data[20] is SRAM_Hi_data-SRAM_Lo_data[20]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[20]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[20], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[20] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[20]_tri_out);


--FC1_incoming_ext_ram_bus_data[19] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[19]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[19] = SRAM_Hi_data-SRAM_Lo_data[19];

--SRAM_Hi_data-SRAM_Lo_data[19] is SRAM_Hi_data-SRAM_Lo_data[19]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[19]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[19], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[19] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[19]_tri_out);


--FC1_incoming_ext_ram_bus_data[18] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[18]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[18] = SRAM_Hi_data-SRAM_Lo_data[18];

--SRAM_Hi_data-SRAM_Lo_data[18] is SRAM_Hi_data-SRAM_Lo_data[18]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[18]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[18], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[18] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[18]_tri_out);


--FC1_incoming_ext_ram_bus_data[17] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[17]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[17] = SRAM_Hi_data-SRAM_Lo_data[17];

--SRAM_Hi_data-SRAM_Lo_data[17] is SRAM_Hi_data-SRAM_Lo_data[17]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[17]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[17], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[17] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[17]_tri_out);


--FC1_incoming_ext_ram_bus_data[16] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[16]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[16] = SRAM_Hi_data-SRAM_Lo_data[16];

--SRAM_Hi_data-SRAM_Lo_data[16] is SRAM_Hi_data-SRAM_Lo_data[16]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[16]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[16], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[16] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[16]_tri_out);


--FC1_incoming_ext_ram_bus_data[15] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[15]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[15] = SRAM_Hi_data-SRAM_Lo_data[15];

--SRAM_Hi_data-SRAM_Lo_data[15] is SRAM_Hi_data-SRAM_Lo_data[15]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[15]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[15], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[15] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[15]_tri_out);


--FC1_incoming_ext_ram_bus_data[14] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[14]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[14] = SRAM_Hi_data-SRAM_Lo_data[14];

--SRAM_Hi_data-SRAM_Lo_data[14] is SRAM_Hi_data-SRAM_Lo_data[14]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[14]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[14], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[14] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[14]_tri_out);


--FC1_incoming_ext_ram_bus_data[13] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[13]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[13] = SRAM_Hi_data-SRAM_Lo_data[13];

--SRAM_Hi_data-SRAM_Lo_data[13] is SRAM_Hi_data-SRAM_Lo_data[13]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[13]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[13], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[13] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[13]_tri_out);


--FC1_incoming_ext_ram_bus_data[12] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[12]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[12] = SRAM_Hi_data-SRAM_Lo_data[12];

--SRAM_Hi_data-SRAM_Lo_data[12] is SRAM_Hi_data-SRAM_Lo_data[12]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[12]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[12], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[12] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[12]_tri_out);


--FC1_incoming_ext_ram_bus_data[11] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[11]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[11] = SRAM_Hi_data-SRAM_Lo_data[11];

--SRAM_Hi_data-SRAM_Lo_data[11] is SRAM_Hi_data-SRAM_Lo_data[11]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[11]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[11], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[11] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[11]_tri_out);


--FC1_incoming_ext_ram_bus_data[10] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[10]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[10] = SRAM_Hi_data-SRAM_Lo_data[10];

--SRAM_Hi_data-SRAM_Lo_data[10] is SRAM_Hi_data-SRAM_Lo_data[10]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[10]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[10], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[10] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[10]_tri_out);


--FC1_incoming_ext_ram_bus_data[9] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[9]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[9] = SRAM_Hi_data-SRAM_Lo_data[9];

--SRAM_Hi_data-SRAM_Lo_data[9] is SRAM_Hi_data-SRAM_Lo_data[9]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[9]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[9], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[9] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[9]_tri_out);


--FC1_incoming_ext_ram_bus_data[8] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[8]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[8] = SRAM_Hi_data-SRAM_Lo_data[8];

--SRAM_Hi_data-SRAM_Lo_data[8] is SRAM_Hi_data-SRAM_Lo_data[8]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[8]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[8], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[8] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[8]_tri_out);


--FC1_incoming_ext_ram_bus_data[7] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[7]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[7] = SRAM_Hi_data-SRAM_Lo_data[7];

--SRAM_Hi_data-SRAM_Lo_data[7] is SRAM_Hi_data-SRAM_Lo_data[7]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[7]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[7], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[7] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[7]_tri_out);


--FC1_incoming_ext_ram_bus_data[6] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[6]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[6] = SRAM_Hi_data-SRAM_Lo_data[6];

--SRAM_Hi_data-SRAM_Lo_data[6] is SRAM_Hi_data-SRAM_Lo_data[6]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[6]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[6], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[6] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[6]_tri_out);


--FC1_incoming_ext_ram_bus_data[5] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[5]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[5] = SRAM_Hi_data-SRAM_Lo_data[5];

--SRAM_Hi_data-SRAM_Lo_data[5] is SRAM_Hi_data-SRAM_Lo_data[5]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[5]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[5], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[5] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[5]_tri_out);


--FC1_incoming_ext_ram_bus_data[4] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[4]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[4] = SRAM_Hi_data-SRAM_Lo_data[4];

--SRAM_Hi_data-SRAM_Lo_data[4] is SRAM_Hi_data-SRAM_Lo_data[4]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[4]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[4], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[4] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[4]_tri_out);


--FC1_incoming_ext_ram_bus_data[3] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[3]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[3] = SRAM_Hi_data-SRAM_Lo_data[3];

--SRAM_Hi_data-SRAM_Lo_data[3] is SRAM_Hi_data-SRAM_Lo_data[3]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[3]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[3], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[3] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[3]_tri_out);


--FC1_incoming_ext_ram_bus_data[2] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[2]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[2] = SRAM_Hi_data-SRAM_Lo_data[2];

--SRAM_Hi_data-SRAM_Lo_data[2] is SRAM_Hi_data-SRAM_Lo_data[2]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[2]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[2], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[2] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[2]_tri_out);


--FC1_incoming_ext_ram_bus_data[1] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[1]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[1] = SRAM_Hi_data-SRAM_Lo_data[1];

--SRAM_Hi_data-SRAM_Lo_data[1] is SRAM_Hi_data-SRAM_Lo_data[1]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[1]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[1], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[1] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[1]_tri_out);


--FC1_incoming_ext_ram_bus_data[0] is dual_processor:inst|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|incoming_ext_ram_bus_data[0]
--operation mode is bidir

FC1_incoming_ext_ram_bus_data[0] = SRAM_Hi_data-SRAM_Lo_data[0];

--SRAM_Hi_data-SRAM_Lo_data[0] is SRAM_Hi_data-SRAM_Lo_data[0]
--operation mode is bidir

SRAM_Hi_data-SRAM_Lo_data[0]_tri_out = TRI(FC1_d1_outgoing_ext_ram_bus_data[0], FC1_d1_in_a_write_cycle);
SRAM_Hi_data-SRAM_Lo_data[0] = BIDIR(SRAM_Hi_data-SRAM_Lo_data[0]_tri_out);


--enet_D[15] is enet_D[15]
--operation mode is bidir

enet_D[15] = enet_Data[15];

--enet_Data[15] is enet_Data[15]
--operation mode is bidir

enet_Data[15]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[15], UC1_d1_in_a_write_cycle);
enet_Data[15] = BIDIR(enet_Data[15]_tri_out);


--enet_D[14] is enet_D[14]
--operation mode is bidir

enet_D[14] = enet_Data[14];

--enet_Data[14] is enet_Data[14]
--operation mode is bidir

enet_Data[14]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[14], UC1_d1_in_a_write_cycle);
enet_Data[14] = BIDIR(enet_Data[14]_tri_out);


--enet_D[13] is enet_D[13]
--operation mode is bidir

enet_D[13] = enet_Data[13];

--enet_Data[13] is enet_Data[13]
--operation mode is bidir

enet_Data[13]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[13], UC1_d1_in_a_write_cycle);
enet_Data[13] = BIDIR(enet_Data[13]_tri_out);


--enet_D[12] is enet_D[12]
--operation mode is bidir

enet_D[12] = enet_Data[12];

--enet_Data[12] is enet_Data[12]
--operation mode is bidir

enet_Data[12]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[12], UC1_d1_in_a_write_cycle);
enet_Data[12] = BIDIR(enet_Data[12]_tri_out);


--enet_D[11] is enet_D[11]
--operation mode is bidir

enet_D[11] = enet_Data[11];

--enet_Data[11] is enet_Data[11]
--operation mode is bidir

enet_Data[11]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[11], UC1_d1_in_a_write_cycle);
enet_Data[11] = BIDIR(enet_Data[11]_tri_out);


--enet_D[10] is enet_D[10]
--operation mode is bidir

enet_D[10] = enet_Data[10];

--enet_Data[10] is enet_Data[10]
--operation mode is bidir

enet_Data[10]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[10], UC1_d1_in_a_write_cycle);
enet_Data[10] = BIDIR(enet_Data[10]_tri_out);


--enet_D[9] is enet_D[9]
--operation mode is bidir

enet_D[9] = enet_Data[9];

--enet_Data[9] is enet_Data[9]
--operation mode is bidir

enet_Data[9]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[9], UC1_d1_in_a_write_cycle);
enet_Data[9] = BIDIR(enet_Data[9]_tri_out);


--enet_D[8] is enet_D[8]
--operation mode is bidir

enet_D[8] = enet_Data[8];

--enet_Data[8] is enet_Data[8]
--operation mode is bidir

enet_Data[8]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[8], UC1_d1_in_a_write_cycle);
enet_Data[8] = BIDIR(enet_Data[8]_tri_out);


--enet_D[7] is enet_D[7]
--operation mode is bidir

enet_D[7] = enet_Data[7];

--enet_Data[7] is enet_Data[7]
--operation mode is bidir

enet_Data[7]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[7], UC1_d1_in_a_write_cycle);
enet_Data[7] = BIDIR(enet_Data[7]_tri_out);


--enet_D[6] is enet_D[6]
--operation mode is bidir

enet_D[6] = enet_Data[6];

--enet_Data[6] is enet_Data[6]
--operation mode is bidir

enet_Data[6]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[6], UC1_d1_in_a_write_cycle);
enet_Data[6] = BIDIR(enet_Data[6]_tri_out);


--enet_D[5] is enet_D[5]
--operation mode is bidir

enet_D[5] = enet_Data[5];

--enet_Data[5] is enet_Data[5]
--operation mode is bidir

enet_Data[5]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[5], UC1_d1_in_a_write_cycle);
enet_Data[5] = BIDIR(enet_Data[5]_tri_out);


--enet_D[4] is enet_D[4]
--operation mode is bidir

enet_D[4] = enet_Data[4];

--enet_Data[4] is enet_Data[4]
--operation mode is bidir

enet_Data[4]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[4], UC1_d1_in_a_write_cycle);
enet_Data[4] = BIDIR(enet_Data[4]_tri_out);


--enet_D[3] is enet_D[3]
--operation mode is bidir

enet_D[3] = enet_Data[3];

--enet_Data[3] is enet_Data[3]
--operation mode is bidir

enet_Data[3]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[3], UC1_d1_in_a_write_cycle);
enet_Data[3] = BIDIR(enet_Data[3]_tri_out);


--enet_D[2] is enet_D[2]
--operation mode is bidir

enet_D[2] = enet_Data[2];

--enet_Data[2] is enet_Data[2]
--operation mode is bidir

enet_Data[2]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[2], UC1_d1_in_a_write_cycle);
enet_Data[2] = BIDIR(enet_Data[2]_tri_out);


--enet_D[1] is enet_D[1]
--operation mode is bidir

enet_D[1] = enet_Data[1];

--enet_Data[1] is enet_Data[1]
--operation mode is bidir

enet_Data[1]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[1], UC1_d1_in_a_write_cycle);
enet_Data[1] = BIDIR(enet_Data[1]_tri_out);


--enet_D[0] is enet_D[0]
--operation mode is bidir

enet_D[0] = enet_Data[0];

--enet_Data[0] is enet_Data[0]
--operation mode is bidir

enet_Data[0]_tri_out = TRI(UC1_d1_outgoing_nedk_card_bus_data[0], UC1_d1_in_a_write_cycle);
enet_Data[0] = BIDIR(enet_Data[0]_tri_out);


--watchdog_fault_n is watchdog_fault_n
--operation mode is bidir

watchdog_fault_n_open_drain_out = OPNDRN(!A1L141);
watchdog_fault_n = BIDIR(watchdog_fault_n_open_drain_out);


--watchdog_OK_n is watchdog_OK_n
--operation mode is bidir

watchdog_OK_n_open_drain_out = OPNDRN(A1L141);
watchdog_OK_n = BIDIR(watchdog_OK_n_open_drain_out);


--watchdog_relay_n is watchdog_relay_n
--operation mode is bidir

watchdog_relay_n_open_drain_out = OPNDRN(A1L141);
watchdog_relay_n = BIDIR(watchdog_relay_n_open_drain_out);


--ch_a1_LED is ch_a1_LED
--operation mode is bidir

ch_a1_LED_open_drain_out = OPNDRN(!D1_TMPAA);
ch_a1_LED = BIDIR(ch_a1_LED_open_drain_out);


--ch_b1_LED is ch_b1_LED
--operation mode is bidir

ch_b1_LED_open_drain_out = OPNDRN(!D1_TMPBB);
ch_b1_LED = BIDIR(ch_b1_LED_open_drain_out);


--ch_a2_LED is ch_a2_LED
--operation mode is bidir

ch_a2_LED_open_drain_out = OPNDRN(!D2_TMPAA);
ch_a2_LED = BIDIR(ch_a2_LED_open_drain_out);


--ch_b2_LED is ch_b2_LED
--operation mode is bidir

ch_b2_LED_open_drain_out = OPNDRN(!D2_TMPBB);
ch_b2_LED = BIDIR(ch_b2_LED_open_drain_out);


--ch_a3_LED is ch_a3_LED
--operation mode is bidir

ch_a3_LED_open_drain_out = OPNDRN(inst42);
ch_a3_LED = BIDIR(ch_a3_LED_open_drain_out);


--ch_b3_LED is ch_b3_LED
--operation mode is bidir

ch_b3_LED_open_drain_out = OPNDRN(inst49);
ch_b3_LED = BIDIR(ch_b3_LED_open_drain_out);


--ch_a4_LED is ch_a4_LED
--operation mode is bidir

ch_a4_LED_open_drain_out = OPNDRN(inst50);
ch_a4_LED = BIDIR(ch_a4_LED_open_drain_out);


--ch_b4_LED is ch_b4_LED
--operation mode is bidir

ch_b4_LED_open_drain_out = OPNDRN(!ch4B_aux_input_305);
ch_b4_LED = BIDIR(ch_b4_LED_open_drain_out);


