import{o as s,c as i,k as u,e,C as t,q as a,s as p,B as n}from"./modules/vue-DZlg2sXr.js";import{I as c}from"./slidev/default-JzgE4_1h.js";import{u as m,f as d}from"./slidev/context-szIpohmt.js";import"./index-VCAeN9WJ.js";import"./modules/shiki-Dn4Kph4M.js";const I={__name:"slides.md__slidev_4",setup(x){const{$slidev:f,$nav:C,$clicksContext:o,$clicks:_,$page:h,$renderContext:$,$frontmatter:r}=m();return o.setup(),(k,l)=>(s(),i(c,a(p(n(d)(n(r),3))),{default:u(()=>l[0]||(l[0]=[e("h1",null,"Bibliography",-1),e("p",null,"for this section",-1),e("p",null,[e("strong",null,"Joseph Yiu"),t(", "),e("em",null,"The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2nd Edition")],-1),e("ul",null,[e("li",null,[t("Chapter 4 - "),e("em",null,"Architecture"),e("ul",null,[e("li",null,[t("Section 4.4 - "),e("em",null,"Stack Memory Operations")]),e("li",null,[t("Section 4.5 - "),e("em",null,"Exceptions and Interrupts")])])]),e("li",null,[t("Chapter 8 - "),e("em",null,"Exceptions and Interrupts"),e("ul",null,[e("li",null,[t("Section 8.1 - "),e("em",null,"What are Exceptions and Interrupts")]),e("li",null,[t("Section 8.2 - "),e("em",null,"Exception types on Cortex-M0 and Cortex-M0+")])])])],-1)])),_:1},16))}};export{I as default};
