<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-sirf.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-sirf.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SPI bus driver for CSR SiRFprimaII</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2011 Cambridge Silicon Radio Limited, a CSR plc group company.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under GPLv2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/bitops.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/of_gpio.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi_bitbang.h&gt;</span>
<span class="cp">#include &lt;linux/pinctrl/consumer.h&gt;</span>

<span class="cp">#define DRIVER_NAME &quot;sirfsoc_spi&quot;</span>

<span class="cp">#define SIRFSOC_SPI_CTRL		0x0000</span>
<span class="cp">#define SIRFSOC_SPI_CMD			0x0004</span>
<span class="cp">#define SIRFSOC_SPI_TX_RX_EN		0x0008</span>
<span class="cp">#define SIRFSOC_SPI_INT_EN		0x000C</span>
<span class="cp">#define SIRFSOC_SPI_INT_STATUS		0x0010</span>
<span class="cp">#define SIRFSOC_SPI_TX_DMA_IO_CTRL	0x0100</span>
<span class="cp">#define SIRFSOC_SPI_TX_DMA_IO_LEN	0x0104</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_CTRL		0x0108</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_LEVEL_CHK	0x010C</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_OP		0x0110</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_STATUS	0x0114</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_DATA		0x0118</span>
<span class="cp">#define SIRFSOC_SPI_RX_DMA_IO_CTRL	0x0120</span>
<span class="cp">#define SIRFSOC_SPI_RX_DMA_IO_LEN	0x0124</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_CTRL		0x0128</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_LEVEL_CHK	0x012C</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_OP		0x0130</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_STATUS	0x0134</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_DATA		0x0138</span>
<span class="cp">#define SIRFSOC_SPI_DUMMY_DELAY_CTL	0x0144</span>

<span class="cm">/* SPI CTRL register defines */</span>
<span class="cp">#define SIRFSOC_SPI_SLV_MODE		BIT(16)</span>
<span class="cp">#define SIRFSOC_SPI_CMD_MODE		BIT(17)</span>
<span class="cp">#define SIRFSOC_SPI_CS_IO_OUT		BIT(18)</span>
<span class="cp">#define SIRFSOC_SPI_CS_IO_MODE		BIT(19)</span>
<span class="cp">#define SIRFSOC_SPI_CLK_IDLE_STAT	BIT(20)</span>
<span class="cp">#define SIRFSOC_SPI_CS_IDLE_STAT	BIT(21)</span>
<span class="cp">#define SIRFSOC_SPI_TRAN_MSB		BIT(22)</span>
<span class="cp">#define SIRFSOC_SPI_DRV_POS_EDGE	BIT(23)</span>
<span class="cp">#define SIRFSOC_SPI_CS_HOLD_TIME	BIT(24)</span>
<span class="cp">#define SIRFSOC_SPI_CLK_SAMPLE_MODE	BIT(25)</span>
<span class="cp">#define SIRFSOC_SPI_TRAN_DAT_FORMAT_8	(0 &lt;&lt; 26)</span>
<span class="cp">#define SIRFSOC_SPI_TRAN_DAT_FORMAT_12	(1 &lt;&lt; 26)</span>
<span class="cp">#define SIRFSOC_SPI_TRAN_DAT_FORMAT_16	(2 &lt;&lt; 26)</span>
<span class="cp">#define SIRFSOC_SPI_TRAN_DAT_FORMAT_32	(3 &lt;&lt; 26)</span>
<span class="cp">#define SIRFSOC_SPI_CMD_BYTE_NUM(x)		((x &amp; 3) &lt;&lt; 28)</span>
<span class="cp">#define SIRFSOC_SPI_ENA_AUTO_CLR		BIT(30)</span>
<span class="cp">#define SIRFSOC_SPI_MUL_DAT_MODE		BIT(31)</span>

<span class="cm">/* Interrupt Enable */</span>
<span class="cp">#define SIRFSOC_SPI_RX_DONE_INT_EN		BIT(0)</span>
<span class="cp">#define SIRFSOC_SPI_TX_DONE_INT_EN		BIT(1)</span>
<span class="cp">#define SIRFSOC_SPI_RX_OFLOW_INT_EN		BIT(2)</span>
<span class="cp">#define SIRFSOC_SPI_TX_UFLOW_INT_EN		BIT(3)</span>
<span class="cp">#define SIRFSOC_SPI_RX_IO_DMA_INT_EN	BIT(4)</span>
<span class="cp">#define SIRFSOC_SPI_TX_IO_DMA_INT_EN	BIT(5)</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_FULL_INT_EN	BIT(6)</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN	BIT(7)</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_THD_INT_EN	BIT(8)</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_THD_INT_EN	BIT(9)</span>
<span class="cp">#define SIRFSOC_SPI_FRM_END_INT_EN	BIT(10)</span>

<span class="cp">#define SIRFSOC_SPI_INT_MASK_ALL		0x1FFF</span>

<span class="cm">/* Interrupt status */</span>
<span class="cp">#define SIRFSOC_SPI_RX_DONE		BIT(0)</span>
<span class="cp">#define SIRFSOC_SPI_TX_DONE		BIT(1)</span>
<span class="cp">#define SIRFSOC_SPI_RX_OFLOW		BIT(2)</span>
<span class="cp">#define SIRFSOC_SPI_TX_UFLOW		BIT(3)</span>
<span class="cp">#define SIRFSOC_SPI_RX_FIFO_FULL	BIT(6)</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_EMPTY	BIT(7)</span>
<span class="cp">#define SIRFSOC_SPI_RXFIFO_THD_REACH	BIT(8)</span>
<span class="cp">#define SIRFSOC_SPI_TXFIFO_THD_REACH	BIT(9)</span>
<span class="cp">#define SIRFSOC_SPI_FRM_END		BIT(10)</span>

<span class="cm">/* TX RX enable */</span>
<span class="cp">#define SIRFSOC_SPI_RX_EN		BIT(0)</span>
<span class="cp">#define SIRFSOC_SPI_TX_EN		BIT(1)</span>
<span class="cp">#define SIRFSOC_SPI_CMD_TX_EN		BIT(2)</span>

<span class="cp">#define SIRFSOC_SPI_IO_MODE_SEL		BIT(0)</span>
<span class="cp">#define SIRFSOC_SPI_RX_DMA_FLUSH	BIT(2)</span>

<span class="cm">/* FIFO OPs */</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_RESET		BIT(0)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_START		BIT(1)</span>

<span class="cm">/* FIFO CTRL */</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_WIDTH_BYTE	(0 &lt;&lt; 0)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_WIDTH_WORD	(1 &lt;&lt; 0)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_WIDTH_DWORD	(2 &lt;&lt; 0)</span>

<span class="cm">/* FIFO Status */</span>
<span class="cp">#define	SIRFSOC_SPI_FIFO_LEVEL_MASK	0xFF</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_FULL		BIT(8)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_EMPTY		BIT(9)</span>

<span class="cm">/* 256 bytes rx/tx FIFO */</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_SIZE		256</span>
<span class="cp">#define SIRFSOC_SPI_DAT_FRM_LEN_MAX	(64 * 1024)</span>

<span class="cp">#define SIRFSOC_SPI_FIFO_SC(x)		((x) &amp; 0x3F)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_LC(x)		(((x) &amp; 0x3F) &lt;&lt; 10)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_HC(x)		(((x) &amp; 0x3F) &lt;&lt; 20)</span>
<span class="cp">#define SIRFSOC_SPI_FIFO_THD(x)		(((x) &amp; 0xFF) &lt;&lt; 2)</span>

<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_bitbang</span> <span class="n">bitbang</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span> <span class="n">done</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ctrl_freq</span><span class="p">;</span>  <span class="cm">/* SPI controller clock speed */</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pinctrl</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>

	<span class="cm">/* rx &amp; tx bufs from the spi_transfer */</span>
	<span class="k">const</span> <span class="kt">void</span> <span class="o">*</span><span class="n">tx</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">rx</span><span class="p">;</span>

	<span class="cm">/* place received word into rx buffer */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">rx_word</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="p">);</span>
	<span class="cm">/* get word from tx buffer for sending */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">tx_word</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="p">);</span>

	<span class="cm">/* number of words left to be tranmitted/received */</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">left_tx_cnt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">left_rx_cnt</span><span class="p">;</span>

	<span class="cm">/* tasklet to push tx msg into FIFO */</span>
	<span class="k">struct</span> <span class="n">tasklet_struct</span> <span class="n">tasklet_tx</span><span class="p">;</span>

	<span class="kt">int</span> <span class="n">chipselect</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_rx_word_u8</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">rx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_DATA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">rx</span><span class="o">++</span> <span class="o">=</span> <span class="p">(</span><span class="n">u8</span><span class="p">)</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_tx_word_u8</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u8</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_DATA</span><span class="p">);</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_rx_word_u16</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u16</span> <span class="o">*</span><span class="n">rx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_DATA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">rx</span><span class="o">++</span> <span class="o">=</span> <span class="p">(</span><span class="n">u16</span><span class="p">)</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_tx_word_u16</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u16</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_DATA</span><span class="p">);</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_rx_word_u32</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">rx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_DATA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="o">*</span><span class="n">rx</span><span class="o">++</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span><span class="p">)</span> <span class="n">data</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span><span class="o">--</span><span class="p">;</span>

<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_tx_word_u32</span><span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">u32</span> <span class="o">*</span><span class="n">tx</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">data</span> <span class="o">=</span> <span class="o">*</span><span class="n">tx</span><span class="o">++</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_DATA</span><span class="p">);</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span><span class="o">--</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_tasklet_tx</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>

	<span class="cm">/* Fill Tx FIFO while there are left words to be transmitted */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_STATUS</span><span class="p">)</span> <span class="o">&amp;</span>
			<span class="n">SIRFSOC_SPI_FIFO_FULL</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
			<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span><span class="p">)</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx_word</span><span class="p">(</span><span class="n">sspi</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">spi_sirfsoc_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">spi_stat</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_STATUS</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">spi_stat</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_STATUS</span><span class="p">);</span>

	<span class="cm">/* Error Conditions */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_RX_OFLOW</span> <span class="o">||</span>
			<span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_TX_UFLOW</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_EN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_FRM_END</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">((</span><span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_STATUS</span><span class="p">)</span>
				<span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_FIFO_EMPTY</span><span class="p">))</span> <span class="o">&amp;&amp;</span>
				<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span><span class="p">)</span>
			<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx_word</span><span class="p">(</span><span class="n">sspi</span><span class="p">);</span>

		<span class="cm">/* Received all words */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>
			<span class="n">writel</span><span class="p">(</span><span class="mh">0x0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_EN</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_RXFIFO_THD_REACH</span> <span class="o">||</span>
		<span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_TXFIFO_THD_REACH</span> <span class="o">||</span>
		<span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_RX_FIFO_FULL</span> <span class="o">||</span>
		<span class="n">spi_stat</span> <span class="o">&amp;</span> <span class="n">SIRFSOC_SPI_TXFIFO_EMPTY</span><span class="p">)</span>
		<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tasklet_tx</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sirfsoc_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">*</span> <span class="mi">10</span><span class="p">;</span>
	<span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_tx_cnt</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span> <span class="o">=</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_INT_MASK_ALL</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_STATUS</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">SIRFSOC_SPI_ENA_AUTO_CLR</span><span class="p">,</span>
			<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_DMA_IO_LEN</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RX_DMA_IO_LEN</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;</span> <span class="n">SIRFSOC_SPI_DAT_FRM_LEN_MAX</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">)</span> <span class="o">|</span>
				<span class="n">SIRFSOC_SPI_MUL_DAT_MODE</span> <span class="o">|</span>
				<span class="n">SIRFSOC_SPI_ENA_AUTO_CLR</span><span class="p">,</span>
			<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_DMA_IO_LEN</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RX_DMA_IO_LEN</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">),</span>
			<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_DMA_IO_LEN</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RX_DMA_IO_LEN</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>

	<span class="cm">/* Send the first word to trigger the whole tx/rx process */</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx_word</span><span class="p">(</span><span class="n">sspi</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_RX_OFLOW_INT_EN</span> <span class="o">|</span> <span class="n">SIRFSOC_SPI_TX_UFLOW_INT_EN</span> <span class="o">|</span>
		<span class="n">SIRFSOC_SPI_RXFIFO_THD_INT_EN</span> <span class="o">|</span> <span class="n">SIRFSOC_SPI_TXFIFO_THD_INT_EN</span> <span class="o">|</span>
		<span class="n">SIRFSOC_SPI_FRM_END_INT_EN</span> <span class="o">|</span> <span class="n">SIRFSOC_SPI_RXFIFO_FULL_INT_EN</span> <span class="o">|</span>
		<span class="n">SIRFSOC_SPI_TXFIFO_EMPTY_INT_EN</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_EN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_RX_EN</span> <span class="o">|</span> <span class="n">SIRFSOC_SPI_TX_EN</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_RX_EN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">,</span> <span class="n">timeout</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transfer timeout</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* TX, RX FIFO stop */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_RX_EN</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_INT_EN</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">-</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">left_rx_cnt</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">spi_sirfsoc_chipselect</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">]</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">regval</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_CS_IO_OUT</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">BITBANG_CS_ACTIVE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span><span class="p">)</span>
				<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_CS_IO_OUT</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIRFSOC_SPI_CS_IO_OUT</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">BITBANG_CS_INACTIVE</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span><span class="p">)</span>
				<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIRFSOC_SPI_CS_IO_OUT</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_CS_IO_OUT</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">regval</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">];</span>
		<span class="n">gpio_direction_output</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">spi_sirfsoc_setup_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span> <span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">regval</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txfifo_ctrl</span><span class="p">,</span> <span class="n">rxfifo_ctrl</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">fifo_size</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="n">bits_per_word</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;&amp;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">:</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
	<span class="n">hz</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&amp;&amp;</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">speed_hz</span> <span class="o">?</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">speed_hz</span> <span class="o">:</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">;</span>

	<span class="cm">/* Enable IO mode for RX, TX */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_IO_MODE_SEL</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TX_DMA_IO_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_IO_MODE_SEL</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RX_DMA_IO_CTRL</span><span class="p">);</span>
	<span class="n">regval</span> <span class="o">=</span> <span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">ctrl_freq</span> <span class="o">/</span> <span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">hz</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">regval</span> <span class="o">&gt;</span> <span class="mh">0xFFFF</span> <span class="o">||</span> <span class="n">regval</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Speed %d not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">hz</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bits_per_word</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">8</span>:
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_TRAN_DAT_FORMAT_8</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_rx_word_u8</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_tx_word_u8</span><span class="p">;</span>
		<span class="n">txfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_BYTE</span><span class="p">;</span>
		<span class="n">rxfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_BYTE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">12</span>:
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">regval</span> <span class="o">|=</span> <span class="p">(</span><span class="n">bits_per_word</span> <span class="o">==</span>  <span class="mi">12</span><span class="p">)</span> <span class="o">?</span> <span class="n">SIRFSOC_SPI_TRAN_DAT_FORMAT_12</span> <span class="o">:</span>
			<span class="n">SIRFSOC_SPI_TRAN_DAT_FORMAT_16</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_rx_word_u16</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_tx_word_u16</span><span class="p">;</span>
		<span class="n">txfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_WORD</span><span class="p">;</span>
		<span class="n">rxfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_WORD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_TRAN_DAT_FORMAT_32</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">rx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_rx_word_u32</span><span class="p">;</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tx_word</span> <span class="o">=</span> <span class="n">spi_sirfsoc_tx_word_u32</span><span class="p">;</span>
		<span class="n">txfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_DWORD</span><span class="p">;</span>
		<span class="n">rxfifo_ctrl</span> <span class="o">=</span> <span class="n">SIRFSOC_SPI_FIFO_THD</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">SIRFSOC_SPI_FIFO_WIDTH_DWORD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Bits per word %d not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">bits_per_word</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span><span class="p">))</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_CS_IDLE_STAT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_LSB_FIRST</span><span class="p">))</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_TRAN_MSB</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_CLK_IDLE_STAT</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Data should be driven at least 1/2 cycle before the fetch edge to make</span>
<span class="cm">	 * sure that data gets stable at the fetch edge.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(((</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">))</span> <span class="o">||</span>
	    <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)))</span>
		<span class="n">regval</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SIRFSOC_SPI_DRV_POS_EDGE</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">regval</span> <span class="o">|=</span> <span class="n">SIRFSOC_SPI_DRV_POS_EDGE</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SC</span><span class="p">(</span><span class="n">fifo_size</span> <span class="o">-</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">SIRFSOC_SPI_FIFO_LC</span><span class="p">(</span><span class="n">fifo_size</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">SIRFSOC_SPI_FIFO_HC</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_LEVEL_CHK</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_SC</span><span class="p">(</span><span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">SIRFSOC_SPI_FIFO_LC</span><span class="p">(</span><span class="n">fifo_size</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">SIRFSOC_SPI_FIFO_HC</span><span class="p">(</span><span class="n">fifo_size</span> <span class="o">-</span> <span class="mi">2</span><span class="p">),</span>
		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_LEVEL_CHK</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">txfifo_ctrl</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_CTRL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">rxfifo_ctrl</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_CTRL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">regval</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_CTRL</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sirfsoc_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span>
		<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">spi_sirfsoc_setup_transfer</span><span class="p">(</span><span class="n">spi</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spi_sirfsoc_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem_res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_cs</span><span class="p">,</span> <span class="n">cs_gpio</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span>
			<span class="s">&quot;sirf,spi-num-chipselects&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">num_cs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get chip select number</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_cs</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">sspi</span><span class="p">)</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="kt">int</span><span class="p">)</span> <span class="o">*</span> <span class="n">num_cs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">master</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate SPI master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">master</span><span class="p">);</span>
	<span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">mem_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mem_res</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get IO resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">num_cs</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cs_gpio</span> <span class="o">=</span> <span class="n">of_get_named_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="s">&quot;cs-gpios&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs_gpio</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t get cs gpio from DT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cs_gpio</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cs_gpio</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span> <span class="cm">/* use cs from spi controller */</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">gpio_request</span><span class="p">(</span><span class="n">cs_gpio</span><span class="p">,</span> <span class="n">DRIVER_NAME</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">i</span><span class="o">--</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
					<span class="n">gpio_free</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="p">}</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fail to request cs gpios</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">mem_res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IO remap failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">devm_request_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">spi_sirfsoc_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				<span class="n">DRIVER_NAME</span><span class="p">,</span> <span class="n">sspi</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">chipselect</span> <span class="o">=</span> <span class="n">spi_sirfsoc_chipselect</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">setup_transfer</span> <span class="o">=</span> <span class="n">spi_sirfsoc_setup_transfer</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">txrx_bufs</span> <span class="o">=</span> <span class="n">spi_sirfsoc_transfer</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">spi_sirfsoc_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">.</span><span class="n">master</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">;</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">p</span> <span class="o">=</span> <span class="n">pinctrl_get_select_default</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">p</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_master</span><span class="p">;</span>

	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">free_pin</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">sspi</span><span class="o">-&gt;</span><span class="n">ctrl_freq</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">done</span><span class="p">);</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">tasklet_tx</span><span class="p">,</span> <span class="n">spi_sirfsoc_tasklet_tx</span><span class="p">,</span>
		     <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">sspi</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>
	<span class="cm">/* We are not using dummy delay between command and data */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_DUMMY_DELAY_CTL</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">spi_bitbang_start</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">free_clk</span><span class="p">;</span>

	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;registerred, bus number = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">free_clk:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">free_pin:</span>
	<span class="n">pinctrl_put</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">p</span><span class="p">);</span>
<span class="nl">free_master:</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
<span class="nl">err_cs:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>  <span class="n">__devexit</span> <span class="nf">spi_sirfsoc_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">spi_bitbang_stop</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">bitbang</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">gpio_free</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">chipselect</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">pinctrl_put</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">p</span><span class="p">);</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sirfsoc_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">spi_sirfsoc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">sirfsoc_spi</span> <span class="o">*</span><span class="n">sspi</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sspi</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_RESET</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_RXFIFO_OP</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">SIRFSOC_SPI_FIFO_START</span><span class="p">,</span> <span class="n">sspi</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">SIRFSOC_SPI_TXFIFO_OP</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">spi_sirfsoc_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">suspend</span> <span class="o">=</span> <span class="n">spi_sirfsoc_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resume</span> <span class="o">=</span> <span class="n">spi_sirfsoc_resume</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">spi_sirfsoc_of_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;sirf,prima2-spi&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">sirfsoc_spi_of_match</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spi_sirfsoc_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_PM</span>
		<span class="p">.</span><span class="n">pm</span>     <span class="o">=</span> <span class="o">&amp;</span><span class="n">spi_sirfsoc_pm_ops</span><span class="p">,</span>
<span class="cp">#endif</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">spi_sirfsoc_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spi_sirfsoc_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">spi_sirfsoc_remove</span><span class="p">),</span>
<span class="p">};</span>
<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">spi_sirfsoc_driver</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;SiRF SoC SPI master driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Zhiwu Song &lt;Zhiwu.Song@csr.com&gt;, &quot;</span>
		<span class="s">&quot;Barry Song &lt;Baohua.Song@csr.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
