-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/tb_clk_pulse_shift_isim_beh.exe" -prj "F:/STEE_PROJ/CONV/OpalKelly3010_Verilog_CNN/working_dir/tb_clk_pulse_shift_beh.prj" "work.tb_clk_pulse_shift" "work.glbl" 
