{
  "num_outputs": 2,
  "in_clk": 40.0,
  "PLLOUT_SELECT_PORTB": "GENCLK_HALF",
  "out_clk": 50.0,
  "fclkop_tolerance": 0.0,
  "enable_lock": true
}