;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

; vid
vid__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
vid__0__MASK EQU 0x04
vid__0__PC EQU CYREG_IO_PC_PRT15_PC2
vid__0__PORT EQU 15
vid__0__SHIFT EQU 2
vid__AG EQU CYREG_PRT15_AG
vid__AMUX EQU CYREG_PRT15_AMUX
vid__BIE EQU CYREG_PRT15_BIE
vid__BIT_MASK EQU CYREG_PRT15_BIT_MASK
vid__BYP EQU CYREG_PRT15_BYP
vid__CTL EQU CYREG_PRT15_CTL
vid__DM0 EQU CYREG_PRT15_DM0
vid__DM1 EQU CYREG_PRT15_DM1
vid__DM2 EQU CYREG_PRT15_DM2
vid__DR EQU CYREG_PRT15_DR
vid__INP_DIS EQU CYREG_PRT15_INP_DIS
vid__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
vid__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
vid__LCD_EN EQU CYREG_PRT15_LCD_EN
vid__MASK EQU 0x04
vid__PORT EQU 15
vid__PRT EQU CYREG_PRT15_PRT
vid__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
vid__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
vid__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
vid__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
vid__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
vid__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
vid__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
vid__PS EQU CYREG_PRT15_PS
vid__SHIFT EQU 2
vid__SLW EQU CYREG_PRT15_SLW

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT6_PC6
Rx_1__0__PORT EQU 6
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT6_AG
Rx_1__AMUX EQU CYREG_PRT6_AMUX
Rx_1__BIE EQU CYREG_PRT6_BIE
Rx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_1__BYP EQU CYREG_PRT6_BYP
Rx_1__CTL EQU CYREG_PRT6_CTL
Rx_1__DM0 EQU CYREG_PRT6_DM0
Rx_1__DM1 EQU CYREG_PRT6_DM1
Rx_1__DM2 EQU CYREG_PRT6_DM2
Rx_1__DR EQU CYREG_PRT6_DR
Rx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 6
Rx_1__PRT EQU CYREG_PRT6_PRT
Rx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_1__PS EQU CYREG_PRT6_PS
Rx_1__SHIFT EQU 6
Rx_1__SLW EQU CYREG_PRT6_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Tx_1__0__MASK EQU 0x01
Tx_1__0__PC EQU CYREG_PRT6_PC0
Tx_1__0__PORT EQU 6
Tx_1__0__SHIFT EQU 0
Tx_1__AG EQU CYREG_PRT6_AG
Tx_1__AMUX EQU CYREG_PRT6_AMUX
Tx_1__BIE EQU CYREG_PRT6_BIE
Tx_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_1__BYP EQU CYREG_PRT6_BYP
Tx_1__CTL EQU CYREG_PRT6_CTL
Tx_1__DM0 EQU CYREG_PRT6_DM0
Tx_1__DM1 EQU CYREG_PRT6_DM1
Tx_1__DM2 EQU CYREG_PRT6_DM2
Tx_1__DR EQU CYREG_PRT6_DR
Tx_1__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_1__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_1__MASK EQU 0x01
Tx_1__PORT EQU 6
Tx_1__PRT EQU CYREG_PRT6_PRT
Tx_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_1__PS EQU CYREG_PRT6_PS
Tx_1__SHIFT EQU 0
Tx_1__SLW EQU CYREG_PRT6_SLW

; UART
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB08_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB08_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB08_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB08_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB08_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB08_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB08_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB08_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

; CSYNC
CSYNC__0__INTTYPE EQU CYREG_PICU15_INTTYPE1
CSYNC__0__MASK EQU 0x02
CSYNC__0__PC EQU CYREG_IO_PC_PRT15_PC1
CSYNC__0__PORT EQU 15
CSYNC__0__SHIFT EQU 1
CSYNC__AG EQU CYREG_PRT15_AG
CSYNC__AMUX EQU CYREG_PRT15_AMUX
CSYNC__BIE EQU CYREG_PRT15_BIE
CSYNC__BIT_MASK EQU CYREG_PRT15_BIT_MASK
CSYNC__BYP EQU CYREG_PRT15_BYP
CSYNC__CTL EQU CYREG_PRT15_CTL
CSYNC__DM0 EQU CYREG_PRT15_DM0
CSYNC__DM1 EQU CYREG_PRT15_DM1
CSYNC__DM2 EQU CYREG_PRT15_DM2
CSYNC__DR EQU CYREG_PRT15_DR
CSYNC__INP_DIS EQU CYREG_PRT15_INP_DIS
CSYNC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
CSYNC__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
CSYNC__LCD_EN EQU CYREG_PRT15_LCD_EN
CSYNC__MASK EQU 0x02
CSYNC__PORT EQU 15
CSYNC__PRT EQU CYREG_PRT15_PRT
CSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
CSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
CSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
CSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
CSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
CSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
CSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
CSYNC__PS EQU CYREG_PRT15_PS
CSYNC__SHIFT EQU 1
CSYNC__SLW EQU CYREG_PRT15_SLW

; D_pin
D_pin__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
D_pin__0__MASK EQU 0x40
D_pin__0__PC EQU CYREG_PRT4_PC6
D_pin__0__PORT EQU 4
D_pin__0__SHIFT EQU 6
D_pin__AG EQU CYREG_PRT4_AG
D_pin__AMUX EQU CYREG_PRT4_AMUX
D_pin__BIE EQU CYREG_PRT4_BIE
D_pin__BIT_MASK EQU CYREG_PRT4_BIT_MASK
D_pin__BYP EQU CYREG_PRT4_BYP
D_pin__CTL EQU CYREG_PRT4_CTL
D_pin__DM0 EQU CYREG_PRT4_DM0
D_pin__DM1 EQU CYREG_PRT4_DM1
D_pin__DM2 EQU CYREG_PRT4_DM2
D_pin__DR EQU CYREG_PRT4_DR
D_pin__INP_DIS EQU CYREG_PRT4_INP_DIS
D_pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
D_pin__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
D_pin__LCD_EN EQU CYREG_PRT4_LCD_EN
D_pin__MASK EQU 0x40
D_pin__PORT EQU 4
D_pin__PRT EQU CYREG_PRT4_PRT
D_pin__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
D_pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
D_pin__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
D_pin__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
D_pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
D_pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
D_pin__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
D_pin__PS EQU CYREG_PRT4_PS
D_pin__SHIFT EQU 6
D_pin__SLW EQU CYREG_PRT4_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_1__0__MASK EQU 0x10
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 4
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x10
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 4
Pin_1__SLW EQU CYREG_PRT15_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Pin_2__0__MASK EQU 0x01
Pin_2__0__PC EQU CYREG_IO_PC_PRT15_PC0
Pin_2__0__PORT EQU 15
Pin_2__0__SHIFT EQU 0
Pin_2__AG EQU CYREG_PRT15_AG
Pin_2__AMUX EQU CYREG_PRT15_AMUX
Pin_2__BIE EQU CYREG_PRT15_BIE
Pin_2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_2__BYP EQU CYREG_PRT15_BYP
Pin_2__CTL EQU CYREG_PRT15_CTL
Pin_2__DM0 EQU CYREG_PRT15_DM0
Pin_2__DM1 EQU CYREG_PRT15_DM1
Pin_2__DM2 EQU CYREG_PRT15_DM2
Pin_2__DR EQU CYREG_PRT15_DR
Pin_2__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_2__MASK EQU 0x01
Pin_2__PORT EQU 15
Pin_2__PRT EQU CYREG_PRT15_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_2__PS EQU CYREG_PRT15_PS
Pin_2__SHIFT EQU 0
Pin_2__SLW EQU CYREG_PRT15_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_3__0__MASK EQU 0x08
Pin_3__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_3__0__PORT EQU 15
Pin_3__0__SHIFT EQU 3
Pin_3__AG EQU CYREG_PRT15_AG
Pin_3__AMUX EQU CYREG_PRT15_AMUX
Pin_3__BIE EQU CYREG_PRT15_BIE
Pin_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_3__BYP EQU CYREG_PRT15_BYP
Pin_3__CTL EQU CYREG_PRT15_CTL
Pin_3__DM0 EQU CYREG_PRT15_DM0
Pin_3__DM1 EQU CYREG_PRT15_DM1
Pin_3__DM2 EQU CYREG_PRT15_DM2
Pin_3__DR EQU CYREG_PRT15_DR
Pin_3__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_3__MASK EQU 0x08
Pin_3__PORT EQU 15
Pin_3__PRT EQU CYREG_PRT15_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_3__PS EQU CYREG_PRT15_PS
Pin_3__SHIFT EQU 3
Pin_3__SLW EQU CYREG_PRT15_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_4__0__MASK EQU 0x01
Pin_4__0__PC EQU CYREG_PRT12_PC0
Pin_4__0__PORT EQU 12
Pin_4__0__SHIFT EQU 0
Pin_4__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_4__1__MASK EQU 0x02
Pin_4__1__PC EQU CYREG_PRT12_PC1
Pin_4__1__PORT EQU 12
Pin_4__1__SHIFT EQU 1
Pin_4__AG EQU CYREG_PRT12_AG
Pin_4__BIE EQU CYREG_PRT12_BIE
Pin_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_4__BYP EQU CYREG_PRT12_BYP
Pin_4__DM0 EQU CYREG_PRT12_DM0
Pin_4__DM1 EQU CYREG_PRT12_DM1
Pin_4__DM2 EQU CYREG_PRT12_DM2
Pin_4__DR EQU CYREG_PRT12_DR
Pin_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_4__MASK EQU 0x03
Pin_4__PORT EQU 12
Pin_4__PRT EQU CYREG_PRT12_PRT
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_4__PS EQU CYREG_PRT12_PS
Pin_4__scl__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_4__scl__MASK EQU 0x01
Pin_4__scl__PC EQU CYREG_PRT12_PC0
Pin_4__scl__PORT EQU 12
Pin_4__scl__SHIFT EQU 0
Pin_4__sda__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_4__sda__MASK EQU 0x02
Pin_4__sda__PC EQU CYREG_PRT12_PC1
Pin_4__sda__PORT EQU 12
Pin_4__sda__SHIFT EQU 1
Pin_4__SHIFT EQU 0
Pin_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_4__SLW EQU CYREG_PRT12_SLW

; Timer
Timer_Nav_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_Nav_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_Nav_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_Nav_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_Nav_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_Nav_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_Nav_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_Nav_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_Nav_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_Nav_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Timer_Nav_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_Nav_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Timer_Nav_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
Timer_Nav_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
Timer_Nav_TimerUDB_sT16_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
Timer_Nav_TimerUDB_sT16_timerdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
Timer_Nav_TimerUDB_sT16_timerdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
Timer_Nav_TimerUDB_sT16_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
Timer_Nav_TimerUDB_sT16_timerdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
Timer_Nav_TimerUDB_sT16_timerdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
Timer_Nav_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Timer_Nav_TimerUDB_sT16_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
Timer_Nav_TimerUDB_sT16_timerdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
Timer_Nav_TimerUDB_sT16_timerdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
Timer_Nav_TimerUDB_sT16_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Timer_Nav_TimerUDB_sT16_timerdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
Timer_Nav_TimerUDB_sT16_timerdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
Timer_Nav_TimerUDB_sT16_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Timer_Nav_TimerUDB_sT16_timerdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
Timer_Nav_TimerUDB_sT16_timerdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
Timer_Nav_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Timer_Nav_TimerUDB_sT16_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Timer_Nav_TimerUDB_sT16_timerdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
Timer_Nav_TimerUDB_sT16_timerdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB04_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x83
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
Timer_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
Timer_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
Timer_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
Timer_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
Timer_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
Timer_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
Timer_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
Timer_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
Timer_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
Timer_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
Timer_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
Timer_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
Timer_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
Timer_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
Timer_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
Timer_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
Timer_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
Timer_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Timer_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B0_UDB07_A0
Timer_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B0_UDB07_A1
Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Timer_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B0_UDB07_D0
Timer_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B0_UDB07_D1
Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Timer_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B0_UDB07_F0
Timer_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B0_UDB07_F1

; VSYNC
VSYNC__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
VSYNC__0__MASK EQU 0x02
VSYNC__0__PC EQU CYREG_PRT5_PC1
VSYNC__0__PORT EQU 5
VSYNC__0__SHIFT EQU 1
VSYNC__AG EQU CYREG_PRT5_AG
VSYNC__AMUX EQU CYREG_PRT5_AMUX
VSYNC__BIE EQU CYREG_PRT5_BIE
VSYNC__BIT_MASK EQU CYREG_PRT5_BIT_MASK
VSYNC__BYP EQU CYREG_PRT5_BYP
VSYNC__CTL EQU CYREG_PRT5_CTL
VSYNC__DM0 EQU CYREG_PRT5_DM0
VSYNC__DM1 EQU CYREG_PRT5_DM1
VSYNC__DM2 EQU CYREG_PRT5_DM2
VSYNC__DR EQU CYREG_PRT5_DR
VSYNC__INP_DIS EQU CYREG_PRT5_INP_DIS
VSYNC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
VSYNC__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
VSYNC__LCD_EN EQU CYREG_PRT5_LCD_EN
VSYNC__MASK EQU 0x02
VSYNC__PORT EQU 5
VSYNC__PRT EQU CYREG_PRT5_PRT
VSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
VSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
VSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
VSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
VSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
VSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
VSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
VSYNC__PS EQU CYREG_PRT5_PS
VSYNC__SHIFT EQU 1
VSYNC__SLW EQU CYREG_PRT5_SLW

; Comp_1
Comp_1_ctComp__CLK EQU CYREG_CMP1_CLK
Comp_1_ctComp__CMP_MASK EQU 0x02
Comp_1_ctComp__CMP_NUMBER EQU 1
Comp_1_ctComp__CR EQU CYREG_CMP1_CR
Comp_1_ctComp__LUT__CR EQU CYREG_LUT1_CR
Comp_1_ctComp__LUT__MSK EQU CYREG_LUT_MSK
Comp_1_ctComp__LUT__MSK_MASK EQU 0x02
Comp_1_ctComp__LUT__MSK_SHIFT EQU 1
Comp_1_ctComp__LUT__MX EQU CYREG_LUT1_MX
Comp_1_ctComp__LUT__SR EQU CYREG_LUT_SR
Comp_1_ctComp__LUT__SR_MASK EQU 0x02
Comp_1_ctComp__LUT__SR_SHIFT EQU 1
Comp_1_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
Comp_1_ctComp__PM_ACT_MSK EQU 0x02
Comp_1_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
Comp_1_ctComp__PM_STBY_MSK EQU 0x02
Comp_1_ctComp__SW0 EQU CYREG_CMP1_SW0
Comp_1_ctComp__SW2 EQU CYREG_CMP1_SW2
Comp_1_ctComp__SW3 EQU CYREG_CMP1_SW3
Comp_1_ctComp__SW4 EQU CYREG_CMP1_SW4
Comp_1_ctComp__SW6 EQU CYREG_CMP1_SW6
Comp_1_ctComp__TR0 EQU CYREG_CMP1_TR0
Comp_1_ctComp__TR1 EQU CYREG_CMP1_TR1
Comp_1_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
Comp_1_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
Comp_1_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
Comp_1_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
Comp_1_ctComp__WRK EQU CYREG_CMP_WRK
Comp_1_ctComp__WRK_MASK EQU 0x02
Comp_1_ctComp__WRK_SHIFT EQU 1

; HE_Pin
HE_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
HE_Pin__0__MASK EQU 0x08
HE_Pin__0__PC EQU CYREG_PRT12_PC3
HE_Pin__0__PORT EQU 12
HE_Pin__0__SHIFT EQU 3
HE_Pin__AG EQU CYREG_PRT12_AG
HE_Pin__BIE EQU CYREG_PRT12_BIE
HE_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
HE_Pin__BYP EQU CYREG_PRT12_BYP
HE_Pin__DM0 EQU CYREG_PRT12_DM0
HE_Pin__DM1 EQU CYREG_PRT12_DM1
HE_Pin__DM2 EQU CYREG_PRT12_DM2
HE_Pin__DR EQU CYREG_PRT12_DR
HE_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
HE_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
HE_Pin__MASK EQU 0x08
HE_Pin__PORT EQU 12
HE_Pin__PRT EQU CYREG_PRT12_PRT
HE_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
HE_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
HE_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
HE_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
HE_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
HE_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
HE_Pin__PS EQU CYREG_PRT12_PS
HE_Pin__SHIFT EQU 3
HE_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
HE_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
HE_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
HE_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
HE_Pin__SLW EQU CYREG_PRT12_SLW

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; EZI2C_1
EZI2C_1_I2C_Prim__ADR EQU CYREG_I2C_ADR
EZI2C_1_I2C_Prim__CFG EQU CYREG_I2C_CFG
EZI2C_1_I2C_Prim__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
EZI2C_1_I2C_Prim__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
EZI2C_1_I2C_Prim__CSR EQU CYREG_I2C_CSR
EZI2C_1_I2C_Prim__D EQU CYREG_I2C_D
EZI2C_1_I2C_Prim__MCSR EQU CYREG_I2C_MCSR
EZI2C_1_I2C_Prim__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
EZI2C_1_I2C_Prim__PM_ACT_MSK EQU 0x04
EZI2C_1_I2C_Prim__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
EZI2C_1_I2C_Prim__PM_STBY_MSK EQU 0x04
EZI2C_1_I2C_Prim__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
EZI2C_1_I2C_Prim__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
EZI2C_1_I2C_Prim__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
EZI2C_1_I2C_Prim__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
EZI2C_1_I2C_Prim__XCFG EQU CYREG_I2C_XCFG
EZI2C_1_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
EZI2C_1_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
EZI2C_1_isr__INTC_MASK EQU 0x8000
EZI2C_1_isr__INTC_NUMBER EQU 15
EZI2C_1_isr__INTC_PRIOR_NUM EQU 7
EZI2C_1_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
EZI2C_1_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
EZI2C_1_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; VDAC8_1
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

; LED_back
LED_back__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
LED_back__0__MASK EQU 0x20
LED_back__0__PC EQU CYREG_PRT3_PC5
LED_back__0__PORT EQU 3
LED_back__0__SHIFT EQU 5
LED_back__AG EQU CYREG_PRT3_AG
LED_back__AMUX EQU CYREG_PRT3_AMUX
LED_back__BIE EQU CYREG_PRT3_BIE
LED_back__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED_back__BYP EQU CYREG_PRT3_BYP
LED_back__CTL EQU CYREG_PRT3_CTL
LED_back__DM0 EQU CYREG_PRT3_DM0
LED_back__DM1 EQU CYREG_PRT3_DM1
LED_back__DM2 EQU CYREG_PRT3_DM2
LED_back__DR EQU CYREG_PRT3_DR
LED_back__INP_DIS EQU CYREG_PRT3_INP_DIS
LED_back__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED_back__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED_back__LCD_EN EQU CYREG_PRT3_LCD_EN
LED_back__MASK EQU 0x20
LED_back__PORT EQU 3
LED_back__PRT EQU CYREG_PRT3_PRT
LED_back__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED_back__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED_back__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED_back__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED_back__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED_back__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED_back__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED_back__PS EQU CYREG_PRT3_PS
LED_back__SHIFT EQU 5
LED_back__SLW EQU CYREG_PRT3_SLW

; LED_front
LED_front__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
LED_front__0__MASK EQU 0x80
LED_front__0__PC EQU CYREG_PRT3_PC7
LED_front__0__PORT EQU 3
LED_front__0__SHIFT EQU 7
LED_front__AG EQU CYREG_PRT3_AG
LED_front__AMUX EQU CYREG_PRT3_AMUX
LED_front__BIE EQU CYREG_PRT3_BIE
LED_front__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LED_front__BYP EQU CYREG_PRT3_BYP
LED_front__CTL EQU CYREG_PRT3_CTL
LED_front__DM0 EQU CYREG_PRT3_DM0
LED_front__DM1 EQU CYREG_PRT3_DM1
LED_front__DM2 EQU CYREG_PRT3_DM2
LED_front__DR EQU CYREG_PRT3_DR
LED_front__INP_DIS EQU CYREG_PRT3_INP_DIS
LED_front__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LED_front__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LED_front__LCD_EN EQU CYREG_PRT3_LCD_EN
LED_front__MASK EQU 0x80
LED_front__PORT EQU 3
LED_front__PRT EQU CYREG_PRT3_PRT
LED_front__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LED_front__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LED_front__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LED_front__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LED_front__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LED_front__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LED_front__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LED_front__PS EQU CYREG_PRT3_PS
LED_front__SHIFT EQU 7
LED_front__SLW EQU CYREG_PRT3_SLW

; HE_Interrupt
HE_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
HE_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
HE_Interrupt__INTC_MASK EQU 0x01
HE_Interrupt__INTC_NUMBER EQU 0
HE_Interrupt__INTC_PRIOR_NUM EQU 7
HE_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
HE_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
HE_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; NAV_Interrupt
NAV_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NAV_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NAV_Interrupt__INTC_MASK EQU 0x02
NAV_Interrupt__INTC_NUMBER EQU 1
NAV_Interrupt__INTC_PRIOR_NUM EQU 7
NAV_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
NAV_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NAV_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; GlitchFilter_1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__A0_REG EQU CYREG_B1_UDB08_A0
GlitchFilter_1_genblk2_Counter0_DP_u0__A1_REG EQU CYREG_B1_UDB08_A1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__D0_REG EQU CYREG_B1_UDB08_D0
GlitchFilter_1_genblk2_Counter0_DP_u0__D1_REG EQU CYREG_B1_UDB08_D1
GlitchFilter_1_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__F0_REG EQU CYREG_B1_UDB08_F0
GlitchFilter_1_genblk2_Counter0_DP_u0__F1_REG EQU CYREG_B1_UDB08_F1
GlitchFilter_1_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
GlitchFilter_1_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
