// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2023.2.1.288.0
// Netlist written on Fri Oct 10 12:10:36 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/david/desktop/wifi headstage/wifiheadstage v2/fpga/passthrough/source/impl_1/passthrough.vhd"
// file 1 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.v"
// file 2 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ice40up.vhd"
// file 3 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 4 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 5 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 6 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 7 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 8 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 9 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 10 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 11 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 12 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 13 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 14 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 15 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 16 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 17 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 18 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 19 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 20 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 21 "c:/lscc/radiant/2023.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 22 "c:/lscc/radiant/2023.2/ip/avant/fifo/rtl/lscc_fifo.v"
// file 23 "c:/lscc/radiant/2023.2/ip/avant/fifo_dc/rtl/lscc_fifo_dc.v"
// file 24 "c:/lscc/radiant/2023.2/ip/avant/ram_dp/rtl/lscc_ram_dp.v"
// file 25 "c:/lscc/radiant/2023.2/ip/avant/ram_dq/rtl/lscc_ram_dq.v"
// file 26 "c:/lscc/radiant/2023.2/ip/avant/rom/rtl/lscc_rom.v"
// file 27 "c:/lscc/radiant/2023.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2023.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2023.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2023.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2023.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 32 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 33 "c:/lscc/radiant/2023.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 34 "c:/lscc/radiant/2023.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 35 "c:/lscc/radiant/2023.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 36 "c:/lscc/radiant/2023.2/ip/pmi/pmi_add.v"
// file 37 "c:/lscc/radiant/2023.2/ip/pmi/pmi_addsub.v"
// file 38 "c:/lscc/radiant/2023.2/ip/pmi/pmi_complex_mult.v"
// file 39 "c:/lscc/radiant/2023.2/ip/pmi/pmi_counter.v"
// file 40 "c:/lscc/radiant/2023.2/ip/pmi/pmi_dsp.v"
// file 41 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo.v"
// file 42 "c:/lscc/radiant/2023.2/ip/pmi/pmi_fifo_dc.v"
// file 43 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mac.v"
// file 44 "c:/lscc/radiant/2023.2/ip/pmi/pmi_mult.v"
// file 45 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsub.v"
// file 46 "c:/lscc/radiant/2023.2/ip/pmi/pmi_multaddsubsum.v"
// file 47 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp.v"
// file 48 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dp_be.v"
// file 49 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq.v"
// file 50 "c:/lscc/radiant/2023.2/ip/pmi/pmi_ram_dq_be.v"
// file 51 "c:/lscc/radiant/2023.2/ip/pmi/pmi_rom.v"
// file 52 "c:/lscc/radiant/2023.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module Controller_RHD64_Config
//

module Controller_RHD64_Config (input MOSI_master, output MISO_master, input SCLK_master, 
            input SS_master, output MOSI_slave, input MISO_slave, output SCLK_slave, 
            output SS_slave, input LED_CTL, output RGB0_OUT, output RGB1_OUT, 
            output RGB2_OUT, output LED1_OUT, output LED2_OUT, output LED3_OUT, 
            input ext_clk);
    
    (* is_clock=1, lineinfo="@0(38[9],38[16])" *) wire ext_clk_c;
    
    wire GND_net, VCC_net, MOSI_slave_c_c, MISO_master_c_c, SCLK_slave_c_c, 
        SS_slave_c_c;
    (* lineinfo="@0(47[12],47[19])" *) wire [31:0]counter;
    (* lineinfo="@0(48[12],48[16])" *) wire [2:0]step;
    
    wire RGB0_OUT_c, RGB1_OUT_c, RGB2_OUT_c, n479, n463, n1023, 
        n369, n1020, n1017, n46, n987, n475, n602, n469, n471, 
        n366, n1014, n975, n14, n467, n984, n473, n1011, n134, 
        n135, n136, n137, n138, n139, n140, n141, n142, n143, 
        n144, n145, n146, n147, n148, n149, n150, n151, n152, 
        n153, n154, n155, n156, n157, n158, n159, n160, n161, 
        n162, n163, n164, n165, n465, n481, n483, n485, n487, 
        n993, n489, n491, n493, n981, n996, n1008, n477, n978, 
        n230, n13, n1005, n755, n764, n990, n9, n1002, n12, 
        n642, n753, n752, n999;
    
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i31 (.D(n134), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[31]));
    defparam counter_25__i31.REGSET = "RESET";
    defparam counter_25__i31.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(10[9],10[20])" *) OB MISO_master_pad (.I(MISO_master_c_c), 
            .O(MISO_master));
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i30 (.D(n135), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[30]));
    defparam counter_25__i30.REGSET = "RESET";
    defparam counter_25__i30.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C)+!B !(C))+!A ((C)+!B)))", lineinfo="@0(73[26],73[34])" *) LUT4 i20_3_lut (.A(step[0]), 
            .B(step[2]), .C(step[1]), .Z(n642));
    defparam i20_3_lut.INIT = "0x2c2c";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(47[12],47[19])" *) LUT4 i5_4_lut (.A(counter[24]), 
            .B(counter[28]), .C(counter[27]), .D(counter[30]), .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(47[12],47[19])" *) LUT4 i6_4_lut (.A(counter[26]), 
            .B(n12), .C(counter[25]), .D(counter[29]), .Z(n369));
    defparam i6_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut_adj_1 (.A(counter[4]), 
            .B(counter[7]), .C(counter[5]), .D(counter[3]), .Z(n14));
    defparam i6_4_lut_adj_1.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_2 (.A(counter[0]), 
            .B(counter[6]), .C(counter[2]), .D(counter[1]), .Z(n13));
    defparam i5_4_lut_adj_2.INIT = "0x8000";
    (* lut_function="(A (B (C+(D))+!B (C)))" *) LUT4 i1_4_lut (.A(counter[9]), 
            .B(n13), .C(counter[8]), .D(n14), .Z(n230));
    defparam i1_4_lut.INIT = "0xa8a0";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_33 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[31]), .D0(n493), .CI0(n493), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n1023), .CI1(n1023), .CO0(n1023), 
            .S0(n134));
    defparam counter_25_add_4_33.INIT0 = "0xc33c";
    defparam counter_25_add_4_33.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(counter[11]), 
            .B(counter[10]), .C(counter[12]), .D(n230), .Z(n602));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A+(B+(C+(D))))", lineinfo="@0(47[12],47[19])" *) LUT4 i3_4_lut (.A(counter[14]), 
            .B(n602), .C(counter[13]), .D(counter[15]), .Z(n9));
    defparam i3_4_lut.INIT = "0xfffe";
    (* lineinfo="@0(21[3],21[13])" *) OB MOSI_slave_pad (.I(MOSI_slave_c_c), 
            .O(MOSI_slave));
    (* lut_function="(A (B (C (D))))", lineinfo="@0(47[12],47[19])" *) LUT4 i489_4_lut (.A(counter[17]), 
            .B(counter[18]), .C(counter[16]), .D(n9), .Z(n755));
    defparam i489_4_lut.INIT = "0x8000";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i29 (.D(n136), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[29]));
    defparam counter_25__i29.REGSET = "RESET";
    defparam counter_25__i29.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (D))+!A (B (C (D))))", lineinfo="@0(47[12],47[19])" *) LUT4 i491_4_lut (.A(n755), 
            .B(counter[20]), .C(counter[19]), .D(counter[21]), .Z(n753));
    defparam i491_4_lut.INIT = "0xc800";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[15]), .D0(n477), .CI0(n477), .A1(GND_net), 
            .B1(GND_net), .C1(counter[16]), .D1(n999), .CI1(n999), .CO0(n999), 
            .CO1(n479), .S0(n150), .S1(n149));
    defparam counter_25_add_4_17.INIT0 = "0xc33c";
    defparam counter_25_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))", lineinfo="@0(47[12],47[19])" *) LUT4 i490_3_lut (.A(n753), 
            .B(counter[22]), .C(n369), .Z(n752));
    defparam i490_3_lut.INIT = "0xfefe";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_21 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[19]), .D0(n481), .CI0(n481), .A1(GND_net), 
            .B1(GND_net), .C1(counter[20]), .D1(n1005), .CI1(n1005), 
            .CO0(n1005), .CO1(n483), .S0(n146), .S1(n145));
    defparam counter_25_add_4_21.INIT0 = "0xc33c";
    defparam counter_25_add_4_21.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B (C+!(D))+!B (C (D)))))", lineinfo="@0(47[12],47[19])" *) LUT4 i1_4_lut_adj_3 (.A(counter[31]), 
            .B(n369), .C(n752), .D(counter[23]), .Z(n366));
    defparam i1_4_lut_adj_3.INIT = "0x5044";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i28 (.D(n137), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[28]));
    defparam counter_25__i28.REGSET = "RESET";
    defparam counter_25__i28.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_25 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[23]), .D0(n485), .CI0(n485), .A1(GND_net), 
            .B1(GND_net), .C1(counter[24]), .D1(n1011), .CI1(n1011), 
            .CO0(n1011), .CO1(n487), .S0(n142), .S1(n141));
    defparam counter_25_add_4_25.INIT0 = "0xc33c";
    defparam counter_25_add_4_25.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i27 (.D(n138), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[27]));
    defparam counter_25__i27.REGSET = "RESET";
    defparam counter_25__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i26 (.D(n139), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[26]));
    defparam counter_25__i26.REGSET = "RESET";
    defparam counter_25__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i25 (.D(n140), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[25]));
    defparam counter_25__i25.REGSET = "RESET";
    defparam counter_25__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i24 (.D(n141), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[24]));
    defparam counter_25__i24.REGSET = "RESET";
    defparam counter_25__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i23 (.D(n142), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[23]));
    defparam counter_25__i23.REGSET = "RESET";
    defparam counter_25__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i22 (.D(n143), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[22]));
    defparam counter_25__i22.REGSET = "RESET";
    defparam counter_25__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i21 (.D(n144), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[21]));
    defparam counter_25__i21.REGSET = "RESET";
    defparam counter_25__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i20 (.D(n145), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[20]));
    defparam counter_25__i20.REGSET = "RESET";
    defparam counter_25__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i19 (.D(n146), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[19]));
    defparam counter_25__i19.REGSET = "RESET";
    defparam counter_25__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i18 (.D(n147), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[18]));
    defparam counter_25__i18.REGSET = "RESET";
    defparam counter_25__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i17 (.D(n148), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[17]));
    defparam counter_25__i17.REGSET = "RESET";
    defparam counter_25__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i16 (.D(n149), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[16]));
    defparam counter_25__i16.REGSET = "RESET";
    defparam counter_25__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i15 (.D(n150), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[15]));
    defparam counter_25__i15.REGSET = "RESET";
    defparam counter_25__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i14 (.D(n151), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[14]));
    defparam counter_25__i14.REGSET = "RESET";
    defparam counter_25__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i13 (.D(n152), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[13]));
    defparam counter_25__i13.REGSET = "RESET";
    defparam counter_25__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i12 (.D(n153), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[12]));
    defparam counter_25__i12.REGSET = "RESET";
    defparam counter_25__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i11 (.D(n154), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[11]));
    defparam counter_25__i11.REGSET = "RESET";
    defparam counter_25__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i10 (.D(n155), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[10]));
    defparam counter_25__i10.REGSET = "RESET";
    defparam counter_25__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i9 (.D(n156), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[9]));
    defparam counter_25__i9.REGSET = "RESET";
    defparam counter_25__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i8 (.D(n157), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[8]));
    defparam counter_25__i8.REGSET = "RESET";
    defparam counter_25__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i7 (.D(n158), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[7]));
    defparam counter_25__i7.REGSET = "RESET";
    defparam counter_25__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i6 (.D(n159), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[6]));
    defparam counter_25__i6.REGSET = "RESET";
    defparam counter_25__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i5 (.D(n160), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[5]));
    defparam counter_25__i5.REGSET = "RESET";
    defparam counter_25__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i4 (.D(n161), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[4]));
    defparam counter_25__i4.REGSET = "RESET";
    defparam counter_25__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i3 (.D(n162), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[3]));
    defparam counter_25__i3.REGSET = "RESET";
    defparam counter_25__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i2 (.D(n163), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[2]));
    defparam counter_25__i2.REGSET = "RESET";
    defparam counter_25__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i1 (.D(n164), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[1]));
    defparam counter_25__i1.REGSET = "RESET";
    defparam counter_25__i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@0(68[9],75[16])" *) FD1P3XZ step_i0_i1 (.D(n46), 
            .SP(n366), .CK(ext_clk_c), .SR(GND_net), .Q(step[1]));
    defparam step_i0_i1.REGSET = "RESET";
    defparam step_i0_i1.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@0(68[9],75[16])" *) FD1P3XZ step_i0_i2 (.D(n642), 
            .SP(n366), .CK(ext_clk_c), .SR(GND_net), .Q(step[2]));
    defparam step_i0_i2.REGSET = "RESET";
    defparam step_i0_i2.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, lineinfo="@0(68[9],75[16])" *) FD1P3XZ step_i0_i0 (.D(n764), 
            .SP(n366), .CK(ext_clk_c), .SR(GND_net), .Q(step[0]));
    defparam step_i0_i0.REGSET = "RESET";
    defparam step_i0_i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[3]), .D0(n465), .CI0(n465), .A1(GND_net), 
            .B1(GND_net), .C1(counter[4]), .D1(n981), .CI1(n981), .CO0(n981), 
            .CO1(n467), .S0(n162), .S1(n161));
    defparam counter_25_add_4_5.INIT0 = "0xc33c";
    defparam counter_25_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(counter[0]), .D1(n975), .CI1(n975), .CO0(n975), .CO1(n463), 
            .S1(n165));
    defparam counter_25_add_4_1.INIT0 = "0xc33c";
    defparam counter_25_add_4_1.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[9]), .D0(n471), .CI0(n471), .A1(GND_net), 
            .B1(GND_net), .C1(counter[10]), .D1(n990), .CI1(n990), .CO0(n990), 
            .CO1(n473), .S0(n156), .S1(n155));
    defparam counter_25_add_4_11.INIT0 = "0xc33c";
    defparam counter_25_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_23 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[21]), .D0(n483), .CI0(n483), .A1(GND_net), 
            .B1(GND_net), .C1(counter[22]), .D1(n1008), .CI1(n1008), 
            .CO0(n1008), .CO1(n485), .S0(n144), .S1(n143));
    defparam counter_25_add_4_23.INIT0 = "0xc33c";
    defparam counter_25_add_4_23.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[13]), .D0(n475), .CI0(n475), .A1(GND_net), 
            .B1(GND_net), .C1(counter[14]), .D1(n996), .CI1(n996), .CO0(n996), 
            .CO1(n477), .S0(n152), .S1(n151));
    defparam counter_25_add_4_15.INIT0 = "0xc33c";
    defparam counter_25_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@0(90[9],110[18])" *) LUT4 i254_2_lut (.A(step[0]), 
            .B(step[2]), .Z(RGB1_OUT_c));
    defparam i254_2_lut.INIT = "0x2222";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[7]), .D0(n469), .CI0(n469), .A1(GND_net), 
            .B1(GND_net), .C1(counter[8]), .D1(n987), .CI1(n987), .CO0(n987), 
            .CO1(n471), .S0(n158), .S1(n157));
    defparam counter_25_add_4_9.INIT0 = "0xc33c";
    defparam counter_25_add_4_9.INIT1 = "0xc33c";
    VLO i1 (.Z(GND_net));
    (* lineinfo="@0(23[9],23[19])" *) OB SCLK_slave_pad (.I(SCLK_slave_c_c), 
            .O(SCLK_slave));
    (* lineinfo="@0(24[9],24[17])" *) OB SS_slave_pad (.I(SS_slave_c_c), .O(SS_slave));
    (* lineinfo="@0(28[9],28[17])" *) OB RGB0_OUT_pad (.I(RGB0_OUT_c), .O(RGB0_OUT));
    (* lineinfo="@0(29[9],29[17])" *) OB RGB1_OUT_pad (.I(RGB1_OUT_c), .O(RGB1_OUT));
    (* lineinfo="@0(30[9],30[17])" *) OB RGB2_OUT_pad (.I(RGB2_OUT_c), .O(RGB2_OUT));
    (* lineinfo="@0(32[3],32[11])" *) OB LED1_OUT_pad (.I(VCC_net), .O(LED1_OUT));
    (* lineinfo="@0(33[3],33[11])" *) OB LED2_OUT_pad (.I(VCC_net), .O(LED2_OUT));
    (* lineinfo="@0(34[3],34[11])" *) OB LED3_OUT_pad (.I(VCC_net), .O(LED3_OUT));
    (* lineinfo="@0(9[9],9[20])" *) IB MOSI_slave_c_pad (.I(MOSI_master), 
            .O(MOSI_slave_c_c));
    (* lineinfo="@0(11[9],11[20])" *) IB SCLK_slave_c_pad (.I(SCLK_master), 
            .O(SCLK_slave_c_c));
    (* lineinfo="@0(12[9],12[18])" *) IB SS_slave_c_pad (.I(SS_master), .O(SS_slave_c_c));
    (* lineinfo="@0(22[9],22[19])" *) IB MISO_master_c_pad (.I(MISO_slave), 
            .O(MISO_master_c_c));
    (* lineinfo="@0(38[9],38[16])" *) IB ext_clk_pad (.I(ext_clk), .O(ext_clk_c));
    (* syn_use_carry_chain=1, lineinfo="@0(70[28],70[35])" *) FD1P3XZ counter_25__i0 (.D(n165), 
            .SP(VCC_net), .CK(ext_clk_c), .SR(n366), .Q(counter[0]));
    defparam counter_25__i0.REGSET = "RESET";
    defparam counter_25__i0.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[17]), .D0(n479), .CI0(n479), .A1(GND_net), 
            .B1(GND_net), .C1(counter[18]), .D1(n1002), .CI1(n1002), 
            .CO0(n1002), .CO1(n481), .S0(n148), .S1(n147));
    defparam counter_25_add_4_19.INIT0 = "0xc33c";
    defparam counter_25_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[1]), .D0(n463), .CI0(n463), .A1(GND_net), 
            .B1(GND_net), .C1(counter[2]), .D1(n978), .CI1(n978), .CO0(n978), 
            .CO1(n465), .S0(n164), .S1(n163));
    defparam counter_25_add_4_3.INIT0 = "0xc33c";
    defparam counter_25_add_4_3.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_31 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[29]), .D0(n491), .CI0(n491), .A1(GND_net), 
            .B1(GND_net), .C1(counter[30]), .D1(n1020), .CI1(n1020), 
            .CO0(n1020), .CO1(n493), .S0(n136), .S1(n135));
    defparam counter_25_add_4_31.INIT0 = "0xc33c";
    defparam counter_25_add_4_31.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_29 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[27]), .D0(n489), .CI0(n489), .A1(GND_net), 
            .B1(GND_net), .C1(counter[28]), .D1(n1017), .CI1(n1017), 
            .CO0(n1017), .CO1(n491), .S0(n138), .S1(n137));
    defparam counter_25_add_4_29.INIT0 = "0xc33c";
    defparam counter_25_add_4_29.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[11]), .D0(n473), .CI0(n473), .A1(GND_net), 
            .B1(GND_net), .C1(counter[12]), .D1(n993), .CI1(n993), .CO0(n993), 
            .CO1(n475), .S0(n154), .S1(n153));
    defparam counter_25_add_4_13.INIT0 = "0xc33c";
    defparam counter_25_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[5]), .D0(n467), .CI0(n467), .A1(GND_net), 
            .B1(GND_net), .C1(counter[6]), .D1(n984), .CI1(n984), .CO0(n984), 
            .CO1(n469), .S0(n160), .S1(n159));
    defparam counter_25_add_4_7.INIT0 = "0xc33c";
    defparam counter_25_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(70[28],70[35])" *) FA2 counter_25_add_4_27 (.A0(GND_net), 
            .B0(GND_net), .C0(counter[25]), .D0(n487), .CI0(n487), .A1(GND_net), 
            .B1(GND_net), .C1(counter[26]), .D1(n1014), .CI1(n1014), 
            .CO0(n1014), .CO1(n489), .S0(n140), .S1(n139));
    defparam counter_25_add_4_27.INIT0 = "0xc33c";
    defparam counter_25_add_4_27.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))", lineinfo="@0(90[9],110[18])" *) LUT4 i255_2_lut (.A(step[1]), 
            .B(step[2]), .Z(RGB0_OUT_c));
    defparam i255_2_lut.INIT = "0x2222";
    (* lut_function="(!(A (B)+!A ((C)+!B)))", lineinfo="@0(90[9],110[18])" *) LUT4 mod_8_i68_3_lut_3_lut_3_lut (.A(step[0]), 
            .B(step[1]), .C(step[2]), .Z(n46));
    defparam mod_8_i68_3_lut_3_lut_3_lut.INIT = "0x2626";
    (* lut_function="(!(A (B+(C))+!A ((C)+!B)))", lineinfo="@0(90[9],110[18])" *) LUT4 i257_2_lut_3_lut (.A(step[0]), 
            .B(step[1]), .C(step[2]), .Z(RGB2_OUT_c));
    defparam i257_2_lut_3_lut.INIT = "0x0606";
    (* lut_function="(A (B (C)+!B !(C))+!A !(C))", lineinfo="@0(73[26],73[34])" *) LUT4 i492_2_lut_3_lut (.A(step[2]), 
            .B(step[1]), .C(step[0]), .Z(n764));
    defparam i492_2_lut_3_lut.INIT = "0x8787";
    
endmodule
