/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [18:0] _01_;
  reg [11:0] _02_;
  wire [9:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [25:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire [10:0] celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [16:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((_00_ | celloutsig_1_0z) & (celloutsig_1_5z[0] | celloutsig_1_5z[1]));
  assign celloutsig_1_18z = ~((celloutsig_1_9z | celloutsig_1_9z) & (celloutsig_1_17z | celloutsig_1_12z));
  assign celloutsig_0_6z = ~((in_data[90] | celloutsig_0_1z[5]) & (in_data[65] | celloutsig_0_1z[10]));
  assign celloutsig_0_2z = ~((in_data[95] | celloutsig_0_0z[7]) & (celloutsig_0_0z[3] | celloutsig_0_1z[10]));
  assign celloutsig_0_15z = celloutsig_0_10z[9] ^ celloutsig_0_13z;
  assign celloutsig_0_16z = celloutsig_0_4z[3] ^ celloutsig_0_0z[4];
  assign celloutsig_0_13z = ~(celloutsig_0_5z ^ celloutsig_0_10z[5]);
  assign celloutsig_0_28z = ~(celloutsig_0_0z[2] ^ celloutsig_0_24z[7]);
  assign celloutsig_1_19z = { celloutsig_1_6z[1:0], celloutsig_1_8z, celloutsig_1_8z } + { celloutsig_1_13z[2:0], celloutsig_1_7z };
  assign celloutsig_0_7z = { celloutsig_0_1z[11:3], celloutsig_0_5z } + celloutsig_0_0z;
  assign celloutsig_0_8z = { celloutsig_0_7z[9:5], celloutsig_0_6z } + { celloutsig_0_0z[6:3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_14z[7:6], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_13z } + celloutsig_0_10z[13:3];
  reg [18:0] _15_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _15_ <= 19'h00000;
    else _15_ <= { in_data[128:125], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z };
  assign { _01_[18:1], _00_ } = _15_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _02_ <= 12'h000;
    else _02_ <= { in_data[75:69], celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_0_11z = { celloutsig_0_8z[2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z } / { 1'h1, in_data[37:14], celloutsig_0_9z };
  assign celloutsig_0_19z = celloutsig_0_8z[5:3] / { 1'h1, celloutsig_0_8z[0], celloutsig_0_9z };
  assign celloutsig_1_12z = celloutsig_1_6z === { celloutsig_1_3z[12:6], celloutsig_1_10z };
  assign celloutsig_0_5z = celloutsig_0_0z[6:4] === celloutsig_0_3z[7:5];
  assign celloutsig_1_1z = in_data[124:118] === { in_data[152:147], celloutsig_1_0z };
  assign celloutsig_0_17z = { celloutsig_0_8z[5:3], celloutsig_0_15z } > celloutsig_0_1z[12:9];
  assign celloutsig_1_2z = in_data[128:117] || { in_data[154:144], celloutsig_1_0z };
  assign celloutsig_1_7z = celloutsig_1_3z[2:0] || celloutsig_1_3z[7:5];
  assign celloutsig_0_9z = { in_data[58:51], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z } || { celloutsig_0_1z[12:7], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[171:165] || in_data[148:142];
  assign celloutsig_1_5z = { _01_[4:3], celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_13z = { celloutsig_1_3z[4:0], celloutsig_1_1z, celloutsig_1_8z } % { 1'h1, _01_[11:6] };
  assign celloutsig_0_10z = celloutsig_0_3z[15:0] % { 1'h1, in_data[90:76] };
  assign celloutsig_0_14z = celloutsig_0_1z[10:0] % { 1'h1, celloutsig_0_11z[10:8], celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_30z = { _02_[8:5], celloutsig_0_5z, celloutsig_0_29z } % { 1'h1, celloutsig_0_19z, celloutsig_0_17z, celloutsig_0_28z };
  assign celloutsig_0_0z = - in_data[33:24];
  assign celloutsig_0_4z = - celloutsig_0_0z[8:5];
  assign celloutsig_1_8z = celloutsig_1_1z !== celloutsig_1_6z[6];
  assign celloutsig_1_17z = _01_[8:4] !== celloutsig_1_13z[5:1];
  assign celloutsig_0_29z = celloutsig_0_10z[8:5] !== celloutsig_0_24z[6:3];
  assign celloutsig_1_6z = { celloutsig_1_3z[9:1], celloutsig_1_2z, celloutsig_1_1z } >> { in_data[119:114], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_9z } >> { celloutsig_1_5z[0], celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_1_3z = { in_data[111:103], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } <<< { in_data[165:157], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[67:63], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z } <<< { celloutsig_0_0z[3], celloutsig_0_1z };
  assign celloutsig_0_1z = in_data[65:50] ^ in_data[59:44];
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
