
---------- Begin Simulation Statistics ----------
final_tick                                 2423939500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125075                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724068                       # Number of bytes of host memory used
host_op_rate                                   230062                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    30.59                       # Real time elapsed on the host
host_tick_rate                               79231201                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3826448                       # Number of instructions simulated
sim_ops                                       7038335                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002424                       # Number of seconds simulated
sim_ticks                                  2423939500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5093651                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3577135                       # number of cc regfile writes
system.cpu.committedInsts                     3826448                       # Number of Instructions Simulated
system.cpu.committedOps                       7038335                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.266940                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.266940                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    214939                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142114                       # number of floating regfile writes
system.cpu.idleCycles                          265987                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84281                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   980434                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.892799                       # Inst execution rate
system.cpu.iew.exec_refs                      1559635                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     481819                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  500935                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1217074                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                226                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8439                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               615135                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10337245                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1077816                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            168941                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9176060                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   5667                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                195826                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80652                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                205603                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            338                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46949                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37332                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12878856                       # num instructions consuming a value
system.cpu.iew.wb_count                       9065529                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532992                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6864332                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.869999                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9123959                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15160629                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8742685                       # number of integer regfile writes
system.cpu.ipc                               0.789303                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.789303                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182005      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6852300     73.33%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20522      0.22%     75.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631993      6.76%     82.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1290      0.01%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31269      0.33%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8645      0.09%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             482      0.01%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             178      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1026620     10.99%     93.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              445482      4.77%     98.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76721      0.82%     99.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          51792      0.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9345001                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  224957                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              432247                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       193568                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             350608                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      135714                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014523                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  108117     79.67%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    440      0.32%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     51      0.04%     80.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    85      0.06%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     80.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3812      2.81%     82.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4878      3.59%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12731      9.38%     95.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             5600      4.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9073753                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22993090                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8871961                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13285835                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10334589                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9345001                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2656                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3298904                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17728                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2441                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4207467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       4581893                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.039550                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.328044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2042117     44.57%     44.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              358007      7.81%     52.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              487623     10.64%     63.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              452404      9.87%     72.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              399734      8.72%     81.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309466      6.75%     88.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              289130      6.31%     94.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              173806      3.79%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               69606      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4581893                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.927647                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            223679                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           152470                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1217074                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              615135                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3399409                       # number of misc regfile reads
system.cpu.numCycles                          4847880                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           10864                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        52304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       105121                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2352                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               5078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2887                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3700                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3628                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3628                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5078                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        23999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        23999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  23999                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       741952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       741952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  741952                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8706                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8706    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8706                       # Request fanout histogram
system.membus.reqLayer2.occupancy            28948500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46242750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             37566                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29972                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19874                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           11040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15250                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15250                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         20131                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17436                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        60135                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        97802                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                157937                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2560256                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3825344                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                6385600                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            8582                       # Total snoops (count)
system.tol2bus.snoopTraffic                    184768                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            61399                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038388                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192218                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  59043     96.16%     96.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2355      3.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              61399                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           99519500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49033491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          30198493                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                17511                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                26598                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44109                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               17511                       # number of overall hits
system.l2.overall_hits::.cpu.data               26598                       # number of overall hits
system.l2.overall_hits::total                   44109                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               6088                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8708                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2620                       # number of overall misses
system.l2.overall_misses::.cpu.data              6088                       # number of overall misses
system.l2.overall_misses::total                  8708                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    217554000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    479096000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        696650000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    217554000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    479096000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       696650000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            20131                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32686                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                52817                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           20131                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32686                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               52817                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.130148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.186257                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.164871                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.130148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.186257                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.164871                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 83035.877863                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78695.137976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80001.148369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83035.877863                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78695.137976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80001.148369                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2887                       # number of writebacks
system.l2.writebacks::total                      2887                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          6087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         6087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8707                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    191364000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    418131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    609495500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    191364000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    418131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    609495500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.130148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.186227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.164852                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.130148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.186227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164852                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73039.694656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68692.541482                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70000.631676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73039.694656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68692.541482                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70000.631676                       # average overall mshr miss latency
system.l2.replacements                           8582                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27085                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27085                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19873                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19873                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          357                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           357                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             11622                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11622                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3628                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3628                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    280661000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     280661000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         15250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.237902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.237902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77359.702315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77359.702315                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3628                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    244381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    244381000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.237902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.237902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67359.702315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67359.702315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          17511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              17511                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    217554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    217554000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        20131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          20131                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.130148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.130148                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83035.877863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83035.877863                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2620                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    191364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    191364000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.130148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.130148                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73039.694656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73039.694656                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14976                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    198435000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    198435000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17436                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.141087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.141087                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80664.634146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80664.634146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2459                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    173750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    173750500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.141030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.141030                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70659.007727                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70659.007727                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1919.723954                       # Cycle average of tags in use
system.l2.tags.total_refs                      104758                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     10630                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.854939                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     197.322803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       326.025020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1396.376131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.096349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.159192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.681824                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.937365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          628                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    220864                       # Number of tag accesses
system.l2.tags.data_accesses                   220864                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5911.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001380656250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          164                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          164                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20087                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2621                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8706                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2887                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8706                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2887                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    176                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    74                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.71                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8706                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2887                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    7008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.920732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.456434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.080859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            150     91.46%     91.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      4.88%     96.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.61%     96.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.61%     97.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.61%     98.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.61%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.61%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            1      0.61%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           164                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.969512                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.914079                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.428989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              100     60.98%     60.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      4.27%     65.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               37     22.56%     87.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      6.10%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      3.66%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.61%     98.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      1.22%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.61%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           164                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   11264                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  557184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               184768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    229.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     76.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2423834000                       # Total gap between requests
system.mem_ctrls.avgGap                     209077.37                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       167616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       378304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       178112                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 69150240.754771307111                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 156069901.909680485725                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 73480381.832962408662                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2619                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         6087                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2887                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83512000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    169916000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  58199044750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31886.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27914.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20159004.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       167616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       389568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        557184                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       167616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       167616                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       184768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       184768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2619                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         6087                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           8706                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2887                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     69150241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    160716883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        229867123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     69150241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     69150241                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     76226325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        76226325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     76226325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     69150241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    160716883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       306093448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 8530                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2783                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          810                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          805                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          433                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          227                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          364                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          282                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           73                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           83                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          107                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          221                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           66                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                93490500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              42650000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          253428000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10960.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29710.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                6378                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2198                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.77                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   265.116006                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.382503                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.558929                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          998     36.64%     36.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          729     26.76%     63.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          336     12.33%     75.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          193      7.09%     82.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          137      5.03%     87.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           70      2.57%     90.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      1.73%     92.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           39      1.43%     93.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          175      6.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2724                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                545920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             178112                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              225.220143                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               73.480382                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               75.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8260980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4364250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       26375160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5752440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 191153040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    691081110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    348829920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1275816900                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   526.340241                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    900137500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     80860000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1442942000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        11281200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         5973330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       34529040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8774820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 191153040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    708572700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    334100160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1294384290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   534.000246                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    861409500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     80860000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1481670000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80652                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1336491                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  784234                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            597                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1523932                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                855987                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10909787                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1773                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 237475                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  57718                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 456887                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31422                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14784413                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29428405                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18395337                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    252001                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9881137                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4903270                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      10                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   9                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1237489                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       897357                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           897357                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       897357                       # number of overall hits
system.cpu.icache.overall_hits::total          897357                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        21756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          21756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        21756                       # number of overall misses
system.cpu.icache.overall_misses::total         21756                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    513394999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    513394999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    513394999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    513394999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       919113                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       919113                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       919113                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       919113                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.023671                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.023671                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.023671                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.023671                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 23597.858016                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23597.858016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 23597.858016                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23597.858016                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          972                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        19874                       # number of writebacks
system.cpu.icache.writebacks::total             19874                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1625                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1625                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1625                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1625                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        20131                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20131                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        20131                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20131                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    434292999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    434292999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    434292999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    434292999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021903                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021903                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021903                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021903                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 21573.344543                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21573.344543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 21573.344543                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21573.344543                       # average overall mshr miss latency
system.cpu.icache.replacements                  19874                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       897357                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          897357                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        21756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         21756                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    513394999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    513394999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       919113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       919113                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.023671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.023671                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 23597.858016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23597.858016                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1625                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        20131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20131                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    434292999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    434292999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021903                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 21573.344543                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21573.344543                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.841979                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              917487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20130                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.578092                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.841979                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7373034                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7373034                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       78726                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  424246                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1075                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 338                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 252025                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  501                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    250                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1080468                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482537                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           348                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           248                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      919903                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           942                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1209759                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1614178                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1383434                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                293870                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80652                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               695365                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  3912                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11212494                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 17578                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13969756                       # The number of ROB reads
system.cpu.rob.writes                        20983618                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1266662                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1266662                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1274319                       # number of overall hits
system.cpu.dcache.overall_hits::total         1274319                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        89561                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          89561                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        90238                       # number of overall misses
system.cpu.dcache.overall_misses::total         90238                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1872413494                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1872413494                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1872413494                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1872413494                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1356223                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1356223                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1364557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1364557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.066037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.066130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.066130                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20906.571990                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20906.571990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20749.722888                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20749.722888                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          305                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               316                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27085                       # number of writebacks
system.cpu.dcache.writebacks::total             27085                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        57336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        57336                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        57336                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        57336                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        32225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        32225                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32686                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32686                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    799191995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    799191995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    810132495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    810132495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023761                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023761                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023954                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023954                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24800.372227                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24800.372227                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24785.305482                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24785.305482                       # average overall mshr miss latency
system.cpu.dcache.replacements                  32430                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       918103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          918103                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        74306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         74306                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1430088500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1430088500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       992409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       992409                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.074874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074874                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19245.935725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19245.935725                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        57331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        57331                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16975                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    372389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    372389000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017105                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 21937.496318                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21937.496318                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       348559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         348559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        15255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15255                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    442324994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    442324994                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363814                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.041931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.041931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 28995.410947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28995.410947                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15250                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    426802995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    426802995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.041917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.041917                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 27987.081639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27987.081639                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7657                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7657                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          677                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          677                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8334                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.081234                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.081234                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          461                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          461                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10940500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.055316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.055316                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 23732.104121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 23732.104121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.079603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1307005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32686                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.986692                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.079603                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10949142                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10949142                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   2423939500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1377245                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1204956                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80676                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               746035                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  739989                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.189582                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   40470                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15051                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10992                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4059                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          778                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3226510                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77621                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      4130067                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.704170                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.523414                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2092424     50.66%     50.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          671437     16.26%     66.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          318249      7.71%     74.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          334695      8.10%     82.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          156188      3.78%     86.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           68096      1.65%     88.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           50818      1.23%     89.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           49105      1.19%     90.58% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          389055      9.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      4130067                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3826448                       # Number of instructions committed
system.cpu.commit.opsCommitted                7038335                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1155938                       # Number of memory references committed
system.cpu.commit.loads                        792828                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810729                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6818658                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29680                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138384      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5098902     72.44%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20134      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765070     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343513      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7038335                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        389055                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3826448                       # Number of Instructions committed
system.cpu.thread0.numOps                     7038335                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1392887                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6646948                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1377245                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             791451                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       3098875                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  168860                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  889                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4718                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           92                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    919115                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 30526                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            4581893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.581945                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.367748                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2634488     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84621      1.85%     59.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   153248      3.34%     62.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   165117      3.60%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   122779      2.68%     68.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151530      3.31%     72.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   138432      3.02%     75.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189056      4.13%     79.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   942622     20.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              4581893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.284092                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.371104                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
