{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1530841958837 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1530841958838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 06 09:52:38 2018 " "Processing started: Fri Jul 06 09:52:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1530841958838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1530841958838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off err_estimat -c err_estimat --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off err_estimat -c err_estimat --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1530841958838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1530841959467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1530841959467 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1530841967591 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single.qsys " "Skipped generation of the Qsys file \"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1530841967599 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1530841967604 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun.qsys " "Skipped generation of the Qsys file \"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1530841967604 ""}
{ "Info" "ISGN_PREV_QSYS_GENERATED_FILES_DETECTED" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/ " "Previously generated files were detected in the Qsys file generation directory (\"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/\")." {  } {  } 0 16260 "Previously generated files were detected in the Qsys file generation directory (\"%1!s!\")." 0 0 "Design Software" 0 -1 1530841967608 ""}
{ "Info" "ISGN_SKIPPED_QSYS_FILE_GEN_BASED_ON_REGEN_POLICY" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun.qsys " "Skipped generation of the Qsys file \"E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun.qsys\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." {  } {  } 0 16261 "Skipped generation of the Qsys file \"%1!s!\" based on the current IP regeneration policy. You can review your IP regeneration policy in the IP Settings page of the Settings dialog box." 0 0 "Design Software" 0 -1 1530841967608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cntlz.v 13 13 " "Found 13 design units, including 13 entities, in source file rtl/cntlz.v" { { "Info" "ISGN_ENTITY_NAME" "1 cntlz8 " "Found entity 1: cntlz8" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "2 cntlz16 " "Found entity 2: cntlz16" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 310 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "3 cntlz24 " "Found entity 3: cntlz24" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "4 cntlz32 " "Found entity 4: cntlz32" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "5 cntlz48 " "Found entity 5: cntlz48" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "6 cntlz64 " "Found entity 6: cntlz64" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "7 cntlz32Reg " "Found entity 7: cntlz32Reg" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "8 cntlz64Reg " "Found entity 8: cntlz64Reg" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "9 cntlo8 " "Found entity 9: cntlo8" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 434 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "10 cntlo16 " "Found entity 10: cntlo16" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "11 cntlo32 " "Found entity 11: cntlo32" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 454 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "12 cntlo48 " "Found entity 12: cntlo48" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""} { "Info" "ISGN_ENTITY_NAME" "13 cntlo64 " "Found entity 13: cntlo64" {  } { { "RTL/cntlz.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/cntlz.v" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "RTL/delay.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/delay.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alt_cal_e1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alt_cal_e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cal_e1 " "Found entity 1: alt_cal_e1" {  } { { "RTL/alt_cal_e1.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/alt_cal_e1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alt_cal_l.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alt_cal_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cal_l " "Found entity 1: alt_cal_l" {  } { { "RTL/alt_cal_l.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/alt_cal_l.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/alt_cal_s1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/alt_cal_s1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cal_s1 " "Found entity 1: alt_cal_s1" {  } { { "RTL/alt_cal_s1.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/alt_cal_s1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/log2_single/log2_single/synth/log2_single.v 1 1 " "Found 1 design units, including 1 entities, in source file core/log2_single/log2_single/synth/log2_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 log2_single " "Found entity 1: log2_single" {  } { { "core/log2_single/log2_single/synth/log2_single.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/synth/log2_single.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/log2_single/log2_single/synth/log2_single_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file core/log2_single/log2_single/synth/log2_single_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log2_single_cfg:config " "Found design unit 1: log2_single_cfg:config" {  } { { "core/log2_single/log2_single/synth/log2_single_cfg.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/synth/log2_single_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841967840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841967840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (log2_single_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (log2_single_altera_fp_functions_161)" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841968994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841968994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841968999 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841968999 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841968999 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841968999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841968999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log2_single_altera_fp_functions_161_kypxfny-normal " "Found design unit 1: log2_single_altera_fp_functions_161_kypxfny-normal" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969008 ""} { "Info" "ISGN_ENTITY_NAME" "1 log2_single_altera_fp_functions_161_kypxfny " "Found entity 1: log2_single_altera_fp_functions_161_kypxfny" {  } { { "core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/log2_single/log2_single/altera_fp_functions_161/synth/log2_single_altera_fp_functions_161_kypxfny.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_sub_fun " "Found entity 1: fp_sub_fun" {  } { { "core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sub_fun_cfg:config " "Found design unit 1: fp_sub_fun_cfg:config" {  } { { "core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun_cfg.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/synth/fp_sub_fun_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_sub_fun_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (fp_sub_fun_altera_fp_functions_161)" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969025 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969025 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969025 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_sub_fun_altera_fp_functions_161_fshcoka-normal " "Found design unit 1: fp_sub_fun_altera_fp_functions_161_fshcoka-normal" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969031 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_sub_fun_altera_fp_functions_161_fshcoka " "Found entity 1: fp_sub_fun_altera_fp_functions_161_fshcoka" {  } { { "core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_sub_fun/fp_sub_fun/altera_fp_functions_161/synth/fp_sub_fun_altera_fp_functions_161_fshcoka.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.v 1 1 " "Found 1 design units, including 1 entities, in source file core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.v" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_fun " "Found entity 1: fp_mult_fun" {  } { { "core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_fun_cfg:config " "Found design unit 1: fp_mult_fun_cfg:config" {  } { { "core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun_cfg.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/synth/fp_mult_fun_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fp_mult_fun_altera_fp_functions_161) " "Found design unit 1: dspba_library_package (fp_mult_fun_altera_fp_functions_161)" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969046 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969046 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969046 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fp_mult_fun_altera_fp_functions_161_kajft6a-normal " "Found design unit 1: fp_mult_fun_altera_fp_functions_161_kajft6a-normal" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969052 ""} { "Info" "ISGN_ENTITY_NAME" "1 fp_mult_fun_altera_fp_functions_161_kajft6a " "Found entity 1: fp_mult_fun_altera_fp_functions_161_kajft6a" {  } { { "core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/core/fp_mult_fun/fp_mult_fun/altera_fp_functions_161/synth/fp_mult_fun_altera_fp_functions_161_kajft6a.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969052 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â err_estimat.v(31) " "Verilog HDL syntax error at err_estimat.v(31) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969076 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\" err_estimat.v(31) " "Verilog HDL syntax error at err_estimat.v(31) near text: \"â\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969076 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ err_estimat.v(31) " "Verilog HDL syntax error at err_estimat.v(31) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969076 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "­ err_estimat.v(31) " "Verilog HDL syntax error at err_estimat.v(31) near text: ­. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969076 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "err_estimat.v(31) " "Verilog HDL error at err_estimat.v(31): constant value overflow" {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1530841969093 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¬ err_estimat.v(31) " "Verilog HDL syntax error at err_estimat.v(31) near text: ¬. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969093 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â err_estimat.v(32) " "Verilog HDL syntax error at err_estimat.v(32) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969093 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\" err_estimat.v(32) " "Verilog HDL syntax error at err_estimat.v(32) near text: \"â\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ err_estimat.v(32) " "Verilog HDL syntax error at err_estimat.v(32) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "­ err_estimat.v(32) " "Verilog HDL syntax error at err_estimat.v(32) near text: ­. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "err_estimat.v(32) " "Verilog HDL error at err_estimat.v(32): constant value overflow" {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¬ err_estimat.v(32) " "Verilog HDL syntax error at err_estimat.v(32) near text: ¬. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â err_estimat.v(33) " "Verilog HDL syntax error at err_estimat.v(33) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\" err_estimat.v(33) " "Verilog HDL syntax error at err_estimat.v(33) near text: \"â\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ err_estimat.v(33) " "Verilog HDL syntax error at err_estimat.v(33) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "­ err_estimat.v(33) " "Verilog HDL syntax error at err_estimat.v(33) near text: ­. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "err_estimat.v(33) " "Verilog HDL error at err_estimat.v(33): constant value overflow" {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "¬ err_estimat.v(33) " "Verilog HDL syntax error at err_estimat.v(33) near text: ¬. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "â err_estimat.v(34) " "Verilog HDL syntax error at err_estimat.v(34) near text: â. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"â\" err_estimat.v(34) " "Verilog HDL syntax error at err_estimat.v(34) near text: \"â\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ err_estimat.v(34) " "Verilog HDL syntax error at err_estimat.v(34) near text: €. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "­ err_estimat.v(34) " "Verilog HDL syntax error at err_estimat.v(34) near text: ­. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 34 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "err_estimat.v(34) " "Verilog HDL error at err_estimat.v(34): constant value overflow" {  } { { "RTL/err_estimat.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/err_estimat.v" 34 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Design Software" 0 -1 1530841969094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/err_estimat.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/err_estimat.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "qadd.v(42) " "Verilog HDL information at qadd.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/qadd.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/qadd.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1530841969096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qadd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 qadd " "Found entity 1: qadd" {  } { { "RTL/qadd.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/qadd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/float2int.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/float2int.v" { { "Info" "ISGN_ENTITY_NAME" "1 float2int " "Found entity 1: float2int" {  } { { "RTL/float2int.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/float2int.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/int2float.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/int2float.v" { { "Info" "ISGN_ENTITY_NAME" "1 int2float " "Found entity 1: int2float" {  } { { "RTL/int2float.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/int2float.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/qdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/qdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 qdiv " "Found entity 1: qdiv" {  } { { "RTL/qdiv.v" "" { Text "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/RTL/qdiv.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1530841969099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1530841969099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/output_files/err_estimat.map.smsg " "Generated suppressed messages file E:/QKD_1GHZ/verilog/err_estimat_5Q16_newpara/output_files/err_estimat.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1530841969291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 19 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 19 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1530841969347 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 06 09:52:49 2018 " "Processing ended: Fri Jul 06 09:52:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1530841969347 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1530841969347 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1530841969347 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1530841969347 ""}
