#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 16:44:51 2022
# Process ID: 74172
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_E.v
# read_verilog  ../sim/VHDL_SRC/LSQ_F.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/kernel_3mm_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top kernel_3mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top kernel_3mm -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74779 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1987.738 ; gain = 209.527 ; free physical = 24386 ; free virtual = 215469
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_3mm' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'mux' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'zext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'zext_op' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:309]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:113]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 8 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized6' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized4' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized6' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_op' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_ult_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_ult_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:827]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized7' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized5' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized7' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized8' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 5 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized8' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized0' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 5 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized1' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized2' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized2' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized3' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized3' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized9' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized9' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 9 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized4' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized4' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'mc_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_store_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:686]
INFO: [Synth 8-638] synthesizing module 'transpFIFO__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner__parameterized5' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'transpFIFO__parameterized5' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-3491] module 'LSQ_E' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39723' bound to instance 'c_LSQ_E' of component 'LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:13817]
INFO: [Synth 8-6157] synthesizing module 'LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_E' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_E' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_E' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_E' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_E' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_E' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_E' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39723]
INFO: [Synth 8-3491] module 'LSQ_F' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39723' bound to instance 'c_LSQ_F' of component 'LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:13849]
INFO: [Synth 8-6157] synthesizing module 'LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39723]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_F' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_F' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_F' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39532]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_F' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39532]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_F' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_F' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39632]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_F' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39723]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (51#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 9 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (52#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (53#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/elastic_components.vhd:481]
WARNING: [Synth 8-3848] Net E_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:28]
WARNING: [Synth 8-3848] Net E_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:29]
WARNING: [Synth 8-3848] Net A_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:38]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:39]
WARNING: [Synth 8-3848] Net B_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:48]
WARNING: [Synth 8-3848] Net B_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:49]
WARNING: [Synth 8-3848] Net F_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:58]
WARNING: [Synth 8-3848] Net F_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:59]
WARNING: [Synth 8-3848] Net C_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:68]
WARNING: [Synth 8-3848] Net C_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:69]
WARNING: [Synth 8-3848] Net D_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:78]
WARNING: [Synth 8-3848] Net D_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:79]
WARNING: [Synth 8-3848] Net G_we1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:88]
WARNING: [Synth 8-3848] Net G_dout1 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:89]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:106]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4740]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4736]
WARNING: [Synth 8-3848] Net MC_A_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4741]
WARNING: [Synth 8-3848] Net MC_A_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4737]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4762]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4758]
WARNING: [Synth 8-3848] Net MC_B_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4763]
WARNING: [Synth 8-3848] Net MC_B_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4759]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4812]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4808]
WARNING: [Synth 8-3848] Net MC_C_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4813]
WARNING: [Synth 8-3848] Net MC_C_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4809]
WARNING: [Synth 8-3848] Net MC_D_pValidArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4834]
WARNING: [Synth 8-3848] Net MC_D_dataInArray_2 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4830]
WARNING: [Synth 8-3848] Net MC_D_pValidArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4835]
WARNING: [Synth 8-3848] Net MC_D_dataInArray_3 in module/entity kernel_3mm does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:4831]
INFO: [Synth 8-256] done synthesizing module 'kernel_3mm' (54#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/kernel_3mm_optimized.vhd:93]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[8]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[7]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[6]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[5]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[4]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[3]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_ult_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port clk
WARNING: [Synth 8-3331] design mc_store_op has unconnected port rst
WARNING: [Synth 8-3331] design mc_store_op has unconnected port nReadyArray[1]
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design zext_op has unconnected port clk
WARNING: [Synth 8-3331] design zext_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_we1
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[31]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[30]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[29]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[28]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[27]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[26]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[25]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[24]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[23]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[22]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[21]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[20]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[19]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[18]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[17]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[16]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[15]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[14]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[13]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[12]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[11]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[10]
WARNING: [Synth 8-3331] design kernel_3mm has unconnected port E_dout1[9]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2473.199 ; gain = 694.988 ; free physical = 21101 ; free virtual = 212196
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2473.199 ; gain = 694.988 ; free physical = 19905 ; free virtual = 211079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2473.199 ; gain = 694.988 ; free physical = 19906 ; free virtual = 211080
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2473.199 ; gain = 0.000 ; free physical = 19439 ; free virtual = 210644
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 18731 ; free virtual = 209954
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2634.000 ; gain = 0.000 ; free physical = 18794 ; free virtual = 210017
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 23064 ; free virtual = 214273
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 23064 ; free virtual = 214272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 23064 ; free virtual = 214273
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_E.v:39713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39622]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/LSQ_F.v:39713]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:18 ; elapsed = 00:01:32 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 19729 ; free virtual = 210981
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_E__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_E__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_E__GB3 |           1|     20511|
|5     |LSQ_E__GC0            |           1|     13258|
|6     |LOAD_QUEUE_LSQ_F__GB0 |           1|     34468|
|7     |LOAD_QUEUE_LSQ_F__GB1 |           1|     15874|
|8     |LOAD_QUEUE_LSQ_F__GB2 |           1|     10417|
|9     |LOAD_QUEUE_LSQ_F__GB3 |           1|     28580|
|10    |LSQ_F__GC0            |           1|     13258|
|11    |kernel_3mm__GCB0      |           1|     27460|
|12    |kernel_3mm__GCB1      |           1|      7111|
|13    |kernel_3mm__GCB2      |           1|      9458|
|14    |kernel_3mm__GCB3      |           1|     12833|
|15    |kernel_3mm__GCB4      |           1|     15372|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 24    
	   3 Input     32 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 130   
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 18    
	   3 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 14    
	   2 Input      2 Bit       Adders := 8     
	   2 Input      1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 294   
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 79    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 2094  
+---Multipliers : 
	                32x32  Multipliers := 15    
+---RAMs : 
	              320 Bit         RAMs := 1     
	              288 Bit         RAMs := 2     
	              224 Bit         RAMs := 1     
	              192 Bit         RAMs := 2     
	              160 Bit         RAMs := 2     
	              128 Bit         RAMs := 2     
	               64 Bit         RAMs := 2     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 32    
	   2 Input     32 Bit        Muxes := 227   
	   2 Input     16 Bit        Muxes := 1216  
	  17 Input     16 Bit        Muxes := 160   
	   2 Input      5 Bit        Muxes := 4     
	  15 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1249  
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_E__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_E 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module LOAD_QUEUE_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module LOAD_PORT_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_F__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_F 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module elasticFifoInner__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module orN__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               64 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module elasticFifoInner__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized0__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module read_address_mux__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module read_address_mux__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              288 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              320 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module orN__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module elasticFifoInner__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	              224 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module transpFIFO__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_19/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_19/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_19/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_19/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q2_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q0_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q2_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: register mul_19/multiply_unit/q1_reg is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q2_reg.
DSP Report: operator mul_19/multiply_unit/mul is absorbed into DSP mul_19/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[31] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[30] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[29] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[28] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[27] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[26] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[25] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[24] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[23] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[22] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[21] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[20] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[19] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[18] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[17] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[16] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[15] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[14] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[13] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[12] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[11] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[10] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[9] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[8] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[7] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[6] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[5] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[4] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[3] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[2] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[1] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O109[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[31] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[30] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[29] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[28] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[27] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[26] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[25] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[24] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[23] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[22] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[21] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[20] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[19] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[18] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[17] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[16] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[15] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[14] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[13] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[12] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[11] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[10] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[9] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[8] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[7] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[6] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[5] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[4] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[3] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[2] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[1] driven by constant 0
WARNING: [Synth 8-3917] design kernel_3mm__GCB0 has port O133[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'phi_n116/tehb1/data_reg_reg[4]' (FDCE) to 'phi_n116/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n116/tehb1/data_reg_reg[5]' (FDCE) to 'phi_n116/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n116/tehb1/data_reg_reg[2]' (FDCE) to 'phi_n116/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'phi_n116/tehb1/data_reg_reg[3]' (FDCE) to 'phi_n116/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phiC_17/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'forkC_44/generateBlocks[6].regblock/reg_value_reg' (FDP) to 'forkC_44/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'Buffer_9/tehb1/data_reg_reg[4]' (FDCE) to 'Buffer_9/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/tehb1/data_reg_reg[5]' (FDCE) to 'Buffer_9/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/tehb1/data_reg_reg[2]' (FDCE) to 'Buffer_9/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/tehb1/data_reg_reg[3]' (FDCE) to 'Buffer_9/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/oehb1/data_reg_reg[4]' (FDCE) to 'Buffer_9/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/oehb1/data_reg_reg[5]' (FDCE) to 'Buffer_9/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/oehb1/data_reg_reg[2]' (FDCE) to 'Buffer_9/oehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_9/oehb1/data_reg_reg[3]' (FDCE) to 'Buffer_9/oehb1/data_reg_reg[1]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_52/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_52/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_52/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_52/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q2_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q0_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q2_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: register mul_52/multiply_unit/q1_reg is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q2_reg.
DSP Report: operator mul_52/multiply_unit/mul is absorbed into DSP mul_52/multiply_unit/q2_reg.
INFO: [Synth 8-3886] merging instance 'Buffer_50/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_50/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_50/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_50/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_50/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_50/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_50/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_50/fifo/Head_reg[3]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_51/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_51/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_51/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_51/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_51/fifo/Head_reg[3]'
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_85/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_85/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_85/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_85/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q2_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q0_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q2_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: register mul_85/multiply_unit/q1_reg is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q2_reg.
DSP Report: operator mul_85/multiply_unit/mul is absorbed into DSP mul_85/multiply_unit/q2_reg.
WARNING: [Synth 8-3917] design kernel_3mm__GCB4 has port io_bbReadyToPrevs[0] driven by constant 1
WARNING: [Synth 8-3917] design kernel_3mm__GCB4 has port ReadyArray[0] driven by constant 1
INFO: [Synth 8-3886] merging instance 'Buffer_53/fifo/Head_reg_rep[0]' (FDRE) to 'Buffer_53/fifo/Head_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_53/fifo/Head_reg_rep[1]' (FDRE) to 'Buffer_53/fifo/Head_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_53/fifo/Head_reg_rep[2]' (FDRE) to 'Buffer_53/fifo/Head_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_53/fifo/Head_reg_rep[3]' (FDRE) to 'Buffer_53/fifo/Head_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:30 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 18316 ; free virtual = 209764
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|Buffer_14        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|Buffer_15        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|Buffer_18        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_37        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|kernel_3mm       | Buffer_34/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|kernel_3mm       | Buffer_23/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm       | Buffer_33/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|kernel_3mm       | Buffer_4/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_51/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_50/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_53/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_40/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name      | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|kernel_3mm__GCB0 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm__GCB0 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB0 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB3 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm__GCB3 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB3 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB4 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|kernel_3mm__GCB4 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|kernel_3mm__GCB4 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+-----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_E__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_E__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_E__GB3 |           1|     17991|
|5     |LSQ_E__GC0            |           1|      5533|
|6     |LOAD_QUEUE_LSQ_F__GB0 |           1|     23356|
|7     |LOAD_QUEUE_LSQ_F__GB1 |           1|     16386|
|8     |LOAD_QUEUE_LSQ_F__GB2 |           1|     11406|
|9     |LOAD_QUEUE_LSQ_F__GB3 |           1|     17939|
|10    |LSQ_F__GC0            |           1|      5533|
|11    |kernel_3mm__GCB0      |           1|      8097|
|12    |kernel_3mm__GCB1      |           1|      3101|
|13    |kernel_3mm__GCB2      |           1|      1030|
|14    |kernel_3mm__GCB3      |           1|      4148|
|15    |kernel_3mm__GCB4      |           1|      2783|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:48 . Memory (MB): peak = 2634.000 ; gain = 855.789 ; free physical = 18333 ; free virtual = 209830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/forkC_45/generateBlocks[4].regblock/reg_value_reg' (FDP) to 'i_0/forkC_45/generateBlocks[3].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'i_0/forkC_41/generateBlocks[5].regblock/reg_value_reg' (FDP) to 'i_0/forkC_41/generateBlocks[7].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'i_0/forkC_42/generateBlocks[4].regblock/reg_value_reg' (FDP) to 'i_0/forkC_42/generateBlocks[3].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'i_0/forkC_39/generateBlocks[4].regblock/reg_value_reg' (FDP) to 'i_0/forkC_39/generateBlocks[3].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'i_0/forkC_38/generateBlocks[5].regblock/reg_value_reg' (FDP) to 'i_0/forkC_38/generateBlocks[7].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'i_3/phi_n122/tehb1/data_reg_reg[4]' (FDCE) to 'i_3/phi_n122/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/phi_n122/tehb1/data_reg_reg[5]' (FDCE) to 'i_3/phi_n122/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/phi_n122/tehb1/data_reg_reg[2]' (FDCE) to 'i_3/phi_n122/tehb1/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_3/phi_n122/tehb1/data_reg_reg[3]' (FDCE) to 'i_3/phi_n122/tehb1/data_reg_reg[1]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:06:53 ; elapsed = 00:07:32 . Memory (MB): peak = 2972.855 ; gain = 1194.645 ; free physical = 26698 ; free virtual = 218389
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-----------------+---------------------------+-----------+----------------------+---------------+
|Module Name      | RTL Object                | Inference | Size (Depth x Width) | Primitives    | 
+-----------------+---------------------------+-----------+----------------------+---------------+
|kernel_3mm       | Buffer_4/fifo/Memory_reg  | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm       | Buffer_34/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|kernel_3mm       | Buffer_23/fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	   | 
|kernel_3mm       | Buffer_33/fifo/Memory_reg | Implied   | 8 x 1                | RAM16X1D x 1	 | 
|Buffer_37        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|Buffer_18        | fifo/Memory_reg           | Implied   | 2 x 32               | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_40/fifo/Memory_reg | Implied   | 8 x 32               | RAM32M x 6	   | 
|Buffer_14        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_50/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB4 | Buffer_53/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|kernel_3mm__GCB3 | Buffer_51/fifo/Memory_reg | Implied   | 16 x 32              | RAM32M x 6	   | 
|Buffer_15        | fifo/Memory_reg           | Implied   | 8 x 32               | RAM32M x 6	   | 
+-----------------+---------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB1 |           1|     27214|
|2     |LOAD_QUEUE_LSQ_F__GB1 |           1|     16386|
|3     |LOAD_QUEUE_LSQ_F__GB2 |           1|     11406|
|4     |kernel_3mm__GCB2      |           1|      1030|
|5     |kernel_3mm_GT0        |           1|      2622|
|6     |kernel_3mm_GT1        |           1|      4594|
|7     |kernel_3mm_GT2        |           1|      1358|
|8     |kernel_3mm_GT3        |           1|       455|
|9     |kernel_3mm_GT4        |           1|       490|
|10    |kernel_3mm_GT5        |           1|      5538|
|11    |kernel_3mm_GT6        |           1|       974|
|12    |kernel_3mm_GT7        |           1|       224|
|13    |kernel_3mm_GT8        |           1|        67|
|14    |kernel_3mm_GT9        |           1|     18162|
|15    |kernel_3mm_GT10       |           1|     77704|
|16    |kernel_3mm_GT11       |           1|         3|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:07:23 ; elapsed = 00:08:17 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25409 ; free virtual = 217079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_E__GB1 |           1|      9516|
|2     |LOAD_QUEUE_LSQ_F__GB1 |           1|      4610|
|3     |LOAD_QUEUE_LSQ_F__GB2 |           1|      5013|
|4     |kernel_3mm__GCB2      |           1|       627|
|5     |kernel_3mm_GT0        |           1|      2015|
|6     |kernel_3mm_GT1        |           1|      2952|
|7     |kernel_3mm_GT2        |           1|      1035|
|8     |kernel_3mm_GT3        |           1|       407|
|9     |kernel_3mm_GT4        |           1|       484|
|10    |kernel_3mm_GT5        |           1|      2769|
|11    |kernel_3mm_GT6        |           1|       751|
|12    |kernel_3mm_GT7        |           1|       170|
|13    |kernel_3mm_GT8        |           1|        32|
|14    |kernel_3mm_GT9        |           1|      6186|
|15    |kernel_3mm_GT10       |           1|     22875|
|16    |kernel_3mm_GT11       |           1|         3|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:40 ; elapsed = 00:08:35 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25027 ; free virtual = 216740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:40 ; elapsed = 00:08:35 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25015 ; free virtual = 216728
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:48 ; elapsed = 00:08:43 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25004 ; free virtual = 216717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:48 ; elapsed = 00:08:43 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 24993 ; free virtual = 216706
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:50 ; elapsed = 00:08:45 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25011 ; free virtual = 216724
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:50 ; elapsed = 00:08:45 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25010 ; free virtual = 216723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  2280|
|2     |DSP48E1_3 |     3|
|3     |DSP48E1_4 |     3|
|4     |DSP48E1_5 |     3|
|5     |LUT1      |    99|
|6     |LUT2      |  2360|
|7     |LUT3      |  1798|
|8     |LUT4      | 12553|
|9     |LUT5      | 10267|
|10    |LUT6      | 16778|
|11    |MUXF7     |  2407|
|12    |MUXF8     |   169|
|13    |RAM16X1D  |     2|
|14    |RAM32M    |    30|
|15    |FDCE      |  2907|
|16    |FDPE      |   216|
|17    |FDRE      |  7695|
+------+----------+------+

Report Instance Areas: 
+------+---------------------------------+----------------------------------------+------+
|      |Instance                         |Module                                  |Cells |
+------+---------------------------------+----------------------------------------+------+
|1     |top                              |                                        | 59570|
|2     |  Buffer_1                       |elasticBuffer__parameterized0           |    98|
|3     |    oehb1                        |OEHB__parameterized0_622                |    33|
|4     |    tehb1                        |TEHB__parameterized0_623                |    65|
|5     |  phi_1                          |mux                                     |    65|
|6     |    tehb1                        |TEHB__parameterized0_211                |    65|
|7     |  Buffer_14                      |transpFIFO__parameterized0              |    21|
|8     |    fifo                         |elasticFifoInner__parameterized0_613    |    21|
|9     |  Buffer_10                      |elasticBuffer__parameterized0_0         |   103|
|10    |    oehb1                        |OEHB__parameterized0_620                |    35|
|11    |    tehb1                        |TEHB__parameterized0_621                |    68|
|12    |  Buffer_11                      |elasticBuffer__parameterized0_1         |   126|
|13    |    oehb1                        |OEHB__parameterized0_618                |    63|
|14    |    tehb1                        |TEHB__parameterized0_619                |    63|
|15    |  Buffer_12                      |elasticBuffer__parameterized0_2         |   130|
|16    |    oehb1                        |OEHB__parameterized0_616                |    65|
|17    |    tehb1                        |TEHB__parameterized0_617                |    65|
|18    |  Buffer_13                      |elasticBuffer__parameterized1           |     2|
|19    |    oehb1                        |OEHB_614                                |     1|
|20    |    tehb1                        |TEHB_615                                |     1|
|21    |  Buffer_15                      |transpFIFO__parameterized1              |    26|
|22    |    fifo                         |elasticFifoInner__parameterized1_612    |    26|
|23    |  Buffer_16                      |elasticBuffer__parameterized0_3         |    19|
|24    |    oehb1                        |OEHB__parameterized0_610                |    14|
|25    |    tehb1                        |TEHB__parameterized0_611                |     5|
|26    |  Buffer_17                      |elasticBuffer__parameterized1_4         |     2|
|27    |    oehb1                        |OEHB_608                                |     1|
|28    |    tehb1                        |TEHB_609                                |     1|
|29    |  Buffer_18                      |transpFIFO__parameterized2              |    12|
|30    |    fifo                         |elasticFifoInner__parameterized2_607    |    12|
|31    |  Buffer_19                      |elasticBuffer__parameterized1_5         |     4|
|32    |    oehb1                        |OEHB_605                                |     1|
|33    |    tehb1                        |TEHB_606                                |     3|
|34    |  Buffer_2                       |elasticBuffer__parameterized1_6         |    35|
|35    |    oehb1                        |OEHB_603                                |     2|
|36    |    tehb1                        |TEHB_604                                |     1|
|37    |  Buffer_20                      |elasticBuffer__parameterized0_7         |   101|
|38    |    oehb1                        |OEHB__parameterized0_601                |    35|
|39    |    tehb1                        |TEHB__parameterized0_602                |    66|
|40    |  Buffer_21                      |elasticBuffer__parameterized1_8         |     2|
|41    |    oehb1                        |OEHB_599                                |     1|
|42    |    tehb1                        |TEHB_600                                |     1|
|43    |  Buffer_22                      |elasticBuffer__parameterized0_9         |   208|
|44    |    oehb1                        |OEHB__parameterized0_597                |   142|
|45    |    tehb1                        |TEHB__parameterized0_598                |    66|
|46    |  Buffer_23                      |transpFIFO                              |    56|
|47    |    fifo                         |elasticFifoInner_596                    |    56|
|48    |  Buffer_24                      |elasticBuffer__parameterized0_10        |   249|
|49    |    oehb1                        |OEHB__parameterized0_594                |   186|
|50    |    tehb1                        |TEHB__parameterized0_595                |    63|
|51    |  Buffer_25                      |elasticBuffer__parameterized1_11        |     2|
|52    |    oehb1                        |OEHB_592                                |     1|
|53    |    tehb1                        |TEHB_593                                |     1|
|54    |  Buffer_26                      |elasticBuffer__parameterized0_12        |   130|
|55    |    oehb1                        |OEHB__parameterized0_590                |    64|
|56    |    tehb1                        |TEHB__parameterized0_591                |    66|
|57    |  Buffer_27                      |elasticBuffer__parameterized1_13        |     2|
|58    |    oehb1                        |OEHB_588                                |     1|
|59    |    tehb1                        |TEHB_589                                |     1|
|60    |  Buffer_28                      |elasticBuffer__parameterized0_14        |    88|
|61    |    oehb1                        |OEHB__parameterized0_586                |    79|
|62    |    tehb1                        |TEHB__parameterized0_587                |     9|
|63    |  Buffer_29                      |elasticBuffer__parameterized0_15        |   103|
|64    |    oehb1                        |OEHB__parameterized0_584                |    34|
|65    |    tehb1                        |TEHB__parameterized0_585                |    69|
|66    |  Buffer_3                       |elasticBuffer__parameterized0_16        |   177|
|67    |    oehb1                        |OEHB__parameterized0_582                |   111|
|68    |    tehb1                        |TEHB__parameterized0_583                |    66|
|69    |  Buffer_30                      |elasticBuffer__parameterized0_17        |    99|
|70    |    oehb1                        |OEHB__parameterized0_580                |    32|
|71    |    tehb1                        |TEHB__parameterized0_581                |    67|
|72    |  Buffer_31                      |elasticBuffer__parameterized0_18        |   101|
|73    |    oehb1                        |OEHB__parameterized0_578                |    33|
|74    |    tehb1                        |TEHB__parameterized0_579                |    68|
|75    |  Buffer_32                      |elasticBuffer__parameterized1_19        |     2|
|76    |    oehb1                        |OEHB_576                                |     1|
|77    |    tehb1                        |TEHB_577                                |     1|
|78    |  Buffer_33                      |transpFIFO__parameterized0_20           |    34|
|79    |    fifo                         |elasticFifoInner__parameterized0        |    34|
|80    |  Buffer_34                      |transpFIFO__parameterized1_21           |    20|
|81    |    fifo                         |elasticFifoInner__parameterized1        |    20|
|82    |  Buffer_35                      |elasticBuffer__parameterized0_22        |    23|
|83    |    oehb1                        |OEHB__parameterized0_574                |    18|
|84    |    tehb1                        |TEHB__parameterized0_575                |     5|
|85    |  Buffer_36                      |elasticBuffer__parameterized1_23        |     2|
|86    |    oehb1                        |OEHB_572                                |     1|
|87    |    tehb1                        |TEHB_573                                |     1|
|88    |  Buffer_37                      |transpFIFO__parameterized2_24           |    12|
|89    |    fifo                         |elasticFifoInner__parameterized2        |    12|
|90    |  Buffer_38                      |elasticBuffer__parameterized0_25        |   104|
|91    |    oehb1                        |OEHB__parameterized0_570                |    36|
|92    |    tehb1                        |TEHB__parameterized0_571                |    68|
|93    |  Buffer_39                      |elasticBuffer__parameterized1_26        |     4|
|94    |    oehb1                        |OEHB_568                                |     3|
|95    |    tehb1                        |TEHB_569                                |     1|
|96    |  Buffer_4                       |transpFIFO_27                           |    87|
|97    |    fifo                         |elasticFifoInner                        |    87|
|98    |  Buffer_40                      |transpFIFO__parameterized3              |    62|
|99    |    fifo                         |elasticFifoInner__parameterized3        |    62|
|100   |  Buffer_41                      |elasticBuffer__parameterized1_28        |     5|
|101   |    oehb1                        |OEHB_566                                |     1|
|102   |    tehb1                        |TEHB_567                                |     4|
|103   |  Buffer_42                      |elasticBuffer__parameterized0_29        |   127|
|104   |    oehb1                        |OEHB__parameterized0_564                |    64|
|105   |    tehb1                        |TEHB__parameterized0_565                |    63|
|106   |  Buffer_43                      |elasticBuffer__parameterized1_30        |     5|
|107   |    oehb1                        |OEHB_562                                |     3|
|108   |    tehb1                        |TEHB_563                                |     2|
|109   |  Buffer_44                      |elasticBuffer__parameterized0_31        |   101|
|110   |    oehb1                        |OEHB__parameterized0_560                |    68|
|111   |    tehb1                        |TEHB__parameterized0_561                |    33|
|112   |  Buffer_45                      |elasticBuffer__parameterized0_32        |   196|
|113   |    oehb1                        |OEHB__parameterized0_558                |   129|
|114   |    tehb1                        |TEHB__parameterized0_559                |    67|
|115   |  Buffer_46                      |elasticBuffer__parameterized1_33        |     5|
|116   |    oehb1                        |OEHB_556                                |     4|
|117   |    tehb1                        |TEHB_557                                |     1|
|118   |  Buffer_47                      |elasticBuffer__parameterized0_34        |   155|
|119   |    oehb1                        |OEHB__parameterized0_554                |    90|
|120   |    tehb1                        |TEHB__parameterized0_555                |    65|
|121   |  Buffer_48                      |elasticBuffer__parameterized0_35        |   136|
|122   |    oehb1                        |OEHB__parameterized0_552                |    69|
|123   |    tehb1                        |TEHB__parameterized0_553                |    67|
|124   |  Buffer_49                      |elasticBuffer__parameterized1_36        |     4|
|125   |    oehb1                        |OEHB_550                                |     1|
|126   |    tehb1                        |TEHB_551                                |     3|
|127   |  Buffer_5                       |elasticBuffer__parameterized0_37        |   247|
|128   |    oehb1                        |OEHB__parameterized0_548                |   184|
|129   |    tehb1                        |TEHB__parameterized0_549                |    63|
|130   |  Buffer_50                      |transpFIFO__parameterized4              |    38|
|131   |    fifo                         |elasticFifoInner__parameterized4_547    |    38|
|132   |  Buffer_51                      |transpFIFO__parameterized4_38           |    36|
|133   |    fifo                         |elasticFifoInner__parameterized4        |    36|
|134   |  Buffer_52                      |elasticBuffer__parameterized1_39        |     4|
|135   |    oehb1                        |OEHB_545                                |     1|
|136   |    tehb1                        |TEHB_546                                |     3|
|137   |  Buffer_53                      |transpFIFO__parameterized5              |    68|
|138   |    fifo                         |elasticFifoInner__parameterized5        |    68|
|139   |  Buffer_54                      |elasticBuffer__parameterized1_40        |    64|
|140   |    oehb1                        |OEHB_543                                |    58|
|141   |    tehb1                        |TEHB_544                                |     6|
|142   |  Buffer_55                      |elasticBuffer__parameterized0_41        |   102|
|143   |    oehb1                        |OEHB__parameterized0_541                |    35|
|144   |    tehb1                        |TEHB__parameterized0_542                |    67|
|145   |  Buffer_56                      |TEHB__parameterized0                    |     6|
|146   |  Buffer_6                       |elasticBuffer__parameterized1_42        |     2|
|147   |    oehb1                        |OEHB_539                                |     1|
|148   |    tehb1                        |TEHB_540                                |     1|
|149   |  Buffer_7                       |elasticBuffer__parameterized0_43        |   119|
|150   |    oehb1                        |OEHB__parameterized0_537                |    85|
|151   |    tehb1                        |TEHB__parameterized0_538                |    34|
|152   |  Buffer_8                       |elasticBuffer__parameterized1_44        |     4|
|153   |    oehb1                        |OEHB_535                                |     3|
|154   |    tehb1                        |TEHB_536                                |     1|
|155   |  Buffer_9                       |elasticBuffer__parameterized0_45        |    75|
|156   |    oehb1                        |OEHB__parameterized0                    |    72|
|157   |    tehb1                        |TEHB__parameterized0_534                |     3|
|158   |  MC_A                           |MemCont__parameterized0                 |   174|
|159   |    read_arbiter                 |read_memory_arbiter__parameterized0_532 |    66|
|160   |      data                       |read_data_signals__parameterized0_533   |    66|
|161   |  MC_B                           |MemCont__parameterized0_46              |   212|
|162   |    read_arbiter                 |read_memory_arbiter__parameterized0_530 |   100|
|163   |      addressing                 |read_address_mux__parameterized0        |    32|
|164   |      data                       |read_data_signals__parameterized0_531   |    68|
|165   |  MC_C                           |MemCont__parameterized0_47              |   175|
|166   |    read_arbiter                 |read_memory_arbiter__parameterized0_528 |    67|
|167   |      data                       |read_data_signals__parameterized0_529   |    67|
|168   |  MC_D                           |MemCont__parameterized0_48              |   179|
|169   |    read_arbiter                 |read_memory_arbiter__parameterized0_526 |    67|
|170   |      data                       |read_data_signals__parameterized0_527   |    67|
|171   |  MC_E                           |MemCont                                 |   243|
|172   |    read_arbiter                 |read_memory_arbiter_524                 |   134|
|173   |      data                       |read_data_signals_525                   |   134|
|174   |  MC_F                           |MemCont_49                              |   241|
|175   |    read_arbiter                 |read_memory_arbiter                     |   132|
|176   |      data                       |read_data_signals                       |   132|
|177   |  MC_G                           |MemCont__parameterized0_50              |   217|
|178   |    read_arbiter                 |read_memory_arbiter__parameterized0     |   107|
|179   |      data                       |read_data_signals__parameterized0       |   107|
|180   |  add_20                         |add_op                                  |    37|
|181   |    join_write_temp              |join__parameterized0_522                |     1|
|182   |      allPValidAndGate           |andN_523                                |     1|
|183   |  add_21                         |add_op_51                               |    32|
|184   |    join_write_temp              |join__parameterized0_520                |     1|
|185   |      allPValidAndGate           |andN_521                                |     1|
|186   |  add_27                         |add_op_52                               |    27|
|187   |    join_write_temp              |join__parameterized0_518                |     2|
|188   |      allPValidAndGate           |andN_519                                |     1|
|189   |  add_30                         |add_op_53                               |    26|
|190   |    join_write_temp              |join__parameterized0_516                |     1|
|191   |      allPValidAndGate           |andN_517                                |     1|
|192   |  add_53                         |add_op_54                               |     9|
|193   |    join_write_temp              |join__parameterized0_514                |     1|
|194   |      allPValidAndGate           |andN_515                                |     1|
|195   |  add_54                         |add_op_55                               |    28|
|196   |    join_write_temp              |join__parameterized0_512                |     1|
|197   |      allPValidAndGate           |andN_513                                |     1|
|198   |  add_60                         |add_op_56                               |    31|
|199   |    join_write_temp              |join__parameterized0_510                |     6|
|200   |      allPValidAndGate           |andN_511                                |     5|
|201   |  add_63                         |add_op_57                               |    26|
|202   |    join_write_temp              |join__parameterized0_508                |     2|
|203   |      allPValidAndGate           |andN_509                                |     1|
|204   |  add_86                         |add_op_58                               |     9|
|205   |    join_write_temp              |join__parameterized0_506                |     1|
|206   |      allPValidAndGate           |andN_507                                |     1|
|207   |  add_87                         |add_op_59                               |    26|
|208   |    join_write_temp              |join__parameterized0_504                |     1|
|209   |      allPValidAndGate           |andN_505                                |     1|
|210   |  add_93                         |add_op_60                               |    25|
|211   |    join_write_temp              |join__parameterized0_502                |     1|
|212   |      allPValidAndGate           |andN_503                                |     1|
|213   |  add_96                         |add_op_61                               |    29|
|214   |    join_write_temp              |join__parameterized0_500                |     2|
|215   |      allPValidAndGate           |andN_501                                |     1|
|216   |  c_LSQ_E                        |LSQ_E                                   | 24289|
|217   |    LOAD_PORT_LSQ_E              |LOAD_PORT_LSQ_E                         |    17|
|218   |    STORE_ADDR_PORT_LSQ_E        |STORE_DATA_PORT_LSQ_E                   |    15|
|219   |    STORE_DATA_PORT_LSQ_E        |STORE_DATA_PORT_LSQ_E_499               |    16|
|220   |    loadQ                        |LOAD_QUEUE_LSQ_E                        | 12025|
|221   |    storeQ                       |STORE_QUEUE_LSQ_E                       | 12178|
|222   |  c_LSQ_F                        |LSQ_F                                   | 24428|
|223   |    LOAD_PORT_LSQ_F              |LOAD_PORT_LSQ_F                         |    15|
|224   |    STORE_ADDR_PORT_LSQ_F        |STORE_DATA_PORT_LSQ_F                   |    15|
|225   |    STORE_DATA_PORT_LSQ_F        |STORE_DATA_PORT_LSQ_F_498               |    15|
|226   |    loadQ                        |LOAD_QUEUE_LSQ_F                        |  8794|
|227   |    storeQ                       |STORE_QUEUE_LSQ_F                       | 15589|
|228   |  forkC_27                       |\fork                                   |    40|
|229   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_489             |     4|
|230   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_490             |     4|
|231   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_491             |     4|
|232   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_492             |     2|
|233   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_493             |     3|
|234   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_494             |     4|
|235   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_495             |     2|
|236   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_496             |    12|
|237   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_497             |     5|
|238   |  forkC_37                       |fork__parameterized2                    |    20|
|239   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_484             |    10|
|240   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_485             |     2|
|241   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_486             |     2|
|242   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_487             |     3|
|243   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_488             |     3|
|244   |  forkC_38                       |fork__parameterized5                    |    24|
|245   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_478             |     3|
|246   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_479             |     8|
|247   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_480             |     3|
|248   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_481             |     2|
|249   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_482             |     6|
|250   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_483             |     2|
|251   |  forkC_39                       |fork__parameterized2_62                 |     6|
|252   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_475             |     2|
|253   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_476             |     1|
|254   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_477             |     3|
|255   |  forkC_40                       |fork__parameterized2_63                 |    76|
|256   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_470             |    35|
|257   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_471             |     5|
|258   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_472             |     4|
|259   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_473             |    29|
|260   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_474             |     3|
|261   |  forkC_41                       |fork__parameterized5_64                 |    54|
|262   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_464             |    34|
|263   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_465             |     3|
|264   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_466             |     3|
|265   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_467             |     9|
|266   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_468             |     1|
|267   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_469             |     4|
|268   |  forkC_42                       |fork__parameterized2_65                 |    11|
|269   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_461             |     1|
|270   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_462             |     3|
|271   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_463             |     7|
|272   |  forkC_43                       |fork__parameterized2_66                 |    22|
|273   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_456             |     3|
|274   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_457             |     7|
|275   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_458             |     6|
|276   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_459             |     3|
|277   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_460             |     3|
|278   |  forkC_44                       |fork__parameterized5_67                 |    59|
|279   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_450             |    37|
|280   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_451             |     1|
|281   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_452             |     5|
|282   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_453             |     6|
|283   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_454             |     6|
|284   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_455             |     4|
|285   |  forkC_45                       |fork__parameterized2_68                 |     9|
|286   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_447             |     5|
|287   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_448             |     3|
|288   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_449             |     1|
|289   |  forkC_58                       |fork__parameterized3                    |     5|
|290   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_445             |     3|
|291   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_446             |     2|
|292   |  forkC_59                       |fork__parameterized3_69                 |     7|
|293   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_443             |     4|
|294   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_444             |     3|
|295   |  forkC_62                       |fork__parameterized3_70                 |     5|
|296   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_441             |     3|
|297   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_442             |     2|
|298   |  forkC_66                       |fork__parameterized9                    |     8|
|299   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_438             |     3|
|300   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_439             |     2|
|301   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_440             |     3|
|302   |  fork_0                         |fork__parameterized1                    |    18|
|303   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_436             |     5|
|304   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_437             |    13|
|305   |  fork_1                         |fork__parameterized4                    |    10|
|306   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_432             |     3|
|307   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_433             |     1|
|308   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_434             |     3|
|309   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_435             |     3|
|310   |  fork_10                        |fork__parameterized4_71                 |     7|
|311   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_428             |     1|
|312   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_429             |     1|
|313   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_430             |     3|
|314   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_431             |     2|
|315   |  fork_11                        |fork__parameterized6                    |     6|
|316   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_425             |     2|
|317   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_426             |     3|
|318   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_427             |     1|
|319   |  fork_12                        |fork__parameterized1_72                 |     4|
|320   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_423             |     3|
|321   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_424             |     1|
|322   |  fork_13                        |fork__parameterized7                    |    23|
|323   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_416             |     1|
|324   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_417             |     3|
|325   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_418             |     3|
|326   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_419             |     2|
|327   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_420             |     5|
|328   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_421             |     6|
|329   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_422             |     3|
|330   |  fork_14                        |fork__parameterized1_73                 |     3|
|331   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_414             |     1|
|332   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_415             |     2|
|333   |  fork_15                        |fork__parameterized8                    |    27|
|334   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_409             |     4|
|335   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_410             |     9|
|336   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_411             |     4|
|337   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_412             |     7|
|338   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_413             |     3|
|339   |  fork_16                        |fork__parameterized1_74                 |     2|
|340   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_407             |     1|
|341   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_408             |     1|
|342   |  fork_17                        |fork__parameterized4_75                 |     9|
|343   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_403             |     3|
|344   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_404             |     4|
|345   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_405             |     1|
|346   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_406             |     1|
|347   |  fork_18                        |fork__parameterized1_76                 |     4|
|348   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_401             |     3|
|349   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_402             |     1|
|350   |  fork_19                        |fork__parameterized4_77                 |    15|
|351   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_397             |     2|
|352   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_398             |     2|
|353   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_399             |     2|
|354   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_400             |     9|
|355   |  fork_2                         |fork__parameterized6_78                 |    13|
|356   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_394             |     3|
|357   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_395             |     6|
|358   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_396             |     4|
|359   |  fork_20                        |fork__parameterized6_79                 |    10|
|360   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_391             |     4|
|361   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_392             |     3|
|362   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_393             |     3|
|363   |  fork_21                        |fork__parameterized1_80                 |    14|
|364   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_389             |    13|
|365   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_390             |     1|
|366   |  fork_22                        |fork__parameterized7_81                 |    23|
|367   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_382             |     4|
|368   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_383             |     3|
|369   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_384             |     3|
|370   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_385             |     3|
|371   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_386             |     3|
|372   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_387             |     4|
|373   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_388             |     3|
|374   |  fork_23                        |fork__parameterized1_82                 |     4|
|375   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_380             |     2|
|376   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_381             |     2|
|377   |  fork_24                        |fork__parameterized8_83                 |    19|
|378   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_375             |     2|
|379   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_376             |     7|
|380   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_377             |     2|
|381   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_378             |     4|
|382   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_379             |     4|
|383   |  fork_25                        |fork__parameterized1_84                 |     9|
|384   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_373             |     6|
|385   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_374             |     3|
|386   |  fork_26                        |fork__parameterized4_85                 |    16|
|387   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_369             |     3|
|388   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_370             |     7|
|389   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_371             |     3|
|390   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_372             |     3|
|391   |  fork_28                        |fork__parameterized4_86                 |    11|
|392   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_365             |     5|
|393   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_366             |     3|
|394   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_367             |     1|
|395   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_368             |     2|
|396   |  fork_29                        |fork__parameterized1_87                 |     5|
|397   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_363             |     2|
|398   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_364             |     3|
|399   |  fork_3                         |fork__parameterized1_88                 |     9|
|400   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_361             |     7|
|401   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_362             |     2|
|402   |  fork_30                        |fork__parameterized1_89                 |     8|
|403   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_359             |     6|
|404   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_360             |     2|
|405   |  fork_31                        |fork__parameterized4_90                 |     9|
|406   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_355             |     3|
|407   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_356             |     2|
|408   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_357             |     1|
|409   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_358             |     3|
|410   |  fork_32                        |fork__parameterized1_91                 |     3|
|411   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_353             |     1|
|412   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_354             |     2|
|413   |  fork_33                        |fork__parameterized1_92                 |     3|
|414   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_351             |     1|
|415   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_352             |     2|
|416   |  fork_34                        |fork__parameterized4_93                 |    12|
|417   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_347             |     2|
|418   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_348             |     1|
|419   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_349             |     7|
|420   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_350             |     2|
|421   |  fork_35                        |fork__parameterized1_94                 |    13|
|422   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_345             |     4|
|423   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_346             |     9|
|424   |  fork_36                        |fork__parameterized1_95                 |    13|
|425   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_343             |     4|
|426   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_344             |     9|
|427   |  fork_4                         |fork__parameterized7_96                 |    37|
|428   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_336             |    10|
|429   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_337             |     4|
|430   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_338             |     3|
|431   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_339             |     4|
|432   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_340             |     4|
|433   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_341             |     8|
|434   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_342             |     4|
|435   |  fork_46                        |fork__parameterized1_97                 |     6|
|436   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_334             |     1|
|437   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_335             |     5|
|438   |  fork_47                        |fork__parameterized0                    |    41|
|439   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_325             |     3|
|440   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_326             |     6|
|441   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_327             |     4|
|442   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_328             |     5|
|443   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_329             |     3|
|444   |    \generateBlocks[5].regblock  |eagerFork_RegisterBLock_330             |     4|
|445   |    \generateBlocks[6].regblock  |eagerFork_RegisterBLock_331             |     3|
|446   |    \generateBlocks[7].regblock  |eagerFork_RegisterBLock_332             |     4|
|447   |    \generateBlocks[8].regblock  |eagerFork_RegisterBLock_333             |     9|
|448   |  fork_48                        |fork__parameterized6_98                 |     7|
|449   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_322             |     2|
|450   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_323             |     4|
|451   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_324             |     1|
|452   |  fork_49                        |fork__parameterized8_99                 |    18|
|453   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_317             |     8|
|454   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_318             |     2|
|455   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_319             |     2|
|456   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_320             |     2|
|457   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_321             |     4|
|458   |  fork_5                         |fork__parameterized1_100                |    13|
|459   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_315             |    12|
|460   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_316             |     1|
|461   |  fork_50                        |fork__parameterized1_101                |     5|
|462   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_313             |     3|
|463   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_314             |     2|
|464   |  fork_51                        |fork__parameterized6_102                |    14|
|465   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_310             |     2|
|466   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_311             |    11|
|467   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_312             |     1|
|468   |  fork_52                        |fork__parameterized8_103                |     5|
|469   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_305             |     1|
|470   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_306             |     1|
|471   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_307             |     1|
|472   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_308             |     1|
|473   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_309             |     1|
|474   |  fork_53                        |fork__parameterized1_104                |     7|
|475   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_303             |     3|
|476   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_304             |     4|
|477   |  fork_54                        |fork__parameterized6_105                |    16|
|478   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_300             |     2|
|479   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_301             |    11|
|480   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_302             |     3|
|481   |  fork_55                        |fork__parameterized8_106                |    12|
|482   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_295             |     2|
|483   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_296             |     2|
|484   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_297             |     3|
|485   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_298             |     1|
|486   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_299             |     4|
|487   |  fork_6                         |fork__parameterized8_107                |    29|
|488   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_290             |     7|
|489   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_291             |    14|
|490   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_292             |     4|
|491   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_293             |     3|
|492   |    \generateBlocks[4].regblock  |eagerFork_RegisterBLock_294             |     1|
|493   |  fork_7                         |fork__parameterized1_108                |     6|
|494   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_288             |     2|
|495   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_289             |     4|
|496   |  fork_8                         |fork__parameterized4_109                |    16|
|497   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock_284             |     2|
|498   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_285             |     4|
|499   |    \generateBlocks[2].regblock  |eagerFork_RegisterBLock_286             |     7|
|500   |    \generateBlocks[3].regblock  |eagerFork_RegisterBLock_287             |     3|
|501   |  fork_9                         |fork__parameterized1_110                |     8|
|502   |    \generateBlocks[0].regblock  |eagerFork_RegisterBLock                 |     5|
|503   |    \generateBlocks[1].regblock  |eagerFork_RegisterBLock_283             |     3|
|504   |  icmp_22                        |icmp_ult_op                             |     1|
|505   |    join_write_temp              |join__parameterized0_281                |     1|
|506   |      allPValidAndGate           |andN_282                                |     1|
|507   |  icmp_28                        |icmp_ult_op_111                         |     8|
|508   |    join_write_temp              |join__parameterized0_279                |     1|
|509   |      allPValidAndGate           |andN_280                                |     1|
|510   |  icmp_31                        |icmp_ult_op_112                         |     8|
|511   |    join_write_temp              |join__parameterized0_277                |     1|
|512   |      allPValidAndGate           |andN_278                                |     1|
|513   |  icmp_55                        |icmp_ult_op_113                         |    11|
|514   |    join_write_temp              |join__parameterized0_275                |     4|
|515   |      allPValidAndGate           |andN_276                                |     1|
|516   |  icmp_61                        |icmp_ult_op_114                         |     9|
|517   |    join_write_temp              |join__parameterized0_273                |     2|
|518   |      allPValidAndGate           |andN_274                                |     1|
|519   |  icmp_64                        |icmp_ult_op_115                         |     8|
|520   |    join_write_temp              |join__parameterized0_271                |     1|
|521   |      allPValidAndGate           |andN_272                                |     1|
|522   |  icmp_88                        |icmp_ult_op_116                         |     7|
|523   |    join_write_temp              |join__parameterized0_269                |     1|
|524   |      allPValidAndGate           |andN_270                                |     1|
|525   |  icmp_94                        |icmp_ult_op_117                         |     7|
|526   |    join_write_temp              |join__parameterized0_267                |     1|
|527   |      allPValidAndGate           |andN_268                                |     1|
|528   |  icmp_97                        |icmp_ult_op_118                         |     7|
|529   |    join_write_temp              |join__parameterized0_265                |     1|
|530   |      allPValidAndGate           |andN_266                                |     1|
|531   |  load_14                        |mc_load_op                              |   169|
|532   |    Buffer_1                     |TEHB__parameterized0_263                |   100|
|533   |    Buffer_2                     |TEHB__parameterized0_264                |    69|
|534   |  load_18                        |mc_load_op_119                          |   102|
|535   |    Buffer_1                     |TEHB__parameterized0_261                |    35|
|536   |    Buffer_2                     |TEHB__parameterized0_262                |    67|
|537   |  load_40                        |mc_load_op_120                          |   142|
|538   |    Buffer_1                     |TEHB__parameterized0_259                |    71|
|539   |    Buffer_2                     |TEHB__parameterized0_260                |    71|
|540   |  load_47                        |mc_load_op_121                          |   160|
|541   |    Buffer_1                     |TEHB__parameterized0_257                |    94|
|542   |    Buffer_2                     |TEHB__parameterized0_258                |    66|
|543   |  load_51                        |mc_load_op_122                          |   134|
|544   |    Buffer_1                     |TEHB__parameterized0_255                |    68|
|545   |    Buffer_2                     |TEHB__parameterized0_256                |    66|
|546   |  load_7                         |mc_load_op_123                          |    74|
|547   |    Buffer_1                     |TEHB__parameterized0_253                |    34|
|548   |    Buffer_2                     |TEHB__parameterized0_254                |    40|
|549   |  load_73                        |mc_load_op_124                          |   106|
|550   |    Buffer_1                     |TEHB__parameterized0_251                |    73|
|551   |    Buffer_2                     |TEHB__parameterized0_252                |    33|
|552   |  mul_19                         |mul_op                                  |    45|
|553   |    buff                         |delay_buffer_246                        |     6|
|554   |    \join                        |join__parameterized0_247                |     1|
|555   |      allPValidAndGate           |andN_250                                |     1|
|556   |    multiply_unit                |mul_4_stage_248                         |    37|
|557   |    oehb                         |OEHB_249                                |     1|
|558   |  mul_52                         |mul_op_125                              |    46|
|559   |    buff                         |delay_buffer_241                        |     6|
|560   |    \join                        |join__parameterized0_242                |     1|
|561   |      allPValidAndGate           |andN_245                                |     1|
|562   |    multiply_unit                |mul_4_stage_243                         |    38|
|563   |    oehb                         |OEHB_244                                |     1|
|564   |  mul_85                         |mul_op_126                              |    45|
|565   |    buff                         |delay_buffer                            |     6|
|566   |    \join                        |join__parameterized0_238                |     1|
|567   |      allPValidAndGate           |andN_240                                |     1|
|568   |    multiply_unit                |mul_4_stage                             |    37|
|569   |    oehb                         |OEHB_239                                |     1|
|570   |  phiC_0                         |merge                                   |     1|
|571   |    tehb1                        |TEHB_237                                |     1|
|572   |  phiC_1                         |merge_127                               |     2|
|573   |    tehb1                        |TEHB_236                                |     2|
|574   |  phiC_10                        |merge__parameterized1                   |     3|
|575   |    tehb1                        |TEHB_235                                |     3|
|576   |  phiC_11                        |merge__parameterized1_128               |     2|
|577   |    tehb1                        |TEHB_234                                |     2|
|578   |  phiC_12                        |merge_129                               |     4|
|579   |    tehb1                        |TEHB_233                                |     4|
|580   |  phiC_13                        |merge_130                               |     1|
|581   |    tehb1                        |TEHB_232                                |     1|
|582   |  phiC_14                        |merge_131                               |     1|
|583   |    tehb1                        |TEHB_231                                |     1|
|584   |  phiC_15                        |merge__parameterized1_132               |     1|
|585   |    tehb1                        |TEHB_230                                |     1|
|586   |  phiC_16                        |merge__parameterized1_133               |     1|
|587   |    tehb1                        |TEHB_229                                |     1|
|588   |  phiC_2                         |merge_134                               |     1|
|589   |    tehb1                        |TEHB_228                                |     1|
|590   |  phiC_3                         |merge__parameterized1_135               |     1|
|591   |    tehb1                        |TEHB_227                                |     1|
|592   |  phiC_33                        |mux__parameterized0                     |     5|
|593   |    tehb1                        |TEHB_226                                |     5|
|594   |  phiC_34                        |mux__parameterized0_136                 |     2|
|595   |    tehb1                        |TEHB_225                                |     2|
|596   |  phiC_36                        |mux__parameterized0_137                 |     5|
|597   |    tehb1                        |TEHB_224                                |     5|
|598   |  phiC_4                         |merge__parameterized1_138               |     3|
|599   |    tehb1                        |TEHB_223                                |     3|
|600   |  phiC_48                        |mux__parameterized0_139                 |     3|
|601   |    tehb1                        |TEHB_222                                |     3|
|602   |  phiC_49                        |mux__parameterized0_140                 |     2|
|603   |    tehb1                        |TEHB_221                                |     2|
|604   |  phiC_5                         |merge__parameterized1_141               |     2|
|605   |    tehb1                        |TEHB_220                                |     2|
|606   |  phiC_51                        |mux__parameterized0_142                 |     1|
|607   |    tehb1                        |TEHB_219                                |     1|
|608   |  phiC_6                         |merge_143                               |     1|
|609   |    tehb1                        |TEHB_218                                |     1|
|610   |  phiC_63                        |mux__parameterized0_144                 |     2|
|611   |    tehb1                        |TEHB_217                                |     2|
|612   |  phiC_64                        |mux__parameterized0_145                 |     3|
|613   |    tehb1                        |TEHB_216                                |     3|
|614   |  phiC_66                        |mux__parameterized0_146                 |     4|
|615   |    tehb1                        |TEHB_215                                |     4|
|616   |  phiC_7                         |merge_147                               |     1|
|617   |    tehb1                        |TEHB_214                                |     1|
|618   |  phiC_8                         |merge_148                               |     3|
|619   |    tehb1                        |TEHB_213                                |     3|
|620   |  phiC_9                         |merge__parameterized1_149               |     1|
|621   |    tehb1                        |TEHB_212                                |     1|
|622   |  phi_10                         |mux_150                                 |   250|
|623   |    tehb1                        |TEHB__parameterized0_210                |   250|
|624   |  phi_3                          |mux_151                                 |    69|
|625   |    tehb1                        |TEHB__parameterized0_209                |    69|
|626   |  phi_34                         |mux_152                                 |    70|
|627   |    tehb1                        |TEHB__parameterized0_208                |    70|
|628   |  phi_36                         |mux_153                                 |    72|
|629   |    tehb1                        |TEHB__parameterized0_207                |    72|
|630   |  phi_42                         |mux_154                                 |    65|
|631   |    tehb1                        |TEHB__parameterized0_206                |    65|
|632   |  phi_43                         |mux_155                                 |   190|
|633   |    tehb1                        |TEHB__parameterized0_205                |   190|
|634   |  phi_67                         |mux_156                                 |    69|
|635   |    tehb1                        |TEHB__parameterized0_204                |    69|
|636   |  phi_69                         |mux_157                                 |   242|
|637   |    tehb1                        |TEHB__parameterized0_203                |   242|
|638   |  phi_75                         |mux_158                                 |   101|
|639   |    tehb1                        |TEHB__parameterized0_202                |   101|
|640   |  phi_76                         |mux_159                                 |    73|
|641   |    tehb1                        |TEHB__parameterized0_201                |    73|
|642   |  phi_9                          |mux_160                                 |   126|
|643   |    tehb1                        |TEHB__parameterized0_200                |   126|
|644   |  phi_n114                       |merge__parameterized0                   |    53|
|645   |    tehb1                        |TEHB__parameterized0_199                |    53|
|646   |  phi_n115                       |merge__parameterized0_161               |    46|
|647   |    tehb1                        |TEHB__parameterized0_198                |    46|
|648   |  phi_n116                       |merge__parameterized0_162               |     9|
|649   |    tehb1                        |TEHB__parameterized0_197                |     9|
|650   |  phi_n117                       |merge__parameterized0_163               |    44|
|651   |    tehb1                        |TEHB__parameterized0_196                |    44|
|652   |  phi_n118                       |merge__parameterized0_164               |    39|
|653   |    tehb1                        |TEHB__parameterized0_195                |    39|
|654   |  phi_n119                       |merge__parameterized0_165               |     5|
|655   |    tehb1                        |TEHB__parameterized0_194                |     5|
|656   |  phi_n120                       |merge__parameterized0_166               |    40|
|657   |    tehb1                        |TEHB__parameterized0_193                |    40|
|658   |  phi_n121                       |merge__parameterized0_167               |    46|
|659   |    tehb1                        |TEHB__parameterized0_192                |    46|
|660   |  phi_n122                       |merge__parameterized0_168               |    16|
|661   |    tehb1                        |TEHB__parameterized0_191                |    16|
|662   |  phi_n18                        |mux_169                                 |    67|
|663   |    tehb1                        |TEHB__parameterized0_190                |    67|
|664   |  phi_n19                        |mux_170                                 |   187|
|665   |    tehb1                        |TEHB__parameterized0_189                |   187|
|666   |  phi_n22                        |mux_171                                 |   103|
|667   |    tehb1                        |TEHB__parameterized0_188                |   103|
|668   |  phi_n23                        |mux_172                                 |    67|
|669   |    tehb1                        |TEHB__parameterized0_187                |    67|
|670   |  phi_n24                        |mux_173                                 |   187|
|671   |    tehb1                        |TEHB__parameterized0_186                |   187|
|672   |  phi_n27                        |mux_174                                 |   105|
|673   |    tehb1                        |TEHB__parameterized0_185                |   105|
|674   |  phi_n28                        |mux_175                                 |   338|
|675   |    tehb1                        |TEHB__parameterized0_184                |   338|
|676   |  phi_n29                        |mux_176                                 |    65|
|677   |    tehb1                        |TEHB__parameterized0_183                |    65|
|678   |  phi_n32                        |mux_177                                 |    67|
|679   |    tehb1                        |TEHB__parameterized0_182                |    67|
|680   |  ret_0                          |ret_op                                  |    66|
|681   |    tehb                         |TEHB__parameterized0_181                |    66|
|682   |  start_0                        |start_node                              |    10|
|683   |    startBuff                    |elasticBuffer                           |     6|
|684   |      oehb1                      |OEHB                                    |     1|
|685   |      tehb1                      |TEHB                                    |     5|
|686   |  store_2                        |mc_store_op                             |     1|
|687   |    join_write                   |join__parameterized0                    |     1|
|688   |      allPValidAndGate           |andN                                    |     1|
|689   |  zext_15                        |zext_op                                 |     1|
|690   |  zext_16                        |zext_op_178                             |     1|
|691   |  zext_4                         |zext_op_179                             |     1|
|692   |  zext_5                         |zext_op_180                             |     1|
+------+---------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:50 ; elapsed = 00:08:45 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 25013 ; free virtual = 216726
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 605 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:39 ; elapsed = 00:08:36 . Memory (MB): peak = 2984.758 ; gain = 1045.746 ; free physical = 29240 ; free virtual = 220953
Synthesis Optimization Complete : Time (s): cpu = 00:07:54 ; elapsed = 00:08:47 . Memory (MB): peak = 2984.758 ; gain = 1206.547 ; free physical = 29257 ; free virtual = 220960
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2984.758 ; gain = 0.000 ; free physical = 29264 ; free virtual = 220967
INFO: [Netlist 29-17] Analyzing 4897 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_ENTIRE_condition/kernel_3mm/FPL_no_FPGA/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3028.863 ; gain = 0.000 ; free physical = 29244 ; free virtual = 220948
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 30 instances

INFO: [Common 17-83] Releasing license: Synthesis
320 Infos, 228 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:08:07 ; elapsed = 00:09:18 . Memory (MB): peak = 3028.863 ; gain = 1532.684 ; free physical = 29443 ; free virtual = 221147
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:54:22 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_3mm
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 39468 |     0 |    101400 | 38.92 |
|   LUT as Logic             | 39344 |     0 |    101400 | 38.80 |
|   LUT as Memory            |   124 |     0 |     35000 |  0.35 |
|     LUT as Distributed RAM |   124 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            | 10818 |     0 |    202800 |  5.33 |
|   Register as Flip Flop    | 10818 |     0 |    202800 |  5.33 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  2407 |     0 |     50700 |  4.75 |
| F8 Muxes                   |   169 |     0 |     25350 |  0.67 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 216   |          Yes |           - |          Set |
| 2907  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 7695  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 16778 |                 LUT |
| LUT4     | 12553 |                 LUT |
| LUT5     | 10267 |                 LUT |
| FDRE     |  7695 |        Flop & Latch |
| FDCE     |  2907 |        Flop & Latch |
| MUXF7    |  2407 |               MuxFx |
| LUT2     |  2360 |                 LUT |
| CARRY4   |  2280 |          CarryLogic |
| LUT3     |  1798 |                 LUT |
| FDPE     |   216 |        Flop & Latch |
| RAMD32   |   184 |  Distributed Memory |
| MUXF8    |   169 |               MuxFx |
| LUT1     |    99 |                 LUT |
| RAMS32   |    60 |  Distributed Memory |
| DSP48E1  |     9 |    Block Arithmetic |
+----------+-------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 16:54:33 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.990ns  (required time - arrival time)
  Source:                 forkC_38/generateBlocks[0].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            phi_10/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 2.342ns (27.163%)  route 6.280ns (72.837%))
  Logic Levels:           22  (CARRY4=8 LUT2=4 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11070, unset)        0.672     0.672    forkC_38/generateBlocks[0].regblock/clk
                         FDPE                                         r  forkC_38/generateBlocks[0].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.209     0.881 f  forkC_38/generateBlocks[0].regblock/reg_value_reg/Q
                         net (fo=3, unplaced)         0.368     1.249    forkC_38/generateBlocks[0].regblock/reg_value
                         LUT2 (Prop_lut2_I0_O)        0.153     1.402 f  forkC_38/generateBlocks[0].regblock/A_address1[31]_INST_0_i_5/O
                         net (fo=41, unplaced)        0.417     1.819    Buffer_9/oehb1/validArray[0]
                         LUT4 (Prop_lut4_I3_O)        0.053     1.872 r  Buffer_9/oehb1/A_address1[1]_INST_0_i_2/O
                         net (fo=158, unplaced)       0.451     2.323    phi_10/tehb1/data_reg_reg[1]_1
                         LUT4 (Prop_lut4_I2_O)        0.053     2.376 r  phi_10/tehb1/A_address1[0]_INST_0_i_1/O
                         net (fo=9, unplaced)         0.288     2.664    add_21/dataInArray[0][0]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     3.023 r  add_21/data_reg_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.008     3.031    add_21/data_reg_reg[4]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.091 r  add_21/data_reg_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.091    add_21/data_reg_reg[8]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.151 r  add_21/data_reg_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.151    add_21/data_reg_reg[12]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.211 r  add_21/data_reg_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.211    add_21/data_reg_reg[16]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.271 r  add_21/data_reg_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.271    add_21/data_reg_reg[20]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.331 r  add_21/data_reg_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.331    add_21/data_reg_reg[24]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.551 f  add_21/data_reg_reg[28]_i_1/O[1]
                         net (fo=3, unplaced)         0.470     4.021    add_21/D[26]
                         LUT2 (Prop_lut2_I0_O)        0.155     4.176 r  add_21/Memory_reg_0_7_0_5_i_6/O
                         net (fo=1, unplaced)         0.000     4.176    add_21/Memory_reg_0_7_0_5_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     4.486 r  add_21/Memory_reg_0_7_0_5_i_2__0/CO[3]
                         net (fo=27, unplaced)        0.585     5.071    Buffer_14/fifo/dataOutArray[0][0]
                         LUT3 (Prop_lut3_I0_O)        0.053     5.124 r  Buffer_14/fifo/q0_reg_i_38__0/O
                         net (fo=12, unplaced)        0.388     5.512    fork_4/generateBlocks[0].regblock/Buffer_14_dataOutArray_0
                         LUT6 (Prop_lut6_I3_O)        0.053     5.565 f  fork_4/generateBlocks[0].regblock/Tail[0]_i_2/O
                         net (fo=9, unplaced)         0.381     5.946    fork_4/generateBlocks[0].regblock/Buffer_14_nReadyArray_0
                         LUT2 (Prop_lut2_I0_O)        0.053     5.999 f  fork_4/generateBlocks[0].regblock/reg_value_i_2__34/O
                         net (fo=2, unplaced)         0.351     6.350    fork_4/generateBlocks[0].regblock/fork_4_nReadyArray_0
                         LUT6 (Prop_lut6_I4_O)        0.053     6.403 r  fork_4/generateBlocks[0].regblock/i__i_3__5/O
                         net (fo=8, unplaced)         0.378     6.781    fork_4/generateBlocks[0].regblock/full_reg_reg_0
                         LUT6 (Prop_lut6_I0_O)        0.053     6.834 f  fork_4/generateBlocks[0].regblock/i__i_2__5/O
                         net (fo=2, unplaced)         0.351     7.185    forkC_39/generateBlocks[2].regblock/readyArray[0]
                         LUT2 (Prop_lut2_I1_O)        0.053     7.238 f  forkC_39/generateBlocks[2].regblock/join_write_temp//i_/O
                         net (fo=2, unplaced)         0.351     7.589    fork_3/generateBlocks[0].regblock/reg_value_reg_2
                         LUT6 (Prop_lut6_I1_O)        0.053     7.642 r  fork_3/generateBlocks[0].regblock/reg_value_i_2__97/O
                         net (fo=5, unplaced)         0.368     8.010    fork_49/generateBlocks[4].regblock/forkStop
                         LUT3 (Prop_lut3_I2_O)        0.053     8.063 f  fork_49/generateBlocks[4].regblock/reg_value_i_2__93/O
                         net (fo=2, unplaced)         0.351     8.414    fork_2/generateBlocks[1].regblock/data_reg_reg[0]
                         LUT6 (Prop_lut6_I3_O)        0.053     8.467 r  fork_2/generateBlocks[1].regblock/full_reg_i_2__23/O
                         net (fo=3, unplaced)         0.358     8.825    fork_2/generateBlocks[1].regblock/forkStop
                         LUT6 (Prop_lut6_I0_O)        0.053     8.878 r  fork_2/generateBlocks[1].regblock/data_reg[31]_i_1__12/O
                         net (fo=32, unplaced)        0.416     9.294    phi_10/tehb1/E[0]
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=11070, unset)        0.638     4.638    phi_10/tehb1/clk
                         FDCE                                         r  phi_10/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDCE (Setup_fdce_C_CE)      -0.299     4.304    phi_10/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.304    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                 -4.990    




report_timing: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 3115.930 ; gain = 87.066 ; free physical = 29119 ; free virtual = 220823
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 3185.902 ; gain = 69.973 ; free physical = 29109 ; free virtual = 220813

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ab3252a9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29118 ; free virtual = 220821

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f682f9ec

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29130 ; free virtual = 220834
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 6 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10e063fef

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29127 ; free virtual = 220831
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 13975b8a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29129 ; free virtual = 220832
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 13975b8a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29136 ; free virtual = 220840
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 13975b8a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29106 ; free virtual = 220810
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13975b8a8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29129 ; free virtual = 220833
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               6  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29125 ; free virtual = 220829
Ending Logic Optimization Task | Checksum: cf6079fd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29136 ; free virtual = 220840

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cf6079fd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29120 ; free virtual = 220824

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cf6079fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29122 ; free virtual = 220826

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29121 ; free virtual = 220825
Ending Netlist Obfuscation Task | Checksum: cf6079fd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29121 ; free virtual = 220825
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3185.902 ; gain = 69.973 ; free physical = 29137 ; free virtual = 220841
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29157 ; free virtual = 220861
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cebc6eef

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29156 ; free virtual = 220860
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29155 ; free virtual = 220859

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9aebd575

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29274 ; free virtual = 220872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f2cb43d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29258 ; free virtual = 220856

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f2cb43d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29272 ; free virtual = 220870
Phase 1 Placer Initialization | Checksum: f2cb43d3

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 29370 ; free virtual = 220967

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16fc078fc

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30814 ; free virtual = 222411

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 70 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1013 nets or cells. Created 1000 new cells, deleted 13 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 4 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q2_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q1_reg. 15 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q0_reg. 17 registers were pushed out.
INFO: [Physopt 32-665] Processed cell mul_85/multiply_unit/q2_reg. 15 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 4 nets or cells. Created 64 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30446 ; free virtual = 222044
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30459 ; free virtual = 222057

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             13  |                  1013  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           64  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1064  |             13  |                  1017  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 9d0cea4a

Time (s): cpu = 00:03:39 ; elapsed = 00:01:16 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30494 ; free virtual = 222092
Phase 2.2 Global Placement Core | Checksum: 1e8c9c0af

Time (s): cpu = 00:03:45 ; elapsed = 00:01:18 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30417 ; free virtual = 222015
Phase 2 Global Placement | Checksum: 1e8c9c0af

Time (s): cpu = 00:03:45 ; elapsed = 00:01:19 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30464 ; free virtual = 222062

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13df17cf0

Time (s): cpu = 00:03:57 ; elapsed = 00:01:22 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30468 ; free virtual = 222066

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19d6afa11

Time (s): cpu = 00:04:20 ; elapsed = 00:01:30 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30455 ; free virtual = 222053

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12dfd18c2

Time (s): cpu = 00:04:21 ; elapsed = 00:01:30 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30456 ; free virtual = 222054

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16ee54ca1

Time (s): cpu = 00:04:21 ; elapsed = 00:01:31 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30475 ; free virtual = 222073

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 10eb03686

Time (s): cpu = 00:04:48 ; elapsed = 00:01:43 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30459 ; free virtual = 222057

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: ce455cdf

Time (s): cpu = 00:05:09 ; elapsed = 00:02:03 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30493 ; free virtual = 222091

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1023e12a6

Time (s): cpu = 00:05:12 ; elapsed = 00:02:06 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30514 ; free virtual = 222113

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 16ea3ac12

Time (s): cpu = 00:05:13 ; elapsed = 00:02:07 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30497 ; free virtual = 222096

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1dbf43511

Time (s): cpu = 00:05:46 ; elapsed = 00:02:21 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30320 ; free virtual = 221918
Phase 3 Detail Placement | Checksum: 1dbf43511

Time (s): cpu = 00:05:46 ; elapsed = 00:02:22 . Memory (MB): peak = 3185.902 ; gain = 0.000 ; free physical = 30319 ; free virtual = 221917

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b88c7cc2

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b88c7cc2

Time (s): cpu = 00:06:10 ; elapsed = 00:02:29 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30298 ; free virtual = 221896
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.719. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 20488d21b

Time (s): cpu = 00:07:37 ; elapsed = 00:03:38 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30212 ; free virtual = 221810
Phase 4.1 Post Commit Optimization | Checksum: 20488d21b

Time (s): cpu = 00:07:37 ; elapsed = 00:03:39 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30196 ; free virtual = 221795

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20488d21b

Time (s): cpu = 00:07:38 ; elapsed = 00:03:39 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30200 ; free virtual = 221798

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 20488d21b

Time (s): cpu = 00:07:39 ; elapsed = 00:03:40 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30211 ; free virtual = 221810

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3221.699 ; gain = 0.000 ; free physical = 30207 ; free virtual = 221805
Phase 4.4 Final Placement Cleanup | Checksum: 23411f548

Time (s): cpu = 00:07:39 ; elapsed = 00:03:40 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30220 ; free virtual = 221819
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23411f548

Time (s): cpu = 00:07:39 ; elapsed = 00:03:40 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30246 ; free virtual = 221844
Ending Placer Task | Checksum: 17e6b7f58

Time (s): cpu = 00:07:39 ; elapsed = 00:03:40 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30228 ; free virtual = 221826
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:07:46 ; elapsed = 00:03:49 . Memory (MB): peak = 3221.699 ; gain = 35.797 ; free physical = 30287 ; free virtual = 221886
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fe6d8287 ConstDB: 0 ShapeSum: 7ffdfcd1 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "G_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "G_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "F_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "F_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "E_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "E_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "D_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "D_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 6d8497e6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:18 . Memory (MB): peak = 3308.078 ; gain = 0.000 ; free physical = 30064 ; free virtual = 221662
Post Restoration Checksum: NetGraph: 1711d4d1 NumContArr: 5672c315 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6d8497e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3320.871 ; gain = 12.793 ; free physical = 30039 ; free virtual = 221638

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6d8497e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3336.871 ; gain = 28.793 ; free physical = 30001 ; free virtual = 221600

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6d8497e6

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3336.871 ; gain = 28.793 ; free physical = 30007 ; free virtual = 221606
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: f01e12b9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:29 . Memory (MB): peak = 3385.324 ; gain = 77.246 ; free physical = 29998 ; free virtual = 221596
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.844 | TNS=-29646.344| WHS=-0.205 | THS=-144.156|

Phase 2 Router Initialization | Checksum: 15ca1512b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3389.324 ; gain = 81.246 ; free physical = 29940 ; free virtual = 221539

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 42454
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 42454
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bc2e9672

Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 3389.324 ; gain = 81.246 ; free physical = 29978 ; free virtual = 221576
INFO: [Route 35-580] Design has 1251 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                          c_LSQ_E/storeQ/checkBits_4_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_E/storeQ/checkBits_2_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_E/storeQ/checkBits_5_reg/D|
|                      clk |                      clk |                                                                         c_LSQ_E/storeQ/checkBits_15_reg/D|
|                      clk |                      clk |                                                                          c_LSQ_E/storeQ/checkBits_6_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34332
 Number of Nodes with overlaps = 11757
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.277 | TNS=-39348.648| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 10a29aeea

Time (s): cpu = 00:16:37 ; elapsed = 00:05:31 . Memory (MB): peak = 3407.324 ; gain = 99.246 ; free physical = 33916 ; free virtual = 225212

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14463
 Number of Nodes with overlaps = 3575
 Number of Nodes with overlaps = 941
 Number of Nodes with overlaps = 358
 Number of Nodes with overlaps = 103
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.402 | TNS=-39858.143| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16ec1f92c

Time (s): cpu = 00:21:51 ; elapsed = 00:07:33 . Memory (MB): peak = 3407.324 ; gain = 99.246 ; free physical = 33899 ; free virtual = 225195

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 837
 Number of Nodes with overlaps = 584
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 81
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.300 | TNS=-39804.843| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 187b2c452

Time (s): cpu = 00:28:54 ; elapsed = 00:10:41 . Memory (MB): peak = 3411.324 ; gain = 103.246 ; free physical = 33876 ; free virtual = 225172

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 322
 Number of Nodes with overlaps = 645
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 204
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 172
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 79
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 24
Phase 4.4 Global Iteration 3 | Checksum: 1f1b14d93

Time (s): cpu = 00:34:00 ; elapsed = 00:12:46 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33946 ; free virtual = 225242
Phase 4 Rip-up And Reroute | Checksum: 1f1b14d93

Time (s): cpu = 00:34:00 ; elapsed = 00:12:46 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33946 ; free virtual = 225242

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b9b9b7a7

Time (s): cpu = 00:34:05 ; elapsed = 00:12:48 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33918 ; free virtual = 225214
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.290 | TNS=-39214.294| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 176301bc2

Time (s): cpu = 00:34:06 ; elapsed = 00:12:48 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33891 ; free virtual = 225187

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 176301bc2

Time (s): cpu = 00:34:06 ; elapsed = 00:12:48 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33880 ; free virtual = 225176
Phase 5 Delay and Skew Optimization | Checksum: 176301bc2

Time (s): cpu = 00:34:06 ; elapsed = 00:12:49 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33882 ; free virtual = 225178

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 144999885

Time (s): cpu = 00:34:11 ; elapsed = 00:12:50 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33897 ; free virtual = 225193
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.290 | TNS=-39204.122| WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 144999885

Time (s): cpu = 00:34:11 ; elapsed = 00:12:51 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33889 ; free virtual = 225185
Phase 6 Post Hold Fix | Checksum: 144999885

Time (s): cpu = 00:34:11 ; elapsed = 00:12:51 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33894 ; free virtual = 225190

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 14.6315 %
  Global Horizontal Routing Utilization  = 18.5203 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 86.9369%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y144 -> INT_R_X37Y145
   INT_L_X44Y144 -> INT_R_X45Y145
South Dir 8x8 Area, Max Cong = 87.4296%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y122 -> INT_R_X47Y129
East Dir 8x8 Area, Max Cong = 90.5561%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y82 -> INT_R_X47Y89
   INT_L_X40Y74 -> INT_R_X47Y81
   INT_L_X48Y74 -> INT_R_X55Y81
   INT_L_X40Y66 -> INT_R_X47Y73
West Dir 8x8 Area, Max Cong = 86.8336%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X40Y130 -> INT_R_X47Y137
   INT_L_X40Y122 -> INT_R_X47Y129

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: South
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: East
----------------
Congested clusters found at Level 3
Effective congestion level: 4 Aspect Ratio: 0.666667 Sparse Ratio: 1.25
Direction: West
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.5 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 13aa88ee3

Time (s): cpu = 00:34:12 ; elapsed = 00:12:51 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33877 ; free virtual = 225173

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13aa88ee3

Time (s): cpu = 00:34:12 ; elapsed = 00:12:51 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33871 ; free virtual = 225167

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1650a8cd2

Time (s): cpu = 00:34:16 ; elapsed = 00:12:56 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33901 ; free virtual = 225197

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.290 | TNS=-39204.122| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1650a8cd2

Time (s): cpu = 00:34:17 ; elapsed = 00:12:56 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33915 ; free virtual = 225211
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:17 ; elapsed = 00:12:56 . Memory (MB): peak = 3412.324 ; gain = 104.246 ; free physical = 33981 ; free virtual = 225277

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:24 ; elapsed = 00:13:03 . Memory (MB): peak = 3412.324 ; gain = 190.625 ; free physical = 33990 ; free virtual = 225286
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:11:44 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : kernel_3mm
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 40337 |     0 |    101400 | 39.78 |
|   LUT as Logic             | 40213 |     0 |    101400 | 39.66 |
|   LUT as Memory            |   124 |     0 |     35000 |  0.35 |
|     LUT as Distributed RAM |   124 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            | 10882 |     0 |    202800 |  5.37 |
|   Register as Flip Flop    | 10882 |     0 |    202800 |  5.37 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  2407 |     0 |     50700 |  4.75 |
| F8 Muxes                   |   169 |     0 |     25350 |  0.67 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 216   |          Yes |           - |          Set |
| 2907  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 7759  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      | 11538 |     0 |     25350 | 45.51 |
|   SLICEL                                   |  7336 |     0 |           |       |
|   SLICEM                                   |  4202 |     0 |           |       |
| LUT as Logic                               | 40213 |     0 |    101400 | 39.66 |
|   using O5 output only                     |     2 |       |           |       |
|   using O6 output only                     | 36575 |       |           |       |
|   using O5 and O6                          |  3636 |       |           |       |
| LUT as Memory                              |   124 |     0 |     35000 |  0.35 |
|   LUT as Distributed RAM                   |   124 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     4 |       |           |       |
|     using O5 and O6                        |   120 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            | 10882 |     0 |    202800 |  5.37 |
|   Register driven from within the Slice    |  6538 |       |           |       |
|   Register driven from outside the Slice   |  4344 |       |           |       |
|     LUT in front of the register is unused |  2507 |       |           |       |
|     LUT in front of the register is used   |  1837 |       |           |       |
| Unique Control Sets                        |   334 |       |     25350 |  1.32 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    9 |     0 |       600 |  1.50 |
|   DSP48E1 only |    9 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 16778 |                 LUT |
| LUT4     | 12553 |                 LUT |
| LUT5     | 10267 |                 LUT |
| FDRE     |  7759 |        Flop & Latch |
| FDCE     |  2907 |        Flop & Latch |
| MUXF7    |  2407 |               MuxFx |
| LUT2     |  2360 |                 LUT |
| CARRY4   |  2280 |          CarryLogic |
| LUT3     |  1798 |                 LUT |
| FDPE     |   216 |        Flop & Latch |
| RAMD32   |   184 |  Distributed Memory |
| MUXF8    |   169 |               MuxFx |
| LUT1     |    93 |                 LUT |
| RAMS32   |    60 |  Distributed Memory |
| DSP48E1  |     9 |    Block Arithmetic |
+----------+-------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:11:47 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.291ns  (required time - arrival time)
  Source:                 Buffer_1/oehb1/data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_E/loadQ/addrQ_9_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.096ns (26.574%)  route 5.791ns (73.426%))
  Logic Levels:           18  (CARRY4=8 LUT2=2 LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.269ns = ( 5.269 - 4.000 ) 
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=11134, unset)        1.403     1.403    Buffer_1/oehb1/clk
    SLICE_X39Y107        FDCE                                         r  Buffer_1/oehb1/data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y107        FDCE (Prop_fdce_C_Q)         0.269     1.672 r  Buffer_1/oehb1/data_reg_reg[0]/Q
                         net (fo=7, routed)           0.463     2.135    add_30/data_reg_reg[31][0]
    SLICE_X38Y107        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.359     2.494 r  add_30/data_reg_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.494    add_30/data_reg_reg[4]_i_2_n_0
    SLICE_X38Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.554 r  add_30/data_reg_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.554    add_30/data_reg_reg[8]_i_2_n_0
    SLICE_X38Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.614 r  add_30/data_reg_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.614    add_30/data_reg_reg[12]_i_2_n_0
    SLICE_X38Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.674 r  add_30/data_reg_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.674    add_30/data_reg_reg[16]_i_2_n_0
    SLICE_X38Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.734 r  add_30/data_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.734    add_30/data_reg_reg[20]_i_2_n_0
    SLICE_X38Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.794 r  add_30/data_reg_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.794    add_30/data_reg_reg[24]_i_2_n_0
    SLICE_X38Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     3.006 f  add_30/data_reg_reg[28]_i_2/O[1]
                         net (fo=4, routed)           0.369     3.375    add_30/data_reg_reg[30][25]
    SLICE_X39Y112        LUT2 (Prop_lut2_I0_O)        0.155     3.530 r  add_30/Memory_reg_0_1_0_5_i_7__0/O
                         net (fo=1, routed)           0.000     3.530    icmp_31/S[1]
    SLICE_X39Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     3.854 f  icmp_31/Memory_reg_0_1_0_5_i_2/CO[3]
                         net (fo=11, routed)          0.428     4.282    Buffer_18/fifo/dataOutArray[0][0]
    SLICE_X42Y112        LUT3 (Prop_lut3_I1_O)        0.053     4.335 f  Buffer_18/fifo/full_reg_i_2__4/O
                         net (fo=6, routed)           0.279     4.614    forkC_27/generateBlocks[7].regblock/branchC_5_dataInArray_1
    SLICE_X44Y112        LUT6 (Prop_lut6_I4_O)        0.053     4.667 f  forkC_27/generateBlocks[7].regblock/full_reg_i_2__36/O
                         net (fo=3, routed)           0.243     4.910    Buffer_16/oehb1/phiC_0_validArray_0
    SLICE_X45Y112        LUT5 (Prop_lut5_I0_O)        0.053     4.963 f  Buffer_16/oehb1/full_reg_i_4__17/O
                         net (fo=1, routed)           0.446     5.410    Buffer_16/oehb1/full_reg_i_4__17_n_0
    SLICE_X47Y116        LUT3 (Prop_lut3_I0_O)        0.053     5.463 f  Buffer_16/oehb1/full_reg_i_3__21/O
                         net (fo=5, routed)           0.454     5.916    Buffer_16/oehb1/branchC_3_pValidArray_0
    SLICE_X52Y114        LUT4 (Prop_lut4_I0_O)        0.053     5.969 f  Buffer_16/oehb1/full_reg_i_2__35/O
                         net (fo=5, routed)           0.364     6.333    c_LSQ_E/storeQ/phiC_3_validArray_0
    SLICE_X53Y114        LUT3 (Prop_lut3_I1_O)        0.053     6.386 f  c_LSQ_E/storeQ/tail[3]_i_4__0/O
                         net (fo=26, routed)          0.573     6.960    c_LSQ_E/loadQ/GA_io_storePortsEnable_0
    SLICE_X63Y114        LUT6 (Prop_lut6_I5_O)        0.053     7.013 f  c_LSQ_E/loadQ/tail[3]_i_1__2/O
                         net (fo=50, routed)          0.627     7.639    c_LSQ_E/loadQ/E[0]
    SLICE_X66Y118        LUT6 (Prop_lut6_I5_O)        0.053     7.692 f  c_LSQ_E/loadQ/offsetQ_9[3]_i_1__2/O
                         net (fo=8, routed)           0.500     8.192    c_LSQ_E/loadQ/initBits_9_3
    SLICE_X71Y118        LUT2 (Prop_lut2_I1_O)        0.053     8.245 r  c_LSQ_E/loadQ/addrQ_9[31]_i_1__2/O
                         net (fo=32, routed)          1.045     9.290    c_LSQ_E/loadQ/addrQ_9
    SLICE_X63Y124        FDRE                                         r  c_LSQ_E/loadQ/addrQ_9_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=11134, unset)        1.269     5.269    c_LSQ_E/loadQ/clk
    SLICE_X63Y124        FDRE                                         r  c_LSQ_E/loadQ/addrQ_9_reg[14]/C
                         clock pessimism              0.010     5.279    
                         clock uncertainty           -0.035     5.244    
    SLICE_X63Y124        FDRE (Setup_fdre_C_CE)      -0.244     5.000    c_LSQ_E/loadQ/addrQ_9_reg[14]
  -------------------------------------------------------------------
                         required time                          5.000    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                 -4.291    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 17:11:48 2022...
