/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Thu Oct  2 03:14:11 2014
 *                 Full Compile MD5 Checksum 9a4132a604692bfeb765914db023cc12
 *                   (minus title and desc)  
 *                 MD5 Checksum              d731f07f3e0583a74139f269837c9d46
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_AVS_TOP_CTRL_H__
#define BCHP_AVS_TOP_CTRL_H__

/***************************************************************************
 *AVS_TOP_CTRL - AVS TOP Control Registers
 ***************************************************************************/
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST          0x004d1800 /* MEMORY ASSIST */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS   0x004d1804 /* MEMORY ASSIST STATUS */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN 0x004d1808 /* VOLTAGE REGULATOR PWRDN */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS 0x004d180c /* VOLTAGE REGULATOR STATUS */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS      0x004d1810 /* S2 STANDBY STATUS */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS           0x004d1814 /* VTRAP STATUS */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR     0x004d1818 /* VTRAP STATUS CLEAR */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU          0x004d181c /* START AVS CPU */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS             0x004d1820 /* OTP STATUS */
#define BCHP_AVS_TOP_CTRL_OTP_AVS_INFO           0x004d1824 /* OTP AVS INFO */
#define BCHP_AVS_TOP_CTRL_RMON_HZ                0x004d1828 /* RMON_HZ */
#define BCHP_AVS_TOP_CTRL_RMON_VT                0x004d182c /* RMON_VT */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ       0x004d1830 /* RMON_RAWR_INT_HZ */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT       0x004d1834 /* RMON_RAWR_INT_VT */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT          0x004d1838 /* RMON_RAWR_EXT */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS 0x004d183c /* AVS_CONVERGENCE_STATUS */
#define BCHP_AVS_TOP_CTRL_REVID                  0x004d1840 /* REVID */
#define BCHP_AVS_TOP_CTRL_SPARE_LOW              0x004d1844 /* SPARE LOW */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH             0x004d1848 /* SPARE HIGH */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT         0x004d184c /* AVS STATUS OUT */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN          0x004d1850 /* AVS STATUS IN */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO 0x004d1854 /* SRAM POWER GATE OUT AIO */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO 0x004d1858 /* SRAM POWER GATE IN AIO */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND 0x004d185c /* SRAM POWER GATE OUT BVND */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND 0x004d1860 /* SRAM POWER GATE IN BVND */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN 0x004d1864 /* SRAM POWER GATE OUT BVN */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN 0x004d1868 /* SRAM POWER GATE IN BVN */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR 0x004d186c /* SRAM POWER GATE OUT DVPHR */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR 0x004d1870 /* SRAM POWER GATE IN DVPHR */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD1 0x004d1874 /* SRAM POWER GATE OUT HVD1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1 0x004d1878 /* SRAM POWER GATE IN HVD1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC0 0x004d187c /* SRAM POWER GATE OUT M2MC0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0 0x004d1880 /* SRAM POWER GATE IN M2MC0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1 0x004d1884 /* SRAM POWER GATE OUT M2MC1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1 0x004d1888 /* SRAM POWER GATE IN M2MC1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0 0x004d188c /* SRAM POWER GATE OUT RAAGA0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0 0x004d1890 /* SRAM POWER GATE IN RAAGA0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD0 0x004d1894 /* SRAM POWER GATE OUT HVD0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0 0x004d1898 /* SRAM POWER GATE IN HVD0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID 0x004d189c /* SRAM POWER GATE OUT SID */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID 0x004d18a0 /* SRAM POWER GATE IN SID */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET0 0x004d18a4 /* SRAM POWER GATE OUT GENET0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0 0x004d18a8 /* SRAM POWER GATE IN GENET0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET1 0x004d18ac /* SRAM POWER GATE OUT GENET1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1 0x004d18b0 /* SRAM POWER GATE IN GENET1 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET2 0x004d18b4 /* SRAM POWER GATE OUT GENET2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2 0x004d18b8 /* SRAM POWER GATE IN GENET2 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D 0x004d18bc /* SRAM POWER GATE OUT V3D */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D 0x004d18c0 /* SRAM POWER GATE IN V3D */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC 0x004d18c4 /* SRAM POWER GATE OUT VEC */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC 0x004d18c8 /* SRAM POWER GATE IN VEC */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VICE2_0 0x004d18cc /* SRAM POWER GATE OUT VICE2_0 */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0 0x004d18d0 /* SRAM POWER GATE IN VICE2_0 */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP     0x004d18d4 /* MEMORY STANDBY BSP */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF     0x004d18d8 /* MEMORY STANDBY HIF */

/***************************************************************************
 *MEMORY_ASSIST - MEMORY ASSIST
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_ASSIST :: reserved0 [31:24] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_reserved0_MASK             0xff000000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_reserved0_SHIFT            24

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_ENABLE_LVM_GL_PH2 [23:23] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_MASK 0x00800000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_SHIFT 23
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_ENABLE_LVM_GL_PH2_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_RF_LL [22:21] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_MASK     0x00600000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_SHIFT    21
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_RF_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_RF_LL [20:19] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_MASK     0x00180000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_SHIFT    19
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_RF_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_DP_LL [18:17] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_MASK     0x00060000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_SHIFT    17
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_DP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_DP_LL [16:15] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_MASK     0x00018000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_SHIFT    15
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_DP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_CAM_LL [14:13] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_MASK    0x00006000
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_SHIFT   13
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_CAM_LL_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_CAM_LL [12:11] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_MASK    0x00001800
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_SHIFT   11
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_CAM_LL_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_SC_LL [10:09] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_MASK     0x00000600
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_SHIFT    9
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SC_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_SC_LL [08:07] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_MASK     0x00000180
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_SHIFT    7
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SC_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_WBT_SP_LL [06:05] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_MASK     0x00000060
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_SHIFT    5
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_WBT_SP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_RDT_SP_LL [04:03] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_MASK     0x00000018
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_SHIFT    3
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_RDT_SP_LL_DEFAULT  0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_LL [02:02] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_MASK        0x00000004
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_SHIFT       2
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_LL_DEFAULT     0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_GL_ENABLE_VTRAP [01:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_MASK 0x00000002
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_SHIFT 1
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_ENABLE_VTRAP_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: MEMORY_ASSIST :: AVS_TOP_LVM_GL [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_MASK        0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_SHIFT       0
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_AVS_TOP_LVM_GL_DEFAULT     0x00000000

/***************************************************************************
 *MEMORY_ASSIST_STATUS - MEMORY ASSIST STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_ASSIST_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_reserved0_SHIFT     1

/* AVS_TOP_CTRL :: MEMORY_ASSIST_STATUS :: AVS_TOP_STATUS_LVM_GL [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_AVS_TOP_STATUS_LVM_GL_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_ASSIST_STATUS_AVS_TOP_STATUS_LVM_GL_SHIFT 0

/***************************************************************************
 *VOLTAGE_REGULATOR_PWRDN - VOLTAGE REGULATOR PWRDN
 ***************************************************************************/
/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_PWRDN :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_PWRDN :: AVS_TOP_DISABLE_ANALOG_REGULATOR [00:00] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_SHIFT 0
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDN_AVS_TOP_DISABLE_ANALOG_REGULATOR_DEFAULT 0x00000000

/***************************************************************************
 *VOLTAGE_REGULATOR_STATUS - VOLTAGE REGULATOR STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: VOLTAGE_REGULATOR_STATUS :: PMU_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_PMU_STATUS_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUS_PMU_STATUS_SHIFT 0

/***************************************************************************
 *S2_STANDBY_STATUS - S2 STANDBY STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: S2_STANDBY_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_reserved0_SHIFT        1

/* AVS_TOP_CTRL :: S2_STANDBY_STATUS :: IS_S2_STANDBY_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_IS_S2_STANDBY_STATUS_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_S2_STANDBY_STATUS_IS_S2_STANDBY_STATUS_SHIFT 0

/***************************************************************************
 *VTRAP_STATUS - VTRAP STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: VTRAP_STATUS :: reserved0 [31:06] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_reserved0_MASK              0xffffffc0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_reserved0_SHIFT             6

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MIN0_STATUS [05:05] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN0_STATUS_MASK  0x00000020
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN0_STATUS_SHIFT 5

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_WARNING0_STATUS [04:04] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING0_STATUS_MASK 0x00000010
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING0_STATUS_SHIFT 4

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MIN1_STATUS [03:03] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN1_STATUS_MASK  0x00000008
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MIN1_STATUS_SHIFT 3

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_WARNING1_STATUS [02:02] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING1_STATUS_MASK 0x00000004
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_WARNING1_STATUS_SHIFT 2

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MAX0_STATUS [01:01] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX0_STATUS_MASK  0x00000002
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX0_STATUS_SHIFT 1

/* AVS_TOP_CTRL :: VTRAP_STATUS :: THRESHOLD_MAX1_STATUS [00:00] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX1_STATUS_MASK  0x00000001
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_THRESHOLD_MAX1_STATUS_SHIFT 0

/***************************************************************************
 *VTRAP_STATUS_CLEAR - VTRAP STATUS CLEAR
 ***************************************************************************/
/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: reserved0 [31:06] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_reserved0_MASK        0xffffffc0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_reserved0_SHIFT       6

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MIN0_STATUS_CLEAR [05:05] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_MASK 0x00000020
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_SHIFT 5
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_WARNING0_STATUS_CLEAR [04:04] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_MASK 0x00000010
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_SHIFT 4
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MIN1_STATUS_CLEAR [03:03] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_MASK 0x00000008
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_SHIFT 3
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MIN1_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_WARNING1_STATUS_CLEAR [02:02] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_MASK 0x00000004
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_SHIFT 2
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_WARNING1_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MAX0_STATUS_CLEAR [01:01] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_MASK 0x00000002
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_SHIFT 1
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX0_STATUS_CLEAR_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: VTRAP_STATUS_CLEAR :: THRESHOLD_MAX1_STATUS_CLEAR [00:00] */
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_SHIFT 0
#define BCHP_AVS_TOP_CTRL_VTRAP_STATUS_CLEAR_THRESHOLD_MAX1_STATUS_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *START_AVS_CPU - START AVS CPU
 ***************************************************************************/
/* AVS_TOP_CTRL :: START_AVS_CPU :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_reserved0_MASK             0xfffffffe
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_reserved0_SHIFT            1

/* AVS_TOP_CTRL :: START_AVS_CPU :: CTRL_CPU_START [00:00] */
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_MASK        0x00000001
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_SHIFT       0
#define BCHP_AVS_TOP_CTRL_START_AVS_CPU_CTRL_CPU_START_DEFAULT     0x00000000

/***************************************************************************
 *OTP_STATUS - OTP STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: OTP_STATUS :: reserved0 [31:24] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_reserved0_MASK                0xff000000
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_reserved0_SHIFT               24

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_VTRAP_TRIM_CODE [23:11] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_TRIM_CODE_MASK      0x00fff800
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_TRIM_CODE_SHIFT     11

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_VTRAP_ENABLE [10:10] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_ENABLE_MASK         0x00000400
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_VTRAP_ENABLE_SHIFT        10

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_DISABLE [09:09] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_DISABLE_MASK          0x00000200
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_DISABLE_SHIFT         9

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_VALID [08:08] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_VALID_MASK   0x00000100
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_VALID_SHIFT  8

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_N_PROCESS [07:06] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_N_PROCESS_MASK 0x000000c0
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_N_PROCESS_SHIFT 6

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_AVS_SRAM_MON_P_PROCESS [05:04] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_P_PROCESS_MASK 0x00000030
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_AVS_SRAM_MON_P_PROCESS_SHIFT 4

/* AVS_TOP_CTRL :: OTP_STATUS :: OTP_ADJUST_VOLTAGE [03:00] */
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_ADJUST_VOLTAGE_MASK       0x0000000f
#define BCHP_AVS_TOP_CTRL_OTP_STATUS_OTP_ADJUST_VOLTAGE_SHIFT      0

/***************************************************************************
 *OTP_AVS_INFO - OTP AVS INFO
 ***************************************************************************/
/* AVS_TOP_CTRL :: OTP_AVS_INFO :: reserved0 [31:03] */
#define BCHP_AVS_TOP_CTRL_OTP_AVS_INFO_reserved0_MASK              0xfffffff8
#define BCHP_AVS_TOP_CTRL_OTP_AVS_INFO_reserved0_SHIFT             3

/* AVS_TOP_CTRL :: OTP_AVS_INFO :: AVS_INFO [02:00] */
#define BCHP_AVS_TOP_CTRL_OTP_AVS_INFO_AVS_INFO_MASK               0x00000007
#define BCHP_AVS_TOP_CTRL_OTP_AVS_INFO_AVS_INFO_SHIFT              0

/***************************************************************************
 *RMON_HZ - RMON_HZ
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_HZ :: VALID_VERSION [31:24] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_MASK               0xff000000
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_SHIFT              24
#define BCHP_AVS_TOP_CTRL_RMON_HZ_VALID_VERSION_DEFAULT            0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_1P0 [23:16] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_MASK                0x00ff0000
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_SHIFT               16
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_1P0_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_0P5 [15:08] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_MASK                0x0000ff00
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_SHIFT               8
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P5_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_HZ :: RATIO_HZ_0P25 [07:00] */
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_MASK               0x000000ff
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_SHIFT              0
#define BCHP_AVS_TOP_CTRL_RMON_HZ_RATIO_HZ_0P25_DEFAULT            0x00000000

/***************************************************************************
 *RMON_VT - RMON_VT
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_VT :: VALID_VERSION [31:24] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_MASK               0xff000000
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_SHIFT              24
#define BCHP_AVS_TOP_CTRL_RMON_VT_VALID_VERSION_DEFAULT            0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_1P0 [23:16] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_MASK                0x00ff0000
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_SHIFT               16
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_1P0_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_0P5 [15:08] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_MASK                0x0000ff00
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_SHIFT               8
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P5_DEFAULT             0x00000000

/* AVS_TOP_CTRL :: RMON_VT :: RATIO_VT_0P25 [07:00] */
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_MASK               0x000000ff
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_SHIFT              0
#define BCHP_AVS_TOP_CTRL_RMON_VT_RATIO_VT_0P25_DEFAULT            0x00000000

/***************************************************************************
 *RMON_RAWR_INT_HZ - RMON_RAWR_INT_HZ
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_RAWR_INT_HZ :: reserved0 [31:30] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_reserved0_MASK          0xc0000000
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_reserved0_SHIFT         30

/* AVS_TOP_CTRL :: RMON_RAWR_INT_HZ :: AVERAGE_R_HZ_1UM [29:20] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_1UM_MASK   0x3ff00000
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_1UM_SHIFT  20
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_1UM_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: RMON_RAWR_INT_HZ :: AVERAGE_R_HZ_0P5UM [19:10] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P5UM_MASK 0x000ffc00
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P5UM_SHIFT 10
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P5UM_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: RMON_RAWR_INT_HZ :: AVERAGE_R_HZ_0P25UM [09:00] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P25UM_MASK 0x000003ff
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P25UM_SHIFT 0
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_HZ_AVERAGE_R_HZ_0P25UM_DEFAULT 0x00000000

/***************************************************************************
 *RMON_RAWR_INT_VT - RMON_RAWR_INT_VT
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_RAWR_INT_VT :: reserved0 [31:30] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_reserved0_MASK          0xc0000000
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_reserved0_SHIFT         30

/* AVS_TOP_CTRL :: RMON_RAWR_INT_VT :: AVERAGE_R_VT_1UM [29:20] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_1UM_MASK   0x3ff00000
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_1UM_SHIFT  20
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_1UM_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: RMON_RAWR_INT_VT :: AVERAGE_R_VT_0P5UM [19:10] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P5UM_MASK 0x000ffc00
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P5UM_SHIFT 10
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P5UM_DEFAULT 0x00000000

/* AVS_TOP_CTRL :: RMON_RAWR_INT_VT :: AVERAGE_R_VT_0P25UM [09:00] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P25UM_MASK 0x000003ff
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P25UM_SHIFT 0
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_INT_VT_AVERAGE_R_VT_0P25UM_DEFAULT 0x00000000

/***************************************************************************
 *RMON_RAWR_EXT - RMON_RAWR_EXT
 ***************************************************************************/
/* AVS_TOP_CTRL :: RMON_RAWR_EXT :: VALID_VERSION [31:24] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_VALID_VERSION_MASK         0xff000000
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_VALID_VERSION_SHIFT        24
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_VALID_VERSION_DEFAULT      0x00000000

/* AVS_TOP_CTRL :: RMON_RAWR_EXT :: reserved0 [23:10] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_reserved0_MASK             0x00fffc00
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_reserved0_SHIFT            10

/* AVS_TOP_CTRL :: RMON_RAWR_EXT :: AVERAGE_R_EXT [09:00] */
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_AVERAGE_R_EXT_MASK         0x000003ff
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_AVERAGE_R_EXT_SHIFT        0
#define BCHP_AVS_TOP_CTRL_RMON_RAWR_EXT_AVERAGE_R_EXT_DEFAULT      0x00000000

/***************************************************************************
 *AVS_CONVERGENCE_STATUS - AVS_CONVERGENCE_STATUS
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_CONVERGENCE_STATUS :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: AVS_CONVERGENCE_STATUS :: AVS_CONVERGENCE_STATUS_BIT [00:00] */
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_SHIFT 0
#define BCHP_AVS_TOP_CTRL_AVS_CONVERGENCE_STATUS_AVS_CONVERGENCE_STATUS_BIT_DEFAULT 0x00000000

/***************************************************************************
 *REVID - REVID
 ***************************************************************************/
/* AVS_TOP_CTRL :: REVID :: reserved0 [31:16] */
#define BCHP_AVS_TOP_CTRL_REVID_reserved0_MASK                     0xffff0000
#define BCHP_AVS_TOP_CTRL_REVID_reserved0_SHIFT                    16

/* AVS_TOP_CTRL :: REVID :: MAJOR [15:08] */
#define BCHP_AVS_TOP_CTRL_REVID_MAJOR_MASK                         0x0000ff00
#define BCHP_AVS_TOP_CTRL_REVID_MAJOR_SHIFT                        8

/* AVS_TOP_CTRL :: REVID :: MINOR [07:00] */
#define BCHP_AVS_TOP_CTRL_REVID_MINOR_MASK                         0x000000ff
#define BCHP_AVS_TOP_CTRL_REVID_MINOR_SHIFT                        0

/***************************************************************************
 *SPARE_LOW - SPARE LOW
 ***************************************************************************/
/* AVS_TOP_CTRL :: SPARE_LOW :: SPARE_LOW [31:00] */
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_MASK                 0xffffffff
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_SHIFT                0
#define BCHP_AVS_TOP_CTRL_SPARE_LOW_SPARE_LOW_DEFAULT              0x00000000

/***************************************************************************
 *SPARE_HIGH - SPARE HIGH
 ***************************************************************************/
/* AVS_TOP_CTRL :: SPARE_HIGH :: reserved0 [31:16] */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_reserved0_MASK                0xffff0000
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_reserved0_SHIFT               16

/* AVS_TOP_CTRL :: SPARE_HIGH :: SPARE_HIGH [15:00] */
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_MASK               0x0000ffff
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_SHIFT              0
#define BCHP_AVS_TOP_CTRL_SPARE_HIGH_SPARE_HIGH_DEFAULT            0x0000ffff

/***************************************************************************
 *AVS_STATUS_OUT - AVS STATUS OUT
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_STATUS_OUT :: reserved0 [31:02] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved0_MASK            0xfffffffc
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_reserved0_SHIFT           2

/* AVS_TOP_CTRL :: AVS_STATUS_OUT :: AVSTOP_STATUS_SPARE [01:00] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_MASK  0x00000003
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_SHIFT 0
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_OUT_AVSTOP_STATUS_SPARE_DEFAULT 0x00000000

/***************************************************************************
 *AVS_STATUS_IN - AVS STATUS IN
 ***************************************************************************/
/* AVS_TOP_CTRL :: AVS_STATUS_IN :: reserved0 [31:08] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_reserved0_MASK             0xffffff00
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_reserved0_SHIFT            8

/* AVS_TOP_CTRL :: AVS_STATUS_IN :: AVS_STATUS_IN [07:00] */
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_AVS_STATUS_IN_MASK         0x000000ff
#define BCHP_AVS_TOP_CTRL_AVS_STATUS_IN_AVS_STATUS_IN_SHIFT        0

/***************************************************************************
 *SRAM_POWER_GATE_OUT_AIO - SRAM POWER GATE OUT AIO
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AIO :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_AIO :: SRAM_PDA_OUT_AIO [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_SRAM_PDA_OUT_AIO_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_AIO_SRAM_PDA_OUT_AIO_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_AIO - SRAM POWER GATE IN AIO
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AIO :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_AIO :: SRAM_PDA_IN_AIO [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_AIO_SRAM_PDA_IN_AIO_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_BVND - SRAM POWER GATE OUT BVND
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVND :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVND :: SRAM_PDA_OUT_BVND [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_SRAM_PDA_OUT_BVND_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVND_SRAM_PDA_OUT_BVND_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_BVND - SRAM POWER GATE IN BVND
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_BVND :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_BVND :: SRAM_PDA_IN_BVND [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_SRAM_PDA_IN_BVND_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_SRAM_PDA_IN_BVND_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVND_SRAM_PDA_IN_BVND_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_BVN - SRAM POWER GATE OUT BVN
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVN :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_BVN :: SRAM_PDA_OUT_BVN [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_SRAM_PDA_OUT_BVN_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_BVN_SRAM_PDA_OUT_BVN_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_BVN - SRAM POWER GATE IN BVN
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_BVN :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_BVN :: SRAM_PDA_IN_BVN [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_BVN_SRAM_PDA_IN_BVN_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_DVPHR - SRAM POWER GATE OUT DVPHR
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DVPHR :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_DVPHR :: SRAM_PDA_OUT_DVPHR [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_SRAM_PDA_OUT_DVPHR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DVPHR_SRAM_PDA_OUT_DVPHR_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_DVPHR - SRAM POWER GATE IN DVPHR
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DVPHR :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_DVPHR :: SRAM_PDA_IN_DVPHR [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DVPHR_SRAM_PDA_IN_DVPHR_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_HVD1 - SRAM POWER GATE OUT HVD1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD1_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD1 :: SRAM_PDA_OUT_HVD1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD1_SRAM_PDA_OUT_HVD1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD1_SRAM_PDA_OUT_HVD1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_HVD1 - SRAM POWER GATE IN HVD1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD1 :: SRAM_PDA_IN_HVD1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_SRAM_PDA_IN_HVD1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_SRAM_PDA_IN_HVD1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD1_SRAM_PDA_IN_HVD1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_M2MC0 - SRAM POWER GATE OUT M2MC0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_M2MC0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_M2MC0 :: SRAM_PDA_OUT_M2MC0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC0_SRAM_PDA_OUT_M2MC0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC0_SRAM_PDA_OUT_M2MC0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_M2MC0 - SRAM POWER GATE IN M2MC0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_M2MC0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_M2MC0 :: SRAM_PDA_IN_M2MC0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_SRAM_PDA_IN_M2MC0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_SRAM_PDA_IN_M2MC0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC0_SRAM_PDA_IN_M2MC0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_M2MC1 - SRAM POWER GATE OUT M2MC1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_M2MC1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_M2MC1 :: SRAM_PDA_OUT_M2MC1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_SRAM_PDA_OUT_M2MC1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1_SRAM_PDA_OUT_M2MC1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_M2MC1 - SRAM POWER GATE IN M2MC1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_M2MC1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_M2MC1 :: SRAM_PDA_IN_M2MC1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_SRAM_PDA_IN_M2MC1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_SRAM_PDA_IN_M2MC1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1_SRAM_PDA_IN_M2MC1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_RAAGA0 - SRAM POWER GATE OUT RAAGA0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_RAAGA0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_RAAGA0 :: SRAM_PDA_OUT_RAAGA0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_SRAM_PDA_OUT_RAAGA0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0_SRAM_PDA_OUT_RAAGA0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_RAAGA0 - SRAM POWER GATE IN RAAGA0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_RAAGA0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_RAAGA0 :: SRAM_PDA_IN_RAAGA0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0_SRAM_PDA_IN_RAAGA0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_HVD0 - SRAM POWER GATE OUT HVD0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD0_reserved0_MASK  0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_HVD0 :: SRAM_PDA_OUT_HVD0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD0_SRAM_PDA_OUT_HVD0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_HVD0_SRAM_PDA_OUT_HVD0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_HVD0 - SRAM POWER GATE IN HVD0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_HVD0 :: SRAM_PDA_IN_HVD0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0_SRAM_PDA_IN_HVD0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0_SRAM_PDA_IN_HVD0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_HVD0_SRAM_PDA_IN_HVD0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_SID - SRAM POWER GATE OUT SID
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SID :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_SID :: SRAM_PDA_OUT_SID [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_SRAM_PDA_OUT_SID_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_SID_SRAM_PDA_OUT_SID_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_SID - SRAM POWER GATE IN SID
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SID :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_SID :: SRAM_PDA_IN_SID [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_SID_SRAM_PDA_IN_SID_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_GENET0 - SRAM POWER GATE OUT GENET0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET0 :: SRAM_PDA_OUT_GENET0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET0_SRAM_PDA_OUT_GENET0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET0_SRAM_PDA_OUT_GENET0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_GENET0 - SRAM POWER GATE IN GENET0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET0 :: SRAM_PDA_IN_GENET0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0_SRAM_PDA_IN_GENET0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0_SRAM_PDA_IN_GENET0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET0_SRAM_PDA_IN_GENET0_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_GENET1 - SRAM POWER GATE OUT GENET1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET1 :: SRAM_PDA_OUT_GENET1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET1_SRAM_PDA_OUT_GENET1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET1_SRAM_PDA_OUT_GENET1_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_GENET1 - SRAM POWER GATE IN GENET1
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET1 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET1 :: SRAM_PDA_IN_GENET1 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1_SRAM_PDA_IN_GENET1_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1_SRAM_PDA_IN_GENET1_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET1_SRAM_PDA_IN_GENET1_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_GENET2 - SRAM POWER GATE OUT GENET2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET2_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET2_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_GENET2 :: SRAM_PDA_OUT_GENET2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET2_SRAM_PDA_OUT_GENET2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_GENET2_SRAM_PDA_OUT_GENET2_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_GENET2 - SRAM POWER GATE IN GENET2
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET2 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_GENET2 :: SRAM_PDA_IN_GENET2 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2_SRAM_PDA_IN_GENET2_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2_SRAM_PDA_IN_GENET2_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_GENET2_SRAM_PDA_IN_GENET2_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_V3D - SRAM POWER GATE OUT V3D
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_V3D :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_V3D :: SRAM_PDA_OUT_V3D [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_SRAM_PDA_OUT_V3D_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_V3D_SRAM_PDA_OUT_V3D_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_V3D - SRAM POWER GATE IN V3D
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_V3D :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_V3D :: SRAM_PDA_IN_V3D [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_V3D_SRAM_PDA_IN_V3D_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_VEC - SRAM POWER GATE OUT VEC
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_VEC :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_reserved0_MASK   0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_reserved0_SHIFT  1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_VEC :: SRAM_PDA_OUT_VEC [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_SRAM_PDA_OUT_VEC_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VEC_SRAM_PDA_OUT_VEC_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_VEC - SRAM POWER GATE IN VEC
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_VEC :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_reserved0_MASK    0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_reserved0_SHIFT   1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_VEC :: SRAM_PDA_IN_VEC [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VEC_SRAM_PDA_IN_VEC_DEFAULT 0x00000000

/***************************************************************************
 *SRAM_POWER_GATE_OUT_VICE2_0 - SRAM POWER GATE OUT VICE2_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_VICE2_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VICE2_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VICE2_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_OUT_VICE2_0 :: SRAM_PDA_OUT_VICE2_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VICE2_0_SRAM_PDA_OUT_VICE2_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_VICE2_0_SRAM_PDA_OUT_VICE2_0_SHIFT 0

/***************************************************************************
 *SRAM_POWER_GATE_IN_VICE2_0 - SRAM POWER GATE IN VICE2_0
 ***************************************************************************/
/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_VICE2_0 :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_reserved0_MASK 0xfffffffe
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_reserved0_SHIFT 1

/* AVS_TOP_CTRL :: SRAM_POWER_GATE_IN_VICE2_0 :: SRAM_PDA_IN_VICE2_0 [00:00] */
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_SRAM_PDA_IN_VICE2_0_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_SRAM_PDA_IN_VICE2_0_SHIFT 0
#define BCHP_AVS_TOP_CTRL_SRAM_POWER_GATE_IN_VICE2_0_SRAM_PDA_IN_VICE2_0_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_BSP - MEMORY STANDBY BSP
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_BSP :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP_reserved0_MASK        0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP_reserved0_SHIFT       1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_BSP :: MEMORY_STANDBY_ENABLE_BSP [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_BSP_MEMORY_STANDBY_ENABLE_BSP_DEFAULT 0x00000000

/***************************************************************************
 *MEMORY_STANDBY_HIF - MEMORY STANDBY HIF
 ***************************************************************************/
/* AVS_TOP_CTRL :: MEMORY_STANDBY_HIF :: reserved0 [31:01] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_MASK        0xfffffffe
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF_reserved0_SHIFT       1

/* AVS_TOP_CTRL :: MEMORY_STANDBY_HIF :: MEMORY_STANDBY_ENABLE_HIF [00:00] */
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_MASK 0x00000001
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_SHIFT 0
#define BCHP_AVS_TOP_CTRL_MEMORY_STANDBY_HIF_MEMORY_STANDBY_ENABLE_HIF_DEFAULT 0x00000000

#endif /* #ifndef BCHP_AVS_TOP_CTRL_H__ */

/* End of File */
