Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Jul 11 23:16:13 2018
| Host         : TELOPS228 running 64-bit Service Pack 1  (build 7601)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0209A/fir_00251_proc_isc0209A_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_isc0209A
| Device       : xc7k160t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                        Instance                       |                                     Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_isc0209A                               |                                                                         (top) |      72580 |      66326 |    2788 | 3466 | 112914 |    202 |     85 |          100 |
|   (fir_00251_proc_isc0209A)                           |                                                                         (top) |         17 |         17 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                 |                                            fir_00251_proc_acq__parameterized0 |      67596 |      61375 |    2788 | 3433 | 104244 |    196 |     74 |           94 |
|     AEC_GEN                                           |                                                                           AEC |        312 |        312 |       0 |    0 |   1636 |      1 |      0 |            0 |
|       U1                                              |                                                                hder_extractor |         32 |         32 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                                hder_extractor |         29 |         29 |       0 |    0 |     77 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_623 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s10                                           |                                        double_sync_vector__parameterized4_625 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s11                                           |                                        double_sync_vector__parameterized4_622 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_624 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_621 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U2                                              |                                                                      AEC_Ctrl |        142 |        142 |       0 |    0 |    753 |      0 |      0 |            0 |
|         (U2)                                          |                                                                      AEC_Ctrl |         13 |         13 |       0 |    0 |     95 |      0 |      0 |            0 |
|         U0A                                           |                                                                   sync_resetn |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                            double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1C                                           |                                        double_sync_vector__parameterized6_181 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1D                                           |                                        double_sync_vector__parameterized0_182 |          0 |          0 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1E                                           |                                            double_sync_vector__parameterized2 |         24 |         24 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1F                                           |                                        double_sync_vector__parameterized2_183 |          8 |          8 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1G                                           |                                        double_sync_vector__parameterized6_184 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1H                                           |                                           double_sync_vector__parameterized10 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1I                                           |                                        double_sync_vector__parameterized0_185 |         13 |         13 |       0 |    0 |     26 |      0 |      0 |            0 |
|         U1J                                           |                                               double_sync__parameterized0_186 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1K                                           |                                       double_sync_vector__parameterized10_187 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U1L                                           |                                        double_sync_vector__parameterized6_188 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1M                                           |                                            double_sync_vector__parameterized8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1N                                           |                                        double_sync_vector__parameterized6_189 |         24 |         24 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U1P                                           |                                            double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1Q                                           |                                        double_sync_vector__parameterized2_190 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1R                                           |                                           double_sync_vector__parameterized12 |         10 |         10 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1S                                           |                                        double_sync_vector__parameterized2_191 |         46 |         46 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U1T                                           |                                               double_sync__parameterized0_192 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                    AEC_CUMSUM__parameterized0 |         83 |         83 |       0 |    0 |    266 |      0 |      0 |            0 |
|         (U3)                                          |                                                    AEC_CUMSUM__parameterized0 |         75 |         75 |       0 |    0 |    264 |      0 |      0 |            0 |
|         sreset_data_gen                               |                                                                sync_reset_180 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                            histogram_axis_tmi |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|         histogram_axis_tmi_struct                     |                                                     histogram_axis_tmi_struct |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|           axis16_histogram                            |                                                   axis16_histogram_ec93b64bc0 |         46 |         46 |       0 |    0 |    215 |      1 |      0 |            0 |
|       U7                                              |                                                                       AECPlus |          9 |          9 |       0 |    0 |    225 |      0 |      0 |            0 |
|         (U7)                                          |                                                                       AECPlus |          6 |          6 |       0 |    0 |    223 |      0 |      0 |            0 |
|         sresetn_gen                                   |                                                               sync_resetn_193 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BD                                                |                                                                    bd_wrapper |      30805 |      27292 |    2368 | 1145 |  27967 |     42 |     27 |            5 |
|       core_wrapper_i                                  |                                                                  core_wrapper |      30805 |      27292 |    2368 | 1145 |  27967 |     42 |     27 |            5 |
|         (core_wrapper_i)                              |                                                                  core_wrapper |        499 |        499 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_i                                        |                                                                          core |      30319 |      26806 |    2368 | 1145 |  27967 |     42 |     27 |            5 |
|           (core_i)                                    |                                                                          core |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           GND                                         |                                                                corecore_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                         |                                                            coreMCU_imp_QX0IMY |       3202 |       2906 |     120 |  176 |   3012 |     18 |      0 |            5 |
|           MIG_Calibration                             |                                                coreMIG_Calibration_imp_ECS5F8 |      14334 |      12278 |    1444 |  612 |  12971 |     24 |     27 |            0 |
|           MIG_Code                                    |                                                      coreMIG_Code_imp_118NPDQ |       7486 |       6442 |     788 |  256 |   7364 |      0 |      0 |            0 |
|           axi_gpio_0                                  |                                                         corecore_axi_gpio_0_0 |         34 |         34 |       0 |    0 |     66 |      0 |      0 |            0 |
|           axi_gps_uart                                |                                                       corecore_axi_gps_uart_0 |        330 |        319 |       0 |   11 |    300 |      0 |      0 |            0 |
|           axi_lens_uart                               |                                                      corecore_axi_lens_uart_1 |        329 |        318 |       0 |   11 |    300 |      0 |      0 |            0 |
|           axi_ndf_uart                                |                                                       corecore_axi_ndf_uart_2 |        330 |        319 |       0 |   11 |    300 |      0 |      0 |            0 |
|           axi_peripheral                              |                                                 coreaxi_peripheral_imp_WQ0R4M |       1209 |       1209 |       0 |    0 |    407 |      0 |      0 |            0 |
|           axi_quad_spi_0                              |                                                     corecore_axi_quad_spi_0_0 |        389 |        372 |      16 |    1 |    583 |      0 |      0 |            0 |
|           axi_timer_0                                 |                                                        corecore_axi_timer_0_0 |        255 |        255 |       0 |    0 |    212 |      0 |      0 |            0 |
|           axi_usb_uart                                |                                                       corecore_axi_usb_uart_3 |        328 |        317 |       0 |   11 |    300 |      0 |      0 |            0 |
|           clink_uart                                  |                                                         corecore_clink_uart_4 |        329 |        318 |       0 |   11 |    296 |      0 |      0 |            0 |
|           clk_wiz_1                                   |                                                          corecore_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                            |                                                   corecore_fpga_output_uart_5 |        328 |        317 |       0 |   11 |    296 |      0 |      0 |            0 |
|           fw_uart                                     |                                                            corecore_fw_uart_6 |        329 |        318 |       0 |   11 |    300 |      0 |      0 |            0 |
|           intr_concact                                |                                                       corecore_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                    |                                                           corecore_oem_uart_7 |        327 |        316 |       0 |   11 |    300 |      0 |      0 |            0 |
|           pleora_uart                                 |                                                        corecore_pleora_uart_8 |        329 |        318 |       0 |   11 |    300 |      0 |      0 |            0 |
|           power_management                            |                                                   corecore_power_management_1 |        114 |        114 |       0 |    0 |    193 |      0 |      0 |            0 |
|           proc_sys_reset_1                            |                                                   corecore_proc_sys_reset_1_0 |         17 |         16 |       0 |    1 |     32 |      0 |      0 |            0 |
|           xadc_wiz_1                                  |                                                         corecore_xadc_wiz_1_0 |        342 |        342 |       0 |    0 |    435 |      0 |      0 |            0 |
|     BUF_MNG                                           |                                                                     Buffering |       1744 |       1744 |       0 |    0 |   3187 |      4 |      0 |           13 |
|       (BUF_MNG)                                       |                                                                     Buffering |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       BUF_CTRL                                        |                                                                Buffering_Ctrl |         44 |         44 |       0 |    0 |   1005 |      0 |      0 |            0 |
|         (BUF_CTRL)                                    |                                                                Buffering_Ctrl |         31 |         31 |       0 |    0 |    371 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_680 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                        double_sync_vector__parameterized4_681 |          1 |          1 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized2_662 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2B                                           |                                        double_sync_vector__parameterized4_663 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2C                                           |                                        double_sync_vector__parameterized2_665 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2D                                           |                                        double_sync_vector__parameterized2_667 |          0 |          0 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U2E                                           |                                           double_sync_vector__parameterized14 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2F                                           |                                        double_sync_vector__parameterized2_670 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2G                                           |                                        double_sync_vector__parameterized2_671 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2H                                           |                                        double_sync_vector__parameterized4_672 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U2I                                           |                                        double_sync_vector__parameterized2_673 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2J                                           |                                       double_sync_vector__parameterized14_674 |          2 |          2 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U2K                                           |                                       double_sync_vector__parameterized10_675 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2L                                           |                                       double_sync_vector__parameterized10_676 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U2M                                           |                                        double_sync_vector__parameterized2_677 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2N                                           |                                        double_sync_vector__parameterized2_678 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|         U2O                                           |                                        double_sync_vector__parameterized2_679 |          0 |          0 |       0 |    0 |     46 |      0 |      0 |            0 |
|         U3A                                           |                                               double_sync__parameterized0_664 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3B                                           |                                               double_sync__parameterized0_666 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                           |                                               double_sync__parameterized0_668 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3D                                           |                                               double_sync__parameterized0_669 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       FSM                                             |                                                                 BUFFERING_FSM |        879 |        879 |       0 |    0 |    825 |      0 |      0 |           13 |
|         (FSM)                                         |                                                                 BUFFERING_FSM |        772 |        772 |       0 |    0 |    819 |      0 |      0 |           13 |
|         WL_sync                                       |                                               double_sync__parameterized0_661 |        103 |        103 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset                               |                                                                sync_reset_660 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         inst_sync_reset_n                             |                                                               sync_resetn_659 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                             ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                  ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                           moi_source_selector |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|         (U10)                                         |                                                           moi_source_selector |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_658 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                            axil32_to_native96 |         49 |         49 |       0 |    0 |     52 |      0 |      0 |            0 |
|         (U11)                                         |                                                            axil32_to_native96 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_657 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U16                                             |                                              axis32_hole_sync__parameterized0 |         59 |         59 |       0 |    0 |    117 |      0 |      0 |            0 |
|         (U16)                                         |                                              axis32_hole_sync__parameterized0 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                                    axis32_reg |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (U2)                                        |                                                                    axis32_reg |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_281 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                         axis32_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                         axis32_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_280 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U17                                             |                                               double_sync__parameterized0_278 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                              axis32_sw_2_1__parameterized0__1 |        218 |        218 |       0 |    0 |    320 |      0 |      0 |            0 |
|         (U2)                                          |                                              axis32_sw_2_1__parameterized0__1 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_647 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_650 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_650 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_653 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_651 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_651 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_652 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_648 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_648 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_655 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_649 |         83 |         83 |       0 |    0 |     87 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_649 |         81 |         81 |       0 |    0 |     85 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_654 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_646 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_646 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_656 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                             |                                                axis32_tid_gen__parameterized0 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                         |                                                axis32_tid_gen__parameterized0 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_283 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U21                                             |                                                       axis16_merge_axis32_276 |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|         U1                                            |                                                        ip_axis16_merge_axis32 |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                        |                                                        ip_axis16_merge_axis32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           inst                                        |        ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter |         38 |         38 |       0 |    0 |     71 |      0 |      0 |            0 |
|       U22                                             |                                            axis32_tid_gen__parameterized0_277 |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U22)                                         |                                            axis32_tid_gen__parameterized0_277 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_282 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 axis32_sw_2_1__parameterized0 |        230 |        230 |       0 |    0 |    344 |      0 |      0 |            0 |
|         (U3)                                          |                                                 axis32_sw_2_1__parameterized0 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                       fpa_trig_controller_284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_639 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_639 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_642 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                 |                                                     axis32_img_boundaries_640 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)             |                                                     axis32_img_boundaries_640 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_641 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                    |                                                                axis32_reg_637 |         69 |         69 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S0)                                |                                                                axis32_reg_637 |         67 |         67 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_644 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                    |                                                                axis32_reg_638 |         95 |         95 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S1)                                |                                                                axis32_reg_638 |         93 |         93 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_643 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                 |                                                                axis32_reg_636 |         59 |         59 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg_gen.S_out)                             |                                                                axis32_reg_636 |         56 |         56 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_645 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                              buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U0                                            |                              buffer_table_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           inst_blk_mem_gen                            |                                        buffer_table_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|       U5                                              |                                                 axis32_sw_1_2__parameterized0 |        173 |        173 |       0 |    0 |    340 |      0 |      0 |            0 |
|         (U5)                                          |                                                 axis32_sw_1_2__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_628 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                 |                                                     axis32_img_boundaries_630 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)             |                                                     axis32_img_boundaries_630 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                          |                                                               sync_resetn_633 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S0                                        |                                                                axis32_reg_629 |         58 |         58 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S0)                                    |                                                                axis32_reg_629 |         55 |         55 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_634 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S1                                        |                                                                axis32_reg_631 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S1)                                    |                                                                axis32_reg_631 |         53 |         53 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_632 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg.S_in                                      |                                                                axis32_reg_627 |         56 |         56 |       0 |    0 |    111 |      0 |      0 |            0 |
|           (reg.S_in)                                  |                                                                axis32_reg_627 |         54 |         54 |       0 |    0 |    109 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_635 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                             shift_registers_x__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                          t_axi4_stream32_fifo__parameterized0 |         37 |         37 |       0 |    0 |     89 |      1 |      0 |            0 |
|         (U8)                                          |                                          t_axi4_stream32_fifo__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d256.t_axi4_stream32_sfifo_d256_inst     |                                                    t_axi4_stream32_sfifo_d256 |         36 |         36 |       0 |    0 |     89 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_sfifo_d256fifo_generator_v11_0__parameterized0 |         36 |         36 |       0 |    0 |     89 |      1 |      0 |            0 |
|       U9                                              |                                                                axis32_img_sof |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U9)                                          |                                                                axis32_img_sof |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_626 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     BULK_USART                                        |                                                                         USART |        421 |        421 |       0 |    0 |    647 |      2 |      0 |            0 |
|       (BULK_USART)                                    |                                                                         USART |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                                      USART_TX |         14 |         14 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                             |                                                                    RX_COUNTER |         55 |         55 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                         |                                                                    RX_COUNTER |         33 |         33 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_238 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_239 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                             |                                                                    usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U0                                            |                                                  usart_mmcmusart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                usart_mmcm_rst__parameterized0 |          8 |          8 |       0 |    0 |     17 |      0 |      0 |            0 |
|         (U2)                                          |                                                usart_mmcm_rst__parameterized0 |          6 |          6 |       0 |    0 |     15 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_237 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                 USART_TO_AXIS |         50 |         50 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                          |                                                                 USART_TO_AXIS |         47 |         47 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_236 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                      t_axi4_stream32_fifo__parameterized2_223 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U4)                                          |                                      t_axi4_stream32_fifo__parameterized2_223 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                                    t_axi4_stream32_afifo_d512 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |                t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U6                                              |                                                                 AXIS_TO_USART |        111 |        111 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                          |                                                                 AXIS_TO_USART |        107 |        107 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_235 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                      t_axi4_stream32_fifo__parameterized2_224 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U7)                                          |                                      t_axi4_stream32_fifo__parameterized2_224 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1856 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1857 |         64 |         64 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U8                                              |                                                                      USART_RX |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                          |                                                                      USART_RX |          9 |          9 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_234 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                                    Usart_Ctrl |         37 |         37 |       0 |    0 |    171 |      0 |      0 |            0 |
|         (U9)                                          |                                                                    Usart_Ctrl |          8 |          8 |       0 |    0 |     62 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_225 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                           |                                               double_sync__parameterized0_226 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                               double_sync__parameterized0_228 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_230 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                        double_sync_vector__parameterized0_227 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3A                                           |                                        double_sync_vector__parameterized0_229 |          0 |          0 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U3B                                           |                                        double_sync_vector__parameterized4_231 |          4 |          4 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3C                                           |                                           double_sync_vector__parameterized18 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                           |                                                    gh_stretch__parameterized0 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                           |                                                gh_stretch__parameterized0_232 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                           |                                                gh_stretch__parameterized0_233 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                             |                                                   calibration__parameterized0 |      23915 |      21799 |       0 | 2116 |  52393 |    122 |     31 |           73 |
|       CONFIG                                          |                                                                  calib_config |        181 |        181 |       0 |    0 |   3574 |      0 |      0 |            0 |
|         (CONFIG)                                      |                                                                  calib_config |        170 |        170 |       0 |    0 |   3560 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_565 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         fpipe_stretch                                 |                                                    gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|         sync_done                                     |                                               double_sync__parameterized0_566 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_dval                                     |                                               double_sync__parameterized0_568 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_mb_cfg                                   |                                               double_sync__parameterized0_567 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       RAM                                             |                                                               calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                               calib_param_ramblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                         calib_param_ramblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       SEL                                             |                                                               calib_block_sel |        806 |        806 |       0 |    0 |   1850 |      0 |      0 |            0 |
|         (SEL)                                         |                                                               calib_block_sel |        634 |        634 |       0 |    0 |   1848 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_593 |        172 |        172 |       0 |    0 |      2 |      0 |      0 |            0 |
|       SEQ                                             |                                         calib_param_sequencer__parameterized0 |         94 |         94 |       0 |    0 |   1025 |      0 |      0 |            0 |
|         (SEQ)                                         |                                         calib_param_sequencer__parameterized0 |         88 |         88 |       0 |    0 |   1023 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_592 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                              |                                                                           FCC |        908 |        784 |       0 |  124 |   2054 |      3 |      3 |            6 |
|         U1                                            |                                                            fp32_axis_mult_550 |        183 |        145 |       0 |   38 |    415 |      0 |      0 |            2 |
|           (U1)                                        |                                                            fp32_axis_mult_550 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                             ip_fp32_axis_mult |        182 |        144 |       0 |   38 |    411 |      0 |      0 |            2 |
|         U14                                           |                                          param_fifo_block__parameterized0_553 |         54 |         54 |       0 |    0 |    184 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_563 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_562 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|           param_fifo                                  |                                                            fwft_sfifo_w32_d16 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U2                                            |                                                            fp32_axis_mult_551 |        183 |        145 |       0 |   38 |    415 |      0 |      0 |            2 |
|           (U2)                                        |                                                            fp32_axis_mult_551 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2239 |        182 |        144 |       0 |   38 |    411 |      0 |      0 |            2 |
|         U3                                            |                                                            fp32_axis_mult_552 |        167 |        138 |       0 |   29 |    375 |      0 |      0 |            2 |
|           (U3)                                        |                                                            fp32_axis_mult_552 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2244 |        165 |        136 |       0 |   29 |    375 |      0 |      0 |            2 |
|         U4                                            |                                      t_axi4_stream32_fifo__parameterized4_554 |         31 |         31 |       0 |    0 |     81 |      1 |      0 |            0 |
|           (U4)                                        |                                      t_axi4_stream32_fifo__parameterized4_554 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD248 |         30 |         30 |       0 |    0 |     81 |      1 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_555 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_555 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_561 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                          param_fifo_block__parameterized2_556 |         73 |         73 |       0 |    0 |    200 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_559 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized6_558 |         48 |         48 |       0 |    0 |     93 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2514 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U7                                            |                                           axis_fi32tofp32__parameterized0_557 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fi32tofp32 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|       U12                                             |                                               axis_fi32tofp32__parameterized2 |        181 |        155 |       0 |   26 |    314 |      0 |      0 |            0 |
|         (U12)                                         |                                               axis_fi32tofp32__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD2092 |        179 |        153 |       0 |   26 |    314 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD2093 |        179 |        153 |       0 |   26 |    314 |      0 |      0 |            0 |
|       U14                                             |                                               axis_fi32tofp32__parameterized0 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|         U1                                            |                                                     ip_axis_fi32tofp32_HD2096 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|           U0                                          |                  ip_axis_fi32tofp32floating_point_v7_0__parameterized0_HD2097 |        216 |        197 |       0 |   19 |    349 |      0 |      0 |            0 |
|       U15                                             |                                      t_axi4_stream16_fifo__parameterized0_322 |         34 |         34 |       0 |    0 |     56 |      0 |      1 |            0 |
|         (U15)                                         |                                      t_axi4_stream16_fifo__parameterized0_322 |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                                     t_axi4_stream16_sfifo_d16 |         24 |         24 |       0 |    0 |     56 |      0 |      1 |            0 |
|           U0                                          |                 t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |     56 |      0 |      1 |            0 |
|       U16                                             |                                              param_fifo_block__parameterized2 |         73 |         73 |       0 |    0 |    200 |      1 |      2 |            0 |
|         U1                                            |                                                          native_to_axis32_590 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           (U1)                                        |                                                          native_to_axis32_590 |          0 |          0 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_591 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                      t_axi4_stream32_fifo__parameterized6_589 |         48 |         48 |       0 |    0 |     93 |      1 |      1 |            0 |
|           (U4)                                        |                                      t_axi4_stream32_fifo__parameterized6_589 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d1024.t_axi4_stream32_sfifo_d1024_inst |                                            t_axi4_stream32_sfifo_d1024_HD1716 |         47 |         47 |       0 |    0 |     93 |      1 |      1 |            0 |
|         param_fifo                                    |                                                     fwft_sfifo_w32_d16_HD2535 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w32_d16fifo_generator_v11_0__parameterized0_HD2536 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|       U17                                             |                                             badpixel_replacer__parameterized0 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U17)                                         |                                             badpixel_replacer__parameterized0 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                            |                                                               sync_resetn_588 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U18                                             |                                               ddr_aoi_add_gen__parameterized0 |        125 |        125 |       0 |    0 |    200 |      0 |      0 |            1 |
|         (U18)                                         |                                               ddr_aoi_add_gen__parameterized0 |        119 |        119 |       0 |    0 |    198 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_586 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                             |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U19)                                         |                                                                 axis16_sw_1_2 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_585 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                           FSU |       3653 |       3243 |       0 |  410 |   7695 |     10 |      7 |           14 |
|         U1                                            |                                                        fp32_axis_subtract_524 |        326 |        289 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U1)                                        |                                                        fp32_axis_subtract_524 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                         ip_fp32_axis_subtract |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U10                                           |                                      t_axi4_stream32_fifo__parameterized0_516 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U10)                                       |                                      t_axi4_stream32_fifo__parameterized0_516 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD676 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U11                                           |                                          param_fifo_block__parameterized0_517 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_548 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_547 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2556 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U12                                           |                                          param_fifo_block__parameterized0_518 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_545 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_544 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2577 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U13                                           |                                          param_fifo_block__parameterized2_520 |         73 |         73 |       0 |    0 |    208 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_542 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized6_541 |         48 |         48 |       0 |    0 |    101 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2598 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U14                                           |                                                             fp32_axis_add_521 |        324 |        289 |       0 |   35 |    588 |      0 |      0 |            2 |
|           (U14)                                       |                                                             fp32_axis_add_521 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                              ip_fp32_axis_add |        323 |        288 |       0 |   35 |    584 |      0 |      0 |            2 |
|         U15                                           |                                               axis_fi32tofp32__parameterized4 |        175 |        148 |       0 |   27 |    278 |      0 |      0 |            0 |
|           (U15)                                       |                                               axis_fi32tofp32__parameterized4 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2100 |        172 |        145 |       0 |   27 |    278 |      0 |      0 |            0 |
|         U16                                           |                                               axis_fi32tofp32__parameterized6 |        224 |        198 |       0 |   26 |    365 |      0 |      0 |            0 |
|           (U16)                                       |                                               axis_fi32tofp32__parameterized6 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2104 |        223 |        197 |       0 |   26 |    365 |      0 |      0 |            0 |
|         U18                                           |                                                             fp32_axis_add_526 |        325 |        289 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U18)                                       |                                                             fp32_axis_add_526 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2340 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U19                                           |                                                            fp32_axis_mult_527 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2249 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U2                                            |                                      t_axi4_stream32_fifo__parameterized0_525 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U2)                                        |                                      t_axi4_stream32_fifo__parameterized0_525 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD697 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U22                                           |                                                            fp32_axis_mult_519 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2254 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U24                                           |                                                            fp32_axis_mult_522 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2259 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|         U25                                           |                                           axis_fi32tofp32__parameterized8_523 |        175 |        149 |       0 |   26 |    286 |      0 |      0 |            0 |
|           (U25)                                       |                                           axis_fi32tofp32__parameterized8_523 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2108 |        173 |        147 |       0 |   26 |    286 |      0 |      0 |            0 |
|         U3                                            |                                                          fp32_axis_divide_528 |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|           (U3)                                        |                                                          fp32_axis_divide_528 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_divide |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|         U4                                            |                                                            fp32_axis_mult_529 |        187 |        147 |       0 |   40 |    435 |      0 |      0 |            2 |
|           (U4)                                        |                                                            fp32_axis_mult_529 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2264 |        186 |        146 |       0 |   40 |    431 |      0 |      0 |            2 |
|         U5                                            |                                      t_axi4_stream32_fifo__parameterized0_530 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U5)                                        |                                      t_axi4_stream32_fifo__parameterized0_530 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD718 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U6                                            |                                          param_fifo_block__parameterized0_531 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_539 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_538 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2619 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U7                                            |                                          param_fifo_block__parameterized2_532 |         72 |         72 |       0 |    0 |    208 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_536 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized6_535 |         48 |         48 |       0 |    0 |    101 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2640 |         23 |         23 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U8                                            |                                      t_axi4_stream32_fifo__parameterized0_533 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U8)                                        |                                      t_axi4_stream32_fifo__parameterized0_533 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD739 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U9                                            |                                      t_axi4_stream32_fifo__parameterized0_534 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U9)                                        |                                      t_axi4_stream32_fifo__parameterized0_534 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD760 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|       U20                                             |                                                                 axis16_sw_2_1 |         32 |         32 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U20)                                         |                                                                 axis16_sw_2_1 |         31 |         31 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_611 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U22                                             |                                               axis_fp32tofi32__parameterized0 |        266 |        259 |       0 |    7 |    333 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                      axis_fp32tofi32round_610 |        266 |        259 |       0 |    7 |    333 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                      axis_fp32tofi32round_610 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                            ip_axis_fp32tofi32 |        241 |        234 |       0 |    7 |    333 |      0 |      0 |            0 |
|       U23                                             |                                                axis_fi32tou16__parameterized0 |          3 |          3 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U23)                                         |                                                axis_fi32tou16__parameterized0 |          2 |          2 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_609 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U24                                             |                                                              ddr_data_decoder |         14 |         14 |       0 |    0 |     92 |      0 |      0 |            0 |
|         U2                                            |                                                          native_to_axis32_598 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U2)                                        |                                                          native_to_axis32_598 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_605 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                          native_to_axis32_599 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U3)                                        |                                                          native_to_axis32_599 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_604 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                          native_to_axis32_600 |          1 |          1 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U4)                                        |                                                          native_to_axis32_600 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_603 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                          native_to_axis32_601 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                          native_to_axis32_601 |          1 |          1 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_602 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                          native_to_axis32_596 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           (U6)                                        |                                                          native_to_axis32_596 |          1 |          1 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_608 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          native_to_axis32_597 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           (U7)                                        |                                                          native_to_axis32_597 |          1 |          1 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_607 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                                               native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|           (U8)                                        |                                                               native_to_axis8 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_606 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                             |                                                            axis16_auto_sw_1_2 |         27 |         27 |       0 |    0 |     93 |      0 |      0 |            0 |
|         (U25)                                         |                                                            axis16_auto_sw_1_2 |          4 |          4 |       0 |    0 |     91 |      0 |      0 |            0 |
|         U1                                            |                                                               sync_resetn_682 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                             |                                                            axis32_fanout2_319 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U27)                                         |                                                            axis32_fanout2_319 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD2175 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD2176 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U28                                             |                                                 axis32_sw_3_1__parameterized0 |         42 |         42 |       0 |    0 |     42 |      0 |      0 |            0 |
|         (U28)                                         |                                                 axis32_sw_3_1__parameterized0 |         40 |         40 |       0 |    0 |     40 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_595 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                             |                                           axis_fp32tofi32__parameterized0_320 |        265 |        258 |       0 |    7 |    333 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                      axis_fp32tofi32round_594 |        265 |        258 |       0 |    7 |    333 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                      axis_fp32tofi32round_594 |         25 |         25 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD2057 |        240 |        233 |       0 |    7 |    333 |      0 |      0 |            0 |
|       U3                                              |                                                           NLC__parameterized0 |       7642 |       6886 |       0 |  756 |  15423 |     47 |      7 |           28 |
|         POW2_B_EXP                                    |                                          param_fifo_block__parameterized0_414 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_508 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_507 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2661 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         POW2_M_EXP                                    |                                          param_fifo_block__parameterized0_413 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_511 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_510 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2682 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         RANGE_OFF                                     |                                          param_fifo_block__parameterized2_419 |         73 |         73 |       0 |    0 |    200 |      1 |      2 |            0 |
|           U1                                          |                                                          native_to_axis32_505 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized6_504 |         48 |         48 |       0 |    0 |     93 |      1 |      1 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2703 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U1                                            |                                                        fp32_axis_subtract_425 |        326 |        289 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U1)                                        |                                                        fp32_axis_subtract_425 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD2014 |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U10                                           |                                                            fp32_axis_mult_415 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2269 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U11                                           |                                      t_axi4_stream32_fifo__parameterized0_416 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U11)                                       |                                      t_axi4_stream32_fifo__parameterized0_416 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD781 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U12                                           |                                      t_axi4_stream32_fifo__parameterized0_417 |         38 |         38 |       0 |    0 |     84 |      1 |      0 |            0 |
|           (U12)                                       |                                      t_axi4_stream32_fifo__parameterized0_417 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD802 |         38 |         38 |       0 |    0 |     84 |      1 |      0 |            0 |
|         U13                                           |                                      t_axi4_stream32_fifo__parameterized0_420 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U13)                                       |                                      t_axi4_stream32_fifo__parameterized0_420 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                              t_axi4_stream32_sfifo_d256_HD823 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U14                                           |                                          param_fifo_block__parameterized0_421 |         54 |         54 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_502 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_501 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2724 |         23 |         23 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized0 |       3285 |       3030 |       0 |  255 |   6395 |     33 |      1 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized0 |        184 |        184 |       0 |    0 |    311 |     15 |      1 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized0 |       3101 |       2846 |       0 |  255 |   6084 |     18 |      0 |           10 |
|         U16                                           |                                                            axis32_fanout2_423 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                            axis32_fanout2_423 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD2190 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                           axis_fi32tofp32__parameterized2_424 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2124 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U18                                           |                                           axis_fi32tofp32__parameterized2_428 |        180 |        154 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2128 |        180 |        154 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U2                                            |                                                             fp32_axis_add_430 |        301 |        276 |       0 |   25 |    532 |      0 |      0 |            2 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2348 |        301 |        276 |       0 |   25 |    532 |      0 |      0 |            2 |
|         U23                                           |                                                            fp32_axis_mult_422 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2284 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U26                                           |                                                            fp32_axis_mult_427 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2289 |        176 |        140 |       0 |   36 |    415 |      0 |      0 |            2 |
|         U27                                           |                                                            fp32_axis_mult_429 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2294 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U3                                            |                                                          fp32_axis_divide_431 |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|           (U3)                                        |                                                          fp32_axis_divide_431 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2440 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|         U4                                            |                                      t_axi4_stream32_fifo__parameterized0_432 |         39 |         39 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (U4)                                        |                                      t_axi4_stream32_fifo__parameterized0_432 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1012 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|         U5                                            |                                                            axis32_fanout2_434 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                            axis32_fanout2_434 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD2193 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                        fp32_axis_subtract_435 |        324 |        288 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U6)                                        |                                                        fp32_axis_subtract_435 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD2026 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U7                                            |                                                             fp32_axis_add_436 |        326 |        289 |       0 |   37 |    588 |      0 |      0 |            2 |
|           (U7)                                        |                                                             fp32_axis_add_436 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2352 |        325 |        288 |       0 |   37 |    584 |      0 |      0 |            2 |
|         U8                                            |                                                            fp32_axis_mult_437 |        188 |        147 |       0 |   41 |    435 |      0 |      0 |            2 |
|           (U8)                                        |                                                            fp32_axis_mult_437 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2299 |        187 |        146 |       0 |   41 |    431 |      0 |      0 |            2 |
|         U9                                            |                                      t_axi4_stream32_fifo__parameterized0_438 |         37 |         37 |       0 |    0 |     58 |      1 |      0 |            0 |
|           (U9)                                        |                                      t_axi4_stream32_fifo__parameterized0_438 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1033 |         36 |         36 |       0 |    0 |     58 |      1 |      0 |            0 |
|         Xi_fifo                                       |                                      t_axi4_stream32_fifo__parameterized0_426 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                                      t_axi4_stream32_fifo__parameterized0_426 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1054 |         37 |         37 |       0 |    0 |     85 |      1 |      0 |            0 |
|         data_fifo                                     |                                     t_axi4_stream32_fifo__parameterized13_433 |         54 |         54 |       0 |    0 |     63 |      3 |      0 |            0 |
|           (data_fifo)                                 |                                     t_axi4_stream32_fifo__parameterized13_433 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream32_sfifo_d2048_inst |                                                   t_axi4_stream32_sfifo_d2048 |         53 |         53 |       0 |    0 |     63 |      3 |      0 |            0 |
|         offset_fixtofp32                              |                                               axis_fi32tofp32__parameterized8 |        175 |        148 |       0 |   27 |    286 |      0 |      0 |            0 |
|           (offset_fixtofp32)                          |                                               axis_fi32tofp32__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2132 |        173 |        146 |       0 |   27 |    286 |      0 |      0 |            0 |
|         pow2_offset_exp                               |                                          param_fifo_block__parameterized0_412 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_514 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_513 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2745 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         range_fixtofp32                               |                                           axis_fi32tofp32__parameterized8_418 |        176 |        149 |       0 |   27 |    286 |      0 |      0 |            0 |
|           (range_fixtofp32)                           |                                           axis_fi32tofp32__parameterized8_418 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2136 |        174 |        147 |       0 |   27 |    286 |      0 |      0 |            0 |
|       U30                                             |                                            axis_fi32tou16__parameterized0_326 |          1 |          1 |       0 |    0 |     50 |      0 |      0 |            0 |
|         (U30)                                         |                                            axis_fi32tou16__parameterized0_326 |          0 |          0 |       0 |    0 |     48 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_329 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                             |                                      t_axi4_stream16_fifo__parameterized0_328 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2894 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2895 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|       U32                                             |                                          t_axi4_stream16_fifo__parameterized0 |         26 |         26 |       0 |    0 |     65 |      0 |      1 |            0 |
|         (U32)                                         |                                          t_axi4_stream16_fifo__parameterized0 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream16_sfifo_d16_inst       |                                              t_axi4_stream16_sfifo_d16_HD2915 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|           U0                                          |          t_axi4_stream16_sfifo_d16fifo_generator_v11_0__parameterized0_HD2916 |         24 |         24 |       0 |    0 |     65 |      0 |      1 |            0 |
|       U33                                             |                                                            axis16_auto_sw_2_1 |         16 |         16 |       0 |    0 |     34 |      0 |      0 |            0 |
|         (U33)                                         |                                                            axis16_auto_sw_2_1 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_616 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U34                                             |                                                                fp32_axis_mult |        176 |        143 |       0 |   33 |    394 |      0 |      0 |            2 |
|         (U34)                                         |                                                                fp32_axis_mult |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_fp32_axis_mult_HD2304 |        175 |        142 |       0 |   33 |    391 |      0 |      0 |            2 |
|           U0                                          |                   ip_fp32_axis_multfloating_point_v7_0__parameterized0_HD2305 |        175 |        142 |       0 |   33 |    391 |      0 |      0 |            2 |
|       U35                                             |                                                              native_to_axis32 |          1 |          1 |       0 |    0 |     35 |      0 |      0 |            0 |
|         (U35)                                         |                                                              native_to_axis32 |          0 |          0 |       0 |    0 |     33 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_615 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U36                                             |                                                              calib_status_gen |        173 |        173 |       0 |    0 |    162 |      0 |      0 |            0 |
|         (U36)                                         |                                                              calib_status_gen |         45 |         45 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_614 |        128 |        128 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U37                                             |                                           t_axi4_stream8_fifo__parameterized0 |         55 |         55 |       0 |    0 |     73 |      0 |      1 |            0 |
|         (U37)                                         |                                           t_axi4_stream8_fifo__parameterized0 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_d16.t_axi4_stream8_sfifo_d2048_inst      |                                                    t_axi4_stream8_sfifo_d2048 |         51 |         51 |       0 |    0 |     72 |      0 |      1 |            0 |
|           U0                                          |                t_axi4_stream8_sfifo_d2048fifo_generator_v11_0__parameterized0 |         51 |         51 |       0 |    0 |     72 |      0 |      1 |            0 |
|       U38                                             |                                              badpixel_handler__parameterized0 |         28 |         28 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U38)                                         |                                              badpixel_handler__parameterized0 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_613 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U39                                             |                                                         pixel_saturation_flag |          1 |          1 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U39)                                         |                                                         pixel_saturation_flag |          0 |          0 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_612 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                           RQC__parameterized0 |       5736 |       5177 |       0 |  559 |  11479 |     55 |      3 |           20 |
|         U1                                            |                                          param_fifo_block__parameterized0_344 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_353 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_352 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2766 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U10                                           |                                          param_fifo_block__parameterized2_337 |         72 |         72 |       0 |    0 |    169 |      1 |      1 |            0 |
|           (U10)                                       |                                          param_fifo_block__parameterized2_337 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                          native_to_axis32_410 |          1 |          1 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                          |                                          t_axi4_stream32_fifo__parameterized6 |         47 |         47 |       0 |    0 |     63 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2787 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U11                                           |                                      t_axi4_stream32_fifo__parameterized4_338 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (U11)                                       |                                      t_axi4_stream32_fifo__parameterized4_338 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD458 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|         U13                                           |                                      t_axi4_stream32_fifo__parameterized4_339 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (U13)                                       |                                      t_axi4_stream32_fifo__parameterized4_339 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD479 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|         U14                                           |                                          param_fifo_block__parameterized0_340 |         55 |         55 |       0 |    0 |    183 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_408 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_407 |         30 |         30 |       0 |    0 |     76 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2808 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U15                                           |                                              axis_lut_a32_d32__parameterized2 |       3344 |       3087 |       0 |  257 |   6409 |     48 |      0 |           10 |
|           U1                                          |                                         axis_lut_core_a32_d32__parameterized2 |        245 |        245 |       0 |    0 |    320 |     30 |      0 |            0 |
|           U2                                          |                                             axis_lut_X_to_ADD__parameterized2 |       3100 |       2843 |       0 |  257 |   6089 |     18 |      0 |           10 |
|         U16                                           |                                                            axis32_fanout2_341 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U16)                                       |                                                            axis32_fanout2_341 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD2208 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U17                                           |                                           axis_fi32tofp32__parameterized2_342 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2152 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U18                                           |                                           axis_fi32tofp32__parameterized2_345 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fi32tofp32_HD2156 |        181 |        155 |       0 |   26 |    326 |      0 |      0 |            0 |
|         U2                                            |                                                              fp32_axis_sqroot |        518 |        455 |       0 |   63 |   1114 |      0 |      0 |            0 |
|           (U2)                                        |                                                              fp32_axis_sqroot |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                           ip_fp32_axis_sqroot |        517 |        454 |       0 |   63 |   1114 |      0 |      0 |            0 |
|         U3                                            |                                                            fp32_axis_mult_346 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2319 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         U4                                            |                                      t_axi4_stream32_fifo__parameterized0_347 |         39 |         39 |       0 |    0 |     93 |      1 |      0 |            0 |
|           (U4)                                        |                                      t_axi4_stream32_fifo__parameterized0_347 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d256.t_axi4_stream32_sfifo_d256_inst   |                                             t_axi4_stream32_sfifo_d256_HD1243 |         38 |         38 |       0 |    0 |     93 |      1 |      0 |            0 |
|         U5                                            |                                                            axis32_fanout2_348 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U5)                                        |                                                            axis32_fanout2_348 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_axis32_fanout2_HD2211 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                                        fp32_axis_subtract_349 |        324 |        288 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U6)                                        |                                                        fp32_axis_subtract_349 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD2038 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U7                                            |                                                            fp32_axis_mult_350 |        188 |        147 |       0 |   41 |    435 |      0 |      0 |            2 |
|           (U7)                                        |                                                            fp32_axis_mult_350 |          1 |          1 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2324 |        187 |        146 |       0 |   41 |    431 |      0 |      0 |            2 |
|         U8                                            |                                                                 fp32_axis_add |        326 |        290 |       0 |   36 |    588 |      0 |      0 |            2 |
|           (U8)                                        |                                                                 fp32_axis_add |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                       ip_fp32_axis_add_HD2360 |        324 |        288 |       0 |   36 |    584 |      0 |      0 |            2 |
|         U9                                            |                                                            fp32_axis_mult_351 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|           U1                                          |                                                      ip_fp32_axis_mult_HD2329 |        177 |        140 |       0 |   37 |    415 |      0 |      0 |            2 |
|         Xi_fifo                                       |                                      t_axi4_stream32_fifo__parameterized4_343 |         31 |         31 |       0 |    0 |     77 |      1 |      0 |            0 |
|           (Xi_fifo)                                   |                                      t_axi4_stream32_fifo__parameterized4_343 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst     |                                               t_axi4_stream32_sfifo_d64_HD542 |         30 |         30 |       0 |    0 |     77 |      1 |      0 |            0 |
|       U40                                             |                                         pixel_saturation_repl__parameterized0 |          2 |          2 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U40)                                         |                                         pixel_saturation_repl__parameterized0 |          1 |          1 |       0 |    0 |     22 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_587 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U41                                             |                                                           calib_fast_hder_gen |        147 |        147 |       0 |    0 |    240 |      0 |      0 |            0 |
|         (U41)                                         |                                                           calib_fast_hder_gen |        110 |        110 |       0 |    0 |    238 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_584 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U42                                             |                                            video_data_handler__parameterized0 |        131 |        131 |       0 |    0 |    209 |      0 |      1 |            0 |
|         U1                                            |                                                      axis16_hder_extractor__1 |         35 |         35 |       0 |    0 |     82 |      0 |      0 |            0 |
|           (U1)                                        |                                                      axis16_hder_extractor__1 |         31 |         31 |       0 |    0 |     46 |      0 |      0 |            0 |
|           r0                                          |                                                                sync_reset_684 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|           s10                                         |                                        double_sync_vector__parameterized4_686 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s13                                         |                                        double_sync_vector__parameterized4_683 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           s6                                          |                                               double_sync__parameterized0_685 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                          video_ehdri_selector |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                                video_ehdri_SM |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U3                                            |                                                                  video_freeze |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                               video_freeze_SM |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U39                                           |                                       t_axi4_stream8_fifo__parameterized0_578 |         57 |         57 |       0 |    0 |     72 |      0 |      1 |            0 |
|           (U39)                                       |                                       t_axi4_stream8_fifo__parameterized0_578 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream8_sfifo_d2048_inst    |                                             t_axi4_stream8_sfifo_d2048_HD2412 |         52 |         52 |       0 |    0 |     72 |      0 |      1 |            0 |
|         U4                                            |                                                     video_fwposition_selector |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                           video_fwposition_SM |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|         U40                                           |                                          badpixel_handler__parameterized0_577 |         27 |         27 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U40)                                       |                                          badpixel_handler__parameterized0_577 |         27 |         27 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_580 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U42                                           |                                         badpixel_replacer__parameterized0_576 |          1 |          1 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U42)                                       |                                         badpixel_replacer__parameterized0_576 |          0 |          0 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U0                                          |                                                               sync_resetn_583 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U43                                             |                                                                 axis8_fanout2 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U43)                                         |                                                                 axis8_fanout2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                              ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |                    ip_axis8_fanout2axis_broadcaster_v1_1_top_ip_axis8_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U44                                             |                                                         axis16_hder_extractor |         74 |         74 |       0 |    0 |    142 |      0 |      0 |            0 |
|         (U44)                                         |                                                         axis16_hder_extractor |         33 |         33 |       0 |    0 |     66 |      0 |      0 |            0 |
|         r0                                            |                                                                sync_reset_690 |         41 |         41 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s11                                           |                                       double_sync_vector__parameterized18_688 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         s12                                           |                                               double_sync__parameterized0_689 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s6                                            |                                               double_sync__parameterized0_691 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         s9                                            |                                        double_sync_vector__parameterized2_687 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|       U45                                             |                                           axis_fp32tofi32__parameterized0_323 |        263 |        260 |       0 |    3 |    317 |      0 |      0 |            0 |
|         round_case_gen.U2                             |                                                      axis_fp32tofi32round_575 |        263 |        260 |       0 |    3 |    317 |      0 |      0 |            0 |
|           (round_case_gen.U2)                         |                                                      axis_fp32tofi32round_575 |         31 |         31 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                          |                                                     ip_axis_fp32tofi32_HD2072 |        232 |        229 |       0 |    3 |    317 |      0 |      0 |            0 |
|       U46                                             |                                                  param16_fifo__parameterized0 |         54 |         54 |       0 |    0 |    167 |      1 |      1 |            0 |
|         blk_param_fifo0                               |                                          param_fifo_block__parameterized0_571 |         54 |         54 |       0 |    0 |    167 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_573 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_572 |         29 |         29 |       0 |    0 |     60 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2829 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|       U47                                             |                                                          axil32_to_native_324 |         73 |         73 |       0 |    0 |     80 |      0 |      0 |            0 |
|         (U47)                                         |                                                          axil32_to_native_324 |          1 |          1 |       0 |    0 |     78 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_570 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U48                                             |                                                axis_fi32tou16__parameterized2 |         17 |         17 |       0 |    0 |     38 |      0 |      0 |            0 |
|         (U48)                                         |                                                axis_fi32tou16__parameterized2 |         16 |         16 |       0 |    0 |     36 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_569 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U49                                             |                                      t_axi4_stream32_fifo__parameterized4_325 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|         (U49)                                         |                                      t_axi4_stream32_fifo__parameterized4_325 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD584 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD585 |         29 |         29 |       0 |    0 |     76 |      1 |      0 |            0 |
|       U5                                              |                                                                           CFF |       1348 |       1249 |       0 |   99 |   2929 |      3 |      2 |            2 |
|         U1                                            |                                              param_fifo_block__parameterized4 |         63 |         63 |       0 |    0 |    192 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_335 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized0_334 |         38 |         38 |       0 |    0 |     85 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2850 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U14                                           |                                              param_fifo_block__parameterized0 |         54 |         54 |       0 |    0 |    184 |      1 |      1 |            0 |
|           U1                                          |                                                          native_to_axis32_332 |          1 |          1 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                          |                                      t_axi4_stream32_fifo__parameterized4_331 |         29 |         29 |       0 |    0 |     77 |      1 |      0 |            0 |
|           param_fifo                                  |                                                     fwft_sfifo_w32_d16_HD2871 |         24 |         24 |       0 |    0 |     70 |      0 |      1 |            0 |
|         U4                                            |                                          t_axi4_stream32_fifo__parameterized8 |         28 |         28 |       0 |    0 |     73 |      1 |      0 |            0 |
|           (U4)                                        |                                          t_axi4_stream32_fifo__parameterized8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst     |                                              t_axi4_stream32_sfifo_d16_HD1690 |         26 |         26 |       0 |    0 |     73 |      1 |      0 |            0 |
|         U6                                            |                                                            fp32_axis_subtract |        320 |        286 |       0 |   34 |    568 |      0 |      0 |            2 |
|           (U6)                                        |                                                            fp32_axis_subtract |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|           U1                                          |                                                  ip_fp32_axis_subtract_HD2042 |        320 |        286 |       0 |   34 |    564 |      0 |      0 |            2 |
|         U9                                            |                                                          fp32_axis_divide_330 |        883 |        818 |       0 |   65 |   1912 |      0 |      0 |            0 |
|           (U9)                                        |                                                          fp32_axis_divide_330 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                          |                                                    ip_fp32_axis_divide_HD2444 |        882 |        817 |       0 |   65 |   1907 |      0 |      0 |            0 |
|       U55                                             |                                                               gh_edge_det_321 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                            axis32_fanout2_327 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U7)                                          |                                                            axis32_fanout2_327 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD2214 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD2215 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                              |                                                            axis32_fanout2__16 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         (U8)                                          |                                                            axis32_fanout2__16 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                            |                                                      ip_axis32_fanout2_HD2217 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                        |           ip_axis32_fanout2axis_broadcaster_v1_1_top_ip_axis32_fanout2_HD2218 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                                              fp32_axis_divide |        893 |        820 |       0 |   73 |   1932 |      0 |      0 |            0 |
|         (U9)                                          |                                                              fp32_axis_divide |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                            |                                                    ip_fp32_axis_divide_HD2448 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|           U0                                          |                 ip_fp32_axis_dividefloating_point_v7_0__parameterized0_HD2449 |        892 |        819 |       0 |   73 |   1927 |      0 |      0 |            0 |
|       data_fifo                                       |                                          t_axi4_stream32_fifo__parameterized4 |         30 |         30 |       0 |    0 |     85 |      1 |      0 |            0 |
|         sgen_d64.t_axi4_stream32_sfifo_d64_inst       |                                               t_axi4_stream32_sfifo_d64_HD626 |         30 |         30 |       0 |    0 |     85 |      1 |      0 |            0 |
|           U0                                          |           t_axi4_stream32_sfifo_d64fifo_generator_v11_0__parameterized0_HD627 |         30 |         30 |       0 |    0 |     85 |      1 |      0 |            0 |
|     EHDRI                                             |                                                                EHDRI_toplevel |        275 |        275 |       0 |    0 |    305 |      1 |      0 |            0 |
|       U1                                              |                                                               ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|         U0                                            |                               ehdri_index_memblk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|           inst_blk_mem_gen                            |                                         ehdri_index_memblk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U2                                              |                                                          axil32_to_native_617 |         38 |         38 |       0 |    0 |     44 |      0 |      0 |            0 |
|         (U2)                                          |                                                          axil32_to_native_617 |          0 |          0 |       0 |    0 |     42 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_620 |         38 |         38 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                    ehdri_ctrl |        199 |        199 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                          |                                                                    ehdri_ctrl |        195 |        195 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_619 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                      ehdri_SM |         38 |         38 |       0 |    0 |     77 |      0 |      0 |            0 |
|         (U4)                                          |                                                                      ehdri_SM |         29 |         29 |       0 |    0 |     75 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_618 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                          |                                                            exposure_time_ctrl |        198 |        198 |       0 |    0 |    338 |      0 |      0 |            0 |
|       U1                                              |                                                              exp_time_mb_intf |         81 |         81 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                          |                                                              exp_time_mb_intf |         76 |         76 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_240 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                              exp_time_manager |        149 |        149 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                          |                                                              exp_time_manager |        141 |        141 |       0 |    0 |    102 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_241 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                               |                                                     PWM_GEN_3__parameterized0 |         92 |         92 |       0 |    0 |    123 |      0 |      0 |            0 |
|       fan_ctrl_inst                                   |                                                      PWM_CTRL__parameterized0 |         44 |         44 |       0 |    0 |     48 |      0 |      0 |            0 |
|         (fan_ctrl_inst)                               |                                                      PWM_CTRL__parameterized0 |          4 |          4 |       0 |    0 |     46 |      0 |      0 |            0 |
|         sync_resetn_inst                              |                                                               sync_resetn_222 |         40 |         40 |       0 |    0 |      2 |      0 |      0 |            0 |
|       pwm0                                            |                                                        gh_PWM__parameterized0 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm1                                            |                                                    gh_PWM__parameterized0_220 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm2                                            |                                                    gh_PWM__parameterized0_221 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|     FLAGGING                                          |                                                                  flagging_top |        325 |        325 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U1                                              |                                                          flagging_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                          |                                                          flagging_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_286 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                                   flagging_SM |        173 |        173 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U3)                                          |                                                                   flagging_SM |        168 |        168 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_287 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                             |                                                                    Flash_intf |        533 |        533 |       0 |    0 |    457 |      8 |      0 |            0 |
|       U1                                              |                                                                    flash_ctrl |         42 |         42 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                              |                                                         axi_bram_ctrl_wrapper |        212 |        212 |       0 |    0 |    178 |      0 |      0 |            0 |
|         (U2)                                          |                                                         axi_bram_ctrl_wrapper |         13 |         13 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                         |                                                              ip_axi_bram_ctrl |        199 |        199 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U0                                          |                                 ip_axi_bram_ctrlaxi_bram_ctrl__parameterized0 |        199 |        199 |       0 |    0 |    178 |      0 |      0 |            0 |
|       U4                                              |                                                 blk_mem_gen_w32_d8192_wrapper |         42 |         42 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                          |                                                 blk_mem_gen_w32_d8192_wrapper |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                    |                                                      ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                          |                      ip_blk_mem_gen_w32_d8192blk_mem_gen_v8_1__parameterized0 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                              |                                                                  flash_output |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                              |                                                                 flash_process |        238 |        238 |       0 |    0 |    208 |      0 |      0 |            0 |
|     GATING                                            |                                                                    gating_top |        316 |        316 |       0 |    0 |    255 |      0 |      0 |            0 |
|       U2                                              |                                                            gating_mblaze_intf |        152 |        152 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                          |                                                            gating_mblaze_intf |        147 |        147 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_213 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                     gating_SM |        164 |        164 |       0 |    0 |    123 |      0 |      0 |            0 |
|         (U4)                                          |                                                                     gating_SM |        159 |        159 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_212 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_211 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                            |                                                                 hder_inserter |       1365 |       1365 |       0 |    0 |   2991 |      5 |     15 |            0 |
|       U1                                              |                                                           hder_insert_mb_intf |         90 |         90 |       0 |    0 |    282 |      0 |      0 |            0 |
|         (U1)                                          |                                                           hder_insert_mb_intf |         47 |         47 |       0 |    0 |    216 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_297 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue2                                           |                                                      err_sync__parameterized0 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_318 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_317 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                           |                                                  err_sync__parameterized0_298 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_316 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_315 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                           |                                                  err_sync__parameterized0_299 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_314 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_313 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                           |                                                  err_sync__parameterized0_300 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_312 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_311 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                           |                                                  err_sync__parameterized0_301 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_310 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_309 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                           |                                                  err_sync__parameterized0_302 |          5 |          5 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_308 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_307 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                           |                                                  err_sync__parameterized0_303 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                gh_stretch__parameterized4_306 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                           gh_edge_det_XCD_305 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                           |                                                  err_sync__parameterized0_304 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                          |                                                    gh_stretch__parameterized4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                          |                                                               gh_edge_det_XCD |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                             |                                      t_axi4_stream32_fifo__parameterized2_294 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|         (U19)                                         |                                      t_axi4_stream32_fifo__parameterized2_294 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d15.t_axi4_stream32_afifo_d512_inst      |                                             t_axi4_stream32_afifo_d512_HD1886 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|           U0                                          |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1887 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|       U2                                              |                                         t_axi4_stream32_fifo__parameterized13 |         52 |         52 |       0 |    0 |     63 |      3 |      0 |            0 |
|         (U2)                                          |                                         t_axi4_stream32_fifo__parameterized13 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_d2048.t_axi4_stream32_sfifo_d2048_inst   |                                            t_axi4_stream32_sfifo_d2048_HD1286 |         51 |         51 |       0 |    0 |     63 |      3 |      0 |            0 |
|           U0                                          |        t_axi4_stream32_sfifo_d2048fifo_generator_v11_0__parameterized0_HD1287 |         51 |         51 |       0 |    0 |     63 |      3 |      0 |            0 |
|       U20                                             |                                          t_axi4_lite32_w_fifo__parameterized0 |        105 |        105 |       0 |    0 |    287 |      0 |      2 |            0 |
|         (U20)                                         |                                          t_axi4_lite32_w_fifo__parameterized0 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                                     t_axi4_lite32_w_afifo_d16 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|           U0                                          |                 t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|       U22                                             |                                      t_axi4_lite32_w_fifo__parameterized0_288 |        104 |        104 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U22)                                         |                                      t_axi4_lite32_w_fifo__parameterized0_288 |          7 |          7 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD2942 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD2943 |         97 |         97 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U24                                             |                                      t_axi4_lite32_w_fifo__parameterized0_290 |        101 |        101 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U24)                                         |                                      t_axi4_lite32_w_fifo__parameterized0_290 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3014 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3015 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|       U26                                             |                                      t_axi4_lite32_w_fifo__parameterized0_291 |        101 |        101 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U26)                                         |                                      t_axi4_lite32_w_fifo__parameterized0_291 |          5 |          5 |       0 |    0 |      0 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3086 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3087 |         96 |         96 |       0 |    0 |    283 |      0 |      2 |            0 |
|       U3                                              |                                      t_axi4_lite32_w_fifo__parameterized0_289 |        100 |        100 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U3)                                          |                                      t_axi4_lite32_w_fifo__parameterized0_289 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3158 |         96 |         96 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3159 |         96 |         96 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U4                                              |                                                         hder_insert_sequencer |        357 |        357 |       0 |    0 |    312 |      0 |      1 |            0 |
|         (U4)                                          |                                                         hder_insert_sequencer |        285 |        285 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_296 |         49 |         49 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                             fwft_sfifo_w8_d16 |         23 |         23 |       0 |    0 |     42 |      0 |      1 |            0 |
|           U0                                          |                         fwft_sfifo_w8_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U5                                              |                                                  hder_reorder__parameterized0 |         85 |         85 |       0 |    0 |    207 |      1 |      0 |            0 |
|         (U5)                                          |                                                  hder_reorder__parameterized0 |         83 |         83 |       0 |    0 |    205 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_295 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                           dp_ram_byte_w32_d64 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|           U0                                          |                           dp_ram_byte_w32_d64blk_mem_gen_v8_1__parameterized0 |          1 |          1 |       0 |    0 |      0 |      1 |      0 |            0 |
|       U6                                              |                                      t_axi4_lite32_w_fifo__parameterized0_292 |        101 |        101 |       0 |    0 |    283 |      0 |      2 |            0 |
|         (U6)                                          |                                      t_axi4_lite32_w_fifo__parameterized0_292 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3230 |         96 |         96 |       0 |    0 |    282 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3231 |         96 |         96 |       0 |    0 |    282 |      0 |      2 |            0 |
|       U7                                              |                                      t_axi4_lite32_w_fifo__parameterized0_293 |        104 |        104 |       0 |    0 |    287 |      0 |      2 |            0 |
|         (U7)                                          |                                      t_axi4_lite32_w_fifo__parameterized0_293 |          6 |          6 |       0 |    0 |      1 |      0 |      0 |            0 |
|         asgen_d15.t_axi4_lite32_w_afifo_d16_inst      |                                              t_axi4_lite32_w_afifo_d16_HD3302 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|           U0                                          |          t_axi4_lite32_w_afifo_d16fifo_generator_v11_0__parameterized0_HD3303 |         98 |         98 |       0 |    0 |    286 |      0 |      2 |            0 |
|     ICU                                               |                                                                  ICU_toplevel |        176 |        176 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                              |                                                                      ICU_Ctrl |         18 |         18 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                          |                                                                      ICU_Ctrl |         14 |         14 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_254 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                        ICU_SM |        158 |        158 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                          |                                                                        ICU_SM |        121 |        121 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                           |                                                               sync_resetn_255 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                              |                                                                  expb_irig_v2 |        441 |        440 |       0 |    1 |    667 |      0 |      0 |            2 |
|       (IRIG)                                          |                                                                  expb_irig_v2 |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                              |                                                    irig_signal_conditioner_v2 |         74 |         74 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U1                                            |                                                 ad747x_driver__parameterized0 |         20 |         20 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                        |                                                 ad747x_driver__parameterized0 |         16 |         16 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_208 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                           |                                                         adc_sample_counter_v2 |         11 |         11 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                       |                                                         adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_207 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                           |                                                             adc_sample_sel_v2 |          7 |          7 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                       |                                                             adc_sample_sel_v2 |          6 |          6 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_205 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U2)                                        |                                                              adc_sample_en_v2 |         10 |         10 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_206 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_sample_averaging_v2 |         19 |         19 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_sample_averaging_v2 |         17 |         17 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_204 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                         channel_gain_ctler_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                        |                                                         channel_gain_ctler_v2 |          1 |          1 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_209 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                  irig_mb_intf |         39 |         38 |       0 |    1 |     90 |      0 |      0 |            0 |
|         (U10)                                         |                                                                  irig_mb_intf |         32 |         31 |       0 |    1 |     88 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_210 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                        irig_clock_detector_v2 |         75 |         75 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U2)                                          |                                                        irig_clock_detector_v2 |         66 |         66 |       0 |    0 |    120 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_203 |          9 |          9 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                        irig_alphab_decoder_v2 |         61 |         61 |       0 |    0 |     68 |      0 |      0 |            2 |
|         U1                                            |                                                         irig_threshold_gen_v2 |         14 |         14 |       0 |    0 |     21 |      0 |      0 |            2 |
|           (U1)                                        |                                                         irig_threshold_gen_v2 |         11 |         11 |       0 |    0 |     19 |      0 |      0 |            2 |
|           U1                                          |                                                                sync_reset_202 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                            irig_comparator_v2 |          2 |          2 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                        |                                                            irig_comparator_v2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_201 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       irig_alphab_detector_v2 |         29 |         29 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U4)                                        |                                                       irig_alphab_detector_v2 |         18 |         18 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_200 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                                   irig_alphab_decoder_ctrl_v2 |         16 |         16 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                        |                                                   irig_alphab_decoder_ctrl_v2 |          6 |          6 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_199 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                         irig_frame_decoder_v2 |        143 |        143 |       0 |    0 |    153 |      0 |      0 |            0 |
|         (U4)                                          |                                                         irig_frame_decoder_v2 |        122 |        122 |       0 |    0 |    151 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_198 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                            irig_controller_v2 |         25 |         25 |       0 |    0 |     29 |      0 |      0 |            0 |
|         (U5)                                          |                                                            irig_controller_v2 |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_197 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               double_sync__parameterized0_196 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                      irig_refclk_generator_v2 |         11 |         11 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                          |                                                      irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_195 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized0 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                            |                                             clk_divider_pulse__parameterized2 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                              |                                                                 irig_reset_v2 |         17 |         17 |       0 |    0 |     37 |      0 |      0 |            0 |
|         (U7)                                          |                                                                 irig_reset_v2 |          7 |          7 |       0 |    0 |      9 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_194 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                             clk_divider_pulse__parameterized4 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                               |                                                                   mgt_wrapper |       4683 |       4121 |     408 |  154 |   9612 |      9 |      0 |            0 |
|       (MGT)                                           |                                                                   mgt_wrapper |          2 |          0 |       0 |    2 |      0 |      0 |      0 |            0 |
|       DATA_32_TO_64                                   |                                         AXI_Stream32_to_64_wrapper__xdcDup__1 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                           AXI4_Stream32_to_64 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |         AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       DATA_64_TO_32                                   |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (DATA_64_TO_32)                               |                                         AXI_Stream64_to_32_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                           AXI4_Stream64_to_32 |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |         AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top |        285 |        149 |     136 |    0 |    812 |      0 |      0 |            0 |
|       EXP_32_TO_64                                    |                                         AXI_Stream32_to_64_wrapper__xdcDup__2 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                     AXI4_Stream32_to_64_HD117 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |   AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD118 |        322 |        322 |       0 |    0 |    718 |      3 |      0 |            0 |
|       EXP_64_TO_32                                    |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (EXP_64_TO_32)                                |                                         AXI_Stream64_to_32_wrapper__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                       AXI4_Stream64_to_32_HD3 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |     AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD4 |        286 |        150 |     136 |    0 |    812 |      0 |      0 |            0 |
|       MGTS                                            |                                                                     mgt_block |       2862 |       2710 |       0 |  152 |   5022 |      0 |      0 |            0 |
|         (MGTS)                                        |                                                                     mgt_block |         12 |         12 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CTRL                                          |                                                                      MGT_CTRL |        135 |        135 |       0 |    0 |    203 |      0 |      0 |            0 |
|           (CTRL)                                      |                                                                      MGT_CTRL |          6 |          6 |       0 |    0 |    109 |      0 |      0 |            0 |
|           core_sync                                   |                                        double_sync_vector__parameterized2_251 |         23 |         23 |       0 |    0 |     60 |      0 |      0 |            0 |
|           data_loopback_sync                          |                                       double_sync_vector__parameterized18_248 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                           |                                               double_sync__parameterized0_253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                           |                                           double_sync_vector__parameterized22 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                            |                                               double_sync__parameterized0_249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                    |                                        double_sync_vector__parameterized2_247 |          7 |          7 |       0 |    0 |      8 |      0 |      0 |            0 |
|           sync_resetn_inst                            |                                                               sync_resetn_250 |         99 |         99 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                         |                                           double_sync_vector__parameterized20 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                          |                                               double_sync__parameterized0_252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                          |                                                                      data_mgt |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                         data_mgtdata_mgt_core |        899 |        849 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         DATA_CC                                       |                                                   data_mgt_STANDARD_CC_MODULE |          8 |          7 |       0 |    1 |     51 |      0 |      0 |            0 |
|         DATA_CLOCK                                    |                                                         data_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                   |                                    data_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                              |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (DATA_RESET_LOGIC)                          |                                                  data_mgt_SUPPORT_RESET_LOGIC |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           gt_rst_r_cdc_sync                           |                                       data_mgt_cdc_sync_exdes__parameterized0 |          0 |          0 |       0 |    0 |      4 |      0 |      0 |            0 |
|         EXP                                           |                                                                       exp_mgt |        896 |        846 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                           exp_mgtexp_mgt_core |        896 |        846 |       0 |   50 |   1565 |      0 |      0 |            0 |
|         EXP_CC                                        |                                                    exp_mgt_STANDARD_CC_MODULE |          8 |          7 |       0 |    1 |     51 |      0 |      0 |            0 |
|         EXP_CLOCK                                     |                                                          exp_mgt_CLOCK_MODULE |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_COMMON                                    |                                     exp_mgt_gt_common_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U6                                            |                                               double_sync__parameterized0_243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                               double_sync__parameterized0_244 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                            |                                               double_sync__parameterized0_245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_246 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         VIDEO                                         |                                                                     video_mgt |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|           U0                                          |                                                       video_mgtvideo_mgt_core |        900 |        850 |       0 |   50 |   1565 |      0 |      0 |            0 |
|       VIDEO_32_TO_64                                  |                                                    AXI_Stream32_to_64_wrapper |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|         axi4_stream32_to_64_inst                      |                                                     AXI4_Stream32_to_64_HD173 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|           inst                                        |   AXI4_Stream32_to_64axis_interconnect_v1_1_axis_interconnect_16x16_top_HD174 |        321 |        321 |       0 |    0 |    718 |      3 |      0 |            0 |
|       VIDEO_64_TO_32                                  |                                                    AXI_Stream64_to_32_wrapper |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|         (VIDEO_64_TO_32)                              |                                                    AXI_Stream64_to_32_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         axi4_stream64_to_32_inst                      |                                                      AXI4_Stream64_to_32_HD59 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|           inst                                        |    AXI4_Stream64_to_32axis_interconnect_v1_1_axis_interconnect_16x16_top_HD60 |        284 |        148 |     136 |    0 |    812 |      0 |      0 |            0 |
|     SFW_INTF                                          |                                                           SFW__parameterized0 |        530 |        529 |       0 |    1 |    728 |      0 |      1 |            0 |
|       (SFW_INTF)                                      |                                                           SFW__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                SFW_Processing__parameterized0 |        109 |        109 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                          |                                                SFW_Processing__parameterized0 |         96 |         96 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                |                                               double_sync__parameterized0_273 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_272 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                             |                                                                trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                              |                                                    fw_decoder__parameterized0 |        119 |        119 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                          |                                                    fw_decoder__parameterized0 |        114 |        114 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                             |                                                               sync_resetn_271 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                      SFW_Ctrl__parameterized0 |        287 |        287 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                          |                                                      SFW_Ctrl__parameterized0 |        282 |        282 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_270 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                              axil32_to_native |         73 |         73 |       0 |    0 |     79 |      0 |      0 |            0 |
|         (U5)                                          |                                                              axil32_to_native |          1 |          1 |       0 |    0 |     77 |      0 |      0 |            0 |
|         sync_reset_inst                               |                                                                sync_reset_269 |         72 |         72 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                              |                                                              sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                            |                              sdp_ram_w32_d128blk_mem_gen_v8_1__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                            |                                        sdp_ram_w32_d128blk_mem_gen_v8_1_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                              |                                            SFW_ACQUISITION_SM__parameterized0 |         37 |         36 |       0 |    1 |    111 |      0 |      0 |            0 |
|         (U8)                                          |                                            SFW_ACQUISITION_SM__parameterized0 |         37 |         36 |       0 |    1 |    107 |      0 |      0 |            0 |
|         double_sync_gen                               |                                               double_sync__parameterized0_275 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                               |                                                               sync_resetn_274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                  |                                                               Startup_HW_Test |         10 |         10 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                              |                                                               Startup_HW_Test |          4 |          4 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                              |                                                               sync_resetn_242 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                              |                                                      trig_gen__parameterized0 |        716 |        716 |       0 |    0 |   1026 |      0 |      0 |            0 |
|       U1                                              |                                                          trig_gen_mblaze_intf |        297 |        297 |       0 |    0 |    445 |      0 |      0 |            0 |
|         (U1)                                          |                                                          trig_gen_mblaze_intf |        271 |        271 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_267 |         26 |         26 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U3                                              |                                                                trig_gen_ctler |        203 |        203 |       0 |    0 |    226 |      0 |      0 |            0 |
|         U2                                            |                                                           trig_gen_ctler_core |        159 |        159 |       0 |    0 |    155 |      0 |      0 |            0 |
|           (U2)                                        |                                                           trig_gen_ctler_core |        153 |        153 |       0 |    0 |    153 |      0 |      0 |            0 |
|           comp_sync_reset                             |                                                                sync_reset_266 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                                 progr_clk_div |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                        |                                                                 progr_clk_div |         11 |         11 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_265 |         33 |         33 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                            |                                               double_sync__parameterized0_264 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                                  trig_stamper |        157 |        157 |       0 |    0 |    268 |      0 |      0 |            0 |
|         U1                                            |                                                   Clk_Divider__parameterized0 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                            |                                                                sync_reset_257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                            trig_stamper_ctler |        154 |        154 |       0 |    0 |    260 |      0 |      0 |            0 |
|           (U4)                                        |                                                            trig_stamper_ctler |         58 |         58 |       0 |    0 |    248 |      0 |      0 |            0 |
|           E1                                          |                                                               gh_edge_det_262 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E2                                          |                                                               gh_edge_det_263 |         58 |         58 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                          |                                                               gh_edge_det_258 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                          |                                                               gh_edge_det_259 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                          |                                                               gh_edge_det_260 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_261 |         26 |         26 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                              |                                                              trig_conditioner |         75 |         75 |       0 |    0 |     85 |      0 |      0 |            0 |
|         (U6)                                          |                                                              trig_conditioner |         38 |         38 |       0 |    0 |     83 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_268 |         37 |         37 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                              |                                               double_sync__parameterized0_256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U12                                               |                                                           axis16_merge_axis32 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3376 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3376 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3377 |         40 |         40 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3377 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3378 |         39 |         39 |       0 |    0 |     89 |      0 |      0 |            0 |
|     U19                                               |                                      t_axi4_stream32_fifo__parameterized2_126 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1916 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1917 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1918 |         65 |         65 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U4                                                |                                      t_axi4_stream32_fifo__parameterized2_127 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1946 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1947 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1948 |         66 |         66 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U5                                                |                                                            axis_32_to_16_wrap |         41 |         41 |       0 |    0 |     88 |      0 |      0 |            0 |
|       (U5)                                            |                                                            axis_32_to_16_wrap |          8 |          8 |       0 |    0 |      0 |      0 |      0 |            0 |
|       axis32_16                                       |                                                                 axis_32_to_16 |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|         inst                                          |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |         33 |         33 |       0 |    0 |     88 |      0 |      0 |            0 |
|           (inst)                                      |                 axis_32_to_16axis_dwidth_converter_v1_1_axis_dwidth_converter |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_downsizer_conversion.axisc_downsizer_0  |                       axis_32_to_16axis_dwidth_converter_v1_1_axisc_downsizer |         32 |         32 |       0 |    0 |     87 |      0 |      0 |            0 |
|     U7                                                |                                                               adc_readout_top |        558 |        530 |      12 |   16 |    678 |      0 |      0 |            1 |
|       U1                                              |                                                           adc_readout_mb_intf |        147 |        147 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                          |                                                           adc_readout_mb_intf |        142 |        142 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_219 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                |                                               double_sync__parameterized0_218 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                                   adc_readout |        376 |        348 |      12 |   16 |    395 |      0 |      0 |            1 |
|         (U2)                                          |                                                                   adc_readout |        342 |        326 |       0 |   16 |    367 |      0 |      0 |            1 |
|         U1                                            |                                                                sync_reset_216 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                            |                                                                   gh_edge_det |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                 |                                                 data_cdc_sync__parameterized0 |         26 |         14 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                        |                                              gh_fifo_async_sr__parameterized0 |         26 |         14 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                    |                                               double_sync__parameterized0_217 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                 ad747x_driver__parameterized2 |         17 |         17 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                          |                                                 ad747x_driver__parameterized2 |         15 |         15 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_215 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                              |                                                 ad798x_driver__parameterized0 |         18 |         18 |       0 |    0 |     55 |      0 |      0 |            0 |
|         (U4)                                          |                                                 ad798x_driver__parameterized0 |         10 |         10 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_214 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                                                mmcm_clk_20MHz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U0                                              |                                          mmcm_clk_20MHzmmcm_clk_20MHz_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U9                                                |                                                       axis16_merge_axis32_128 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|       (U9)                                            |                                                       axis16_merge_axis32_128 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                 ip_axis16_merge_axis32_HD3379 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|         (U1)                                          |                                                 ip_axis16_merge_axis32_HD3379 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                          | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3380 |         39 |         39 |       0 |    0 |     90 |      0 |      0 |            0 |
|           (inst)                                      | ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axis_dwidth_converter_HD3380 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           gen_upsizer_conversion.axisc_upsizer_0      |         ip_axis16_merge_axis32axis_dwidth_converter_v1_1_axisc_upsizer_HD3381 |         38 |         38 |       0 |    0 |     89 |      0 |      0 |            0 |
|     USB                                               |                                                                      USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   U1                                                  |                                   afpa_data_deserializer_8chn__parameterized0 |       1007 |       1007 |       0 |    0 |   1354 |      1 |      0 |            0 |
|     (U1)                                              |                                   afpa_data_deserializer_8chn__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH0                                               |                                        quad_data_deserializer__parameterized0 |        456 |        456 |       0 |    0 |    511 |      0 |      0 |            0 |
|       (CH0)                                           |                                        quad_data_deserializer__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                    adc_iserdes_wrapper_rtl_28 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                             |                                          clink_calibration__parameterized0_27 |        266 |        266 |       0 |    0 |    224 |      0 |      0 |            0 |
|         (U12)                                         |                                          clink_calibration__parameterized0_27 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                           clink_delay_ctrl__parameterized0_60 |        239 |        239 |       0 |    0 |    202 |      0 |      0 |            0 |
|           (U1)                                        |                                           clink_delay_ctrl__parameterized0_60 |        188 |        188 |       0 |    0 |    200 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_63 |         51 |         51 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                         clink_bitslip_ctrl__parameterized0_61 |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U4)                                        |                                         clink_bitslip_ctrl__parameterized0_61 |         18 |         18 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_62 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                             |                                             idelay_wrapper__parameterized0_32 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                             |                                             idelay_wrapper__parameterized0_35 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                    adc_iserdes_wrapper_rtl_29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                             idelay_wrapper__parameterized0_26 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                             |                                             idelay_wrapper__parameterized0_31 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                              |                                                    adc_iserdes_wrapper_rtl_30 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                              |                                     quad_pattern_validator__parameterized0_33 |        100 |        100 |       0 |    0 |    141 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_49 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_49 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_59 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_50 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_50 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_58 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_51 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_51 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_57 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_52 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_52 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_56 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                               adc_pattern_validator_ctrler__parameterized0_53 |         75 |         75 |       0 |    0 |     65 |      0 |      0 |            0 |
|           (U5)                                        |                               adc_pattern_validator_ctrler__parameterized0_53 |         54 |         54 |       0 |    0 |     57 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_54 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_55 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                              |                                     quad_pattern_validator__parameterized2_34 |         79 |         79 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_38 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_38 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_48 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_39 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_39 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_47 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_40 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_40 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_46 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_41 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_41 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_45 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                               adc_pattern_validator_ctrler__parameterized2_42 |         54 |         54 |       0 |    0 |     45 |      0 |      0 |            0 |
|           (U5)                                        |                               adc_pattern_validator_ctrler__parameterized2_42 |         35 |         35 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_43 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_44 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                              |                                                    adc_iserdes_wrapper_rtl_36 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                  dcm_reset__parameterized0_37 |         10 |         10 |       0 |    0 |     25 |      0 |      0 |            0 |
|       master_gen.U14                                  |                                        adc_serdes_clk_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         (master_gen.U14)                              |                                        adc_serdes_clk_wrapper__parameterized0 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         serdes_10_0_Gen.U10M                          |                                                    serdes_clkin_10_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                          |                  serdes_clkin_10_0_MHz_mmcmserdes_clkin_10_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                               |                                        quad_data_deserializer__parameterized2 |        454 |        454 |       0 |    0 |    511 |      0 |      0 |            0 |
|       (CH1)                                           |                                        quad_data_deserializer__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                              |                                                       adc_iserdes_wrapper_rtl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U12                                             |                                             clink_calibration__parameterized0 |        265 |        265 |       0 |    0 |    224 |      0 |      0 |            0 |
|         (U12)                                         |                                             clink_calibration__parameterized0 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                              clink_delay_ctrl__parameterized0 |        240 |        240 |       0 |    0 |    202 |      0 |      0 |            0 |
|           (U1)                                        |                                              clink_delay_ctrl__parameterized0 |        189 |        189 |       0 |    0 |    200 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_25 |         51 |         51 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                            clink_bitslip_ctrl__parameterized0 |         25 |         25 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U4)                                        |                                            clink_bitslip_ctrl__parameterized0 |         18 |         18 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_24 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U15                                             |                                              idelay_wrapper__parameterized0_4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U18                                             |                                              idelay_wrapper__parameterized0_5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                              |                                                     adc_iserdes_wrapper_rtl_1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U21                                             |                                                idelay_wrapper__parameterized0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U24                                             |                                              idelay_wrapper__parameterized0_3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                              |                                                     adc_iserdes_wrapper_rtl_2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                              |                                        quad_pattern_validator__parameterized0 |        100 |        100 |       0 |    0 |    141 |      0 |      0 |            0 |
|         U1                                            |                                                      adc_pattern_validator_14 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                      adc_pattern_validator_14 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                      adc_pattern_validator_15 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                      adc_pattern_validator_15 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                      adc_pattern_validator_16 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                      adc_pattern_validator_16 |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                      adc_pattern_validator_17 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                      adc_pattern_validator_17 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                  adc_pattern_validator_ctrler__parameterized0 |         75 |         75 |       0 |    0 |     65 |      0 |      0 |            0 |
|           (U5)                                        |                                  adc_pattern_validator_ctrler__parameterized0 |         54 |         54 |       0 |    0 |     57 |      0 |      0 |            0 |
|           U1A                                         |                                                                 sync_reset_18 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                          clk_divider_pulse__parameterized6_19 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U6                                              |                                        quad_pattern_validator__parameterized2 |         79 |         79 |       0 |    0 |    121 |      0 |      0 |            0 |
|         U1                                            |                                                         adc_pattern_validator |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U1)                                        |                                                         adc_pattern_validator |          6 |          6 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                       adc_pattern_validator_7 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                        |                                                       adc_pattern_validator_7 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                       adc_pattern_validator_8 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U3)                                        |                                                       adc_pattern_validator_8 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                       adc_pattern_validator_9 |          6 |          6 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                        |                                                       adc_pattern_validator_9 |          5 |          5 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                            |                                  adc_pattern_validator_ctrler__parameterized2 |         54 |         54 |       0 |    0 |     45 |      0 |      0 |            0 |
|           (U5)                                        |                                  adc_pattern_validator_ctrler__parameterized2 |         35 |         35 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1A                                         |                                                                    sync_reset |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                         |                                             clk_divider_pulse__parameterized6 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|       U8                                              |                                                     adc_iserdes_wrapper_rtl_6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                              |                                                     dcm_reset__parameterized0 |         10 |         10 |       0 |    0 |     25 |      0 |      0 |            0 |
|     U12                                               |                                                                quad_data_sync |         47 |         47 |       0 |    0 |    130 |      0 |      0 |            0 |
|       (U12)                                           |                                                                quad_data_sync |          0 |          0 |       0 |    0 |      1 |      0 |      0 |            0 |
|       fifo                                            |                                                                afifo_w72_d256 |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|         U0                                            |                            afifo_w72_d256fifo_generator_v11_0__parameterized0 |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|           inst_fifo_gen                               |                                      afifo_w72_d256fifo_generator_v11_0_synth |         47 |         47 |       0 |    0 |    129 |      0 |      0 |            0 |
|     U4                                                |                                                              quad_data_sync_0 |         50 |         50 |       0 |    0 |    202 |      1 |      0 |            0 |
|       (U4)                                            |                                                              quad_data_sync_0 |          2 |          2 |       0 |    0 |     61 |      0 |      0 |            0 |
|       fifo                                            |                                                         afifo_w72_d256_HD3429 |         48 |         48 |       0 |    0 |    133 |      1 |      0 |            0 |
|         U0                                            |                     afifo_w72_d256fifo_generator_v11_0__parameterized0_HD3430 |         48 |         48 |       0 |    0 |    133 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                               afifo_w72_d256fifo_generator_v11_0_synth_HD3431 |         48 |         48 |       0 |    0 |    133 |      1 |      0 |            0 |
|       sync_en                                         |                                            double_sync_vector__parameterized0 |          0 |          0 |       0 |    0 |      8 |      0 |      0 |            0 |
|   U3                                                  |                                                 isc0209A_intf__parameterized0 |       3965 |       3932 |       0 |   33 |   7316 |      5 |     11 |            6 |
|     U1                                                |                                                           fpa_trig_controller |        121 |        121 |       0 |    0 |     63 |      0 |      0 |            0 |
|       (U1)                                            |                                                           fpa_trig_controller |        101 |        101 |       0 |    0 |     57 |      0 |      0 |            0 |
|       U1A                                             |                                                                sync_reset_123 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                               double_sync__parameterized0_124 |          7 |          7 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                             |                                               double_sync__parameterized0_125 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                               |                                                            isc0209A_digio_map |         79 |         79 |       0 |    0 |     84 |      0 |      0 |            0 |
|       (U19)                                           |                                                            isc0209A_digio_map |         78 |         78 |       0 |    0 |     82 |      0 |      0 |            0 |
|       U0                                              |                                                                 sync_reset_81 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                |                                            fpa_intf_sequencer__parameterized0 |         27 |         27 |       0 |    0 |     27 |      0 |      0 |            0 |
|       (U2)                                            |                                            fpa_intf_sequencer__parameterized0 |         21 |         21 |       0 |    0 |     25 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_104 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                               |                                                                 afpa_services |       1403 |       1396 |       0 |    7 |   1689 |      0 |      1 |            2 |
|       U1                                              |                                                                 spi_mux_ctler |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|         (U1)                                          |                                                                 spi_mux_ctler |         26 |         26 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_122 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                 quad_adc_ctrl__parameterized0 |         55 |         55 |       0 |    0 |    573 |      0 |      0 |            0 |
|         (U2)                                          |                                                 quad_adc_ctrl__parameterized0 |          7 |          7 |       0 |    0 |     10 |      0 |      0 |            0 |
|         reset_sync                                    |                                                                sync_reset_120 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         spi_in                                        |                                                        spi_rx__parameterized0 |          5 |          5 |       0 |    0 |     20 |      0 |      0 |            0 |
|         spi_out                                       |                                                        spi_tx__parameterized0 |         40 |         40 |       0 |    0 |    539 |      0 |      0 |            0 |
|         sync_ptren                                    |                                               double_sync__parameterized0_121 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                              |                                                           adc_brd_switch_ctrl |        159 |        159 |       0 |    0 |    158 |      0 |      1 |            0 |
|         (U3)                                          |                                                           adc_brd_switch_ctrl |         39 |         39 |       0 |    0 |     53 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_118 |         13 |         13 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                               Clk_Divider__parameterized2_116 |         20 |         20 |       0 |    0 |     12 |      0 |      0 |            0 |
|         U3                                            |                                         LL8_ext_to_spi_tx__parameterized0_117 |         87 |         87 |       0 |    0 |     91 |      0 |      1 |            0 |
|           (U3)                                        |                                         LL8_ext_to_spi_tx__parameterized0_117 |         47 |         47 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U0                                          |                                                                sync_reset_119 |         14 |         14 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                             fwft_sfifo_w3_d16 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U4                                              |                                                           monitoring_adc_ctrl |        486 |        483 |       0 |    3 |    267 |      0 |      0 |            2 |
|         (U4)                                          |                                                           monitoring_adc_ctrl |        247 |        247 |       0 |    0 |     99 |      0 |      0 |            2 |
|         U1                                            |                                                                sync_reset_113 |         17 |         17 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                             signal_filter__parameterized0_114 |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                                ads1118_driver |        158 |        157 |       0 |    1 |    121 |      0 |      0 |            0 |
|           (U2)                                        |                                                                ads1118_driver |        108 |        107 |       0 |    1 |    119 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_115 |         50 |         50 |       0 |    0 |      2 |      0 |      0 |            0 |
|         UcA                                           |                                                   Clk_Divider__parameterized2 |         19 |         19 |       0 |    0 |     12 |      0 |      0 |            0 |
|         UcB                                           |                                                   Clk_Divider__parameterized4 |         32 |         32 |       0 |    0 |     21 |      0 |      0 |            0 |
|       U5                                              |                                                             adc_brd_id_reader |        235 |        233 |       0 |    2 |    165 |      0 |      0 |            0 |
|         (U5)                                          |                                                             adc_brd_id_reader |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_110 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                             signal_filter__parameterized0_109 |         14 |         12 |       0 |    2 |     12 |      0 |      0 |            0 |
|         U2                                            |                                                             brd_id_reader_108 |        220 |        220 |       0 |    0 |    145 |      0 |      0 |            0 |
|           (U2)                                        |                                                             brd_id_reader_108 |        156 |        156 |       0 |    0 |    114 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_112 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                               Clk_Divider__parameterized6_111 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U6                                              |                                                            flex_brd_id_reader |        298 |        296 |       0 |    2 |    306 |      0 |      0 |            0 |
|         (U6)                                          |                                                            flex_brd_id_reader |          2 |          2 |       0 |    0 |     28 |      0 |      0 |            0 |
|         U1                                            |                                                                sync_reset_106 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                           |                                                 signal_filter__parameterized0 |         14 |         12 |       0 |    2 |     11 |      0 |      0 |            0 |
|         U2                                            |                                                                 brd_id_reader |        282 |        282 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 brd_id_reader |        215 |        215 |       0 |    0 |    234 |      0 |      0 |            0 |
|           U1                                          |                                                                sync_reset_107 |         23 |         23 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                          |                                                   Clk_Divider__parameterized6 |         44 |         44 |       0 |    0 |     29 |      0 |      0 |            0 |
|       U7                                              |                                               reset_extension__parameterized0 |          9 |          9 |       0 |    0 |     32 |      0 |      0 |            0 |
|       U8                                              |                                                            afpa_services_ctrl |        141 |        141 |       0 |    0 |    158 |      0 |      0 |            0 |
|         (U8)                                          |                                                            afpa_services_ctrl |        120 |        120 |       0 |    0 |    156 |      0 |      0 |            0 |
|         U0                                            |                                                                sync_reset_105 |         21 |         21 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                               |                                                        fpa_trig_precontroller |         30 |         30 |       0 |    0 |     32 |      0 |      0 |            0 |
|       (U24)                                           |                                                        fpa_trig_precontroller |         15 |         15 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U0                                              |                                                    gh_stretch__parameterized6 |         12 |         12 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_102 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U26                                               |                                                             isc0209A_clks_gen |         12 |         10 |       0 |    2 |     19 |      0 |      0 |            0 |
|       U1                                              |                                                        isc0209A_clks_gen_core |         11 |          9 |       0 |    2 |     19 |      0 |      0 |            0 |
|         (U1)                                          |                                                        isc0209A_clks_gen_core |          5 |          3 |       0 |    2 |      8 |      0 |      0 |            0 |
|         U1B                                           |                                                                 sync_reset_82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                   Clk_Divider__parameterized8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                           |                                               Clk_Divider__parameterized10_83 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                              |                                                            isc0209A_clks_mmcm |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         (U2)                                          |                                                            isc0209A_clks_mmcm |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         MCLK5M_Gen.U5M                                |                                                         isc0209A_5_0_MHz_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                          |                            isc0209A_5_0_MHz_mmcmisc0209A_5_0_MHz_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                |                                                          isc0209A_mblaze_intf |        552 |        546 |       0 |    6 |   1253 |      0 |      0 |            0 |
|       (U4)                                            |                                                          isc0209A_mblaze_intf |        495 |        489 |       0 |    6 |   1251 |      0 |      0 |            0 |
|       U1                                              |                                                                sync_reset_103 |         57 |         57 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                |                                                            isc0209A_hw_driver |        802 |        801 |       0 |    1 |   1375 |      0 |      2 |            0 |
|       U1                                              |                                                           afpa_int_signal_gen |        109 |        109 |       0 |    0 |    122 |      0 |      0 |            0 |
|         (U1)                                          |                                                           afpa_int_signal_gen |         93 |         93 |       0 |    0 |    114 |      0 |      0 |            0 |
|         U1A                                           |                                                                 sync_reset_98 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                           |                                                double_sync__parameterized0_99 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                           |                                               double_sync__parameterized0_100 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                           |                                               double_sync__parameterized0_101 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                              |                                                          isc0209A_prog_ctrler |        213 |        213 |       0 |    0 |    350 |      0 |      1 |            0 |
|         U1                                            |                                                      isc0209A_prog_spi_feeder |         33 |         33 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U1)                                        |                                                      isc0209A_prog_spi_feeder |         23 |         23 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_96 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                             isc0209A_prog_mux |         43 |         43 |       0 |    0 |     55 |      0 |      0 |            0 |
|           (U2)                                        |                                                             isc0209A_prog_mux |         35 |         35 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_95 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           isc0209A_window_reg |         34 |         34 |       0 |    0 |     99 |      0 |      0 |            0 |
|           (U3)                                        |                                                           isc0209A_window_reg |         15 |         15 |       0 |    0 |     97 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_94 |         19 |         19 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                                             isc0209A_mode_reg |         23 |         23 |       0 |    0 |     49 |      0 |      0 |            0 |
|           (U4)                                        |                                                             isc0209A_mode_reg |         12 |         12 |       0 |    0 |     47 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_93 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                            |                                          LL8_ext_to_spi_tx__parameterized0_92 |         80 |         80 |       0 |    0 |     92 |      0 |      1 |            0 |
|           (U6)                                        |                                          LL8_ext_to_spi_tx__parameterized0_92 |         38 |         38 |       0 |    0 |     48 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_97 |         16 |         16 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2454 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U3                                              |                                                              fleG_prog_ctrler |        267 |        267 |       0 |    0 |    369 |      0 |      1 |            0 |
|         (U3)                                          |                                                              fleG_prog_ctrler |          9 |          9 |       0 |    0 |     11 |      0 |      0 |            0 |
|         U1                                            |                                                                 ad5648_driver |         26 |         26 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U1)                                        |                                                                 ad5648_driver |         23 |         23 |       0 |    0 |     52 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_91 |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                            |                                                        fleg_prog_ctler_kernel |        126 |        126 |       0 |    0 |    187 |      0 |      0 |            0 |
|           (U2)                                        |                                                        fleg_prog_ctler_kernel |        115 |        115 |       0 |    0 |    185 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_90 |         11 |         11 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                            |                                                           fleG_dac_spi_feeder |         21 |         21 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U3)                                        |                                                           fleG_dac_spi_feeder |         13 |         13 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_89 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                             LL8_ext_to_spi_tx__parameterized0 |         85 |         85 |       0 |    0 |     94 |      0 |      1 |            0 |
|           (U4)                                        |                                             LL8_ext_to_spi_tx__parameterized0 |         44 |         44 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_88 |         15 |         15 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                          |                                                      fwft_sfifo_w3_d16_HD2475 |         26 |         26 |       0 |    0 |     42 |      0 |      1 |            0 |
|       U4                                              |                                                         afpa_hw_driver_ctrler |        130 |        130 |       0 |    0 |    391 |      0 |      0 |            0 |
|         (U4)                                          |                                                         afpa_hw_driver_ctrler |        110 |        110 |       0 |    0 |    389 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_87 |         20 |         20 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                              |                                                       isc0209A_readout_ctrler |         89 |         88 |       0 |    1 |    143 |      0 |      0 |            0 |
|         (U5)                                          |                                                       isc0209A_readout_ctrler |         81 |         80 |       0 |    1 |    141 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_86 |          8 |          8 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U6                                                |                                                                fpa_status_gen |          9 |          9 |       0 |    0 |     75 |      0 |      0 |            0 |
|       (U6)                                            |                                                                fpa_status_gen |          2 |          2 |       0 |    0 |     71 |      0 |      0 |            0 |
|       U1A                                             |                                                                 sync_reset_84 |          6 |          6 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                             |                                                                 sync_reset_85 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U8                                                |                                          t_axi4_stream32_fifo__parameterized2 |         64 |         64 |       0 |    0 |    139 |      1 |      0 |            0 |
|       (U8)                                            |                                          t_axi4_stream32_fifo__parameterized2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_d15.t_axi4_stream32_afifo_d512_inst        |                                             t_axi4_stream32_afifo_d512_HD1976 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|         U0                                            |         t_axi4_stream32_afifo_d512fifo_generator_v11_0__parameterized0_HD1977 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|           inst_fifo_gen                               |                   t_axi4_stream32_afifo_d512fifo_generator_v11_0_synth_HD1978 |         63 |         63 |       0 |    0 |    138 |      1 |      0 |            0 |
|     U9                                                |                                                                afpa_data_ctrl |        876 |        859 |       0 |   17 |   2560 |      4 |      8 |            4 |
|       U18                                             |                                                          afpa_data_dispatcher |        170 |        169 |       0 |    1 |    794 |      2 |      1 |            0 |
|         (U18)                                         |                                                          afpa_data_dispatcher |         86 |         85 |       0 |    1 |    577 |      0 |      0 |            0 |
|         U0B                                           |                                                                 sync_reset_80 |         10 |         10 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                           |                                                   double_sync__parameterized0 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                            |                                                           fwft_afifo_w96_d128 |         49 |         49 |       0 |    0 |    112 |      1 |      1 |            0 |
|           U0                                          |                       fwft_afifo_w96_d128fifo_generator_v11_0__parameterized0 |         49 |         49 |       0 |    0 |    112 |      1 |      1 |            0 |
|         U2                                            |                                                            fwft_sfifo_w72_d16 |         24 |         24 |       0 |    0 |    101 |      1 |      0 |            0 |
|           U0                                          |                        fwft_sfifo_w72_d16fifo_generator_v11_0__parameterized0 |         24 |         24 |       0 |    0 |    101 |      1 |      0 |            0 |
|       U2                                              |                                                 afpa_dval_gen__parameterized0 |        446 |        430 |       0 |   16 |    904 |      0 |      3 |            0 |
|         U1                                            |                                                            afpa_real_data_gen |        170 |        154 |       0 |   16 |    318 |      0 |      3 |            0 |
|           U1                                          |                                                  afpa_line_sync_mode_dval_gen |        170 |        154 |       0 |   16 |    318 |      0 |      3 |            0 |
|         U2                                            |                                                                 afpa_flow_mux |          5 |          5 |       0 |    0 |    199 |      0 |      0 |            0 |
|           (U2)                                        |                                                                 afpa_flow_mux |          4 |          4 |       0 |    0 |    197 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_75 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                            |                                            afpa_diag_data_gen__parameterized0 |        271 |        271 |       0 |    0 |    387 |      0 |      0 |            0 |
|           (U4)                                        |                                            afpa_diag_data_gen__parameterized0 |         43 |         43 |       0 |    0 |    148 |      0 |      0 |            0 |
|           U0                                          |                                                                 sync_reset_66 |         25 |         25 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_68 |         44 |         44 |       0 |    0 |     53 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_67 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                          |                                             fpa_diag_line_gen__parameterized0 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                          |                                          fpa_diag_line_gen__parameterized0_69 |         33 |         33 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U4                                          |                                                  Clk_Divider__parameterized12 |         57 |         57 |       0 |    0 |     30 |      0 |      0 |            0 |
|           UCa                                         |                                                  Clk_Divider__parameterized10 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U3                                              |                                                            afpa_pixel_reorder |         84 |         84 |       0 |    0 |    242 |      0 |      2 |            0 |
|         (U3)                                          |                                                            afpa_pixel_reorder |         37 |         37 |       0 |    0 |    104 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_65 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2[1].dfifo_ii                                |                                                            fwft_sfifo_w33_d16 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|         U2[2].dfifo_ii                                |                                                     fwft_sfifo_w33_d16_HD3407 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w33_d16fifo_generator_v11_0__parameterized0_HD3408 |         23 |         23 |       0 |    0 |     68 |      0 |      1 |            0 |
|       U6                                              |                                                     afpa_chn_diversity_ctrler |         75 |         75 |       0 |    0 |    259 |      2 |      2 |            0 |
|         (U6)                                          |                                                     afpa_chn_diversity_ctrler |         33 |         33 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                            |                                                                 sync_reset_79 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                           |                                                            fwft_sfifo_w76_d16 |         23 |         23 |       0 |    0 |     99 |      1 |      1 |            0 |
|           U0                                          |                        fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0 |         23 |         23 |       0 |    0 |     99 |      1 |      1 |            0 |
|         U2B                                           |                                                     fwft_sfifo_w76_d16_HD3383 |         14 |         14 |       0 |    0 |     89 |      1 |      1 |            0 |
|           U0                                          |                 fwft_sfifo_w76_d16fifo_generator_v11_0__parameterized0_HD3384 |         14 |         14 |       0 |    0 |     89 |      1 |      1 |            0 |
|       U7                                              |                                                             afpa_hsample_proc |        101 |        101 |       0 |    0 |    361 |      0 |      0 |            4 |
|         U22                                           |                                                           afpa_sample_counter |         21 |         21 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U22)                                       |                                                           afpa_sample_counter |         20 |         20 |       0 |    0 |     69 |      0 |      0 |            0 |
|           U1                                          |                                                                 sync_reset_77 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U23                                           |                                                               afpa_sample_sum |         77 |         77 |       0 |    0 |     83 |      0 |      0 |            0 |
|           (U23)                                       |                                                               afpa_sample_sum |         73 |         73 |       0 |    0 |     81 |      0 |      0 |            0 |
|           sync_reset_map                              |                                                                 sync_reset_76 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                           |                                                              afpa_sample_mean |          2 |          2 |       0 |    0 |     84 |      0 |      0 |            4 |
|           (U28)                                       |                                                              afpa_sample_mean |          0 |          0 |       0 |    0 |     82 |      0 |      0 |            4 |
|           sync_reset_map                              |                                                                 sync_reset_78 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                            |                                                          afpa_sample_selector |         57 |         57 |       0 |    0 |    123 |      0 |      0 |            0 |
+-------------------------------------------------------+-------------------------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


