
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004900  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08004ad8  08004ad8  00005ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ae8  08004ae8  00006018  2**0
                  CONTENTS
  4 .ARM          00000000  08004ae8  08004ae8  00006018  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ae8  08004ae8  00006018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004ae8  08004ae8  00005ae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004af0  08004af0  00005af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08004af4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20000018  08004b0c  00006018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000398  08004b0c  00006398  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012e76  00000000  00000000  00006048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002acf  00000000  00000000  00018ebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0001b990  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d24  00000000  00000000  0001ca80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002115f  00000000  00000000  0001d7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014231  00000000  00000000  0003e903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c5753  00000000  00000000  00052b34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118287  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000471c  00000000  00000000  001182cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0011c9e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000018 	.word	0x20000018
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004ac0 	.word	0x08004ac0

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000001c 	.word	0x2000001c
 8000214:	08004ac0 	.word	0x08004ac0

08000218 <_ZN8DC_motor6PI_runEv>:
#include <cstdlib>
#include <cmath>

float uuuuuu = 0;

void DC_motor::PI_run() {
 8000218:	b580      	push	{r7, lr}
 800021a:	b088      	sub	sp, #32
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
    float p, i, d;
    float max_integral = 100.0f;
 8000220:	4b7f      	ldr	r3, [pc, #508]	@ (8000420 <_ZN8DC_motor6PI_runEv+0x208>)
 8000222:	61bb      	str	r3, [r7, #24]
    error = sp - speed;
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	ed93 7a08 	vldr	s14, [r3, #32]
 800022a:	687b      	ldr	r3, [r7, #4]
 800022c:	edd3 7a07 	vldr	s15, [r3, #28]
 8000230:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	edc3 7a03 	vstr	s15, [r3, #12]

    // 不禁止 error，只禁止積分
    if (fabsf(error) < 0.f) {
        // 小誤差不累積積分
    } else {
        integral += error;
 800023a:	687b      	ldr	r3, [r7, #4]
 800023c:	ed93 7a05 	vldr	s14, [r3, #20]
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	edd3 7a03 	vldr	s15, [r3, #12]
 8000246:	ee77 7a27 	vadd.f32	s15, s14, s15
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	edc3 7a05 	vstr	s15, [r3, #20]
    }

    if (integral > max_integral) integral = max_integral;
 8000250:	687b      	ldr	r3, [r7, #4]
 8000252:	edd3 7a05 	vldr	s15, [r3, #20]
 8000256:	ed97 7a06 	vldr	s14, [r7, #24]
 800025a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800025e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000262:	d503      	bpl.n	800026c <_ZN8DC_motor6PI_runEv+0x54>
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	69ba      	ldr	r2, [r7, #24]
 8000268:	615a      	str	r2, [r3, #20]
 800026a:	e012      	b.n	8000292 <_ZN8DC_motor6PI_runEv+0x7a>
    else if (integral < -max_integral) integral = -max_integral;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	ed93 7a05 	vldr	s14, [r3, #20]
 8000272:	edd7 7a06 	vldr	s15, [r7, #24]
 8000276:	eef1 7a67 	vneg.f32	s15, s15
 800027a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800027e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000282:	d506      	bpl.n	8000292 <_ZN8DC_motor6PI_runEv+0x7a>
 8000284:	edd7 7a06 	vldr	s15, [r7, #24]
 8000288:	eef1 7a67 	vneg.f32	s15, s15
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	edc3 7a05 	vstr	s15, [r3, #20]

    differential = error - pre_error;
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	ed93 7a03 	vldr	s14, [r3, #12]
 8000298:	687b      	ldr	r3, [r7, #4]
 800029a:	edd3 7a04 	vldr	s15, [r3, #16]
 800029e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	edc3 7a06 	vstr	s15, [r3, #24]
    pre_error = error;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	68da      	ldr	r2, [r3, #12]
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	611a      	str	r2, [r3, #16]

    p = kp * error;
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	ed93 7a00 	vldr	s14, [r3]
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	edd3 7a03 	vldr	s15, [r3, #12]
 80002bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80002c0:	edc7 7a05 	vstr	s15, [r7, #20]
    i = ki * integral;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	edd3 7a05 	vldr	s15, [r3, #20]
 80002d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80002d4:	edc7 7a04 	vstr	s15, [r7, #16]
    d = kd * differential;
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	ed93 7a02 	vldr	s14, [r3, #8]
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	edd3 7a06 	vldr	s15, [r3, #24]
 80002e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80002e8:	edc7 7a03 	vstr	s15, [r7, #12]

    float u = p + i + d;
 80002ec:	ed97 7a05 	vldr	s14, [r7, #20]
 80002f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80002f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80002f8:	ed97 7a03 	vldr	s14, [r7, #12]
 80002fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000300:	edc7 7a07 	vstr	s15, [r7, #28]
    uuuuuu = u;
 8000304:	4a47      	ldr	r2, [pc, #284]	@ (8000424 <_ZN8DC_motor6PI_runEv+0x20c>)
 8000306:	69fb      	ldr	r3, [r7, #28]
 8000308:	6013      	str	r3, [r2, #0]

    if (u > 1.0f) u = 1.0f;
 800030a:	edd7 7a07 	vldr	s15, [r7, #28]
 800030e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000312:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800031a:	dd03      	ble.n	8000324 <_ZN8DC_motor6PI_runEv+0x10c>
 800031c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000320:	61fb      	str	r3, [r7, #28]
 8000322:	e00a      	b.n	800033a <_ZN8DC_motor6PI_runEv+0x122>
    else if (u < -1.0f) u = -1.0f;
 8000324:	edd7 7a07 	vldr	s15, [r7, #28]
 8000328:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800032c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000334:	d501      	bpl.n	800033a <_ZN8DC_motor6PI_runEv+0x122>
 8000336:	4b3c      	ldr	r3, [pc, #240]	@ (8000428 <_ZN8DC_motor6PI_runEv+0x210>)
 8000338:	61fb      	str	r3, [r7, #28]

    pulse = fabsf(u) * arr;
 800033a:	edd7 7a07 	vldr	s15, [r7, #28]
 800033e:	eeb0 7ae7 	vabs.f32	s14, s15
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000346:	ee07 3a90 	vmov	s15, r3
 800034a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800034e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000352:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000356:	ee17 2a90 	vmov	r2, s15
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	639a      	str	r2, [r3, #56]	@ 0x38

    if (u > 0) {
 800035e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000362:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000366:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800036a:	dd09      	ble.n	8000380 <_ZN8DC_motor6PI_runEv+0x168>
        HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_RESET);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8000376:	2200      	movs	r2, #0
 8000378:	4619      	mov	r1, r3
 800037a:	f001 fd1d 	bl	8001db8 <HAL_GPIO_WritePin>
 800037e:	e008      	b.n	8000392 <_ZN8DC_motor6PI_runEv+0x17a>
    } else {
        HAL_GPIO_WritePin(dirPort, dirPin, GPIO_PIN_SET);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800038a:	2201      	movs	r2, #1
 800038c:	4619      	mov	r1, r3
 800038e:	f001 fd13 	bl	8001db8 <HAL_GPIO_WritePin>
    }

    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000396:	2b00      	cmp	r3, #0
 8000398:	d107      	bne.n	80003aa <_ZN8DC_motor6PI_runEv+0x192>
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800039e:	b29a      	uxth	r2, r3
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80003a8:	e036      	b.n	8000418 <_ZN8DC_motor6PI_runEv+0x200>
    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ae:	2b04      	cmp	r3, #4
 80003b0:	d107      	bne.n	80003c2 <_ZN8DC_motor6PI_runEv+0x1aa>
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003b6:	b29a      	uxth	r2, r3
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80003c0:	e02a      	b.n	8000418 <_ZN8DC_motor6PI_runEv+0x200>
    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003c6:	2b08      	cmp	r3, #8
 80003c8:	d107      	bne.n	80003da <_ZN8DC_motor6PI_runEv+0x1c2>
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003ce:	b29a      	uxth	r2, r3
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80003d8:	e01e      	b.n	8000418 <_ZN8DC_motor6PI_runEv+0x200>
    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003de:	2b0c      	cmp	r3, #12
 80003e0:	d107      	bne.n	80003f2 <_ZN8DC_motor6PI_runEv+0x1da>
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003e6:	b29a      	uxth	r2, r3
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	641a      	str	r2, [r3, #64]	@ 0x40
}
 80003f0:	e012      	b.n	8000418 <_ZN8DC_motor6PI_runEv+0x200>
    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003f6:	2b10      	cmp	r3, #16
 80003f8:	d107      	bne.n	800040a <_ZN8DC_motor6PI_runEv+0x1f2>
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80003fe:	b29a      	uxth	r2, r3
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8000408:	e006      	b.n	8000418 <_ZN8DC_motor6PI_runEv+0x200>
    __HAL_TIM_SET_COMPARE(PWM_htim, PWM_TIM_CHANNEL, (uint16_t)pulse);
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800040e:	b29a      	uxth	r2, r3
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8000418:	bf00      	nop
 800041a:	3720      	adds	r7, #32
 800041c:	46bd      	mov	sp, r7
 800041e:	bd80      	pop	{r7, pc}
 8000420:	42c80000 	.word	0x42c80000
 8000424:	20000034 	.word	0x20000034
 8000428:	bf800000 	.word	0xbf800000

0800042c <_ZN8DC_motor8setspeedEf>:


void DC_motor::setspeed(float target_speed){
 800042c:	b480      	push	{r7}
 800042e:	b083      	sub	sp, #12
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	ed87 0a00 	vstr	s0, [r7]
    sp = target_speed;
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	683a      	ldr	r2, [r7, #0]
 800043c:	621a      	str	r2, [r3, #32]
}
 800043e:	bf00      	nop
 8000440:	370c      	adds	r7, #12
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr

0800044a <_ZN8DC_motor12update_speedEi>:


void DC_motor::update_speed(int sign){
 800044a:	b480      	push	{r7}
 800044c:	b085      	sub	sp, #20
 800044e:	af00      	add	r7, sp, #0
 8000450:	6078      	str	r0, [r7, #4]
 8000452:	6039      	str	r1, [r7, #0]
    int16_t enc ;
    enc = __HAL_TIM_GetCounter(enc_htim);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800045c:	81fb      	strh	r3, [r7, #14]
    speed = sign*(float)enc /(4*resolution*span*reduction_ratio);
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	ee07 3a90 	vmov	s15, r3
 8000464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000468:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800046c:	ee07 3a90 	vmov	s15, r3
 8000470:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000474:	ee67 6a27 	vmul.f32	s13, s14, s15
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	ee07 3a90 	vmov	s15, r3
 8000482:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000486:	687b      	ldr	r3, [r7, #4]
 8000488:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800048c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8000496:	ee27 7a27 	vmul.f32	s14, s14, s15
 800049a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	edc3 7a07 	vstr	s15, [r3, #28]
    total_encoder_count += sign * enc;  // 累加encoder計數，注意正負方向
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80004a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80004ac:	6839      	ldr	r1, [r7, #0]
 80004ae:	fb01 f303 	mul.w	r3, r1, r3
 80004b2:	441a      	add	r2, r3
 80004b4:	687b      	ldr	r3, [r7, #4]
 80004b6:	651a      	str	r2, [r3, #80]	@ 0x50
    __HAL_TIM_SetCounter(enc_htim,0);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	2200      	movs	r2, #0
 80004c0:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80004c2:	bf00      	nop
 80004c4:	3714      	adds	r7, #20
 80004c6:	46bd      	mov	sp, r7
 80004c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004cc:	4770      	bx	lr

080004ce <_ZN8DC_motor5setupEv>:
void DC_motor::setup(){
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
 80004d4:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start_IT(PWM_htim, PWM_TIM_CHANNEL);
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004de:	4619      	mov	r1, r3
 80004e0:	4610      	mov	r0, r2
 80004e2:	f002 ff13 	bl	800330c <HAL_TIM_PWM_Start_IT>
    HAL_TIM_Encoder_Start(enc_htim, TIM_CHANNEL_1);
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80004ea:	2100      	movs	r1, #0
 80004ec:	4618      	mov	r0, r3
 80004ee:	f003 f8ff 	bl	80036f0 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(enc_htim, TIM_CHANNEL_2);
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80004f6:	2104      	movs	r1, #4
 80004f8:	4618      	mov	r0, r3
 80004fa:	f003 f8f9 	bl	80036f0 <HAL_TIM_Encoder_Start>
}
 80004fe:	bf00      	nop
 8000500:	3708      	adds	r7, #8
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}

08000506 <_ZN8DC_motor19mark_start_positionEv>:
float DC_motor::get_current_height() const {
    return total_encoder_count * mm_per_step;
}

// 記錄起始位置
void DC_motor::mark_start_position() {
 8000506:	b480      	push	{r7}
 8000508:	b083      	sub	sp, #12
 800050a:	af00      	add	r7, sp, #0
 800050c:	6078      	str	r0, [r7, #4]
    start_position = total_encoder_count;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8000516:	bf00      	nop
 8000518:	370c      	adds	r7, #12
 800051a:	46bd      	mov	sp, r7
 800051c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000520:	4770      	bx	lr

08000522 <_ZNK8DC_motor20get_steps_from_startEv>:

// 取得從起始位置走了多少步
int32_t DC_motor::get_steps_from_start() const {
 8000522:	b480      	push	{r7}
 8000524:	b083      	sub	sp, #12
 8000526:	af00      	add	r7, sp, #0
 8000528:	6078      	str	r0, [r7, #4]
    return total_encoder_count - start_position;
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000532:	1ad3      	subs	r3, r2, r3
}
 8000534:	4618      	mov	r0, r3
 8000536:	370c      	adds	r7, #12
 8000538:	46bd      	mov	sp, r7
 800053a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053e:	4770      	bx	lr

08000540 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000544:	f001 f91d 	bl	8001782 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000548:	f000 f812 	bl	8000570 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800054c:	f000 fae2 	bl	8000b14 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000550:	f000 f88e 	bl	8000670 <MX_TIM1_Init>
  MX_TIM2_Init();
 8000554:	f000 f944 	bl	80007e0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000558:	f000 f990 	bl	800087c <MX_TIM3_Init>
  MX_TIM4_Init();
 800055c:	f000 f9e4 	bl	8000928 <MX_TIM4_Init>
  MX_TIM8_Init();
 8000560:	f000 fa38 	bl	80009d4 <MX_TIM8_Init>
  MX_I2C1_Init();
 8000564:	f000 f844 	bl	80005f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  main_function();
 8000568:	f000 fc4e 	bl	8000e08 <main_function>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800056c:	bf00      	nop
 800056e:	e7fd      	b.n	800056c <main+0x2c>

08000570 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b094      	sub	sp, #80	@ 0x50
 8000574:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000576:	f107 0318 	add.w	r3, r7, #24
 800057a:	2238      	movs	r2, #56	@ 0x38
 800057c:	2100      	movs	r1, #0
 800057e:	4618      	mov	r0, r3
 8000580:	f004 fa72 	bl	8004a68 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000584:	1d3b      	adds	r3, r7, #4
 8000586:	2200      	movs	r2, #0
 8000588:	601a      	str	r2, [r3, #0]
 800058a:	605a      	str	r2, [r3, #4]
 800058c:	609a      	str	r2, [r3, #8]
 800058e:	60da      	str	r2, [r3, #12]
 8000590:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000592:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000596:	f001 fd71 	bl	800207c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059a:	2302      	movs	r3, #2
 800059c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800059e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005a2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005a4:	2340      	movs	r3, #64	@ 0x40
 80005a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005a8:	2300      	movs	r3, #0
 80005aa:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005ac:	f107 0318 	add.w	r3, r7, #24
 80005b0:	4618      	mov	r0, r3
 80005b2:	f001 fe17 	bl	80021e4 <HAL_RCC_OscConfig>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80005bc:	f000 fb42 	bl	8000c44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c0:	230f      	movs	r3, #15
 80005c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005c4:	2301      	movs	r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005c8:	2300      	movs	r3, #0
 80005ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005cc:	2300      	movs	r3, #0
 80005ce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005d0:	2300      	movs	r3, #0
 80005d2:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005d4:	1d3b      	adds	r3, r7, #4
 80005d6:	2100      	movs	r1, #0
 80005d8:	4618      	mov	r0, r3
 80005da:	f002 f915 	bl	8002808 <HAL_RCC_ClockConfig>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d001      	beq.n	80005e8 <SystemClock_Config+0x78>
  {
    Error_Handler();
 80005e4:	f000 fb2e 	bl	8000c44 <Error_Handler>
  }
}
 80005e8:	bf00      	nop
 80005ea:	3750      	adds	r7, #80	@ 0x50
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}

080005f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005f4:	4b1b      	ldr	r3, [pc, #108]	@ (8000664 <MX_I2C1_Init+0x74>)
 80005f6:	4a1c      	ldr	r2, [pc, #112]	@ (8000668 <MX_I2C1_Init+0x78>)
 80005f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 80005fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000664 <MX_I2C1_Init+0x74>)
 80005fc:	4a1b      	ldr	r2, [pc, #108]	@ (800066c <MX_I2C1_Init+0x7c>)
 80005fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000600:	4b18      	ldr	r3, [pc, #96]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000602:	2200      	movs	r2, #0
 8000604:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000606:	4b17      	ldr	r3, [pc, #92]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000608:	2201      	movs	r2, #1
 800060a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800060c:	4b15      	ldr	r3, [pc, #84]	@ (8000664 <MX_I2C1_Init+0x74>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000612:	4b14      	ldr	r3, [pc, #80]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000618:	4b12      	ldr	r3, [pc, #72]	@ (8000664 <MX_I2C1_Init+0x74>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800061e:	4b11      	ldr	r3, [pc, #68]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000620:	2200      	movs	r2, #0
 8000622:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000624:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800062a:	480e      	ldr	r0, [pc, #56]	@ (8000664 <MX_I2C1_Init+0x74>)
 800062c:	f001 fbf4 	bl	8001e18 <HAL_I2C_Init>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d001      	beq.n	800063a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000636:	f000 fb05 	bl	8000c44 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800063a:	2100      	movs	r1, #0
 800063c:	4809      	ldr	r0, [pc, #36]	@ (8000664 <MX_I2C1_Init+0x74>)
 800063e:	f001 fc86 	bl	8001f4e <HAL_I2CEx_ConfigAnalogFilter>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000648:	f000 fafc 	bl	8000c44 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800064c:	2100      	movs	r1, #0
 800064e:	4805      	ldr	r0, [pc, #20]	@ (8000664 <MX_I2C1_Init+0x74>)
 8000650:	f001 fcc8 	bl	8001fe4 <HAL_I2CEx_ConfigDigitalFilter>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800065a:	f000 faf3 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800065e:	bf00      	nop
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	20000038 	.word	0x20000038
 8000668:	40005400 	.word	0x40005400
 800066c:	00503d58 	.word	0x00503d58

08000670 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	b098      	sub	sp, #96	@ 0x60
 8000674:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000676:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000682:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]
 8000692:	615a      	str	r2, [r3, #20]
 8000694:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	2234      	movs	r2, #52	@ 0x34
 800069a:	2100      	movs	r1, #0
 800069c:	4618      	mov	r0, r3
 800069e:	f004 f9e3 	bl	8004a68 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006a2:	4b4d      	ldr	r3, [pc, #308]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006a4:	4a4d      	ldr	r2, [pc, #308]	@ (80007dc <MX_TIM1_Init+0x16c>)
 80006a6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 80006a8:	4b4b      	ldr	r3, [pc, #300]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006aa:	220f      	movs	r2, #15
 80006ac:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006ae:	4b4a      	ldr	r3, [pc, #296]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80006b4:	4b48      	ldr	r3, [pc, #288]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006b6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80006ba:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006bc:	4b46      	ldr	r3, [pc, #280]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006be:	2200      	movs	r2, #0
 80006c0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006c2:	4b45      	ldr	r3, [pc, #276]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006c8:	4b43      	ldr	r3, [pc, #268]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80006ce:	4842      	ldr	r0, [pc, #264]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006d0:	f002 fcc5 	bl	800305e <HAL_TIM_PWM_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 80006da:	f000 fab3 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80006de:	2300      	movs	r3, #0
 80006e0:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80006e2:	2300      	movs	r3, #0
 80006e4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80006ea:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80006ee:	4619      	mov	r1, r3
 80006f0:	4839      	ldr	r0, [pc, #228]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80006f2:	f004 f865 	bl	80047c0 <HAL_TIMEx_MasterConfigSynchronization>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d001      	beq.n	8000700 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80006fc:	f000 faa2 	bl	8000c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000700:	2360      	movs	r3, #96	@ 0x60
 8000702:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000704:	2300      	movs	r3, #0
 8000706:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000708:	2300      	movs	r3, #0
 800070a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800070c:	2300      	movs	r3, #0
 800070e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000710:	2300      	movs	r3, #0
 8000712:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000714:	2300      	movs	r3, #0
 8000716:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000718:	2300      	movs	r3, #0
 800071a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800071c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000720:	2200      	movs	r2, #0
 8000722:	4619      	mov	r1, r3
 8000724:	482c      	ldr	r0, [pc, #176]	@ (80007d8 <MX_TIM1_Init+0x168>)
 8000726:	f003 f9c1 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000730:	f000 fa88 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000734:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000738:	2204      	movs	r2, #4
 800073a:	4619      	mov	r1, r3
 800073c:	4826      	ldr	r0, [pc, #152]	@ (80007d8 <MX_TIM1_Init+0x168>)
 800073e:	f003 f9b5 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8000748:	f000 fa7c 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800074c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000750:	2208      	movs	r2, #8
 8000752:	4619      	mov	r1, r3
 8000754:	4820      	ldr	r0, [pc, #128]	@ (80007d8 <MX_TIM1_Init+0x168>)
 8000756:	f003 f9a9 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 800075a:	4603      	mov	r3, r0
 800075c:	2b00      	cmp	r3, #0
 800075e:	d001      	beq.n	8000764 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8000760:	f000 fa70 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000764:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000768:	220c      	movs	r2, #12
 800076a:	4619      	mov	r1, r3
 800076c:	481a      	ldr	r0, [pc, #104]	@ (80007d8 <MX_TIM1_Init+0x168>)
 800076e:	f003 f99d 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000778:	f000 fa64 	bl	8000c44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800077c:	2300      	movs	r3, #0
 800077e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000780:	2300      	movs	r3, #0
 8000782:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000784:	2300      	movs	r3, #0
 8000786:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000788:	2300      	movs	r3, #0
 800078a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000790:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000794:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000796:	2300      	movs	r3, #0
 8000798:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 800079a:	2300      	movs	r3, #0
 800079c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800079e:	2300      	movs	r3, #0
 80007a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80007a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80007a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80007ac:	2300      	movs	r3, #0
 80007ae:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	4619      	mov	r1, r3
 80007b8:	4807      	ldr	r0, [pc, #28]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80007ba:	f004 f883 	bl	80048c4 <HAL_TIMEx_ConfigBreakDeadTime>
 80007be:	4603      	mov	r3, r0
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d001      	beq.n	80007c8 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 80007c4:	f000 fa3e 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007c8:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <MX_TIM1_Init+0x168>)
 80007ca:	f000 fee1 	bl	8001590 <HAL_TIM_MspPostInit>

}
 80007ce:	bf00      	nop
 80007d0:	3760      	adds	r7, #96	@ 0x60
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	2000008c 	.word	0x2000008c
 80007dc:	40012c00 	.word	0x40012c00

080007e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007e6:	f107 0310 	add.w	r3, r7, #16
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	601a      	str	r2, [r3, #0]
 80007fa:	605a      	str	r2, [r3, #4]
 80007fc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007fe:	4b1e      	ldr	r3, [pc, #120]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000800:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000804:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16-1;
 8000806:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000808:	220f      	movs	r2, #15
 800080a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800080c:	4b1a      	ldr	r3, [pc, #104]	@ (8000878 <MX_TIM2_Init+0x98>)
 800080e:	2200      	movs	r2, #0
 8000810:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000812:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000814:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000818:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800081a:	4b17      	ldr	r3, [pc, #92]	@ (8000878 <MX_TIM2_Init+0x98>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000820:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000822:	2200      	movs	r2, #0
 8000824:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000826:	4814      	ldr	r0, [pc, #80]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000828:	f002 fbc2 	bl	8002fb0 <HAL_TIM_Base_Init>
 800082c:	4603      	mov	r3, r0
 800082e:	2b00      	cmp	r3, #0
 8000830:	d001      	beq.n	8000836 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000832:	f000 fa07 	bl	8000c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000836:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800083a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800083c:	f107 0310 	add.w	r3, r7, #16
 8000840:	4619      	mov	r1, r3
 8000842:	480d      	ldr	r0, [pc, #52]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000844:	f003 fa46 	bl	8003cd4 <HAL_TIM_ConfigClockSource>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800084e:	f000 f9f9 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000852:	2300      	movs	r3, #0
 8000854:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000856:	2300      	movs	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800085a:	1d3b      	adds	r3, r7, #4
 800085c:	4619      	mov	r1, r3
 800085e:	4806      	ldr	r0, [pc, #24]	@ (8000878 <MX_TIM2_Init+0x98>)
 8000860:	f003 ffae 	bl	80047c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800086a:	f000 f9eb 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800086e:	bf00      	nop
 8000870:	3720      	adds	r7, #32
 8000872:	46bd      	mov	sp, r7
 8000874:	bd80      	pop	{r7, pc}
 8000876:	bf00      	nop
 8000878:	200000d8 	.word	0x200000d8

0800087c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800087c:	b580      	push	{r7, lr}
 800087e:	b08c      	sub	sp, #48	@ 0x30
 8000880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000882:	f107 030c 	add.w	r3, r7, #12
 8000886:	2224      	movs	r2, #36	@ 0x24
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f004 f8ec 	bl	8004a68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000890:	463b      	mov	r3, r7
 8000892:	2200      	movs	r2, #0
 8000894:	601a      	str	r2, [r3, #0]
 8000896:	605a      	str	r2, [r3, #4]
 8000898:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800089a:	4b21      	ldr	r3, [pc, #132]	@ (8000920 <MX_TIM3_Init+0xa4>)
 800089c:	4a21      	ldr	r2, [pc, #132]	@ (8000924 <MX_TIM3_Init+0xa8>)
 800089e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80008a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80008ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80008b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008ba:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80008c0:	2301      	movs	r3, #1
 80008c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80008c4:	2300      	movs	r3, #0
 80008c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80008c8:	2301      	movs	r3, #1
 80008ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80008cc:	2300      	movs	r3, #0
 80008ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80008d0:	2300      	movs	r3, #0
 80008d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80008d4:	2300      	movs	r3, #0
 80008d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80008d8:	2301      	movs	r3, #1
 80008da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80008dc:	2300      	movs	r3, #0
 80008de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80008e4:	f107 030c 	add.w	r3, r7, #12
 80008e8:	4619      	mov	r1, r3
 80008ea:	480d      	ldr	r0, [pc, #52]	@ (8000920 <MX_TIM3_Init+0xa4>)
 80008ec:	f002 fe5a 	bl	80035a4 <HAL_TIM_Encoder_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 80008f6:	f000 f9a5 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008fa:	2300      	movs	r3, #0
 80008fc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008fe:	2300      	movs	r3, #0
 8000900:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000902:	463b      	mov	r3, r7
 8000904:	4619      	mov	r1, r3
 8000906:	4806      	ldr	r0, [pc, #24]	@ (8000920 <MX_TIM3_Init+0xa4>)
 8000908:	f003 ff5a 	bl	80047c0 <HAL_TIMEx_MasterConfigSynchronization>
 800090c:	4603      	mov	r3, r0
 800090e:	2b00      	cmp	r3, #0
 8000910:	d001      	beq.n	8000916 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000912:	f000 f997 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000916:	bf00      	nop
 8000918:	3730      	adds	r7, #48	@ 0x30
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	20000124 	.word	0x20000124
 8000924:	40000400 	.word	0x40000400

08000928 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b08c      	sub	sp, #48	@ 0x30
 800092c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800092e:	f107 030c 	add.w	r3, r7, #12
 8000932:	2224      	movs	r2, #36	@ 0x24
 8000934:	2100      	movs	r1, #0
 8000936:	4618      	mov	r0, r3
 8000938:	f004 f896 	bl	8004a68 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800093c:	463b      	mov	r3, r7
 800093e:	2200      	movs	r2, #0
 8000940:	601a      	str	r2, [r3, #0]
 8000942:	605a      	str	r2, [r3, #4]
 8000944:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000946:	4b21      	ldr	r3, [pc, #132]	@ (80009cc <MX_TIM4_Init+0xa4>)
 8000948:	4a21      	ldr	r2, [pc, #132]	@ (80009d0 <MX_TIM4_Init+0xa8>)
 800094a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 800094c:	4b1f      	ldr	r3, [pc, #124]	@ (80009cc <MX_TIM4_Init+0xa4>)
 800094e:	2200      	movs	r2, #0
 8000950:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000952:	4b1e      	ldr	r3, [pc, #120]	@ (80009cc <MX_TIM4_Init+0xa4>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000958:	4b1c      	ldr	r3, [pc, #112]	@ (80009cc <MX_TIM4_Init+0xa4>)
 800095a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800095e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000960:	4b1a      	ldr	r3, [pc, #104]	@ (80009cc <MX_TIM4_Init+0xa4>)
 8000962:	2200      	movs	r2, #0
 8000964:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000966:	4b19      	ldr	r3, [pc, #100]	@ (80009cc <MX_TIM4_Init+0xa4>)
 8000968:	2200      	movs	r2, #0
 800096a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800096c:	2301      	movs	r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000970:	2300      	movs	r3, #0
 8000972:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000974:	2301      	movs	r3, #1
 8000976:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000978:	2300      	movs	r3, #0
 800097a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800097c:	2300      	movs	r3, #0
 800097e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000980:	2300      	movs	r3, #0
 8000982:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000984:	2301      	movs	r3, #1
 8000986:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000988:	2300      	movs	r3, #0
 800098a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800098c:	2300      	movs	r3, #0
 800098e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000990:	f107 030c 	add.w	r3, r7, #12
 8000994:	4619      	mov	r1, r3
 8000996:	480d      	ldr	r0, [pc, #52]	@ (80009cc <MX_TIM4_Init+0xa4>)
 8000998:	f002 fe04 	bl	80035a4 <HAL_TIM_Encoder_Init>
 800099c:	4603      	mov	r3, r0
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d001      	beq.n	80009a6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80009a2:	f000 f94f 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009aa:	2300      	movs	r3, #0
 80009ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80009ae:	463b      	mov	r3, r7
 80009b0:	4619      	mov	r1, r3
 80009b2:	4806      	ldr	r0, [pc, #24]	@ (80009cc <MX_TIM4_Init+0xa4>)
 80009b4:	f003 ff04 	bl	80047c0 <HAL_TIMEx_MasterConfigSynchronization>
 80009b8:	4603      	mov	r3, r0
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d001      	beq.n	80009c2 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80009be:	f000 f941 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80009c2:	bf00      	nop
 80009c4:	3730      	adds	r7, #48	@ 0x30
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	20000170 	.word	0x20000170
 80009d0:	40000800 	.word	0x40000800

080009d4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	b098      	sub	sp, #96	@ 0x60
 80009d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009da:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
 80009e2:	605a      	str	r2, [r3, #4]
 80009e4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009e6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
 80009f4:	611a      	str	r2, [r3, #16]
 80009f6:	615a      	str	r2, [r3, #20]
 80009f8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009fa:	1d3b      	adds	r3, r7, #4
 80009fc:	2234      	movs	r2, #52	@ 0x34
 80009fe:	2100      	movs	r1, #0
 8000a00:	4618      	mov	r0, r3
 8000a02:	f004 f831 	bl	8004a68 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000a06:	4b41      	ldr	r3, [pc, #260]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a08:	4a41      	ldr	r2, [pc, #260]	@ (8000b10 <MX_TIM8_Init+0x13c>)
 8000a0a:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 16-1;
 8000a0c:	4b3f      	ldr	r3, [pc, #252]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a0e:	220f      	movs	r2, #15
 8000a10:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a12:	4b3e      	ldr	r3, [pc, #248]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8000a18:	4b3c      	ldr	r3, [pc, #240]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a1a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a1e:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a20:	4b3a      	ldr	r3, [pc, #232]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000a26:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a2c:	4b37      	ldr	r3, [pc, #220]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000a32:	4836      	ldr	r0, [pc, #216]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a34:	f002 fb13 	bl	800305e <HAL_TIM_PWM_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000a3e:	f000 f901 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a42:	2300      	movs	r3, #0
 8000a44:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a46:	2300      	movs	r3, #0
 8000a48:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000a4e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000a52:	4619      	mov	r1, r3
 8000a54:	482d      	ldr	r0, [pc, #180]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a56:	f003 feb3 	bl	80047c0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000a60:	f000 f8f0 	bl	8000c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a64:	2360      	movs	r3, #96	@ 0x60
 8000a66:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a70:	2300      	movs	r3, #0
 8000a72:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a80:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a84:	2200      	movs	r2, #0
 8000a86:	4619      	mov	r1, r3
 8000a88:	4820      	ldr	r0, [pc, #128]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000a8a:	f003 f80f 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000a94:	f000 f8d6 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a98:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000a9c:	2204      	movs	r2, #4
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	481a      	ldr	r0, [pc, #104]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000aa2:	f003 f803 	bl	8003aac <HAL_TIM_PWM_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8000aac:	f000 f8ca 	bl	8000c44 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ac4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ad6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000ada:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000adc:	2300      	movs	r3, #0
 8000ade:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000ae8:	1d3b      	adds	r3, r7, #4
 8000aea:	4619      	mov	r1, r3
 8000aec:	4807      	ldr	r0, [pc, #28]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000aee:	f003 fee9 	bl	80048c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM8_Init+0x128>
  {
    Error_Handler();
 8000af8:	f000 f8a4 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000afc:	4803      	ldr	r0, [pc, #12]	@ (8000b0c <MX_TIM8_Init+0x138>)
 8000afe:	f000 fd47 	bl	8001590 <HAL_TIM_MspPostInit>

}
 8000b02:	bf00      	nop
 8000b04:	3760      	adds	r7, #96	@ 0x60
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	200001bc 	.word	0x200001bc
 8000b10:	40013400 	.word	0x40013400

08000b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b088      	sub	sp, #32
 8000b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b1a:	f107 030c 	add.w	r3, r7, #12
 8000b1e:	2200      	movs	r2, #0
 8000b20:	601a      	str	r2, [r3, #0]
 8000b22:	605a      	str	r2, [r3, #4]
 8000b24:	609a      	str	r2, [r3, #8]
 8000b26:	60da      	str	r2, [r3, #12]
 8000b28:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2a:	4b43      	ldr	r3, [pc, #268]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	4a42      	ldr	r2, [pc, #264]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b30:	f043 0304 	orr.w	r3, r3, #4
 8000b34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b36:	4b40      	ldr	r3, [pc, #256]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	f003 0304 	and.w	r3, r3, #4
 8000b3e:	60bb      	str	r3, [r7, #8]
 8000b40:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b42:	4b3d      	ldr	r3, [pc, #244]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	4a3c      	ldr	r2, [pc, #240]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b48:	f043 0301 	orr.w	r3, r3, #1
 8000b4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b4e:	4b3a      	ldr	r3, [pc, #232]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b52:	f003 0301 	and.w	r3, r3, #1
 8000b56:	607b      	str	r3, [r7, #4]
 8000b58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b5a:	4b37      	ldr	r3, [pc, #220]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b5e:	4a36      	ldr	r2, [pc, #216]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b60:	f043 0302 	orr.w	r3, r3, #2
 8000b64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b66:	4b34      	ldr	r3, [pc, #208]	@ (8000c38 <MX_GPIO_Init+0x124>)
 8000b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b6a:	f003 0302 	and.w	r3, r3, #2
 8000b6e:	603b      	str	r3, [r7, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	f240 6109 	movw	r1, #1545	@ 0x609
 8000b78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b7c:	f001 f91c 	bl	8001db8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12;
 8000b80:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000b84:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b86:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b8a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	4619      	mov	r1, r3
 8000b96:	4829      	ldr	r0, [pc, #164]	@ (8000c3c <MX_GPIO_Init+0x128>)
 8000b98:	f000 ff74 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA3 PA9 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3|GPIO_PIN_9|GPIO_PIN_10;
 8000b9c:	f240 6309 	movw	r3, #1545	@ 0x609
 8000ba0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba2:	2301      	movs	r3, #1
 8000ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bae:	f107 030c 	add.w	r3, r7, #12
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bb8:	f000 ff64 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bc0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bc4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bca:	f107 030c 	add.w	r3, r7, #12
 8000bce:	4619      	mov	r1, r3
 8000bd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bd4:	f000 ff56 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000bd8:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bde:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be4:	2300      	movs	r3, #0
 8000be6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be8:	f107 030c 	add.w	r3, r7, #12
 8000bec:	4619      	mov	r1, r3
 8000bee:	4814      	ldr	r0, [pc, #80]	@ (8000c40 <MX_GPIO_Init+0x12c>)
 8000bf0:	f000 ff48 	bl	8001a84 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8000bf4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8000bf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bfa:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000bfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c00:	2300      	movs	r3, #0
 8000c02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 030c 	add.w	r3, r7, #12
 8000c08:	4619      	mov	r1, r3
 8000c0a:	480c      	ldr	r0, [pc, #48]	@ (8000c3c <MX_GPIO_Init+0x128>)
 8000c0c:	f000 ff3a 	bl	8001a84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2100      	movs	r1, #0
 8000c14:	2017      	movs	r0, #23
 8000c16:	f000 ff00 	bl	8001a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000c1a:	2017      	movs	r0, #23
 8000c1c:	f000 ff17 	bl	8001a4e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000c20:	2200      	movs	r2, #0
 8000c22:	2100      	movs	r1, #0
 8000c24:	2028      	movs	r0, #40	@ 0x28
 8000c26:	f000 fef8 	bl	8001a1a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000c2a:	2028      	movs	r0, #40	@ 0x28
 8000c2c:	f000 ff0f 	bl	8001a4e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c30:	bf00      	nop
 8000c32:	3720      	adds	r7, #32
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40021000 	.word	0x40021000
 8000c3c:	48000800 	.word	0x48000800
 8000c40:	48000400 	.word	0x48000400

08000c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c48:	b672      	cpsid	i
}
 8000c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <Error_Handler+0x8>

08000c50 <_ZN5servoC1EP17TIM_HandleTypeDefm>:
public:
    void setup();
        void update_pos(float goalpos, int responseTime);
    void run();

    servo(TIM_HandleTypeDef *_servo_htim, uint32_t _servo_TIM_CHANNEL){
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	60f8      	str	r0, [r7, #12]
 8000c58:	60b9      	str	r1, [r7, #8]
 8000c5a:	607a      	str	r2, [r7, #4]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	f04f 0200 	mov.w	r2, #0
 8000c62:	601a      	str	r2, [r3, #0]
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f04f 0200 	mov.w	r2, #0
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
 8000c6e:	f04f 0200 	mov.w	r2, #0
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	4a12      	ldr	r2, [pc, #72]	@ (8000cc0 <_ZN5servoC1EP17TIM_HandleTypeDefm+0x70>)
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8000c80:	611a      	str	r2, [r3, #16]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000c88:	615a      	str	r2, [r3, #20]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	619a      	str	r2, [r3, #24]
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	2200      	movs	r2, #0
 8000c94:	771a      	strb	r2, [r3, #28]
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000c9c:	621a      	str	r2, [r3, #32]
    	servo_htim = _servo_htim;
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	68ba      	ldr	r2, [r7, #8]
 8000ca2:	625a      	str	r2, [r3, #36]	@ 0x24
    	servo_TIM_CHANNEL = _servo_TIM_CHANNEL;
 8000ca4:	68fb      	ldr	r3, [r7, #12]
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	629a      	str	r2, [r3, #40]	@ 0x28
    	updateFreqency = 1000;
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000cb0:	621a      	str	r2, [r3, #32]
    };
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3714      	adds	r7, #20
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	43960000 	.word	0x43960000

08000cc4 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m>:
    void mark_start_position();
    
    // 取得從起始位置走了多少步
    int32_t get_steps_from_start() const;

	DC_motor(TIM_HandleTypeDef *_enc_htim, GPIO_TypeDef *_dirPort, uint16_t _dirPin, TIM_HandleTypeDef *_PWM_htim, uint32_t _PWM_TIM_CHANNEL) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	60f8      	str	r0, [r7, #12]
 8000ccc:	60b9      	str	r1, [r7, #8]
 8000cce:	607a      	str	r2, [r7, #4]
 8000cd0:	807b      	strh	r3, [r7, #2]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
 8000cd4:	4a2e      	ldr	r2, [pc, #184]	@ (8000d90 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m+0xcc>)
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	4a2e      	ldr	r2, [pc, #184]	@ (8000d94 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m+0xd0>)
 8000cdc:	605a      	str	r2, [r3, #4]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f04f 0200 	mov.w	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	68fb      	ldr	r3, [r7, #12]
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f04f 0200 	mov.w	r2, #0
 8000cf4:	611a      	str	r2, [r3, #16]
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f04f 0200 	mov.w	r2, #0
 8000cfc:	615a      	str	r2, [r3, #20]
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	f04f 0200 	mov.w	r2, #0
 8000d04:	619a      	str	r2, [r3, #24]
 8000d06:	68fb      	ldr	r3, [r7, #12]
 8000d08:	f04f 0200 	mov.w	r2, #0
 8000d0c:	61da      	str	r2, [r3, #28]
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	f04f 0200 	mov.w	r2, #0
 8000d14:	621a      	str	r2, [r3, #32]
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	4a1f      	ldr	r2, [pc, #124]	@ (8000d98 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m+0xd4>)
 8000d1a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2264      	movs	r2, #100	@ 0x64
 8000d20:	629a      	str	r2, [r3, #40]	@ 0x28
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	f04f 4285 	mov.w	r2, #1115684864	@ 0x42800000
 8000d28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d36:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	2200      	movs	r2, #0
 8000d42:	651a      	str	r2, [r3, #80]	@ 0x50
 8000d44:	68fb      	ldr	r3, [r7, #12]
 8000d46:	f04f 0200 	mov.w	r2, #0
 8000d4a:	655a      	str	r2, [r3, #84]	@ 0x54
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	2200      	movs	r2, #0
 8000d50:	659a      	str	r2, [r3, #88]	@ 0x58
		enc_htim = _enc_htim;
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	68ba      	ldr	r2, [r7, #8]
 8000d56:	63da      	str	r2, [r3, #60]	@ 0x3c
		dirPort = _dirPort;
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	687a      	ldr	r2, [r7, #4]
 8000d5c:	641a      	str	r2, [r3, #64]	@ 0x40
		dirPin = _dirPin;
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	887a      	ldrh	r2, [r7, #2]
 8000d62:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
		PWM_htim = _PWM_htim;
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	69ba      	ldr	r2, [r7, #24]
 8000d6a:	649a      	str	r2, [r3, #72]	@ 0x48
		PWM_TIM_CHANNEL = _PWM_TIM_CHANNEL;
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	69fa      	ldr	r2, [r7, #28]
 8000d70:	64da      	str	r2, [r3, #76]	@ 0x4c
		total_encoder_count = 0;
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	2200      	movs	r2, #0
 8000d76:	651a      	str	r2, [r3, #80]	@ 0x50
        mm_per_step = 0;  // 初始化每步對應的高度
 8000d78:	68fb      	ldr	r3, [r7, #12]
 8000d7a:	f04f 0200 	mov.w	r2, #0
 8000d7e:	655a      	str	r2, [r3, #84]	@ 0x54
	};
 8000d80:	68fb      	ldr	r3, [r7, #12]
 8000d82:	4618      	mov	r0, r3
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	3e570a3d 	.word	0x3e570a3d
 8000d94:	3a03126f 	.word	0x3a03126f
 8000d98:	3a83126f 	.word	0x3a83126f

08000d9c <_Z9setup_allv>:
void mission_1();
void mission_2();
void mission_3();
void mission_4();

void setup_all(){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	servo_gripper.setup();
 8000da0:	4812      	ldr	r0, [pc, #72]	@ (8000dec <_Z9setup_allv+0x50>)
 8000da2:	f000 f971 	bl	8001088 <_ZN5servo5setupEv>
	servo_right.setup();
 8000da6:	4812      	ldr	r0, [pc, #72]	@ (8000df0 <_Z9setup_allv+0x54>)
 8000da8:	f000 f96e 	bl	8001088 <_ZN5servo5setupEv>
	servo_left.setup();
 8000dac:	4811      	ldr	r0, [pc, #68]	@ (8000df4 <_Z9setup_allv+0x58>)
 8000dae:	f000 f96b 	bl	8001088 <_ZN5servo5setupEv>
	Motor_forword.setup();
 8000db2:	4811      	ldr	r0, [pc, #68]	@ (8000df8 <_Z9setup_allv+0x5c>)
 8000db4:	f7ff fb8b 	bl	80004ce <_ZN8DC_motor5setupEv>
	Motor_updown.setup();
 8000db8:	4810      	ldr	r0, [pc, #64]	@ (8000dfc <_Z9setup_allv+0x60>)
 8000dba:	f7ff fb88 	bl	80004ce <_ZN8DC_motor5setupEv>
	servo_right.update_pos(angle, 1);
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <_Z9setup_allv+0x64>)
 8000dc0:	edd3 7a00 	vldr	s15, [r3]
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	eeb0 0a67 	vmov.f32	s0, s15
 8000dca:	4809      	ldr	r0, [pc, #36]	@ (8000df0 <_Z9setup_allv+0x54>)
 8000dcc:	f000 f96c 	bl	80010a8 <_ZN5servo10update_posEfi>
	servo_right.run();
 8000dd0:	4807      	ldr	r0, [pc, #28]	@ (8000df0 <_Z9setup_allv+0x54>)
 8000dd2:	f000 f97f 	bl	80010d4 <_ZN5servo3runEv>
	servo_left.update_pos(100, 1);
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	ed9f 0a0a 	vldr	s0, [pc, #40]	@ 8000e04 <_Z9setup_allv+0x68>
 8000ddc:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <_Z9setup_allv+0x58>)
 8000dde:	f000 f963 	bl	80010a8 <_ZN5servo10update_posEfi>
	servo_left.run();
 8000de2:	4804      	ldr	r0, [pc, #16]	@ (8000df4 <_Z9setup_allv+0x58>)
 8000de4:	f000 f976 	bl	80010d4 <_ZN5servo3runEv>
}
 8000de8:	bf00      	nop
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	200002ec 	.word	0x200002ec
 8000df0:	20000344 	.word	0x20000344
 8000df4:	20000318 	.word	0x20000318
 8000df8:	20000208 	.word	0x20000208
 8000dfc:	20000264 	.word	0x20000264
 8000e00:	20000004 	.word	0x20000004
 8000e04:	42c80000 	.word	0x42c80000

08000e08 <main_function>:
void main_function(){
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
	setup_all();
 8000e0c:	f7ff ffc6 	bl	8000d9c <_Z9setup_allv>

	while(1){
		mission_3();
 8000e10:	f000 f802 	bl	8000e18 <_Z9mission_3v>
 8000e14:	e7fc      	b.n	8000e10 <main_function+0x8>
	...

08000e18 <_Z9mission_3v>:
	servo_gripper.update_pos(300, 1);  //open
	servo_gripper.run();
	wait(1000, &htim2);

}
void mission_3(){
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0

	//竹簍
	//servo_right.update_pos(angle_2, 5);
	//servo_right.run();
	servo_left.update_pos(angle_2, 1);
 8000e1e:	4b27      	ldr	r3, [pc, #156]	@ (8000ebc <_Z9mission_3v+0xa4>)
 8000e20:	edd3 7a00 	vldr	s15, [r3]
 8000e24:	2101      	movs	r1, #1
 8000e26:	eeb0 0a67 	vmov.f32	s0, s15
 8000e2a:	4825      	ldr	r0, [pc, #148]	@ (8000ec0 <_Z9mission_3v+0xa8>)
 8000e2c:	f000 f93c 	bl	80010a8 <_ZN5servo10update_posEfi>
	servo_left.run();
 8000e30:	4823      	ldr	r0, [pc, #140]	@ (8000ec0 <_Z9mission_3v+0xa8>)
 8000e32:	f000 f94f 	bl	80010d4 <_ZN5servo3runEv>

	//servo_right.update_pos(angle, 5);
	//servo_right.run();
	servo_left.update_pos(angle, 1);
 8000e36:	4b23      	ldr	r3, [pc, #140]	@ (8000ec4 <_Z9mission_3v+0xac>)
 8000e38:	edd3 7a00 	vldr	s15, [r3]
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000e42:	481f      	ldr	r0, [pc, #124]	@ (8000ec0 <_Z9mission_3v+0xa8>)
 8000e44:	f000 f930 	bl	80010a8 <_ZN5servo10update_posEfi>
	servo_left.run();
 8000e48:	481d      	ldr	r0, [pc, #116]	@ (8000ec0 <_Z9mission_3v+0xa8>)
 8000e4a:	f000 f943 	bl	80010d4 <_ZN5servo3runEv>

	
    
    // 第一次執行時初始化
    if (!initialized) {
 8000e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ec8 <_Z9mission_3v+0xb0>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	f083 0301 	eor.w	r3, r3, #1
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d008      	beq.n	8000e6e <_Z9mission_3v+0x56>
        Motor_updown.mark_start_position();  // 記錄起始位置
 8000e5c:	481b      	ldr	r0, [pc, #108]	@ (8000ecc <_Z9mission_3v+0xb4>)
 8000e5e:	f7ff fb52 	bl	8000506 <_ZN8DC_motor19mark_start_positionEv>
        initialized = true;
 8000e62:	4b19      	ldr	r3, [pc, #100]	@ (8000ec8 <_Z9mission_3v+0xb0>)
 8000e64:	2201      	movs	r2, #1
 8000e66:	701a      	strb	r2, [r3, #0]
        total_steps = 0;
 8000e68:	4b19      	ldr	r3, [pc, #100]	@ (8000ed0 <_Z9mission_3v+0xb8>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	601a      	str	r2, [r3, #0]
    }

    // 執行馬達控制
    Motor_updown.PI_run();
 8000e6e:	4817      	ldr	r0, [pc, #92]	@ (8000ecc <_Z9mission_3v+0xb4>)
 8000e70:	f7ff f9d2 	bl	8000218 <_ZN8DC_motor6PI_runEv>
    Motor_updown.setspeed(speeds);
 8000e74:	4b17      	ldr	r3, [pc, #92]	@ (8000ed4 <_Z9mission_3v+0xbc>)
 8000e76:	edd3 7a00 	vldr	s15, [r3]
 8000e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7e:	4813      	ldr	r0, [pc, #76]	@ (8000ecc <_Z9mission_3v+0xb4>)
 8000e80:	f7ff fad4 	bl	800042c <_ZN8DC_motor8setspeedEf>
    Motor_updown.update_speed(1);  // 更新encoder計數
 8000e84:	2101      	movs	r1, #1
 8000e86:	4811      	ldr	r0, [pc, #68]	@ (8000ecc <_Z9mission_3v+0xb4>)
 8000e88:	f7ff fadf 	bl	800044a <_ZN8DC_motor12update_speedEi>
    
    // 取得走了多少步
    int32_t steps = Motor_updown.get_steps_from_start();
 8000e8c:	480f      	ldr	r0, [pc, #60]	@ (8000ecc <_Z9mission_3v+0xb4>)
 8000e8e:	f7ff fb48 	bl	8000522 <_ZNK8DC_motor20get_steps_from_startEv>
 8000e92:	6078      	str	r0, [r7, #4]
    total_steps = abs(steps);  // 更新總步數
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	bfb8      	it	lt
 8000e9a:	425b      	neglt	r3, r3
 8000e9c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ed0 <_Z9mission_3v+0xb8>)
 8000e9e:	6013      	str	r3, [r2, #0]
    
    // 顯示目前步數
    high = (float)total_steps;  // 使用high變數來顯示步數
 8000ea0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ed0 <_Z9mission_3v+0xb8>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	ee07 3a90 	vmov	s15, r3
 8000ea8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000eac:	4b0a      	ldr	r3, [pc, #40]	@ (8000ed8 <_Z9mission_3v+0xc0>)
 8000eae:	edc3 7a00 	vstr	s15, [r3]
    
    // 當碰到限位開關時，記錄最終步數並停止
    /*if (gripperHighest || gripperLowest) {
        speeds = 0;
    }*/
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}
 8000eba:	bf00      	nop
 8000ebc:	20000008 	.word	0x20000008
 8000ec0:	20000318 	.word	0x20000318
 8000ec4:	20000004 	.word	0x20000004
 8000ec8:	20000000 	.word	0x20000000
 8000ecc:	20000264 	.word	0x20000264
 8000ed0:	20000384 	.word	0x20000384
 8000ed4:	20000370 	.word	0x20000370
 8000ed8:	20000374 	.word	0x20000374

08000edc <HAL_TIM_PeriodElapsedCallback>:
	HAL_TIM_Base_Stop_IT(htim);

	delay_count = 0;
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000eec:	d108      	bne.n	8000f00 <HAL_TIM_PeriodElapsedCallback+0x24>
		delay_count++;
 8000eee:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	4a04      	ldr	r2, [pc, #16]	@ (8000f08 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ef6:	6013      	str	r3, [r2, #0]
        Motor_updown.update_speed(1);  // 定期更新encoder計數
 8000ef8:	2101      	movs	r1, #1
 8000efa:	4804      	ldr	r0, [pc, #16]	@ (8000f0c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000efc:	f7ff faa5 	bl	800044a <_ZN8DC_motor12update_speedEi>
	}
}
 8000f00:	bf00      	nop
 8000f02:	3708      	adds	r7, #8
 8000f04:	46bd      	mov	sp, r7
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	20000378 	.word	0x20000378
 8000f0c:	20000264 	.word	0x20000264

08000f10 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin){
 8000f1a:	88fb      	ldrh	r3, [r7, #6]
 8000f1c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f20:	d01d      	beq.n	8000f5e <HAL_GPIO_EXTI_Callback+0x4e>
 8000f22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f26:	d13e      	bne.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x96>
		case GPIO_PIN_13:
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_Pin) == GPIO_PIN_RESET){
 8000f28:	88fb      	ldrh	r3, [r7, #6]
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4820      	ldr	r0, [pc, #128]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000f2e:	f000 ff2b 	bl	8001d88 <HAL_GPIO_ReadPin>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf0c      	ite	eq
 8000f38:	2301      	moveq	r3, #1
 8000f3a:	2300      	movne	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d02e      	beq.n	8000fa0 <HAL_GPIO_EXTI_Callback+0x90>
				speeds = 0;
 8000f42:	4b1c      	ldr	r3, [pc, #112]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000f44:	f04f 0200 	mov.w	r2, #0
 8000f48:	601a      	str	r2, [r3, #0]
				gripperHighest = 1;
 8000f4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	601a      	str	r2, [r3, #0]
				gripperLowest = 0;
 8000f50:	4b1a      	ldr	r3, [pc, #104]	@ (8000fbc <HAL_GPIO_EXTI_Callback+0xac>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	601a      	str	r2, [r3, #0]
				high = 100;
 8000f56:	4b1a      	ldr	r3, [pc, #104]	@ (8000fc0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000f58:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000f5a:	601a      	str	r2, [r3, #0]
			}
			//Motor_updown.setspeed(speeds);
			break;
 8000f5c:	e020      	b.n	8000fa0 <HAL_GPIO_EXTI_Callback+0x90>
		case GPIO_PIN_12:
			if (HAL_GPIO_ReadPin(GPIOC, GPIO_Pin) == GPIO_PIN_RESET){
 8000f5e:	88fb      	ldrh	r3, [r7, #6]
 8000f60:	4619      	mov	r1, r3
 8000f62:	4813      	ldr	r0, [pc, #76]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0xa0>)
 8000f64:	f000 ff10 	bl	8001d88 <HAL_GPIO_ReadPin>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	bf0c      	ite	eq
 8000f6e:	2301      	moveq	r3, #1
 8000f70:	2300      	movne	r3, #0
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d015      	beq.n	8000fa4 <HAL_GPIO_EXTI_Callback+0x94>
				initialized = false;  // 重置初始化狀態
 8000f78:	4b13      	ldr	r3, [pc, #76]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0xb8>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	701a      	strb	r2, [r3, #0]
				speeds = -1;
 8000f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000f80:	4a12      	ldr	r2, [pc, #72]	@ (8000fcc <HAL_GPIO_EXTI_Callback+0xbc>)
 8000f82:	601a      	str	r2, [r3, #0]
				gripperHighest = 0;
 8000f84:	4b0c      	ldr	r3, [pc, #48]	@ (8000fb8 <HAL_GPIO_EXTI_Callback+0xa8>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
				gripperLowest = 1;
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <HAL_GPIO_EXTI_Callback+0xac>)
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	601a      	str	r2, [r3, #0]
				high = 0;
 8000f90:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc0 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000f92:	f04f 0200 	mov.w	r2, #0
 8000f96:	601a      	str	r2, [r3, #0]
				total_steps = 0;
 8000f98:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <HAL_GPIO_EXTI_Callback+0xc0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
				//HAL_Delay(1000);
			}

			//Motor_updown.setspeed(speeds);
			break;
 8000f9e:	e001      	b.n	8000fa4 <HAL_GPIO_EXTI_Callback+0x94>
			break;
 8000fa0:	bf00      	nop
 8000fa2:	e000      	b.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x96>
			break;
 8000fa4:	bf00      	nop

	}
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	48000800 	.word	0x48000800
 8000fb4:	20000370 	.word	0x20000370
 8000fb8:	2000037c 	.word	0x2000037c
 8000fbc:	20000380 	.word	0x20000380
 8000fc0:	20000374 	.word	0x20000374
 8000fc4:	42c80000 	.word	0x42c80000
 8000fc8:	20000000 	.word	0x20000000
 8000fcc:	bf800000 	.word	0xbf800000
 8000fd0:	20000384 	.word	0x20000384

08000fd4 <_Z41__static_initialization_and_destruction_0ii>:
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af02      	add	r7, sp, #8
 8000fda:	6078      	str	r0, [r7, #4]
 8000fdc:	6039      	str	r1, [r7, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2b01      	cmp	r3, #1
 8000fe2:	d130      	bne.n	8001046 <_Z41__static_initialization_and_destruction_0ii+0x72>
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000fea:	4293      	cmp	r3, r2
 8000fec:	d12b      	bne.n	8001046 <_Z41__static_initialization_and_destruction_0ii+0x72>
DC_motor Motor_forword = {&htim3, GPIOA, GPIO_PIN_9, &htim8, TIM_CHANNEL_1};
 8000fee:	2300      	movs	r3, #0
 8000ff0:	9301      	str	r3, [sp, #4]
 8000ff2:	4b17      	ldr	r3, [pc, #92]	@ (8001050 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ffa:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000ffe:	4915      	ldr	r1, [pc, #84]	@ (8001054 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8001000:	4815      	ldr	r0, [pc, #84]	@ (8001058 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8001002:	f7ff fe5f 	bl	8000cc4 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m>
DC_motor Motor_updown = {&htim4, GPIOA, GPIO_PIN_10, &htim8, TIM_CHANNEL_2};
 8001006:	2304      	movs	r3, #4
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	4b11      	ldr	r3, [pc, #68]	@ (8001050 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001012:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8001016:	4911      	ldr	r1, [pc, #68]	@ (800105c <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8001018:	4811      	ldr	r0, [pc, #68]	@ (8001060 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 800101a:	f7ff fe53 	bl	8000cc4 <_ZN8DC_motorC1EP17TIM_HandleTypeDefP12GPIO_TypeDeftS1_m>
servo servo_trun = {&htim1, TIM_CHANNEL_1};
 800101e:	2200      	movs	r2, #0
 8001020:	4910      	ldr	r1, [pc, #64]	@ (8001064 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001022:	4811      	ldr	r0, [pc, #68]	@ (8001068 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8001024:	f7ff fe14 	bl	8000c50 <_ZN5servoC1EP17TIM_HandleTypeDefm>
servo servo_gripper = {&htim1, TIM_CHANNEL_2};
 8001028:	2204      	movs	r2, #4
 800102a:	490e      	ldr	r1, [pc, #56]	@ (8001064 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 800102c:	480f      	ldr	r0, [pc, #60]	@ (800106c <_Z41__static_initialization_and_destruction_0ii+0x98>)
 800102e:	f7ff fe0f 	bl	8000c50 <_ZN5servoC1EP17TIM_HandleTypeDefm>
servo servo_left = {&htim1,TIM_CHANNEL_3};
 8001032:	2208      	movs	r2, #8
 8001034:	490b      	ldr	r1, [pc, #44]	@ (8001064 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001036:	480e      	ldr	r0, [pc, #56]	@ (8001070 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8001038:	f7ff fe0a 	bl	8000c50 <_ZN5servoC1EP17TIM_HandleTypeDefm>
servo servo_right = {&htim1,TIM_CHANNEL_4};
 800103c:	220c      	movs	r2, #12
 800103e:	4909      	ldr	r1, [pc, #36]	@ (8001064 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8001040:	480c      	ldr	r0, [pc, #48]	@ (8001074 <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8001042:	f7ff fe05 	bl	8000c50 <_ZN5servoC1EP17TIM_HandleTypeDefm>
}
 8001046:	bf00      	nop
 8001048:	3708      	adds	r7, #8
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	200001bc 	.word	0x200001bc
 8001054:	20000124 	.word	0x20000124
 8001058:	20000208 	.word	0x20000208
 800105c:	20000170 	.word	0x20000170
 8001060:	20000264 	.word	0x20000264
 8001064:	2000008c 	.word	0x2000008c
 8001068:	200002c0 	.word	0x200002c0
 800106c:	200002ec 	.word	0x200002ec
 8001070:	20000318 	.word	0x20000318
 8001074:	20000344 	.word	0x20000344

08001078 <_GLOBAL__sub_I_Motor_forword>:
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
 800107c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001080:	2001      	movs	r0, #1
 8001082:	f7ff ffa7 	bl	8000fd4 <_Z41__static_initialization_and_destruction_0ii>
 8001086:	bd80      	pop	{r7, pc}

08001088 <_ZN5servo5setupEv>:
#include "stm32g4xx_hal.h"
int pulse = 0;
int pos = 0;
float distance = 0;

void servo::setup(){
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(servo_htim, servo_TIM_CHANNEL);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001098:	4619      	mov	r1, r3
 800109a:	4610      	mov	r0, r2
 800109c:	f002 f836 	bl	800310c <HAL_TIM_PWM_Start>
}
 80010a0:	bf00      	nop
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <_ZN5servo10update_posEfi>:
void servo::update_pos(float _goalPos,int _responseTime){
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	ed87 0a02 	vstr	s0, [r7, #8]
 80010b4:	6079      	str	r1, [r7, #4]
    goalPos = _goalPos;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	68ba      	ldr	r2, [r7, #8]
 80010ba:	605a      	str	r2, [r3, #4]
    responseTime = _responseTime;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	619a      	str	r2, [r3, #24]
    move = true;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	2201      	movs	r2, #1
 80010c6:	771a      	strb	r2, [r3, #28]
    //run();
}
 80010c8:	bf00      	nop
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <_ZN5servo3runEv>:

void servo::run(){//updateFreq = timer interrupt frequency Hz
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
	//可控夾爪，其他超怪
    if (move == true){
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	7f1b      	ldrb	r3, [r3, #28]
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	f040 80df 	bne.w	80012a4 <_ZN5servo3runEv+0x1d0>
		if (((currentPos >= goalPos && goalPos >= lastPos) || (currentPos <= goalPos && goalPos<=lastPos))){
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	ed93 7a00 	vldr	s14, [r3]
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	edd3 7a01 	vldr	s15, [r3, #4]
 80010f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80010f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010fa:	db0a      	blt.n	8001112 <_ZN5servo3runEv+0x3e>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	ed93 7a01 	vldr	s14, [r3, #4]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	edd3 7a02 	vldr	s15, [r3, #8]
 8001108:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800110c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001110:	da15      	bge.n	800113e <_ZN5servo3runEv+0x6a>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	ed93 7a00 	vldr	s14, [r3]
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	edd3 7a01 	vldr	s15, [r3, #4]
 800111e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001122:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001126:	d81b      	bhi.n	8001160 <_ZN5servo3runEv+0x8c>
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	ed93 7a01 	vldr	s14, [r3, #4]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	edd3 7a02 	vldr	s15, [r3, #8]
 8001134:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113c:	d810      	bhi.n	8001160 <_ZN5servo3runEv+0x8c>
    	 move = false;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2200      	movs	r2, #0
 8001142:	771a      	strb	r2, [r3, #28]
    	 lastPos =  goalPos;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	609a      	str	r2, [r3, #8]
    	 pos = goalPos;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001152:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001156:	ee17 2a90 	vmov	r2, s15
 800115a:	4b55      	ldr	r3, [pc, #340]	@ (80012b0 <_ZN5servo3runEv+0x1dc>)
 800115c:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COMPARE(servo_htim, servo_TIM_CHANNEL, minPulse + pos / maxAngle * (maxPulse - minPulse));
    HAL_Delay(100);
   }
   */

}
 800115e:	e0a1      	b.n	80012a4 <_ZN5servo3runEv+0x1d0>
         distance = goalPos -  lastPos;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	ed93 7a01 	vldr	s14, [r3, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	edd3 7a02 	vldr	s15, [r3, #8]
 800116c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001170:	4b50      	ldr	r3, [pc, #320]	@ (80012b4 <_ZN5servo3runEv+0x1e0>)
 8001172:	edc3 7a00 	vstr	s15, [r3]
         pos += distance/( responseTime * updateFreqency / 1000);
 8001176:	4b4e      	ldr	r3, [pc, #312]	@ (80012b0 <_ZN5servo3runEv+0x1dc>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	ee07 3a90 	vmov	s15, r3
 800117e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001182:	4b4c      	ldr	r3, [pc, #304]	@ (80012b4 <_ZN5servo3runEv+0x1e0>)
 8001184:	ed93 6a00 	vldr	s12, [r3]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	687a      	ldr	r2, [r7, #4]
 800118e:	6a12      	ldr	r2, [r2, #32]
 8001190:	fb02 f303 	mul.w	r3, r2, r3
 8001194:	4a48      	ldr	r2, [pc, #288]	@ (80012b8 <_ZN5servo3runEv+0x1e4>)
 8001196:	fb82 1203 	smull	r1, r2, r2, r3
 800119a:	1192      	asrs	r2, r2, #6
 800119c:	17db      	asrs	r3, r3, #31
 800119e:	1ad3      	subs	r3, r2, r3
 80011a0:	ee07 3a90 	vmov	s15, r3
 80011a4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011a8:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80011ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011b4:	ee17 2a90 	vmov	r2, s15
 80011b8:	4b3d      	ldr	r3, [pc, #244]	@ (80012b0 <_ZN5servo3runEv+0x1dc>)
 80011ba:	601a      	str	r2, [r3, #0]
         pulse = pos / maxAngle * ( maxPulse - minPulse );
 80011bc:	4b3c      	ldr	r3, [pc, #240]	@ (80012b0 <_ZN5servo3runEv+0x1dc>)
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	ee07 3a90 	vmov	s15, r3
 80011c4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	edd3 7a03 	vldr	s15, [r3, #12]
 80011ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	691a      	ldr	r2, [r3, #16]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	695b      	ldr	r3, [r3, #20]
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	ee07 3a90 	vmov	s15, r3
 80011e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ec:	ee17 2a90 	vmov	r2, s15
 80011f0:	4b32      	ldr	r3, [pc, #200]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 80011f2:	601a      	str	r2, [r3, #0]
         __HAL_TIM_SET_COMPARE(servo_htim, servo_TIM_CHANNEL, minPulse + pulse);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d109      	bne.n	8001210 <_ZN5servo3runEv+0x13c>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	695a      	ldr	r2, [r3, #20]
 8001200:	4b2e      	ldr	r3, [pc, #184]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	441a      	add	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	635a      	str	r2, [r3, #52]	@ 0x34
 800120e:	e040      	b.n	8001292 <_ZN5servo3runEv+0x1be>
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001214:	2b04      	cmp	r3, #4
 8001216:	d109      	bne.n	800122c <_ZN5servo3runEv+0x158>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	695a      	ldr	r2, [r3, #20]
 800121c:	4b27      	ldr	r3, [pc, #156]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	441a      	add	r2, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	639a      	str	r2, [r3, #56]	@ 0x38
 800122a:	e032      	b.n	8001292 <_ZN5servo3runEv+0x1be>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001230:	2b08      	cmp	r3, #8
 8001232:	d109      	bne.n	8001248 <_ZN5servo3runEv+0x174>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	695a      	ldr	r2, [r3, #20]
 8001238:	4b20      	ldr	r3, [pc, #128]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	441a      	add	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001246:	e024      	b.n	8001292 <_ZN5servo3runEv+0x1be>
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800124c:	2b0c      	cmp	r3, #12
 800124e:	d109      	bne.n	8001264 <_ZN5servo3runEv+0x190>
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	695a      	ldr	r2, [r3, #20]
 8001254:	4b19      	ldr	r3, [pc, #100]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	441a      	add	r2, r3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	641a      	str	r2, [r3, #64]	@ 0x40
 8001262:	e016      	b.n	8001292 <_ZN5servo3runEv+0x1be>
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001268:	2b10      	cmp	r3, #16
 800126a:	d109      	bne.n	8001280 <_ZN5servo3runEv+0x1ac>
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	695a      	ldr	r2, [r3, #20]
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	441a      	add	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	649a      	str	r2, [r3, #72]	@ 0x48
 800127e:	e008      	b.n	8001292 <_ZN5servo3runEv+0x1be>
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	695a      	ldr	r2, [r3, #20]
 8001284:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <_ZN5servo3runEv+0x1e8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	441a      	add	r2, r3
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	64da      	str	r2, [r3, #76]	@ 0x4c
         currentPos = pos;
 8001292:	4b07      	ldr	r3, [pc, #28]	@ (80012b0 <_ZN5servo3runEv+0x1dc>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	edc3 7a00 	vstr	s15, [r3]
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr
 80012b0:	2000038c 	.word	0x2000038c
 80012b4:	20000390 	.word	0x20000390
 80012b8:	10624dd3 	.word	0x10624dd3
 80012bc:	20000388 	.word	0x20000388

080012c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001304 <HAL_MspInit+0x44>)
 80012c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001304 <HAL_MspInit+0x44>)
 80012cc:	f043 0301 	orr.w	r3, r3, #1
 80012d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80012d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001304 <HAL_MspInit+0x44>)
 80012d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	607b      	str	r3, [r7, #4]
 80012dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012de:	4b09      	ldr	r3, [pc, #36]	@ (8001304 <HAL_MspInit+0x44>)
 80012e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012e2:	4a08      	ldr	r2, [pc, #32]	@ (8001304 <HAL_MspInit+0x44>)
 80012e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80012ea:	4b06      	ldr	r3, [pc, #24]	@ (8001304 <HAL_MspInit+0x44>)
 80012ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012f2:	603b      	str	r3, [r7, #0]
 80012f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80012f6:	f000 ff65 	bl	80021c4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40021000 	.word	0x40021000

08001308 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b09c      	sub	sp, #112	@ 0x70
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001310:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	609a      	str	r2, [r3, #8]
 800131c:	60da      	str	r2, [r3, #12]
 800131e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001320:	f107 0318 	add.w	r3, r7, #24
 8001324:	2244      	movs	r2, #68	@ 0x44
 8001326:	2100      	movs	r1, #0
 8001328:	4618      	mov	r0, r3
 800132a:	f003 fb9d 	bl	8004a68 <memset>
  if(hi2c->Instance==I2C1)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	4a2e      	ldr	r2, [pc, #184]	@ (80013ec <HAL_I2C_MspInit+0xe4>)
 8001334:	4293      	cmp	r3, r2
 8001336:	d154      	bne.n	80013e2 <HAL_I2C_MspInit+0xda>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001338:	2340      	movs	r3, #64	@ 0x40
 800133a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800133c:	2300      	movs	r3, #0
 800133e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001340:	f107 0318 	add.w	r3, r7, #24
 8001344:	4618      	mov	r0, r3
 8001346:	f001 fc43 	bl	8002bd0 <HAL_RCCEx_PeriphCLKConfig>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001350:	f7ff fc78 	bl	8000c44 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001354:	4b26      	ldr	r3, [pc, #152]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 8001356:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001358:	4a25      	ldr	r2, [pc, #148]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 800135a:	f043 0301 	orr.w	r3, r3, #1
 800135e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001360:	4b23      	ldr	r3, [pc, #140]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 8001362:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	617b      	str	r3, [r7, #20]
 800136a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 800136e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001370:	4a1f      	ldr	r2, [pc, #124]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 8001372:	f043 0302 	orr.w	r3, r3, #2
 8001376:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001378:	4b1d      	ldr	r3, [pc, #116]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 800137a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137c:	f003 0302 	and.w	r3, r3, #2
 8001380:	613b      	str	r3, [r7, #16]
 8001382:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001384:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001388:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800138a:	2312      	movs	r3, #18
 800138c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001396:	2304      	movs	r3, #4
 8001398:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800139e:	4619      	mov	r1, r3
 80013a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013a4:	f000 fb6e 	bl	8001a84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80013a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013ae:	2312      	movs	r3, #18
 80013b0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013b6:	2300      	movs	r3, #0
 80013b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80013ba:	2304      	movs	r3, #4
 80013bc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013be:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80013c2:	4619      	mov	r1, r3
 80013c4:	480b      	ldr	r0, [pc, #44]	@ (80013f4 <HAL_I2C_MspInit+0xec>)
 80013c6:	f000 fb5d 	bl	8001a84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80013ca:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 80013cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013ce:	4a08      	ldr	r2, [pc, #32]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 80013d0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80013d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80013d6:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <HAL_I2C_MspInit+0xe8>)
 80013d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013de:	60fb      	str	r3, [r7, #12]
 80013e0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013e2:	bf00      	nop
 80013e4:	3770      	adds	r7, #112	@ 0x70
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40005400 	.word	0x40005400
 80013f0:	40021000 	.word	0x40021000
 80013f4:	48000400 	.word	0x48000400

080013f8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a13      	ldr	r2, [pc, #76]	@ (8001454 <HAL_TIM_PWM_MspInit+0x5c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d10c      	bne.n	8001424 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800140a:	4b13      	ldr	r3, [pc, #76]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 800140c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800140e:	4a12      	ldr	r2, [pc, #72]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 8001410:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001414:	6613      	str	r3, [r2, #96]	@ 0x60
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 8001418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800141e:	60fb      	str	r3, [r7, #12]
 8001420:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8001422:	e010      	b.n	8001446 <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM8)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0c      	ldr	r2, [pc, #48]	@ (800145c <HAL_TIM_PWM_MspInit+0x64>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d10b      	bne.n	8001446 <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800142e:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 8001430:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001432:	4a09      	ldr	r2, [pc, #36]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 8001434:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001438:	6613      	str	r3, [r2, #96]	@ 0x60
 800143a:	4b07      	ldr	r3, [pc, #28]	@ (8001458 <HAL_TIM_PWM_MspInit+0x60>)
 800143c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800143e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]
}
 8001446:	bf00      	nop
 8001448:	3714      	adds	r7, #20
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
 8001452:	bf00      	nop
 8001454:	40012c00 	.word	0x40012c00
 8001458:	40021000 	.word	0x40021000
 800145c:	40013400 	.word	0x40013400

08001460 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b084      	sub	sp, #16
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001470:	d113      	bne.n	800149a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001472:	4b0c      	ldr	r3, [pc, #48]	@ (80014a4 <HAL_TIM_Base_MspInit+0x44>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001476:	4a0b      	ldr	r2, [pc, #44]	@ (80014a4 <HAL_TIM_Base_MspInit+0x44>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6593      	str	r3, [r2, #88]	@ 0x58
 800147e:	4b09      	ldr	r3, [pc, #36]	@ (80014a4 <HAL_TIM_Base_MspInit+0x44>)
 8001480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	60fb      	str	r3, [r7, #12]
 8001488:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800148a:	2200      	movs	r2, #0
 800148c:	2100      	movs	r1, #0
 800148e:	201c      	movs	r0, #28
 8001490:	f000 fac3 	bl	8001a1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001494:	201c      	movs	r0, #28
 8001496:	f000 fada 	bl	8001a4e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 800149a:	bf00      	nop
 800149c:	3710      	adds	r7, #16
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	40021000 	.word	0x40021000

080014a8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b08c      	sub	sp, #48	@ 0x30
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b0:	f107 031c 	add.w	r3, r7, #28
 80014b4:	2200      	movs	r2, #0
 80014b6:	601a      	str	r2, [r3, #0]
 80014b8:	605a      	str	r2, [r3, #4]
 80014ba:	609a      	str	r2, [r3, #8]
 80014bc:	60da      	str	r2, [r3, #12]
 80014be:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	4a2f      	ldr	r2, [pc, #188]	@ (8001584 <HAL_TIM_Encoder_MspInit+0xdc>)
 80014c6:	4293      	cmp	r3, r2
 80014c8:	d129      	bne.n	800151e <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014ca:	4b2f      	ldr	r3, [pc, #188]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014ce:	4a2e      	ldr	r2, [pc, #184]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014d0:	f043 0302 	orr.w	r3, r3, #2
 80014d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80014d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	4b29      	ldr	r3, [pc, #164]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e6:	4a28      	ldr	r2, [pc, #160]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014e8:	f043 0301 	orr.w	r3, r3, #1
 80014ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ee:	4b26      	ldr	r3, [pc, #152]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 80014f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f2:	f003 0301 	and.w	r3, r3, #1
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80014fa:	2350      	movs	r3, #80	@ 0x50
 80014fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014fe:	2302      	movs	r3, #2
 8001500:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001502:	2300      	movs	r3, #0
 8001504:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001506:	2300      	movs	r3, #0
 8001508:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800150a:	2302      	movs	r3, #2
 800150c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800150e:	f107 031c 	add.w	r3, r7, #28
 8001512:	4619      	mov	r1, r3
 8001514:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001518:	f000 fab4 	bl	8001a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800151c:	e02e      	b.n	800157c <HAL_TIM_Encoder_MspInit+0xd4>
  else if(htim_encoder->Instance==TIM4)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a1a      	ldr	r2, [pc, #104]	@ (800158c <HAL_TIM_Encoder_MspInit+0xe4>)
 8001524:	4293      	cmp	r3, r2
 8001526:	d129      	bne.n	800157c <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001528:	4b17      	ldr	r3, [pc, #92]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 800152a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800152c:	4a16      	ldr	r2, [pc, #88]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 800152e:	f043 0304 	orr.w	r3, r3, #4
 8001532:	6593      	str	r3, [r2, #88]	@ 0x58
 8001534:	4b14      	ldr	r3, [pc, #80]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001538:	f003 0304 	and.w	r3, r3, #4
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001542:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001544:	4a10      	ldr	r2, [pc, #64]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001546:	f043 0301 	orr.w	r3, r3, #1
 800154a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154c:	4b0e      	ldr	r3, [pc, #56]	@ (8001588 <HAL_TIM_Encoder_MspInit+0xe0>)
 800154e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001550:	f003 0301 	and.w	r3, r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001558:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800155c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155e:	2302      	movs	r3, #2
 8001560:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001566:	2300      	movs	r3, #0
 8001568:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800156a:	230a      	movs	r3, #10
 800156c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800156e:	f107 031c 	add.w	r3, r7, #28
 8001572:	4619      	mov	r1, r3
 8001574:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001578:	f000 fa84 	bl	8001a84 <HAL_GPIO_Init>
}
 800157c:	bf00      	nop
 800157e:	3730      	adds	r7, #48	@ 0x30
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	40000400 	.word	0x40000400
 8001588:	40021000 	.word	0x40021000
 800158c:	40000800 	.word	0x40000800

08001590 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b08a      	sub	sp, #40	@ 0x28
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001598:	f107 0314 	add.w	r3, r7, #20
 800159c:	2200      	movs	r2, #0
 800159e:	601a      	str	r2, [r3, #0]
 80015a0:	605a      	str	r2, [r3, #4]
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	60da      	str	r2, [r3, #12]
 80015a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a22      	ldr	r2, [pc, #136]	@ (8001638 <HAL_TIM_MspPostInit+0xa8>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d11c      	bne.n	80015ec <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b2:	4b22      	ldr	r3, [pc, #136]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 80015b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b6:	4a21      	ldr	r2, [pc, #132]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 80015b8:	f043 0304 	orr.w	r3, r3, #4
 80015bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 80015c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c2:	f003 0304 	and.w	r3, r3, #4
 80015c6:	613b      	str	r3, [r7, #16]
 80015c8:	693b      	ldr	r3, [r7, #16]
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    PC2     ------> TIM1_CH3
    PC3     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80015ca:	230f      	movs	r3, #15
 80015cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ce:	2302      	movs	r3, #2
 80015d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d6:	2300      	movs	r3, #0
 80015d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80015da:	2302      	movs	r3, #2
 80015dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015de:	f107 0314 	add.w	r3, r7, #20
 80015e2:	4619      	mov	r1, r3
 80015e4:	4816      	ldr	r0, [pc, #88]	@ (8001640 <HAL_TIM_MspPostInit+0xb0>)
 80015e6:	f000 fa4d 	bl	8001a84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80015ea:	e020      	b.n	800162e <HAL_TIM_MspPostInit+0x9e>
  else if(htim->Instance==TIM8)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a14      	ldr	r2, [pc, #80]	@ (8001644 <HAL_TIM_MspPostInit+0xb4>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d11b      	bne.n	800162e <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 80015f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015fa:	4a10      	ldr	r2, [pc, #64]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <HAL_TIM_MspPostInit+0xac>)
 8001604:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	60fb      	str	r3, [r7, #12]
 800160c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800160e:	23c0      	movs	r3, #192	@ 0xc0
 8001610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001612:	2302      	movs	r3, #2
 8001614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161a:	2300      	movs	r3, #0
 800161c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 800161e:	2304      	movs	r3, #4
 8001620:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	4805      	ldr	r0, [pc, #20]	@ (8001640 <HAL_TIM_MspPostInit+0xb0>)
 800162a:	f000 fa2b 	bl	8001a84 <HAL_GPIO_Init>
}
 800162e:	bf00      	nop
 8001630:	3728      	adds	r7, #40	@ 0x28
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40012c00 	.word	0x40012c00
 800163c:	40021000 	.word	0x40021000
 8001640:	48000800 	.word	0x48000800
 8001644:	40013400 	.word	0x40013400

08001648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <NMI_Handler+0x4>

08001650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001650:	b480      	push	{r7}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <HardFault_Handler+0x4>

08001658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800165c:	bf00      	nop
 800165e:	e7fd      	b.n	800165c <MemManage_Handler+0x4>

08001660 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001664:	bf00      	nop
 8001666:	e7fd      	b.n	8001664 <BusFault_Handler+0x4>

08001668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <UsageFault_Handler+0x4>

08001670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001674:	bf00      	nop
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800167e:	b480      	push	{r7}
 8001680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001682:	bf00      	nop
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr

0800168c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001698:	4770      	bx	lr

0800169a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169a:	b580      	push	{r7, lr}
 800169c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169e:	f000 f8c3 	bl	8001828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016a2:	bf00      	nop
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80016aa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80016ae:	f000 fb9b 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 80016b2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80016b6:	f000 fb97 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80016ba:	bf00      	nop
 80016bc:	bd80      	pop	{r7, pc}
	...

080016c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016c4:	4802      	ldr	r0, [pc, #8]	@ (80016d0 <TIM2_IRQHandler+0x10>)
 80016c6:	f002 f8a1 	bl	800380c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016ca:	bf00      	nop
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	200000d8 	.word	0x200000d8

080016d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80016d8:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80016dc:	f000 fb84 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 80016e0:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80016e4:	f000 fb80 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 80016e8:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80016ec:	f000 fb7c 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80016f0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80016f4:	f000 fb78 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 80016f8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80016fc:	f000 fb74 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8001700:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001704:	f000 fb70 	bl	8001de8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	bd80      	pop	{r7, pc}

0800170c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800170c:	b480      	push	{r7}
 800170e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001710:	4b06      	ldr	r3, [pc, #24]	@ (800172c <SystemInit+0x20>)
 8001712:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001716:	4a05      	ldr	r2, [pc, #20]	@ (800172c <SystemInit+0x20>)
 8001718:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800171c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001720:	bf00      	nop
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	e000ed00 	.word	0xe000ed00

08001730 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001730:	480d      	ldr	r0, [pc, #52]	@ (8001768 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001732:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001734:	f7ff ffea 	bl	800170c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001738:	480c      	ldr	r0, [pc, #48]	@ (800176c <LoopForever+0x6>)
  ldr r1, =_edata
 800173a:	490d      	ldr	r1, [pc, #52]	@ (8001770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800173c:	4a0d      	ldr	r2, [pc, #52]	@ (8001774 <LoopForever+0xe>)
  movs r3, #0
 800173e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001740:	e002      	b.n	8001748 <LoopCopyDataInit>

08001742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001746:	3304      	adds	r3, #4

08001748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800174a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800174c:	d3f9      	bcc.n	8001742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800174e:	4a0a      	ldr	r2, [pc, #40]	@ (8001778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001750:	4c0a      	ldr	r4, [pc, #40]	@ (800177c <LoopForever+0x16>)
  movs r3, #0
 8001752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001754:	e001      	b.n	800175a <LoopFillZerobss>

08001756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001758:	3204      	adds	r2, #4

0800175a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800175a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800175c:	d3fb      	bcc.n	8001756 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800175e:	f003 f98b 	bl	8004a78 <__libc_init_array>
/* Call the application's entry point.*/
bl	main
 8001762:	f7fe feed 	bl	8000540 <main>

08001766 <LoopForever>:

LoopForever:
    b LoopForever
 8001766:	e7fe      	b.n	8001766 <LoopForever>
  ldr   r0, =_estack
 8001768:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800176c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001770:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001774:	08004af4 	.word	0x08004af4
  ldr r2, =_sbss
 8001778:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 800177c:	20000398 	.word	0x20000398

08001780 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001780:	e7fe      	b.n	8001780 <ADC1_2_IRQHandler>

08001782 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001782:	b580      	push	{r7, lr}
 8001784:	b082      	sub	sp, #8
 8001786:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001788:	2300      	movs	r3, #0
 800178a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800178c:	2003      	movs	r0, #3
 800178e:	f000 f939 	bl	8001a04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001792:	200f      	movs	r0, #15
 8001794:	f000 f80e 	bl	80017b4 <HAL_InitTick>
 8001798:	4603      	mov	r3, r0
 800179a:	2b00      	cmp	r3, #0
 800179c:	d002      	beq.n	80017a4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800179e:	2301      	movs	r3, #1
 80017a0:	71fb      	strb	r3, [r7, #7]
 80017a2:	e001      	b.n	80017a8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80017a4:	f7ff fd8c 	bl	80012c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80017a8:	79fb      	ldrb	r3, [r7, #7]

}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3708      	adds	r7, #8
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
	...

080017b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80017bc:	2300      	movs	r3, #0
 80017be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80017c0:	4b16      	ldr	r3, [pc, #88]	@ (800181c <HAL_InitTick+0x68>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d022      	beq.n	800180e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80017c8:	4b15      	ldr	r3, [pc, #84]	@ (8001820 <HAL_InitTick+0x6c>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	4b13      	ldr	r3, [pc, #76]	@ (800181c <HAL_InitTick+0x68>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80017d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80017dc:	4618      	mov	r0, r3
 80017de:	f000 f944 	bl	8001a6a <HAL_SYSTICK_Config>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10f      	bne.n	8001808 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b0f      	cmp	r3, #15
 80017ec:	d809      	bhi.n	8001802 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017ee:	2200      	movs	r2, #0
 80017f0:	6879      	ldr	r1, [r7, #4]
 80017f2:	f04f 30ff 	mov.w	r0, #4294967295
 80017f6:	f000 f910 	bl	8001a1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001824 <HAL_InitTick+0x70>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6013      	str	r3, [r2, #0]
 8001800:	e007      	b.n	8001812 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001802:	2301      	movs	r3, #1
 8001804:	73fb      	strb	r3, [r7, #15]
 8001806:	e004      	b.n	8001812 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001808:	2301      	movs	r3, #1
 800180a:	73fb      	strb	r3, [r7, #15]
 800180c:	e001      	b.n	8001812 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001812:	7bfb      	ldrb	r3, [r7, #15]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000014 	.word	0x20000014
 8001820:	2000000c 	.word	0x2000000c
 8001824:	20000010 	.word	0x20000010

08001828 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800182c:	4b05      	ldr	r3, [pc, #20]	@ (8001844 <HAL_IncTick+0x1c>)
 800182e:	681a      	ldr	r2, [r3, #0]
 8001830:	4b05      	ldr	r3, [pc, #20]	@ (8001848 <HAL_IncTick+0x20>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4413      	add	r3, r2
 8001836:	4a03      	ldr	r2, [pc, #12]	@ (8001844 <HAL_IncTick+0x1c>)
 8001838:	6013      	str	r3, [r2, #0]
}
 800183a:	bf00      	nop
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr
 8001844:	20000394 	.word	0x20000394
 8001848:	20000014 	.word	0x20000014

0800184c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800184c:	b480      	push	{r7}
 800184e:	af00      	add	r7, sp, #0
  return uwTick;
 8001850:	4b03      	ldr	r3, [pc, #12]	@ (8001860 <HAL_GetTick+0x14>)
 8001852:	681b      	ldr	r3, [r3, #0]
}
 8001854:	4618      	mov	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000394 	.word	0x20000394

08001864 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001864:	b480      	push	{r7}
 8001866:	b085      	sub	sp, #20
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001874:	4b0c      	ldr	r3, [pc, #48]	@ (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800187a:	68ba      	ldr	r2, [r7, #8]
 800187c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001880:	4013      	ands	r3, r2
 8001882:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800188c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001890:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001894:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001896:	4a04      	ldr	r2, [pc, #16]	@ (80018a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	60d3      	str	r3, [r2, #12]
}
 800189c:	bf00      	nop
 800189e:	3714      	adds	r7, #20
 80018a0:	46bd      	mov	sp, r7
 80018a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a6:	4770      	bx	lr
 80018a8:	e000ed00 	.word	0xe000ed00

080018ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80018b0:	4b04      	ldr	r3, [pc, #16]	@ (80018c4 <__NVIC_GetPriorityGrouping+0x18>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	f003 0307 	and.w	r3, r3, #7
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	db0b      	blt.n	80018f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018da:	79fb      	ldrb	r3, [r7, #7]
 80018dc:	f003 021f 	and.w	r2, r3, #31
 80018e0:	4907      	ldr	r1, [pc, #28]	@ (8001900 <__NVIC_EnableIRQ+0x38>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	095b      	lsrs	r3, r3, #5
 80018e8:	2001      	movs	r0, #1
 80018ea:	fa00 f202 	lsl.w	r2, r0, r2
 80018ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018f2:	bf00      	nop
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	e000e100 	.word	0xe000e100

08001904 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	6039      	str	r1, [r7, #0]
 800190e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001910:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001914:	2b00      	cmp	r3, #0
 8001916:	db0a      	blt.n	800192e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	b2da      	uxtb	r2, r3
 800191c:	490c      	ldr	r1, [pc, #48]	@ (8001950 <__NVIC_SetPriority+0x4c>)
 800191e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001922:	0112      	lsls	r2, r2, #4
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	440b      	add	r3, r1
 8001928:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800192c:	e00a      	b.n	8001944 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	b2da      	uxtb	r2, r3
 8001932:	4908      	ldr	r1, [pc, #32]	@ (8001954 <__NVIC_SetPriority+0x50>)
 8001934:	79fb      	ldrb	r3, [r7, #7]
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	3b04      	subs	r3, #4
 800193c:	0112      	lsls	r2, r2, #4
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	440b      	add	r3, r1
 8001942:	761a      	strb	r2, [r3, #24]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	e000e100 	.word	0xe000e100
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001958:	b480      	push	{r7}
 800195a:	b089      	sub	sp, #36	@ 0x24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	f003 0307 	and.w	r3, r3, #7
 800196a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800196c:	69fb      	ldr	r3, [r7, #28]
 800196e:	f1c3 0307 	rsb	r3, r3, #7
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf28      	it	cs
 8001976:	2304      	movcs	r3, #4
 8001978:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	3304      	adds	r3, #4
 800197e:	2b06      	cmp	r3, #6
 8001980:	d902      	bls.n	8001988 <NVIC_EncodePriority+0x30>
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	3b03      	subs	r3, #3
 8001986:	e000      	b.n	800198a <NVIC_EncodePriority+0x32>
 8001988:	2300      	movs	r3, #0
 800198a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800198c:	f04f 32ff 	mov.w	r2, #4294967295
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	fa02 f303 	lsl.w	r3, r2, r3
 8001996:	43da      	mvns	r2, r3
 8001998:	68bb      	ldr	r3, [r7, #8]
 800199a:	401a      	ands	r2, r3
 800199c:	697b      	ldr	r3, [r7, #20]
 800199e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019a0:	f04f 31ff 	mov.w	r1, #4294967295
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	fa01 f303 	lsl.w	r3, r1, r3
 80019aa:	43d9      	mvns	r1, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019b0:	4313      	orrs	r3, r2
         );
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3724      	adds	r7, #36	@ 0x24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	3b01      	subs	r3, #1
 80019cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80019d0:	d301      	bcc.n	80019d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80019d2:	2301      	movs	r3, #1
 80019d4:	e00f      	b.n	80019f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001a00 <SysTick_Config+0x40>)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	3b01      	subs	r3, #1
 80019dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019de:	210f      	movs	r1, #15
 80019e0:	f04f 30ff 	mov.w	r0, #4294967295
 80019e4:	f7ff ff8e 	bl	8001904 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019e8:	4b05      	ldr	r3, [pc, #20]	@ (8001a00 <SysTick_Config+0x40>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ee:	4b04      	ldr	r3, [pc, #16]	@ (8001a00 <SysTick_Config+0x40>)
 80019f0:	2207      	movs	r2, #7
 80019f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019f4:	2300      	movs	r3, #0
}
 80019f6:	4618      	mov	r0, r3
 80019f8:	3708      	adds	r7, #8
 80019fa:	46bd      	mov	sp, r7
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	e000e010 	.word	0xe000e010

08001a04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a0c:	6878      	ldr	r0, [r7, #4]
 8001a0e:	f7ff ff29 	bl	8001864 <__NVIC_SetPriorityGrouping>
}
 8001a12:	bf00      	nop
 8001a14:	3708      	adds	r7, #8
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bd80      	pop	{r7, pc}

08001a1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a1a:	b580      	push	{r7, lr}
 8001a1c:	b086      	sub	sp, #24
 8001a1e:	af00      	add	r7, sp, #0
 8001a20:	4603      	mov	r3, r0
 8001a22:	60b9      	str	r1, [r7, #8]
 8001a24:	607a      	str	r2, [r7, #4]
 8001a26:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001a28:	f7ff ff40 	bl	80018ac <__NVIC_GetPriorityGrouping>
 8001a2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a2e:	687a      	ldr	r2, [r7, #4]
 8001a30:	68b9      	ldr	r1, [r7, #8]
 8001a32:	6978      	ldr	r0, [r7, #20]
 8001a34:	f7ff ff90 	bl	8001958 <NVIC_EncodePriority>
 8001a38:	4602      	mov	r2, r0
 8001a3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a3e:	4611      	mov	r1, r2
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7ff ff5f 	bl	8001904 <__NVIC_SetPriority>
}
 8001a46:	bf00      	nop
 8001a48:	3718      	adds	r7, #24
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}

08001a4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a4e:	b580      	push	{r7, lr}
 8001a50:	b082      	sub	sp, #8
 8001a52:	af00      	add	r7, sp, #0
 8001a54:	4603      	mov	r3, r0
 8001a56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff33 	bl	80018c8 <__NVIC_EnableIRQ>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b082      	sub	sp, #8
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a72:	6878      	ldr	r0, [r7, #4]
 8001a74:	f7ff ffa4 	bl	80019c0 <SysTick_Config>
 8001a78:	4603      	mov	r3, r0
}
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	3708      	adds	r7, #8
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	bd80      	pop	{r7, pc}
	...

08001a84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b087      	sub	sp, #28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001a92:	e15a      	b.n	8001d4a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	2101      	movs	r1, #1
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	f000 814c 	beq.w	8001d44 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f003 0303 	and.w	r3, r3, #3
 8001ab4:	2b01      	cmp	r3, #1
 8001ab6:	d005      	beq.n	8001ac4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ab8:	683b      	ldr	r3, [r7, #0]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d130      	bne.n	8001b26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	689b      	ldr	r3, [r3, #8]
 8001ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	2203      	movs	r2, #3
 8001ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad4:	43db      	mvns	r3, r3
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	4013      	ands	r3, r2
 8001ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	68da      	ldr	r2, [r3, #12]
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	005b      	lsls	r3, r3, #1
 8001ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae8:	693a      	ldr	r2, [r7, #16]
 8001aea:	4313      	orrs	r3, r2
 8001aec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	693a      	ldr	r2, [r7, #16]
 8001af2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001afa:	2201      	movs	r2, #1
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	43db      	mvns	r3, r3
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	4013      	ands	r3, r2
 8001b08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	685b      	ldr	r3, [r3, #4]
 8001b0e:	091b      	lsrs	r3, r3, #4
 8001b10:	f003 0201 	and.w	r2, r3, #1
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1a:	693a      	ldr	r2, [r7, #16]
 8001b1c:	4313      	orrs	r3, r2
 8001b1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	693a      	ldr	r2, [r7, #16]
 8001b24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	f003 0303 	and.w	r3, r3, #3
 8001b2e:	2b03      	cmp	r3, #3
 8001b30:	d017      	beq.n	8001b62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	005b      	lsls	r3, r3, #1
 8001b3c:	2203      	movs	r2, #3
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43db      	mvns	r3, r3
 8001b44:	693a      	ldr	r2, [r7, #16]
 8001b46:	4013      	ands	r3, r2
 8001b48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	689a      	ldr	r2, [r3, #8]
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	693a      	ldr	r2, [r7, #16]
 8001b60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	685b      	ldr	r3, [r3, #4]
 8001b66:	f003 0303 	and.w	r3, r3, #3
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d123      	bne.n	8001bb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	08da      	lsrs	r2, r3, #3
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	3208      	adds	r2, #8
 8001b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001b7c:	697b      	ldr	r3, [r7, #20]
 8001b7e:	f003 0307 	and.w	r3, r3, #7
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	220f      	movs	r2, #15
 8001b86:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8a:	43db      	mvns	r3, r3
 8001b8c:	693a      	ldr	r2, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	691a      	ldr	r2, [r3, #16]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	08da      	lsrs	r2, r3, #3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3208      	adds	r2, #8
 8001bb0:	6939      	ldr	r1, [r7, #16]
 8001bb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	2203      	movs	r2, #3
 8001bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc6:	43db      	mvns	r3, r3
 8001bc8:	693a      	ldr	r2, [r7, #16]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	f003 0203 	and.w	r2, r3, #3
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	005b      	lsls	r3, r3, #1
 8001bda:	fa02 f303 	lsl.w	r3, r2, r3
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	693a      	ldr	r2, [r7, #16]
 8001be8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	f000 80a6 	beq.w	8001d44 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf8:	4b5b      	ldr	r3, [pc, #364]	@ (8001d68 <HAL_GPIO_Init+0x2e4>)
 8001bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bfc:	4a5a      	ldr	r2, [pc, #360]	@ (8001d68 <HAL_GPIO_Init+0x2e4>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c04:	4b58      	ldr	r3, [pc, #352]	@ (8001d68 <HAL_GPIO_Init+0x2e4>)
 8001c06:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	60bb      	str	r3, [r7, #8]
 8001c0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c10:	4a56      	ldr	r2, [pc, #344]	@ (8001d6c <HAL_GPIO_Init+0x2e8>)
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	089b      	lsrs	r3, r3, #2
 8001c16:	3302      	adds	r3, #2
 8001c18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001c1e:	697b      	ldr	r3, [r7, #20]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	220f      	movs	r2, #15
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	43db      	mvns	r3, r3
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	4013      	ands	r3, r2
 8001c32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001c3a:	d01f      	beq.n	8001c7c <HAL_GPIO_Init+0x1f8>
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4a4c      	ldr	r2, [pc, #304]	@ (8001d70 <HAL_GPIO_Init+0x2ec>)
 8001c40:	4293      	cmp	r3, r2
 8001c42:	d019      	beq.n	8001c78 <HAL_GPIO_Init+0x1f4>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	4a4b      	ldr	r2, [pc, #300]	@ (8001d74 <HAL_GPIO_Init+0x2f0>)
 8001c48:	4293      	cmp	r3, r2
 8001c4a:	d013      	beq.n	8001c74 <HAL_GPIO_Init+0x1f0>
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a4a      	ldr	r2, [pc, #296]	@ (8001d78 <HAL_GPIO_Init+0x2f4>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d00d      	beq.n	8001c70 <HAL_GPIO_Init+0x1ec>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	4a49      	ldr	r2, [pc, #292]	@ (8001d7c <HAL_GPIO_Init+0x2f8>)
 8001c58:	4293      	cmp	r3, r2
 8001c5a:	d007      	beq.n	8001c6c <HAL_GPIO_Init+0x1e8>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	4a48      	ldr	r2, [pc, #288]	@ (8001d80 <HAL_GPIO_Init+0x2fc>)
 8001c60:	4293      	cmp	r3, r2
 8001c62:	d101      	bne.n	8001c68 <HAL_GPIO_Init+0x1e4>
 8001c64:	2305      	movs	r3, #5
 8001c66:	e00a      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c68:	2306      	movs	r3, #6
 8001c6a:	e008      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	e006      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c70:	2303      	movs	r3, #3
 8001c72:	e004      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e002      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e000      	b.n	8001c7e <HAL_GPIO_Init+0x1fa>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	697a      	ldr	r2, [r7, #20]
 8001c80:	f002 0203 	and.w	r2, r2, #3
 8001c84:	0092      	lsls	r2, r2, #2
 8001c86:	4093      	lsls	r3, r2
 8001c88:	693a      	ldr	r2, [r7, #16]
 8001c8a:	4313      	orrs	r3, r2
 8001c8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c8e:	4937      	ldr	r1, [pc, #220]	@ (8001d6c <HAL_GPIO_Init+0x2e8>)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	089b      	lsrs	r3, r3, #2
 8001c94:	3302      	adds	r3, #2
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001c9c:	4b39      	ldr	r3, [pc, #228]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001c9e:	689b      	ldr	r3, [r3, #8]
 8001ca0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	685b      	ldr	r3, [r3, #4]
 8001cb0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d003      	beq.n	8001cc0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001cc0:	4a30      	ldr	r2, [pc, #192]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001cc6:	4b2f      	ldr	r3, [pc, #188]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001cc8:	68db      	ldr	r3, [r3, #12]
 8001cca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	43db      	mvns	r3, r3
 8001cd0:	693a      	ldr	r2, [r7, #16]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	685b      	ldr	r3, [r3, #4]
 8001cda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d003      	beq.n	8001cea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001cea:	4a26      	ldr	r2, [pc, #152]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001cec:	693b      	ldr	r3, [r7, #16]
 8001cee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001cf0:	4b24      	ldr	r3, [pc, #144]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	43db      	mvns	r3, r3
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d003      	beq.n	8001d14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001d14:	4a1b      	ldr	r2, [pc, #108]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001d16:	693b      	ldr	r3, [r7, #16]
 8001d18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	43db      	mvns	r3, r3
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	4013      	ands	r3, r2
 8001d28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001d36:	693a      	ldr	r2, [r7, #16]
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4313      	orrs	r3, r2
 8001d3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001d3e:	4a11      	ldr	r2, [pc, #68]	@ (8001d84 <HAL_GPIO_Init+0x300>)
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	3301      	adds	r3, #1
 8001d48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	fa22 f303 	lsr.w	r3, r2, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f47f ae9d 	bne.w	8001a94 <HAL_GPIO_Init+0x10>
  }
}
 8001d5a:	bf00      	nop
 8001d5c:	bf00      	nop
 8001d5e:	371c      	adds	r7, #28
 8001d60:	46bd      	mov	sp, r7
 8001d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d66:	4770      	bx	lr
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010000 	.word	0x40010000
 8001d70:	48000400 	.word	0x48000400
 8001d74:	48000800 	.word	0x48000800
 8001d78:	48000c00 	.word	0x48000c00
 8001d7c:	48001000 	.word	0x48001000
 8001d80:	48001400 	.word	0x48001400
 8001d84:	40010400 	.word	0x40010400

08001d88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	460b      	mov	r3, r1
 8001d92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	691a      	ldr	r2, [r3, #16]
 8001d98:	887b      	ldrh	r3, [r7, #2]
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001da0:	2301      	movs	r3, #1
 8001da2:	73fb      	strb	r3, [r7, #15]
 8001da4:	e001      	b.n	8001daa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001da6:	2300      	movs	r3, #0
 8001da8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001daa:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dac:	4618      	mov	r0, r3
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db8:	b480      	push	{r7}
 8001dba:	b083      	sub	sp, #12
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	807b      	strh	r3, [r7, #2]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dc8:	787b      	ldrb	r3, [r7, #1]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d003      	beq.n	8001dd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001dce:	887a      	ldrh	r2, [r7, #2]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001dd4:	e002      	b.n	8001ddc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001dd6:	887a      	ldrh	r2, [r7, #2]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr

08001de8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	4603      	mov	r3, r0
 8001df0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001df2:	4b08      	ldr	r3, [pc, #32]	@ (8001e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001df4:	695a      	ldr	r2, [r3, #20]
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d006      	beq.n	8001e0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001dfe:	4a05      	ldr	r2, [pc, #20]	@ (8001e14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001e00:	88fb      	ldrh	r3, [r7, #6]
 8001e02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001e04:	88fb      	ldrh	r3, [r7, #6]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff f882 	bl	8000f10 <HAL_GPIO_EXTI_Callback>
  }
}
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40010400 	.word	0x40010400

08001e18 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d101      	bne.n	8001e2a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001e26:	2301      	movs	r3, #1
 8001e28:	e08d      	b.n	8001f46 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d106      	bne.n	8001e44 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001e3e:	6878      	ldr	r0, [r7, #4]
 8001e40:	f7ff fa62 	bl	8001308 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	2224      	movs	r2, #36	@ 0x24
 8001e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f022 0201 	bic.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001e68:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e78:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68db      	ldr	r3, [r3, #12]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d107      	bne.n	8001e92 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001e8e:	609a      	str	r2, [r3, #8]
 8001e90:	e006      	b.n	8001ea0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	689a      	ldr	r2, [r3, #8]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001e9e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	68db      	ldr	r3, [r3, #12]
 8001ea4:	2b02      	cmp	r3, #2
 8001ea6:	d108      	bne.n	8001eba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	685a      	ldr	r2, [r3, #4]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	e007      	b.n	8001eca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	685a      	ldr	r2, [r3, #4]
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ec8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	6812      	ldr	r2, [r2, #0]
 8001ed4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ed8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001edc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68da      	ldr	r2, [r3, #12]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001eec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691a      	ldr	r2, [r3, #16]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	695b      	ldr	r3, [r3, #20]
 8001ef6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	699b      	ldr	r3, [r3, #24]
 8001efe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	69d9      	ldr	r1, [r3, #28]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a1a      	ldr	r2, [r3, #32]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	430a      	orrs	r2, r1
 8001f16:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f042 0201 	orr.w	r2, r2, #1
 8001f26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2220      	movs	r2, #32
 8001f32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	2200      	movs	r2, #0
 8001f3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2200      	movs	r2, #0
 8001f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3708      	adds	r7, #8
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
 8001f56:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b20      	cmp	r3, #32
 8001f62:	d138      	bne.n	8001fd6 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d101      	bne.n	8001f72 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8001f6e:	2302      	movs	r3, #2
 8001f70:	e032      	b.n	8001fd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2224      	movs	r2, #36	@ 0x24
 8001f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f022 0201 	bic.w	r2, r2, #1
 8001f90:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001fa0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	6819      	ldr	r1, [r3, #0]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	681a      	ldr	r2, [r3, #0]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f042 0201 	orr.w	r2, r2, #1
 8001fc0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	2220      	movs	r2, #32
 8001fc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	e000      	b.n	8001fd8 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001fd6:	2302      	movs	r3, #2
  }
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b085      	sub	sp, #20
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ff4:	b2db      	uxtb	r3, r3
 8001ff6:	2b20      	cmp	r3, #32
 8001ff8:	d139      	bne.n	800206e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002000:	2b01      	cmp	r3, #1
 8002002:	d101      	bne.n	8002008 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002004:	2302      	movs	r3, #2
 8002006:	e033      	b.n	8002070 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	2201      	movs	r2, #1
 800200c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	2224      	movs	r2, #36	@ 0x24
 8002014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	681a      	ldr	r2, [r3, #0]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f022 0201 	bic.w	r2, r2, #1
 8002026:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002036:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	021b      	lsls	r3, r3, #8
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	4313      	orrs	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	68fa      	ldr	r2, [r7, #12]
 8002048:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 0201 	orr.w	r2, r2, #1
 8002058:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2220      	movs	r2, #32
 800205e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800206a:	2300      	movs	r3, #0
 800206c:	e000      	b.n	8002070 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800206e:	2302      	movs	r3, #2
  }
}
 8002070:	4618      	mov	r0, r3
 8002072:	3714      	adds	r7, #20
 8002074:	46bd      	mov	sp, r7
 8002076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800207a:	4770      	bx	lr

0800207c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800207c:	b480      	push	{r7}
 800207e:	b085      	sub	sp, #20
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d141      	bne.n	800210e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800208a:	4b4b      	ldr	r3, [pc, #300]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002096:	d131      	bne.n	80020fc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002098:	4b47      	ldr	r3, [pc, #284]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800209a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800209e:	4a46      	ldr	r2, [pc, #280]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80020a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80020a8:	4b43      	ldr	r3, [pc, #268]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80020b0:	4a41      	ldr	r2, [pc, #260]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80020b8:	4b40      	ldr	r3, [pc, #256]	@ (80021bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2232      	movs	r2, #50	@ 0x32
 80020be:	fb02 f303 	mul.w	r3, r2, r3
 80020c2:	4a3f      	ldr	r2, [pc, #252]	@ (80021c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80020c4:	fba2 2303 	umull	r2, r3, r2, r3
 80020c8:	0c9b      	lsrs	r3, r3, #18
 80020ca:	3301      	adds	r3, #1
 80020cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020ce:	e002      	b.n	80020d6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	3b01      	subs	r3, #1
 80020d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80020d6:	4b38      	ldr	r3, [pc, #224]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020d8:	695b      	ldr	r3, [r3, #20]
 80020da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020e2:	d102      	bne.n	80020ea <HAL_PWREx_ControlVoltageScaling+0x6e>
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f2      	bne.n	80020d0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80020ea:	4b33      	ldr	r3, [pc, #204]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80020f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80020f6:	d158      	bne.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80020f8:	2303      	movs	r3, #3
 80020fa:	e057      	b.n	80021ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80020fc:	4b2e      	ldr	r3, [pc, #184]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80020fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002102:	4a2d      	ldr	r2, [pc, #180]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002104:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002108:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800210c:	e04d      	b.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002114:	d141      	bne.n	800219a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002116:	4b28      	ldr	r3, [pc, #160]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800211e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002122:	d131      	bne.n	8002188 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002124:	4b24      	ldr	r3, [pc, #144]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002126:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800212a:	4a23      	ldr	r2, [pc, #140]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800212c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002130:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002134:	4b20      	ldr	r3, [pc, #128]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800213c:	4a1e      	ldr	r2, [pc, #120]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800213e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002142:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002144:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2232      	movs	r2, #50	@ 0x32
 800214a:	fb02 f303 	mul.w	r3, r2, r3
 800214e:	4a1c      	ldr	r2, [pc, #112]	@ (80021c0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002150:	fba2 2303 	umull	r2, r3, r2, r3
 8002154:	0c9b      	lsrs	r3, r3, #18
 8002156:	3301      	adds	r3, #1
 8002158:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800215a:	e002      	b.n	8002162 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	3b01      	subs	r3, #1
 8002160:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002162:	4b15      	ldr	r3, [pc, #84]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002164:	695b      	ldr	r3, [r3, #20]
 8002166:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800216a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800216e:	d102      	bne.n	8002176 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f2      	bne.n	800215c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002176:	4b10      	ldr	r3, [pc, #64]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002178:	695b      	ldr	r3, [r3, #20]
 800217a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800217e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002182:	d112      	bne.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002184:	2303      	movs	r3, #3
 8002186:	e011      	b.n	80021ac <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800218a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800218e:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002190:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002194:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002198:	e007      	b.n	80021aa <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800219a:	4b07      	ldr	r3, [pc, #28]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80021a2:	4a05      	ldr	r2, [pc, #20]	@ (80021b8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80021a4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80021a8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	40007000 	.word	0x40007000
 80021bc:	2000000c 	.word	0x2000000c
 80021c0:	431bde83 	.word	0x431bde83

080021c4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80021c4:	b480      	push	{r7}
 80021c6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80021c8:	4b05      	ldr	r3, [pc, #20]	@ (80021e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80021ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021d2:	6093      	str	r3, [r2, #8]
}
 80021d4:	bf00      	nop
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	40007000 	.word	0x40007000

080021e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b088      	sub	sp, #32
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d101      	bne.n	80021f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	e2fe      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0301 	and.w	r3, r3, #1
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d075      	beq.n	80022ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002202:	4b97      	ldr	r3, [pc, #604]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	f003 030c 	and.w	r3, r3, #12
 800220a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800220c:	4b94      	ldr	r3, [pc, #592]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800220e:	68db      	ldr	r3, [r3, #12]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002216:	69bb      	ldr	r3, [r7, #24]
 8002218:	2b0c      	cmp	r3, #12
 800221a:	d102      	bne.n	8002222 <HAL_RCC_OscConfig+0x3e>
 800221c:	697b      	ldr	r3, [r7, #20]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d002      	beq.n	8002228 <HAL_RCC_OscConfig+0x44>
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	2b08      	cmp	r3, #8
 8002226:	d10b      	bne.n	8002240 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002228:	4b8d      	ldr	r3, [pc, #564]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002230:	2b00      	cmp	r3, #0
 8002232:	d05b      	beq.n	80022ec <HAL_RCC_OscConfig+0x108>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	2b00      	cmp	r3, #0
 800223a:	d157      	bne.n	80022ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800223c:	2301      	movs	r3, #1
 800223e:	e2d9      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002248:	d106      	bne.n	8002258 <HAL_RCC_OscConfig+0x74>
 800224a:	4b85      	ldr	r3, [pc, #532]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	4a84      	ldr	r2, [pc, #528]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002254:	6013      	str	r3, [r2, #0]
 8002256:	e01d      	b.n	8002294 <HAL_RCC_OscConfig+0xb0>
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002260:	d10c      	bne.n	800227c <HAL_RCC_OscConfig+0x98>
 8002262:	4b7f      	ldr	r3, [pc, #508]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	4a7e      	ldr	r2, [pc, #504]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002268:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800226c:	6013      	str	r3, [r2, #0]
 800226e:	4b7c      	ldr	r3, [pc, #496]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a7b      	ldr	r2, [pc, #492]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002274:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002278:	6013      	str	r3, [r2, #0]
 800227a:	e00b      	b.n	8002294 <HAL_RCC_OscConfig+0xb0>
 800227c:	4b78      	ldr	r3, [pc, #480]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a77      	ldr	r2, [pc, #476]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002282:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002286:	6013      	str	r3, [r2, #0]
 8002288:	4b75      	ldr	r3, [pc, #468]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a74      	ldr	r2, [pc, #464]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800228e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d013      	beq.n	80022c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800229c:	f7ff fad6 	bl	800184c <HAL_GetTick>
 80022a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022a2:	e008      	b.n	80022b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022a4:	f7ff fad2 	bl	800184c <HAL_GetTick>
 80022a8:	4602      	mov	r2, r0
 80022aa:	693b      	ldr	r3, [r7, #16]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b64      	cmp	r3, #100	@ 0x64
 80022b0:	d901      	bls.n	80022b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022b2:	2303      	movs	r3, #3
 80022b4:	e29e      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022b6:	4b6a      	ldr	r3, [pc, #424]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d0f0      	beq.n	80022a4 <HAL_RCC_OscConfig+0xc0>
 80022c2:	e014      	b.n	80022ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022c4:	f7ff fac2 	bl	800184c <HAL_GetTick>
 80022c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022ca:	e008      	b.n	80022de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022cc:	f7ff fabe 	bl	800184c <HAL_GetTick>
 80022d0:	4602      	mov	r2, r0
 80022d2:	693b      	ldr	r3, [r7, #16]
 80022d4:	1ad3      	subs	r3, r2, r3
 80022d6:	2b64      	cmp	r3, #100	@ 0x64
 80022d8:	d901      	bls.n	80022de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022da:	2303      	movs	r3, #3
 80022dc:	e28a      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022de:	4b60      	ldr	r3, [pc, #384]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d1f0      	bne.n	80022cc <HAL_RCC_OscConfig+0xe8>
 80022ea:	e000      	b.n	80022ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 0302 	and.w	r3, r3, #2
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d075      	beq.n	80023e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022fa:	4b59      	ldr	r3, [pc, #356]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f003 030c 	and.w	r3, r3, #12
 8002302:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002304:	4b56      	ldr	r3, [pc, #344]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002306:	68db      	ldr	r3, [r3, #12]
 8002308:	f003 0303 	and.w	r3, r3, #3
 800230c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800230e:	69bb      	ldr	r3, [r7, #24]
 8002310:	2b0c      	cmp	r3, #12
 8002312:	d102      	bne.n	800231a <HAL_RCC_OscConfig+0x136>
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	2b02      	cmp	r3, #2
 8002318:	d002      	beq.n	8002320 <HAL_RCC_OscConfig+0x13c>
 800231a:	69bb      	ldr	r3, [r7, #24]
 800231c:	2b04      	cmp	r3, #4
 800231e:	d11f      	bne.n	8002360 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002320:	4b4f      	ldr	r3, [pc, #316]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002328:	2b00      	cmp	r3, #0
 800232a:	d005      	beq.n	8002338 <HAL_RCC_OscConfig+0x154>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d101      	bne.n	8002338 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e25d      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002338:	4b49      	ldr	r3, [pc, #292]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	061b      	lsls	r3, r3, #24
 8002346:	4946      	ldr	r1, [pc, #280]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002348:	4313      	orrs	r3, r2
 800234a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800234c:	4b45      	ldr	r3, [pc, #276]	@ (8002464 <HAL_RCC_OscConfig+0x280>)
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff fa2f 	bl	80017b4 <HAL_InitTick>
 8002356:	4603      	mov	r3, r0
 8002358:	2b00      	cmp	r3, #0
 800235a:	d043      	beq.n	80023e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800235c:	2301      	movs	r3, #1
 800235e:	e249      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	2b00      	cmp	r3, #0
 8002366:	d023      	beq.n	80023b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002368:	4b3d      	ldr	r3, [pc, #244]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	4a3c      	ldr	r2, [pc, #240]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002374:	f7ff fa6a 	bl	800184c <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800237c:	f7ff fa66 	bl	800184c <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e232      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800238e:	4b34      	ldr	r3, [pc, #208]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002396:	2b00      	cmp	r3, #0
 8002398:	d0f0      	beq.n	800237c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239a:	4b31      	ldr	r3, [pc, #196]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	691b      	ldr	r3, [r3, #16]
 80023a6:	061b      	lsls	r3, r3, #24
 80023a8:	492d      	ldr	r1, [pc, #180]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80023aa:	4313      	orrs	r3, r2
 80023ac:	604b      	str	r3, [r1, #4]
 80023ae:	e01a      	b.n	80023e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a2a      	ldr	r2, [pc, #168]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80023b6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023bc:	f7ff fa46 	bl	800184c <HAL_GetTick>
 80023c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023c2:	e008      	b.n	80023d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023c4:	f7ff fa42 	bl	800184c <HAL_GetTick>
 80023c8:	4602      	mov	r2, r0
 80023ca:	693b      	ldr	r3, [r7, #16]
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	2b02      	cmp	r3, #2
 80023d0:	d901      	bls.n	80023d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80023d2:	2303      	movs	r3, #3
 80023d4:	e20e      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023d6:	4b22      	ldr	r3, [pc, #136]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d1f0      	bne.n	80023c4 <HAL_RCC_OscConfig+0x1e0>
 80023e2:	e000      	b.n	80023e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80023e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0308 	and.w	r3, r3, #8
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d041      	beq.n	8002476 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	695b      	ldr	r3, [r3, #20]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d01c      	beq.n	8002434 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023fa:	4b19      	ldr	r3, [pc, #100]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 80023fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002400:	4a17      	ldr	r2, [pc, #92]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002402:	f043 0301 	orr.w	r3, r3, #1
 8002406:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800240a:	f7ff fa1f 	bl	800184c <HAL_GetTick>
 800240e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002410:	e008      	b.n	8002424 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002412:	f7ff fa1b 	bl	800184c <HAL_GetTick>
 8002416:	4602      	mov	r2, r0
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	2b02      	cmp	r3, #2
 800241e:	d901      	bls.n	8002424 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002420:	2303      	movs	r3, #3
 8002422:	e1e7      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002424:	4b0e      	ldr	r3, [pc, #56]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002426:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800242a:	f003 0302 	and.w	r3, r3, #2
 800242e:	2b00      	cmp	r3, #0
 8002430:	d0ef      	beq.n	8002412 <HAL_RCC_OscConfig+0x22e>
 8002432:	e020      	b.n	8002476 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 8002436:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800243a:	4a09      	ldr	r2, [pc, #36]	@ (8002460 <HAL_RCC_OscConfig+0x27c>)
 800243c:	f023 0301 	bic.w	r3, r3, #1
 8002440:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002444:	f7ff fa02 	bl	800184c <HAL_GetTick>
 8002448:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800244a:	e00d      	b.n	8002468 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800244c:	f7ff f9fe 	bl	800184c <HAL_GetTick>
 8002450:	4602      	mov	r2, r0
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	1ad3      	subs	r3, r2, r3
 8002456:	2b02      	cmp	r3, #2
 8002458:	d906      	bls.n	8002468 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800245a:	2303      	movs	r3, #3
 800245c:	e1ca      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
 800245e:	bf00      	nop
 8002460:	40021000 	.word	0x40021000
 8002464:	20000010 	.word	0x20000010
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002468:	4b8c      	ldr	r3, [pc, #560]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800246a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800246e:	f003 0302 	and.w	r3, r3, #2
 8002472:	2b00      	cmp	r3, #0
 8002474:	d1ea      	bne.n	800244c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 80a6 	beq.w	80025d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002484:	2300      	movs	r3, #0
 8002486:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002488:	4b84      	ldr	r3, [pc, #528]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800248a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800248c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002490:	2b00      	cmp	r3, #0
 8002492:	d101      	bne.n	8002498 <HAL_RCC_OscConfig+0x2b4>
 8002494:	2301      	movs	r3, #1
 8002496:	e000      	b.n	800249a <HAL_RCC_OscConfig+0x2b6>
 8002498:	2300      	movs	r3, #0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d00d      	beq.n	80024ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	4b7f      	ldr	r3, [pc, #508]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80024a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024a2:	4a7e      	ldr	r2, [pc, #504]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80024a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024aa:	4b7c      	ldr	r3, [pc, #496]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80024ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b2:	60fb      	str	r3, [r7, #12]
 80024b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80024b6:	2301      	movs	r3, #1
 80024b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ba:	4b79      	ldr	r3, [pc, #484]	@ (80026a0 <HAL_RCC_OscConfig+0x4bc>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d118      	bne.n	80024f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024c6:	4b76      	ldr	r3, [pc, #472]	@ (80026a0 <HAL_RCC_OscConfig+0x4bc>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a75      	ldr	r2, [pc, #468]	@ (80026a0 <HAL_RCC_OscConfig+0x4bc>)
 80024cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d2:	f7ff f9bb 	bl	800184c <HAL_GetTick>
 80024d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024d8:	e008      	b.n	80024ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024da:	f7ff f9b7 	bl	800184c <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	693b      	ldr	r3, [r7, #16]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b02      	cmp	r3, #2
 80024e6:	d901      	bls.n	80024ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e183      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80024ec:	4b6c      	ldr	r3, [pc, #432]	@ (80026a0 <HAL_RCC_OscConfig+0x4bc>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d0f0      	beq.n	80024da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d108      	bne.n	8002512 <HAL_RCC_OscConfig+0x32e>
 8002500:	4b66      	ldr	r3, [pc, #408]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002502:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002506:	4a65      	ldr	r2, [pc, #404]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002508:	f043 0301 	orr.w	r3, r3, #1
 800250c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002510:	e024      	b.n	800255c <HAL_RCC_OscConfig+0x378>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b05      	cmp	r3, #5
 8002518:	d110      	bne.n	800253c <HAL_RCC_OscConfig+0x358>
 800251a:	4b60      	ldr	r3, [pc, #384]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800251c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002520:	4a5e      	ldr	r2, [pc, #376]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002522:	f043 0304 	orr.w	r3, r3, #4
 8002526:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800252a:	4b5c      	ldr	r3, [pc, #368]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800252c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002530:	4a5a      	ldr	r2, [pc, #360]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002532:	f043 0301 	orr.w	r3, r3, #1
 8002536:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800253a:	e00f      	b.n	800255c <HAL_RCC_OscConfig+0x378>
 800253c:	4b57      	ldr	r3, [pc, #348]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800253e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002542:	4a56      	ldr	r2, [pc, #344]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002544:	f023 0301 	bic.w	r3, r3, #1
 8002548:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800254c:	4b53      	ldr	r3, [pc, #332]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800254e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002552:	4a52      	ldr	r2, [pc, #328]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002554:	f023 0304 	bic.w	r3, r3, #4
 8002558:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	689b      	ldr	r3, [r3, #8]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d016      	beq.n	8002592 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002564:	f7ff f972 	bl	800184c <HAL_GetTick>
 8002568:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800256a:	e00a      	b.n	8002582 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256c:	f7ff f96e 	bl	800184c <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	f241 3288 	movw	r2, #5000	@ 0x1388
 800257a:	4293      	cmp	r3, r2
 800257c:	d901      	bls.n	8002582 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800257e:	2303      	movs	r3, #3
 8002580:	e138      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002582:	4b46      	ldr	r3, [pc, #280]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002584:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0ed      	beq.n	800256c <HAL_RCC_OscConfig+0x388>
 8002590:	e015      	b.n	80025be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002592:	f7ff f95b 	bl	800184c <HAL_GetTick>
 8002596:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002598:	e00a      	b.n	80025b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800259a:	f7ff f957 	bl	800184c <HAL_GetTick>
 800259e:	4602      	mov	r2, r0
 80025a0:	693b      	ldr	r3, [r7, #16]
 80025a2:	1ad3      	subs	r3, r2, r3
 80025a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a8:	4293      	cmp	r3, r2
 80025aa:	d901      	bls.n	80025b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e121      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80025b0:	4b3a      	ldr	r3, [pc, #232]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80025b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d1ed      	bne.n	800259a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025be:	7ffb      	ldrb	r3, [r7, #31]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d105      	bne.n	80025d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025c4:	4b35      	ldr	r3, [pc, #212]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80025c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c8:	4a34      	ldr	r2, [pc, #208]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80025ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ce:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0320 	and.w	r3, r3, #32
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d03c      	beq.n	8002656 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	699b      	ldr	r3, [r3, #24]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d01c      	beq.n	800261e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025e4:	4b2d      	ldr	r3, [pc, #180]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80025e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80025ea:	4a2c      	ldr	r2, [pc, #176]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 80025ec:	f043 0301 	orr.w	r3, r3, #1
 80025f0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80025f4:	f7ff f92a 	bl	800184c <HAL_GetTick>
 80025f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80025fa:	e008      	b.n	800260e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025fc:	f7ff f926 	bl	800184c <HAL_GetTick>
 8002600:	4602      	mov	r2, r0
 8002602:	693b      	ldr	r3, [r7, #16]
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d901      	bls.n	800260e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e0f2      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800260e:	4b23      	ldr	r3, [pc, #140]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002610:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002614:	f003 0302 	and.w	r3, r3, #2
 8002618:	2b00      	cmp	r3, #0
 800261a:	d0ef      	beq.n	80025fc <HAL_RCC_OscConfig+0x418>
 800261c:	e01b      	b.n	8002656 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800261e:	4b1f      	ldr	r3, [pc, #124]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002620:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002624:	4a1d      	ldr	r2, [pc, #116]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002626:	f023 0301 	bic.w	r3, r3, #1
 800262a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800262e:	f7ff f90d 	bl	800184c <HAL_GetTick>
 8002632:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002634:	e008      	b.n	8002648 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002636:	f7ff f909 	bl	800184c <HAL_GetTick>
 800263a:	4602      	mov	r2, r0
 800263c:	693b      	ldr	r3, [r7, #16]
 800263e:	1ad3      	subs	r3, r2, r3
 8002640:	2b02      	cmp	r3, #2
 8002642:	d901      	bls.n	8002648 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002644:	2303      	movs	r3, #3
 8002646:	e0d5      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002648:	4b14      	ldr	r3, [pc, #80]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800264a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1ef      	bne.n	8002636 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	69db      	ldr	r3, [r3, #28]
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 80c9 	beq.w	80027f2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002660:	4b0e      	ldr	r3, [pc, #56]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002662:	689b      	ldr	r3, [r3, #8]
 8002664:	f003 030c 	and.w	r3, r3, #12
 8002668:	2b0c      	cmp	r3, #12
 800266a:	f000 8083 	beq.w	8002774 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	69db      	ldr	r3, [r3, #28]
 8002672:	2b02      	cmp	r3, #2
 8002674:	d15e      	bne.n	8002734 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002676:	4b09      	ldr	r3, [pc, #36]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a08      	ldr	r2, [pc, #32]	@ (800269c <HAL_RCC_OscConfig+0x4b8>)
 800267c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002680:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002682:	f7ff f8e3 	bl	800184c <HAL_GetTick>
 8002686:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002688:	e00c      	b.n	80026a4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800268a:	f7ff f8df 	bl	800184c <HAL_GetTick>
 800268e:	4602      	mov	r2, r0
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	1ad3      	subs	r3, r2, r3
 8002694:	2b02      	cmp	r3, #2
 8002696:	d905      	bls.n	80026a4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002698:	2303      	movs	r3, #3
 800269a:	e0ab      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
 800269c:	40021000 	.word	0x40021000
 80026a0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026a4:	4b55      	ldr	r3, [pc, #340]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1ec      	bne.n	800268a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026b0:	4b52      	ldr	r3, [pc, #328]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 80026b2:	68da      	ldr	r2, [r3, #12]
 80026b4:	4b52      	ldr	r3, [pc, #328]	@ (8002800 <HAL_RCC_OscConfig+0x61c>)
 80026b6:	4013      	ands	r3, r2
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6a11      	ldr	r1, [r2, #32]
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026c0:	3a01      	subs	r2, #1
 80026c2:	0112      	lsls	r2, r2, #4
 80026c4:	4311      	orrs	r1, r2
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80026ca:	0212      	lsls	r2, r2, #8
 80026cc:	4311      	orrs	r1, r2
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80026d2:	0852      	lsrs	r2, r2, #1
 80026d4:	3a01      	subs	r2, #1
 80026d6:	0552      	lsls	r2, r2, #21
 80026d8:	4311      	orrs	r1, r2
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80026de:	0852      	lsrs	r2, r2, #1
 80026e0:	3a01      	subs	r2, #1
 80026e2:	0652      	lsls	r2, r2, #25
 80026e4:	4311      	orrs	r1, r2
 80026e6:	687a      	ldr	r2, [r7, #4]
 80026e8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80026ea:	06d2      	lsls	r2, r2, #27
 80026ec:	430a      	orrs	r2, r1
 80026ee:	4943      	ldr	r1, [pc, #268]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80026f4:	4b41      	ldr	r3, [pc, #260]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a40      	ldr	r2, [pc, #256]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 80026fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002700:	4b3e      	ldr	r3, [pc, #248]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	4a3d      	ldr	r2, [pc, #244]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800270a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800270c:	f7ff f89e 	bl	800184c <HAL_GetTick>
 8002710:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002712:	e008      	b.n	8002726 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002714:	f7ff f89a 	bl	800184c <HAL_GetTick>
 8002718:	4602      	mov	r2, r0
 800271a:	693b      	ldr	r3, [r7, #16]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b02      	cmp	r3, #2
 8002720:	d901      	bls.n	8002726 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002722:	2303      	movs	r3, #3
 8002724:	e066      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002726:	4b35      	ldr	r3, [pc, #212]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d0f0      	beq.n	8002714 <HAL_RCC_OscConfig+0x530>
 8002732:	e05e      	b.n	80027f2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002734:	4b31      	ldr	r3, [pc, #196]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a30      	ldr	r2, [pc, #192]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 800273a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800273e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002740:	f7ff f884 	bl	800184c <HAL_GetTick>
 8002744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002746:	e008      	b.n	800275a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002748:	f7ff f880 	bl	800184c <HAL_GetTick>
 800274c:	4602      	mov	r2, r0
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	1ad3      	subs	r3, r2, r3
 8002752:	2b02      	cmp	r3, #2
 8002754:	d901      	bls.n	800275a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002756:	2303      	movs	r3, #3
 8002758:	e04c      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800275a:	4b28      	ldr	r3, [pc, #160]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002762:	2b00      	cmp	r3, #0
 8002764:	d1f0      	bne.n	8002748 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002766:	4b25      	ldr	r3, [pc, #148]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002768:	68da      	ldr	r2, [r3, #12]
 800276a:	4924      	ldr	r1, [pc, #144]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 800276c:	4b25      	ldr	r3, [pc, #148]	@ (8002804 <HAL_RCC_OscConfig+0x620>)
 800276e:	4013      	ands	r3, r2
 8002770:	60cb      	str	r3, [r1, #12]
 8002772:	e03e      	b.n	80027f2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	2b01      	cmp	r3, #1
 800277a:	d101      	bne.n	8002780 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800277c:	2301      	movs	r3, #1
 800277e:	e039      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002780:	4b1e      	ldr	r3, [pc, #120]	@ (80027fc <HAL_RCC_OscConfig+0x618>)
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f003 0203 	and.w	r2, r3, #3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a1b      	ldr	r3, [r3, #32]
 8002790:	429a      	cmp	r2, r3
 8002792:	d12c      	bne.n	80027ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	3b01      	subs	r3, #1
 80027a0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d123      	bne.n	80027ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027b0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027b2:	429a      	cmp	r2, r3
 80027b4:	d11b      	bne.n	80027ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80027c2:	429a      	cmp	r2, r3
 80027c4:	d113      	bne.n	80027ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d0:	085b      	lsrs	r3, r3, #1
 80027d2:	3b01      	subs	r3, #1
 80027d4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d109      	bne.n	80027ee <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027e4:	085b      	lsrs	r3, r3, #1
 80027e6:	3b01      	subs	r3, #1
 80027e8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d001      	beq.n	80027f2 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	e000      	b.n	80027f4 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80027f2:	2300      	movs	r3, #0
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40021000 	.word	0x40021000
 8002800:	019f800c 	.word	0x019f800c
 8002804:	feeefffc 	.word	0xfeeefffc

08002808 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002812:	2300      	movs	r3, #0
 8002814:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b00      	cmp	r3, #0
 800281a:	d101      	bne.n	8002820 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e11e      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002820:	4b91      	ldr	r3, [pc, #580]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	f003 030f 	and.w	r3, r3, #15
 8002828:	683a      	ldr	r2, [r7, #0]
 800282a:	429a      	cmp	r2, r3
 800282c:	d910      	bls.n	8002850 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800282e:	4b8e      	ldr	r3, [pc, #568]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 020f 	bic.w	r2, r3, #15
 8002836:	498c      	ldr	r1, [pc, #560]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	4313      	orrs	r3, r2
 800283c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800283e:	4b8a      	ldr	r3, [pc, #552]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 030f 	and.w	r3, r3, #15
 8002846:	683a      	ldr	r2, [r7, #0]
 8002848:	429a      	cmp	r2, r3
 800284a:	d001      	beq.n	8002850 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e106      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	2b00      	cmp	r3, #0
 800285a:	d073      	beq.n	8002944 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b03      	cmp	r3, #3
 8002862:	d129      	bne.n	80028b8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002864:	4b81      	ldr	r3, [pc, #516]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800286c:	2b00      	cmp	r3, #0
 800286e:	d101      	bne.n	8002874 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002870:	2301      	movs	r3, #1
 8002872:	e0f4      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002874:	f000 f966 	bl	8002b44 <RCC_GetSysClockFreqFromPLLSource>
 8002878:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	4a7c      	ldr	r2, [pc, #496]	@ (8002a70 <HAL_RCC_ClockConfig+0x268>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d93f      	bls.n	8002902 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002882:	4b7a      	ldr	r3, [pc, #488]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002884:	689b      	ldr	r3, [r3, #8]
 8002886:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d009      	beq.n	80028a2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002896:	2b00      	cmp	r3, #0
 8002898:	d033      	beq.n	8002902 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d12f      	bne.n	8002902 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028a2:	4b72      	ldr	r3, [pc, #456]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028aa:	4a70      	ldr	r2, [pc, #448]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028b0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80028b2:	2380      	movs	r3, #128	@ 0x80
 80028b4:	617b      	str	r3, [r7, #20]
 80028b6:	e024      	b.n	8002902 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	2b02      	cmp	r3, #2
 80028be:	d107      	bne.n	80028d0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028c0:	4b6a      	ldr	r3, [pc, #424]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d109      	bne.n	80028e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80028cc:	2301      	movs	r3, #1
 80028ce:	e0c6      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80028d0:	4b66      	ldr	r3, [pc, #408]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d101      	bne.n	80028e0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	e0be      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80028e0:	f000 f8ce 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 80028e4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	4a61      	ldr	r2, [pc, #388]	@ (8002a70 <HAL_RCC_ClockConfig+0x268>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d909      	bls.n	8002902 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80028ee:	4b5f      	ldr	r3, [pc, #380]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80028f6:	4a5d      	ldr	r2, [pc, #372]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80028f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80028fc:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80028fe:	2380      	movs	r3, #128	@ 0x80
 8002900:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002902:	4b5a      	ldr	r3, [pc, #360]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f023 0203 	bic.w	r2, r3, #3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	4957      	ldr	r1, [pc, #348]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002910:	4313      	orrs	r3, r2
 8002912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002914:	f7fe ff9a 	bl	800184c <HAL_GetTick>
 8002918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291a:	e00a      	b.n	8002932 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800291c:	f7fe ff96 	bl	800184c <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292a:	4293      	cmp	r3, r2
 800292c:	d901      	bls.n	8002932 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800292e:	2303      	movs	r3, #3
 8002930:	e095      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002932:	4b4e      	ldr	r3, [pc, #312]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 020c 	and.w	r2, r3, #12
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	009b      	lsls	r3, r3, #2
 8002940:	429a      	cmp	r2, r3
 8002942:	d1eb      	bne.n	800291c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d023      	beq.n	8002998 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	2b00      	cmp	r3, #0
 800295a:	d005      	beq.n	8002968 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800295c:	4b43      	ldr	r3, [pc, #268]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 800295e:	689b      	ldr	r3, [r3, #8]
 8002960:	4a42      	ldr	r2, [pc, #264]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002962:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002966:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 0308 	and.w	r3, r3, #8
 8002970:	2b00      	cmp	r3, #0
 8002972:	d007      	beq.n	8002984 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002974:	4b3d      	ldr	r3, [pc, #244]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800297c:	4a3b      	ldr	r2, [pc, #236]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 800297e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002982:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002984:	4b39      	ldr	r3, [pc, #228]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	4936      	ldr	r1, [pc, #216]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002992:	4313      	orrs	r3, r2
 8002994:	608b      	str	r3, [r1, #8]
 8002996:	e008      	b.n	80029aa <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	2b80      	cmp	r3, #128	@ 0x80
 800299c:	d105      	bne.n	80029aa <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800299e:	4b33      	ldr	r3, [pc, #204]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	4a32      	ldr	r2, [pc, #200]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 80029a4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029a8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029aa:	4b2f      	ldr	r3, [pc, #188]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 030f 	and.w	r3, r3, #15
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d21d      	bcs.n	80029f4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f023 020f 	bic.w	r2, r3, #15
 80029c0:	4929      	ldr	r1, [pc, #164]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80029c8:	f7fe ff40 	bl	800184c <HAL_GetTick>
 80029cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	e00a      	b.n	80029e6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029d0:	f7fe ff3c 	bl	800184c <HAL_GetTick>
 80029d4:	4602      	mov	r2, r0
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	1ad3      	subs	r3, r2, r3
 80029da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029de:	4293      	cmp	r3, r2
 80029e0:	d901      	bls.n	80029e6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e03b      	b.n	8002a5e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e6:	4b20      	ldr	r3, [pc, #128]	@ (8002a68 <HAL_RCC_ClockConfig+0x260>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f003 030f 	and.w	r3, r3, #15
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	429a      	cmp	r2, r3
 80029f2:	d1ed      	bne.n	80029d0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f003 0304 	and.w	r3, r3, #4
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d008      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a00:	4b1a      	ldr	r3, [pc, #104]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4917      	ldr	r1, [pc, #92]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f003 0308 	and.w	r3, r3, #8
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d009      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a1e:	4b13      	ldr	r3, [pc, #76]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	691b      	ldr	r3, [r3, #16]
 8002a2a:	00db      	lsls	r3, r3, #3
 8002a2c:	490f      	ldr	r1, [pc, #60]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a32:	f000 f825 	bl	8002a80 <HAL_RCC_GetSysClockFreq>
 8002a36:	4602      	mov	r2, r0
 8002a38:	4b0c      	ldr	r3, [pc, #48]	@ (8002a6c <HAL_RCC_ClockConfig+0x264>)
 8002a3a:	689b      	ldr	r3, [r3, #8]
 8002a3c:	091b      	lsrs	r3, r3, #4
 8002a3e:	f003 030f 	and.w	r3, r3, #15
 8002a42:	490c      	ldr	r1, [pc, #48]	@ (8002a74 <HAL_RCC_ClockConfig+0x26c>)
 8002a44:	5ccb      	ldrb	r3, [r1, r3]
 8002a46:	f003 031f 	and.w	r3, r3, #31
 8002a4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a4e:	4a0a      	ldr	r2, [pc, #40]	@ (8002a78 <HAL_RCC_ClockConfig+0x270>)
 8002a50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8002a52:	4b0a      	ldr	r3, [pc, #40]	@ (8002a7c <HAL_RCC_ClockConfig+0x274>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	4618      	mov	r0, r3
 8002a58:	f7fe feac 	bl	80017b4 <HAL_InitTick>
 8002a5c:	4603      	mov	r3, r0
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3718      	adds	r7, #24
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	40022000 	.word	0x40022000
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	04c4b400 	.word	0x04c4b400
 8002a74:	08004ad8 	.word	0x08004ad8
 8002a78:	2000000c 	.word	0x2000000c
 8002a7c:	20000010 	.word	0x20000010

08002a80 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b087      	sub	sp, #28
 8002a84:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002a86:	4b2c      	ldr	r3, [pc, #176]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a88:	689b      	ldr	r3, [r3, #8]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b04      	cmp	r3, #4
 8002a90:	d102      	bne.n	8002a98 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002a92:	4b2a      	ldr	r3, [pc, #168]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002a94:	613b      	str	r3, [r7, #16]
 8002a96:	e047      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002a9a:	689b      	ldr	r3, [r3, #8]
 8002a9c:	f003 030c 	and.w	r3, r3, #12
 8002aa0:	2b08      	cmp	r3, #8
 8002aa2:	d102      	bne.n	8002aaa <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002aa4:	4b26      	ldr	r3, [pc, #152]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002aa6:	613b      	str	r3, [r7, #16]
 8002aa8:	e03e      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002aaa:	4b23      	ldr	r3, [pc, #140]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b0c      	cmp	r3, #12
 8002ab4:	d136      	bne.n	8002b24 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	f003 0303 	and.w	r3, r3, #3
 8002abe:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ac0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ac2:	68db      	ldr	r3, [r3, #12]
 8002ac4:	091b      	lsrs	r3, r3, #4
 8002ac6:	f003 030f 	and.w	r3, r3, #15
 8002aca:	3301      	adds	r3, #1
 8002acc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2b03      	cmp	r3, #3
 8002ad2:	d10c      	bne.n	8002aee <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002ad4:	4a1a      	ldr	r2, [pc, #104]	@ (8002b40 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002adc:	4a16      	ldr	r2, [pc, #88]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002ade:	68d2      	ldr	r2, [r2, #12]
 8002ae0:	0a12      	lsrs	r2, r2, #8
 8002ae2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	617b      	str	r3, [r7, #20]
      break;
 8002aec:	e00c      	b.n	8002b08 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002aee:	4a13      	ldr	r2, [pc, #76]	@ (8002b3c <HAL_RCC_GetSysClockFreq+0xbc>)
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002af6:	4a10      	ldr	r2, [pc, #64]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002af8:	68d2      	ldr	r2, [r2, #12]
 8002afa:	0a12      	lsrs	r2, r2, #8
 8002afc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b00:	fb02 f303 	mul.w	r3, r2, r3
 8002b04:	617b      	str	r3, [r7, #20]
      break;
 8002b06:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b08:	4b0b      	ldr	r3, [pc, #44]	@ (8002b38 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	0e5b      	lsrs	r3, r3, #25
 8002b0e:	f003 0303 	and.w	r3, r3, #3
 8002b12:	3301      	adds	r3, #1
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b20:	613b      	str	r3, [r7, #16]
 8002b22:	e001      	b.n	8002b28 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8002b24:	2300      	movs	r3, #0
 8002b26:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8002b28:	693b      	ldr	r3, [r7, #16]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	00f42400 	.word	0x00f42400
 8002b40:	007a1200 	.word	0x007a1200

08002b44 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b087      	sub	sp, #28
 8002b48:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b4a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f003 0303 	and.w	r3, r3, #3
 8002b52:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002b54:	4b1b      	ldr	r3, [pc, #108]	@ (8002bc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	091b      	lsrs	r3, r3, #4
 8002b5a:	f003 030f 	and.w	r3, r3, #15
 8002b5e:	3301      	adds	r3, #1
 8002b60:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	2b03      	cmp	r3, #3
 8002b66:	d10c      	bne.n	8002b82 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b68:	4a17      	ldr	r2, [pc, #92]	@ (8002bc8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b70:	4a14      	ldr	r2, [pc, #80]	@ (8002bc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b72:	68d2      	ldr	r2, [r2, #12]
 8002b74:	0a12      	lsrs	r2, r2, #8
 8002b76:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b7a:	fb02 f303 	mul.w	r3, r2, r3
 8002b7e:	617b      	str	r3, [r7, #20]
    break;
 8002b80:	e00c      	b.n	8002b9c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002b82:	4a12      	ldr	r2, [pc, #72]	@ (8002bcc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b8a:	4a0e      	ldr	r2, [pc, #56]	@ (8002bc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b8c:	68d2      	ldr	r2, [r2, #12]
 8002b8e:	0a12      	lsrs	r2, r2, #8
 8002b90:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002b94:	fb02 f303 	mul.w	r3, r2, r3
 8002b98:	617b      	str	r3, [r7, #20]
    break;
 8002b9a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002b9c:	4b09      	ldr	r3, [pc, #36]	@ (8002bc4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	0e5b      	lsrs	r3, r3, #25
 8002ba2:	f003 0303 	and.w	r3, r3, #3
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	005b      	lsls	r3, r3, #1
 8002baa:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bb4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002bb6:	687b      	ldr	r3, [r7, #4]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	371c      	adds	r7, #28
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	40021000 	.word	0x40021000
 8002bc8:	007a1200 	.word	0x007a1200
 8002bcc:	00f42400 	.word	0x00f42400

08002bd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bd8:	2300      	movs	r3, #0
 8002bda:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002bdc:	2300      	movs	r3, #0
 8002bde:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f000 8098 	beq.w	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bf2:	4b43      	ldr	r3, [pc, #268]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d10d      	bne.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bfe:	4b40      	ldr	r3, [pc, #256]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c02:	4a3f      	ldr	r2, [pc, #252]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c08:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	60bb      	str	r3, [r7, #8]
 8002c14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c16:	2301      	movs	r3, #1
 8002c18:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c1a:	4b3a      	ldr	r3, [pc, #232]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a39      	ldr	r2, [pc, #228]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c24:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002c26:	f7fe fe11 	bl	800184c <HAL_GetTick>
 8002c2a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c2c:	e009      	b.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c2e:	f7fe fe0d 	bl	800184c <HAL_GetTick>
 8002c32:	4602      	mov	r2, r0
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	1ad3      	subs	r3, r2, r3
 8002c38:	2b02      	cmp	r3, #2
 8002c3a:	d902      	bls.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	74fb      	strb	r3, [r7, #19]
        break;
 8002c40:	e005      	b.n	8002c4e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002c42:	4b30      	ldr	r3, [pc, #192]	@ (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d0ef      	beq.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8002c4e:	7cfb      	ldrb	r3, [r7, #19]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d159      	bne.n	8002d08 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002c54:	4b2a      	ldr	r3, [pc, #168]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c5e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d01e      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	d019      	beq.n	8002ca4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002c70:	4b23      	ldr	r3, [pc, #140]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c7a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002c7c:	4b20      	ldr	r3, [pc, #128]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c82:	4a1f      	ldr	r2, [pc, #124]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002c8c:	4b1c      	ldr	r3, [pc, #112]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c92:	4a1b      	ldr	r2, [pc, #108]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c94:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c98:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002c9c:	4a18      	ldr	r2, [pc, #96]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002ca4:	697b      	ldr	r3, [r7, #20]
 8002ca6:	f003 0301 	and.w	r3, r3, #1
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d016      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cae:	f7fe fdcd 	bl	800184c <HAL_GetTick>
 8002cb2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cb4:	e00b      	b.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb6:	f7fe fdc9 	bl	800184c <HAL_GetTick>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	1ad3      	subs	r3, r2, r3
 8002cc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d902      	bls.n	8002cce <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002cc8:	2303      	movs	r3, #3
 8002cca:	74fb      	strb	r3, [r7, #19]
            break;
 8002ccc:	e006      	b.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cce:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d0ec      	beq.n	8002cb6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002cdc:	7cfb      	ldrb	r3, [r7, #19]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d10b      	bne.n	8002cfa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002ce2:	4b07      	ldr	r3, [pc, #28]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cf0:	4903      	ldr	r1, [pc, #12]	@ (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002cf8:	e008      	b.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002cfa:	7cfb      	ldrb	r3, [r7, #19]
 8002cfc:	74bb      	strb	r3, [r7, #18]
 8002cfe:	e005      	b.n	8002d0c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002d00:	40021000 	.word	0x40021000
 8002d04:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d08:	7cfb      	ldrb	r3, [r7, #19]
 8002d0a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d0c:	7c7b      	ldrb	r3, [r7, #17]
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d105      	bne.n	8002d1e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d12:	4ba6      	ldr	r3, [pc, #664]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d16:	4aa5      	ldr	r2, [pc, #660]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d1c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d00a      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d2a:	4ba0      	ldr	r3, [pc, #640]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d30:	f023 0203 	bic.w	r2, r3, #3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	499c      	ldr	r1, [pc, #624]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0302 	and.w	r3, r3, #2
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d00a      	beq.n	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d4c:	4b97      	ldr	r3, [pc, #604]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d52:	f023 020c 	bic.w	r2, r3, #12
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	4994      	ldr	r1, [pc, #592]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0304 	and.w	r3, r3, #4
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00a      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002d6e:	4b8f      	ldr	r3, [pc, #572]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d74:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	68db      	ldr	r3, [r3, #12]
 8002d7c:	498b      	ldr	r1, [pc, #556]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f003 0308 	and.w	r3, r3, #8
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d00a      	beq.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d90:	4b86      	ldr	r3, [pc, #536]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002d92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d96:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	4983      	ldr	r1, [pc, #524]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 0320 	and.w	r3, r3, #32
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00a      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002db2:	4b7e      	ldr	r3, [pc, #504]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002db4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002db8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	497a      	ldr	r1, [pc, #488]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dc2:	4313      	orrs	r3, r2
 8002dc4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d00a      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002dd4:	4b75      	ldr	r3, [pc, #468]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dda:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	699b      	ldr	r3, [r3, #24]
 8002de2:	4972      	ldr	r1, [pc, #456]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d00a      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002df6:	4b6d      	ldr	r3, [pc, #436]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002dfc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	69db      	ldr	r3, [r3, #28]
 8002e04:	4969      	ldr	r1, [pc, #420]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00a      	beq.n	8002e2e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e18:	4b64      	ldr	r3, [pc, #400]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a1b      	ldr	r3, [r3, #32]
 8002e26:	4961      	ldr	r1, [pc, #388]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e28:	4313      	orrs	r3, r2
 8002e2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d00a      	beq.n	8002e50 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e3a:	4b5c      	ldr	r3, [pc, #368]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e40:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	4958      	ldr	r1, [pc, #352]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d015      	beq.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002e5c:	4b53      	ldr	r3, [pc, #332]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e62:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e6a:	4950      	ldr	r1, [pc, #320]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e76:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002e7a:	d105      	bne.n	8002e88 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	4a4a      	ldr	r2, [pc, #296]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e82:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e86:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d015      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002e94:	4b45      	ldr	r3, [pc, #276]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e9a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ea2:	4942      	ldr	r1, [pc, #264]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002eb2:	d105      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eb4:	4b3d      	ldr	r3, [pc, #244]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	4a3c      	ldr	r2, [pc, #240]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ebe:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d015      	beq.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002ecc:	4b37      	ldr	r3, [pc, #220]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ed2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eda:	4934      	ldr	r1, [pc, #208]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002edc:	4313      	orrs	r3, r2
 8002ede:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002eea:	d105      	bne.n	8002ef8 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002eec:	4b2f      	ldr	r3, [pc, #188]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	4a2e      	ldr	r2, [pc, #184]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002ef2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ef6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d015      	beq.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002f04:	4b29      	ldr	r3, [pc, #164]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f0a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f12:	4926      	ldr	r1, [pc, #152]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f1e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f22:	d105      	bne.n	8002f30 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f24:	4b21      	ldr	r3, [pc, #132]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f26:	68db      	ldr	r3, [r3, #12]
 8002f28:	4a20      	ldr	r2, [pc, #128]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f2a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f2e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d015      	beq.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f4a:	4918      	ldr	r1, [pc, #96]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f56:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002f5a:	d105      	bne.n	8002f68 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002f5c:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	4a12      	ldr	r2, [pc, #72]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f66:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d015      	beq.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002f74:	4b0d      	ldr	r3, [pc, #52]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002f7a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f82:	490a      	ldr	r1, [pc, #40]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002f92:	d105      	bne.n	8002fa0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f96:	68db      	ldr	r3, [r3, #12]
 8002f98:	4a04      	ldr	r2, [pc, #16]	@ (8002fac <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002f9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f9e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002fa0:	7cbb      	ldrb	r3, [r7, #18]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3718      	adds	r7, #24
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40021000 	.word	0x40021000

08002fb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b082      	sub	sp, #8
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e049      	b.n	8003056 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d106      	bne.n	8002fdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002fd6:	6878      	ldr	r0, [r7, #4]
 8002fd8:	f7fe fa42 	bl	8001460 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	3304      	adds	r3, #4
 8002fec:	4619      	mov	r1, r3
 8002fee:	4610      	mov	r0, r2
 8002ff0:	f000 ff92 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2201      	movs	r2, #1
 8003000:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2201      	movs	r2, #1
 8003008:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2201      	movs	r2, #1
 8003010:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2201      	movs	r2, #1
 8003020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2201      	movs	r2, #1
 8003028:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2201      	movs	r2, #1
 8003038:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	2201      	movs	r2, #1
 8003040:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2201      	movs	r2, #1
 8003048:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2b00      	cmp	r3, #0
 800306a:	d101      	bne.n	8003070 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800306c:	2301      	movs	r3, #1
 800306e:	e049      	b.n	8003104 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003076:	b2db      	uxtb	r3, r3
 8003078:	2b00      	cmp	r3, #0
 800307a:	d106      	bne.n	800308a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2200      	movs	r2, #0
 8003080:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f7fe f9b7 	bl	80013f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2202      	movs	r2, #2
 800308e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681a      	ldr	r2, [r3, #0]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	3304      	adds	r3, #4
 800309a:	4619      	mov	r1, r3
 800309c:	4610      	mov	r0, r2
 800309e:	f000 ff3b 	bl	8003f18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	2201      	movs	r2, #1
 80030b6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2201      	movs	r2, #1
 80030c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2201      	movs	r2, #1
 80030de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	2201      	movs	r2, #1
 80030e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2201      	movs	r2, #1
 80030f6:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2201      	movs	r2, #1
 80030fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003102:	2300      	movs	r3, #0
}
 8003104:	4618      	mov	r0, r3
 8003106:	3708      	adds	r7, #8
 8003108:	46bd      	mov	sp, r7
 800310a:	bd80      	pop	{r7, pc}

0800310c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d109      	bne.n	8003130 <HAL_TIM_PWM_Start+0x24>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003122:	b2db      	uxtb	r3, r3
 8003124:	2b01      	cmp	r3, #1
 8003126:	bf14      	ite	ne
 8003128:	2301      	movne	r3, #1
 800312a:	2300      	moveq	r3, #0
 800312c:	b2db      	uxtb	r3, r3
 800312e:	e03c      	b.n	80031aa <HAL_TIM_PWM_Start+0x9e>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b04      	cmp	r3, #4
 8003134:	d109      	bne.n	800314a <HAL_TIM_PWM_Start+0x3e>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b01      	cmp	r3, #1
 8003140:	bf14      	ite	ne
 8003142:	2301      	movne	r3, #1
 8003144:	2300      	moveq	r3, #0
 8003146:	b2db      	uxtb	r3, r3
 8003148:	e02f      	b.n	80031aa <HAL_TIM_PWM_Start+0x9e>
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	2b08      	cmp	r3, #8
 800314e:	d109      	bne.n	8003164 <HAL_TIM_PWM_Start+0x58>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b01      	cmp	r3, #1
 800315a:	bf14      	ite	ne
 800315c:	2301      	movne	r3, #1
 800315e:	2300      	moveq	r3, #0
 8003160:	b2db      	uxtb	r3, r3
 8003162:	e022      	b.n	80031aa <HAL_TIM_PWM_Start+0x9e>
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	2b0c      	cmp	r3, #12
 8003168:	d109      	bne.n	800317e <HAL_TIM_PWM_Start+0x72>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003170:	b2db      	uxtb	r3, r3
 8003172:	2b01      	cmp	r3, #1
 8003174:	bf14      	ite	ne
 8003176:	2301      	movne	r3, #1
 8003178:	2300      	moveq	r3, #0
 800317a:	b2db      	uxtb	r3, r3
 800317c:	e015      	b.n	80031aa <HAL_TIM_PWM_Start+0x9e>
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	2b10      	cmp	r3, #16
 8003182:	d109      	bne.n	8003198 <HAL_TIM_PWM_Start+0x8c>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800318a:	b2db      	uxtb	r3, r3
 800318c:	2b01      	cmp	r3, #1
 800318e:	bf14      	ite	ne
 8003190:	2301      	movne	r3, #1
 8003192:	2300      	moveq	r3, #0
 8003194:	b2db      	uxtb	r3, r3
 8003196:	e008      	b.n	80031aa <HAL_TIM_PWM_Start+0x9e>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800319e:	b2db      	uxtb	r3, r3
 80031a0:	2b01      	cmp	r3, #1
 80031a2:	bf14      	ite	ne
 80031a4:	2301      	movne	r3, #1
 80031a6:	2300      	moveq	r3, #0
 80031a8:	b2db      	uxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e097      	b.n	80032e2 <HAL_TIM_PWM_Start+0x1d6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d104      	bne.n	80031c2 <HAL_TIM_PWM_Start+0xb6>
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031c0:	e023      	b.n	800320a <HAL_TIM_PWM_Start+0xfe>
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d104      	bne.n	80031d2 <HAL_TIM_PWM_Start+0xc6>
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2202      	movs	r2, #2
 80031cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80031d0:	e01b      	b.n	800320a <HAL_TIM_PWM_Start+0xfe>
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	2b08      	cmp	r3, #8
 80031d6:	d104      	bne.n	80031e2 <HAL_TIM_PWM_Start+0xd6>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80031e0:	e013      	b.n	800320a <HAL_TIM_PWM_Start+0xfe>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	2b0c      	cmp	r3, #12
 80031e6:	d104      	bne.n	80031f2 <HAL_TIM_PWM_Start+0xe6>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2202      	movs	r2, #2
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80031f0:	e00b      	b.n	800320a <HAL_TIM_PWM_Start+0xfe>
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	2b10      	cmp	r3, #16
 80031f6:	d104      	bne.n	8003202 <HAL_TIM_PWM_Start+0xf6>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2202      	movs	r2, #2
 80031fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003200:	e003      	b.n	800320a <HAL_TIM_PWM_Start+0xfe>
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2202      	movs	r2, #2
 8003206:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2201      	movs	r2, #1
 8003210:	6839      	ldr	r1, [r7, #0]
 8003212:	4618      	mov	r0, r3
 8003214:	f001 faae 	bl	8004774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	4a33      	ldr	r2, [pc, #204]	@ (80032ec <HAL_TIM_PWM_Start+0x1e0>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d013      	beq.n	800324a <HAL_TIM_PWM_Start+0x13e>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a32      	ldr	r2, [pc, #200]	@ (80032f0 <HAL_TIM_PWM_Start+0x1e4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	d00e      	beq.n	800324a <HAL_TIM_PWM_Start+0x13e>
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a30      	ldr	r2, [pc, #192]	@ (80032f4 <HAL_TIM_PWM_Start+0x1e8>)
 8003232:	4293      	cmp	r3, r2
 8003234:	d009      	beq.n	800324a <HAL_TIM_PWM_Start+0x13e>
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a2f      	ldr	r2, [pc, #188]	@ (80032f8 <HAL_TIM_PWM_Start+0x1ec>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d004      	beq.n	800324a <HAL_TIM_PWM_Start+0x13e>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a2d      	ldr	r2, [pc, #180]	@ (80032fc <HAL_TIM_PWM_Start+0x1f0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d101      	bne.n	800324e <HAL_TIM_PWM_Start+0x142>
 800324a:	2301      	movs	r3, #1
 800324c:	e000      	b.n	8003250 <HAL_TIM_PWM_Start+0x144>
 800324e:	2300      	movs	r3, #0
 8003250:	2b00      	cmp	r3, #0
 8003252:	d007      	beq.n	8003264 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003262:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a20      	ldr	r2, [pc, #128]	@ (80032ec <HAL_TIM_PWM_Start+0x1e0>)
 800326a:	4293      	cmp	r3, r2
 800326c:	d018      	beq.n	80032a0 <HAL_TIM_PWM_Start+0x194>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003276:	d013      	beq.n	80032a0 <HAL_TIM_PWM_Start+0x194>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	4a20      	ldr	r2, [pc, #128]	@ (8003300 <HAL_TIM_PWM_Start+0x1f4>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00e      	beq.n	80032a0 <HAL_TIM_PWM_Start+0x194>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	4a1f      	ldr	r2, [pc, #124]	@ (8003304 <HAL_TIM_PWM_Start+0x1f8>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d009      	beq.n	80032a0 <HAL_TIM_PWM_Start+0x194>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	4a17      	ldr	r2, [pc, #92]	@ (80032f0 <HAL_TIM_PWM_Start+0x1e4>)
 8003292:	4293      	cmp	r3, r2
 8003294:	d004      	beq.n	80032a0 <HAL_TIM_PWM_Start+0x194>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a16      	ldr	r2, [pc, #88]	@ (80032f4 <HAL_TIM_PWM_Start+0x1e8>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d115      	bne.n	80032cc <HAL_TIM_PWM_Start+0x1c0>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	689a      	ldr	r2, [r3, #8]
 80032a6:	4b18      	ldr	r3, [pc, #96]	@ (8003308 <HAL_TIM_PWM_Start+0x1fc>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	2b06      	cmp	r3, #6
 80032b0:	d015      	beq.n	80032de <HAL_TIM_PWM_Start+0x1d2>
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032b8:	d011      	beq.n	80032de <HAL_TIM_PWM_Start+0x1d2>
    {
      __HAL_TIM_ENABLE(htim);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	681a      	ldr	r2, [r3, #0]
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f042 0201 	orr.w	r2, r2, #1
 80032c8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032ca:	e008      	b.n	80032de <HAL_TIM_PWM_Start+0x1d2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	f042 0201 	orr.w	r2, r2, #1
 80032da:	601a      	str	r2, [r3, #0]
 80032dc:	e000      	b.n	80032e0 <HAL_TIM_PWM_Start+0x1d4>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032de:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3710      	adds	r7, #16
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	bf00      	nop
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	40013400 	.word	0x40013400
 80032f4:	40014000 	.word	0x40014000
 80032f8:	40014400 	.word	0x40014400
 80032fc:	40014800 	.word	0x40014800
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800
 8003308:	00010007 	.word	0x00010007

0800330c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
 8003314:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003316:	2300      	movs	r3, #0
 8003318:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800331a:	683b      	ldr	r3, [r7, #0]
 800331c:	2b00      	cmp	r3, #0
 800331e:	d109      	bne.n	8003334 <HAL_TIM_PWM_Start_IT+0x28>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003326:	b2db      	uxtb	r3, r3
 8003328:	2b01      	cmp	r3, #1
 800332a:	bf14      	ite	ne
 800332c:	2301      	movne	r3, #1
 800332e:	2300      	moveq	r3, #0
 8003330:	b2db      	uxtb	r3, r3
 8003332:	e03c      	b.n	80033ae <HAL_TIM_PWM_Start_IT+0xa2>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	2b04      	cmp	r3, #4
 8003338:	d109      	bne.n	800334e <HAL_TIM_PWM_Start_IT+0x42>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b01      	cmp	r3, #1
 8003344:	bf14      	ite	ne
 8003346:	2301      	movne	r3, #1
 8003348:	2300      	moveq	r3, #0
 800334a:	b2db      	uxtb	r3, r3
 800334c:	e02f      	b.n	80033ae <HAL_TIM_PWM_Start_IT+0xa2>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	2b08      	cmp	r3, #8
 8003352:	d109      	bne.n	8003368 <HAL_TIM_PWM_Start_IT+0x5c>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800335a:	b2db      	uxtb	r3, r3
 800335c:	2b01      	cmp	r3, #1
 800335e:	bf14      	ite	ne
 8003360:	2301      	movne	r3, #1
 8003362:	2300      	moveq	r3, #0
 8003364:	b2db      	uxtb	r3, r3
 8003366:	e022      	b.n	80033ae <HAL_TIM_PWM_Start_IT+0xa2>
 8003368:	683b      	ldr	r3, [r7, #0]
 800336a:	2b0c      	cmp	r3, #12
 800336c:	d109      	bne.n	8003382 <HAL_TIM_PWM_Start_IT+0x76>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	bf14      	ite	ne
 800337a:	2301      	movne	r3, #1
 800337c:	2300      	moveq	r3, #0
 800337e:	b2db      	uxtb	r3, r3
 8003380:	e015      	b.n	80033ae <HAL_TIM_PWM_Start_IT+0xa2>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b10      	cmp	r3, #16
 8003386:	d109      	bne.n	800339c <HAL_TIM_PWM_Start_IT+0x90>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800338e:	b2db      	uxtb	r3, r3
 8003390:	2b01      	cmp	r3, #1
 8003392:	bf14      	ite	ne
 8003394:	2301      	movne	r3, #1
 8003396:	2300      	moveq	r3, #0
 8003398:	b2db      	uxtb	r3, r3
 800339a:	e008      	b.n	80033ae <HAL_TIM_PWM_Start_IT+0xa2>
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80033a2:	b2db      	uxtb	r3, r3
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	bf14      	ite	ne
 80033a8:	2301      	movne	r3, #1
 80033aa:	2300      	moveq	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d001      	beq.n	80033b6 <HAL_TIM_PWM_Start_IT+0xaa>
  {
    return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e0e2      	b.n	800357c <HAL_TIM_PWM_Start_IT+0x270>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d104      	bne.n	80033c6 <HAL_TIM_PWM_Start_IT+0xba>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2202      	movs	r2, #2
 80033c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80033c4:	e023      	b.n	800340e <HAL_TIM_PWM_Start_IT+0x102>
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	2b04      	cmp	r3, #4
 80033ca:	d104      	bne.n	80033d6 <HAL_TIM_PWM_Start_IT+0xca>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2202      	movs	r2, #2
 80033d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80033d4:	e01b      	b.n	800340e <HAL_TIM_PWM_Start_IT+0x102>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	2b08      	cmp	r3, #8
 80033da:	d104      	bne.n	80033e6 <HAL_TIM_PWM_Start_IT+0xda>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2202      	movs	r2, #2
 80033e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80033e4:	e013      	b.n	800340e <HAL_TIM_PWM_Start_IT+0x102>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	2b0c      	cmp	r3, #12
 80033ea:	d104      	bne.n	80033f6 <HAL_TIM_PWM_Start_IT+0xea>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2202      	movs	r2, #2
 80033f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80033f4:	e00b      	b.n	800340e <HAL_TIM_PWM_Start_IT+0x102>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	2b10      	cmp	r3, #16
 80033fa:	d104      	bne.n	8003406 <HAL_TIM_PWM_Start_IT+0xfa>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2202      	movs	r2, #2
 8003400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003404:	e003      	b.n	800340e <HAL_TIM_PWM_Start_IT+0x102>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2202      	movs	r2, #2
 800340a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  switch (Channel)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	2b0c      	cmp	r3, #12
 8003412:	d841      	bhi.n	8003498 <HAL_TIM_PWM_Start_IT+0x18c>
 8003414:	a201      	add	r2, pc, #4	@ (adr r2, 800341c <HAL_TIM_PWM_Start_IT+0x110>)
 8003416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800341a:	bf00      	nop
 800341c:	08003451 	.word	0x08003451
 8003420:	08003499 	.word	0x08003499
 8003424:	08003499 	.word	0x08003499
 8003428:	08003499 	.word	0x08003499
 800342c:	08003463 	.word	0x08003463
 8003430:	08003499 	.word	0x08003499
 8003434:	08003499 	.word	0x08003499
 8003438:	08003499 	.word	0x08003499
 800343c:	08003475 	.word	0x08003475
 8003440:	08003499 	.word	0x08003499
 8003444:	08003499 	.word	0x08003499
 8003448:	08003499 	.word	0x08003499
 800344c:	08003487 	.word	0x08003487
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68da      	ldr	r2, [r3, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f042 0202 	orr.w	r2, r2, #2
 800345e:	60da      	str	r2, [r3, #12]
      break;
 8003460:	e01d      	b.n	800349e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68da      	ldr	r2, [r3, #12]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f042 0204 	orr.w	r2, r2, #4
 8003470:	60da      	str	r2, [r3, #12]
      break;
 8003472:	e014      	b.n	800349e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f042 0208 	orr.w	r2, r2, #8
 8003482:	60da      	str	r2, [r3, #12]
      break;
 8003484:	e00b      	b.n	800349e <HAL_TIM_PWM_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	68da      	ldr	r2, [r3, #12]
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f042 0210 	orr.w	r2, r2, #16
 8003494:	60da      	str	r2, [r3, #12]
      break;
 8003496:	e002      	b.n	800349e <HAL_TIM_PWM_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	73fb      	strb	r3, [r7, #15]
      break;
 800349c:	bf00      	nop
  }

  if (status == HAL_OK)
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d16a      	bne.n	800357a <HAL_TIM_PWM_Start_IT+0x26e>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	2201      	movs	r2, #1
 80034aa:	6839      	ldr	r1, [r7, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f001 f961 	bl	8004774 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a33      	ldr	r2, [pc, #204]	@ (8003584 <HAL_TIM_PWM_Start_IT+0x278>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d013      	beq.n	80034e4 <HAL_TIM_PWM_Start_IT+0x1d8>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a31      	ldr	r2, [pc, #196]	@ (8003588 <HAL_TIM_PWM_Start_IT+0x27c>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d00e      	beq.n	80034e4 <HAL_TIM_PWM_Start_IT+0x1d8>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a30      	ldr	r2, [pc, #192]	@ (800358c <HAL_TIM_PWM_Start_IT+0x280>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d009      	beq.n	80034e4 <HAL_TIM_PWM_Start_IT+0x1d8>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a2e      	ldr	r2, [pc, #184]	@ (8003590 <HAL_TIM_PWM_Start_IT+0x284>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d004      	beq.n	80034e4 <HAL_TIM_PWM_Start_IT+0x1d8>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a2d      	ldr	r2, [pc, #180]	@ (8003594 <HAL_TIM_PWM_Start_IT+0x288>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d101      	bne.n	80034e8 <HAL_TIM_PWM_Start_IT+0x1dc>
 80034e4:	2301      	movs	r3, #1
 80034e6:	e000      	b.n	80034ea <HAL_TIM_PWM_Start_IT+0x1de>
 80034e8:	2300      	movs	r3, #0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d007      	beq.n	80034fe <HAL_TIM_PWM_Start_IT+0x1f2>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80034fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a20      	ldr	r2, [pc, #128]	@ (8003584 <HAL_TIM_PWM_Start_IT+0x278>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d018      	beq.n	800353a <HAL_TIM_PWM_Start_IT+0x22e>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003510:	d013      	beq.n	800353a <HAL_TIM_PWM_Start_IT+0x22e>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	4a20      	ldr	r2, [pc, #128]	@ (8003598 <HAL_TIM_PWM_Start_IT+0x28c>)
 8003518:	4293      	cmp	r3, r2
 800351a:	d00e      	beq.n	800353a <HAL_TIM_PWM_Start_IT+0x22e>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a1e      	ldr	r2, [pc, #120]	@ (800359c <HAL_TIM_PWM_Start_IT+0x290>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d009      	beq.n	800353a <HAL_TIM_PWM_Start_IT+0x22e>
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	4a17      	ldr	r2, [pc, #92]	@ (8003588 <HAL_TIM_PWM_Start_IT+0x27c>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d004      	beq.n	800353a <HAL_TIM_PWM_Start_IT+0x22e>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a15      	ldr	r2, [pc, #84]	@ (800358c <HAL_TIM_PWM_Start_IT+0x280>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d115      	bne.n	8003566 <HAL_TIM_PWM_Start_IT+0x25a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	4b17      	ldr	r3, [pc, #92]	@ (80035a0 <HAL_TIM_PWM_Start_IT+0x294>)
 8003542:	4013      	ands	r3, r2
 8003544:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	2b06      	cmp	r3, #6
 800354a:	d015      	beq.n	8003578 <HAL_TIM_PWM_Start_IT+0x26c>
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003552:	d011      	beq.n	8003578 <HAL_TIM_PWM_Start_IT+0x26c>
      {
        __HAL_TIM_ENABLE(htim);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	681a      	ldr	r2, [r3, #0]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f042 0201 	orr.w	r2, r2, #1
 8003562:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003564:	e008      	b.n	8003578 <HAL_TIM_PWM_Start_IT+0x26c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	681a      	ldr	r2, [r3, #0]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f042 0201 	orr.w	r2, r2, #1
 8003574:	601a      	str	r2, [r3, #0]
 8003576:	e000      	b.n	800357a <HAL_TIM_PWM_Start_IT+0x26e>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003578:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800357a:	7bfb      	ldrb	r3, [r7, #15]
}
 800357c:	4618      	mov	r0, r3
 800357e:	3710      	adds	r7, #16
 8003580:	46bd      	mov	sp, r7
 8003582:	bd80      	pop	{r7, pc}
 8003584:	40012c00 	.word	0x40012c00
 8003588:	40013400 	.word	0x40013400
 800358c:	40014000 	.word	0x40014000
 8003590:	40014400 	.word	0x40014400
 8003594:	40014800 	.word	0x40014800
 8003598:	40000400 	.word	0x40000400
 800359c:	40000800 	.word	0x40000800
 80035a0:	00010007 	.word	0x00010007

080035a4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b086      	sub	sp, #24
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e097      	b.n	80036e8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d106      	bne.n	80035d2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f7fd ff6b 	bl	80014a8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2202      	movs	r2, #2
 80035d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	687a      	ldr	r2, [r7, #4]
 80035e2:	6812      	ldr	r2, [r2, #0]
 80035e4:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80035e8:	f023 0307 	bic.w	r3, r3, #7
 80035ec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	3304      	adds	r3, #4
 80035f6:	4619      	mov	r1, r3
 80035f8:	4610      	mov	r0, r2
 80035fa:	f000 fc8d 	bl	8003f18 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	699b      	ldr	r3, [r3, #24]
 800360c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6a1b      	ldr	r3, [r3, #32]
 8003614:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	4313      	orrs	r3, r2
 800361e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003626:	f023 0303 	bic.w	r3, r3, #3
 800362a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	689a      	ldr	r2, [r3, #8]
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	021b      	lsls	r3, r3, #8
 8003636:	4313      	orrs	r3, r2
 8003638:	693a      	ldr	r2, [r7, #16]
 800363a:	4313      	orrs	r3, r2
 800363c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003644:	f023 030c 	bic.w	r3, r3, #12
 8003648:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003650:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003654:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	68da      	ldr	r2, [r3, #12]
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	021b      	lsls	r3, r3, #8
 8003660:	4313      	orrs	r3, r2
 8003662:	693a      	ldr	r2, [r7, #16]
 8003664:	4313      	orrs	r3, r2
 8003666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	011a      	lsls	r2, r3, #4
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	6a1b      	ldr	r3, [r3, #32]
 8003672:	031b      	lsls	r3, r3, #12
 8003674:	4313      	orrs	r3, r2
 8003676:	693a      	ldr	r2, [r7, #16]
 8003678:	4313      	orrs	r3, r2
 800367a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003682:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800368a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800368c:	683b      	ldr	r3, [r7, #0]
 800368e:	685a      	ldr	r2, [r3, #4]
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	011b      	lsls	r3, r3, #4
 8003696:	4313      	orrs	r3, r2
 8003698:	68fa      	ldr	r2, [r7, #12]
 800369a:	4313      	orrs	r3, r2
 800369c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	697a      	ldr	r2, [r7, #20]
 80036a4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	68fa      	ldr	r2, [r7, #12]
 80036b4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2201      	movs	r2, #1
 80036ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2201      	movs	r2, #1
 80036ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2201      	movs	r2, #1
 80036da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	2201      	movs	r2, #1
 80036e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}

080036f0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b084      	sub	sp, #16
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
 80036f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003700:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003708:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003710:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003718:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d110      	bne.n	8003742 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003720:	7bfb      	ldrb	r3, [r7, #15]
 8003722:	2b01      	cmp	r3, #1
 8003724:	d102      	bne.n	800372c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003726:	7b7b      	ldrb	r3, [r7, #13]
 8003728:	2b01      	cmp	r3, #1
 800372a:	d001      	beq.n	8003730 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e069      	b.n	8003804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003740:	e031      	b.n	80037a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	2b04      	cmp	r3, #4
 8003746:	d110      	bne.n	800376a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003748:	7bbb      	ldrb	r3, [r7, #14]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d102      	bne.n	8003754 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800374e:	7b3b      	ldrb	r3, [r7, #12]
 8003750:	2b01      	cmp	r3, #1
 8003752:	d001      	beq.n	8003758 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e055      	b.n	8003804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2202      	movs	r2, #2
 800375c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2202      	movs	r2, #2
 8003764:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003768:	e01d      	b.n	80037a6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	2b01      	cmp	r3, #1
 800376e:	d108      	bne.n	8003782 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003770:	7bbb      	ldrb	r3, [r7, #14]
 8003772:	2b01      	cmp	r3, #1
 8003774:	d105      	bne.n	8003782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003776:	7b7b      	ldrb	r3, [r7, #13]
 8003778:	2b01      	cmp	r3, #1
 800377a:	d102      	bne.n	8003782 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800377c:	7b3b      	ldrb	r3, [r7, #12]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d001      	beq.n	8003786 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e03e      	b.n	8003804 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2202      	movs	r2, #2
 800378a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2202      	movs	r2, #2
 8003792:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2202      	movs	r2, #2
 800379a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2202      	movs	r2, #2
 80037a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d003      	beq.n	80037b4 <HAL_TIM_Encoder_Start+0xc4>
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	2b04      	cmp	r3, #4
 80037b0:	d008      	beq.n	80037c4 <HAL_TIM_Encoder_Start+0xd4>
 80037b2:	e00f      	b.n	80037d4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	2201      	movs	r2, #1
 80037ba:	2100      	movs	r1, #0
 80037bc:	4618      	mov	r0, r3
 80037be:	f000 ffd9 	bl	8004774 <TIM_CCxChannelCmd>
      break;
 80037c2:	e016      	b.n	80037f2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	2201      	movs	r2, #1
 80037ca:	2104      	movs	r1, #4
 80037cc:	4618      	mov	r0, r3
 80037ce:	f000 ffd1 	bl	8004774 <TIM_CCxChannelCmd>
      break;
 80037d2:	e00e      	b.n	80037f2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2201      	movs	r2, #1
 80037da:	2100      	movs	r1, #0
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 ffc9 	bl	8004774 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2201      	movs	r2, #1
 80037e8:	2104      	movs	r1, #4
 80037ea:	4618      	mov	r0, r3
 80037ec:	f000 ffc2 	bl	8004774 <TIM_CCxChannelCmd>
      break;
 80037f0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f042 0201 	orr.w	r2, r2, #1
 8003800:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003802:	2300      	movs	r3, #0
}
 8003804:	4618      	mov	r0, r3
 8003806:	3710      	adds	r7, #16
 8003808:	46bd      	mov	sp, r7
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f003 0302 	and.w	r3, r3, #2
 800382a:	2b00      	cmp	r3, #0
 800382c:	d020      	beq.n	8003870 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b00      	cmp	r3, #0
 8003836:	d01b      	beq.n	8003870 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f06f 0202 	mvn.w	r2, #2
 8003840:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 fb40 	bl	8003edc <HAL_TIM_IC_CaptureCallback>
 800385c:	e005      	b.n	800386a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 fb32 	bl	8003ec8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 fb43 	bl	8003ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003870:	68bb      	ldr	r3, [r7, #8]
 8003872:	f003 0304 	and.w	r3, r3, #4
 8003876:	2b00      	cmp	r3, #0
 8003878:	d020      	beq.n	80038bc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f003 0304 	and.w	r3, r3, #4
 8003880:	2b00      	cmp	r3, #0
 8003882:	d01b      	beq.n	80038bc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f06f 0204 	mvn.w	r2, #4
 800388c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2202      	movs	r2, #2
 8003892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	699b      	ldr	r3, [r3, #24]
 800389a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d003      	beq.n	80038aa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038a2:	6878      	ldr	r0, [r7, #4]
 80038a4:	f000 fb1a 	bl	8003edc <HAL_TIM_IC_CaptureCallback>
 80038a8:	e005      	b.n	80038b6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 fb0c 	bl	8003ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	f000 fb1d 	bl	8003ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2200      	movs	r2, #0
 80038ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	f003 0308 	and.w	r3, r3, #8
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d020      	beq.n	8003908 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f003 0308 	and.w	r3, r3, #8
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d01b      	beq.n	8003908 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f06f 0208 	mvn.w	r2, #8
 80038d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2204      	movs	r2, #4
 80038de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	69db      	ldr	r3, [r3, #28]
 80038e6:	f003 0303 	and.w	r3, r3, #3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d003      	beq.n	80038f6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038ee:	6878      	ldr	r0, [r7, #4]
 80038f0:	f000 faf4 	bl	8003edc <HAL_TIM_IC_CaptureCallback>
 80038f4:	e005      	b.n	8003902 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f000 fae6 	bl	8003ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038fc:	6878      	ldr	r0, [r7, #4]
 80038fe:	f000 faf7 	bl	8003ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003908:	68bb      	ldr	r3, [r7, #8]
 800390a:	f003 0310 	and.w	r3, r3, #16
 800390e:	2b00      	cmp	r3, #0
 8003910:	d020      	beq.n	8003954 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	f003 0310 	and.w	r3, r3, #16
 8003918:	2b00      	cmp	r3, #0
 800391a:	d01b      	beq.n	8003954 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f06f 0210 	mvn.w	r2, #16
 8003924:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2208      	movs	r2, #8
 800392a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 face 	bl	8003edc <HAL_TIM_IC_CaptureCallback>
 8003940:	e005      	b.n	800394e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 fac0 	bl	8003ec8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003948:	6878      	ldr	r0, [r7, #4]
 800394a:	f000 fad1 	bl	8003ef0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	f003 0301 	and.w	r3, r3, #1
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00c      	beq.n	8003978 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f003 0301 	and.w	r3, r3, #1
 8003964:	2b00      	cmp	r3, #0
 8003966:	d007      	beq.n	8003978 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f06f 0201 	mvn.w	r2, #1
 8003970:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7fd fab2 	bl	8000edc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003978:	68bb      	ldr	r3, [r7, #8]
 800397a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800397e:	2b00      	cmp	r3, #0
 8003980:	d104      	bne.n	800398c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00c      	beq.n	80039a6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003992:	2b00      	cmp	r3, #0
 8003994:	d007      	beq.n	80039a6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800399e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f001 f825 	bl	80049f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80039a6:	68bb      	ldr	r3, [r7, #8]
 80039a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00c      	beq.n	80039ca <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d007      	beq.n	80039ca <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80039c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f001 f81d 	bl	8004a04 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00c      	beq.n	80039ee <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d007      	beq.n	80039ee <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 fa8b 	bl	8003f04 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80039ee:	68bb      	ldr	r3, [r7, #8]
 80039f0:	f003 0320 	and.w	r3, r3, #32
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00c      	beq.n	8003a12 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f003 0320 	and.w	r3, r3, #32
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f06f 0220 	mvn.w	r2, #32
 8003a0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 ffe5 	bl	80049dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00c      	beq.n	8003a36 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d007      	beq.n	8003a36 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8003a2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f000 fff1 	bl	8004a18 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d00c      	beq.n	8003a5a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d007      	beq.n	8003a5a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8003a52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 ffe9 	bl	8004a2c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00c      	beq.n	8003a7e <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d007      	beq.n	8003a7e <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8003a76:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8003a78:	6878      	ldr	r0, [r7, #4]
 8003a7a:	f000 ffe1 	bl	8004a40 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8003a7e:	68bb      	ldr	r3, [r7, #8]
 8003a80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00c      	beq.n	8003aa2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d007      	beq.n	8003aa2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003a9a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f000 ffd9 	bl	8004a54 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003aa2:	bf00      	nop
 8003aa4:	3710      	adds	r7, #16
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d101      	bne.n	8003aca <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	e0ff      	b.n	8003cca <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	2b14      	cmp	r3, #20
 8003ad6:	f200 80f0 	bhi.w	8003cba <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003ada:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003adc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae0:	08003b35 	.word	0x08003b35
 8003ae4:	08003cbb 	.word	0x08003cbb
 8003ae8:	08003cbb 	.word	0x08003cbb
 8003aec:	08003cbb 	.word	0x08003cbb
 8003af0:	08003b75 	.word	0x08003b75
 8003af4:	08003cbb 	.word	0x08003cbb
 8003af8:	08003cbb 	.word	0x08003cbb
 8003afc:	08003cbb 	.word	0x08003cbb
 8003b00:	08003bb7 	.word	0x08003bb7
 8003b04:	08003cbb 	.word	0x08003cbb
 8003b08:	08003cbb 	.word	0x08003cbb
 8003b0c:	08003cbb 	.word	0x08003cbb
 8003b10:	08003bf7 	.word	0x08003bf7
 8003b14:	08003cbb 	.word	0x08003cbb
 8003b18:	08003cbb 	.word	0x08003cbb
 8003b1c:	08003cbb 	.word	0x08003cbb
 8003b20:	08003c39 	.word	0x08003c39
 8003b24:	08003cbb 	.word	0x08003cbb
 8003b28:	08003cbb 	.word	0x08003cbb
 8003b2c:	08003cbb 	.word	0x08003cbb
 8003b30:	08003c79 	.word	0x08003c79
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68b9      	ldr	r1, [r7, #8]
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	f000 fa88 	bl	8004050 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	699a      	ldr	r2, [r3, #24]
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	f042 0208 	orr.w	r2, r2, #8
 8003b4e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	699a      	ldr	r2, [r3, #24]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f022 0204 	bic.w	r2, r2, #4
 8003b5e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	6999      	ldr	r1, [r3, #24]
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	691a      	ldr	r2, [r3, #16]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	430a      	orrs	r2, r1
 8003b70:	619a      	str	r2, [r3, #24]
      break;
 8003b72:	e0a5      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68b9      	ldr	r1, [r7, #8]
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 faf8 	bl	8004170 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	699a      	ldr	r2, [r3, #24]
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	6999      	ldr	r1, [r3, #24]
 8003ba6:	68bb      	ldr	r3, [r7, #8]
 8003ba8:	691b      	ldr	r3, [r3, #16]
 8003baa:	021a      	lsls	r2, r3, #8
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	430a      	orrs	r2, r1
 8003bb2:	619a      	str	r2, [r3, #24]
      break;
 8003bb4:	e084      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	68b9      	ldr	r1, [r7, #8]
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	f000 fb61 	bl	8004284 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0208 	orr.w	r2, r2, #8
 8003bd0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	69da      	ldr	r2, [r3, #28]
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f022 0204 	bic.w	r2, r2, #4
 8003be0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	69d9      	ldr	r1, [r3, #28]
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	430a      	orrs	r2, r1
 8003bf2:	61da      	str	r2, [r3, #28]
      break;
 8003bf4:	e064      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	f000 fbc9 	bl	8004394 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	69da      	ldr	r2, [r3, #28]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	69da      	ldr	r2, [r3, #28]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	69d9      	ldr	r1, [r3, #28]
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	691b      	ldr	r3, [r3, #16]
 8003c2c:	021a      	lsls	r2, r3, #8
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	430a      	orrs	r2, r1
 8003c34:	61da      	str	r2, [r3, #28]
      break;
 8003c36:	e043      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	68b9      	ldr	r1, [r7, #8]
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 fc32 	bl	80044a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f042 0208 	orr.w	r2, r2, #8
 8003c52:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f022 0204 	bic.w	r2, r2, #4
 8003c62:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	691a      	ldr	r2, [r3, #16]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	430a      	orrs	r2, r1
 8003c74:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003c76:	e023      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	68b9      	ldr	r1, [r7, #8]
 8003c7e:	4618      	mov	r0, r3
 8003c80:	f000 fc76 	bl	8004570 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c92:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ca2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	691b      	ldr	r3, [r3, #16]
 8003cae:	021a      	lsls	r2, r3, #8
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	430a      	orrs	r2, r1
 8003cb6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8003cb8:	e002      	b.n	8003cc0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	75fb      	strb	r3, [r7, #23]
      break;
 8003cbe:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003cc8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3718      	adds	r7, #24
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop

08003cd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b084      	sub	sp, #16
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
 8003cdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003cde:	2300      	movs	r3, #0
 8003ce0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d101      	bne.n	8003cf0 <HAL_TIM_ConfigClockSource+0x1c>
 8003cec:	2302      	movs	r3, #2
 8003cee:	e0de      	b.n	8003eae <HAL_TIM_ConfigClockSource+0x1da>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2201      	movs	r2, #1
 8003cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8003d0e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d12:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d1a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a63      	ldr	r2, [pc, #396]	@ (8003eb8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	f000 80a9 	beq.w	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003d30:	4a61      	ldr	r2, [pc, #388]	@ (8003eb8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	f200 80ae 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d38:	4a60      	ldr	r2, [pc, #384]	@ (8003ebc <HAL_TIM_ConfigClockSource+0x1e8>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	f000 80a1 	beq.w	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003d40:	4a5e      	ldr	r2, [pc, #376]	@ (8003ebc <HAL_TIM_ConfigClockSource+0x1e8>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	f200 80a6 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d48:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	f000 8099 	beq.w	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003d50:	4a5b      	ldr	r2, [pc, #364]	@ (8003ec0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	f200 809e 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d58:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	f000 8091 	beq.w	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003d60:	4a58      	ldr	r2, [pc, #352]	@ (8003ec4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	f200 8096 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d68:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003d6c:	f000 8089 	beq.w	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003d70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8003d74:	f200 808e 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d7c:	d03e      	beq.n	8003dfc <HAL_TIM_ConfigClockSource+0x128>
 8003d7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d82:	f200 8087 	bhi.w	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d8a:	f000 8086 	beq.w	8003e9a <HAL_TIM_ConfigClockSource+0x1c6>
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d92:	d87f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d94:	2b70      	cmp	r3, #112	@ 0x70
 8003d96:	d01a      	beq.n	8003dce <HAL_TIM_ConfigClockSource+0xfa>
 8003d98:	2b70      	cmp	r3, #112	@ 0x70
 8003d9a:	d87b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003d9c:	2b60      	cmp	r3, #96	@ 0x60
 8003d9e:	d050      	beq.n	8003e42 <HAL_TIM_ConfigClockSource+0x16e>
 8003da0:	2b60      	cmp	r3, #96	@ 0x60
 8003da2:	d877      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003da4:	2b50      	cmp	r3, #80	@ 0x50
 8003da6:	d03c      	beq.n	8003e22 <HAL_TIM_ConfigClockSource+0x14e>
 8003da8:	2b50      	cmp	r3, #80	@ 0x50
 8003daa:	d873      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003dac:	2b40      	cmp	r3, #64	@ 0x40
 8003dae:	d058      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0x18e>
 8003db0:	2b40      	cmp	r3, #64	@ 0x40
 8003db2:	d86f      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003db4:	2b30      	cmp	r3, #48	@ 0x30
 8003db6:	d064      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003db8:	2b30      	cmp	r3, #48	@ 0x30
 8003dba:	d86b      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003dbc:	2b20      	cmp	r3, #32
 8003dbe:	d060      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003dc0:	2b20      	cmp	r3, #32
 8003dc2:	d867      	bhi.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d05c      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003dc8:	2b10      	cmp	r3, #16
 8003dca:	d05a      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x1ae>
 8003dcc:	e062      	b.n	8003e94 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003dde:	f000 fca9 	bl	8004734 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	689b      	ldr	r3, [r3, #8]
 8003de8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003df0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	609a      	str	r2, [r3, #8]
      break;
 8003dfa:	e04f      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e0c:	f000 fc92 	bl	8004734 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e1e:	609a      	str	r2, [r3, #8]
      break;
 8003e20:	e03c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e2e:	461a      	mov	r2, r3
 8003e30:	f000 fc04 	bl	800463c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2150      	movs	r1, #80	@ 0x50
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	f000 fc5d 	bl	80046fa <TIM_ITRx_SetConfig>
      break;
 8003e40:	e02c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e4a:	683b      	ldr	r3, [r7, #0]
 8003e4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e4e:	461a      	mov	r2, r3
 8003e50:	f000 fc23 	bl	800469a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	2160      	movs	r1, #96	@ 0x60
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f000 fc4d 	bl	80046fa <TIM_ITRx_SetConfig>
      break;
 8003e60:	e01c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 fbe4 	bl	800463c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2140      	movs	r1, #64	@ 0x40
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 fc3d 	bl	80046fa <TIM_ITRx_SetConfig>
      break;
 8003e80:	e00c      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	4610      	mov	r0, r2
 8003e8e:	f000 fc34 	bl	80046fa <TIM_ITRx_SetConfig>
      break;
 8003e92:	e003      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	73fb      	strb	r3, [r7, #15]
      break;
 8003e98:	e000      	b.n	8003e9c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8003e9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3710      	adds	r7, #16
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	00100070 	.word	0x00100070
 8003ebc:	00100040 	.word	0x00100040
 8003ec0:	00100030 	.word	0x00100030
 8003ec4:	00100020 	.word	0x00100020

08003ec8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ed0:	bf00      	nop
 8003ed2:	370c      	adds	r7, #12
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eda:	4770      	bx	lr

08003edc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003ee4:	bf00      	nop
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ef8:	bf00      	nop
 8003efa:	370c      	adds	r7, #12
 8003efc:	46bd      	mov	sp, r7
 8003efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f02:	4770      	bx	lr

08003f04 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b083      	sub	sp, #12
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f0c:	bf00      	nop
 8003f0e:	370c      	adds	r7, #12
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr

08003f18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b085      	sub	sp, #20
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
 8003f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	4a42      	ldr	r2, [pc, #264]	@ (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d00f      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f36:	d00b      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a3f      	ldr	r2, [pc, #252]	@ (8004038 <TIM_Base_SetConfig+0x120>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d007      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3e      	ldr	r2, [pc, #248]	@ (800403c <TIM_Base_SetConfig+0x124>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d003      	beq.n	8003f50 <TIM_Base_SetConfig+0x38>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3d      	ldr	r2, [pc, #244]	@ (8004040 <TIM_Base_SetConfig+0x128>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d108      	bne.n	8003f62 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a33      	ldr	r2, [pc, #204]	@ (8004034 <TIM_Base_SetConfig+0x11c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d01b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f70:	d017      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a30      	ldr	r2, [pc, #192]	@ (8004038 <TIM_Base_SetConfig+0x120>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d013      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a2f      	ldr	r2, [pc, #188]	@ (800403c <TIM_Base_SetConfig+0x124>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d00f      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a2e      	ldr	r2, [pc, #184]	@ (8004040 <TIM_Base_SetConfig+0x128>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d00b      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a2d      	ldr	r2, [pc, #180]	@ (8004044 <TIM_Base_SetConfig+0x12c>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d007      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a2c      	ldr	r2, [pc, #176]	@ (8004048 <TIM_Base_SetConfig+0x130>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d003      	beq.n	8003fa2 <TIM_Base_SetConfig+0x8a>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800404c <TIM_Base_SetConfig+0x134>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d108      	bne.n	8003fb4 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fa8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	68db      	ldr	r3, [r3, #12]
 8003fae:	68fa      	ldr	r2, [r7, #12]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68fa      	ldr	r2, [r7, #12]
 8003fc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	689a      	ldr	r2, [r3, #8]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fd0:	683b      	ldr	r3, [r7, #0]
 8003fd2:	681a      	ldr	r2, [r3, #0]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	4a16      	ldr	r2, [pc, #88]	@ (8004034 <TIM_Base_SetConfig+0x11c>)
 8003fdc:	4293      	cmp	r3, r2
 8003fde:	d00f      	beq.n	8004000 <TIM_Base_SetConfig+0xe8>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	4a17      	ldr	r2, [pc, #92]	@ (8004040 <TIM_Base_SetConfig+0x128>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d00b      	beq.n	8004000 <TIM_Base_SetConfig+0xe8>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	4a16      	ldr	r2, [pc, #88]	@ (8004044 <TIM_Base_SetConfig+0x12c>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d007      	beq.n	8004000 <TIM_Base_SetConfig+0xe8>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	4a15      	ldr	r2, [pc, #84]	@ (8004048 <TIM_Base_SetConfig+0x130>)
 8003ff4:	4293      	cmp	r3, r2
 8003ff6:	d003      	beq.n	8004000 <TIM_Base_SetConfig+0xe8>
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	4a14      	ldr	r2, [pc, #80]	@ (800404c <TIM_Base_SetConfig+0x134>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d103      	bne.n	8004008 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	691a      	ldr	r2, [r3, #16]
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2201      	movs	r2, #1
 800400c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	691b      	ldr	r3, [r3, #16]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b01      	cmp	r3, #1
 8004018:	d105      	bne.n	8004026 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	691b      	ldr	r3, [r3, #16]
 800401e:	f023 0201 	bic.w	r2, r3, #1
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	611a      	str	r2, [r3, #16]
  }
}
 8004026:	bf00      	nop
 8004028:	3714      	adds	r7, #20
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr
 8004032:	bf00      	nop
 8004034:	40012c00 	.word	0x40012c00
 8004038:	40000400 	.word	0x40000400
 800403c:	40000800 	.word	0x40000800
 8004040:	40013400 	.word	0x40013400
 8004044:	40014000 	.word	0x40014000
 8004048:	40014400 	.word	0x40014400
 800404c:	40014800 	.word	0x40014800

08004050 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6a1b      	ldr	r3, [r3, #32]
 800405e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a1b      	ldr	r3, [r3, #32]
 8004064:	f023 0201 	bic.w	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	699b      	ldr	r3, [r3, #24]
 8004076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800407e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004082:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	f023 0303 	bic.w	r3, r3, #3
 800408a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68fa      	ldr	r2, [r7, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004096:	697b      	ldr	r3, [r7, #20]
 8004098:	f023 0302 	bic.w	r3, r3, #2
 800409c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	697a      	ldr	r2, [r7, #20]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	4a2c      	ldr	r2, [pc, #176]	@ (800415c <TIM_OC1_SetConfig+0x10c>)
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d00f      	beq.n	80040d0 <TIM_OC1_SetConfig+0x80>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004160 <TIM_OC1_SetConfig+0x110>)
 80040b4:	4293      	cmp	r3, r2
 80040b6:	d00b      	beq.n	80040d0 <TIM_OC1_SetConfig+0x80>
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004164 <TIM_OC1_SetConfig+0x114>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d007      	beq.n	80040d0 <TIM_OC1_SetConfig+0x80>
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	4a29      	ldr	r2, [pc, #164]	@ (8004168 <TIM_OC1_SetConfig+0x118>)
 80040c4:	4293      	cmp	r3, r2
 80040c6:	d003      	beq.n	80040d0 <TIM_OC1_SetConfig+0x80>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	4a28      	ldr	r2, [pc, #160]	@ (800416c <TIM_OC1_SetConfig+0x11c>)
 80040cc:	4293      	cmp	r3, r2
 80040ce:	d10c      	bne.n	80040ea <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f023 0308 	bic.w	r3, r3, #8
 80040d6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	697a      	ldr	r2, [r7, #20]
 80040de:	4313      	orrs	r3, r2
 80040e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f023 0304 	bic.w	r3, r3, #4
 80040e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a1b      	ldr	r2, [pc, #108]	@ (800415c <TIM_OC1_SetConfig+0x10c>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d00f      	beq.n	8004112 <TIM_OC1_SetConfig+0xc2>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a1a      	ldr	r2, [pc, #104]	@ (8004160 <TIM_OC1_SetConfig+0x110>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d00b      	beq.n	8004112 <TIM_OC1_SetConfig+0xc2>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a19      	ldr	r2, [pc, #100]	@ (8004164 <TIM_OC1_SetConfig+0x114>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d007      	beq.n	8004112 <TIM_OC1_SetConfig+0xc2>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a18      	ldr	r2, [pc, #96]	@ (8004168 <TIM_OC1_SetConfig+0x118>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d003      	beq.n	8004112 <TIM_OC1_SetConfig+0xc2>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a17      	ldr	r2, [pc, #92]	@ (800416c <TIM_OC1_SetConfig+0x11c>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d111      	bne.n	8004136 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004118:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004120:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	695b      	ldr	r3, [r3, #20]
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	4313      	orrs	r3, r2
 800412a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	4313      	orrs	r3, r2
 8004134:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	693a      	ldr	r2, [r7, #16]
 800413a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	697a      	ldr	r2, [r7, #20]
 800414e:	621a      	str	r2, [r3, #32]
}
 8004150:	bf00      	nop
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr
 800415c:	40012c00 	.word	0x40012c00
 8004160:	40013400 	.word	0x40013400
 8004164:	40014000 	.word	0x40014000
 8004168:	40014400 	.word	0x40014400
 800416c:	40014800 	.word	0x40014800

08004170 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004170:	b480      	push	{r7}
 8004172:	b087      	sub	sp, #28
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
 8004178:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a1b      	ldr	r3, [r3, #32]
 800417e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a1b      	ldr	r3, [r3, #32]
 8004184:	f023 0210 	bic.w	r2, r3, #16
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	699b      	ldr	r3, [r3, #24]
 8004196:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800419e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	021b      	lsls	r3, r3, #8
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f023 0320 	bic.w	r3, r3, #32
 80041be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	011b      	lsls	r3, r3, #4
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	4a28      	ldr	r2, [pc, #160]	@ (8004270 <TIM_OC2_SetConfig+0x100>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d003      	beq.n	80041dc <TIM_OC2_SetConfig+0x6c>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a27      	ldr	r2, [pc, #156]	@ (8004274 <TIM_OC2_SetConfig+0x104>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d10d      	bne.n	80041f8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80041dc:	697b      	ldr	r3, [r7, #20]
 80041de:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	68db      	ldr	r3, [r3, #12]
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	697a      	ldr	r2, [r7, #20]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041f6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	4a1d      	ldr	r2, [pc, #116]	@ (8004270 <TIM_OC2_SetConfig+0x100>)
 80041fc:	4293      	cmp	r3, r2
 80041fe:	d00f      	beq.n	8004220 <TIM_OC2_SetConfig+0xb0>
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a1c      	ldr	r2, [pc, #112]	@ (8004274 <TIM_OC2_SetConfig+0x104>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d00b      	beq.n	8004220 <TIM_OC2_SetConfig+0xb0>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	4a1b      	ldr	r2, [pc, #108]	@ (8004278 <TIM_OC2_SetConfig+0x108>)
 800420c:	4293      	cmp	r3, r2
 800420e:	d007      	beq.n	8004220 <TIM_OC2_SetConfig+0xb0>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	4a1a      	ldr	r2, [pc, #104]	@ (800427c <TIM_OC2_SetConfig+0x10c>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d003      	beq.n	8004220 <TIM_OC2_SetConfig+0xb0>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4a19      	ldr	r2, [pc, #100]	@ (8004280 <TIM_OC2_SetConfig+0x110>)
 800421c:	4293      	cmp	r3, r2
 800421e:	d113      	bne.n	8004248 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004226:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800422e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	699b      	ldr	r3, [r3, #24]
 8004240:	009b      	lsls	r3, r3, #2
 8004242:	693a      	ldr	r2, [r7, #16]
 8004244:	4313      	orrs	r3, r2
 8004246:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	693a      	ldr	r2, [r7, #16]
 800424c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	68fa      	ldr	r2, [r7, #12]
 8004252:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685a      	ldr	r2, [r3, #4]
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	697a      	ldr	r2, [r7, #20]
 8004260:	621a      	str	r2, [r3, #32]
}
 8004262:	bf00      	nop
 8004264:	371c      	adds	r7, #28
 8004266:	46bd      	mov	sp, r7
 8004268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426c:	4770      	bx	lr
 800426e:	bf00      	nop
 8004270:	40012c00 	.word	0x40012c00
 8004274:	40013400 	.word	0x40013400
 8004278:	40014000 	.word	0x40014000
 800427c:	40014400 	.word	0x40014400
 8004280:	40014800 	.word	0x40014800

08004284 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
 800428c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a1b      	ldr	r3, [r3, #32]
 8004292:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	69db      	ldr	r3, [r3, #28]
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f023 0303 	bic.w	r3, r3, #3
 80042be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	68fa      	ldr	r2, [r7, #12]
 80042c6:	4313      	orrs	r3, r2
 80042c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80042ca:	697b      	ldr	r3, [r7, #20]
 80042cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80042d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	689b      	ldr	r3, [r3, #8]
 80042d6:	021b      	lsls	r3, r3, #8
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	4a27      	ldr	r2, [pc, #156]	@ (8004380 <TIM_OC3_SetConfig+0xfc>)
 80042e2:	4293      	cmp	r3, r2
 80042e4:	d003      	beq.n	80042ee <TIM_OC3_SetConfig+0x6a>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	4a26      	ldr	r2, [pc, #152]	@ (8004384 <TIM_OC3_SetConfig+0x100>)
 80042ea:	4293      	cmp	r3, r2
 80042ec:	d10d      	bne.n	800430a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80042f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	68db      	ldr	r3, [r3, #12]
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	697a      	ldr	r2, [r7, #20]
 80042fe:	4313      	orrs	r3, r2
 8004300:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004308:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a1c      	ldr	r2, [pc, #112]	@ (8004380 <TIM_OC3_SetConfig+0xfc>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d00f      	beq.n	8004332 <TIM_OC3_SetConfig+0xae>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a1b      	ldr	r2, [pc, #108]	@ (8004384 <TIM_OC3_SetConfig+0x100>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d00b      	beq.n	8004332 <TIM_OC3_SetConfig+0xae>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	4a1a      	ldr	r2, [pc, #104]	@ (8004388 <TIM_OC3_SetConfig+0x104>)
 800431e:	4293      	cmp	r3, r2
 8004320:	d007      	beq.n	8004332 <TIM_OC3_SetConfig+0xae>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a19      	ldr	r2, [pc, #100]	@ (800438c <TIM_OC3_SetConfig+0x108>)
 8004326:	4293      	cmp	r3, r2
 8004328:	d003      	beq.n	8004332 <TIM_OC3_SetConfig+0xae>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a18      	ldr	r2, [pc, #96]	@ (8004390 <TIM_OC3_SetConfig+0x10c>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d113      	bne.n	800435a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004332:	693b      	ldr	r3, [r7, #16]
 8004334:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004338:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004340:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	011b      	lsls	r3, r3, #4
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	4313      	orrs	r3, r2
 800434c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	011b      	lsls	r3, r3, #4
 8004354:	693a      	ldr	r2, [r7, #16]
 8004356:	4313      	orrs	r3, r2
 8004358:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	697a      	ldr	r2, [r7, #20]
 8004372:	621a      	str	r2, [r3, #32]
}
 8004374:	bf00      	nop
 8004376:	371c      	adds	r7, #28
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr
 8004380:	40012c00 	.word	0x40012c00
 8004384:	40013400 	.word	0x40013400
 8004388:	40014000 	.word	0x40014000
 800438c:	40014400 	.word	0x40014400
 8004390:	40014800 	.word	0x40014800

08004394 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004394:	b480      	push	{r7}
 8004396:	b087      	sub	sp, #28
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
 800439c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a1b      	ldr	r3, [r3, #32]
 80043a8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	69db      	ldr	r3, [r3, #28]
 80043ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80043c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	4313      	orrs	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80043e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	031b      	lsls	r3, r3, #12
 80043ea:	697a      	ldr	r2, [r7, #20]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a28      	ldr	r2, [pc, #160]	@ (8004494 <TIM_OC4_SetConfig+0x100>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d003      	beq.n	8004400 <TIM_OC4_SetConfig+0x6c>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a27      	ldr	r2, [pc, #156]	@ (8004498 <TIM_OC4_SetConfig+0x104>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d10d      	bne.n	800441c <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004406:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	031b      	lsls	r3, r3, #12
 800440e:	697a      	ldr	r2, [r7, #20]
 8004410:	4313      	orrs	r3, r2
 8004412:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8004414:	697b      	ldr	r3, [r7, #20]
 8004416:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800441a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a1d      	ldr	r2, [pc, #116]	@ (8004494 <TIM_OC4_SetConfig+0x100>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d00f      	beq.n	8004444 <TIM_OC4_SetConfig+0xb0>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a1c      	ldr	r2, [pc, #112]	@ (8004498 <TIM_OC4_SetConfig+0x104>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d00b      	beq.n	8004444 <TIM_OC4_SetConfig+0xb0>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a1b      	ldr	r2, [pc, #108]	@ (800449c <TIM_OC4_SetConfig+0x108>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d007      	beq.n	8004444 <TIM_OC4_SetConfig+0xb0>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a1a      	ldr	r2, [pc, #104]	@ (80044a0 <TIM_OC4_SetConfig+0x10c>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d003      	beq.n	8004444 <TIM_OC4_SetConfig+0xb0>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a19      	ldr	r2, [pc, #100]	@ (80044a4 <TIM_OC4_SetConfig+0x110>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d113      	bne.n	800446c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800444a:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004452:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	695b      	ldr	r3, [r3, #20]
 8004458:	019b      	lsls	r3, r3, #6
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	699b      	ldr	r3, [r3, #24]
 8004464:	019b      	lsls	r3, r3, #6
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	4313      	orrs	r3, r2
 800446a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	693a      	ldr	r2, [r7, #16]
 8004470:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	685a      	ldr	r2, [r3, #4]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	621a      	str	r2, [r3, #32]
}
 8004486:	bf00      	nop
 8004488:	371c      	adds	r7, #28
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr
 8004492:	bf00      	nop
 8004494:	40012c00 	.word	0x40012c00
 8004498:	40013400 	.word	0x40013400
 800449c:	40014000 	.word	0x40014000
 80044a0:	40014400 	.word	0x40014400
 80044a4:	40014800 	.word	0x40014800

080044a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	6078      	str	r0, [r7, #4]
 80044b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a1b      	ldr	r3, [r3, #32]
 80044b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80044ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80044ec:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	689b      	ldr	r3, [r3, #8]
 80044f2:	041b      	lsls	r3, r3, #16
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4313      	orrs	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	4a17      	ldr	r2, [pc, #92]	@ (800455c <TIM_OC5_SetConfig+0xb4>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00f      	beq.n	8004522 <TIM_OC5_SetConfig+0x7a>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4a16      	ldr	r2, [pc, #88]	@ (8004560 <TIM_OC5_SetConfig+0xb8>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d00b      	beq.n	8004522 <TIM_OC5_SetConfig+0x7a>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	4a15      	ldr	r2, [pc, #84]	@ (8004564 <TIM_OC5_SetConfig+0xbc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d007      	beq.n	8004522 <TIM_OC5_SetConfig+0x7a>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	4a14      	ldr	r2, [pc, #80]	@ (8004568 <TIM_OC5_SetConfig+0xc0>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d003      	beq.n	8004522 <TIM_OC5_SetConfig+0x7a>
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	4a13      	ldr	r2, [pc, #76]	@ (800456c <TIM_OC5_SetConfig+0xc4>)
 800451e:	4293      	cmp	r3, r2
 8004520:	d109      	bne.n	8004536 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004528:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	695b      	ldr	r3, [r3, #20]
 800452e:	021b      	lsls	r3, r3, #8
 8004530:	697a      	ldr	r2, [r7, #20]
 8004532:	4313      	orrs	r3, r2
 8004534:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	621a      	str	r2, [r3, #32]
}
 8004550:	bf00      	nop
 8004552:	371c      	adds	r7, #28
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	40012c00 	.word	0x40012c00
 8004560:	40013400 	.word	0x40013400
 8004564:	40014000 	.word	0x40014000
 8004568:	40014400 	.word	0x40014400
 800456c:	40014800 	.word	0x40014800

08004570 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004570:	b480      	push	{r7}
 8004572:	b087      	sub	sp, #28
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a1b      	ldr	r3, [r3, #32]
 8004584:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800459e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	021b      	lsls	r3, r3, #8
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80045b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	051b      	lsls	r3, r3, #20
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a18      	ldr	r2, [pc, #96]	@ (8004628 <TIM_OC6_SetConfig+0xb8>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d00f      	beq.n	80045ec <TIM_OC6_SetConfig+0x7c>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a17      	ldr	r2, [pc, #92]	@ (800462c <TIM_OC6_SetConfig+0xbc>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00b      	beq.n	80045ec <TIM_OC6_SetConfig+0x7c>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a16      	ldr	r2, [pc, #88]	@ (8004630 <TIM_OC6_SetConfig+0xc0>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d007      	beq.n	80045ec <TIM_OC6_SetConfig+0x7c>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a15      	ldr	r2, [pc, #84]	@ (8004634 <TIM_OC6_SetConfig+0xc4>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d003      	beq.n	80045ec <TIM_OC6_SetConfig+0x7c>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a14      	ldr	r2, [pc, #80]	@ (8004638 <TIM_OC6_SetConfig+0xc8>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d109      	bne.n	8004600 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80045f2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	029b      	lsls	r3, r3, #10
 80045fa:	697a      	ldr	r2, [r7, #20]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	697a      	ldr	r2, [r7, #20]
 8004604:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	68fa      	ldr	r2, [r7, #12]
 800460a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	685a      	ldr	r2, [r3, #4]
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	693a      	ldr	r2, [r7, #16]
 8004618:	621a      	str	r2, [r3, #32]
}
 800461a:	bf00      	nop
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr
 8004626:	bf00      	nop
 8004628:	40012c00 	.word	0x40012c00
 800462c:	40013400 	.word	0x40013400
 8004630:	40014000 	.word	0x40014000
 8004634:	40014400 	.word	0x40014400
 8004638:	40014800 	.word	0x40014800

0800463c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800463c:	b480      	push	{r7}
 800463e:	b087      	sub	sp, #28
 8004640:	af00      	add	r7, sp, #0
 8004642:	60f8      	str	r0, [r7, #12]
 8004644:	60b9      	str	r1, [r7, #8]
 8004646:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	6a1b      	ldr	r3, [r3, #32]
 800464c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	f023 0201 	bic.w	r2, r3, #1
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	699b      	ldr	r3, [r3, #24]
 800465e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004666:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	011b      	lsls	r3, r3, #4
 800466c:	693a      	ldr	r2, [r7, #16]
 800466e:	4313      	orrs	r3, r2
 8004670:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f023 030a 	bic.w	r3, r3, #10
 8004678:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	4313      	orrs	r3, r2
 8004680:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	621a      	str	r2, [r3, #32]
}
 800468e:	bf00      	nop
 8004690:	371c      	adds	r7, #28
 8004692:	46bd      	mov	sp, r7
 8004694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004698:	4770      	bx	lr

0800469a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800469a:	b480      	push	{r7}
 800469c:	b087      	sub	sp, #28
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	6a1b      	ldr	r3, [r3, #32]
 80046b0:	f023 0210 	bic.w	r2, r3, #16
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80046c4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	031b      	lsls	r3, r3, #12
 80046ca:	693a      	ldr	r2, [r7, #16]
 80046cc:	4313      	orrs	r3, r2
 80046ce:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80046d0:	697b      	ldr	r3, [r7, #20]
 80046d2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80046d6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	011b      	lsls	r3, r3, #4
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4313      	orrs	r3, r2
 80046e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	697a      	ldr	r2, [r7, #20]
 80046ec:	621a      	str	r2, [r3, #32]
}
 80046ee:	bf00      	nop
 80046f0:	371c      	adds	r7, #28
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80046fa:	b480      	push	{r7}
 80046fc:	b085      	sub	sp, #20
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004716:	683a      	ldr	r2, [r7, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	f043 0307 	orr.w	r3, r3, #7
 8004720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	68fa      	ldr	r2, [r7, #12]
 8004726:	609a      	str	r2, [r3, #8]
}
 8004728:	bf00      	nop
 800472a:	3714      	adds	r7, #20
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004734:	b480      	push	{r7}
 8004736:	b087      	sub	sp, #28
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
 8004740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	689b      	ldr	r3, [r3, #8]
 8004746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004748:	697b      	ldr	r3, [r7, #20]
 800474a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800474e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	021a      	lsls	r2, r3, #8
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	431a      	orrs	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	4313      	orrs	r3, r2
 800475c:	697a      	ldr	r2, [r7, #20]
 800475e:	4313      	orrs	r3, r2
 8004760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	697a      	ldr	r2, [r7, #20]
 8004766:	609a      	str	r2, [r3, #8]
}
 8004768:	bf00      	nop
 800476a:	371c      	adds	r7, #28
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004774:	b480      	push	{r7}
 8004776:	b087      	sub	sp, #28
 8004778:	af00      	add	r7, sp, #0
 800477a:	60f8      	str	r0, [r7, #12]
 800477c:	60b9      	str	r1, [r7, #8]
 800477e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f003 031f 	and.w	r3, r3, #31
 8004786:	2201      	movs	r2, #1
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a1a      	ldr	r2, [r3, #32]
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	43db      	mvns	r3, r3
 8004796:	401a      	ands	r2, r3
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	6a1a      	ldr	r2, [r3, #32]
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	f003 031f 	and.w	r3, r3, #31
 80047a6:	6879      	ldr	r1, [r7, #4]
 80047a8:	fa01 f303 	lsl.w	r3, r1, r3
 80047ac:	431a      	orrs	r2, r3
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	621a      	str	r2, [r3, #32]
}
 80047b2:	bf00      	nop
 80047b4:	371c      	adds	r7, #28
 80047b6:	46bd      	mov	sp, r7
 80047b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047bc:	4770      	bx	lr
	...

080047c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047d0:	2b01      	cmp	r3, #1
 80047d2:	d101      	bne.n	80047d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047d4:	2302      	movs	r3, #2
 80047d6:	e065      	b.n	80048a4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2201      	movs	r2, #1
 80047dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2202      	movs	r2, #2
 80047e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	689b      	ldr	r3, [r3, #8]
 80047f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a2c      	ldr	r2, [pc, #176]	@ (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d004      	beq.n	800480c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a2b      	ldr	r2, [pc, #172]	@ (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d108      	bne.n	800481e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004812:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	685b      	ldr	r3, [r3, #4]
 8004818:	68fa      	ldr	r2, [r7, #12]
 800481a:	4313      	orrs	r3, r2
 800481c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004824:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004828:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800482a:	683b      	ldr	r3, [r7, #0]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	68fa      	ldr	r2, [r7, #12]
 8004830:	4313      	orrs	r3, r2
 8004832:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	4a1b      	ldr	r2, [pc, #108]	@ (80048b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d018      	beq.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800484e:	d013      	beq.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a18      	ldr	r2, [pc, #96]	@ (80048b8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004856:	4293      	cmp	r3, r2
 8004858:	d00e      	beq.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	4a17      	ldr	r2, [pc, #92]	@ (80048bc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d009      	beq.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	4a12      	ldr	r2, [pc, #72]	@ (80048b4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d004      	beq.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a13      	ldr	r2, [pc, #76]	@ (80048c0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004874:	4293      	cmp	r3, r2
 8004876:	d10c      	bne.n	8004892 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800487e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004880:	683b      	ldr	r3, [r7, #0]
 8004882:	689b      	ldr	r3, [r3, #8]
 8004884:	68ba      	ldr	r2, [r7, #8]
 8004886:	4313      	orrs	r3, r2
 8004888:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2201      	movs	r2, #1
 8004896:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3714      	adds	r7, #20
 80048a8:	46bd      	mov	sp, r7
 80048aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ae:	4770      	bx	lr
 80048b0:	40012c00 	.word	0x40012c00
 80048b4:	40013400 	.word	0x40013400
 80048b8:	40000400 	.word	0x40000400
 80048bc:	40000800 	.word	0x40000800
 80048c0:	40014000 	.word	0x40014000

080048c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b085      	sub	sp, #20
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80048ce:	2300      	movs	r3, #0
 80048d0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d101      	bne.n	80048e0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80048dc:	2302      	movs	r3, #2
 80048de:	e073      	b.n	80049c8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2201      	movs	r2, #1
 80048e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	4313      	orrs	r3, r2
 8004910:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	691b      	ldr	r3, [r3, #16]
 800492a:	4313      	orrs	r3, r2
 800492c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	4313      	orrs	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004946:	4313      	orrs	r3, r2
 8004948:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	041b      	lsls	r3, r3, #16
 8004956:	4313      	orrs	r3, r2
 8004958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	69db      	ldr	r3, [r3, #28]
 8004964:	4313      	orrs	r3, r2
 8004966:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a19      	ldr	r2, [pc, #100]	@ (80049d4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d004      	beq.n	800497c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a18      	ldr	r2, [pc, #96]	@ (80049d8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d11c      	bne.n	80049b6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004986:	051b      	lsls	r3, r3, #20
 8004988:	4313      	orrs	r3, r2
 800498a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004992:	683b      	ldr	r3, [r7, #0]
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	4313      	orrs	r3, r2
 8004998:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr
 80049d4:	40012c00 	.word	0x40012c00
 80049d8:	40013400 	.word	0x40013400

080049dc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049e4:	bf00      	nop
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049f8:	bf00      	nop
 80049fa:	370c      	adds	r7, #12
 80049fc:	46bd      	mov	sp, r7
 80049fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a02:	4770      	bx	lr

08004a04 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a04:	b480      	push	{r7}
 8004a06:	b083      	sub	sp, #12
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004a2c:	b480      	push	{r7}
 8004a2e:	b083      	sub	sp, #12
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004a34:	bf00      	nop
 8004a36:	370c      	adds	r7, #12
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3e:	4770      	bx	lr

08004a40 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004a48:	bf00      	nop
 8004a4a:	370c      	adds	r7, #12
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a52:	4770      	bx	lr

08004a54 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004a5c:	bf00      	nop
 8004a5e:	370c      	adds	r7, #12
 8004a60:	46bd      	mov	sp, r7
 8004a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a66:	4770      	bx	lr

08004a68 <memset>:
 8004a68:	4402      	add	r2, r0
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d100      	bne.n	8004a72 <memset+0xa>
 8004a70:	4770      	bx	lr
 8004a72:	f803 1b01 	strb.w	r1, [r3], #1
 8004a76:	e7f9      	b.n	8004a6c <memset+0x4>

08004a78 <__libc_init_array>:
 8004a78:	b570      	push	{r4, r5, r6, lr}
 8004a7a:	4d0d      	ldr	r5, [pc, #52]	@ (8004ab0 <__libc_init_array+0x38>)
 8004a7c:	4c0d      	ldr	r4, [pc, #52]	@ (8004ab4 <__libc_init_array+0x3c>)
 8004a7e:	1b64      	subs	r4, r4, r5
 8004a80:	10a4      	asrs	r4, r4, #2
 8004a82:	2600      	movs	r6, #0
 8004a84:	42a6      	cmp	r6, r4
 8004a86:	d109      	bne.n	8004a9c <__libc_init_array+0x24>
 8004a88:	4d0b      	ldr	r5, [pc, #44]	@ (8004ab8 <__libc_init_array+0x40>)
 8004a8a:	4c0c      	ldr	r4, [pc, #48]	@ (8004abc <__libc_init_array+0x44>)
 8004a8c:	f000 f818 	bl	8004ac0 <_init>
 8004a90:	1b64      	subs	r4, r4, r5
 8004a92:	10a4      	asrs	r4, r4, #2
 8004a94:	2600      	movs	r6, #0
 8004a96:	42a6      	cmp	r6, r4
 8004a98:	d105      	bne.n	8004aa6 <__libc_init_array+0x2e>
 8004a9a:	bd70      	pop	{r4, r5, r6, pc}
 8004a9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aa0:	4798      	blx	r3
 8004aa2:	3601      	adds	r6, #1
 8004aa4:	e7ee      	b.n	8004a84 <__libc_init_array+0xc>
 8004aa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8004aaa:	4798      	blx	r3
 8004aac:	3601      	adds	r6, #1
 8004aae:	e7f2      	b.n	8004a96 <__libc_init_array+0x1e>
 8004ab0:	08004ae8 	.word	0x08004ae8
 8004ab4:	08004ae8 	.word	0x08004ae8
 8004ab8:	08004ae8 	.word	0x08004ae8
 8004abc:	08004af0 	.word	0x08004af0

08004ac0 <_init>:
 8004ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ac2:	bf00      	nop
 8004ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ac6:	bc08      	pop	{r3}
 8004ac8:	469e      	mov	lr, r3
 8004aca:	4770      	bx	lr

08004acc <_fini>:
 8004acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ace:	bf00      	nop
 8004ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad2:	bc08      	pop	{r3}
 8004ad4:	469e      	mov	lr, r3
 8004ad6:	4770      	bx	lr
