# VGo

Rebuilding Parts of Verilog in Go

## Why?

Because I want to. I have zero intention of this being useful in any way.

But I plan on learning quite a bit from doing this project.
