(edif not_gate
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2022 3 7 15 1 25)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure not_gate.ngc not_gate.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library not_gate_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell not_gate
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port a
              (direction INPUT)
            )
            (port b
              (direction OUTPUT)
            )
            (designator "xc6slx9-2-tqg144")
            (property TYPE (string "not_gate") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "not_gate_not_gate") (owner "Xilinx"))
          )
          (contents
            (instance (rename a_IBUF_renamed_0 "a_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_OBUF_renamed_1 "b_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance b1_INV_0
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net a_IBUF
              (joined
                (portRef O (instanceRef a_IBUF_renamed_0))
                (portRef I (instanceRef b1_INV_0))
              )
            )
            (net b_OBUF
              (joined
                (portRef I (instanceRef b_OBUF_renamed_1))
                (portRef O (instanceRef b1_INV_0))
              )
            )
            (net a
              (joined
                (portRef a)
                (portRef I (instanceRef a_IBUF_renamed_0))
              )
            )
            (net b
              (joined
                (portRef b)
                (portRef O (instanceRef b_OBUF_renamed_1))
              )
            )
          )
      )
    )
  )

  (design not_gate
    (cellRef not_gate
      (libraryRef not_gate_lib)
    )
    (property PART (string "xc6slx9-2-tqg144") (owner "Xilinx"))
  )
)

