#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x138f0d270 .scope module, "ALU_test" "ALU_test" 2 3;
 .timescale 0 0;
v0x138f4fee0_0 .var "PC", 31 0;
v0x138f4ff70_0 .net "flags", 2 0, v0x138f4d2a0_0;  1 drivers
v0x138f50040_0 .var "funct3", 2 0;
o0x1400408e0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x138f50110_0 .net "funct3Out", 2 0, o0x1400408e0;  0 drivers
v0x138f501a0_0 .var "funct7", 6 0;
o0x140040910 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x138f502b0_0 .net "funct7Out", 6 0, o0x140040910;  0 drivers
v0x138f50340_0 .var "iOrR", 0 0;
v0x138f50410_0 .var "immediate", 31 0;
v0x138f504a0_0 .var "itype", 2 0;
v0x138f505b0_0 .net "newPC", 31 0, v0x138f4e2d0_0;  1 drivers
v0x138f50640_0 .var "opcode", 6 0;
o0x1400409a0 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x138f506d0_0 .net "opcodeOut", 6 0, o0x1400409a0;  0 drivers
v0x138f50780_0 .var "regdataA", 31 0;
v0x138f50850_0 .var "regdataB", 31 0;
v0x138f50930_0 .var "regdest", 4 0;
v0x138f509c0_0 .net "result", 31 0, v0x138f4d4c0_0;  1 drivers
S_0x138f0f750 .scope task, "additionImm" "additionImm" 2 123, 2 123 0, S_0x138f0d270;
 .timescale 0 0;
v0x138f0d3e0_0 .var "a", 31 0;
v0x138f4b9d0_0 .var "b", 31 0;
TD_ALU_test.additionImm ;
    %load/vec4 v0x138f0d3e0_0;
    %assign/vec4 v0x138f50780_0, 0;
    %pushi/vec4 100, 0, 32;
    %assign/vec4 v0x138f50850_0, 0;
    %load/vec4 v0x138f4b9d0_0;
    %assign/vec4 v0x138f50410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x138f50340_0, 0;
    %pushi/vec4 51, 0, 7;
    %assign/vec4 v0x138f50640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f50040_0, 0;
    %delay 10, 0;
    %load/vec4 v0x138f0d3e0_0;
    %store/vec4 v0x138f4bf70_0, 0, 32;
    %load/vec4 v0x138f4b9d0_0;
    %store/vec4 v0x138f4c020_0, 0, 32;
    %load/vec4 v0x138f509c0_0;
    %store/vec4 v0x138f4c490_0, 0, 32;
    %load/vec4 v0x138f4ff70_0;
    %store/vec4 v0x138f4c0d0_0, 0, 3;
    %load/vec4 v0x138f50110_0;
    %store/vec4 v0x138f4c190_0, 0, 3;
    %load/vec4 v0x138f502b0_0;
    %store/vec4 v0x138f4c240_0, 0, 7;
    %load/vec4 v0x138f506d0_0;
    %store/vec4 v0x138f4c3e0_0, 0, 7;
    %load/vec4 v0x138f505b0_0;
    %store/vec4 v0x138f4c330_0, 0, 32;
    %fork TD_ALU_test.checkAdd, S_0x138f4bd90;
    %join;
    %end;
S_0x138f4ba70 .scope task, "additionReg" "additionReg" 2 105, 2 105 0, S_0x138f0d270;
 .timescale 0 0;
v0x138f4bc30_0 .var "a", 31 0;
v0x138f4bce0_0 .var "b", 31 0;
TD_ALU_test.additionReg ;
    %load/vec4 v0x138f4bc30_0;
    %assign/vec4 v0x138f50780_0, 0;
    %load/vec4 v0x138f4bce0_0;
    %assign/vec4 v0x138f50850_0, 0;
    %pushi/vec4 100, 0, 32;
    %assign/vec4 v0x138f50410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f50340_0, 0;
    %pushi/vec4 51, 0, 7;
    %assign/vec4 v0x138f50640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f50040_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x138f501a0_0, 0;
    %delay 10, 0;
    %load/vec4 v0x138f4bc30_0;
    %store/vec4 v0x138f4bf70_0, 0, 32;
    %load/vec4 v0x138f4bce0_0;
    %store/vec4 v0x138f4c020_0, 0, 32;
    %load/vec4 v0x138f509c0_0;
    %store/vec4 v0x138f4c490_0, 0, 32;
    %load/vec4 v0x138f4ff70_0;
    %store/vec4 v0x138f4c0d0_0, 0, 3;
    %load/vec4 v0x138f50110_0;
    %store/vec4 v0x138f4c190_0, 0, 3;
    %load/vec4 v0x138f502b0_0;
    %store/vec4 v0x138f4c240_0, 0, 7;
    %load/vec4 v0x138f506d0_0;
    %store/vec4 v0x138f4c3e0_0, 0, 7;
    %load/vec4 v0x138f505b0_0;
    %store/vec4 v0x138f4c330_0, 0, 32;
    %fork TD_ALU_test.checkAdd, S_0x138f4bd90;
    %join;
    %end;
S_0x138f4bd90 .scope task, "checkAdd" "checkAdd" 2 46, 2 46 0, S_0x138f0d270;
 .timescale 0 0;
v0x138f4bf70_0 .var "a", 31 0;
v0x138f4c020_0 .var "b", 31 0;
v0x138f4c0d0_0 .var "flags", 2 0;
v0x138f4c190_0 .var "funct3Out", 2 0;
v0x138f4c240_0 .var "funct7Out", 6 0;
v0x138f4c330_0 .var "newPC", 31 0;
v0x138f4c3e0_0 .var "opcodeOut", 6 0;
v0x138f4c490_0 .var "result", 31 0;
TD_ALU_test.checkAdd ;
    %load/vec4 v0x138f4c490_0;
    %load/vec4 v0x138f4bf70_0;
    %load/vec4 v0x138f4c020_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 2 57 "$error", "Result is not equal to sum" {0 0 0};
T_2.0 ;
    %end;
S_0x138f4c540 .scope task, "checkShift" "checkShift" 2 61, 2 61 0, S_0x138f0d270;
 .timescale 0 0;
v0x138f4c700_0 .var "LorA", 0 0;
v0x138f4c7b0_0 .var "LorR", 0 0;
v0x138f4c850_0 .var "a", 31 0;
v0x138f4c8f0_0 .var "b", 31 0;
v0x138f4c9a0_0 .var "result", 31 0;
TD_ALU_test.checkShift ;
    %load/vec4 v0x138f4c7b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x138f4c9a0_0;
    %load/vec4 v0x138f4c850_0;
    %ix/getv 4, v0x138f4c8f0_0;
    %shiftl 4;
    %cmp/ne;
    %jmp/0xz  T_3.4, 4;
    %vpi_call 2 73 "$error", "Result is not properly left shifted" {0 0 0};
T_3.4 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x138f4c700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x138f4c9a0_0;
    %load/vec4 v0x138f4c850_0;
    %ix/getv 4, v0x138f4c8f0_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_3.8, 4;
    %vpi_call 2 78 "$error", "Result is not properly right shifted" {0 0 0};
T_3.8 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x138f4c9a0_0;
    %load/vec4 v0x138f4c850_0;
    %ix/getv 4, v0x138f4c8f0_0;
    %shiftr 4;
    %cmp/ne;
    %jmp/0xz  T_3.10, 4;
    %vpi_call 2 82 "$error", "Result is not properly right shifted" {0 0 0};
T_3.10 ;
T_3.7 ;
T_3.3 ;
    %end;
S_0x138f4ca90 .scope module, "dut" "ALU_stage" 2 25, 3 8 0, S_0x138f0d270;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "regdataA";
    .port_info 1 /INPUT 32 "regdataB";
    .port_info 2 /INPUT 32 "PC";
    .port_info 3 /INPUT 32 "immediate";
    .port_info 4 /INPUT 3 "itype";
    .port_info 5 /INPUT 7 "opcode";
    .port_info 6 /INPUT 3 "funct3";
    .port_info 7 /INPUT 7 "funct7";
    .port_info 8 /INPUT 5 "regdest";
    .port_info 9 /INPUT 1 "iOrR";
    .port_info 10 /OUTPUT 32 "result";
    .port_info 11 /OUTPUT 3 "flags";
    .port_info 12 /OUTPUT 3 "funct3Out";
    .port_info 13 /OUTPUT 7 "funct7Out";
    .port_info 14 /OUTPUT 7 "opcodeOut";
    .port_info 15 /OUTPUT 32 "newPC";
v0x138f4ea60_0 .net "PC", 31 0, v0x138f4fee0_0;  1 drivers
v0x138f4eb10_0 .net "aluOP", 3 0, v0x138f4d880_0;  1 drivers
v0x138f4ebe0_0 .net "flags", 2 0, v0x138f4d2a0_0;  alias, 1 drivers
v0x138f4ec90_0 .net "funct3", 2 0, v0x138f50040_0;  1 drivers
v0x138f4ed40_0 .net "funct3Out", 2 0, o0x1400408e0;  alias, 0 drivers
v0x138f4ee20_0 .net "funct7", 6 0, v0x138f501a0_0;  1 drivers
v0x138f4eec0_0 .net "funct7Out", 6 0, o0x140040910;  alias, 0 drivers
v0x138f4ef60_0 .net "iOrR", 0 0, v0x138f50340_0;  1 drivers
v0x138f4f010_0 .net "immToAdd", 31 0, v0x138f4de00_0;  1 drivers
v0x138f4f120_0 .net "immediate", 31 0, v0x138f50410_0;  1 drivers
v0x138f4f200_0 .net "itype", 2 0, v0x138f504a0_0;  1 drivers
v0x138f4f290_0 .net "newPC", 31 0, v0x138f4e2d0_0;  alias, 1 drivers
v0x138f4f330_0 .net "opcode", 6 0, v0x138f50640_0;  1 drivers
v0x138f4f3d0_0 .net "opcodeOut", 6 0, o0x1400409a0;  alias, 0 drivers
v0x138f4f480_0 .net "operand2", 31 0, v0x138f4e910_0;  1 drivers
v0x138f4f560_0 .net "regdataA", 31 0, v0x138f50780_0;  1 drivers
v0x138f4f600_0 .net "regdataB", 31 0, v0x138f50850_0;  1 drivers
v0x138f4f7b0_0 .net "regdest", 4 0, v0x138f50930_0;  1 drivers
v0x138f4f840_0 .net "result", 31 0, v0x138f4d4c0_0;  alias, 1 drivers
S_0x138f4ce90 .scope module, "alu" "ALU_alu" 3 72, 4 1 0, S_0x138f4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "aluOP";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 3 "flags";
P_0x138f4d050 .param/l "OPERAND_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
v0x138f4d1e0_0 .net "aluOP", 3 0, v0x138f4d880_0;  alias, 1 drivers
v0x138f4d2a0_0 .var "flags", 2 0;
v0x138f4d350_0 .net "operand1", 31 0, v0x138f50780_0;  alias, 1 drivers
v0x138f4d410_0 .net "operand2", 31 0, v0x138f4e910_0;  alias, 1 drivers
v0x138f4d4c0_0 .var "result", 31 0;
E_0x138f4d180 .event anyedge, v0x138f4d350_0, v0x138f4d410_0, v0x138f4d1e0_0;
S_0x138f4d630 .scope module, "control" "ALU_control" 3 65, 5 1 0, S_0x138f4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 7 "funct7";
    .port_info 2 /OUTPUT 4 "aluOP";
v0x138f4d880_0 .var "aluOP", 3 0;
v0x138f4d940_0 .net "funct3", 2 0, v0x138f50040_0;  alias, 1 drivers
v0x138f4d9e0_0 .net "funct7", 6 0, v0x138f501a0_0;  alias, 1 drivers
E_0x138f4d840 .event anyedge, v0x138f4d940_0, v0x138f4d9e0_0;
S_0x138f4daf0 .scope module, "immShifter" "ALU_imm_shift" 3 44, 6 1 0, S_0x138f4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "imm";
    .port_info 1 /OUTPUT 32 "out";
v0x138f4dd40_0 .net "imm", 31 0, v0x138f50410_0;  alias, 1 drivers
v0x138f4de00_0 .var "out", 31 0;
E_0x138f4dce0 .event anyedge, v0x138f4dd40_0;
S_0x138f4dee0 .scope module, "jalAdder" "ALU_adder" 3 50, 7 1 0, S_0x138f4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /OUTPUT 32 "out";
v0x138f4e160_0 .net "operand1", 31 0, v0x138f4de00_0;  alias, 1 drivers
v0x138f4e230_0 .net "operand2", 31 0, v0x138f4fee0_0;  alias, 1 drivers
v0x138f4e2d0_0 .var "out", 31 0;
E_0x138f4e110 .event anyedge, v0x138f4de00_0, v0x138f4e230_0;
S_0x138f4e3e0 .scope module, "operand2Sel" "mux_2_1" 3 57, 8 1 0, S_0x138f4ca90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "out";
P_0x138f4e5e0 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0x138f4e7b0_0 .net "in1", 31 0, v0x138f50850_0;  alias, 1 drivers
v0x138f4e870_0 .net "in2", 31 0, v0x138f50410_0;  alias, 1 drivers
v0x138f4e910_0 .var "out", 31 0;
v0x138f4e9a0_0 .net "select", 0 0, v0x138f50340_0;  alias, 1 drivers
E_0x138f4e740 .event anyedge, v0x138f4e9a0_0, v0x138f4e7b0_0, v0x138f4dd40_0;
S_0x138f4fa00 .scope task, "init" "init" 2 90, 2 90 0, S_0x138f0d270;
 .timescale 0 0;
TD_ALU_test.init ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138f50780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138f50850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138f4fee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x138f50410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f504a0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x138f50640_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x138f50040_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x138f501a0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x138f50930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f50340_0, 0;
    %end;
S_0x138f4fbc0 .scope task, "shiftLeftReg" "shiftLeftReg" 2 140, 2 140 0, S_0x138f0d270;
 .timescale 0 0;
v0x138f4fd80_0 .var "a", 31 0;
v0x138f4fe40_0 .var "b", 31 0;
TD_ALU_test.shiftLeftReg ;
    %load/vec4 v0x138f4fd80_0;
    %assign/vec4 v0x138f50780_0, 0;
    %load/vec4 v0x138f4fe40_0;
    %assign/vec4 v0x138f50850_0, 0;
    %pushi/vec4 100, 0, 32;
    %assign/vec4 v0x138f50410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x138f50340_0, 0;
    %pushi/vec4 51, 0, 7;
    %assign/vec4 v0x138f50640_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x138f50040_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x138f501a0_0, 0;
    %delay 10, 0;
    %vpi_call 2 153 "$display", "%b", v0x138f509c0_0 {0 0 0};
    %load/vec4 v0x138f4fd80_0;
    %store/vec4 v0x138f4c850_0, 0, 32;
    %load/vec4 v0x138f4fe40_0;
    %store/vec4 v0x138f4c8f0_0, 0, 32;
    %load/vec4 v0x138f509c0_0;
    %store/vec4 v0x138f4c9a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f4c7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x138f4c700_0, 0, 1;
    %fork TD_ALU_test.checkShift, S_0x138f4c540;
    %join;
    %end;
S_0x138f0f5e0 .scope module, "mux_3_1" "mux_3_1" 9 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 32 "in3";
    .port_info 3 /INPUT 2 "select";
    .port_info 4 /OUTPUT 32 "out";
P_0x138f17ef0 .param/l "WIDTH" 0 9 3, +C4<00000000000000000000000000100000>;
o0x140040d60 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138f50ad0_0 .net "in1", 31 0, o0x140040d60;  0 drivers
o0x140040d90 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138f50b90_0 .net "in2", 31 0, o0x140040d90;  0 drivers
o0x140040dc0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x138f50c40_0 .net "in3", 31 0, o0x140040dc0;  0 drivers
v0x138f50d00_0 .var "out", 31 0;
o0x140040e20 .functor BUFZ 2, C4<zz>; HiZ drive
v0x138f50db0_0 .net "select", 1 0, o0x140040e20;  0 drivers
E_0x138f50a90 .event anyedge, v0x138f50db0_0, v0x138f50ad0_0, v0x138f50b90_0, v0x138f50c40_0;
    .scope S_0x138f4daf0;
T_6 ;
    %wait E_0x138f4dce0;
    %load/vec4 v0x138f4dd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x138f4de00_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x138f4dee0;
T_7 ;
    %wait E_0x138f4e110;
    %load/vec4 v0x138f4e160_0;
    %load/vec4 v0x138f4e230_0;
    %add;
    %store/vec4 v0x138f4e2d0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x138f4e3e0;
T_8 ;
    %wait E_0x138f4e740;
    %load/vec4 v0x138f4e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4e910_0, 0, 32;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x138f4e7b0_0;
    %store/vec4 v0x138f4e910_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x138f4e870_0;
    %store/vec4 v0x138f4e910_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x138f4d630;
T_9 ;
    %wait E_0x138f4d840;
    %load/vec4 v0x138f4d940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x138f4d9e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.9, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x138f4d9e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.11, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
T_9.11 ;
T_9.10 ;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x138f4d9e0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_9.13, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.14;
T_9.13 ;
    %load/vec4 v0x138f4d9e0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.15, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
T_9.15 ;
T_9.14 ;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x138f4d880_0, 0, 4;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x138f4ce90;
T_10 ;
    %wait E_0x138f4d180;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138f4d2a0_0, 4, 1;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.3, 8;
T_10.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.3, 8;
 ; End of false expr.
    %blend;
T_10.3;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138f4d2a0_0, 4, 1;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_10.4, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_10.5, 8;
T_10.4 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_10.5, 8;
 ; End of false expr.
    %blend;
T_10.5;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x138f4d2a0_0, 4, 1;
    %load/vec4 v0x138f4d1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %add;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %sub;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %xor;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %or;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %and;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0x138f4d350_0;
    %ix/getv 4, v0x138f4d410_0;
    %shiftl 4;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0x138f4d350_0;
    %ix/getv 4, v0x138f4d410_0;
    %shiftr 4;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0x138f4d350_0;
    %ix/getv 4, v0x138f4d410_0;
    %shiftr 4;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x138f4d350_0;
    %load/vec4 v0x138f4d410_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0x138f4d4c0_0, 0, 32;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x138f0d270;
T_11 ;
    %fork TD_ALU_test.init, S_0x138f4fa00;
    %join;
    %vpi_call 2 161 "$display", "Hello World" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x138f4bc30_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x138f4bce0_0, 0, 32;
    %fork TD_ALU_test.additionReg, S_0x138f4ba70;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4bc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4bce0_0, 0, 32;
    %fork TD_ALU_test.additionReg, S_0x138f4ba70;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f4bc30_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f4bce0_0, 0, 32;
    %fork TD_ALU_test.additionReg, S_0x138f4ba70;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f4bc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4bce0_0, 0, 32;
    %fork TD_ALU_test.additionReg, S_0x138f4ba70;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f4bc30_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x138f4bce0_0, 0, 32;
    %fork TD_ALU_test.additionReg, S_0x138f4ba70;
    %join;
    %vpi_call 2 168 "$display" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x138f0d3e0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x138f4b9d0_0, 0, 32;
    %fork TD_ALU_test.additionImm, S_0x138f0f750;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f0d3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4b9d0_0, 0, 32;
    %fork TD_ALU_test.additionImm, S_0x138f0f750;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f0d3e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f4b9d0_0, 0, 32;
    %fork TD_ALU_test.additionImm, S_0x138f0f750;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f0d3e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f4b9d0_0, 0, 32;
    %fork TD_ALU_test.additionImm, S_0x138f0f750;
    %join;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x138f0d3e0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x138f4b9d0_0, 0, 32;
    %fork TD_ALU_test.additionImm, S_0x138f0f750;
    %join;
    %vpi_call 2 175 "$display" {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x138f4fd80_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x138f4fe40_0, 0, 32;
    %fork TD_ALU_test.shiftLeftReg, S_0x138f4fbc0;
    %join;
    %end;
    .thread T_11;
    .scope S_0x138f0f5e0;
T_12 ;
    %wait E_0x138f50a90;
    %load/vec4 v0x138f50db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x138f50d00_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x138f50ad0_0;
    %store/vec4 v0x138f50d00_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x138f50b90_0;
    %store/vec4 v0x138f50d00_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x138f50c40_0;
    %store/vec4 v0x138f50d00_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "ALU_test.v";
    "./ALU_stage.v";
    "./ALU_alu.v";
    "./ALU_control.v";
    "./ALU_imm_shift.v";
    "./ALU_adder.v";
    "./mux_2_1.v";
    "./mux_3_1.v";
