<profile>

<section name = "Vitis HLS Report for 'extend_matrix'" level="0">
<item name = "Date">Wed Dec  8 16:02:28 2021
</item>
<item name = "Version">2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)</item>
<item name = "Project">extend_matrix</item>
<item name = "Solution">extend_matrix_soln (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">129, 129, 1.290 us, 1.290 us, 130, 130, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- XCL_WG_DIM_Z_XCL_WG_DIM_Y">126, 126, 23, 8, 1, 14, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 705, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 21, 1106, 1800, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 146, -</column>
<column name="Register">-, -, 480, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">~0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 594, 1000, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 512, 580, 0</column>
<column name="mul_2ns_32s_32_1_1_U8">mul_2ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_2ns_32s_32_1_1_U10">mul_2ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U1">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U2">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U3">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U4">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U5">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U6">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_32s_32s_32_1_1_U7">mul_32s_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_3ns_32s_32_1_1_U9">mul_3ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mul_3ns_32s_32_1_1_U11">mul_3ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_521_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln15_2_fu_498_p2">+, 0, 0, 9, 2, 1</column>
<column name="add_ln15_fu_472_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln3_1_fu_420_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln3_2_fu_394_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln3_4_fu_447_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln3_5_fu_452_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln3_fu_382_p2">+, 0, 0, 39, 32, 32</column>
<column name="empty_29_fu_555_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_30_fu_572_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_31_fu_610_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_32_fu_627_p2">+, 0, 0, 71, 64, 64</column>
<column name="global_id_base_x_fu_370_p2">+, 0, 0, 39, 32, 32</column>
<column name="global_id_base_y_fu_358_p2">+, 0, 0, 32, 32, 32</column>
<column name="global_id_base_z_fu_340_p2">+, 0, 0, 39, 32, 32</column>
<column name="mul_ln3_5_fu_441_p0">+, 0, 0, 39, 32, 1</column>
<column name="tmp1_fu_550_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp2_fu_605_p2">+, 0, 0, 32, 32, 32</column>
<column name="empty_26_fu_352_p2">-, 0, 0, 32, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_1_fu_484_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln15_fu_466_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="ap_block_pp0_stage1_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_11001">or, 0, 0, 2, 1, 1</column>
<column name="lid_1_mid2_fu_490_p3">select, 0, 0, 3, 1, 1</column>
<column name="p_cast3_mid2_v_v_fu_504_p3">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_156">9, 2, 4, 8</column>
<column name="lid_1_fu_148">9, 2, 3, 6</column>
<column name="lid_2_fu_152">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln3_1_reg_719">32, 0, 32, 0</column>
<column name="add_ln3_2_reg_694">32, 0, 32, 0</column>
<column name="add_ln3_5_reg_729">32, 0, 32, 0</column>
<column name="add_ln3_reg_689">32, 0, 32, 0</column>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="global_id_base_x_reg_683">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_774">64, 0, 64, 0</column>
<column name="gmem_addr_reg_763">64, 0, 64, 0</column>
<column name="icmp_ln15_reg_739">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_156">4, 0, 4, 0</column>
<column name="lid_1_fu_148">3, 0, 3, 0</column>
<column name="lid_1_mid2_cast_reg_758">3, 0, 32, 29</column>
<column name="lid_1_mid2_reg_743">3, 0, 3, 0</column>
<column name="lid_2_fu_152">2, 0, 2, 0</column>
<column name="mul_ln3_2_reg_724">32, 0, 32, 0</column>
<column name="mul_ln3_6_reg_734">32, 0, 32, 0</column>
<column name="mul_ln3_7_mid2_reg_769">32, 0, 32, 0</column>
<column name="p_cast3_mid2_reg_753">32, 0, 32, 0</column>
<column name="p_cast3_mid2_v_reg_748">2, 0, 32, 30</column>
<column name="reg_322">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, extend_matrix, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, extend_matrix, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, extend_matrix, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
