DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "dataor_1"
duLibraryName "mci_top_lib"
duName "mci_top_dataor"
elements [
]
mwi 0
uid 2242,0
)
(Instance
name "decodemci_1"
duLibraryName "mci_top_lib"
duName "mci_top_decodemci"
elements [
]
mwi 0
uid 2538,0
)
(Instance
name "mci_1"
duLibraryName "mci_top_lib"
duName "mci_topmci"
elements [
]
mwi 0
uid 3160,0
)
(Instance
name "reset_1"
duLibraryName "mci_top_lib"
duName "mci_top_reset"
elements [
]
mwi 0
uid 3394,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.2a (Build 3)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top\\scm.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top\\scm.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "scm"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top"
)
(vvPair
variable "d_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top"
)
(vvPair
variable "date"
value "12/04/2023"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "mci_top"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "scm.bd"
)
(vvPair
variable "f_logical"
value "scm.bd"
)
(vvPair
variable "f_noext"
value "scm"
)
(vvPair
variable "graphical_source_author"
value "droogm"
)
(vvPair
variable "graphical_source_date"
value "04/12/23"
)
(vvPair
variable "graphical_source_group"
value "Domain Users"
)
(vvPair
variable "graphical_source_time"
value "13:08:38"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "COVNETICSDT17"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "mci_top_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/MCI_TOP/mci_top_lib/designcheck"
)
(vvPair
variable "library_downstream_QuestaSimCompiler"
value "$HDS_PROJECT_DIR/MCI_TOP/mci_top_lib/work"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "mci_top"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top\\scm.bd"
)
(vvPair
variable "p_logical"
value "C:\\FDAS_WORK_AREA\\FDAS_AGILEX\\Library_PI17_2_DDR_FOP\\MCI_TOP\\mci_top_lib\\hds\\mci_top\\scm.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "fdas"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "<TBD>"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "scm"
)
(vvPair
variable "this_file_logical"
value "scm"
)
(vvPair
variable "time"
value "13:39:14"
)
(vvPair
variable "unit"
value "mci_top"
)
(vvPair
variable "user"
value "droogm"
)
(vvPair
variable "version"
value "2012.2a (Build 3)"
)
(vvPair
variable "view"
value "scm"
)
(vvPair
variable "year"
value "2023"
)
(vvPair
variable "yy"
value "23"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (PortIoIn
uid 109,0
shape (CompositeShape
uid 110,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 111,0
sl 0
ro 270
xt "9000,-22375,10500,-21625"
)
(Line
uid 112,0
sl 0
ro 270
xt "10500,-22000,11000,-22000"
pts [
"10500,-22000"
"11000,-22000"
]
)
]
)
sf 1
tg (WTG
uid 113,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 114,0
va (VaSet
)
xt "0,-22500,8000,-21500"
st "mcaddr_pcif : (21:0)"
ju 2
blo "8000,-21700"
tm "WireNameMgr"
)
)
)
*2 (PortIoIn
uid 115,0
shape (CompositeShape
uid 116,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 117,0
sl 0
ro 270
xt "9000,-20375,10500,-19625"
)
(Line
uid 118,0
sl 0
ro 270
xt "10500,-20000,11000,-20000"
pts [
"10500,-20000"
"11000,-20000"
]
)
]
)
sf 1
tg (WTG
uid 119,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
)
xt "4100,-20500,8000,-19500"
st "mccs_pcif"
ju 2
blo "8000,-19700"
tm "WireNameMgr"
)
)
)
*3 (PortIoIn
uid 121,0
shape (CompositeShape
uid 122,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 123,0
sl 0
ro 270
xt "9000,11625,10500,12375"
)
(Line
uid 124,0
sl 0
ro 270
xt "10500,12000,11000,12000"
pts [
"10500,12000"
"11000,12000"
]
)
]
)
sf 1
tg (WTG
uid 125,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 126,0
va (VaSet
)
xt "5100,11500,8000,12500"
st "clk_mc"
ju 2
blo "8000,12300"
tm "WireNameMgr"
)
)
)
*4 (PortIoIn
uid 127,0
shape (CompositeShape
uid 128,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 129,0
sl 0
ro 270
xt "9000,12625,10500,13375"
)
(Line
uid 130,0
sl 0
ro 270
xt "10500,13000,11000,13000"
pts [
"10500,13000"
"11000,13000"
]
)
]
)
sf 1
tg (WTG
uid 131,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 132,0
va (VaSet
)
xt "4400,12500,8000,13500"
st "rst_mc_n"
ju 2
blo "8000,13300"
tm "WireNameMgr"
)
)
)
*5 (Net
uid 149,0
lang 2
decl (Decl
n "mcaddr_pcif"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 6
suid 3,0
)
declText (MLText
uid 150,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-11400,-3500,-10600"
st "mcaddr_pcif         : std_logic_vector(21 downto 0)"
)
)
*6 (Net
uid 159,0
lang 2
decl (Decl
n "mccs_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 5,0
)
declText (MLText
uid 160,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-10600,-14000,-9800"
st "mccs_pcif           : std_logic"
)
)
*7 (Net
uid 169,0
lang 2
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 7,0
)
declText (MLText
uid 170,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-15400,-14000,-14600"
st "clk_mc              : std_logic"
)
)
*8 (Net
uid 179,0
lang 2
decl (Decl
n "rst_mc_n"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 9,0
)
declText (MLText
uid 180,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-4200,-14000,-3400"
st "rst_mc_n            : std_logic"
)
)
*9 (PortIoIn
uid 181,0
shape (CompositeShape
uid 182,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 183,0
sl 0
ro 270
xt "9000,-9375,10500,-8625"
)
(Line
uid 184,0
sl 0
ro 270
xt "10500,-9000,11000,-9000"
pts [
"10500,-9000"
"11000,-9000"
]
)
]
)
sf 1
tg (WTG
uid 185,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 186,0
va (VaSet
)
xt "3200,-9500,8000,-8500"
st "mcrwn_pcif"
ju 2
blo "8000,-8700"
tm "WireNameMgr"
)
)
)
*10 (PortIoIn
uid 187,0
shape (CompositeShape
uid 188,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 189,0
sl 0
ro 270
xt "9000,-8375,10500,-7625"
)
(Line
uid 190,0
sl 0
ro 270
xt "10500,-8000,11000,-8000"
pts [
"10500,-8000"
"11000,-8000"
]
)
]
)
sf 1
tg (WTG
uid 191,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 192,0
va (VaSet
)
xt "-500,-8500,8000,-7500"
st "mcdatain_pcif : (31:0)"
ju 2
blo "8000,-7700"
tm "WireNameMgr"
)
)
)
*11 (Net
uid 201,0
lang 2
decl (Decl
n "mcrwn_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 11,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-6600,-14000,-5800"
st "mcrwn_pcif          : std_logic"
)
)
*12 (Net
uid 211,0
lang 2
decl (Decl
n "mcdatain_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 13,0
)
declText (MLText
uid 212,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-9800,-3500,-9000"
st "mcdatain_pcif       : std_logic_vector(31 downto 0)"
)
)
*13 (PortIoOut
uid 225,0
shape (CompositeShape
uid 226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 227,0
sl 0
ro 270
xt "100500,22625,102000,23375"
)
(Line
uid 228,0
sl 0
ro 270
xt "100000,23000,100500,23000"
pts [
"100000,23000"
"100500,23000"
]
)
]
)
sf 1
tg (WTG
uid 229,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
)
xt "103000,22500,111900,23500"
st "mcdataout_pcif : (31:0)"
blo "103000,23300"
tm "WireNameMgr"
)
)
)
*14 (Net
uid 239,0
lang 2
decl (Decl
n "mcdataout_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 15,0
)
declText (MLText
uid 240,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,6200,-3500,7000"
st "mcdataout_pcif      : std_logic_vector(31 downto 0)"
)
)
*15 (PortIoOut
uid 243,0
shape (CompositeShape
uid 244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 245,0
sl 0
ro 270
xt "103500,-22375,105000,-21625"
)
(Line
uid 246,0
sl 0
ro 270
xt "103000,-22000,103500,-22000"
pts [
"103000,-22000"
"103500,-22000"
]
)
]
)
sf 1
tg (WTG
uid 247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
)
xt "106000,-22500,110100,-21500"
st "mcms_ctrl"
blo "106000,-21700"
tm "WireNameMgr"
)
)
)
*16 (PortIoOut
uid 249,0
shape (CompositeShape
uid 250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 251,0
sl 0
ro 270
xt "103500,-21375,105000,-20625"
)
(Line
uid 252,0
sl 0
ro 270
xt "103000,-21000,103500,-21000"
pts [
"103000,-21000"
"103500,-21000"
]
)
]
)
sf 1
tg (WTG
uid 253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
)
xt "106000,-21500,110600,-20500"
st "mcms_conv"
blo "106000,-20700"
tm "WireNameMgr"
)
)
)
*17 (PortIoOut
uid 255,0
shape (CompositeShape
uid 256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 257,0
sl 0
ro 270
xt "103500,-20375,105000,-19625"
)
(Line
uid 258,0
sl 0
ro 270
xt "103000,-20000,103500,-20000"
pts [
"103000,-20000"
"103500,-20000"
]
)
]
)
sf 1
tg (WTG
uid 259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
)
xt "106000,-20500,110900,-19500"
st "mcms_hsum"
blo "106000,-19700"
tm "WireNameMgr"
)
)
)
*18 (Net
uid 285,0
lang 2
decl (Decl
n "mcms_ctrl"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 19,0
)
declText (MLText
uid 286,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,7800,-14000,8600"
st "mcms_ctrl           : std_logic"
)
)
*19 (Net
uid 287,0
lang 2
decl (Decl
n "mcms_conv"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 20,0
)
declText (MLText
uid 288,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,7000,-14000,7800"
st "mcms_conv           : std_logic"
)
)
*20 (Net
uid 289,0
lang 2
decl (Decl
n "mcms_hsum"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 21,0
)
declText (MLText
uid 290,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,8600,-14000,9400"
st "mcms_hsum           : std_logic"
)
)
*21 (PortIoIn
uid 291,0
shape (CompositeShape
uid 292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 293,0
sl 0
ro 270
xt "9000,-6375,10500,-5625"
)
(Line
uid 294,0
sl 0
ro 270
xt "10500,-6000,11000,-6000"
pts [
"10500,-6000"
"11000,-6000"
]
)
]
)
sf 1
tg (WTG
uid 295,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 296,0
va (VaSet
)
xt "1100,-6500,8000,-5500"
st "product_id : (15:0)"
ju 2
blo "8000,-5700"
tm "WireNameMgr"
)
)
)
*22 (Net
uid 317,0
lang 2
decl (Decl
n "product_id"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 13
suid 23,0
)
declText (MLText
uid 318,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-5800,-3500,-5000"
st "product_id          : std_logic_vector(15 downto 0)"
)
)
*23 (PortIoIn
uid 339,0
shape (CompositeShape
uid 340,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 341,0
sl 0
ro 270
xt "9000,1625,10500,2375"
)
(Line
uid 342,0
sl 0
ro 270
xt "10500,2000,11000,2000"
pts [
"10500,2000"
"11000,2000"
]
)
]
)
sf 1
tg (WTG
uid 343,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 344,0
va (VaSet
)
xt "2500,1500,8000,2500"
st "ddr_1_cal_fail"
ju 2
blo "8000,2300"
tm "WireNameMgr"
)
)
)
*24 (PortIoIn
uid 345,0
shape (CompositeShape
uid 346,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 347,0
sl 0
ro 270
xt "9000,2625,10500,3375"
)
(Line
uid 348,0
sl 0
ro 270
xt "10500,3000,11000,3000"
pts [
"10500,3000"
"11000,3000"
]
)
]
)
sf 1
tg (WTG
uid 349,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 350,0
va (VaSet
)
xt "1900,2500,8000,3500"
st "ddr_1_cal_pass"
ju 2
blo "8000,3300"
tm "WireNameMgr"
)
)
)
*25 (PortIoIn
uid 351,0
shape (CompositeShape
uid 352,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 353,0
sl 0
ro 270
xt "9000,3625,10500,4375"
)
(Line
uid 354,0
sl 0
ro 270
xt "10500,4000,11000,4000"
pts [
"10500,4000"
"11000,4000"
]
)
]
)
sf 1
tg (WTG
uid 355,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 356,0
va (VaSet
)
xt "2500,3500,8000,4500"
st "ddr_2_cal_fail"
ju 2
blo "8000,4300"
tm "WireNameMgr"
)
)
)
*26 (PortIoIn
uid 357,0
shape (CompositeShape
uid 358,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 359,0
sl 0
ro 270
xt "9000,4625,10500,5375"
)
(Line
uid 360,0
sl 0
ro 270
xt "10500,5000,11000,5000"
pts [
"10500,5000"
"11000,5000"
]
)
]
)
sf 1
tg (WTG
uid 361,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 362,0
va (VaSet
)
xt "1900,4500,8000,5500"
st "ddr_2_cal_pass"
ju 2
blo "8000,5300"
tm "WireNameMgr"
)
)
)
*27 (Net
uid 395,0
lang 2
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 32,0
)
declText (MLText
uid 396,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-14600,-14000,-13800"
st "ddr_1_cal_fail      : std_logic"
)
)
*28 (Net
uid 397,0
lang 2
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 33,0
)
declText (MLText
uid 398,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-13800,-14000,-13000"
st "ddr_1_cal_pass      : std_logic"
)
)
*29 (Net
uid 399,0
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 34,0
)
declText (MLText
uid 400,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-13000,-14000,-12200"
st "ddr_2_cal_fail      : std_logic"
)
)
*30 (Net
uid 401,0
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 35,0
)
declText (MLText
uid 402,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-12200,-14000,-11400"
st "ddr_2_cal_pass      : std_logic"
)
)
*31 (PortIoOut
uid 403,0
shape (CompositeShape
uid 404,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 405,0
sl 0
ro 270
xt "104500,-14375,106000,-13625"
)
(Line
uid 406,0
sl 0
ro 270
xt "104000,-14000,104500,-14000"
pts [
"104000,-14000"
"104500,-14000"
]
)
]
)
sf 1
tg (WTG
uid 407,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 408,0
va (VaSet
)
xt "107000,-14500,111400,-13500"
st "ctrl_resetn"
blo "107000,-13700"
tm "WireNameMgr"
)
)
)
*32 (PortIoOut
uid 409,0
shape (CompositeShape
uid 410,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 411,0
sl 0
ro 270
xt "104500,-13375,106000,-12625"
)
(Line
uid 412,0
sl 0
ro 270
xt "104000,-13000,104500,-13000"
pts [
"104000,-13000"
"104500,-13000"
]
)
]
)
sf 1
tg (WTG
uid 413,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 414,0
va (VaSet
)
xt "107000,-13500,111300,-12500"
st "cld_resetn"
blo "107000,-12700"
tm "WireNameMgr"
)
)
)
*33 (PortIoOut
uid 415,0
shape (CompositeShape
uid 416,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 417,0
sl 0
ro 270
xt "104500,-12375,106000,-11625"
)
(Line
uid 418,0
sl 0
ro 270
xt "104000,-12000,104500,-12000"
pts [
"104000,-12000"
"104500,-12000"
]
)
]
)
sf 1
tg (WTG
uid 419,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 420,0
va (VaSet
)
xt "107000,-12500,111900,-11500"
st "conv_resetn"
blo "107000,-11700"
tm "WireNameMgr"
)
)
)
*34 (PortIoOut
uid 421,0
shape (CompositeShape
uid 422,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 423,0
sl 0
ro 270
xt "104500,-11375,106000,-10625"
)
(Line
uid 424,0
sl 0
ro 270
xt "104000,-11000,104500,-11000"
pts [
"104000,-11000"
"104500,-11000"
]
)
]
)
sf 1
tg (WTG
uid 425,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 426,0
va (VaSet
)
xt "107000,-11500,112200,-10500"
st "hsum_resetn"
blo "107000,-10700"
tm "WireNameMgr"
)
)
)
*35 (PortIoOut
uid 427,0
shape (CompositeShape
uid 428,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 429,0
sl 0
ro 270
xt "104500,-9375,106000,-8625"
)
(Line
uid 430,0
sl 0
ro 270
xt "104000,-9000,104500,-9000"
pts [
"104000,-9000"
"104500,-9000"
]
)
]
)
sf 1
tg (WTG
uid 431,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 432,0
va (VaSet
)
xt "107000,-9500,112600,-8500"
st "ddrif_1_resetn"
blo "107000,-8700"
tm "WireNameMgr"
)
)
)
*36 (PortIoOut
uid 433,0
shape (CompositeShape
uid 434,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 435,0
sl 0
ro 270
xt "104500,-8375,106000,-7625"
)
(Line
uid 436,0
sl 0
ro 270
xt "104000,-8000,104500,-8000"
pts [
"104000,-8000"
"104500,-8000"
]
)
]
)
sf 1
tg (WTG
uid 437,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 438,0
va (VaSet
)
xt "107000,-8500,112600,-7500"
st "ddrif_2_resetn"
blo "107000,-7700"
tm "WireNameMgr"
)
)
)
*37 (PortIoOut
uid 439,0
shape (CompositeShape
uid 440,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 441,0
sl 0
ro 270
xt "104500,-4375,106000,-3625"
)
(Line
uid 442,0
sl 0
ro 270
xt "104000,-4000,104500,-4000"
pts [
"104000,-4000"
"104500,-4000"
]
)
]
)
sf 1
tg (WTG
uid 443,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 444,0
va (VaSet
)
xt "107000,-4500,112200,-3500"
st "ddr_1_resetn"
blo "107000,-3700"
tm "WireNameMgr"
)
)
)
*38 (Net
uid 517,0
lang 2
decl (Decl
n "cld_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 45,0
)
declText (MLText
uid 518,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-200,-14000,600"
st "cld_resetn          : std_logic"
)
)
*39 (Net
uid 519,0
lang 2
decl (Decl
n "ctrl_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 46,0
)
declText (MLText
uid 520,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,1400,-14000,2200"
st "ctrl_resetn         : std_logic"
)
)
*40 (Net
uid 521,0
lang 2
decl (Decl
n "conv_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 47,0
)
declText (MLText
uid 522,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,600,-14000,1400"
st "conv_resetn         : std_logic"
)
)
*41 (Net
uid 523,0
lang 2
decl (Decl
n "hsum_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 48,0
)
declText (MLText
uid 524,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,5400,-14000,6200"
st "hsum_resetn         : std_logic"
)
)
*42 (Net
uid 525,0
lang 2
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 49,0
)
declText (MLText
uid 526,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,3000,-14000,3800"
st "ddrif_1_resetn      : std_logic"
)
)
*43 (Net
uid 527,0
lang 2
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 50,0
)
declText (MLText
uid 528,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,3800,-14000,4600"
st "ddrif_2_resetn      : std_logic"
)
)
*44 (Net
uid 529,0
lang 2
decl (Decl
n "ddr_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 51,0
)
declText (MLText
uid 530,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,2200,-14000,3000"
st "ddr_1_resetn        : std_logic"
)
)
*45 (PortIoIn
uid 533,0
shape (CompositeShape
uid 534,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 535,0
sl 0
ro 270
xt "9000,23625,10500,24375"
)
(Line
uid 536,0
sl 0
ro 270
xt "10500,24000,11000,24000"
pts [
"10500,24000"
"11000,24000"
]
)
]
)
sf 1
tg (WTG
uid 537,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "-800,23500,8000,24500"
st "mcdataout_ctrl : (31:0)"
ju 2
blo "8000,24300"
tm "WireNameMgr"
)
)
)
*46 (PortIoIn
uid 539,0
shape (CompositeShape
uid 540,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 541,0
sl 0
ro 270
xt "9000,24625,10500,25375"
)
(Line
uid 542,0
sl 0
ro 270
xt "10500,25000,11000,25000"
pts [
"10500,25000"
"11000,25000"
]
)
]
)
sf 1
tg (WTG
uid 543,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "-1300,24500,8000,25500"
st "mcdataout_conv : (31:0)"
ju 2
blo "8000,25300"
tm "WireNameMgr"
)
)
)
*47 (PortIoIn
uid 545,0
shape (CompositeShape
uid 546,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 547,0
sl 0
ro 270
xt "9000,25625,10500,26375"
)
(Line
uid 548,0
sl 0
ro 270
xt "10500,26000,11000,26000"
pts [
"10500,26000"
"11000,26000"
]
)
]
)
sf 1
tg (WTG
uid 549,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 550,0
va (VaSet
)
xt "-1600,25500,8000,26500"
st "mcdataout_hsum : (31:0)"
ju 2
blo "8000,26300"
tm "WireNameMgr"
)
)
)
*48 (Net
uid 575,0
lang 2
decl (Decl
n "mcdataout_ctrl"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 56,0
)
declText (MLText
uid 576,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-8200,-3500,-7400"
st "mcdataout_ctrl      : std_logic_vector(31 downto 0)"
)
)
*49 (Net
uid 577,0
lang 2
decl (Decl
n "mcdataout_conv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 57,0
)
declText (MLText
uid 578,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-9000,-3500,-8200"
st "mcdataout_conv      : std_logic_vector(31 downto 0)"
)
)
*50 (Net
uid 579,0
lang 2
decl (Decl
n "mcdataout_hsum"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 58,0
)
declText (MLText
uid 580,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-7400,-3500,-6600"
st "mcdataout_hsum      : std_logic_vector(31 downto 0)"
)
)
*51 (Net
uid 791,0
lang 1
decl (Decl
n "mcms_topmciI_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 64,0
)
declText (MLText
uid 792,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,30400,-10500,31200"
st "signal mcms_topmciI_1_s    : std_logic"
)
)
*52 (Net
uid 892,0
lang 1
decl (Decl
n "mcdataout_mci_top_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 56
suid 66,0
)
declText (MLText
uid 893,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,29600,0,30400"
st "signal mcdataout_mci_top_s : std_logic_vector(31 downto 0)"
)
)
*53 (PortIoIn
uid 1306,0
shape (CompositeShape
uid 1307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1308,0
sl 0
ro 270
xt "9000,20625,10500,21375"
)
(Line
uid 1309,0
sl 0
ro 270
xt "10500,21000,11000,21000"
pts [
"10500,21000"
"11000,21000"
]
)
]
)
sf 1
tg (WTG
uid 1310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1311,0
va (VaSet
)
xt "5500,20500,8000,21500"
st "resetn"
ju 2
blo "8000,21300"
tm "WireNameMgr"
)
)
)
*54 (Net
uid 1326,0
lang 2
decl (Decl
n "resetn"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 86,0
)
declText (MLText
uid 1327,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-5000,-14000,-4200"
st "resetn              : std_logic"
)
)
*55 (PortIoOut
uid 1745,0
shape (CompositeShape
uid 1746,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1747,0
sl 0
ro 270
xt "104500,-6375,106000,-5625"
)
(Line
uid 1748,0
sl 0
ro 270
xt "104000,-6000,104500,-6000"
pts [
"104000,-6000"
"104500,-6000"
]
)
]
)
sf 1
tg (WTG
uid 1749,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1750,0
va (VaSet
)
xt "107000,-6500,113600,-5500"
st "ddrif_pcie_resetn"
blo "107000,-5700"
tm "WireNameMgr"
)
)
)
*56 (Net
uid 1757,0
lang 2
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 97,0
)
declText (MLText
uid 1758,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,4600,-14000,5400"
st "ddrif_pcie_resetn   : std_logic"
)
)
*57 (PortIoIn
uid 2049,0
shape (CompositeShape
uid 2050,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2051,0
sl 0
ro 270
xt "9000,-4375,10500,-3625"
)
(Line
uid 2052,0
sl 0
ro 270
xt "10500,-4000,11000,-4000"
pts [
"10500,-4000"
"11000,-4000"
]
)
]
)
sf 1
tg (WTG
uid 2053,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2054,0
va (VaSet
)
xt "-400,-4500,8000,-3500"
st "core_revision : (15:0)"
ju 2
blo "8000,-3700"
tm "WireNameMgr"
)
)
)
*58 (Net
uid 2061,0
lang 2
decl (Decl
n "core_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 16
suid 100,0
)
declText (MLText
uid 2062,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-3400,-3500,-2600"
st "core_revision       : std_logic_vector(15 downto 0)"
)
)
*59 (PortIoIn
uid 2063,0
shape (CompositeShape
uid 2064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2065,0
sl 0
ro 270
xt "9000,-5375,10500,-4625"
)
(Line
uid 2066,0
sl 0
ro 270
xt "10500,-5000,11000,-5000"
pts [
"10500,-5000"
"11000,-5000"
]
)
]
)
sf 1
tg (WTG
uid 2067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2068,0
va (VaSet
)
xt "-200,-5500,8000,-4500"
st "core_version : (15:0)"
ju 2
blo "8000,-4700"
tm "WireNameMgr"
)
)
)
*60 (Net
uid 2075,0
lang 2
decl (Decl
n "core_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 17
suid 101,0
)
declText (MLText
uid 2076,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-2600,-3500,-1800"
st "core_version        : std_logic_vector(15 downto 0)"
)
)
*61 (PortIoIn
uid 2077,0
shape (CompositeShape
uid 2078,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2079,0
sl 0
ro 270
xt "9000,-2375,10500,-1625"
)
(Line
uid 2080,0
sl 0
ro 270
xt "10500,-2000,11000,-2000"
pts [
"10500,-2000"
"11000,-2000"
]
)
]
)
sf 1
tg (WTG
uid 2081,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2082,0
va (VaSet
)
xt "100,-2500,8000,-1500"
st "top_revision : (15:0)"
ju 2
blo "8000,-1700"
tm "WireNameMgr"
)
)
)
*62 (Net
uid 2089,0
lang 2
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 18
suid 102,0
)
declText (MLText
uid 2090,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-1800,-3500,-1000"
st "top_revision        : std_logic_vector(15 downto 0)"
)
)
*63 (PortIoIn
uid 2091,0
shape (CompositeShape
uid 2092,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2093,0
sl 0
ro 270
xt "9000,-3375,10500,-2625"
)
(Line
uid 2094,0
sl 0
ro 270
xt "10500,-3000,11000,-3000"
pts [
"10500,-3000"
"11000,-3000"
]
)
]
)
sf 1
tg (WTG
uid 2095,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2096,0
va (VaSet
)
xt "300,-3500,8000,-2500"
st "top_version : (15:0)"
ju 2
blo "8000,-2700"
tm "WireNameMgr"
)
)
)
*64 (Net
uid 2103,0
lang 2
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 19
suid 103,0
)
declText (MLText
uid 2104,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,-1000,-3500,-200"
st "top_version         : std_logic_vector(15 downto 0)"
)
)
*65 (Grouping
uid 2140,0
optionalChildren [
*66 (CommentText
uid 2142,0
shape (Rectangle
uid 2143,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,59402,91000,63602"
)
oxt "46000,41000,51000,42000"
text (MLText
uid 2144,0
va (VaSet
bg "0,0,0"
)
xt "86200,61002,88300,62002"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*67 (CommentText
uid 2145,0
shape (Rectangle
uid 2146,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,67802,96000,93000"
)
oxt "51000,43000,56000,49000"
text (MLText
uid 2147,0
va (VaSet
bg "0,0,0"
)
xt "91300,68002,95700,88002"
st "
12/04/2023

09/04/2023

06/05/2022




26/03/2020

24/03/2020









"
tm "CommentText"
wrapOption 3
visibleHeight 25198
visibleWidth 5000
)
position 3
ignorePrefs 1
titleBlock 1
)
*68 (CommentText
uid 2148,0
shape (Rectangle
uid 2149,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,63602,88000,67802"
)
oxt "46000,42000,48000,43000"
text (MLText
uid 2150,0
va (VaSet
bg "0,0,0"
)
xt "86000,65202,88000,66202"
st "
Rev:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 2000
)
position 4
ignorePrefs 1
titleBlock 1
)
*69 (CommentText
uid 2151,0
shape (Rectangle
uid 2152,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,67802,88000,93000"
)
oxt "46000,43000,48000,49000"
text (MLText
uid 2153,0
va (VaSet
bg "0,0,0"
)
xt "86300,68002,87700,88002"
st "
2.2

2.1

2.0




0.6

0.5
0.4
0.3
0.2

0.1




"
tm "CommentText"
wrapOption 3
visibleHeight 25198
visibleWidth 2000
)
position 3
ignorePrefs 1
titleBlock 1
)
*70 (CommentText
uid 2154,0
shape (Rectangle
uid 2155,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,67802,91000,93000"
)
oxt "48000,43000,51000,49000"
text (MLText
uid 2156,0
va (VaSet
bg "0,0,0"
)
xt "88350,68002,90650,88002"
st "
RMD

RMD

RMD




RJH

RJH









"
tm "CommentText"
wrapOption 3
visibleHeight 25198
visibleWidth 3000
)
position 3
ignorePrefs 1
titleBlock 1
)
*71 (CommentText
uid 2157,0
shape (Rectangle
uid 2158,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,55202,91000,59402"
)
oxt "46000,40000,51000,41000"
text (MLText
uid 2159,0
va (VaSet
bg "0,0,0"
)
xt "86200,56802,88300,57802"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*72 (CommentText
uid 2160,0
shape (Rectangle
uid 2161,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,51002,113000,55202"
)
oxt "51000,39000,73000,40000"
text (MLText
uid 2162,0
va (VaSet
bg "0,0,0"
)
xt "91200,52602,93700,53602"
st "
FDAS
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*73 (CommentText
uid 2163,0
shape (Rectangle
uid 2164,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "86000,51002,91000,55202"
)
oxt "46000,39000,51000,40000"
text (MLText
uid 2165,0
va (VaSet
bg "0,0,0"
)
xt "86200,52602,89200,53602"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 5000
)
position 1
ignorePrefs 1
titleBlock 1
)
*74 (CommentText
uid 2166,0
shape (Rectangle
uid 2167,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "88000,63602,91000,67802"
)
oxt "48000,42000,51000,43000"
text (MLText
uid 2168,0
va (VaSet
bg "0,0,0"
)
xt "88550,65202,90450,66202"
st "
Eng:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 3000
)
position 4
ignorePrefs 1
titleBlock 1
)
*75 (CommentText
uid 2169,0
shape (Rectangle
uid 2170,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,67802,113000,93000"
)
oxt "56000,43000,73000,49000"
text (MLText
uid 2171,0
va (VaSet
bg "0,0,0"
)
xt "96200,68002,112400,86002"
st "
Inverted the sense of the Resets from MCI
so they are not asserted at powerup
Separate resets for four DDR Controllers
and DDRIF2 modules
Added MSIX Address decode & Reset Control,
Reset for DDR Controller #2 and DDR Controller
Reset Done signals
Corrected typo in 'top_revision' port on 'mci_topmci'.
Added TOP version and revision.
Changed ddr_2_resetn to ddrif_pcie_resetn.
MCADDR_PCIF now only 22 bits.
Added ANDing of individual module resets with the system reset.
Initial revision.


"
tm "CommentText"
wrapOption 3
visibleHeight 25198
visibleWidth 17000
)
ignorePrefs 1
titleBlock 1
)
*76 (CommentText
uid 2172,0
shape (Rectangle
uid 2173,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,55202,113000,59402"
)
oxt "51000,40000,73000,41000"
text (MLText
uid 2174,0
va (VaSet
bg "0,0,0"
)
xt "91200,56802,99000,57802"
st "
MCI_TOP Top Level
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*77 (CommentText
uid 2175,0
shape (Rectangle
uid 2176,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "54000,51002,86000,93000"
)
oxt "14000,39000,46000,49000"
text (MLText
uid 2177,0
va (VaSet
font "Courier New,6,0"
)
xt "54600,67101,85400,76901"
st "
  
           __
        ,/'__`\\                             _     _
       ,/ /  )_)   _   _   _   ___     __  | |__ (_)   __    ___
       ( (    _  /' `\\\\ \\ / //' _ `\\ /'__`\\|  __)| | /'__`)/',__)
       '\\ \\__) )( (_) )\\ ' / | ( ) |(  ___/| |_, | |( (___ \\__, \\
        '\\___,/  \\___/  \\_/  (_) (_)`\\____)(___,)(_)`\\___,)(____/


Copyright (c) Covnetics Limited %year All Rights Reserved. The information
contained herein remains the property of Covnetics Limited and may not be
copied or reproduced in any format or medium without the written consent
of Covnetics Limited.


"
tm "CommentText"
wrapOption 3
visibleHeight 41998
visibleWidth 32000
)
position 4
titleBlock 1
)
*78 (CommentText
uid 2178,0
shape (Rectangle
uid 2179,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,59402,113000,63602"
)
oxt "51000,41000,73000,42000"
text (MLText
uid 2180,0
va (VaSet
bg "0,0,0"
)
xt "91200,61002,102300,62002"
st "
%library/hds/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 22000
)
position 1
ignorePrefs 1
titleBlock 1
)
*79 (CommentText
uid 2181,0
shape (Rectangle
uid 2182,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "91000,63602,96000,67802"
)
oxt "51000,42000,56000,43000"
text (MLText
uid 2183,0
va (VaSet
bg "0,0,0"
)
xt "92400,65202,94600,66202"
st "
Date:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 5000
)
position 4
ignorePrefs 1
titleBlock 1
)
*80 (CommentText
uid 2184,0
shape (Rectangle
uid 2185,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,63602,113000,67802"
)
oxt "56000,42000,73000,43000"
text (MLText
uid 2186,0
va (VaSet
bg "0,0,0"
)
xt "101150,65202,107850,66202"
st "
Revision History:
"
tm "CommentText"
wrapOption 3
visibleHeight 4200
visibleWidth 17000
)
position 4
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 2141,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "54000,51001,113000,93001"
)
oxt "14000,39000,73000,49000"
)
*81 (SaComponent
uid 2242,0
optionalChildren [
*82 (CptPort
uid 2222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2223,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,24625,75000,25375"
)
tg (CPTG
uid 2224,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2225,0
va (VaSet
)
xt "76000,24500,85100,25500"
st "mcdataout_conv : (31:0)"
blo "76000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout_conv"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 27
suid 6,0
)
)
)
*83 (CptPort
uid 2226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2227,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,23625,75000,24375"
)
tg (CPTG
uid 2228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2229,0
va (VaSet
)
xt "76000,23500,84700,24500"
st "mcdataout_ctrl : (31:0)"
blo "76000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout_ctrl"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 26
suid 7,0
)
)
)
*84 (CptPort
uid 2230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2231,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,25625,75000,26375"
)
tg (CPTG
uid 2232,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2233,0
va (VaSet
)
xt "76000,25500,85400,26500"
st "mcdataout_hsum : (31:0)"
blo "76000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout_hsum"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 28
suid 8,0
)
)
)
*85 (CptPort
uid 2234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2235,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,22625,75000,23375"
)
tg (CPTG
uid 2236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2237,0
va (VaSet
)
xt "76000,22500,86200,23500"
st "mcdataout_mci_top : (31:0)"
blo "76000,23300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "mcdataout_mci_top"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 32
suid 9,0
)
)
)
*86 (CptPort
uid 2238,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2239,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "99000,22625,99750,23375"
)
tg (CPTG
uid 2240,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2241,0
va (VaSet
)
xt "89200,22500,98000,23500"
st "mcdataout_pcif : (31:0)"
ju 2
blo "98000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mcdataout_pcif"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 7
suid 10,0
)
)
)
*87 (CptPort
uid 2704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2705,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "74250,26625,75000,27375"
)
tg (CPTG
uid 2706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2707,0
va (VaSet
)
xt "76000,26500,85400,27500"
st "mcdataout_msix : (31:0)"
blo "76000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "mcdataout_msix"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 6
suid 11,0
)
)
)
]
shape (Rectangle
uid 2243,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "75000,22000,99000,29000"
)
oxt "11000,19000,34000,26000"
ttg (MlTextGroup
uid 2244,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*88 (Text
uid 2245,0
va (VaSet
font "Arial,8,1"
)
xt "83700,27000,88800,28000"
st "mci_top_lib"
blo "83700,27800"
tm "BdLibraryNameMgr"
)
*89 (Text
uid 2246,0
va (VaSet
font "Arial,8,1"
)
xt "83700,28000,90300,29000"
st "mci_top_dataor"
blo "83700,28800"
tm "CptNameMgr"
)
*90 (Text
uid 2247,0
va (VaSet
font "Arial,8,1"
)
xt "83700,29000,87300,30000"
st "dataor_1"
blo "83700,29800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2248,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2249,0
text (MLText
uid 2250,0
va (VaSet
font "Courier New,8,0"
)
xt "75000,21000,75000,21000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2251,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "75250,27250,76750,28750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*91 (SaComponent
uid 2538,0
optionalChildren [
*92 (CptPort
uid 2510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2511,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-22375,24000,-21625"
)
tg (CPTG
uid 2512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2513,0
va (VaSet
)
xt "25000,-22500,32000,-21500"
st "MCADDR : (21:0)"
blo "25000,-21700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*93 (CptPort
uid 2514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2515,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "23250,-20375,24000,-19625"
)
tg (CPTG
uid 2516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2517,0
va (VaSet
)
xt "25000,-20500,27800,-19500"
st "MCCS"
blo "25000,-19700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCCS"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*94 (CptPort
uid 2518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2519,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "41000,-17375,41750,-16625"
)
tg (CPTG
uid 2520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2521,0
va (VaSet
)
xt "32400,-17500,40000,-16500"
st "MCMS_TOPMCI_1"
ju 2
blo "40000,-16700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCMS_TOPMCI_1"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*95 (CptPort
uid 2522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2523,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "41000,-22375,41750,-21625"
)
tg (CPTG
uid 2524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2525,0
va (VaSet
)
xt "33400,-22500,40000,-21500"
st "MCMS_CTRL_1"
ju 2
blo "40000,-21700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCMS_CTRL_1"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*96 (CptPort
uid 2526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2527,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "41000,-21375,41750,-20625"
)
tg (CPTG
uid 2528,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2529,0
va (VaSet
)
xt "33200,-21500,40000,-20500"
st "MCMS_CONV_1"
ju 2
blo "40000,-20700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCMS_CONV_1"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 5,0
)
)
)
*97 (CptPort
uid 2530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2531,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "41000,-20375,41750,-19625"
)
tg (CPTG
uid 2532,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2533,0
va (VaSet
)
xt "33100,-20500,40000,-19500"
st "MCMS_HSUM_1"
ju 2
blo "40000,-19700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCMS_HSUM_1"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*98 (CptPort
uid 2534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2535,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "41000,-19375,41750,-18625"
)
tg (CPTG
uid 2536,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2537,0
va (VaSet
)
xt "33600,-19500,40000,-18500"
st "MCMS_MSIX_1"
ju 2
blo "40000,-18700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCMS_MSIX_1"
t "std_logic"
o 5
suid 7,0
)
)
)
]
shape (Rectangle
uid 2539,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "24000,-23000,41000,-14000"
)
oxt "32000,15000,49000,24000"
ttg (MlTextGroup
uid 2540,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 2541,0
va (VaSet
font "Arial,8,1"
)
xt "28700,-16000,33800,-15000"
st "mci_top_lib"
blo "28700,-15200"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 2542,0
va (VaSet
font "Arial,8,1"
)
xt "28700,-15000,36900,-14000"
st "mci_top_decodemci"
blo "28700,-14200"
tm "CptNameMgr"
)
*101 (Text
uid 2543,0
va (VaSet
font "Arial,8,1"
)
xt "28700,-14000,34300,-13000"
st "decodemci_1"
blo "28700,-13200"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2544,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2545,0
text (MLText
uid 2546,0
va (VaSet
font "Courier New,8,0"
)
xt "24000,-30000,24000,-30000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 2547,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "24250,-15750,25750,-14250"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*102 (PortIoOut
uid 2548,0
shape (CompositeShape
uid 2549,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2550,0
sl 0
ro 270
xt "103500,-19375,105000,-18625"
)
(Line
uid 2551,0
sl 0
ro 270
xt "103000,-19000,103500,-19000"
pts [
"103000,-19000"
"103500,-19000"
]
)
]
)
sf 1
tg (WTG
uid 2552,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2553,0
va (VaSet
)
xt "106000,-19500,110700,-18500"
st "mcms_msix"
blo "106000,-18700"
tm "WireNameMgr"
)
)
)
*103 (Net
uid 2560,0
lang 1
decl (Decl
n "mcms_msix"
t "std_logic"
o 32
suid 105,0
)
declText (MLText
uid 2561,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,9400,-14000,10200"
st "mcms_msix           : std_logic"
)
)
*104 (PortIoIn
uid 2680,0
shape (CompositeShape
uid 2681,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2682,0
sl 0
ro 270
xt "9000,8625,10500,9375"
)
(Line
uid 2683,0
sl 0
ro 270
xt "10500,9000,11000,9000"
pts [
"10500,9000"
"11000,9000"
]
)
]
)
sf 1
tg (WTG
uid 2684,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2685,0
va (VaSet
)
xt "1200,8500,8000,9500"
st "ddr_1_reset_done"
ju 2
blo "8000,9300"
tm "WireNameMgr"
)
)
)
*105 (PortIoIn
uid 2686,0
shape (CompositeShape
uid 2687,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2688,0
sl 0
ro 270
xt "9000,9625,10500,10375"
)
(Line
uid 2689,0
sl 0
ro 270
xt "10500,10000,11000,10000"
pts [
"10500,10000"
"11000,10000"
]
)
]
)
sf 1
tg (WTG
uid 2690,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2691,0
va (VaSet
)
xt "1200,9500,8000,10500"
st "ddr_2_reset_done"
ju 2
blo "8000,10300"
tm "WireNameMgr"
)
)
)
*106 (Net
uid 2692,0
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 33
suid 106,0
)
declText (MLText
uid 2693,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,10200,-14000,11000"
st "ddr_1_reset_done    : std_logic"
)
)
*107 (Net
uid 2698,0
lang 1
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 34
suid 107,0
)
declText (MLText
uid 2699,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,11000,-14000,11800"
st "ddr_2_reset_done    : std_logic"
)
)
*108 (PortIoIn
uid 2708,0
shape (CompositeShape
uid 2709,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2710,0
sl 0
ro 270
xt "9000,26625,10500,27375"
)
(Line
uid 2711,0
sl 0
ro 270
xt "10500,27000,11000,27000"
pts [
"10500,27000"
"11000,27000"
]
)
]
)
sf 1
tg (WTG
uid 2712,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2713,0
va (VaSet
)
xt "-1400,26500,8000,27500"
st "mcdataout_msix : (31:0)"
ju 2
blo "8000,27300"
tm "WireNameMgr"
)
)
)
*109 (Net
uid 2714,0
decl (Decl
n "mcdataout_msix"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 108,0
)
declText (MLText
uid 2715,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,11800,-3500,12600"
st "mcdataout_msix      : std_logic_vector(31 DOWNTO 0)"
)
)
*110 (PortIoOut
uid 2907,0
shape (CompositeShape
uid 2908,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2909,0
sl 0
ro 270
xt "104500,-3375,106000,-2625"
)
(Line
uid 2910,0
sl 0
ro 270
xt "104000,-3000,104500,-3000"
pts [
"104000,-3000"
"104500,-3000"
]
)
]
)
sf 1
tg (WTG
uid 2911,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2912,0
va (VaSet
)
xt "107000,-3500,112200,-2500"
st "ddr_2_resetn"
blo "107000,-2700"
tm "WireNameMgr"
)
)
)
*111 (PortIoOut
uid 2913,0
shape (CompositeShape
uid 2914,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2915,0
sl 0
ro 270
xt "104500,-1375,106000,-625"
)
(Line
uid 2916,0
sl 0
ro 270
xt "104000,-1000,104500,-1000"
pts [
"104000,-1000"
"104500,-1000"
]
)
]
)
sf 1
tg (WTG
uid 2917,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2918,0
va (VaSet
)
xt "107000,-1500,112000,-500"
st "msix_resetn"
blo "107000,-700"
tm "WireNameMgr"
)
)
)
*112 (Net
uid 2919,0
decl (Decl
n "ddr_2_resetn"
t "std_logic"
o 36
suid 112,0
)
declText (MLText
uid 2920,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,12600,-14000,13400"
st "ddr_2_resetn        : std_logic"
)
)
*113 (Net
uid 2925,0
decl (Decl
n "msix_resetn"
t "std_logic"
o 37
suid 113,0
)
declText (MLText
uid 2926,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,13400,-14000,14200"
st "msix_resetn         : std_logic"
)
)
*114 (SaComponent
uid 3160,0
optionalChildren [
*115 (CptPort
uid 3008,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3009,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-10375,49000,-9625"
)
tg (CPTG
uid 3010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3011,0
va (VaSet
)
xt "50000,-10500,57000,-9500"
st "MCADDR : (19:0)"
blo "50000,-9700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCADDR"
t "std_logic_vector"
b "(19 downto 0)"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*116 (CptPort
uid 3012,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3013,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-8375,49000,-7625"
)
tg (CPTG
uid 3014,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3015,0
va (VaSet
)
xt "50000,-8500,57600,-7500"
st "MCDATAIN : (31:0)"
blo "50000,-7700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCDATAIN"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*117 (CptPort
uid 3016,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3017,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,11625,70750,12375"
)
tg (CPTG
uid 3018,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3019,0
va (VaSet
)
xt "60500,11500,69000,12500"
st "MCDATAOUT : (31:0)"
ju 2
blo "69000,12300"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MCDATAOUT"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*118 (CptPort
uid 3020,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3021,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-9375,49000,-8625"
)
tg (CPTG
uid 3022,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3023,0
va (VaSet
)
xt "50000,-9500,53700,-8500"
st "MCRWN"
blo "50000,-8700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCRWN"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 4,0
)
)
)
*119 (CptPort
uid 3024,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3025,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-17375,49000,-16625"
)
tg (CPTG
uid 3026,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3027,0
va (VaSet
)
xt "50000,-17500,52900,-16500"
st "MCMS"
blo "50000,-16700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "MCMS"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 5,0
)
)
)
*120 (CptPort
uid 3028,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3029,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,11625,49000,12375"
)
tg (CPTG
uid 3030,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3031,0
va (VaSet
)
xt "50000,11500,53600,12500"
st "CLK_MC"
blo "50000,12300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CLK_MC"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 6,0
)
)
)
*121 (CptPort
uid 3032,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3033,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,12625,49000,13375"
)
tg (CPTG
uid 3034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3035,0
va (VaSet
)
xt "50000,12500,54700,13500"
st "RST_MC_N"
blo "50000,13300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "RST_MC_N"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
)
*122 (CptPort
uid 3036,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3037,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-6375,49000,-5625"
)
tg (CPTG
uid 3038,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3039,0
va (VaSet
)
xt "50000,-6500,58600,-5500"
st "PRODUCT_ID : (15:0)"
blo "50000,-5700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "PRODUCT_ID"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
)
*123 (CptPort
uid 3040,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3041,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-5375,49000,-4625"
)
tg (CPTG
uid 3042,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3043,0
va (VaSet
)
xt "50000,-5500,60000,-4500"
st "CORE_VERSION : (15:0)"
blo "50000,-4700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CORE_VERSION"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 9
suid 9,0
)
)
)
*124 (CptPort
uid 3044,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3045,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-4375,49000,-3625"
)
tg (CPTG
uid 3046,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3047,0
va (VaSet
)
xt "50000,-4500,60200,-3500"
st "CORE_REVISION : (15:0)"
blo "50000,-3700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "CORE_REVISION"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 10
suid 10,0
)
)
)
*125 (CptPort
uid 3080,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3081,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,1625,49000,2375"
)
tg (CPTG
uid 3082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3083,0
va (VaSet
)
xt "50000,1500,57300,2500"
st "DDR_1_CAL_FAIL"
blo "50000,2300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_1_CAL_FAIL"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 19,0
)
)
)
*126 (CptPort
uid 3084,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3085,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,2625,49000,3375"
)
tg (CPTG
uid 3086,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3087,0
va (VaSet
)
xt "50000,2500,57700,3500"
st "DDR_1_CAL_PASS"
blo "50000,3300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_1_CAL_PASS"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 20,0
)
)
)
*127 (CptPort
uid 3088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3089,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,3625,49000,4375"
)
tg (CPTG
uid 3090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3091,0
va (VaSet
)
xt "50000,3500,57300,4500"
st "DDR_2_CAL_FAIL"
blo "50000,4300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_2_CAL_FAIL"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 21,0
)
)
)
*128 (CptPort
uid 3092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3093,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,4625,49000,5375"
)
tg (CPTG
uid 3094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3095,0
va (VaSet
)
xt "50000,4500,57700,5500"
st "DDR_2_CAL_PASS"
blo "50000,5300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_2_CAL_PASS"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 22,0
)
)
)
*129 (CptPort
uid 3096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3097,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-3375,49000,-2625"
)
tg (CPTG
uid 3098,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3099,0
va (VaSet
)
xt "50000,-3500,59300,-2500"
st "TOP_VERSION : (15:0)"
blo "50000,-2700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "TOP_VERSION"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 11
suid 23,0
)
)
)
*130 (CptPort
uid 3100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3101,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-2375,49000,-1625"
)
tg (CPTG
uid 3102,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3103,0
va (VaSet
)
xt "50000,-2500,59500,-1500"
st "TOP_REVISION : (15:0)"
blo "50000,-1700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "TOP_REVISION"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 12
suid 24,0
)
)
)
*131 (CptPort
uid 3104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3105,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,8625,49000,9375"
)
tg (CPTG
uid 3106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3107,0
va (VaSet
)
xt "50000,8500,59100,9500"
st "DDR_1_RESET_DONE"
blo "50000,9300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_1_RESET_DONE"
t "std_logic"
o 36
suid 25,0
)
)
)
*132 (CptPort
uid 3108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3109,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,9625,49000,10375"
)
tg (CPTG
uid 3110,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3111,0
va (VaSet
)
xt "50000,9500,59100,10500"
st "DDR_2_RESET_DONE"
blo "50000,10300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_2_RESET_DONE"
t "std_logic"
o 37
suid 26,0
)
)
)
*133 (CptPort
uid 3120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3121,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,-375,49000,375"
)
tg (CPTG
uid 3122,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3123,0
va (VaSet
)
xt "50000,-500,57300,500"
st "DDR_0_CAL_FAIL"
blo "50000,300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_0_CAL_FAIL"
t "std_logic"
o 27
suid 29,0
)
)
)
*134 (CptPort
uid 3124,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3125,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,625,49000,1375"
)
tg (CPTG
uid 3126,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3127,0
va (VaSet
)
xt "50000,500,57700,1500"
st "DDR_0_CAL_PASS"
blo "50000,1300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_0_CAL_PASS"
t "std_logic"
o 28
suid 30,0
)
)
)
*135 (CptPort
uid 3128,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3129,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,7625,49000,8375"
)
tg (CPTG
uid 3130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3131,0
va (VaSet
)
xt "50000,7500,59100,8500"
st "DDR_0_RESET_DONE"
blo "50000,8300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_0_RESET_DONE"
t "std_logic"
o 35
suid 31,0
)
)
)
*136 (CptPort
uid 3136,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3137,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,5625,49000,6375"
)
tg (CPTG
uid 3138,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3139,0
va (VaSet
)
xt "50000,5500,57300,6500"
st "DDR_3_CAL_FAIL"
blo "50000,6300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_3_CAL_FAIL"
t "std_logic"
o 33
suid 33,0
)
)
)
*137 (CptPort
uid 3140,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3141,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,6625,49000,7375"
)
tg (CPTG
uid 3142,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3143,0
va (VaSet
)
xt "50000,6500,57700,7500"
st "DDR_3_CAL_PASS"
blo "50000,7300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_3_CAL_PASS"
t "std_logic"
o 34
suid 34,0
)
)
)
*138 (CptPort
uid 3144,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3145,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "48250,10625,49000,11375"
)
tg (CPTG
uid 3146,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3147,0
va (VaSet
)
xt "50000,10500,59100,11500"
st "DDR_3_RESET_DONE"
blo "50000,11300"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "DDR_3_RESET_DONE"
t "std_logic"
o 38
suid 35,0
)
)
)
*139 (CptPort
uid 3577,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3578,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-13375,70750,-12625"
)
tg (CPTG
uid 3579,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3580,0
va (VaSet
)
xt "64000,-13500,69000,-12500"
st "CLD_RESET"
ju 2
blo "69000,-12700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "CLD_RESET"
t "std_logic"
o 14
suid 39,0
)
)
)
*140 (CptPort
uid 3581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3582,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-12375,70750,-11625"
)
tg (CPTG
uid 3583,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3584,0
va (VaSet
)
xt "62900,-12500,69000,-11500"
st "CONV_RESET"
ju 2
blo "69000,-11700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "CONV_RESET"
t "std_logic"
o 15
suid 40,0
)
)
)
*141 (CptPort
uid 3585,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3586,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-14375,70750,-13625"
)
tg (CPTG
uid 3587,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3588,0
va (VaSet
)
xt "63100,-14500,69000,-13500"
st "CTRL_RESET"
ju 2
blo "69000,-13700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "CTRL_RESET"
t "std_logic"
o 13
suid 41,0
)
)
)
*142 (CptPort
uid 3589,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3590,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-5375,70750,-4625"
)
tg (CPTG
uid 3591,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3592,0
va (VaSet
)
xt "62600,-5500,69000,-4500"
st "DDR_0_RESET"
ju 2
blo "69000,-4700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDR_0_RESET"
t "std_logic"
o 22
suid 42,0
)
)
)
*143 (CptPort
uid 3593,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3594,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-4375,70750,-3625"
)
tg (CPTG
uid 3595,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3596,0
va (VaSet
)
xt "62600,-4500,69000,-3500"
st "DDR_1_RESET"
ju 2
blo "69000,-3700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDR_1_RESET"
t "std_logic"
o 23
suid 43,0
)
)
)
*144 (CptPort
uid 3597,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3598,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-3375,70750,-2625"
)
tg (CPTG
uid 3599,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3600,0
va (VaSet
)
xt "62600,-3500,69000,-2500"
st "DDR_2_RESET"
ju 2
blo "69000,-2700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDR_2_RESET"
t "std_logic"
o 24
suid 44,0
)
)
)
*145 (CptPort
uid 3601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3602,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-2375,70750,-1625"
)
tg (CPTG
uid 3603,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3604,0
va (VaSet
)
xt "62600,-2500,69000,-1500"
st "DDR_3_RESET"
ju 2
blo "69000,-1700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDR_3_RESET"
t "std_logic"
o 25
suid 45,0
)
)
)
*146 (CptPort
uid 3605,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3606,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-10375,70750,-9625"
)
tg (CPTG
uid 3607,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3608,0
va (VaSet
)
xt "61900,-10500,69000,-9500"
st "DDRIF_0_RESET"
ju 2
blo "69000,-9700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDRIF_0_RESET"
t "std_logic"
o 17
suid 46,0
)
)
)
*147 (CptPort
uid 3609,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3610,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-9375,70750,-8625"
)
tg (CPTG
uid 3611,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3612,0
va (VaSet
)
xt "61900,-9500,69000,-8500"
st "DDRIF_1_RESET"
ju 2
blo "69000,-8700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDRIF_1_RESET"
t "std_logic"
o 18
suid 47,0
)
)
)
*148 (CptPort
uid 3613,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3614,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-8375,70750,-7625"
)
tg (CPTG
uid 3615,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3616,0
va (VaSet
)
xt "61900,-8500,69000,-7500"
st "DDRIF_2_RESET"
ju 2
blo "69000,-7700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDRIF_2_RESET"
t "std_logic"
o 19
suid 48,0
)
)
)
*149 (CptPort
uid 3617,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3618,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-7375,70750,-6625"
)
tg (CPTG
uid 3619,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3620,0
va (VaSet
)
xt "61900,-7500,69000,-6500"
st "DDRIF_3_RESET"
ju 2
blo "69000,-6700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDRIF_3_RESET"
t "std_logic"
o 20
suid 49,0
)
)
)
*150 (CptPort
uid 3621,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3622,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-6375,70750,-5625"
)
tg (CPTG
uid 3623,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3624,0
va (VaSet
)
xt "60500,-6500,69000,-5500"
st "DDRIF_PCIE_RESET"
ju 2
blo "69000,-5700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "DDRIF_PCIE_RESET"
t "std_logic"
o 21
suid 50,0
)
)
)
*151 (CptPort
uid 3625,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3626,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-11375,70750,-10625"
)
tg (CPTG
uid 3627,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3628,0
va (VaSet
)
xt "62800,-11500,69000,-10500"
st "HSUM_RESET"
ju 2
blo "69000,-10700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "HSUM_RESET"
t "std_logic"
o 16
suid 51,0
)
)
)
*152 (CptPort
uid 3629,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3630,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "70000,-1375,70750,-625"
)
tg (CPTG
uid 3631,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3632,0
va (VaSet
)
xt "63300,-1500,69000,-500"
st "MSIX_RESET"
ju 2
blo "69000,-700"
)
)
thePort (LogicalPort
lang 1
m 1
decl (Decl
n "MSIX_RESET"
t "std_logic"
o 26
suid 52,0
)
)
)
]
shape (Rectangle
uid 3161,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "49000,-18000,70000,16000"
)
oxt "42000,-6000,65000,28000"
ttg (MlTextGroup
uid 3162,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 3163,0
va (VaSet
font "Arial,8,1"
)
xt "59200,1000,64300,2000"
st "mci_top_lib"
blo "59200,1800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 3164,0
va (VaSet
font "Arial,8,1"
)
xt "59200,2000,64300,3000"
st "mci_topmci"
blo "59200,2800"
tm "CptNameMgr"
)
*155 (Text
uid 3165,0
va (VaSet
font "Arial,8,1"
)
xt "59200,3000,61700,4000"
st "mci_1"
blo "59200,3800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3166,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3167,0
text (MLText
uid 3168,0
va (VaSet
font "Courier New,8,0"
)
xt "49000,-32000,49000,-32000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3169,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "49250,14250,50750,15750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*156 (PortIoIn
uid 3170,0
shape (CompositeShape
uid 3171,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3172,0
sl 0
ro 270
xt "9000,5625,10500,6375"
)
(Line
uid 3173,0
sl 0
ro 270
xt "10500,6000,11000,6000"
pts [
"10500,6000"
"11000,6000"
]
)
]
)
sf 1
tg (WTG
uid 3174,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3175,0
va (VaSet
)
xt "2500,5500,8000,6500"
st "ddr_3_cal_fail"
ju 2
blo "8000,6300"
tm "WireNameMgr"
)
)
)
*157 (PortIoIn
uid 3176,0
shape (CompositeShape
uid 3177,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3178,0
sl 0
ro 270
xt "9000,6625,10500,7375"
)
(Line
uid 3179,0
sl 0
ro 270
xt "10500,7000,11000,7000"
pts [
"10500,7000"
"11000,7000"
]
)
]
)
sf 1
tg (WTG
uid 3180,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3181,0
va (VaSet
)
xt "1900,6500,8000,7500"
st "ddr_3_cal_pass"
ju 2
blo "8000,7300"
tm "WireNameMgr"
)
)
)
*158 (PortIoIn
uid 3182,0
shape (CompositeShape
uid 3183,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3184,0
sl 0
ro 270
xt "9000,7625,10500,8375"
)
(Line
uid 3185,0
sl 0
ro 270
xt "10500,8000,11000,8000"
pts [
"10500,8000"
"11000,8000"
]
)
]
)
sf 1
tg (WTG
uid 3186,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3187,0
va (VaSet
)
xt "1200,7500,8000,8500"
st "ddr_0_reset_done"
ju 2
blo "8000,8300"
tm "WireNameMgr"
)
)
)
*159 (PortIoIn
uid 3188,0
shape (CompositeShape
uid 3189,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3190,0
sl 0
ro 270
xt "9000,-375,10500,375"
)
(Line
uid 3191,0
sl 0
ro 270
xt "10500,0,11000,0"
pts [
"10500,0"
"11000,0"
]
)
]
)
sf 1
tg (WTG
uid 3192,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3193,0
va (VaSet
)
xt "2500,-500,8000,500"
st "ddr_0_cal_fail"
ju 2
blo "8000,300"
tm "WireNameMgr"
)
)
)
*160 (PortIoIn
uid 3194,0
shape (CompositeShape
uid 3195,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3196,0
sl 0
ro 270
xt "9000,625,10500,1375"
)
(Line
uid 3197,0
sl 0
ro 270
xt "10500,1000,11000,1000"
pts [
"10500,1000"
"11000,1000"
]
)
]
)
sf 1
tg (WTG
uid 3198,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3199,0
va (VaSet
)
xt "1900,500,8000,1500"
st "ddr_0_cal_pass"
ju 2
blo "8000,1300"
tm "WireNameMgr"
)
)
)
*161 (PortIoIn
uid 3200,0
shape (CompositeShape
uid 3201,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3202,0
sl 0
ro 270
xt "9000,10625,10500,11375"
)
(Line
uid 3203,0
sl 0
ro 270
xt "10500,11000,11000,11000"
pts [
"10500,11000"
"11000,11000"
]
)
]
)
sf 1
tg (WTG
uid 3204,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3205,0
va (VaSet
)
xt "1200,10500,8000,11500"
st "ddr_3_reset_done"
ju 2
blo "8000,11300"
tm "WireNameMgr"
)
)
)
*162 (Net
uid 3214,0
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 38
suid 115,0
)
declText (MLText
uid 3215,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,14200,-14000,15000"
st "ddr_0_cal_fail      : std_logic"
)
)
*163 (Net
uid 3224,0
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 39
suid 117,0
)
declText (MLText
uid 3225,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,15000,-14000,15800"
st "ddr_0_cal_pass      : std_logic"
)
)
*164 (Net
uid 3234,0
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 40
suid 119,0
)
declText (MLText
uid 3235,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,15800,-14000,16600"
st "ddr_3_cal_fail      : std_logic"
)
)
*165 (Net
uid 3244,0
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 41
suid 121,0
)
declText (MLText
uid 3245,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,16600,-14000,17400"
st "ddr_3_cal_pass      : std_logic"
)
)
*166 (Net
uid 3262,0
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 42
suid 124,0
)
declText (MLText
uid 3263,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,17400,-14000,18200"
st "ddr_0_reset_done    : std_logic"
)
)
*167 (Net
uid 3264,0
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 43
suid 125,0
)
declText (MLText
uid 3265,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,18200,-14000,19000"
st "ddr_3_reset_done    : std_logic"
)
)
*168 (SaComponent
uid 3394,0
optionalChildren [
*169 (CptPort
uid 3282,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3283,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-13375,103750,-12625"
)
tg (CPTG
uid 3284,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3285,0
va (VaSet
)
xt "97700,-13500,102000,-12500"
st "cld_resetn"
ju 2
blo "102000,-12700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "cld_resetn"
t "std_logic"
o 19
suid 2,0
)
)
)
*170 (CptPort
uid 3286,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3287,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-12375,103750,-11625"
)
tg (CPTG
uid 3288,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3289,0
va (VaSet
)
xt "97100,-12500,102000,-11500"
st "conv_resetn"
ju 2
blo "102000,-11700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "conv_resetn"
t "std_logic"
o 20
suid 3,0
)
)
)
*171 (CptPort
uid 3298,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3299,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-14375,103750,-13625"
)
tg (CPTG
uid 3300,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3301,0
va (VaSet
)
xt "97600,-14500,102000,-13500"
st "ctrl_resetn"
ju 2
blo "102000,-13700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ctrl_resetn"
t "std_logic"
o 18
suid 6,0
)
)
)
*172 (CptPort
uid 3302,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3303,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-6375,103750,-5625"
)
tg (CPTG
uid 3304,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3305,0
va (VaSet
)
xt "95400,-6500,102000,-5500"
st "ddrif_pcie_resetn"
ju 2
blo "102000,-5700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
o 24
suid 7,0
)
)
)
*173 (CptPort
uid 3310,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3311,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-4375,103750,-3625"
)
tg (CPTG
uid 3312,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3313,0
va (VaSet
)
xt "96800,-4500,102000,-3500"
st "ddr_1_resetn"
ju 2
blo "102000,-3700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_1_resetn"
t "std_logic"
o 25
suid 9,0
)
)
)
*174 (CptPort
uid 3318,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3319,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-9375,103750,-8625"
)
tg (CPTG
uid 3320,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3321,0
va (VaSet
)
xt "96400,-9500,102000,-8500"
st "ddrif_1_resetn"
ju 2
blo "102000,-8700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
o 22
suid 11,0
)
)
)
*175 (CptPort
uid 3326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3327,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-8375,103750,-7625"
)
tg (CPTG
uid 3328,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3329,0
va (VaSet
)
xt "96400,-8500,102000,-7500"
st "ddrif_2_resetn"
ju 2
blo "102000,-7700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
o 23
suid 13,0
)
)
)
*176 (CptPort
uid 3334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3335,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-11375,103750,-10625"
)
tg (CPTG
uid 3336,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3337,0
va (VaSet
)
xt "96800,-11500,102000,-10500"
st "hsum_resetn"
ju 2
blo "102000,-10700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hsum_resetn"
t "std_logic"
o 21
suid 15,0
)
)
)
*177 (CptPort
uid 3342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3343,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,3625,84000,4375"
)
tg (CPTG
uid 3344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3345,0
va (VaSet
)
xt "85000,3500,87500,4500"
st "resetn"
blo "85000,4300"
)
)
thePort (LogicalPort
decl (Decl
n "resetn"
t "std_logic"
o 40
suid 17,0
)
)
)
*178 (CptPort
uid 3354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3355,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-1375,103750,-625"
)
tg (CPTG
uid 3356,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3357,0
va (VaSet
)
xt "97000,-1500,102000,-500"
st "msix_resetn"
ju 2
blo "102000,-700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "msix_resetn"
t "std_logic"
o 20
suid 21,0
)
)
)
*179 (CptPort
uid 3358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3359,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-3375,103750,-2625"
)
tg (CPTG
uid 3360,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3361,0
va (VaSet
)
xt "96800,-3500,102000,-2500"
st "ddr_2_resetn"
ju 2
blo "102000,-2700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_2_resetn"
t "std_logic"
o 21
suid 22,0
)
)
)
*180 (CptPort
uid 3378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3379,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-10375,103750,-9625"
)
tg (CPTG
uid 3380,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3381,0
va (VaSet
)
xt "96400,-10500,102000,-9500"
st "ddrif_0_resetn"
ju 2
blo "102000,-9700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 26
suid 29,0
)
)
)
*181 (CptPort
uid 3382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3383,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-7375,103750,-6625"
)
tg (CPTG
uid 3384,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3385,0
va (VaSet
)
xt "96400,-7500,102000,-6500"
st "ddrif_3_resetn"
ju 2
blo "102000,-6700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 27
suid 30,0
)
)
)
*182 (CptPort
uid 3386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3387,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-5375,103750,-4625"
)
tg (CPTG
uid 3388,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3389,0
va (VaSet
)
xt "96800,-5500,102000,-4500"
st "ddr_0_resetn"
ju 2
blo "102000,-4700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_0_resetn"
t "std_logic"
o 28
suid 31,0
)
)
)
*183 (CptPort
uid 3390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3391,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "103000,-2375,103750,-1625"
)
tg (CPTG
uid 3392,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3393,0
va (VaSet
)
xt "96800,-2500,102000,-1500"
st "ddr_3_resetn"
ju 2
blo "102000,-1700"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ddr_3_resetn"
t "std_logic"
o 29
suid 32,0
)
)
)
*184 (CptPort
uid 3685,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3686,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-13375,84000,-12625"
)
tg (CPTG
uid 3687,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3688,0
va (VaSet
)
xt "85000,-13500,89900,-12500"
st "cld_reset_in"
blo "85000,-12700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "cld_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 33
suid 1,0
)
)
)
*185 (CptPort
uid 3689,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3690,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-12375,84000,-11625"
)
tg (CPTG
uid 3691,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3692,0
va (VaSet
)
xt "85000,-12500,90500,-11500"
st "conv_reset_in"
blo "85000,-11700"
)
)
thePort (LogicalPort
decl (Decl
n "conv_reset_in"
t "std_logic"
o 20
suid 4,0
)
)
)
*186 (CptPort
uid 3693,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3694,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-14375,84000,-13625"
)
tg (CPTG
uid 3695,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3696,0
va (VaSet
)
xt "85000,-14500,90000,-13500"
st "ctrl_reset_in"
blo "85000,-13700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ctrl_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 32
suid 5,0
)
)
)
*187 (CptPort
uid 3697,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3698,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-5375,84000,-4625"
)
tg (CPTG
uid 3699,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3700,0
va (VaSet
)
xt "85000,-5500,90800,-4500"
st "ddr_0_reset_in"
blo "85000,-4700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_0_reset_in"
t "std_logic"
o 24
suid 26,0
)
)
)
*188 (CptPort
uid 3701,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3702,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-4375,84000,-3625"
)
tg (CPTG
uid 3703,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3704,0
va (VaSet
)
xt "85000,-4500,90800,-3500"
st "ddr_1_reset_in"
blo "85000,-3700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddr_1_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 10,0
)
)
)
*189 (CptPort
uid 3705,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3706,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-3375,84000,-2625"
)
tg (CPTG
uid 3707,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3708,0
va (VaSet
)
xt "85000,-3500,90800,-2500"
st "ddr_2_reset_in"
blo "85000,-2700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_2_reset_in"
t "std_logic"
o 18
suid 18,0
)
)
)
*190 (CptPort
uid 3709,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3710,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-2375,84000,-1625"
)
tg (CPTG
uid 3711,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3712,0
va (VaSet
)
xt "85000,-2500,90800,-1500"
st "ddr_3_reset_in"
blo "85000,-1700"
)
)
thePort (LogicalPort
decl (Decl
n "ddr_3_reset_in"
t "std_logic"
o 25
suid 27,0
)
)
)
*191 (CptPort
uid 3713,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3714,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-10375,84000,-9625"
)
tg (CPTG
uid 3715,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3716,0
va (VaSet
)
xt "85000,-10500,91200,-9500"
st "ddrif_0_reset_in"
blo "85000,-9700"
)
)
thePort (LogicalPort
decl (Decl
n "ddrif_0_reset_in"
t "std_logic"
o 22
suid 24,0
)
)
)
*192 (CptPort
uid 3717,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3718,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-9375,84000,-8625"
)
tg (CPTG
uid 3719,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3720,0
va (VaSet
)
xt "85000,-9500,91200,-8500"
st "ddrif_1_reset_in"
blo "85000,-8700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddrif_1_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 12,0
)
)
)
*193 (CptPort
uid 3721,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3722,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-8375,84000,-7625"
)
tg (CPTG
uid 3723,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3724,0
va (VaSet
)
xt "85000,-8500,91200,-7500"
st "ddrif_2_reset_in"
blo "85000,-7700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddrif_2_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 37
suid 14,0
)
)
)
*194 (CptPort
uid 3725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3726,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-7375,84000,-6625"
)
tg (CPTG
uid 3727,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3728,0
va (VaSet
)
xt "85000,-7500,91200,-6500"
st "ddrif_3_reset_in"
blo "85000,-6700"
)
)
thePort (LogicalPort
decl (Decl
n "ddrif_3_reset_in"
t "std_logic"
o 23
suid 25,0
)
)
)
*195 (CptPort
uid 3729,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3730,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-6375,84000,-5625"
)
tg (CPTG
uid 3731,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3732,0
va (VaSet
)
xt "85000,-6500,92200,-5500"
st "ddrif_pcie_reset_in"
blo "85000,-5700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "ddrif_pcie_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 38
suid 8,0
)
)
)
*196 (CptPort
uid 3733,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3734,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-11375,84000,-10625"
)
tg (CPTG
uid 3735,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3736,0
va (VaSet
)
xt "85000,-11500,90800,-10500"
st "hsum_reset_in"
blo "85000,-10700"
)
)
thePort (LogicalPort
lang 1
decl (Decl
n "hsum_reset_in"
t "std_logic"
preAdd 0
posAdd 0
o 35
suid 16,0
)
)
)
*197 (CptPort
uid 3737,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3738,0
ro 90
va (VaSet
vasetType 1
fg "54016,65280,54016"
)
xt "83250,-1375,84000,-625"
)
tg (CPTG
uid 3739,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3740,0
va (VaSet
)
xt "85000,-1500,90600,-500"
st "msix_reset_in"
blo "85000,-700"
)
)
thePort (LogicalPort
decl (Decl
n "msix_reset_in"
t "std_logic"
o 19
suid 19,0
)
)
)
]
shape (Rectangle
uid 3395,0
va (VaSet
vasetType 1
fg "54016,65280,54016"
lineColor "0,32896,0"
lineWidth 2
)
xt "84000,-15000,103000,7000"
)
oxt "15000,15000,34000,32000"
ttg (MlTextGroup
uid 3396,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*198 (Text
uid 3397,0
va (VaSet
font "Arial,8,1"
)
xt "91500,3000,96600,4000"
st "mci_top_lib"
blo "91500,3800"
tm "BdLibraryNameMgr"
)
*199 (Text
uid 3398,0
va (VaSet
font "Arial,8,1"
)
xt "91500,4000,97500,5000"
st "mci_top_reset"
blo "91500,4800"
tm "CptNameMgr"
)
*200 (Text
uid 3399,0
va (VaSet
font "Arial,8,1"
)
xt "91500,5000,94500,6000"
st "reset_1"
blo "91500,5800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3400,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3401,0
text (MLText
uid 3402,0
va (VaSet
font "Courier New,8,0"
)
xt "60500,-16200,60500,-16200"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3403,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "84250,5250,85750,6750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*201 (Net
uid 3441,0
lang 1
decl (Decl
n "ddr_0_reset_in_s"
t "std_logic"
o 60
suid 129,0
)
declText (MLText
uid 3442,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,32800,-10500,33600"
st "signal ddr_0_reset_in_s    : std_logic"
)
)
*202 (PortIoOut
uid 3467,0
shape (CompositeShape
uid 3468,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3469,0
sl 0
ro 270
xt "104500,-2375,106000,-1625"
)
(Line
uid 3470,0
sl 0
ro 270
xt "104000,-2000,104500,-2000"
pts [
"104000,-2000"
"104500,-2000"
]
)
]
)
sf 1
tg (WTG
uid 3471,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3472,0
va (VaSet
)
xt "107000,-2500,112200,-1500"
st "ddr_3_resetn"
blo "107000,-1700"
tm "WireNameMgr"
)
)
)
*203 (PortIoOut
uid 3473,0
shape (CompositeShape
uid 3474,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3475,0
sl 0
ro 270
xt "104500,-7375,106000,-6625"
)
(Line
uid 3476,0
sl 0
ro 270
xt "104000,-7000,104500,-7000"
pts [
"104000,-7000"
"104500,-7000"
]
)
]
)
sf 1
tg (WTG
uid 3477,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3478,0
va (VaSet
)
xt "107000,-7500,112600,-6500"
st "ddrif_3_resetn"
blo "107000,-6700"
tm "WireNameMgr"
)
)
)
*204 (PortIoOut
uid 3479,0
shape (CompositeShape
uid 3480,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3481,0
sl 0
ro 270
xt "104500,-5375,106000,-4625"
)
(Line
uid 3482,0
sl 0
ro 270
xt "104000,-5000,104500,-5000"
pts [
"104000,-5000"
"104500,-5000"
]
)
]
)
sf 1
tg (WTG
uid 3483,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3484,0
va (VaSet
)
xt "107000,-5500,112200,-4500"
st "ddr_0_resetn"
blo "107000,-4700"
tm "WireNameMgr"
)
)
)
*205 (PortIoOut
uid 3485,0
shape (CompositeShape
uid 3486,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3487,0
sl 0
ro 270
xt "104500,-10375,106000,-9625"
)
(Line
uid 3488,0
sl 0
ro 270
xt "104000,-10000,104500,-10000"
pts [
"104000,-10000"
"104500,-10000"
]
)
]
)
sf 1
tg (WTG
uid 3489,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3490,0
va (VaSet
)
xt "107000,-10500,112600,-9500"
st "ddrif_0_resetn"
blo "107000,-9700"
tm "WireNameMgr"
)
)
)
*206 (Net
uid 3491,0
decl (Decl
n "ddr_3_resetn"
t "std_logic"
o 44
suid 136,0
)
declText (MLText
uid 3492,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,19000,-14000,19800"
st "ddr_3_resetn        : std_logic"
)
)
*207 (Net
uid 3497,0
decl (Decl
n "ddr_0_resetn"
t "std_logic"
o 45
suid 137,0
)
declText (MLText
uid 3498,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,19800,-14000,20600"
st "ddr_0_resetn        : std_logic"
)
)
*208 (Net
uid 3503,0
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 46
suid 138,0
)
declText (MLText
uid 3504,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,20600,-14000,21400"
st "ddrif_3_resetn      : std_logic"
)
)
*209 (Net
uid 3509,0
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 47
suid 139,0
)
declText (MLText
uid 3510,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,21400,-14000,22200"
st "ddrif_0_resetn      : std_logic"
)
)
*210 (Net
uid 3633,0
lang 1
decl (Decl
n "ctrl_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 140,0
)
declText (MLText
uid 3634,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,24800,-10500,25600"
st "signal ctrl_reset_in_s     : std_logic"
)
)
*211 (Net
uid 3635,0
lang 1
decl (Decl
n "cld_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 141,0
)
declText (MLText
uid 3636,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,23200,-10500,24000"
st "signal cld_reset_in_s      : std_logic"
)
)
*212 (Net
uid 3637,0
decl (Decl
n "conv_reset_in_s"
t "std_logic"
o 49
suid 142,0
)
declText (MLText
uid 3638,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,24000,-10500,24800"
st "signal conv_reset_in_s     : std_logic"
)
)
*213 (Net
uid 3639,0
lang 1
decl (Decl
n "hsum_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 143,0
)
declText (MLText
uid 3640,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,28800,-10500,29600"
st "signal hsum_reset_in_s     : std_logic"
)
)
*214 (Net
uid 3641,0
lang 1
decl (Decl
n "ddrif_0_reset_in_s"
t "std_logic"
o 63
suid 144,0
)
declText (MLText
uid 3642,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,35200,-10500,36000"
st "signal ddrif_0_reset_in_s  : std_logic"
)
)
*215 (Net
uid 3643,0
lang 1
decl (Decl
n "ddrif_1_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 145,0
)
declText (MLText
uid 3644,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,26400,-10500,27200"
st "signal ddrif_1_reset_in_s  : std_logic"
)
)
*216 (Net
uid 3645,0
lang 1
decl (Decl
n "ddrif_2_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 146,0
)
declText (MLText
uid 3646,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,27200,-10500,28000"
st "signal ddrif_2_reset_in_s  : std_logic"
)
)
*217 (Net
uid 3647,0
lang 1
decl (Decl
n "ddrif_3_reset_in_s"
t "std_logic"
o 62
suid 147,0
)
declText (MLText
uid 3648,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,34400,-10500,35200"
st "signal ddrif_3_reset_in_s  : std_logic"
)
)
*218 (Net
uid 3649,0
lang 1
decl (Decl
n "ddrif_pcie_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 148,0
)
declText (MLText
uid 3650,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,28000,-10500,28800"
st "signal ddrif_pcie_reset_s  : std_logic"
)
)
*219 (Net
uid 3651,0
decl (Decl
n "msix_reset_in_s"
t "std_logic"
o 59
suid 149,0
)
declText (MLText
uid 3652,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,32000,-10500,32800"
st "signal msix_reset_in_s     : std_logic"
)
)
*220 (Net
uid 3653,0
lang 1
decl (Decl
n "ddr_3_reset_in_s"
t "std_logic"
o 61
suid 150,0
)
declText (MLText
uid 3654,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,33600,-10500,34400"
st "signal ddr_3_reset_in_s    : std_logic"
)
)
*221 (Net
uid 3655,0
decl (Decl
n "ddr_2_reset_in_s"
t "std_logic"
o 58
suid 151,0
)
declText (MLText
uid 3656,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,31200,-10500,32000"
st "signal ddr_2_reset_in_s    : std_logic"
)
)
*222 (Net
uid 3657,0
lang 1
decl (Decl
n "ddr_1_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 152,0
)
declText (MLText
uid 3658,0
va (VaSet
font "Courier New,8,0"
)
xt "-31000,25600,-10500,26400"
st "signal ddr_1_reset_in_s    : std_logic"
)
)
*223 (Wire
uid 143,0
optionalChildren [
*224 (Ripper
uid 797,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"14000,-22000"
"15000,-21000"
]
uid 798,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "14000,-22000,15000,-21000"
)
)
]
shape (OrthoPolyLine
uid 144,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-22000,23250,-22000"
pts [
"11000,-22000"
"23250,-22000"
]
)
start &1
end &92
ss 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 147,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 148,0
va (VaSet
isHidden 1
)
xt "9000,-24000,16900,-23000"
st "mcaddr_pcif : (21:0)"
blo "9000,-23200"
tm "WireNameMgr"
)
)
on &5
)
*225 (Wire
uid 153,0
shape (OrthoPolyLine
uid 154,0
va (VaSet
vasetType 3
)
xt "11000,-20000,23250,-20000"
pts [
"11000,-20000"
"23250,-20000"
]
)
start &2
end &93
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 158,0
va (VaSet
isHidden 1
)
xt "11000,-21000,14800,-20000"
st "mccs_pcif"
blo "11000,-20200"
tm "WireNameMgr"
)
)
on &6
)
*226 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "11000,12000,48250,12000"
pts [
"11000,12000"
"48250,12000"
]
)
start &3
end &120
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 167,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 168,0
va (VaSet
isHidden 1
)
xt "13000,11000,15700,12000"
st "clk_mc"
blo "13000,11800"
tm "WireNameMgr"
)
)
on &7
)
*227 (Wire
uid 173,0
shape (OrthoPolyLine
uid 174,0
va (VaSet
vasetType 3
)
xt "11000,13000,48250,13000"
pts [
"11000,13000"
"48250,13000"
]
)
start &4
end &121
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
isHidden 1
)
xt "13000,12000,16500,13000"
st "rst_mc_n"
blo "13000,12800"
tm "WireNameMgr"
)
)
on &8
)
*228 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "11000,-9000,48250,-9000"
pts [
"11000,-9000"
"48250,-9000"
]
)
start &9
end &118
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
isHidden 1
)
xt "13000,-10000,17600,-9000"
st "mcrwn_pcif"
blo "13000,-9200"
tm "WireNameMgr"
)
)
on &11
)
*229 (Wire
uid 205,0
shape (OrthoPolyLine
uid 206,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-8000,48250,-8000"
pts [
"11000,-8000"
"48250,-8000"
]
)
start &10
end &116
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
isHidden 1
)
xt "13000,-9000,21400,-8000"
st "mcdatain_pcif : (31:0)"
blo "13000,-8200"
tm "WireNameMgr"
)
)
on &12
)
*230 (Wire
uid 233,0
shape (OrthoPolyLine
uid 234,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "99750,23000,100000,23000"
pts [
"100000,23000"
"99750,23000"
]
)
start &13
end &86
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 237,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 238,0
va (VaSet
isHidden 1
)
xt "98000,22000,103800,23000"
st "mcdataout_pcif"
blo "98000,22800"
tm "WireNameMgr"
)
)
on &14
)
*231 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
)
xt "41750,-22000,103000,-22000"
pts [
"103000,-22000"
"41750,-22000"
]
)
start &15
end &95
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 267,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 268,0
va (VaSet
isHidden 1
)
xt "88000,-23000,91900,-22000"
st "mcms_ctrl"
blo "88000,-22200"
tm "WireNameMgr"
)
)
on &18
)
*232 (Wire
uid 271,0
shape (OrthoPolyLine
uid 272,0
va (VaSet
vasetType 3
)
xt "41750,-21000,103000,-21000"
pts [
"103000,-21000"
"41750,-21000"
]
)
start &16
end &96
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 275,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 276,0
va (VaSet
isHidden 1
)
xt "88000,-22000,92300,-21000"
st "mcms_conv"
blo "88000,-21200"
tm "WireNameMgr"
)
)
on &19
)
*233 (Wire
uid 279,0
shape (OrthoPolyLine
uid 280,0
va (VaSet
vasetType 3
)
xt "41750,-20000,103000,-20000"
pts [
"103000,-20000"
"41750,-20000"
]
)
start &17
end &97
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 283,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 284,0
va (VaSet
isHidden 1
)
xt "88000,-21000,92600,-20000"
st "mcms_hsum"
blo "88000,-20200"
tm "WireNameMgr"
)
)
on &20
)
*234 (Wire
uid 311,0
shape (OrthoPolyLine
uid 312,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-6000,48250,-6000"
pts [
"11000,-6000"
"48250,-6000"
]
)
start &21
end &122
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 315,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 316,0
va (VaSet
isHidden 1
)
xt "41000,-7000,47900,-6000"
st "product_id : (15:0)"
blo "41000,-6200"
tm "WireNameMgr"
)
)
on &22
)
*235 (Wire
uid 365,0
shape (OrthoPolyLine
uid 366,0
va (VaSet
vasetType 3
)
xt "11000,2000,48250,2000"
pts [
"11000,2000"
"48250,2000"
]
)
start &23
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 369,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 370,0
va (VaSet
isHidden 1
)
xt "39000,1000,44500,2000"
st "ddr_1_cal_fail"
blo "39000,1800"
tm "WireNameMgr"
)
)
on &27
)
*236 (Wire
uid 373,0
shape (OrthoPolyLine
uid 374,0
va (VaSet
vasetType 3
)
xt "11000,3000,48250,3000"
pts [
"11000,3000"
"48250,3000"
]
)
start &24
end &126
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 378,0
va (VaSet
isHidden 1
)
xt "39000,2000,45100,3000"
st "ddr_1_cal_pass"
blo "39000,2800"
tm "WireNameMgr"
)
)
on &28
)
*237 (Wire
uid 381,0
shape (OrthoPolyLine
uid 382,0
va (VaSet
vasetType 3
)
xt "11000,4000,48250,4000"
pts [
"11000,4000"
"48250,4000"
]
)
start &25
end &127
ss 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 385,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 386,0
va (VaSet
isHidden 1
)
xt "39000,3000,44500,4000"
st "ddr_2_cal_fail"
blo "39000,3800"
tm "WireNameMgr"
)
)
on &29
)
*238 (Wire
uid 389,0
shape (OrthoPolyLine
uid 390,0
va (VaSet
vasetType 3
)
xt "11000,5000,48250,5000"
pts [
"11000,5000"
"48250,5000"
]
)
start &26
end &128
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 394,0
va (VaSet
isHidden 1
)
xt "39000,4000,45100,5000"
st "ddr_2_cal_pass"
blo "39000,4800"
tm "WireNameMgr"
)
)
on &30
)
*239 (Wire
uid 453,0
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
)
xt "103750,-14000,104000,-14000"
pts [
"103750,-14000"
"104000,-14000"
]
)
start &171
end &31
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 458,0
va (VaSet
isHidden 1
)
xt "102000,-15000,106400,-14000"
st "ctrl_resetn"
blo "102000,-14200"
tm "WireNameMgr"
)
)
on &39
)
*240 (Wire
uid 461,0
shape (OrthoPolyLine
uid 462,0
va (VaSet
vasetType 3
)
xt "103750,-13000,104000,-13000"
pts [
"103750,-13000"
"104000,-13000"
]
)
start &169
end &32
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 466,0
va (VaSet
isHidden 1
)
xt "102000,-14000,106300,-13000"
st "cld_resetn"
blo "102000,-13200"
tm "WireNameMgr"
)
)
on &38
)
*241 (Wire
uid 469,0
shape (OrthoPolyLine
uid 470,0
va (VaSet
vasetType 3
)
xt "103750,-12000,104000,-12000"
pts [
"103750,-12000"
"104000,-12000"
]
)
start &170
end &33
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 473,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 474,0
va (VaSet
isHidden 1
)
xt "102000,-13000,106800,-12000"
st "conv_resetn"
blo "102000,-12200"
tm "WireNameMgr"
)
)
on &40
)
*242 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
)
xt "103750,-11000,104000,-11000"
pts [
"103750,-11000"
"104000,-11000"
]
)
start &176
end &34
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 481,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 482,0
va (VaSet
isHidden 1
)
xt "102000,-12000,107100,-11000"
st "hsum_resetn"
blo "102000,-11200"
tm "WireNameMgr"
)
)
on &41
)
*243 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "103750,-9000,104000,-9000"
pts [
"103750,-9000"
"104000,-9000"
]
)
start &174
end &35
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
isHidden 1
)
xt "102000,-10000,107600,-9000"
st "ddrif_1_resetn"
blo "102000,-9200"
tm "WireNameMgr"
)
)
on &42
)
*244 (Wire
uid 493,0
shape (OrthoPolyLine
uid 494,0
va (VaSet
vasetType 3
)
xt "103750,-8000,104000,-8000"
pts [
"103750,-8000"
"104000,-8000"
]
)
start &175
end &36
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 497,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 498,0
va (VaSet
isHidden 1
)
xt "102000,-9000,107600,-8000"
st "ddrif_2_resetn"
blo "102000,-8200"
tm "WireNameMgr"
)
)
on &43
)
*245 (Wire
uid 501,0
shape (OrthoPolyLine
uid 502,0
va (VaSet
vasetType 3
)
xt "103750,-4000,104000,-4000"
pts [
"103750,-4000"
"104000,-4000"
]
)
start &173
end &37
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 505,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 506,0
va (VaSet
isHidden 1
)
xt "102000,-5000,107200,-4000"
st "ddr_1_resetn"
blo "102000,-4200"
tm "WireNameMgr"
)
)
on &44
)
*246 (Wire
uid 553,0
shape (OrthoPolyLine
uid 554,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,24000,74250,24000"
pts [
"11000,24000"
"74250,24000"
]
)
start &45
end &83
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 557,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 558,0
va (VaSet
isHidden 1
)
xt "5000,23000,10700,24000"
st "mcdataout_ctrl"
blo "5000,23800"
tm "WireNameMgr"
)
)
on &48
)
*247 (Wire
uid 561,0
shape (OrthoPolyLine
uid 562,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,25000,74250,25000"
pts [
"11000,25000"
"74250,25000"
]
)
start &46
end &82
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 565,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 566,0
va (VaSet
isHidden 1
)
xt "5000,24000,11100,25000"
st "mcdataout_conv"
blo "5000,24800"
tm "WireNameMgr"
)
)
on &49
)
*248 (Wire
uid 569,0
shape (OrthoPolyLine
uid 570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,26000,74250,26000"
pts [
"11000,26000"
"74250,26000"
]
)
start &47
end &84
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 574,0
va (VaSet
isHidden 1
)
xt "5000,25000,11400,26000"
st "mcdataout_hsum"
blo "5000,25800"
tm "WireNameMgr"
)
)
on &50
)
*249 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
)
xt "41750,-17000,48250,-17000"
pts [
"41750,-17000"
"48250,-17000"
]
)
start &94
end &119
sat 32
eat 32
st 0
tg (WTG
uid 759,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 760,0
va (VaSet
)
xt "42000,-18000,49500,-17000"
st "mcms_topmciI_1_s"
blo "42000,-17200"
tm "WireNameMgr"
)
)
on &51
)
*250 (Wire
uid 793,0
shape (OrthoPolyLine
uid 794,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "15000,-20998,48250,-10000"
pts [
"15000,-20998"
"15000,-10000"
"48250,-10000"
]
)
start &224
end &115
sat 32
eat 32
sty 1
sl "(19 DOWNTO 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
)
xt "40250,-11000,47150,-10000"
st "mcaddr_pcif(19:0)"
blo "40250,-10200"
tm "WireNameMgr"
)
)
on &5
)
*251 (Wire
uid 811,0
shape (OrthoPolyLine
uid 812,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "70750,12000,74250,23000"
pts [
"70750,12000"
"74000,12000"
"74000,23000"
"74250,23000"
]
)
start &117
end &85
sat 32
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 815,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 816,0
va (VaSet
)
xt "71000,11000,82200,12000"
st "mcdataout_mci_top_s : (31:0)"
blo "71000,11800"
tm "WireNameMgr"
)
)
on &52
)
*252 (Wire
uid 1226,0
shape (OrthoPolyLine
uid 1227,0
va (VaSet
vasetType 3
)
xt "70750,-14000,83250,-14000"
pts [
"70750,-14000"
"83250,-14000"
]
)
start &141
end &186
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1231,0
va (VaSet
)
xt "71000,-15000,76800,-14000"
st "ctrl_reset_in_s"
blo "71000,-14200"
tm "WireNameMgr"
)
)
on &210
)
*253 (Wire
uid 1234,0
shape (OrthoPolyLine
uid 1235,0
va (VaSet
vasetType 3
)
xt "70750,-13000,83250,-13000"
pts [
"70750,-13000"
"83250,-13000"
]
)
start &139
end &184
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1239,0
va (VaSet
)
xt "71000,-14000,76700,-13000"
st "cld_reset_in_s"
blo "71000,-13200"
tm "WireNameMgr"
)
)
on &211
)
*254 (Wire
uid 1242,0
shape (OrthoPolyLine
uid 1243,0
va (VaSet
vasetType 3
)
xt "70750,-12000,83250,-12000"
pts [
"70750,-12000"
"83250,-12000"
]
)
start &140
end &185
ss 0
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1246,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1247,0
va (VaSet
)
xt "71000,-13000,77300,-12000"
st "conv_reset_in_s"
blo "71000,-12200"
tm "WireNameMgr"
)
)
on &212
)
*255 (Wire
uid 1250,0
shape (OrthoPolyLine
uid 1251,0
va (VaSet
vasetType 3
)
xt "70750,-11000,83250,-11000"
pts [
"70750,-11000"
"83250,-11000"
]
)
start &151
end &196
ss 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1254,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1255,0
va (VaSet
)
xt "71000,-12000,77600,-11000"
st "hsum_reset_in_s"
blo "71000,-11200"
tm "WireNameMgr"
)
)
on &213
)
*256 (Wire
uid 1258,0
shape (OrthoPolyLine
uid 1259,0
va (VaSet
vasetType 3
)
xt "70750,-9000,83250,-9000"
pts [
"70750,-9000"
"83250,-9000"
]
)
start &147
end &192
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1262,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1263,0
va (VaSet
)
xt "71000,-10000,78000,-9000"
st "ddrif_1_reset_in_s"
blo "71000,-9200"
tm "WireNameMgr"
)
)
on &215
)
*257 (Wire
uid 1266,0
shape (OrthoPolyLine
uid 1267,0
va (VaSet
vasetType 3
)
xt "70750,-8000,83250,-8000"
pts [
"70750,-8000"
"83250,-8000"
]
)
start &148
end &193
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1271,0
va (VaSet
)
xt "71000,-9000,78000,-8000"
st "ddrif_2_reset_in_s"
blo "71000,-8200"
tm "WireNameMgr"
)
)
on &216
)
*258 (Wire
uid 1274,0
shape (OrthoPolyLine
uid 1275,0
va (VaSet
vasetType 3
)
xt "70750,-4000,83250,-4000"
pts [
"70750,-4000"
"83250,-4000"
]
)
start &143
end &188
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1278,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1279,0
va (VaSet
)
xt "71000,-5000,77600,-4000"
st "ddr_1_reset_in_s"
blo "71000,-4200"
tm "WireNameMgr"
)
)
on &222
)
*259 (Wire
uid 1320,0
shape (OrthoPolyLine
uid 1321,0
va (VaSet
vasetType 3
)
xt "11000,4000,83250,21000"
pts [
"11000,21000"
"79000,21000"
"79000,4000"
"83250,4000"
]
)
start &53
end &177
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1324,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1325,0
va (VaSet
isHidden 1
)
xt "8000,20000,10500,21000"
st "resetn"
blo "8000,20800"
tm "WireNameMgr"
)
)
on &54
)
*260 (Wire
uid 1751,0
shape (OrthoPolyLine
uid 1752,0
va (VaSet
vasetType 3
)
xt "103750,-6000,104000,-6000"
pts [
"103750,-6000"
"104000,-6000"
]
)
start &172
end &55
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1756,0
va (VaSet
isHidden 1
)
xt "100000,-7000,106600,-6000"
st "ddrif_pcie_resetn"
blo "100000,-6200"
tm "WireNameMgr"
)
)
on &56
)
*261 (Wire
uid 1964,0
shape (OrthoPolyLine
uid 1965,0
va (VaSet
vasetType 3
)
xt "70750,-6000,83250,-6000"
pts [
"70750,-6000"
"83250,-6000"
]
)
start &150
end &195
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 1966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1967,0
va (VaSet
)
xt "71000,-7000,78000,-6000"
st "ddrif_pcie_reset_s"
blo "71000,-6200"
tm "WireNameMgr"
)
)
on &218
)
*262 (Wire
uid 2055,0
shape (OrthoPolyLine
uid 2056,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-4000,48250,-4000"
pts [
"11000,-4000"
"48250,-4000"
]
)
start &57
end &124
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2059,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2060,0
va (VaSet
isHidden 1
)
xt "40000,-5000,48300,-4000"
st "core_revision : (15:0)"
blo "40000,-4200"
tm "WireNameMgr"
)
)
on &58
)
*263 (Wire
uid 2069,0
shape (OrthoPolyLine
uid 2070,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-5000,48250,-5000"
pts [
"11000,-5000"
"48250,-5000"
]
)
start &59
end &123
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2073,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2074,0
va (VaSet
isHidden 1
)
xt "40000,-6000,48100,-5000"
st "core_version : (15:0)"
blo "40000,-5200"
tm "WireNameMgr"
)
)
on &60
)
*264 (Wire
uid 2083,0
shape (OrthoPolyLine
uid 2084,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-2000,48250,-2000"
pts [
"11000,-2000"
"48250,-2000"
]
)
start &61
end &130
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2087,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2088,0
va (VaSet
isHidden 1
)
xt "40000,-3000,47800,-2000"
st "top_revision : (15:0)"
blo "40000,-2200"
tm "WireNameMgr"
)
)
on &62
)
*265 (Wire
uid 2097,0
shape (OrthoPolyLine
uid 2098,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,-3000,48250,-3000"
pts [
"11000,-3000"
"48250,-3000"
]
)
start &63
end &129
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 2101,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2102,0
va (VaSet
isHidden 1
)
xt "40000,-4000,47600,-3000"
st "top_version : (15:0)"
blo "40000,-3200"
tm "WireNameMgr"
)
)
on &64
)
*266 (Wire
uid 2556,0
shape (OrthoPolyLine
uid 2557,0
va (VaSet
vasetType 3
)
xt "41750,-19000,103000,-19000"
pts [
"103000,-19000"
"41750,-19000"
]
)
start &102
end &98
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2558,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2559,0
va (VaSet
isHidden 1
)
xt "96000,-20000,100700,-19000"
st "mcms_msix"
blo "96000,-19200"
tm "WireNameMgr"
)
)
on &103
)
*267 (Wire
uid 2694,0
shape (OrthoPolyLine
uid 2695,0
va (VaSet
vasetType 3
)
xt "11000,9000,48250,9000"
pts [
"48250,9000"
"11000,9000"
]
)
start &131
end &104
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2696,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2697,0
va (VaSet
isHidden 1
)
xt "38250,8000,45050,9000"
st "ddr_1_reset_done"
blo "38250,8800"
tm "WireNameMgr"
)
)
on &106
)
*268 (Wire
uid 2700,0
shape (OrthoPolyLine
uid 2701,0
va (VaSet
vasetType 3
)
xt "11000,10000,48250,10000"
pts [
"48250,10000"
"11000,10000"
]
)
start &132
end &105
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2702,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2703,0
va (VaSet
isHidden 1
)
xt "38250,9000,45050,10000"
st "ddr_2_reset_done"
blo "38250,9800"
tm "WireNameMgr"
)
)
on &107
)
*269 (Wire
uid 2716,0
shape (OrthoPolyLine
uid 2717,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "11000,27000,74250,27000"
pts [
"74250,27000"
"11000,27000"
]
)
start &87
end &108
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2718,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2719,0
va (VaSet
isHidden 1
)
xt "64250,26000,70650,27000"
st "mcdataout_msix"
blo "64250,26800"
tm "WireNameMgr"
)
)
on &109
)
*270 (Wire
uid 2897,0
shape (OrthoPolyLine
uid 2898,0
va (VaSet
vasetType 3
)
xt "70750,-3000,83250,-3000"
pts [
"83250,-3000"
"70750,-3000"
]
)
start &189
end &144
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2899,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2900,0
va (VaSet
)
xt "71000,-4000,77600,-3000"
st "ddr_2_reset_in_s"
blo "71000,-3200"
tm "WireNameMgr"
)
)
on &221
)
*271 (Wire
uid 2903,0
shape (OrthoPolyLine
uid 2904,0
va (VaSet
vasetType 3
)
xt "70750,-1000,83250,-1000"
pts [
"83250,-1000"
"70750,-1000"
]
)
start &197
end &152
es 0
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2905,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2906,0
va (VaSet
)
xt "72000,-2000,78400,-1000"
st "msix_reset_in_s"
blo "72000,-1200"
tm "WireNameMgr"
)
)
on &219
)
*272 (Wire
uid 2921,0
shape (OrthoPolyLine
uid 2922,0
va (VaSet
vasetType 3
)
xt "103750,-3000,104000,-3000"
pts [
"103750,-3000"
"104000,-3000"
]
)
start &179
end &110
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2924,0
va (VaSet
isHidden 1
)
xt "103750,-4000,108950,-3000"
st "ddr_2_resetn"
blo "103750,-3200"
tm "WireNameMgr"
)
)
on &112
)
*273 (Wire
uid 2927,0
shape (OrthoPolyLine
uid 2928,0
va (VaSet
vasetType 3
)
xt "103750,-1000,104000,-1000"
pts [
"103750,-1000"
"104000,-1000"
]
)
start &178
end &111
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 2929,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2930,0
va (VaSet
isHidden 1
)
xt "103750,-2000,108750,-1000"
st "msix_resetn"
blo "103750,-1200"
tm "WireNameMgr"
)
)
on &113
)
*274 (Wire
uid 3208,0
shape (OrthoPolyLine
uid 3209,0
va (VaSet
vasetType 3
)
xt "11000,0,48250,0"
pts [
"11000,0"
"48250,0"
]
)
start &159
end &133
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3213,0
va (VaSet
isHidden 1
)
xt "13000,-1000,18500,0"
st "ddr_0_cal_fail"
blo "13000,-200"
tm "WireNameMgr"
)
)
on &162
)
*275 (Wire
uid 3218,0
shape (OrthoPolyLine
uid 3219,0
va (VaSet
vasetType 3
)
xt "11000,1000,48250,1000"
pts [
"11000,1000"
"48250,1000"
]
)
start &160
end &134
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3222,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3223,0
va (VaSet
isHidden 1
)
xt "13000,0,19100,1000"
st "ddr_0_cal_pass"
blo "13000,800"
tm "WireNameMgr"
)
)
on &163
)
*276 (Wire
uid 3228,0
shape (OrthoPolyLine
uid 3229,0
va (VaSet
vasetType 3
)
xt "11000,6000,48250,6000"
pts [
"11000,6000"
"48250,6000"
]
)
start &156
end &136
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3232,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3233,0
va (VaSet
isHidden 1
)
xt "13000,5000,18500,6000"
st "ddr_3_cal_fail"
blo "13000,5800"
tm "WireNameMgr"
)
)
on &164
)
*277 (Wire
uid 3238,0
shape (OrthoPolyLine
uid 3239,0
va (VaSet
vasetType 3
)
xt "11000,7000,48250,7000"
pts [
"11000,7000"
"48250,7000"
]
)
start &157
end &137
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3242,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3243,0
va (VaSet
isHidden 1
)
xt "13000,6000,19100,7000"
st "ddr_3_cal_pass"
blo "13000,6800"
tm "WireNameMgr"
)
)
on &165
)
*278 (Wire
uid 3248,0
shape (OrthoPolyLine
uid 3249,0
va (VaSet
vasetType 3
)
xt "11000,8000,48250,8000"
pts [
"11000,8000"
"48250,8000"
]
)
start &158
end &135
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3253,0
va (VaSet
isHidden 1
)
xt "41000,7000,47800,8000"
st "ddr_0_reset_done"
blo "41000,7800"
tm "WireNameMgr"
)
)
on &166
)
*279 (Wire
uid 3256,0
shape (OrthoPolyLine
uid 3257,0
va (VaSet
vasetType 3
)
xt "11000,11000,48250,11000"
pts [
"11000,11000"
"48250,11000"
]
)
start &161
end &138
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 3260,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3261,0
va (VaSet
isHidden 1
)
xt "41000,10000,47800,11000"
st "ddr_3_reset_done"
blo "41000,10800"
tm "WireNameMgr"
)
)
on &167
)
*280 (Wire
uid 3437,0
shape (OrthoPolyLine
uid 3438,0
va (VaSet
vasetType 3
)
xt "70750,-5000,83250,-5000"
pts [
"70750,-5000"
"83250,-5000"
]
)
start &142
end &187
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3440,0
va (VaSet
)
xt "71000,-6000,77600,-5000"
st "ddr_0_reset_in_s"
blo "71000,-5200"
tm "WireNameMgr"
)
)
on &201
)
*281 (Wire
uid 3445,0
shape (OrthoPolyLine
uid 3446,0
va (VaSet
vasetType 3
)
xt "70750,-2000,83250,-2000"
pts [
"70750,-2000"
"83250,-2000"
]
)
start &145
end &190
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3447,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3448,0
va (VaSet
)
xt "71000,-3000,77600,-2000"
st "ddr_3_reset_in_s"
blo "71000,-2200"
tm "WireNameMgr"
)
)
on &220
)
*282 (Wire
uid 3453,0
shape (OrthoPolyLine
uid 3454,0
va (VaSet
vasetType 3
)
xt "70750,-7000,83250,-7000"
pts [
"70750,-7000"
"83250,-7000"
]
)
start &149
end &194
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3456,0
va (VaSet
)
xt "71000,-8000,78000,-7000"
st "ddrif_3_reset_in_s"
blo "71000,-7200"
tm "WireNameMgr"
)
)
on &217
)
*283 (Wire
uid 3461,0
shape (OrthoPolyLine
uid 3462,0
va (VaSet
vasetType 3
)
xt "70750,-10000,83250,-10000"
pts [
"70750,-10000"
"83250,-10000"
]
)
start &146
end &191
es 0
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 3463,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3464,0
va (VaSet
)
xt "71000,-11000,78000,-10000"
st "ddrif_0_reset_in_s"
blo "71000,-10200"
tm "WireNameMgr"
)
)
on &214
)
*284 (Wire
uid 3493,0
shape (OrthoPolyLine
uid 3494,0
va (VaSet
vasetType 3
)
xt "103750,-2000,104000,-2000"
pts [
"104000,-2000"
"103750,-2000"
]
)
start &202
end &183
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3496,0
va (VaSet
isHidden 1
)
xt "98000,-3000,103200,-2000"
st "ddr_3_resetn"
blo "98000,-2200"
tm "WireNameMgr"
)
)
on &206
)
*285 (Wire
uid 3499,0
shape (OrthoPolyLine
uid 3500,0
va (VaSet
vasetType 3
)
xt "103750,-5000,104000,-5000"
pts [
"104000,-5000"
"103750,-5000"
]
)
start &204
end &182
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3502,0
va (VaSet
isHidden 1
)
xt "98000,-6000,103200,-5000"
st "ddr_0_resetn"
blo "98000,-5200"
tm "WireNameMgr"
)
)
on &207
)
*286 (Wire
uid 3505,0
shape (OrthoPolyLine
uid 3506,0
va (VaSet
vasetType 3
)
xt "103750,-7000,104000,-7000"
pts [
"104000,-7000"
"103750,-7000"
]
)
start &203
end &181
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3508,0
va (VaSet
isHidden 1
)
xt "105000,-8000,110600,-7000"
st "ddrif_3_resetn"
blo "105000,-7200"
tm "WireNameMgr"
)
)
on &208
)
*287 (Wire
uid 3511,0
shape (OrthoPolyLine
uid 3512,0
va (VaSet
vasetType 3
)
xt "103750,-10000,104000,-10000"
pts [
"104000,-10000"
"103750,-10000"
]
)
start &205
end &180
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 3513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3514,0
va (VaSet
isHidden 1
)
xt "97000,-11000,102600,-10000"
st "ddrif_0_resetn"
blo "97000,-10200"
tm "WireNameMgr"
)
)
on &209
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *288 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*289 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "-33000,-24000,-27600,-23000"
st "Package List"
blo "-33000,-23200"
)
*290 (MLText
uid 43,0
va (VaSet
)
xt "-33000,-23000,-22600,-20000"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*291 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*292 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*293 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*294 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*295 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*296 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*297 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1280,0,2561,992"
viewArea "44200,-31064,124836,33232"
cachedDiagramExtent "-33000,-24000,113600,93001"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 761
paperHeight 1077
windowsPaperWidth 761
windowsPaperHeight 1077
paperType "A4"
windowsPaperName "A4"
windowsPaperType 9
useAdjustTo 0
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-33000,-24000"
lastUid 3763,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*298 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*299 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*300 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*301 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*302 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*303 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*304 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*305 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*306 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*307 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*308 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*309 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*310 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*311 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*312 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*313 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*314 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*316 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*318 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,-17400,-27600,-16400"
st "Declarations"
blo "-33000,-16600"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,-16400,-30300,-15400"
st "Ports:"
blo "-33000,-15600"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-33000,-17400,-29200,-16400"
st "Pre User:"
blo "-33000,-16600"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33000,-17400,-33000,-17400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "-33000,22200,-25900,23200"
st "Diagram Signals:"
blo "-33000,23000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "-33000,-17400,-28300,-16400"
st "Post User:"
blo "-33000,-16600"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-33000,-17400,-33000,-17400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 152,0
usingSuid 1
emptyRow *319 (LEmptyRow
)
uid 54,0
optionalChildren [
*320 (RefLabelRowHdr
)
*321 (TitleRowHdr
)
*322 (FilterRowHdr
)
*323 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*324 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*325 (GroupColHdr
tm "GroupColHdrMgr"
)
*326 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*327 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*328 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*329 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*330 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*331 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*332 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcaddr_pcif"
t "std_logic_vector"
b "(21 downto 0)"
preAdd 0
posAdd 0
o 6
suid 3,0
)
)
uid 213,0
)
*333 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mccs_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 7
suid 5,0
)
)
uid 215,0
)
*334 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "clk_mc"
t "std_logic"
preAdd 0
posAdd 0
o 1
suid 7,0
)
)
uid 217,0
)
*335 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "rst_mc_n"
t "std_logic"
preAdd 0
posAdd 0
o 15
suid 9,0
)
)
uid 219,0
)
*336 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcrwn_pcif"
t "std_logic"
preAdd 0
posAdd 0
o 12
suid 11,0
)
)
uid 221,0
)
*337 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcdatain_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 8
suid 13,0
)
)
uid 223,0
)
*338 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mcdataout_pcif"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 28
suid 15,0
)
)
uid 241,0
)
*339 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_ctrl"
t "std_logic"
preAdd 0
posAdd 0
o 30
suid 19,0
)
)
uid 581,0
)
*340 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_conv"
t "std_logic"
preAdd 0
posAdd 0
o 29
suid 20,0
)
)
uid 583,0
)
*341 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "mcms_hsum"
t "std_logic"
preAdd 0
posAdd 0
o 31
suid 21,0
)
)
uid 585,0
)
*342 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "product_id"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 13
suid 23,0
)
)
uid 587,0
)
*343 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_1_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 32,0
)
)
uid 593,0
)
*344 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_1_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 33,0
)
)
uid 595,0
)
*345 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_fail"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 34,0
)
)
uid 597,0
)
*346 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "ddr_2_cal_pass"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 35,0
)
)
uid 599,0
)
*347 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "cld_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 45,0
)
)
uid 601,0
)
*348 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ctrl_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 46,0
)
)
uid 603,0
)
*349 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "conv_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 47,0
)
)
uid 605,0
)
*350 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "hsum_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 27
suid 48,0
)
)
uid 607,0
)
*351 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 49,0
)
)
uid 609,0
)
*352 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_2_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 50,0
)
)
uid 611,0
)
*353 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddr_1_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 51,0
)
)
uid 613,0
)
*354 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcdataout_ctrl"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 10
suid 56,0
)
)
uid 617,0
)
*355 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcdataout_conv"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 9
suid 57,0
)
)
uid 619,0
)
*356 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "mcdataout_hsum"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 11
suid 58,0
)
)
uid 621,0
)
*357 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "mcms_topmciI_1_s"
t "std_logic"
preAdd 0
posAdd 0
o 57
suid 64,0
)
)
uid 821,0
)
*358 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "mcdataout_mci_top_s"
t "std_logic_vector"
b "(31 downto 0)"
preAdd 0
posAdd 0
o 56
suid 66,0
)
)
uid 894,0
)
*359 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "resetn"
t "std_logic"
preAdd 0
posAdd 0
o 14
suid 86,0
)
)
uid 1344,0
)
*360 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "ddrif_pcie_resetn"
t "std_logic"
preAdd 0
posAdd 0
o 26
suid 97,0
)
)
uid 1744,0
)
*361 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "core_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 16
suid 100,0
)
)
uid 2042,0
)
*362 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "core_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 17
suid 101,0
)
)
uid 2044,0
)
*363 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "top_revision"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 18
suid 102,0
)
)
uid 2046,0
)
*364 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "top_version"
t "std_logic_vector"
b "(15 downto 0)"
preAdd 0
posAdd 0
o 19
suid 103,0
)
)
uid 2048,0
)
*365 (LeafLogPort
port (LogicalPort
lang 1
m 1
decl (Decl
n "mcms_msix"
t "std_logic"
o 32
suid 105,0
)
)
uid 2720,0
)
*366 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "ddr_1_reset_done"
t "std_logic"
o 33
suid 106,0
)
)
uid 2722,0
)
*367 (LeafLogPort
port (LogicalPort
lang 1
decl (Decl
n "ddr_2_reset_done"
t "std_logic"
o 34
suid 107,0
)
)
uid 2724,0
)
*368 (LeafLogPort
port (LogicalPort
decl (Decl
n "mcdataout_msix"
t "std_logic_vector"
b "(31 DOWNTO 0)"
o 35
suid 108,0
)
)
uid 2726,0
)
*369 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_2_resetn"
t "std_logic"
o 36
suid 112,0
)
)
uid 2935,0
)
*370 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "msix_resetn"
t "std_logic"
o 37
suid 113,0
)
)
uid 2937,0
)
*371 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_0_cal_fail"
t "std_logic"
o 38
suid 115,0
)
)
uid 3266,0
)
*372 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_0_cal_pass"
t "std_logic"
o 39
suid 117,0
)
)
uid 3268,0
)
*373 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_cal_fail"
t "std_logic"
o 40
suid 119,0
)
)
uid 3270,0
)
*374 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_cal_pass"
t "std_logic"
o 41
suid 121,0
)
)
uid 3272,0
)
*375 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_0_reset_done"
t "std_logic"
o 42
suid 124,0
)
)
uid 3274,0
)
*376 (LeafLogPort
port (LogicalPort
decl (Decl
n "ddr_3_reset_done"
t "std_logic"
o 43
suid 125,0
)
)
uid 3276,0
)
*377 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_0_reset_in_s"
t "std_logic"
o 60
suid 129,0
)
)
uid 3515,0
)
*378 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_3_resetn"
t "std_logic"
o 44
suid 136,0
)
)
uid 3523,0
)
*379 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddr_0_resetn"
t "std_logic"
o 45
suid 137,0
)
)
uid 3525,0
)
*380 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_3_resetn"
t "std_logic"
o 46
suid 138,0
)
)
uid 3527,0
)
*381 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ddrif_0_resetn"
t "std_logic"
o 47
suid 139,0
)
)
uid 3529,0
)
*382 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ctrl_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 50
suid 140,0
)
)
uid 3659,0
)
*383 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "cld_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 48
suid 141,0
)
)
uid 3661,0
)
*384 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "conv_reset_in_s"
t "std_logic"
o 49
suid 142,0
)
)
uid 3663,0
)
*385 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "hsum_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 55
suid 143,0
)
)
uid 3665,0
)
*386 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddrif_0_reset_in_s"
t "std_logic"
o 63
suid 144,0
)
)
uid 3667,0
)
*387 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddrif_1_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 52
suid 145,0
)
)
uid 3669,0
)
*388 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddrif_2_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 53
suid 146,0
)
)
uid 3671,0
)
*389 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddrif_3_reset_in_s"
t "std_logic"
o 62
suid 147,0
)
)
uid 3673,0
)
*390 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddrif_pcie_reset_s"
t "std_logic"
preAdd 0
posAdd 0
o 54
suid 148,0
)
)
uid 3675,0
)
*391 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "msix_reset_in_s"
t "std_logic"
o 59
suid 149,0
)
)
uid 3677,0
)
*392 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_3_reset_in_s"
t "std_logic"
o 61
suid 150,0
)
)
uid 3679,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ddr_2_reset_in_s"
t "std_logic"
o 58
suid 151,0
)
)
uid 3681,0
)
*394 (LeafLogPort
port (LogicalPort
lang 1
m 4
decl (Decl
n "ddr_1_reset_in_s"
t "std_logic"
preAdd 0
posAdd 0
o 51
suid 152,0
)
)
uid 3683,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*395 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *396 (MRCItem
litem &319
pos 63
dimension 20
)
uid 69,0
optionalChildren [
*397 (MRCItem
litem &320
pos 0
dimension 20
uid 70,0
)
*398 (MRCItem
litem &321
pos 1
dimension 23
uid 71,0
)
*399 (MRCItem
litem &322
pos 2
hidden 1
dimension 20
uid 72,0
)
*400 (MRCItem
litem &332
pos 5
dimension 20
uid 214,0
)
*401 (MRCItem
litem &333
pos 6
dimension 20
uid 216,0
)
*402 (MRCItem
litem &334
pos 0
dimension 20
uid 218,0
)
*403 (MRCItem
litem &335
pos 14
dimension 20
uid 220,0
)
*404 (MRCItem
litem &336
pos 11
dimension 20
uid 222,0
)
*405 (MRCItem
litem &337
pos 7
dimension 20
uid 224,0
)
*406 (MRCItem
litem &338
pos 27
dimension 20
uid 242,0
)
*407 (MRCItem
litem &339
pos 29
dimension 20
uid 582,0
)
*408 (MRCItem
litem &340
pos 28
dimension 20
uid 584,0
)
*409 (MRCItem
litem &341
pos 30
dimension 20
uid 586,0
)
*410 (MRCItem
litem &342
pos 12
dimension 20
uid 588,0
)
*411 (MRCItem
litem &343
pos 1
dimension 20
uid 594,0
)
*412 (MRCItem
litem &344
pos 2
dimension 20
uid 596,0
)
*413 (MRCItem
litem &345
pos 3
dimension 20
uid 598,0
)
*414 (MRCItem
litem &346
pos 4
dimension 20
uid 600,0
)
*415 (MRCItem
litem &347
pos 19
dimension 20
uid 602,0
)
*416 (MRCItem
litem &348
pos 21
dimension 20
uid 604,0
)
*417 (MRCItem
litem &349
pos 20
dimension 20
uid 606,0
)
*418 (MRCItem
litem &350
pos 26
dimension 20
uid 608,0
)
*419 (MRCItem
litem &351
pos 23
dimension 20
uid 610,0
)
*420 (MRCItem
litem &352
pos 24
dimension 20
uid 612,0
)
*421 (MRCItem
litem &353
pos 22
dimension 20
uid 614,0
)
*422 (MRCItem
litem &354
pos 9
dimension 20
uid 618,0
)
*423 (MRCItem
litem &355
pos 8
dimension 20
uid 620,0
)
*424 (MRCItem
litem &356
pos 10
dimension 20
uid 622,0
)
*425 (MRCItem
litem &357
pos 48
dimension 20
uid 822,0
)
*426 (MRCItem
litem &358
pos 47
dimension 20
uid 895,0
)
*427 (MRCItem
litem &359
pos 13
dimension 20
uid 1345,0
)
*428 (MRCItem
litem &360
pos 25
dimension 20
uid 1743,0
)
*429 (MRCItem
litem &361
pos 15
dimension 20
uid 2041,0
)
*430 (MRCItem
litem &362
pos 16
dimension 20
uid 2043,0
)
*431 (MRCItem
litem &363
pos 17
dimension 20
uid 2045,0
)
*432 (MRCItem
litem &364
pos 18
dimension 20
uid 2047,0
)
*433 (MRCItem
litem &365
pos 31
dimension 20
uid 2721,0
)
*434 (MRCItem
litem &366
pos 32
dimension 20
uid 2723,0
)
*435 (MRCItem
litem &367
pos 33
dimension 20
uid 2725,0
)
*436 (MRCItem
litem &368
pos 34
dimension 20
uid 2727,0
)
*437 (MRCItem
litem &369
pos 35
dimension 20
uid 2936,0
)
*438 (MRCItem
litem &370
pos 36
dimension 20
uid 2938,0
)
*439 (MRCItem
litem &371
pos 37
dimension 20
uid 3267,0
)
*440 (MRCItem
litem &372
pos 38
dimension 20
uid 3269,0
)
*441 (MRCItem
litem &373
pos 39
dimension 20
uid 3271,0
)
*442 (MRCItem
litem &374
pos 40
dimension 20
uid 3273,0
)
*443 (MRCItem
litem &375
pos 41
dimension 20
uid 3275,0
)
*444 (MRCItem
litem &376
pos 42
dimension 20
uid 3277,0
)
*445 (MRCItem
litem &377
pos 49
dimension 20
uid 3516,0
)
*446 (MRCItem
litem &378
pos 43
dimension 20
uid 3524,0
)
*447 (MRCItem
litem &379
pos 44
dimension 20
uid 3526,0
)
*448 (MRCItem
litem &380
pos 45
dimension 20
uid 3528,0
)
*449 (MRCItem
litem &381
pos 46
dimension 20
uid 3530,0
)
*450 (MRCItem
litem &382
pos 50
dimension 20
uid 3660,0
)
*451 (MRCItem
litem &383
pos 51
dimension 20
uid 3662,0
)
*452 (MRCItem
litem &384
pos 52
dimension 20
uid 3664,0
)
*453 (MRCItem
litem &385
pos 53
dimension 20
uid 3666,0
)
*454 (MRCItem
litem &386
pos 54
dimension 20
uid 3668,0
)
*455 (MRCItem
litem &387
pos 55
dimension 20
uid 3670,0
)
*456 (MRCItem
litem &388
pos 56
dimension 20
uid 3672,0
)
*457 (MRCItem
litem &389
pos 57
dimension 20
uid 3674,0
)
*458 (MRCItem
litem &390
pos 58
dimension 20
uid 3676,0
)
*459 (MRCItem
litem &391
pos 59
dimension 20
uid 3678,0
)
*460 (MRCItem
litem &392
pos 60
dimension 20
uid 3680,0
)
*461 (MRCItem
litem &393
pos 61
dimension 20
uid 3682,0
)
*462 (MRCItem
litem &394
pos 62
dimension 20
uid 3684,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*463 (MRCItem
litem &323
pos 0
dimension 20
uid 74,0
)
*464 (MRCItem
litem &325
pos 1
dimension 50
uid 75,0
)
*465 (MRCItem
litem &326
pos 2
dimension 100
uid 76,0
)
*466 (MRCItem
litem &327
pos 3
dimension 50
uid 77,0
)
*467 (MRCItem
litem &328
pos 4
dimension 100
uid 78,0
)
*468 (MRCItem
litem &329
pos 5
dimension 100
uid 79,0
)
*469 (MRCItem
litem &330
pos 6
dimension 50
uid 80,0
)
*470 (MRCItem
litem &331
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *471 (LEmptyRow
)
uid 83,0
optionalChildren [
*472 (RefLabelRowHdr
)
*473 (TitleRowHdr
)
*474 (FilterRowHdr
)
*475 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*476 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*477 (GroupColHdr
tm "GroupColHdrMgr"
)
*478 (NameColHdr
tm "GenericNameColHdrMgr"
)
*479 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*480 (InitColHdr
tm "GenericValueColHdrMgr"
)
*481 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*482 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*483 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *484 (MRCItem
litem &471
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*485 (MRCItem
litem &472
pos 0
dimension 20
uid 98,0
)
*486 (MRCItem
litem &473
pos 1
dimension 23
uid 99,0
)
*487 (MRCItem
litem &474
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*488 (MRCItem
litem &475
pos 0
dimension 20
uid 102,0
)
*489 (MRCItem
litem &477
pos 1
dimension 50
uid 103,0
)
*490 (MRCItem
litem &478
pos 2
dimension 100
uid 104,0
)
*491 (MRCItem
litem &479
pos 3
dimension 100
uid 105,0
)
*492 (MRCItem
litem &480
pos 4
dimension 50
uid 106,0
)
*493 (MRCItem
litem &481
pos 5
dimension 50
uid 107,0
)
*494 (MRCItem
litem &482
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
