Memory system setup successful.
======================================================================

Printing all memory objects ... 

[DL1Cache]
device type = cache
write policy = WT
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[IL1Cache]
device type = cache
write policy = WT
hit time = 2
capacity = 8192
block size = 64
associativity = 1
lower level = L2Cache

[L2Cache]
device type = cache
write policy = WB
hit time = 10
capacity = 16384
block size = 64
associativity = 4
lower level = Memory

[Memory]
device type = dram
hit time = 100

======================================================================
[IF CYCLE: 1] STORE: (Seq:        1)(Addr: 39168)(PC: 0)
IL1Cache->access(MemRead, addr: 0, latency: 2)
L2Cache->access(MemRead, addr: 0, latency: 12)
Memory->access(MemRead, addr: 0, latency: 112)
CYCLE: 1 -> 112
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 113] STORE: (Seq:        2)(Addr: 71936)(PC: 4)
IL1Cache->access(MemRead, addr: 4, latency: 2)
L2Cache->access(MemRead, addr: 4, latency: 12)
Memory->access(MemRead, addr: 4, latency: 112)
CYCLE: 113 -> 224
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 225] STORE: (Seq:        3)(Addr: 104704)(PC: 8)
IL1Cache->access(MemRead, addr: 8, latency: 2)
L2Cache->access(MemRead, addr: 8, latency: 12)
Memory->access(MemRead, addr: 8, latency: 112)
CYCLE: 225 -> 336
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 337] STORE: (Seq:        1)(Addr: 39168)(PC: 0)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemWrite, addr: 39168, latency: 12)
Memory->access(MemWrite, addr: 39168, latency: 112)
CYCLE: 337 -> 337
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 337] STORE: (Seq:        4)(Addr: 137472)(PC: 12)
IL1Cache->access(MemRead, addr: 12, latency: 2)
L2Cache->access(MemRead, addr: 12, latency: 12)
Memory->access(MemRead, addr: 12, latency: 112)
CYCLE: 337 -> 448
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 449] STORE: (Seq:        2)(Addr: 71936)(PC: 4)
DL1Cache->access(MemWrite, addr: 71936, latency: 2)
L2Cache->access(MemWrite, addr: 71936, latency: 12)
Memory->access(MemWrite, addr: 71936, latency: 112)
CYCLE: 449 -> 449
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 449] STORE: (Seq:        5)(Addr: 170240)(PC: 16)
IL1Cache->access(MemRead, addr: 16, latency: 2)
L2Cache->access(MemRead, addr: 16, latency: 12)
Memory->access(MemRead, addr: 16, latency: 112)
CYCLE: 449 -> 560
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 561] STORE: (Seq:        3)(Addr: 104704)(PC: 8)
DL1Cache->access(MemWrite, addr: 104704, latency: 2)
L2Cache->access(MemWrite, addr: 104704, latency: 12)
Memory->access(MemWrite, addr: 104704, latency: 112)
CYCLE: 561 -> 561
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 561] STORE: (Seq:        6)(Addr: 39168)(PC: 20)
IL1Cache->access(MemRead, addr: 20, latency: 2)
L2Cache->access(MemRead, addr: 20, latency: 12)
Memory->access(MemRead, addr: 20, latency: 112)
CYCLE: 561 -> 672
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 673] STORE: (Seq:        4)(Addr: 137472)(PC: 12)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemWrite, addr: 137472, latency: 12)
Memory->access(MemWrite, addr: 137472, latency: 112)
CYCLE: 673 -> 673
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[IF CYCLE: 673] STORE: (Seq:        7)(Addr: 137472)(PC: 24)
IL1Cache->access(MemRead, addr: 24, latency: 2)
L2Cache->access(MemRead, addr: 24, latency: 12)
Memory->access(MemRead, addr: 24, latency: 112)
CYCLE: 673 -> 784
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 785] STORE: (Seq:        5)(Addr: 170240)(PC: 16)
DL1Cache->access(MemWrite, addr: 170240, latency: 2)
L2Cache->access(MemWrite, addr: 170240, latency: 12)
Memory->access(MemWrite, addr: 170240, latency: 112)
CYCLE: 785 -> 785
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 786] STORE: (Seq:        6)(Addr: 39168)(PC: 20)
DL1Cache->access(MemWrite, addr: 39168, latency: 2)
L2Cache->access(MemWrite, addr: 39168, latency: 12)
Memory->access(MemWrite, addr: 39168, latency: 112)
CYCLE: 786 -> 786
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
[MEM CYCLE: 787] STORE: (Seq:        7)(Addr: 137472)(PC: 24)
DL1Cache->access(MemWrite, addr: 137472, latency: 2)
L2Cache->access(MemWrite, addr: 137472, latency: 12)
Memory->access(MemWrite, addr: 137472, latency: 112)
CYCLE: 787 -> 787
======================================================================
Printing all cache contents ...
[DL1Cache]
[IL1Cache]
[L2Cache]
======================================================================
======================================================================

Printing all memory stats ... 

DL1Cache:readHits=0:readMisses=0:writeHits=0:writeMisses=7:writeBacks=0
IL1Cache:readHits=0:readMisses=7:writeHits=0:writeMisses=0:writeBacks=0
L2Cache:readHits=0:readMisses=7:writeHits=0:writeMisses=7:writeBacks=0
Memory:readHits=7:writeHits=7

======================================================================
+ Memory stall cycles : 777
+ Number of cycles : 788
+ IPC (Instructions Per Cycle) : 0.0089
