

================================================================
== Vitis HLS Report for 'calculate_statistics_Pipeline_find_minmax'
================================================================
* Date:           Tue Feb 18 03:51:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        pack_stream_to_blk
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- find_minmax  |        ?|        ?|         6|          2|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%max_val_2 = alloca i32 1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 9 'alloca' 'max_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%min_val_2 = alloca i32 1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 10 'alloca' 'min_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n"   --->   Operation 12 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_val_3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %min_val_3"   --->   Operation 13 'read' 'min_val_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln116 = store i31 1, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 14 'store' 'store_ln116' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln246 = store i32 %min_val_3_read, i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 15 'store' 'store_ln246' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln240 = store i32 %min_val_3_read, i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 16 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc41"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_3 = load i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 18 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i31 %i_3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 19 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_slt  i32 %zext_ln116, i32 %n_read" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 20 'icmp' 'icmp_ln116' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln116 = br i1 %icmp_ln116, void %for.inc55.preheader.exitStub, void %for.inc41.split" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 21 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %i_3, i32 2, i32 9" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 22 'partselect' 'lshr_ln3' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln116_1 = zext i8 %lshr_ln3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 23 'zext' 'zext_ln116_1' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 24 'getelementptr' 'data_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_1_addr = getelementptr i32 %data_1, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 25 'getelementptr' 'data_1_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_2_addr = getelementptr i32 %data_2, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 26 'getelementptr' 'data_2_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_addr = getelementptr i32 %data_3, i64 0, i64 %zext_ln116_1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 27 'getelementptr' 'data_3_addr' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (3.25ns)   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 28 'load' 'data_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 29 'load' 'data_1_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 30 'load' 'data_2_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 31 'load' 'data_3_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 2 <SV = 1> <Delay = 5.08>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i31 %i_3" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 32 'trunc' 'trunc_ln116' <Predicate = (icmp_ln116)> <Delay = 0.00>
ST_2 : Operation 33 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_load = load i8 %data_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 33 'load' 'data_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_1_load = load i8 %data_1_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 34 'load' 'data_1_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_2_load = load i8 %data_2_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 35 'load' 'data_2_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/2] ( I:3.25ns O:3.25ns )   --->   "%data_3_load = load i8 %data_3_addr" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 36 'load' 'data_3_load' <Predicate = (icmp_ln116)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%y_assign = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %data_load, i2 1, i32 %data_1_load, i2 2, i32 %data_2_load, i2 3, i32 %data_3_load, i32 <undef>, i2 %trunc_ln116" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 37 'sparsemux' 'y_assign' <Predicate = (icmp_ln116)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.52ns)   --->   "%add_ln116 = add i31 %i_3, i31 1" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 38 'add' 'add_ln116' <Predicate = (icmp_ln116)> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln116 = store i31 %add_ln116, i31 %i" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 39 'store' 'store_ln116' <Predicate = (icmp_ln116)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.43>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%min_val_2_load_1 = load i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 40 'load' 'min_val_2_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 41 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.40>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%max_val_2_load_1 = load i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 42 'load' 'max_val_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln247 = bitcast i32 %min_val_2_load_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 43 'bitcast' 'bitcast_ln247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 44 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %bitcast_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 45 'trunc' 'trunc_ln247' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln247_1 = bitcast i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 46 'bitcast' 'bitcast_ln247_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln247_1, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 47 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln247_1 = trunc i32 %bitcast_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 48 'trunc' 'trunc_ln247_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.91ns)   --->   "%icmp_ln247 = icmp_ne  i8 %tmp_3, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 49 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (2.28ns)   --->   "%icmp_ln247_1 = icmp_eq  i23 %trunc_ln247, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 50 'icmp' 'icmp_ln247_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%or_ln247 = or i1 %icmp_ln247_1, i1 %icmp_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 51 'or' 'or_ln247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.91ns)   --->   "%icmp_ln247_2 = icmp_ne  i8 %tmp_5, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 52 'icmp' 'icmp_ln247_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (2.28ns)   --->   "%icmp_ln247_3 = icmp_eq  i23 %trunc_ln247_1, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 53 'icmp' 'icmp_ln247_3' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.97ns)   --->   "%or_ln247_1 = or i1 %icmp_ln247_3, i1 %icmp_ln247_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 54 'or' 'or_ln247_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp_olt  i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 55 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%and_ln247 = and i1 %tmp_6, i1 %or_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 56 'and' 'and_ln247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node min_val)   --->   "%and_ln247_1 = and i1 %and_ln247, i1 %or_ln247" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 57 'and' 'and_ln247_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.97ns) (out node of the LUT)   --->   "%min_val = select i1 %and_ln247_1, i32 %min_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 58 'select' 'min_val' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 59 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%max_val_2_load = load i32 %max_val_2"   --->   Operation 75 'load' 'max_val_2_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%min_val_2_load = load i32 %min_val_2"   --->   Operation 76 'load' 'min_val_2_load' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min_val_2_out, i32 %min_val_2_load"   --->   Operation 77 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %max_val_2_out, i32 %max_val_2_load"   --->   Operation 78 'write' 'write_ln0' <Predicate = (!icmp_ln116)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (!icmp_ln116)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln241 = bitcast i32 %max_val_2_load_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 60 'bitcast' 'bitcast_ln241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln241, i32 23, i32 30" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 61 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i32 %bitcast_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 62 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.91ns)   --->   "%icmp_ln241 = icmp_ne  i8 %tmp_7, i8 255" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 63 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (2.28ns)   --->   "%icmp_ln241_1 = icmp_eq  i23 %trunc_ln241, i23 0" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 64 'icmp' 'icmp_ln241_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%or_ln241 = or i1 %icmp_ln241_1, i1 %icmp_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 65 'or' 'or_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp_ogt  i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 66 'fcmp' 'tmp_9' <Predicate = true> <Delay = 5.43> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%and_ln241 = and i1 %tmp_9, i1 %or_ln247_1" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 67 'and' 'and_ln241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node max_val)   --->   "%and_ln241_1 = and i1 %and_ln241, i1 %or_ln241" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 68 'and' 'and_ln241_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%max_val = select i1 %and_ln241_1, i32 %max_val_2_load_1, i32 %y_assign" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 69 'select' 'max_val' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln246 = store i32 %min_val, i32 %min_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118]   --->   Operation 70 'store' 'store_ln246' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln117 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:117]   --->   Operation 71 'specpipeline' 'specpipeline_ln117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 72 'specloopname' 'specloopname_ln116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln240 = store i32 %max_val, i32 %max_val_2" [/home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119]   --->   Operation 73 'store' 'store_ln240' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln116 = br void %for.inc41" [/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116]   --->   Operation 74 'br' 'br_ln116' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.842ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln116', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116) of constant 1 on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116 [14]  (1.588 ns)
	'load' operation 31 bit ('i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116) on local variable 'i', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:116 [19]  (0.000 ns)
	'getelementptr' operation 8 bit ('data_addr', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [31]  (0.000 ns)
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) on array 'data' [35]  (3.254 ns)

 <State 2>: 5.081ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) on array 'data' [35]  (3.254 ns)
	'sparsemux' operation 32 bit ('y', /home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [39]  (1.827 ns)

 <State 3>: 5.431ns
The critical path consists of the following:
	'load' operation 32 bit ('min_val_2_load_1', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) on local variable 'x', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:246->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118 [25]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_6', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [52]  (5.431 ns)

 <State 4>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_6', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [52]  (5.431 ns)
	'and' operation 1 bit ('and_ln247', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [53]  (0.000 ns)
	'and' operation 1 bit ('and_ln247_1', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [54]  (0.000 ns)
	'select' operation 32 bit ('min_val', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:247->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:118) [55]  (0.978 ns)

 <State 5>: 6.409ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_9', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) [62]  (5.431 ns)
	'and' operation 1 bit ('and_ln241', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) [63]  (0.000 ns)
	'and' operation 1 bit ('and_ln241_1', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) [64]  (0.000 ns)
	'select' operation 32 bit ('max_val', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) [65]  (0.978 ns)

 <State 6>: 1.588ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln240', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119) of variable 'max_val', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:241->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119 on local variable 'x', /home/admin/Xilinx/Vitis/2024.2/common/technology/autopilot/hls_math.h:240->/home/admin/Desktop/SOCExtraFeatures/src/StatsCalc.cpp:119 [69]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
