(**
SimSoC-Cert, a library on processor architectures for embedded systems.
See the COPYRIGHTS and LICENSE files.

Formalization of the ARM architecture version 6 following the:

ARM Architecture Reference Manual, Issue I, July 2005.

Page numbers refer to ARMv6.pdf.

List of the additional validity constraints that an instruction must
satisfy in order to be predictable.
*)

(* NB: some constraints given below are used to distinguish between
 *     cases which are likely to be equivalent:
 *
 * example: cpy r0, r1 <=> mov r0, r1 <=> mov r0, r1 LSL #0
 *
 * Theses cases are not considered as unpredictable not undefined in
 * the specification *)

open Ast;;

type vconstraint =
  | NotPC of string    (* the string must contains the name of parameter *)
  | NotLR of string    (* the string must contains the name of parameter *)
  | IsEven of string   (* parameter that should contain an even value *)
  | NotZero of string  (* parameter that should not be zero *)
  | NoWritebackDest    (* write-back with Rd==Rn *)
  | NotSame of string * string (* write-back with Rd==Rn *)
  | NotLSL0            (* to distinguished between (equivalent?) mode cases *)
  | OtherVC of exp     (* Other validy constraints described by a boolean
                        * expression *)

let constraints =
  let cs = Hashtbl.create 150 in
    Hashtbl.add cs "BLX2" [NotPC "m"];
    Hashtbl.add cs "BXJ" [NotPC "m"];
    Hashtbl.add cs "CLZ" [NotPC "m"; NotPC "d"];
    Hashtbl.add cs "LDM1" [NotPC "n"; NotZero "register_list"];
    Hashtbl.add cs "LDM2" [NotPC "n"; NotZero "register_list"];
    Hashtbl.add cs "LDM3" [NotPC "n"];
    Hashtbl.add cs "LDR" [NoWritebackDest];
    Hashtbl.add cs "LDRB" [NotPC "d"; NoWritebackDest];
    Hashtbl.add cs "LDRBT" [NotPC "d"; NotSame ("d", "n")];
    Hashtbl.add cs "LDRD" [NotLR "d"; IsEven "d"]; (* FIXME: UNDEFINED if "d" is odd *)
    Hashtbl.add cs "LDREX" [NotPC "d"; NotPC "n"];
    Hashtbl.add cs "LDRH" [NotPC "d"; NoWritebackDest];
    Hashtbl.add cs "LDRSB" [NotPC "d"; NoWritebackDest];
    Hashtbl.add cs "LDRSH" [NotPC "d"; NoWritebackDest];
    Hashtbl.add cs "LDRT" [NotPC "d"; NotSame ("d", "n")];
    Hashtbl.add cs "MCR" [NotPC "d"];
    Hashtbl.add cs "MCRR" [NotPC "d"; NotPC "n"; NotSame ("d", "n")];
    Hashtbl.add cs "MLA" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "MOV" [OtherVC (Fun ("not_cpy_instr", [Var "bincode"]))];
    Hashtbl.add cs "MRRC" [NotPC "d"; NotPC "n"; NotSame ("d", "n")];
    Hashtbl.add cs "MRS" [NotPC "d"];
    Hashtbl.add cs "MUL" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "PKHBT" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "PKHTB" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QADD" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QDADD" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QDSUB" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QSUB" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QSUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QSUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "QSUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "REV" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "REV16" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "REVSH" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "RFE" [NotPC "n"];
    Hashtbl.add cs "SADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SEL" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHSUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHSUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SHSUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SMLAxy" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMLAD" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMLAL" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                            NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "SMLALxy" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                              NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "SMLALD" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                             NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "SMLAWy" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMLSD" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMLLSD" [NotPC "dHi"; NotPC "dLo"; NotPC "m"; NotPC "s";
                             NotSame ("dHi", "dLo")];
    Hashtbl.add cs "SMMLA" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMMLS" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "SMMUL" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "SMUAD" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "SMULxy" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "SMULL" [NotPC "dHi"; NotPC "dLo"; NotPC "m"; NotPC "s";
                            NotSame ("dHi", "dLo")];
    Hashtbl.add cs "SMULWy" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "SMUSD" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "SSAT" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "SSAT16" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "SSUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SSUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SSUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "STM1" [NotPC "n"; NotZero "register_list"];
    Hashtbl.add cs "STM2" [NotPC "n"; NotZero "register_list"];
    Hashtbl.add cs "STR" [NoWritebackDest];
    Hashtbl.add cs "STRB" [NoWritebackDest; NotPC "d"];
    Hashtbl.add cs "STRBT" [NotPC "d"; NotSame ("d", "n")];
    Hashtbl.add cs "STRD" [NotLR "d"; IsEven "d"]; (* FIXME: UNDEFINED if "d" is odd *)
    Hashtbl.add cs "STREX" [NotPC "d"; NotPC "n"; NotPC "m";
                            NotSame ("d", "n"); NotSame ("d", "m")];
    Hashtbl.add cs "STRH" [NoWritebackDest; NotPC "d"];
    Hashtbl.add cs "STRT" [NotSame ("d", "n")];
    Hashtbl.add cs "SWP" [NotPC "d"; NotPC "n"; NotPC "m";
                          NotSame ("n", "m"); NotSame ("n", "d")];
    Hashtbl.add cs "SWPB" [NotPC "d"; NotPC "n"; NotPC "m";
                           NotSame ("n", "m"); NotSame ("n", "d")];
    Hashtbl.add cs "SXTAB" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SXTAB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SXTAH" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "SXTB" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "SXTB16" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "SXTH" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "UADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHSUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHSUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UHSUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UMAAL" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                            NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "UMLAL" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                            NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "UMULL" [NotPC "dHi"; NotPC "dLo"; NotPC "m";
                            NotPC "s"; NotSame ("dHi", "dLo")];
    Hashtbl.add cs "UQADD16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UQADD8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UQADDSUBX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UQSUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UQSUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UQSUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "USAD8" [NotPC "d"; NotPC "m"; NotPC "s"];
    Hashtbl.add cs "USADA8" [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "USAT" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "USAT16" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "USUB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "USUB8" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "USUBADDX" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UXTAB" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UXTAB16" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UXTAH" [NotPC "d"; NotPC "m"; NotPC "n"];
    Hashtbl.add cs "UXTB" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "UXTB16" [NotPC "d"; NotPC "m"];
    Hashtbl.add cs "UXTH" [NotPC "d"; NotPC "m"];
    (* 117 instructions in this table / 148 *)
    Hashtbl.add cs "M1_Logical_shift_left_by_immediate"
      [NotZero "shift_imm"]; (* to distinguish from (equivalent?) M1_Register *)
    Hashtbl.add cs "M1_Logical_shift_left_by_register"
      [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "M1_Logical_right_left_by_register"
      [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "M1_Arithmetic_shift_right_by_register"
      [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    Hashtbl.add cs "M1_Rotate_right_by_immediate"
      [NotZero "shift_imm"];
    Hashtbl.add cs "M1_Rotate_right_by_register"
      [NotPC "d"; NotPC "m"; NotPC "s"; NotPC "n"];
    (* 6 mode 1 cases in this table / 11 *)
    Hashtbl.add cs "M2_Register_offset" [NotPC "m"];
    Hashtbl.add cs "M2_Scaled_register_offset" [NotPC "m"; NotLSL0];
    Hashtbl.add cs "M2_Immediate_pre_indexed" [NotPC "n"];
    Hashtbl.add cs "M2_Register_pre_indexed" [NotPC "n"; NotPC "m"];
    Hashtbl.add cs "M2_Scaled_register_pre_indexed"
      [NotPC "n"; NotPC "m"; NotLSL0];
    Hashtbl.add cs "M2_Immediate_post_indexed" [NotPC "n"];
    Hashtbl.add cs "M2_Register_post_indexed" [NotPC "n"; NotPC "m"];
    Hashtbl.add cs "M2_Scaled_register_post_indexed"
      [NotPC "n"; NotPC "m"; NotLSL0];
    (* 8 mode 2 cases in this table / 9 *)
    Hashtbl.add cs "M3_Register_offset" [NotPC "m"];
    Hashtbl.add cs "M3_Immediate_pre_indexed" [NotPC "n"];
    Hashtbl.add cs "M3_Register_pre_indexed" [NotPC "n"; NotPC "m"];
    Hashtbl.add cs "M3_Immediate_post_indexed" [NotPC "n"];
    Hashtbl.add cs "M3_Register_post_indexed" [NotPC "n"; NotPC "m"];
    (* 5 mode 3 cases in this table / 6 *)
    (* no constraints for mode 4 *)
    Hashtbl.add cs "M5_Immediate_pre_indexed" [NotPC "n"];
    Hashtbl.add cs "M5_Immediate_post_indexed" [NotPC "n"];
    Hashtbl.add cs "M5_Unindexed" [NotZero "U"];
    (* 3 mode 5 cases in this table / 4 *)
    cs;;

(* REMARK: constraints that cannot be checked statically are not managed in this file *)

(* FIXME: other constraints not taken into account yet:
 * CPS:  not ( (imod == 0b00 && mmod == 0) ||
               (imod == 0b01 && mmod == 0) ||
               (imod == 0b01 && mmod == 1) )
 * LDM1, LDM3: not (W && n in register_list)
 * LDRD, STRD: NoWritebackDest(Rd and Rd+1), Rm!=Rd, Rm!=Rd+1
 * STM1: not (Rn in register_list && W && not (lowest-numbered Rn))
 * MOV: not a CPY?
 *
 * BKPT: cond must be AL (already 0b1110 in the coding table)
 * LDM2, STM2: not bit[21] (already 0 in their coding tables)
 * PLD: bit[24] && not bit[21] (already fixed to the right values in the coding table)
 *)

(* check whether the instruction i has some constraints *)
let has_constraints i = Hashtbl.mem constraints i;;

(* get the constraints associated to i *)
let get_constraints i =
  try Hashtbl.find constraints i
  with Not_found -> [];;

(* generate an expression that check the constraints *)
exception Empty_list;;
let to_exp i =
  let aux vc = match vc with
    | NotPC s -> BinOp (Var s, "!=", Num "15")
    | NotLR s -> BinOp (Var s, "!=", Num "14")
    | IsEven s -> Fun ("is_even", [Var s])
    | NotZero s -> BinOp (Var s, "!=", Num "0")
    | NoWritebackDest ->
        let w = BinOp (Var "W", "==", Num "0") in
        let r = BinOp (Var "n", "!=", Var "d") in
          BinOp (w, "or", r)
    | NotSame (s1, s2) -> BinOp (Var s1, "!=", Var s2)
    | NotLSL0 ->
        let a = BinOp (Var "shift", "!=", Num "0") in
        let b = BinOp (Var "shift_imm", "!=", Num "0") in
          BinOp (a, "or", b)
    | OtherVC e -> e
  in
  let rec auxl vcs = match vcs with
    | [] -> raise Empty_list
    | [vc] -> aux vc
    | vc :: vcs -> BinOp (aux vc, "and", auxl vcs)
  in
  let vcs = get_constraints i in
    try Some (auxl vcs)
    with Empty_list -> None;;