

================================================================
== Vivado HLS Report for 'finger_counter'
================================================================
* Date:           Fri Dec  4 16:59:07 2015

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      3.51|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    5|  16789505|    5|  16789505|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |             |     Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    4|  16789504| 4 ~ 4099 |          -|          -| 1 ~ 4096 |    no    |
        | + Loop 1.1  |    2|      4097|         3|          1|          1| 1 ~ 4096 |    yes   |
        +-------------+-----+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    148|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     32|
|Register         |        -|      -|      83|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      83|    180|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_158_p2           |     +    |      0|  0|  12|          12|           1|
    |j_V_fu_184_p2           |     +    |      0|  0|  12|          12|           1|
    |op2_assign_3_fu_138_p2  |     +    |      0|  0|  13|          13|           1|
    |op2_assign_fu_128_p2    |     +    |      0|  0|  13|          13|           1|
    |ap_sig_bdd_82           |    and   |      0|  0|   2|           1|           1|
    |not_or_cond_fu_206_p2   |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_195_p2       |    and   |      0|  0|   2|           1|           1|
    |not4_fu_190_p2          |   icmp   |      0|  0|  14|          12|          12|
    |not_fu_164_p2           |   icmp   |      0|  0|  14|          12|          12|
    |notlhs_fu_200_p2        |   icmp   |      0|  0|  14|          12|           1|
    |notrhs_fu_169_p2        |   icmp   |      0|  0|  14|          12|           1|
    |tmp_7_fu_179_p2         |   icmp   |      0|  0|  16|          13|          13|
    |tmp_s_fu_153_p2         |   icmp   |      0|  0|  16|          13|          13|
    |ap_sig_bdd_102          |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_47           |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 148|         129|          61|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |pixel_in_val_fu_58  |   8|          2|    8|         16|
    |t_V_5_reg_101       |  12|          2|   12|         24|
    |t_V_reg_112         |  12|          2|   12|         24|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  32|          6|   32|         64|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+-----+-----------+
    |                   Name                   | FF | Bits| Const Bits|
    +------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                 |   2|    2|          0|
    |ap_done_reg                               |   1|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|    1|          0|
    |ap_reg_ppstg_not_or_cond_reg_280_pp0_it1  |   1|    1|          0|
    |ap_reg_ppstg_tmp_7_reg_267_pp0_it1        |   1|    1|          0|
    |i_V_reg_252                               |  12|   12|          0|
    |not_or_cond_reg_280                       |   1|    1|          0|
    |not_reg_257                               |   1|    1|          0|
    |notrhs_reg_262                            |   1|    1|          0|
    |op2_assign_3_reg_244                      |  13|   13|          0|
    |op2_assign_reg_239                        |  13|   13|          0|
    |or_cond_reg_276                           |   1|    1|          0|
    |pixel_in_val_fu_58                        |   8|    8|          0|
    |t_V_5_reg_101                             |  12|   12|          0|
    |t_V_reg_112                               |  12|   12|          0|
    |tmp_7_reg_267                             |   1|    1|          0|
    +------------------------------------------+----+-----+-----------+
    |Total                                     |  83|   83|          0|
    +------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|    finger_counter   | return value |
|ap_rst                       |  in |    1|        -|    finger_counter   | return value |
|ap_start                     |  in |    1|        -|    finger_counter   | return value |
|ap_done                      | out |    1|        -|    finger_counter   | return value |
|ap_continue                  |  in |    1|        -|    finger_counter   | return value |
|ap_idle                      | out |    1|        -|    finger_counter   | return value |
|ap_ready                     | out |    1|        -|    finger_counter   | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

