
*** Running vivado
    with args -log design_1_Comparator_v2_2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Comparator_v2_2_0_0.tcl



****** Vivado v2023.1.1 (64-bit)
  **** SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_Comparator_v2_2_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1542.762 ; gain = 196.555
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Comparator_v2_2_0_0
Command: synth_design -top design_1_Comparator_v2_2_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2512
INFO: [Synth 8-11241] undeclared symbol 'O0', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:33]
INFO: [Synth 8-11241] undeclared symbol 'O1', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:46]
INFO: [Synth 8-11241] undeclared symbol 'O2', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:58]
INFO: [Synth 8-11241] undeclared symbol 'O_3', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:71]
INFO: [Synth 8-11241] undeclared symbol 'O_4', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:84]
INFO: [Synth 8-11241] undeclared symbol 'O_5', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:96]
INFO: [Synth 8-11241] undeclared symbol 'O_6', assumed default net type 'wire' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:108]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.738 ; gain = 411.105
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Comparator_v2_2_0_0' [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Comparator_v2_2_0_0/synth/design_1_Comparator_v2_2_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Comparator_v2_2' [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'LUT4' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6155] done synthesizing module 'LUT4' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79544]
INFO: [Synth 8-6157] synthesizing module 'LUT5' [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79590]
INFO: [Synth 8-6155] done synthesizing module 'LUT5' (0#1) [C:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79590]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_v2_2' (0#1) [C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.srcs/sources_1/new/Comparator_V2_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Comparator_v2_2_0_0' (0#1) [c:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.gen/sources_1/bd/design_1/ip/design_1_Comparator_v2_2_0_0/synth/design_1_Comparator_v2_2_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2462.293 ; gain = 504.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.164 ; gain = 522.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2480.164 ; gain = 522.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2492.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2550.500 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     1|
|2     |LUT5 |     7|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2550.500 ; gain = 522.531
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2550.500 ; gain = 592.867
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.500 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2550.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c19d183a
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 2550.500 ; gain = 968.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/design_1_Comparator_v2_2_0_0_synth_1/design_1_Comparator_v2_2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_Comparator_v2_2_0_0, cache-ID = cdbc20d6ecee0c09
INFO: [Common 17-1381] The checkpoint 'C:/Users/40227910/Desktop/MC_CRO_PUF/MC_CRO_PUF.runs/design_1_Comparator_v2_2_0_0_synth_1/design_1_Comparator_v2_2_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Comparator_v2_2_0_0_utilization_synth.rpt -pb design_1_Comparator_v2_2_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 20 22:53:12 2024...
