INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/cla.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/new/mp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sources_1/imports/imports/new/ripple_carry_adder_Nb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_Nb
INFO: [VRFC 10-2263] Analyzing Verilog file "//psf/Home/Desktop/cdd_labs/cdd_lab_git/final_project_cdd/final_project_cdd.srcs/sim_1/new/cla_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mp_adder_TB
