head	1.2;
access;
symbols
	binutils-2_24-branch:1.2.0.8
	binutils-2_24-branchpoint:1.2
	binutils-2_23_2:1.2
	binutils-2_23_1:1.2
	binutils-2_23:1.2
	binutils-2_23-branch:1.2.0.6
	binutils-2_23-branchpoint:1.2
	binutils-2_22_branch:1.2.0.4
	binutils-2_22:1.2
	binutils-2_22-branch:1.2.0.2
	binutils-2_22-branchpoint:1.2
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.2
date	2011.09.21.22.29.55;	author davem;	state Exp;
branches;
next	1.1;

1.1
date	2011.09.08.19.01.10;	author davem;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Fix sparc testcases when building with 64-bit default.

gas/testsuite/

	* gas/sparc/imm-plus-rreg.d: Fix address regex for 64-bit.
	* gas/sparc/save-args.d: Likewise.
	* gas/sparc/ticc-imm-reg.d: Likewise, add -32 to options.
	* gas/sparc/v8-movwr-imm.d: Likewise.
@
text
@#as: -32 -Av8
#objdump: -dr
#name: software traps

.*: +file format .*

Disassembly of section .text:

0+ <foo>:
   0:	91 d2 00 00 	ta  %o0
   4:	91 d2 00 0a 	ta  %o0 \+ %o2
   8:	91 d4 20 0a 	ta  %l0 \+ 0xa
   c:	91 d4 3f f6 	ta  %l0 \+ -10
  10:	91 d4 3f f6 	ta  %l0 \+ -10
  14:	91 d4 20 0a 	ta  %l0 \+ 0xa
  18:	91 d0 20 7f 	ta  0x7f
  1c:	91 d6 20 0a 	ta  %i0 \+ 0xa
  20:	91 d6 3f f6 	ta  %i0 \+ -10
@


1.1
log
@opcodes/

	The changes below bring 'mov' and 'ticc' instructions into line
	with the V8 SPARC Architecture Manual.
	* sparc-opc.c (sparc_opcodes): Add entry for 'ticc imm + regrs1'.
	* sparc-opc.c (sparc_opcodes): Add alias entries for
	'mov regrs2,%asrX'; 'mov regrs2,%y'; 'mov regrs2,%prs';
	'mov regrs2,%wim' and 'mov regrs2,%tbr'.
	* sparc-opc.c (sparc_opcodes): Move/Change entries for
	'mov imm,%asrX'; 'mov imm,%y'; 'mov imm,%prs'; 'mov imm,%wim'
	and 'mov imm,%tbr'.
	* sparc-opc.c (sparc_opcodes): Add wr alias entries to match above
	mov aliases.

gas/testsuite/

	* gas/sparc/ticc-imm-reg.[sd]: New test.
	* gas/sparc/v8-movwr-imm.[sd]: New test.
	* gas/sparc/sparc.exp: Run new tests.
@
text
@d1 1
a1 1
#as: -Av8
d9 1
a9 1
00000000 <foo>:
@

