{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446011338394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446011338406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 28 00:48:58 2015 " "Processing started: Wed Oct 28 00:48:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446011338406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446011338406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446011338406 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446011338952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mips.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "src/mips.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359637 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000000 maindec.v(9) " "Verilog HDL Compiler Directive warning at maindec.v(9): text macro \"b000000\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 9 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b110000010 maindec.v(9) " "Verilog HDL Compiler Directive warning at maindec.v(9): text macro \"b110000010\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 9 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100011 maindec.v(10) " "Verilog HDL Compiler Directive warning at maindec.v(10): text macro \"b100011\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 10 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b101001000 maindec.v(10) " "Verilog HDL Compiler Directive warning at maindec.v(10): text macro \"b101001000\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 10 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b101011 maindec.v(11) " "Verilog HDL Compiler Directive warning at maindec.v(11): text macro \"b101011\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 11 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b001010000 maindec.v(11) " "Verilog HDL Compiler Directive warning at maindec.v(11): text macro \"b001010000\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 11 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359639 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000100 maindec.v(12) " "Verilog HDL Compiler Directive warning at maindec.v(12): text macro \"b000100\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 12 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000100001 maindec.v(12) " "Verilog HDL Compiler Directive warning at maindec.v(12): text macro \"b000100001\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 12 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b001000 maindec.v(13) " "Verilog HDL Compiler Directive warning at maindec.v(13): text macro \"b001000\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b101000000 maindec.v(13) " "Verilog HDL Compiler Directive warning at maindec.v(13): text macro \"b101000000\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000010 maindec.v(14) " "Verilog HDL Compiler Directive warning at maindec.v(14): text macro \"b000010\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000000100 maindec.v(14) " "Verilog HDL Compiler Directive warning at maindec.v(14): text macro \"b000000100\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "bxxxxxxxxx maindec.v(15) " "Verilog HDL Compiler Directive warning at maindec.v(15): text macro \"bxxxxxxxxx\" is undefined" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 15 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/maindec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/maindec.v" { { "Info" "ISGN_ENTITY_NAME" "1 maindec " "Found entity 1: maindec" {  } { { "src/maindec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/maindec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359641 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100 datapath.v(14) " "Verilog HDL Compiler Directive warning at datapath.v(14): text macro \"b100\" is undefined" {  } { { "src/datapath.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/datapath.v" 14 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359643 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b00 datapath.v(22) " "Verilog HDL Compiler Directive warning at datapath.v(22): text macro \"b00\" is undefined" {  } { { "src/datapath.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/datapath.v" 22 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file src/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "src/datapath.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "src/controller.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359647 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b010 aludec.v(5) " "Verilog HDL Compiler Directive warning at aludec.v(5): text macro \"b010\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 5 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359650 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b01 aludec.v(6) " "Verilog HDL Compiler Directive warning at aludec.v(6): text macro \"b01\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 6 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b110 aludec.v(6) " "Verilog HDL Compiler Directive warning at aludec.v(6): text macro \"b110\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 6 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100000 aludec.v(8) " "Verilog HDL Compiler Directive warning at aludec.v(8): text macro \"b100000\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 8 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100010 aludec.v(9) " "Verilog HDL Compiler Directive warning at aludec.v(9): text macro \"b100010\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 9 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100100 aludec.v(10) " "Verilog HDL Compiler Directive warning at aludec.v(10): text macro \"b100100\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 10 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b000 aludec.v(10) " "Verilog HDL Compiler Directive warning at aludec.v(10): text macro \"b000\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 10 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359651 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b100101 aludec.v(11) " "Verilog HDL Compiler Directive warning at aludec.v(11): text macro \"b100101\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 11 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359652 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b001 aludec.v(11) " "Verilog HDL Compiler Directive warning at aludec.v(11): text macro \"b001\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 11 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359652 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b101010 aludec.v(12) " "Verilog HDL Compiler Directive warning at aludec.v(12): text macro \"b101010\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 12 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359652 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "b111 aludec.v(12) " "Verilog HDL Compiler Directive warning at aludec.v(12): text macro \"b111\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 12 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359652 ""}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "bxxx aludec.v(13) " "Verilog HDL Compiler Directive warning at aludec.v(13): text macro \"bxxx\" is undefined" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 13 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1446011359652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aludec.v 1 1 " "Found 1 design units, including 1 entities, in source file src/aludec.v" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "src/aludec.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/aludec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sign_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sign_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "src/sign_ext.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/sign_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/shift_left2.v 1 1 " "Found 1 design units, including 1 entities, in source file src/shift_left2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "src/shift_left2.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/shift_left2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/resetable_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file src/resetable_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "src/resetable_ff.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/resetable_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mux_2_input.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mux_2_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "src/mux_2_input.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/mux_2_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "src/adder.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446011359669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446011359669 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "zero mips.v(5) " "Verilog HDL Implicit Net warning at mips.v(5): created implicit net for \"zero\"" {  } { { "src/mips.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/mips.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446011359670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcsrc mips.v(5) " "Verilog HDL Implicit Net warning at mips.v(5): created implicit net for \"pcsrc\"" {  } { { "src/mips.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/mips.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446011359670 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "luout datapath.v(36) " "Verilog HDL Implicit Net warning at datapath.v(36): created implicit net for \"luout\"" {  } { { "src/datapath.v" "" { Text "C:/Users/Ashlesh/Desktop/Fall2015/MICRO/Project/MIPS32/src/datapath.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446011359670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446011359741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446011360530 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446011360530 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "64 " "Implemented 64 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446011360586 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446011360586 ""} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Implemented 32 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446011360586 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446011360586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "644 " "Peak virtual memory: 644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446011360610 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 28 00:49:20 2015 " "Processing ended: Wed Oct 28 00:49:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446011360610 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446011360610 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446011360610 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446011360610 ""}
