Simulator report for mic1
Mon May 26 21:46:27 2025
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 183 nodes    ;
; Simulation Coverage         ;      13.66 % ;
; Total Number of Transitions ; 126          ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                         ;               ;
; Vector input source                                                                        ; C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/ULA_8bits.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                          ; On            ;
; Check outputs                                                                              ; Off                                                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                         ; Off           ;
; Detect glitches                                                                            ; Off                                                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      13.66 % ;
; Total nodes checked                                 ; 183          ;
; Total output ports checked                          ; 183          ;
; Total output ports with complete 1/0-value coverage ; 25           ;
; Total output ports with no 1/0-value coverage       ; 142          ;
; Total output ports with no 1-value coverage         ; 142          ;
; Total output ports with no 0-value coverage         ; 158          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                    ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |ULA_8bits|A[1]                                      ; |ULA_8bits|A[1]                                      ; out              ;
; |ULA_8bits|A[0]                                      ; |ULA_8bits|A[0]                                      ; out              ;
; |ULA_8bits|B[0]                                      ; |ULA_8bits|B[0]                                      ; out              ;
; |ULA_8bits|O[0]                                      ; |ULA_8bits|O[0]                                      ; pin_out          ;
; |ULA_8bits|ULA_1bit:inst4|inst5                      ; |ULA_8bits|ULA_1bit:inst4|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst8                      ; |ULA_8bits|ULA_1bit:inst4|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst4                      ; |ULA_8bits|ULA_1bit:inst4|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst15                     ; |ULA_8bits|ULA_1bit:inst4|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst9                      ; |ULA_8bits|ULA_1bit:inst4|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst12                     ; |ULA_8bits|ULA_1bit:inst4|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst6                      ; |ULA_8bits|ULA_1bit:inst4|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst5                       ; |ULA_8bits|ULA_1bit:inst|inst5                       ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst8                       ; |ULA_8bits|ULA_1bit:inst|inst8                       ; out0             ;
; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst2  ; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst2  ; out0             ;
; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst   ; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst   ; out0             ;
; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst5  ; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst5  ; out0             ;
; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst7  ; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst7  ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst7 ; out0             ;
+------------------------------------------------------+------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |ULA_8bits|COUT                                      ; |ULA_8bits|COUT                                      ; pin_out          ;
; |ULA_8bits|INVA                                      ; |ULA_8bits|INVA                                      ; out              ;
; |ULA_8bits|A[7]                                      ; |ULA_8bits|A[7]                                      ; out              ;
; |ULA_8bits|A[6]                                      ; |ULA_8bits|A[6]                                      ; out              ;
; |ULA_8bits|A[5]                                      ; |ULA_8bits|A[5]                                      ; out              ;
; |ULA_8bits|A[4]                                      ; |ULA_8bits|A[4]                                      ; out              ;
; |ULA_8bits|A[3]                                      ; |ULA_8bits|A[3]                                      ; out              ;
; |ULA_8bits|ENA                                       ; |ULA_8bits|ENA                                       ; out              ;
; |ULA_8bits|B[7]                                      ; |ULA_8bits|B[7]                                      ; out              ;
; |ULA_8bits|B[6]                                      ; |ULA_8bits|B[6]                                      ; out              ;
; |ULA_8bits|B[5]                                      ; |ULA_8bits|B[5]                                      ; out              ;
; |ULA_8bits|B[4]                                      ; |ULA_8bits|B[4]                                      ; out              ;
; |ULA_8bits|B[3]                                      ; |ULA_8bits|B[3]                                      ; out              ;
; |ULA_8bits|B[2]                                      ; |ULA_8bits|B[2]                                      ; out              ;
; |ULA_8bits|ENB                                       ; |ULA_8bits|ENB                                       ; out              ;
; |ULA_8bits|CIN                                       ; |ULA_8bits|CIN                                       ; out              ;
; |ULA_8bits|F0                                        ; |ULA_8bits|F0                                        ; out              ;
; |ULA_8bits|F1                                        ; |ULA_8bits|F1                                        ; out              ;
; |ULA_8bits|O[7]                                      ; |ULA_8bits|O[7]                                      ; pin_out          ;
; |ULA_8bits|O[6]                                      ; |ULA_8bits|O[6]                                      ; pin_out          ;
; |ULA_8bits|O[5]                                      ; |ULA_8bits|O[5]                                      ; pin_out          ;
; |ULA_8bits|O[4]                                      ; |ULA_8bits|O[4]                                      ; pin_out          ;
; |ULA_8bits|O[3]                                      ; |ULA_8bits|O[3]                                      ; pin_out          ;
; |ULA_8bits|ULA_1bit:inst4|inst13                     ; |ULA_8bits|ULA_1bit:inst4|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst11                     ; |ULA_8bits|ULA_1bit:inst4|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst10                     ; |ULA_8bits|ULA_1bit:inst4|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst13                      ; |ULA_8bits|ULA_1bit:inst|inst13                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst11                      ; |ULA_8bits|ULA_1bit:inst|inst11                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst10                      ; |ULA_8bits|ULA_1bit:inst|inst10                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and1      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and1      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and2      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and2      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and3      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and3      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and4      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and4      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst4                      ; |ULA_8bits|ULA_1bit:inst1|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst13                     ; |ULA_8bits|ULA_1bit:inst1|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst9                      ; |ULA_8bits|ULA_1bit:inst1|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst11                     ; |ULA_8bits|ULA_1bit:inst1|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst10                     ; |ULA_8bits|ULA_1bit:inst1|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst5                      ; |ULA_8bits|ULA_1bit:inst5|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst8                      ; |ULA_8bits|ULA_1bit:inst5|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst4                      ; |ULA_8bits|ULA_1bit:inst5|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst15                     ; |ULA_8bits|ULA_1bit:inst5|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst13                     ; |ULA_8bits|ULA_1bit:inst5|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst9                      ; |ULA_8bits|ULA_1bit:inst5|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst11                     ; |ULA_8bits|ULA_1bit:inst5|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst10                     ; |ULA_8bits|ULA_1bit:inst5|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst12                     ; |ULA_8bits|ULA_1bit:inst5|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst6                      ; |ULA_8bits|ULA_1bit:inst5|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst5                      ; |ULA_8bits|ULA_1bit:inst2|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst8                      ; |ULA_8bits|ULA_1bit:inst2|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst4                      ; |ULA_8bits|ULA_1bit:inst2|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst15                     ; |ULA_8bits|ULA_1bit:inst2|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst13                     ; |ULA_8bits|ULA_1bit:inst2|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst9                      ; |ULA_8bits|ULA_1bit:inst2|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst11                     ; |ULA_8bits|ULA_1bit:inst2|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst10                     ; |ULA_8bits|ULA_1bit:inst2|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst12                     ; |ULA_8bits|ULA_1bit:inst2|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst6                      ; |ULA_8bits|ULA_1bit:inst2|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst5                      ; |ULA_8bits|ULA_1bit:inst6|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst8                      ; |ULA_8bits|ULA_1bit:inst6|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst4                      ; |ULA_8bits|ULA_1bit:inst6|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst15                     ; |ULA_8bits|ULA_1bit:inst6|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst13                     ; |ULA_8bits|ULA_1bit:inst6|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst9                      ; |ULA_8bits|ULA_1bit:inst6|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst11                     ; |ULA_8bits|ULA_1bit:inst6|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst10                     ; |ULA_8bits|ULA_1bit:inst6|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst12                     ; |ULA_8bits|ULA_1bit:inst6|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst6                      ; |ULA_8bits|ULA_1bit:inst6|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst5                      ; |ULA_8bits|ULA_1bit:inst7|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst8                      ; |ULA_8bits|ULA_1bit:inst7|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst4                      ; |ULA_8bits|ULA_1bit:inst7|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst15                     ; |ULA_8bits|ULA_1bit:inst7|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst13                     ; |ULA_8bits|ULA_1bit:inst7|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst9                      ; |ULA_8bits|ULA_1bit:inst7|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst11                     ; |ULA_8bits|ULA_1bit:inst7|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst10                     ; |ULA_8bits|ULA_1bit:inst7|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst12                     ; |ULA_8bits|ULA_1bit:inst7|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst6                      ; |ULA_8bits|ULA_1bit:inst7|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst5                      ; |ULA_8bits|ULA_1bit:inst3|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst8                      ; |ULA_8bits|ULA_1bit:inst3|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst4                      ; |ULA_8bits|ULA_1bit:inst3|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst15                     ; |ULA_8bits|ULA_1bit:inst3|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst13                     ; |ULA_8bits|ULA_1bit:inst3|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst9                      ; |ULA_8bits|ULA_1bit:inst3|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst11                     ; |ULA_8bits|ULA_1bit:inst3|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst10                     ; |ULA_8bits|ULA_1bit:inst3|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst12                     ; |ULA_8bits|ULA_1bit:inst3|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst6                      ; |ULA_8bits|ULA_1bit:inst3|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst7 ; out0             ;
+------------------------------------------------------+------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; Node Name                                            ; Output Port Name                                     ; Output Port Type ;
+------------------------------------------------------+------------------------------------------------------+------------------+
; |ULA_8bits|COUT                                      ; |ULA_8bits|COUT                                      ; pin_out          ;
; |ULA_8bits|INVA                                      ; |ULA_8bits|INVA                                      ; out              ;
; |ULA_8bits|A[7]                                      ; |ULA_8bits|A[7]                                      ; out              ;
; |ULA_8bits|A[6]                                      ; |ULA_8bits|A[6]                                      ; out              ;
; |ULA_8bits|A[5]                                      ; |ULA_8bits|A[5]                                      ; out              ;
; |ULA_8bits|A[4]                                      ; |ULA_8bits|A[4]                                      ; out              ;
; |ULA_8bits|A[3]                                      ; |ULA_8bits|A[3]                                      ; out              ;
; |ULA_8bits|A[2]                                      ; |ULA_8bits|A[2]                                      ; out              ;
; |ULA_8bits|ENA                                       ; |ULA_8bits|ENA                                       ; out              ;
; |ULA_8bits|B[7]                                      ; |ULA_8bits|B[7]                                      ; out              ;
; |ULA_8bits|B[6]                                      ; |ULA_8bits|B[6]                                      ; out              ;
; |ULA_8bits|B[5]                                      ; |ULA_8bits|B[5]                                      ; out              ;
; |ULA_8bits|B[4]                                      ; |ULA_8bits|B[4]                                      ; out              ;
; |ULA_8bits|B[3]                                      ; |ULA_8bits|B[3]                                      ; out              ;
; |ULA_8bits|B[2]                                      ; |ULA_8bits|B[2]                                      ; out              ;
; |ULA_8bits|B[1]                                      ; |ULA_8bits|B[1]                                      ; out              ;
; |ULA_8bits|ENB                                       ; |ULA_8bits|ENB                                       ; out              ;
; |ULA_8bits|CIN                                       ; |ULA_8bits|CIN                                       ; out              ;
; |ULA_8bits|F0                                        ; |ULA_8bits|F0                                        ; out              ;
; |ULA_8bits|F1                                        ; |ULA_8bits|F1                                        ; out              ;
; |ULA_8bits|O[7]                                      ; |ULA_8bits|O[7]                                      ; pin_out          ;
; |ULA_8bits|O[6]                                      ; |ULA_8bits|O[6]                                      ; pin_out          ;
; |ULA_8bits|O[5]                                      ; |ULA_8bits|O[5]                                      ; pin_out          ;
; |ULA_8bits|O[4]                                      ; |ULA_8bits|O[4]                                      ; pin_out          ;
; |ULA_8bits|O[3]                                      ; |ULA_8bits|O[3]                                      ; pin_out          ;
; |ULA_8bits|O[2]                                      ; |ULA_8bits|O[2]                                      ; pin_out          ;
; |ULA_8bits|O[1]                                      ; |ULA_8bits|O[1]                                      ; pin_out          ;
; |ULA_8bits|ULA_1bit:inst4|inst13                     ; |ULA_8bits|ULA_1bit:inst4|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst11                     ; |ULA_8bits|ULA_1bit:inst4|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|inst10                     ; |ULA_8bits|ULA_1bit:inst4|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst4|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst4|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst4                       ; |ULA_8bits|ULA_1bit:inst|inst4                       ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst15                      ; |ULA_8bits|ULA_1bit:inst|inst15                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst13                      ; |ULA_8bits|ULA_1bit:inst|inst13                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst9                       ; |ULA_8bits|ULA_1bit:inst|inst9                       ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst11                      ; |ULA_8bits|ULA_1bit:inst|inst11                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst10                      ; |ULA_8bits|ULA_1bit:inst|inst10                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst12                      ; |ULA_8bits|ULA_1bit:inst|inst12                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|inst6                       ; |ULA_8bits|ULA_1bit:inst|inst6                       ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and1      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and1      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and2      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and2      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and3      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and3      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and4      ; |ULA_8bits|ULA_1bit:inst|decoder_2x4:inst2|and4      ; out0             ;
; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst1  ; |ULA_8bits|ULA_1bit:inst|full_adder_1bit:inst|inst1  ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst5                      ; |ULA_8bits|ULA_1bit:inst1|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst8                      ; |ULA_8bits|ULA_1bit:inst1|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst4                      ; |ULA_8bits|ULA_1bit:inst1|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst15                     ; |ULA_8bits|ULA_1bit:inst1|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst13                     ; |ULA_8bits|ULA_1bit:inst1|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst9                      ; |ULA_8bits|ULA_1bit:inst1|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst11                     ; |ULA_8bits|ULA_1bit:inst1|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst10                     ; |ULA_8bits|ULA_1bit:inst1|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst12                     ; |ULA_8bits|ULA_1bit:inst1|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|inst6                      ; |ULA_8bits|ULA_1bit:inst1|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst1|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst1|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst5                      ; |ULA_8bits|ULA_1bit:inst5|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst8                      ; |ULA_8bits|ULA_1bit:inst5|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst4                      ; |ULA_8bits|ULA_1bit:inst5|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst15                     ; |ULA_8bits|ULA_1bit:inst5|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst13                     ; |ULA_8bits|ULA_1bit:inst5|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst9                      ; |ULA_8bits|ULA_1bit:inst5|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst11                     ; |ULA_8bits|ULA_1bit:inst5|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst10                     ; |ULA_8bits|ULA_1bit:inst5|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst12                     ; |ULA_8bits|ULA_1bit:inst5|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|inst6                      ; |ULA_8bits|ULA_1bit:inst5|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst5|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst5|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst5                      ; |ULA_8bits|ULA_1bit:inst2|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst8                      ; |ULA_8bits|ULA_1bit:inst2|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst4                      ; |ULA_8bits|ULA_1bit:inst2|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst15                     ; |ULA_8bits|ULA_1bit:inst2|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst13                     ; |ULA_8bits|ULA_1bit:inst2|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst9                      ; |ULA_8bits|ULA_1bit:inst2|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst11                     ; |ULA_8bits|ULA_1bit:inst2|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst10                     ; |ULA_8bits|ULA_1bit:inst2|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst12                     ; |ULA_8bits|ULA_1bit:inst2|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|inst6                      ; |ULA_8bits|ULA_1bit:inst2|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst2|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst2|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst5                      ; |ULA_8bits|ULA_1bit:inst6|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst8                      ; |ULA_8bits|ULA_1bit:inst6|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst4                      ; |ULA_8bits|ULA_1bit:inst6|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst15                     ; |ULA_8bits|ULA_1bit:inst6|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst13                     ; |ULA_8bits|ULA_1bit:inst6|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst9                      ; |ULA_8bits|ULA_1bit:inst6|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst11                     ; |ULA_8bits|ULA_1bit:inst6|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst10                     ; |ULA_8bits|ULA_1bit:inst6|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst12                     ; |ULA_8bits|ULA_1bit:inst6|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|inst6                      ; |ULA_8bits|ULA_1bit:inst6|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst6|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst6|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst5                      ; |ULA_8bits|ULA_1bit:inst7|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst8                      ; |ULA_8bits|ULA_1bit:inst7|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst4                      ; |ULA_8bits|ULA_1bit:inst7|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst15                     ; |ULA_8bits|ULA_1bit:inst7|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst13                     ; |ULA_8bits|ULA_1bit:inst7|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst9                      ; |ULA_8bits|ULA_1bit:inst7|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst11                     ; |ULA_8bits|ULA_1bit:inst7|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst10                     ; |ULA_8bits|ULA_1bit:inst7|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst12                     ; |ULA_8bits|ULA_1bit:inst7|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|inst6                      ; |ULA_8bits|ULA_1bit:inst7|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst7|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst7|full_adder_1bit:inst|inst7 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst5                      ; |ULA_8bits|ULA_1bit:inst3|inst5                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst8                      ; |ULA_8bits|ULA_1bit:inst3|inst8                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst4                      ; |ULA_8bits|ULA_1bit:inst3|inst4                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst15                     ; |ULA_8bits|ULA_1bit:inst3|inst15                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst13                     ; |ULA_8bits|ULA_1bit:inst3|inst13                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst9                      ; |ULA_8bits|ULA_1bit:inst3|inst9                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst11                     ; |ULA_8bits|ULA_1bit:inst3|inst11                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst10                     ; |ULA_8bits|ULA_1bit:inst3|inst10                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst12                     ; |ULA_8bits|ULA_1bit:inst3|inst12                     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|inst6                      ; |ULA_8bits|ULA_1bit:inst3|inst6                      ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and1     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and1     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and2     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and2     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and3     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and3     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and4     ; |ULA_8bits|ULA_1bit:inst3|decoder_2x4:inst2|and4     ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst2 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst2 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst  ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst  ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst5 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst5 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst1 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst1 ; out0             ;
; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst7 ; |ULA_8bits|ULA_1bit:inst3|full_adder_1bit:inst|inst7 ; out0             ;
+------------------------------------------------------+------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon May 26 21:46:26 2025
Info: Command: quartus_sim --simulation_results_format=VWF mic1 -c mic1
Info (324025): Using vector source file "C:/Users/Rafael/OneDrive/Documentos/CEFET/LAOCII/projeto-mic1/ULA_8bits.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      13.66 %
Info (328052): Number of transitions in simulation is 126
Info (324045): Vector file mic1.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 266 megabytes
    Info: Processing ended: Mon May 26 21:46:27 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


