
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.127999                       # Number of seconds simulated
sim_ticks                                127999272303                       # Number of ticks simulated
final_tick                               1269634607934                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 188294                       # Simulator instruction rate (inst/s)
host_op_rate                                   241144                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5159058                       # Simulator tick rate (ticks/s)
host_mem_usage                               16926652                       # Number of bytes of host memory used
host_seconds                                 24810.59                       # Real time elapsed on the host
sim_insts                                  4671675741                       # Number of instructions simulated
sim_ops                                    5982926679                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2592128                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4494592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1597312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2320896                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11011712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3113600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3113600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        20251                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        35114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        12479                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        18132                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 86029                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24325                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24325                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20251115                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     35114200                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12479071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12000                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     18132103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                86029489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53000                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24325138                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24325138                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24325138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20251115                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     35114200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12479071                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12000                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     18132103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              110354627                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               153660592                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22322466                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19563192                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741611                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11068578                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10785752                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553453                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54486                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117759135                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124072684                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22322466                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12339205                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25246155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5704077                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2343527                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13420193                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1093612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149301101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.945296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.314379                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       124054946     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271308      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327680      1.56%     85.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947493      1.30%     86.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569677      2.39%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3866461      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          845152      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664389      0.44%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10753995      7.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149301101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.145271                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.807446                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116768682                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3527319                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25032608                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25380                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3947104                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400129                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5183                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140032553                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3947104                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117242304                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1834144                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       807339                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24572441                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       897762                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139040341                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89919                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       562105                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184646218                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630854120                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630854120                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35750007                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19867                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9946                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2766021                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23153929                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492335                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        79437                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001063                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137438683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19868                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129118176                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103428                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22885590                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48974011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149301101                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.864817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.476846                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95531389     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21930888     14.69%     78.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10995390      7.36%     86.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7189523      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7510783      5.03%     95.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3876402      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1747196      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436619      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82911      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149301101                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324795     59.64%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139172     25.56%     85.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80606     14.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101929731     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082009      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21638172     16.76%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4458343      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129118176                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.840282                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             544573                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004218                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    408185450                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160344441                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126192360                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129662749                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       239867                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4223858                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          300                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138980                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3947104                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1269435                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53662                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137458551                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23153929                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492335                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9946                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          250                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          300                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       840726                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036316                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877042                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127731594                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21304378                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1386578                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25762505                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19675204                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4458127                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.831258                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126305651                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126192360                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72872713                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173003402                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.821241                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421221                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23848061                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746382                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145353997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.781620                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658248                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    103152638     70.97%     70.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386245     11.27%     82.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11830561      8.14%     90.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648812      1.82%     92.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012177      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1072043      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4450961      3.06%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901383      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1899177      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145353997                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1899177                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280914470                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278866493                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45416                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4359491                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.536606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.536606                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.650785                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.650785                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590885524                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165785305                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146865768                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               153660592                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24572480                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19910577                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2128099                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9976458                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9442992                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2628585                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94864                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107170613                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             135274048                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24572480                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12071577                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29553140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6913198                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4044730                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12505696                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1716411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    145506426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.135003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.549522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       115953286     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2769329      1.90%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2123534      1.46%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5209253      3.58%     86.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1178060      0.81%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1680112      1.15%     88.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1274860      0.88%     89.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          799877      0.55%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14518115      9.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    145506426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.159914                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.880343                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       105892844                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5704724                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29096301                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118573                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4693979                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4242882                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        43975                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163170867                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83855                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4693979                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       106792991                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1544392                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2595172                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28303608                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1576279                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161484082                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32475                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        286439                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       633348                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       201540                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    226880556                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752161670                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752161670                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179155663                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        47724868                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39005                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21653                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5267856                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15575281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7605977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       128567                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1688196                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         158664158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38974                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147414707                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199567                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     28882827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     62579957                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4270                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    145506426                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.013115                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.562578                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     83746366     57.56%     57.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25958877     17.84%     75.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12138813      8.34%     83.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8887125      6.11%     89.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7896435      5.43%     95.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3137692      2.16%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3101743      2.13%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       482829      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       156546      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    145506426                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590347     68.86%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        118405     13.81%     82.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       148551     17.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123728383     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2216643      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17351      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13920615      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7531715      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147414707                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.959353                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             857303                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    441392704                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    187586405                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143711861                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148272010                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       364959                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3785910                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1059                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          446                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233262                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4693979                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         889644                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97202                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    158703132                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49189                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15575281                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7605977                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21622                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          446                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1157712                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1211066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2368778                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144765317                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13378956                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2649384                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20908861                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20565111                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7529905                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.942111                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143899764                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143711861                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86211036                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        238773761                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935255                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361057                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104952713                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128890058                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     29815501                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2131013                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    140812447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.915331                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690288                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     87955319     62.46%     62.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24728590     17.56%     80.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10894072      7.74%     87.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5716365      4.06%     91.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4548730      3.23%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1638253      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1386285      0.98%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1038330      0.74%     97.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2906503      2.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    140812447                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104952713                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128890058                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19162083                       # Number of memory references committed
system.switch_cpus1.commit.loads             11789368                       # Number of loads committed
system.switch_cpus1.commit.membars              17352                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18518625                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116134597                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2623728                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2906503                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           296611503                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          322105392                       # The number of ROB writes
system.switch_cpus1.timesIdled                  80953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                8154166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104952713                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128890058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104952713                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.464094                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.464094                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.683016                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.683016                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       652789182                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      200184482                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      152667102                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               153660592                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25393246                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20591958                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2170010                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10060175                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9737949                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2726059                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99548                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    110741799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             138910531                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25393246                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12464008                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30550449                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7091065                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3845030                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12939244                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1702667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    150030726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.133144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.538252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       119480277     79.64%     79.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2143672      1.43%     81.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3928220      2.62%     83.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3571396      2.38%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2288595      1.53%     87.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1841490      1.23%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1077634      0.72%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1130984      0.75%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14568458      9.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    150030726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.165255                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904009                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       109616682                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5321342                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         30153367                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        52121                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4887213                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4391043                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6220                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     168021546                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        49273                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4887213                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       110507362                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1175800                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2884211                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29295041                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1281097                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     166130607                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           30                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        246370                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       551654                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    234984916                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    773611736                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    773611736                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185728332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49256573                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36574                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18288                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4591075                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15753921                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7806503                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88412                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1747439                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         162979692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36576                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        151319470                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       169926                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28784746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     63404448                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    150030726                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.008590                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.557816                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     86672835     57.77%     57.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     26061232     17.37%     75.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13694124      9.13%     84.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7943498      5.29%     89.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8780234      5.85%     95.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3258220      2.17%     97.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2892348      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       552508      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       175727      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    150030726                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         604844     68.66%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        127010     14.42%     83.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       149127     16.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    127430659     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2140171      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18286      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13961341      9.23%     94.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7769013      5.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     151319470                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.984764                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             880981                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005822                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    453720573                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    191801242                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    148003388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     152200451                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       292421                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3646389                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          228                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       136685                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4887213                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         756950                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       117884                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    163016269                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        64149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15753921                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7806503                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18288                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        102446                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          228                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1203372                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1217317                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2420689                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    148832534                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13407996                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2486936                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21176616                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21173353                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7768620                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.968580                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             148138173                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            148003388                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86342469                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        242586859                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.963184                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355924                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108168193                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133186762                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29829962                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36576                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2191226                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    145143513                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.917621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.690181                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     90358993     62.25%     62.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25382025     17.49%     79.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12604638      8.68%     88.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4285109      2.95%     91.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5283703      3.64%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1846647      1.27%     96.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1304645      0.90%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1077807      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2999946      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    145143513                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108168193                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133186762                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19777343                       # Number of memory references committed
system.switch_cpus2.commit.loads             12107525                       # Number of loads committed
system.switch_cpus2.commit.membars              18288                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19224329                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119990838                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2747040                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2999946                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           305160291                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          330920867                       # The number of ROB writes
system.switch_cpus2.timesIdled                  46179                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3629866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108168193                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133186762                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108168193                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.420571                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.420571                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.703942                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.703942                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       670131409                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      207159023                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      156599647                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36576                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               153660592                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23197248                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19123108                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2068626                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9551136                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8903582                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2433435                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91281                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112977909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             127398113                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23197248                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11337017                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26635890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6124965                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5003506                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13108009                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1712776                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148639077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.052428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.473004                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       122003187     82.08%     82.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1390032      0.94%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1967182      1.32%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2572836      1.73%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2883706      1.94%     88.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2145172      1.44%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1237554      0.83%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1812271      1.22%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12627137      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148639077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.150964                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.829088                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111731936                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6664597                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26159729                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61274                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4021540                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3704936                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     153733924                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1264                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4021540                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112509139                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1131501                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4142582                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25446824                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1387490                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     152708290                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1604                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282274                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       571771                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1319                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    212953888                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    713420373                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    713420373                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    174009800                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        38944081                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40380                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23393                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4188333                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14510114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7538729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       124438                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1640838                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         148416163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40353                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138893500                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26580                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21355160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     50379019                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6377                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148639077                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.934435                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.500164                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89858462     60.45%     60.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23678667     15.93%     76.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13119591      8.83%     85.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8455047      5.69%     90.90% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7758618      5.22%     96.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3092263      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1880127      1.26%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       536455      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       259847      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148639077                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66759     22.74%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         97992     33.38%     56.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       128838     43.88%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    116607066     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2119209      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16987      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12668684      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7481554      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138893500                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.903898                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             293589                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    426746245                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    169812027                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    136242711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139187089                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       337798                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3027209                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          114                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       179123                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          140                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4021540                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         864522                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       113846                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    148456516                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1428657                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14510114                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7538729                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23365                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         85811                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1216872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1166160                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2383032                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137018861                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12496126                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1874638                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19976279                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19203997                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7480153                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.891698                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             136242970                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            136242711                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79810098                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        216785906                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.886647                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368152                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    101911416                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    125252773                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23211233                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33976                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2102540                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144617537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.866097                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.676218                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93844768     64.89%     64.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24413233     16.88%     81.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9589436      6.63%     88.40% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4930142      3.41%     91.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4305721      2.98%     94.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2068104      1.43%     96.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1789091      1.24%     97.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       844044      0.58%     98.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2832998      1.96%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144617537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    101911416                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     125252773                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18842506                       # Number of memory references committed
system.switch_cpus3.commit.loads             11482903                       # Number of loads committed
system.switch_cpus3.commit.membars              16988                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17964854                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        112897653                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2555712                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2832998                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           290248545                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          300949608                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                5021515                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          101911416                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            125252773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    101911416                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.507786                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.507786                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.663224                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.663224                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       617408689                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      189025365                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      144004187                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33976                       # number of misc regfile writes
system.l20.replacements                         20273                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          125610                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22321                       # Sample count of references to valid blocks.
system.l20.avg_refs                          5.627436                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           24.980097                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.923490                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1731.177392                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           290.919022                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012197                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000451                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.845301                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.142050                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        29256                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  29256                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            6878                       # number of Writeback hits
system.l20.Writeback_hits::total                 6878                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        29256                       # number of demand (read+write) hits
system.l20.demand_hits::total                   29256                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        29256                       # number of overall hits
system.l20.overall_hits::total                  29256                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        20251                       # number of ReadReq misses
system.l20.ReadReq_misses::total                20265                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        20251                       # number of demand (read+write) misses
system.l20.demand_misses::total                 20265                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        20251                       # number of overall misses
system.l20.overall_misses::total                20265                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4180915                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   6030740115                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     6034921030                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4180915                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   6030740115                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      6034921030                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4180915                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   6030740115                       # number of overall miss cycles
system.l20.overall_miss_latency::total     6034921030                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49507                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49521                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         6878                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             6878                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49507                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49521                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49507                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49521                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.409053                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.409220                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.409053                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.409220                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.409053                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.409220                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 298636.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 297799.620513                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 297800.198865                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 298636.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 297799.620513                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 297800.198865                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 298636.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 297799.620513                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 297800.198865                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3068                       # number of writebacks
system.l20.writebacks::total                     3068                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        20251                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           20265                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        20251                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            20265                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        20251                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           20265                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3286398                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4736871321                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4740157719                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3286398                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4736871321                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4740157719                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3286398                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4736871321                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4740157719                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.409053                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.409220                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.409053                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.409220                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.409053                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.409220                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 234742.714286                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 233908.020394                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 233908.597039                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 234742.714286                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 233908.020394                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 233908.597039                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 234742.714286                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 233908.020394                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 233908.597039                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         35127                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                          163429                       # Total number of references to valid blocks.
system.l21.sampled_refs                         37175                       # Sample count of references to valid blocks.
system.l21.avg_refs                          4.396207                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                   5                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.709729                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1673.537045                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           368.753226                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.002441                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000347                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.817157                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.180055                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        41460                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  41460                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8889                       # number of Writeback hits
system.l21.Writeback_hits::total                 8889                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        41460                       # number of demand (read+write) hits
system.l21.demand_hits::total                   41460                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        41460                       # number of overall hits
system.l21.overall_hits::total                  41460                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        35114                       # number of ReadReq misses
system.l21.ReadReq_misses::total                35127                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        35114                       # number of demand (read+write) misses
system.l21.demand_misses::total                 35127                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        35114                       # number of overall misses
system.l21.overall_misses::total                35127                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4833781                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12063248655                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12068082436                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4833781                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12063248655                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12068082436                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4833781                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12063248655                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12068082436                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        76574                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              76587                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8889                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8889                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        76574                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               76587                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        76574                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              76587                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.458563                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.458655                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.458563                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.458655                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.458563                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.458655                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 371829.307692                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 343545.271259                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 343555.738776                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 371829.307692                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 343545.271259                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 343555.738776                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 371829.307692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 343545.271259                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 343555.738776                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                5097                       # number of writebacks
system.l21.writebacks::total                     5097                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        35114                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           35127                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        35114                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            35127                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        35114                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           35127                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      4002091                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   9817969350                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   9821971441                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      4002091                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   9817969350                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   9821971441                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      4002091                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   9817969350                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   9821971441                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.458563                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.458655                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.458563                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.458655                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.458563                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.458655                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 307853.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 279602.704050                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 279613.159137                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 307853.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 279602.704050                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 279613.159137                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 307853.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 279602.704050                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 279613.159137                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         12500                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          204225                       # Total number of references to valid blocks.
system.l22.sampled_refs                         14548                       # Sample count of references to valid blocks.
system.l22.avg_refs                         14.038012                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           24.731829                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     1.600820                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1536.597506                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           485.069845                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012076                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000782                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.750292                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.236851                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29567                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29567                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9642                       # number of Writeback hits
system.l22.Writeback_hits::total                 9642                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29567                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29567                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29567                       # number of overall hits
system.l22.overall_hits::total                  29567                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        12479                       # number of ReadReq misses
system.l22.ReadReq_misses::total                12493                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        12479                       # number of demand (read+write) misses
system.l22.demand_misses::total                 12493                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        12479                       # number of overall misses
system.l22.overall_misses::total                12493                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4178642                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3778898720                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3783077362                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4178642                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3778898720                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3783077362                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4178642                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3778898720                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3783077362                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        42046                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              42060                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9642                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9642                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        42046                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               42060                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        42046                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              42060                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.296794                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.297028                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.296794                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.297028                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.296794                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.297028                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 298474.428571                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 302820.636269                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 302815.765789                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 298474.428571                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 302820.636269                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 302815.765789                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 298474.428571                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 302820.636269                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 302815.765789                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5606                       # number of writebacks
system.l22.writebacks::total                     5606                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        12479                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           12493                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        12479                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            12493                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        12479                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           12493                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3283995                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2981464318                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2984748313                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3283995                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2981464318                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2984748313                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3283995                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2981464318                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2984748313                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.296794                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.297028                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.296794                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.297028                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.296794                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.297028                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 234571.071429                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 238918.528568                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 238913.656688                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 234571.071429                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 238918.528568                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 238913.656688                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 234571.071429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 238918.528568                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 238913.656688                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         18151                       # number of replacements
system.l23.tagsinuse                      2047.994275                       # Cycle average of tags in use
system.l23.total_refs                          222491                       # Total number of references to valid blocks.
system.l23.sampled_refs                         20199                       # Sample count of references to valid blocks.
system.l23.avg_refs                         11.014951                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           16.288889                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     1.110777                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1652.980764                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           377.613845                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.007954                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000542                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.807120                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.184382                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999997                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        35083                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  35083                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           19831                       # number of Writeback hits
system.l23.Writeback_hits::total                19831                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        35083                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35083                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        35083                       # number of overall hits
system.l23.overall_hits::total                  35083                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        18130                       # number of ReadReq misses
system.l23.ReadReq_misses::total                18142                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        18132                       # number of demand (read+write) misses
system.l23.demand_misses::total                 18144                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        18132                       # number of overall misses
system.l23.overall_misses::total                18144                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3651589                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6059191443                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6062843032                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       593236                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       593236                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3651589                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6059784679                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6063436268                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3651589                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6059784679                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6063436268                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53213                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53225                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        19831                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            19831                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            2                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53215                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53227                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53215                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53227                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.340706                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340855                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.340731                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340880                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.340731                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340880                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 304299.083333                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 334208.022228                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 334188.239003                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       296618                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       296618                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 304299.083333                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 334203.875965                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 334184.097663                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 304299.083333                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 334203.875965                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 334184.097663                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks               10554                       # number of writebacks
system.l23.writebacks::total                    10554                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        18130                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           18142                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        18132                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            18144                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        18132                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           18144                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2885728                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   4900377163                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   4903262891                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       465636                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       465636                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2885728                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   4900842799                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   4903728527                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2885728                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   4900842799                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   4903728527                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.340706                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340855                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.340731                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340880                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.340731                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340880                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 240477.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 270291.073525                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 270271.353269                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       232818                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       232818                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 240477.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 270286.940161                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 270267.224813                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 240477.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 270286.940161                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 270267.224813                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.933328                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013452290                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873294.436229                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.933328                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022329                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866880                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13420176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13420176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13420176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13420176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13420176                       # number of overall hits
system.cpu0.icache.overall_hits::total       13420176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5047417                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5047417                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5047417                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5047417                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5047417                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5047417                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13420193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13420193                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13420193                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13420193                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13420193                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13420193                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 296906.882353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 296906.882353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 296906.882353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 296906.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 296906.882353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 296906.882353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4297115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4297115                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4297115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4297115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4297115                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4297115                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 306936.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 306936.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 306936.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 306936.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 306936.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 306936.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49507                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245049908                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49763                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4924.339529                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.318917                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.681083                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825465                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174535                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19267132                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19267132                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9946                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23600624                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23600624                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23600624                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23600624                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       194370                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       194370                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       194370                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        194370                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       194370                       # number of overall misses
system.cpu0.dcache.overall_misses::total       194370                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  36859270154                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  36859270154                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  36859270154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  36859270154                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  36859270154                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  36859270154                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19461502                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19461502                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9946                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23794994                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23794994                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23794994                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23794994                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009987                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009987                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008169                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008169                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008169                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008169                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 189634.563739                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 189634.563739                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 189634.563739                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 189634.563739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 189634.563739                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 189634.563739                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6878                       # number of writebacks
system.cpu0.dcache.writebacks::total             6878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       144863                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       144863                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       144863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       144863                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       144863                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       144863                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49507                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49507                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49507                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49507                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8106960913                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8106960913                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8106960913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8106960913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8106960913                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8106960913                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 163753.831034                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 163753.831034                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 163753.831034                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 163753.831034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 163753.831034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 163753.831034                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996958                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099479091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216691.715726                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996958                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12505677                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12505677                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12505677                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12505677                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12505677                       # number of overall hits
system.cpu1.icache.overall_hits::total       12505677                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6293405                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6293405                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6293405                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6293405                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6293405                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6293405                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12505696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12505696                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12505696                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12505696                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12505696                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12505696                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 331231.842105                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 331231.842105                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 331231.842105                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 331231.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 331231.842105                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 331231.842105                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4941681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4941681                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4941681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4941681                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4941681                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4941681                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 380129.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 380129.307692                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 380129.307692                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 380129.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 380129.307692                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 380129.307692                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 76574                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193644686                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 76830                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2520.430639                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.239560                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.760440                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10067290                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10067290                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7338012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7338012                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21348                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21348                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17352                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17405302                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17405302                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17405302                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17405302                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       188906                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       188906                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       188906                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        188906                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       188906                       # number of overall misses
system.cpu1.dcache.overall_misses::total       188906                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  36501507856                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  36501507856                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  36501507856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  36501507856                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  36501507856                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  36501507856                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10256196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10256196                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7338012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7338012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17594208                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17594208                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17594208                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17594208                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018419                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018419                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010737                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010737                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010737                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010737                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 193225.772903                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 193225.772903                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 193225.772903                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 193225.772903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 193225.772903                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 193225.772903                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8889                       # number of writebacks
system.cpu1.dcache.writebacks::total             8889                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112332                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112332                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112332                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112332                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112332                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        76574                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        76574                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        76574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        76574                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        76574                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        76574                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  15060124249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15060124249                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  15060124249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  15060124249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  15060124249                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  15060124249                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007466                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004352                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004352                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 196674.122404                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 196674.122404                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 196674.122404                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 196674.122404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 196674.122404                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 196674.122404                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997237                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097578913                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370580.805616                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997237                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12939229                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12939229                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12939229                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12939229                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12939229                       # number of overall hits
system.cpu2.icache.overall_hits::total       12939229                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4737867                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4737867                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4737867                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4737867                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4737867                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4737867                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12939244                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12939244                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12939244                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12939244                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12939244                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12939244                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 315857.800000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 315857.800000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 315857.800000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 315857.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 315857.800000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 315857.800000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4294842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4294842                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4294842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4294842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4294842                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4294842                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 306774.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 306774.428571                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 306774.428571                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 306774.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 306774.428571                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 306774.428571                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42046                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182312633                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42302                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4309.787551                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.653197                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.346803                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908802                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091198                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10085792                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10085792                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7633823                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7633823                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18288                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18288                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18288                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18288                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17719615                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17719615                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17719615                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17719615                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       127489                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       127489                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       127489                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        127489                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       127489                       # number of overall misses
system.cpu2.dcache.overall_misses::total       127489                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  20203033119                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  20203033119                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  20203033119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  20203033119                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  20203033119                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  20203033119                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10213281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10213281                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7633823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7633823                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18288                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18288                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17847104                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17847104                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17847104                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17847104                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012483                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012483                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007143                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007143                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 158468.833539                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 158468.833539                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 158468.833539                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 158468.833539                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 158468.833539                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 158468.833539                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9642                       # number of writebacks
system.cpu2.dcache.writebacks::total             9642                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        85443                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        85443                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85443                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85443                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85443                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85443                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        42046                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        42046                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        42046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        42046                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        42046                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        42046                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5806529754                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5806529754                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5806529754                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5806529754                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5806529754                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5806529754                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002356                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002356                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 138099.456643                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 138099.456643                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 138099.456643                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 138099.456643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 138099.456643                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 138099.456643                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997309                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098161189                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218507.452525                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997309                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13107994                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13107994                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13107994                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13107994                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13107994                       # number of overall hits
system.cpu3.icache.overall_hits::total       13107994                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4492080                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4492080                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4492080                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4492080                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4492080                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4492080                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13108009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13108009                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13108009                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13108009                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13108009                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13108009                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       299472                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       299472                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       299472                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       299472                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       299472                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       299472                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3751189                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3751189                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3751189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3751189                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3751189                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3751189                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 312599.083333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 312599.083333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 312599.083333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 312599.083333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 312599.083333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 312599.083333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53215                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185744494                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53471                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3473.742664                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.707060                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.292940                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912918                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087082                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9306661                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9306661                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7321677                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7321677                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17989                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17989                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16988                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16988                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16628338                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16628338                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16628338                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16628338                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       154820                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       154820                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2974                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2974                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       157794                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        157794                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       157794                       # number of overall misses
system.cpu3.dcache.overall_misses::total       157794                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  28120601566                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  28120601566                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    805440608                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    805440608                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  28926042174                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  28926042174                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  28926042174                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  28926042174                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9461481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9461481                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7324651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7324651                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16988                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16786132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16786132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16786132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16786132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016363                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016363                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000406                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009400                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009400                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009400                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009400                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 181634.165909                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 181634.165909                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 270827.373235                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 270827.373235                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 183315.222214                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 183315.222214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 183315.222214                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 183315.222214                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2076238                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 230693.111111                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        19831                       # number of writebacks
system.cpu3.dcache.writebacks::total            19831                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101607                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101607                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2972                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2972                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       104579                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       104579                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       104579                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       104579                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53213                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53213                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53215                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53215                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53215                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53215                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8510235068                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8510235068                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       609836                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       609836                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8510844904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8510844904                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8510844904                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8510844904                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005624                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005624                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003170                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003170                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 159927.744499                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 159927.744499                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       304918                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       304918                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 159933.193724                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 159933.193724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 159933.193724                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 159933.193724                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
