User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/Destiny/Area/RRAM/4096KB/4096KB.cfg) is loaded

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for area ...
Using cell file: ./cell_defs/RRAM.cell
numSolutions = 10755 / numDesigns = 218700

=============
   SUMMARY   
=============
Optimized for: Area
Memory Cell: RRAM (Memristor)
Cell Area (F^2)    : 4 (2Fx2F)
Cell Aspect Ratio  : 1
Cell Turned-On Resistance : 1Mohm
Cell Turned-Off Resistance: 10Mohm
Read Mode: Current-Sensing
  - Read Voltage: 0.4V
Reset Mode: Voltage
  - Reset Voltage: 2V
  - Reset Pulse: 10ns
Set Mode: Voltage
  - Set Voltage: 2V
  - Set Pulse: 10ns
Access Type: None Access Device

=============
CONFIGURATION
=============
Bank Organization: 32 x 4 x 16
 - Row Activation   : 1 / 32 x 1
 - Column Activation: 4 / 4 x 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 8 Rows x 512 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 653.202um x 388.597um = 288582um^2
 |--- Mat Area      = 20.4126um x 97.1494um = 1983.07um^2   (25.5922%)
 |--- Subarray Area = 10.2063um x 46.97um = 479.389um^2   (26.4665%)
 |--- TSV Area      = 81um^2
 - Area Efficiency = 22.5106%
Timing:
 -  Read Latency = 2.01242ns
 |--- TSV Latency    = 0.171162ps
 |--- H-Tree Latency = 113.355ps
 |--- Mat Latency    = 1.89889ns
    |--- Predecoder Latency = 125.72ps
    |--- Subarray Latency   = 1.77317ns
       |--- Row Decoder Latency = 170.748ps
       |--- Bitline Latency     = 0.00874196ps,1.90983e+10s,1.66017e+10s
       |--- Senseamp Latency    = 1.45399ns
       |--- Mux Latency         = 148.427ps
       |--- Precharge Latency   = 31.4015ps
       |--- Read Pulse   = 0ps
 - Write Latency = 20.3532ns
 |--- TSV Latency    = 0.0855811ps
 |--- H-Tree Latency = 56.6773ps
 |--- Mat Latency    = 20.2965ns
    |--- Predecoder Latency = 125.72ps
    |--- Subarray Latency   = 20.1707ns
       |--- Row Decoder Latency = 170.748ps
       |--- Charge Latency      = 7.83475ps
 - Read Bandwidth  = 9.79297GB/s
 - Write Bandwidth = 793.228MB/s
Power:
 -  Read Dynamic Energy = 279.829pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 16.2838pJ
 |--- Mat Dynamic Energy    = 6.08771pJ per mat
    |--- Predecoder Dynamic Energy = 0.0160034pJ
    |--- Subarray Dynamic Energy   = 1.51793pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0445197pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Bitline & Cell Read Energy = 0.00372221pJ
       |--- Senseamp Dynamic Energy    = 1.20291pJ
       |--- Mux Dynamic Energy         = 0.012661pJ
       |--- Precharge Dynamic Energy   = 0.185908pJ
 - Write Dynamic Energy = 644.508pJ
 |--- TSV Dynamic Energy    = 239.195pJ
 |--- H-Tree Dynamic Energy = 16.2838pJ
 |--- Mat Dynamic Energy    = 97.2574pJ per mat
    |--- Predecoder Dynamic Energy = 0.0160034pJ
    |--- Subarray Dynamic Energy   = 24.3103pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.0445197pJ
       |--- Mux Decoder Dynamic Energy = 0.0681955pJ
       |--- Mux Dynamic Energy         = 0.012661pJ
 - Leakage Power = 10.1697mW
 |--- TSV Leakage              = 0pW
 |--- H-Tree Leakage Power     = 0pW
 |--- Mat Leakage Power        = 4.96567uW per mat

Finished!
