
*** Running vivado
    with args -log PL_SPI_ADC_MasterStream_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_SPI_ADC_MasterStream_v1_0.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source PL_SPI_ADC_MasterStream_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/MGWs/SKL_ZED_Backup'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/mgws/skl_spi_pl_env/skl_zed_ps_spi.tmp/pl_spi_adc_masterstream_v1_0_v1_0_project/PL_SPI_ADC_MasterStream_v1_0_v1_0_project.cache/ip 
Command: synth_design -top PL_SPI_ADC_MasterStream_v1_0 -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2540
WARNING: [Synth 8-2507] parameter declaration becomes local in PL_SPI_ADC_MasterStream_v1_0_M00_AXIS with formal parameter declaration list [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:70]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:317]
WARNING: [Synth 8-6901] identifier 'w_StatusReg' is used before its declaration [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:318]
WARNING: [Synth 8-6901] identifier 'w_RxBuffer' is used before its declaration [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:319]
WARNING: [Synth 8-6901] identifier 'w_ADC_State' is used before its declaration [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:320]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1419.027 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0' [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_S00_AXI' [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:247]
INFO: [Synth 8-226] default block is never used [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:429]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI' [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:398]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:402]
WARNING: [Synth 8-6014] Unused sequential element r_Cmd_Lim_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:151]
WARNING: [Synth 8-6014] Unused sequential element r_Reset_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:205]
WARNING: [Synth 8-6014] Unused sequential element r_Rx_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:208]
WARNING: [Synth 8-6014] Unused sequential element r_Lock_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:255]
WARNING: [Synth 8-6014] Unused sequential element r_Leading_Edge_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:131]
WARNING: [Synth 8-6014] Unused sequential element r_Trailing_Edge_reg was removed.  [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:132]
WARNING: [Synth 8-3848] Net o_LED_Temp in module/entity PL_SPI does not have driver. [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI' (1#1) [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_41B29.v:27]
WARNING: [Synth 8-689] width (1) of port connection 'o_LED_Temp' does not match port width (8) of module 'PL_SPI' [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:516]
WARNING: [Synth 8-3848] Net o_DMA_Reset in module/entity PL_SPI_ADC_MasterStream_v1_0_S00_AXI does not have driver. [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:26]
INFO: [Synth 8-6155] done synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_S00_AXI' (2#1) [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'PL_SPI_ADC_MasterStream_v1_0_M00_AXIS' [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:6]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:122]
WARNING: [Synth 8-6090] variable 'r_FIFOCycle' is written by both blocking and non-blocking assignments, entire logic could be removed [c:/MGWs/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/src/PL_SPI_ADC_MasterStream_v1_0_M00_AXIS.v:243]
WARNING: [Synth 8-5856] 3D RAM r_Receive_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
