Real time: Nov/25/2014 03:05:31

Profiler Stats
--------------
Elapsed_time_in_seconds: 5648
Elapsed_time_in_minutes: 94.1333
Elapsed_time_in_hours: 1.56889
Elapsed_time_in_days: 0.0653704

Virtual_time_in_seconds: 5637.09
Virtual_time_in_minutes: 93.9515
Virtual_time_in_hours:   1.56586
Virtual_time_in_days:    1.56586

Ruby_current_time: 57499789
Ruby_start_time: 1
Ruby_cycles: 57499788

mbytes_resident: 2910.43
mbytes_total: 2947.89
resident_ratio: 0.987292

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 5.74998e+07 [ 5.74998e+07 5.74998e+07 5.74998e+07 5.74998e+07 5.74998e+07 5.74998e+07 5.74998e+07 5.74998e+07 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 2842
  L1D_cache_total_misses: 2264	(79.6622%)
  L1D_cache_total_demand_misses: 2264
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 2264
  L1D_cache_misses_per_instruction: 2264
  L1D_cache_instructions_per_misses: 0.000441696

  L1D_cache_request_type_LD:   1574	(55.3835)%
  L1D_cache_request_type_ST:   1268	(44.6165)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 2842 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 2842 ]

  L1D_cache_miss_type_LD:   1218	(53.7986)%
  L1D_cache_miss_type_ST:   1046	(46.2014)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 4650460
  L1T_cache_total_misses: 1441905	(31.0056%)
  L1T_cache_total_demand_misses: 1441905
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 1.4419e+06
  L1T_cache_misses_per_instruction: 1.4419e+06
  L1T_cache_instructions_per_misses: 6.93527e-07

  L1T_cache_request_type_LD:   2740856	(58.9373)%
  L1T_cache_request_type_ST:   1909604	(41.0627)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 4650460 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 4650460 ]

  L1T_cache_miss_type_LD:   292588	(20.2918)%
  L1T_cache_miss_type_ST:   1149317	(79.7082)%

L2_cache cache stats: 
  L2_cache_total_requests: 3324
  L2_cache_total_misses: 1244	(37.4248%)
  L2_cache_total_demand_misses: 1244
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 1244
  L2_cache_misses_per_instruction: 1244
  L2_cache_instructions_per_misses: 0.000803859

  L2_cache_request_type_LD:   1218	(36.6426)%
  L2_cache_request_type_ST:   2106	(63.3574)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 3324 average:     8 | standard deviation: 0 | 0 0 0 0 3324 ]

  L2_cache_miss_type_LD:   503	(40.4341)%
  L2_cache_miss_type_ST:   741	(59.5659)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 2202192
  L2T_cache_total_misses: 1060	(0.0481339%)
  L2T_cache_total_demand_misses: 1060
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1060
  L2T_cache_misses_per_instruction: 1060
  L2T_cache_instructions_per_misses: 0.000943396

  L2T_cache_request_type_LD:   292588	(13.2862)%
  L2T_cache_request_type_ST:   1909604	(86.7138)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 2202192 average: 28.8113 | standard deviation: 8.14622 | 0 0 0 0 292588 0 1909604 ]

  L2T_cache_miss_type_LD:   659	(62.1698)%
  L2T_cache_miss_type_ST:   401	(37.8302)%


TBE Queries: 2209702
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:0  L1TCache-1:0  L1TCache-2:0  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:0  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 112 count: 2209702 average: 0.741318 | standard deviation: 2.35191 | 2112054 92077 2949 102 110 108 101 102 122 141 136 118 77 97 135 355 235 148 110 112 102 42 24 42 31 15 26 22 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 2 max: 64 count: 4653302 average: 2.36225 | standard deviation: 1.90716 | 2420817 1057407 829616 299010 41487 3971 26 18 19 23 21 23 25 30 32 33 29 31 28 29 32 34 35 35 39 35 35 36 39 51 79 125 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1234 count: 4653302 average: 17.083 | standard deviation: 16.1207 | 2448846 0 0 2014167 184072 3053 85 149 28 9 0 0 6 63 651 191 42 17 23 5 10 3 12 8 14 13 14 12 11 13 20 17 13 82 22 15 281 29 164 27 19 19 16 107 14 224 86 14 12 13 10 12 8 10 11 10 9 7 12 14 13 16 9 14 12 16 10 16 10 17 14 14 15 18 17 20 15 17 6 15 11 10 5 14 8 11 1 11 7 11 5 11 9 5 7 4 2 1 2 2 6 3 5 4 3 4 0 4 4 2 2 2 3 4 2 0 4 1 3 2 0 1 0 0 2 0 2 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_LD: [binsize: 128 max: 743 count: 2742430 average: 7.07822 | standard deviation: 9.81616 | 2741825 74 517 11 0 3 0 0 0 0 ]
miss_latency_ST: [binsize: 128 max: 1234 count: 1910872 average: 31.4416 | standard deviation: 12.0306 | 1909495 160 615 169 232 127 46 24 3 1 ]
miss_latency_L1Cache: [binsize: 4 max: 743 count: 1197 average: 176.684 | standard deviation: 115.897 | 0 1 0 0 0 0 0 0 0 0 115 83 44 0 0 149 2 4 1 0 0 0 0 0 0 0 1 56 3 1 103 57 18 6 7 5 6 3 0 0 0 0 1 0 1 0 2 0 0 1 0 1 0 1 2 1 1 0 0 0 1 2 1 0 1 1 1 66 5 2 0 0 240 19 4 3 2 142 7 1 2 1 0 0 1 0 0 0 0 0 0 1 2 0 1 1 0 0 0 0 0 0 0 1 0 0 0 3 0 2 0 0 0 0 1 0 1 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 ]
miss_latency_NULL: [binsize: 8 max: 1234 count: 4652105 average: 17.0419 | standard deviation: 15.8094 | 2448845 0 0 2014167 184072 2855 41 0 22 8 0 0 6 6 647 31 18 5 14 5 10 2 11 6 13 12 13 9 10 13 17 16 11 15 15 15 22 22 20 19 16 19 15 107 14 223 84 12 12 13 10 11 8 7 9 10 9 6 11 14 13 16 7 13 12 16 10 16 10 17 14 14 15 18 17 20 15 17 6 15 11 10 5 14 8 11 1 11 7 11 4 10 8 5 7 4 2 1 2 2 6 3 5 4 3 4 0 4 4 2 2 2 3 4 2 0 4 1 3 2 0 1 0 0 2 0 2 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 2 max: 64 count: 4653302 average: 2.36225 | standard deviation: 1.90716 | 2420817 1057407 829616 299010 41487 3971 26 18 19 23 21 23 25 30 32 33 29 31 28 29 32 34 35 35 39 35 35 36 39 51 79 125 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 7 count: 621 average: 2.22544 | standard deviation: 1.14652 | 0 187 224 131 51 19 8 1 ]
Sequencer_1: [binsize: 2 max: 64 count: 2221 average: 20.9145 | standard deviation: 23.7507 | 750 376 45 24 18 18 22 18 19 23 21 23 25 30 32 33 29 31 28 29 32 34 35 35 39 35 35 36 39 51 79 125 52 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 1 max: 12 count: 3262378 average: 1.59892 | standard deviation: 1.31143 | 0 2374017 441807 181165 109923 63723 33762 26728 18678 8629 3299 643 4 ]
SequencerACC_1: [binsize: 1 max: 10 count: 1388082 average: 4.12665 | standard deviation: 1.48832 | 0 45863 143793 289911 368269 287586 169512 68975 13521 641 11 ]
SequencerACC_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 32 max: 867 count: 15331 average: 53.0446 | standard deviation: 86.2082 | 11115 1504 581 485 344 277 270 125 112 78 107 74 47 21 32 41 43 21 19 18 11 3 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 32 max: 867 count: 6345 average: 46.9215 | standard deviation: 78.8788 | 4604 895 194 159 114 46 44 50 42 41 34 28 27 15 20 3 1 5 4 6 8 3 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 711 count: 8986 average: 57.3681 | standard deviation: 90.7847 | 2053 4458 379 230 176 211 180 146 116 114 121 110 137 89 47 28 40 30 17 20 42 31 24 22 10 10 4 2 4 8 20 18 20 22 6 10 11 4 11 1 0 3 0 0 1 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 21 count: 13 average: 18.5385 | standard deviation: 4.3589 | 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 1 0 9 ]
  virtual_network_3_delay_cycles: [binsize: 32 max: 867 count: 6332 average: 46.9798 | standard deviation: 78.949 | 4591 895 194 159 114 46 44 50 42 41 34 28 27 15 20 3 1 5 4 6 8 3 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 5522
system_time: 114
page_reclaims: 745242
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 736

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 6220
L2_TO_L2T_MSG = 725
L2_DATA_GX = 2960
L2T_TO_L1T_DATA = 1170352
L1_DATA_GX = 5
L2_TO_L2T_ACK = 729
L2T_TO_L1T_MSG = 1909604
L2_DATA_S = 8340
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 665
L1_MSG = 0
L2_COHMSG_FWD = 9
L1_DATA_F = 15
L1_DATA_PX = 10815
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 7638416
L2_MSG = 0
L2_COHMSG_INV = 4
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 2217
L2_ATOMIC = 0
L2_TO_L2T_DATA = 5300
L1_DATA = 0
L1_COHMSG = 6769
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 292588
----------------------
total_flits_messages = 11055733
----------------------

DMA = 5985
DATA_GX_OW = 4184
DATA_PX_C = 8652
DATA_PX_D = 2163
DATA_GX_C = 1046
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:621 full:0 size:[binsize: 1 max: 4 count: 621 average: 1.73752 | standard deviation: 0.802215 | 0 285 231 88 17 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:2221 full:0 size:[binsize: 2 max: 64 count: 2221 average: 9.16794 | standard deviation: 15.3443 | 1192 272 115 65 52 43 36 29 26 24 21 18 16 16 16 16 16 16 16 16 16 16 16 16 22 28 22 16 16 16 10 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=6420000 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=1511004 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=57260 [L2TCache]=0 [L2Cache]=34 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=2845264 [L2TCache]=0 [L2Cache]=2206 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=148356 [L2TCache]=0 [L2Cache]=3012 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=29076 [L2TCache]=0 [L2Cache]=9 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=80 [L2Cache]=0 [L1Cache]=145 [Directory]=12 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=3060 [L2Cache]=0 [L1Cache]=6602 [Directory]=303 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=3564 [L2Cache]=0 [L1Cache]=6732 [Directory]=926 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=21 [L2Cache]=0 [L1Cache]=51 [Directory]=3 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=27 [L2Cache]=103 [L1Cache]=20 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=2 [L2Cache]=12885 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1560 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=1550 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.00584383 flits/cycle
total_flits_on_link = 22177262
-------------
Total VC Load [0] = 10469 flits
Total VC Load [1] = 9946 flits
Total VC Load [2] = 8885 flits
Total VC Load [3] = 8368 flits
Total VC Load [4] = 741 flits
Total VC Load [5] = 759 flits
Total VC Load [6] = 729 flits
Total VC Load [7] = 717 flits
Total VC Load [8] = 1082 flits
Total VC Load [9] = 1104 flits
Total VC Load [10] = 1092 flits
Total VC Load [11] = 1078 flits
Total VC Load [12] = 25415 flits
Total VC Load [13] = 25580 flits
Total VC Load [14] = 24171 flits
Total VC Load [15] = 24074 flits
Total VC Load [16] = 2789 flits
Total VC Load [17] = 2812 flits
Total VC Load [18] = 2777 flits
Total VC Load [19] = 2754 flits
Total VC Load [20] = 3964266 flits
Total VC Load [21] = 3965451 flits
Total VC Load [22] = 3966992 flits
Total VC Load [23] = 3965299 flits
Total VC Load [24] = 1539914 flits
Total VC Load [25] = 1539535 flits
Total VC Load [26] = 1540604 flits
Total VC Load [27] = 1539859 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.00018207 flits/cycle 
Average VC Load [1] = 0.000172975 flits/cycle 
Average VC Load [2] = 0.000154522 flits/cycle 
Average VC Load [3] = 0.000145531 flits/cycle 
Average VC Load [4] = 1.2887e-05 flits/cycle 
Average VC Load [5] = 1.32e-05 flits/cycle 
Average VC Load [6] = 1.26783e-05 flits/cycle 
Average VC Load [7] = 1.24696e-05 flits/cycle 
Average VC Load [8] = 1.88175e-05 flits/cycle 
Average VC Load [9] = 1.92001e-05 flits/cycle 
Average VC Load [10] = 1.89914e-05 flits/cycle 
Average VC Load [11] = 1.87479e-05 flits/cycle 
Average VC Load [12] = 0.000442002 flits/cycle 
Average VC Load [13] = 0.000444871 flits/cycle 
Average VC Load [14] = 0.000420367 flits/cycle 
Average VC Load [15] = 0.00041868 flits/cycle 
Average VC Load [16] = 4.85045e-05 flits/cycle 
Average VC Load [17] = 4.89045e-05 flits/cycle 
Average VC Load [18] = 4.82958e-05 flits/cycle 
Average VC Load [19] = 4.78958e-05 flits/cycle 
Average VC Load [20] = 0.068944 flits/cycle 
Average VC Load [21] = 0.0689646 flits/cycle 
Average VC Load [22] = 0.0689914 flits/cycle 
Average VC Load [23] = 0.068962 flits/cycle 
Average VC Load [24] = 0.0267812 flits/cycle 
Average VC Load [25] = 0.0267746 flits/cycle 
Average VC Load [26] = 0.0267932 flits/cycle 
Average VC Load [27] = 0.0267803 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 8.41794
-------------
Dynamic_Link_Power = 0.0427381
Static_Link_Power = 0.733365
Total_Link_Power = 0.776103
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00179332, Crossbar: 0.00343912, VC allocator: 0.00037607, SW allocator: 0.00103098, Clock: 0.153216, Total: 0.159855
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.69876
Dynamic_Router_Power = 0.159855
Static_Router_Power = 1.53891
Total_Router_Power = 1.69876
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.202594
Total_Static_Power = 2.27227
Total_Power = 2.47487
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  2740856
L1_WThru  1909604
L1_Atomic  0
L1_Replacement  70
Data  0
Data_Done  292588
Ack  0
Ack_Done  1909604
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  292588
I  L1_WThru  1149317
I  L1_Atomic  0 <-- 
I  L1_Replacement  70

S  Load  2448268
S  L1_WThru  760287
S  L1_Atomic  0 <-- 
S  L1_Replacement  0 <-- 

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  292588

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  1191137
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  718467

 --- L2TCache ---
 - Event Counts -
L1_GETS  292588
L1_Write  1149317
L1_Upgrade_T  746374
L1_Upgrade_NT  13913
L2_Atomic  0
L2_Expire  0
L2_Replacement  0
L2_Replacement_clean  0
Data  2
Data_all_Acks  1058
Ack  2
Ack_all  2
WB_Ack  725
Fwd_GETX  453
Fwd_GETS  272
Inv  0

 - Transitions -
NP  L1_GETS  659
NP  L1_Write  401
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  291929
E  L1_Write  1148916
E  L1_Upgrade_NT  13913
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  453
E  Fwd_GETS  272
E  Inv  0 <-- 

S  L1_GETS  0 <-- 
S  L1_Upgrade_T  746374
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  0 <-- 
S  Fwd_GETS  0 <-- 
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  2
IS  Data_all_Acks  657
IS  Ack  2
IS  Ack_all  2

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  401
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  0 <-- 
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  725
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  1218
L1_GETX  2106
L1_UPGRADE  0
L1_PUTX  2217
L1_PUTX_old  68
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  1244
WB_Data  2
WB_Data_clean  1
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  3
Unblock_Cancel  0
Exclusive_Unblock  3321
PUTX_ACC  121
DATA_ACC  604

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  503
NP  L1_GETX  741
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  2
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  440
M  L1_GETX  904
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  275
MT  L1_GETX  459
MT  L1_PUTX  2217
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  503

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  741

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  2

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  68
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  3319
MT_MB  PUTX_ACC  2
MT_MB  DATA_ACC  451

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  2
MT_IIB  WB_Data_clean  1
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  119
MT_IIB  DATA_ACC  153

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  3

 --- L1Cache ---
 - Event Counts -
Load  1704
Ifetch  0
Store  1501
Inv  4
L1_Replacement  0
Force_L1_Replacement  4434
Fwd_GETX  6
Fwd_GETS  3
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  1668
DataS_fromL1  3
Data_all_Acks  593
Ack  0
Ack_all  0
WB_Ack  2217

 - Transitions -
NP  Load  1214
NP  Ifetch  0 <-- 
NP  Store  1040
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 
NP  Force_L1_Replacement  0 <-- 

I  Load  4
I  Ifetch  0 <-- 
I  Store  6
I  Inv  0 <-- 
I  L1_Replacement  0 <-- 
I  Force_L1_Replacement  0 <-- 

S  Load  1
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  4
S  L1_Replacement  0 <-- 
S  Force_L1_Replacement  0 <-- 

E  Load  115
E  Ifetch  0 <-- 
E  Store  8
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Force_L1_Replacement  1193
E  Fwd_GETX  0 <-- 
E  Fwd_GETS  1
E  Fwd_GET_INSTR  0 <-- 

M  Load  240
M  Ifetch  0 <-- 
M  Store  214
M  Inv  0 <-- 
M  L1_Replacement  0 <-- 
M  Force_L1_Replacement  1024
M  Fwd_GETX  6
M  Fwd_GETS  2
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Force_L1_Replacement  0 <-- 
IS  Data_Exclusive  1215
IS  DataS_fromL1  3
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Force_L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  453
IM  Data_all_Acks  593
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Force_L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Force_L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  130
M_I  Ifetch  0 <-- 
M_I  Store  233
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Force_L1_Replacement  2217
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  2217

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 
E_I  Force_L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  Force_L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  1244
Data  0

 - Transitions -
I  Fetch  1244
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:1735248 full:0 size:[binsize: 1 max: 5 count: 1735248 average: 1.0251 | standard deviation: 0.167434 | 0 1694704 37589 2896 54 5 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:466944 full:0 size:[binsize: 1 max: 6 count: 466944 average: 1.17687 | standard deviation: 0.436905 | 0 393746 64825 7497 754 101 21 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:1735248 full:0 size:[binsize: 1 max: 2 count: 1735248 average: 1.00325 | standard deviation: 0.056925 | 0 1729607 5641 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:466944 full:0 size:[binsize: 1 max: 2 count: 466944 average: 1.03012 | standard deviation: 0.170913 | 0 452881 14063 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:14315 full:0 size:[binsize: 1 max: 3 count: 14315 average: 1.02047 | standard deviation: 0.142337 | 0 14023 291 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:2134711 full:0 size:[binsize: 1 max: 4 count: 2134711 average: 1.13859 | standard deviation: 0.394678 | 0 1875291 225375 31650 2395 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:45897 full:0 size:[binsize: 1 max: 3 count: 45897 average: 1.02776 | standard deviation: 0.164966 | 0 44628 1264 5 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:7269 full:0 size:[binsize: 1 max: 1 count: 7269 average:     1 | standard deviation: 0 | 0 7269 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:14315 full:0 size:[binsize: 1 max: 2 count: 14315 average: 1.00279 | standard deviation: 0.0528627 | 0 14275 40 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:2134711 full:0 size:[binsize: 1 max: 2 count: 2134711 average: 1.0133 | standard deviation: 0.114558 | 0 2106319 28392 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:45897 full:0 size:[binsize: 1 max: 2 count: 45897 average: 1.00401 | standard deviation: 0.0633172 | 0 45713 184 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:7269 full:0 size:[binsize: 1 max: 1 count: 7269 average:     1 | standard deviation: 0 | 0 7269 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:22 full:0 size:[binsize: 1 max: 3 count: 22 average:   1.5 | standard deviation: 0.690066 | 0 13 7 2 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:569 full:0 size:[binsize: 1 max: 3 count: 569 average: 1.04218 | standard deviation: 0.225956 | 0 548 18 3 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:584 full:0 size:[binsize: 1 max: 3 count: 584 average: 1.03425 | standard deviation: 0.219152 | 0 568 12 4 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:228 full:0 size:[binsize: 1 max: 10 count: 228 average: 1.94737 | standard deviation: 1.88899 | 0 153 29 14 13 4 3 3 3 4 2 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:376 full:0 size:[binsize: 1 max: 37 count: 376 average: 13.9628 | standard deviation: 11.1909 | 0 35 32 28 21 14 13 15 10 7 7 10 9 9 8 6 5 5 7 8 8 6 6 6 8 6 11 11 10 6 10 8 8 6 4 7 3 3 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:497 full:0 size:[binsize: 1 max: 2 count: 497 average: 1.00805 | standard deviation: 0.0898027 | 0 493 4 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:548 full:0 size:[binsize: 1 max: 2 count: 548 average: 1.00912 | standard deviation: 0.0956074 | 0 543 5 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:10 full:0 size:[binsize: 1 max: 1 count: 10 average:     1 | standard deviation: 0 | 0 10 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:300 full:0 size:[binsize: 1 max: 2 count: 300 average:  1.11 | standard deviation: 0.316756 | 0 267 33 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:412 full:0 size:[binsize: 1 max: 2 count: 412 average: 1.25728 | standard deviation: 0.438422 | 0 306 106 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:24 full:0 size:[binsize: 1 max: 2 count: 24 average: 1.04167 | standard deviation: 0.208514 | 0 23 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:799 full:0 size:[binsize: 1 max: 2 count: 799 average: 1.01126 | standard deviation: 0.106199 | 0 790 9 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:960 full:0 size:[binsize: 1 max: 2 count: 960 average: 1.03438 | standard deviation: 0.182669 | 0 927 33 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:6 full:0 size:[binsize: 1 max: 1 count: 6 average:     1 | standard deviation: 0 | 0 6 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.08333 | standard deviation: 0.301511 | 0 11 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:303 full:0 size:[binsize: 1 max: 3 count: 303 average: 1.0297 | standard deviation: 0.207476 | 0 296 5 2 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:926 full:0 size:[binsize: 1 max: 5 count: 926 average: 1.2959 | standard deviation: 0.596386 | 0 712 161 47 5 1 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 2 count: 12 average: 1.16667 | standard deviation: 0.426401 | 0 10 2 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:309 full:0 size:[binsize: 1 max: 4 count: 309 average: 1.21359 | standard deviation: 0.546536 | 0 261 32 14 2 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:412 full:0 size:[binsize: 1 max: 24 count: 412 average: 5.71359 | standard deviation: 6.82186 | 0 182 72 14 6 9 7 3 6 8 6 4 8 10 10 8 9 7 10 6 6 7 5 6 3 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:64 full:0 size:[binsize: 1 max: 4 count: 64 average: 1.5625 | standard deviation: 0.854493 | 0 40 15 6 3 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:2968 full:0 size:[binsize: 1 max: 32 count: 2968 average: 2.93767 | standard deviation: 5.10338 | 0 1828 563 180 68 37 28 17 13 16 14 13 9 12 16 12 11 11 7 10 12 7 11 9 12 10 3 4 5 7 15 6 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:3204 full:0 size:[binsize: 1 max: 12 count: 3204 average: 2.09238 | standard deviation: 1.6717 | 0 1711 658 337 210 116 66 48 27 18 8 4 1 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:21 full:0 size:[binsize: 1 max: 2 count: 21 average: 1.14286 | standard deviation: 0.387298 | 0 18 3 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:38 full:0 size:[binsize: 1 max: 2 count: 38 average: 1.02632 | standard deviation: 0.164399 | 0 37 1 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:1604 full:0 size:[binsize: 1 max: 2 count: 1604 average: 1.03865 | standard deviation: 0.193468 | 0 1542 62 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:1670 full:0 size:[binsize: 1 max: 2 count: 1670 average: 1.09401 | standard deviation: 0.292712 | 0 1513 157 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:12 full:0 size:[binsize: 1 max: 1 count: 12 average:     1 | standard deviation: 0 | 0 12 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:65 full:0 size:[binsize: 1 max: 2 count: 65 average: 1.06154 | standard deviation: 0.25 | 0 61 4 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:2748 full:0 size:[binsize: 1 max: 2 count: 2748 average: 1.05677 | standard deviation: 0.232114 | 0 2592 156 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:2828 full:0 size:[binsize: 1 max: 4 count: 2828 average: 1.13013 | standard deviation: 0.343209 | 0 2465 359 3 1 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:21 full:0 size:[binsize: 1 max: 1 count: 21 average:     1 | standard deviation: 0 | 0 21 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:13 full:0 size:[binsize: 1 max: 1 count: 13 average:     1 | standard deviation: 0 | 0 13 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:533 full:0 size:[binsize: 1 max: 2 count: 533 average: 1.01689 | standard deviation: 0.130066 | 0 524 9 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:1302 full:0 size:[binsize: 1 max: 2 count: 1302 average: 1.04685 | standard deviation: 0.212955 | 0 1241 61 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:3 full:0 size:[binsize: 1 max: 1 count: 3 average:     1 | standard deviation: 0 | 0 3 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.06818 | standard deviation: 0.264135 | 0 41 3 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:4437 full:0 size:[binsize: 2 max: 96 count: 4437 average: 14.1127 | standard deviation: 20.033 | 2219 278 98 97 90 112 94 102 84 74 56 54 54 58 64 76 75 53 39 41 34 34 48 46 64 46 46 52 40 35 27 22 14 11 6 4 8 14 11 12 8 3 7 4 8 5 6 3 1 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:14 full:0 size:[binsize: 1 max: 2 count: 14 average: 1.21429 | standard deviation: 0.480384 | 0 11 3 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 2 count: 44 average: 1.04545 | standard deviation: 0.215666 | 0 42 2 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:2220 full:0 size:[binsize: 1 max: 6 count: 2220 average: 1.1509 | standard deviation: 0.46364 | 0 1952 223 29 11 4 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:11 full:0 size:[binsize: 1 max: 1 count: 11 average:     1 | standard deviation: 0 | 0 11 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:2 full:0 size:[binsize: 1 max: 1 count: 2 average:     1 | standard deviation: 0 | 0 2 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:44 full:0 size:[binsize: 1 max: 1 count: 44 average:     1 | standard deviation: 0 | 0 44 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:4437 full:0 size:[binsize: 1 max: 2 count: 4437 average: 1.08091 | standard deviation: 0.272748 | 0 4078 359 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 2 count: 310 average: 1.00323 | standard deviation: 0.056888 | 0 309 1 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:312 full:0 size:[binsize: 1 max: 1 count: 312 average:     1 | standard deviation: 0 | 0 312 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:310 full:0 size:[binsize: 1 max: 1 count: 310 average:     1 | standard deviation: 0 | 0 310 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 2.80449 | standard deviation: 3.48077 | 0 227 5 6 8 9 6 9 10 7 6 6 4 3 3 2 1 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 2.73226 | standard deviation: 3.46083 | 0 227 7 7 7 10 6 6 9 6 7 5 3 3 3 3 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:312 full:0 size:[binsize: 1 max: 16 count: 312 average: 2.71474 | standard deviation: 3.43895 | 0 229 7 6 8 10 6 7 9 7 5 4 4 3 3 3 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:310 full:0 size:[binsize: 1 max: 16 count: 310 average: 2.78065 | standard deviation: 3.46223 | 0 225 7 6 8 8 8 6 8 10 7 4 4 3 3 2 1 ]
