strict digraph "" {
	node [label="\N"];
	"83:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0fff3aed90>",
		fillcolor=turquoise,
		label="83:BL
sum_round <= rounding_amount + mantissa_term;
sum_round_2 <= (sum_round_overflow)? sum_round >> 1 : sum_round;
exponent_round <= (\
sum_round_overflow)? exponent_term + 1 : exponent_term;
sum_final <= (round_trigger)? sum_round_2 : mantissa_term;
exponent_final <= (\
round_trigger)? exponent_round : exponent_term;
round_out <= { sign_term, exponent_final[10:0], sum_final[53:2] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3d2b50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0fff3d2dd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3ae0d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f0fff3ae450>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3ae6d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f0fff3ae9d0>]",
		style=filled,
		typ=Block];
	"Leaf_73:AL"	 [def_var="['sum_final', 'exponent_round', 'sum_round_2', 'round_out', 'sum_round', 'exponent_final']",
		label="Leaf_73:AL"];
	"83:BL" -> "Leaf_73:AL"	 [cond="[]",
		lineno=None];
	"74:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0ffffdcad0>",
		fillcolor=turquoise,
		label="74:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"75:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0fff3aedd0>",
		fillcolor=springgreen,
		label="75:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"74:BL" -> "75:IF"	 [cond="[]",
		lineno=None];
	"75:IF" -> "83:BL"	 [cond="['rst']",
		label="!(rst)",
		lineno=75];
	"75:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f0fff3aee90>",
		fillcolor=turquoise,
		label="75:BL
sum_round <= 0;
sum_round_2 <= 0;
exponent_round <= 0;
sum_final <= 0;
exponent_final <= 0;
round_out <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3aeed0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f0fff3bd050>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3bd190>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f0fff3bd310>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0fff3bd450>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f0fff8c8e10>]",
		style=filled,
		typ=Block];
	"75:IF" -> "75:BL"	 [cond="['rst']",
		label=rst,
		lineno=75];
	"73:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0fff3bd6d0>",
		clk_sens=True,
		fillcolor=gold,
		label="73:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['exponent_term', 'sum_final', 'exponent_round', 'sum_round_2', 'mantissa_term', 'rounding_amount', 'rst', 'sign_term', 'round_trigger', '\
sum_round', 'exponent_final', 'sum_round_overflow']"];
	"73:AL" -> "74:BL"	 [cond="[]",
		lineno=None];
	"75:BL" -> "Leaf_73:AL"	 [cond="[]",
		lineno=None];
}
