5939 Patrick Groeneveld, Donatella Sciuto, Soha Hassoun: The 49th Annual Design Automation Conference 2012, DAC '12, San Francisco, CA, USA, June 3-7, 2012 DAC 2012
5938 Rudy Lauwereins: Biomedical electronics serving as physical environmental and emotional watchdogs. DAC 2012:1-5
5937 Giovanni De Micheli, Cristina Boero, Camilla Baj-Rossi, Irene Taurino, Sandro Carrara: Integrated biosensors for personalized medicine. DAC 2012:6-11
5936 Wayne Burleson, Shane S. Clark, Benjamin Ransford, Kevin Fu: Design challenges for secure implantable medical devices. DAC 2012:12-17
5935 Yan Luo, Krishnendu Chakrabarty: Design of pin-constrained general-purpose digital microfluidic biochips. DAC 2012:18-25
5934 Daniel Grissom, Philip Brisk: Path scheduling on digital microfluidic biochips. DAC 2012:26-35
5933 Zahra Sasanian, Robert Wille, D. Michael Miller: Realizing reversible circuits using a new class of quantum gates. DAC 2012:36-41
5932 Shashikanth Bobba, Michele De Marchi, Yusuf Leblebici, Giovanni De Micheli: Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors. DAC 2012:42-47
5931 Vivek D. Tovinakere, Olivier Sentieys, Steven Derrien: A semiempirical model for wakeup time estimation in power-gated logic clusters. DAC 2012:48-55
5930 Hamid Reza Ghasemi, Abhishek A. Sinkar, Michael J. Schulte, Nam Sung Kim: Cost-effective power delivery to support per-core voltage domains for power-constrained processors. DAC 2012:56-61
5929 Eric Donkoh, Alicia Lowery, Emily Shriver: A hybrid and adaptive model for predicting register file and SRAM power using a reference design. DAC 2012:62-67
5928 Azalia Mirhoseini, Miodrag Potkonjak, Farinaz Koushanfar: Coding-based energy minimization for phase change memory. DAC 2012:68-76
5927 Giovanni Agosta, Alessandro Barenghi, Gerardo Pelosi: A code morphing methodology to automate power analysis countermeasures. DAC 2012:77-82
5926 Jeyavijayan Rajendran, Youngok Pino, Ozgur Sinanoglu, Ramesh Karri: Security analysis of logic obfuscation. DAC 2012:83-89
5925 Sheng Wei, Kai Li, Farinaz Koushanfar, Miodrag Potkonjak: Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry. DAC 2012:90-95
5924 Domenic Forte, Ankur Srivastava: On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction. DAC 2012:96-105
5923 Zhenman Fang, Qinghao Min, Keyong Zhou, Yi Lu, Yibin Hu, Weihua Zhang, Haibo Chen, Jian Li, Binyu Zang: Transformer: a functional-driven cycle-accurate multicore simulator. DAC 2012:106-114
5922 Sara Vinco, Debapriya Chatterjee, Valeria Bertacco, Franco Fummi: SAGA: SystemC acceleration on GPU architectures. DAC 2012:115-120
5921 Luis Gabriel Murillo, Juan Eusse, Jovana Jovic, Sergey Yakoushkin, Rainer Leupers, Gerd Ascheid: Synchronization for hybrid MPSoC full-system simulation. DAC 2012:121-126
5920 Yu-Hung Huang, Yi-Shan Lu, Hsin-I. Wu, Ren-Song Tsay: A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation. DAC 2012:127-132
5919 Farinaz Koushanfar, Saverio Fazzari, Carl McCants, William Bryson, Matthew Sale, Peilin Song, Miodrag Potkonjak: Can EDA combat the rise of electronic counterfeiting? DAC 2012:133-138
5918 Jyothi Bhaskarr Velamala, Ketul Sutaria, Takashi Sato, Yu Cao: Physics matters: statistical aging prediction under trapping/detrapping. DAC 2012:139-144
5917 Xuchu Hu, Walter James Condley, Matthew R. Guthaus: Library-aware resonant clock synthesis (LARCS). DAC 2012:145-150
5916 Abhishek, Farid N. Najm: Incremental power grid verification. DAC 2012:151-156
5915 Xin Zhao, Michael Scheuermann, Sung Kyu Lim: Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs. DAC 2012:157-162
5914 Deokwoo Jung, Andreas Savvides, Athanasios Bamis: Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters. DAC 2012:163-168
5913 Xiaorong Zhang, He Huang, Qing Yang: Implementing an FPGA system for real-time intent recognition for prosthetic legs. DAC 2012:169-175
5912 Fa Wang, Gokce Keskin, Andrew Phelps, Jonathan Rotner, Xin Li, Gary K. Fedder, Tamal Mukherjee, Lawrence T. Pileggi: Statistical design and optimization for adaptive post-silicon tuning of MEMS filters. DAC 2012:176-181
5911 G. Reza Chaji, Javid Jaffari: Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays. DAC 2012:182-187
5910 Jia Huang, Kai Huang, Andreas Raabe, Christian Buckl, Alois Knoll: Towards fault-tolerant embedded systems with imperfect fault detection. DAC 2012:188-196
5909 Ivan Ukhov, Min Bao, Petru Eles, Zebo Peng: Steady-state dynamic temperature analysis and reliability optimization for embedded multiprocessor systems. DAC 2012:197-204
5908 Michael Eberl, Michael Glaß, Jürgen Teich, Ulrich Abelein: Considering diagnosis functionality during automatic system-level design of automotive networks. DAC 2012:205-213
5907 Yi Wang, Luis Angel D. Bathen, Nikil D. Dutt, Zili Shao: Meta-Cure: a reliability enhancement strategy for metadata in NAND flash memory storage systems. DAC 2012:214-219
5906 Farinaz Koushanfar, Ahmad-Reza Sadeghi, Hervé Seudie: EDA for secure and dependable cybercars: challenges and opportunities. DAC 2012:220-228
5905 Xavier Jimenez, David Novo, Paolo Ienne: Software controlled cell bit-density to improve NAND flash lifetime. DAC 2012:229-234
5904 Chundong Wang, Weng-Fai Wong: Observational wear leveling: an efficient algorithm for flash memory management. DAC 2012:235-242
5903 Adwait Jog, Asit K. Mishra, Cong Xu, Yuan Xie, Vijaykrishnan Narayanan, Ravishankar Iyer, Chita R. Das: Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs. DAC 2012:243-252
5902 Jue Wang, Xiangyu Dong, Yuan Xie: Point and discard: a hard-error-tolerant architecture for non-volatile last level caches. DAC 2012:253-258
5901 Henry Hoffmann, Jim Holt, George Kurian, Eric Lau, Martina Maggio, Jason E. Miller, Sabrina M. Neuman, Mahmut E. Sinangil, Yildiz Sinangil, Anant Agarwal, Anantha P. Chandrakasan, Srinivas Devadas: Self-aware computing in the Angstrom processor. DAC 2012:259-264
5900 Lamia Youseff, Nathan Beckmann, Harshad Kasture, Charles Gruenwald III, David Wentzlaff, Anant Agarwal: The case for elastic operating system services in fos. DAC 2012:265-270
5899 Joshua S. Auerbach, David F. Bacon, Ioana Burcea, Perry Cheng, Stephen J. Fink, Rodric M. Rabbah, Sunil Shukla: A compiler and runtime for heterogeneous computing. DAC 2012:271-276
5898 Simone Campanoni, Timothy M. Jones, Glenn H. Holloway, Gu-Yeon Wei, David Brooks: The HELIX project: overview and directions. DAC 2012:277-282
5897 Saurabh Sinha, Greg Yeric, Vikas Chandra, Brian Cline, Yu Cao: Exploring sub-20nm FinFET design with predictive technology models. DAC 2012:283-288
5896 Yang Zhang, Haotian Liu, Qing Wang, Neric Fong, Ngai Wong: Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions. DAC 2012:289-294
5895 Yangfeng Su, Fan Yang, Xuan Zeng: AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits. DAC 2012:295-300
5894 Arie Meir, Jaijeet S. Roychowdhury: BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis. DAC 2012:301-310
5893 Karthik V. Aadithya, Jaijeet S. Roychowdhury: DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics. DAC 2012:311-316
5892 Moongon Jung, David Z. Pan, Sung Kyu Lim: Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs. DAC 2012:317-326
5891 Chun-Nan Chou, Yen-Sheng Ho, Chiao Hsieh, Chung-Yang (Ric) Huang: Symbolic model checking on SystemC designs. DAC 2012:327-333
5890 Joakim Urdahl, Dominik Stoffel, Markus Wedler, Wolfgang Kunz: System verification of concurrent RTL modules by compositional path predicate abstraction. DAC 2012:334-343
5889 Kecheng Hao, Sandip Ray, Fei Xie: Equivalence checking for behaviorally synthesized pipelines. DAC 2012:344-349
5888 Mitra Purandare, Kubilay Atasu, Christoph Hagleitner: Proving correctness of regular expression accelerators. DAC 2012:350-355
5887 Sanjit A. Seshia: Sciduction: combining induction, deduction, and structure for verification and synthesis. DAC 2012:356-365
5886 Sahar Foroutan, Abbas Sheibanyrad, Frédéric Pétrot: Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces. DAC 2012:366-375
5885 Yoshi Shih-Chieh Huang, Yu-Chi Chang, Tsung-Chan Tsai, Yuan-Ying Chang, Chung-Ta King: Attackboard: a novel dependency-aware traffic generator for exploring NoC design space. DAC 2012:376-381
5884 Kshitij Bhardwaj, Koushik Chakraborty, Sanghamitra Roy: Towards graceful aging degradation in NoCs through an adaptive routing algorithm. DAC 2012:382-391
5883 Andrew B. Kahng, Bill Lin, Siddhartha Nath: Explicit modeling of control and data for improved NoC router estimation. DAC 2012:392-397
5882 Sunghyun Park, Tushar Krishna, Chia-Hsin Owen Chen, Bhavya Daya, Anantha Chandrakasan, Li-Shiuan Peh: Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI. DAC 2012:398-405
5881 Sudhir Satpathy, Reetuparna Das, Ronald G. Dreslinski, Trevor N. Mudge, Dennis Sylvester, David Blaauw: High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service. DAC 2012:406-411
5880 Huping Ding, Yun Liang, Tulika Mitra: WCET-centric partial instruction cache locking. DAC 2012:412-420
5879 Daniel Lo, G. Edward Suh: Worst-case execution time analysis for parallel run-time monitoring. DAC 2012:421-429
5878 Kai Huang, Gang Chen, Christian Buckl, Alois Knoll: Conforming the runtime inputs for hard real-time embedded systems. DAC 2012:430-436
5877 Mohammed El-Shambakey, Binoy Ravindran: STM concurrency control for embedded real-time software with tighter time bounds. DAC 2012:437-446
5876 Luis Angel D. Bathen, Nikil Dutt: HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories. DAC 2012:447-452
5875 Chi-Hao Chen, Pi-Cheng Hsiu, Tei-Wei Kuo, Chia-Lin Yang, Cheng-Yuan Michael Wang: Age-based PCM wear leveling with nearly zero search cost. DAC 2012:453-458
5874 Michael Gester, Dirk Müller, Tim Nieberg, Christian Panten, Christian Schulte, Jens Vygen: Algorithms and data structures for fast and good VLSI routing. DAC 2012:459-464
5873 Zhuo Li, Charles J. Alpert, Gi-Joon Nam, Cliff C. N. Sze, Natarajan Viswanathan, Nancy Y. Zhou: Guiding a physical design closure system to produce easier-to-route designs with more predictable timing. DAC 2012:465-470
5872 Gyuszi Suto: Rule agnostic routing by using design fabrics. DAC 2012:471-475
5871 Aaron Dingler, Steve Kurtz, Michael T. Niemier, Xiaobo Sharon Hu, György Csaba, Joseph Nahas, Wolfgang Porod, Gary H. Bernstein, Peng Li, Vjiay Karthik Sankar: Making non-volatile nanomagnet logic non-volatile. DAC 2012:476-485
5870 Daniel Morris, David Bromberg, Jian-Gang (Jimmy) Zhu, Larry T. Pileggi: mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices. DAC 2012:486-491
5869 Sang Phill Park, Sumeet Kumar Gupta, Niladri Narayan Mojumder, Anand Raghunathan, Kaushik Roy: Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture. DAC 2012:492-497
5868 Miao Hu, Hai Li, Qing Wu, Garrett S. Rose: Hardware realization of BSB recall function using memristor crossbar arrays. DAC 2012:498-503
5867 Jiawei Huang, John Lach, Gabriel Robins: A methodology for energy-quality tradeoff using imprecise hardware. DAC 2012:504-509
5866 Georgios Karakonstantis, Christoph Roth, Christian Benkeser, Andreas Burg: On the exploitation of the inherent error resilience of wireless systems under unreliable silicon. DAC 2012:510-515
5865 Xue Lin, Yanzhi Wang, Siyu Yue, Donghwa Shin, Naehyuck Chang, Massoud Pedram: Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects. DAC 2012:516-521
5864 Younghyun Kim, Sangyoung Park, Naehyuck Chang, Qing Xie, Yanzhi Wang, Massoud Pedram: Networked architecture for hybrid electrical energy storage systems. DAC 2012:522-528
5863 Jin Sun, Priyank Gupta, Janet Meiling Wang Roveda: A new uncertainty budgeting based method for robust analog/mixed-signal design. DAC 2012:529-535
5862 Seobin Jung, Yunju Choi, Jaeha Kim: Variability-aware, discrete optimization for analog circuits. DAC 2012:536-541
5861 Bo Liu, Hadi Aliakbarian, Soheil Radiom, Guy A. E. Vandenbosch, Georges G. E. Gielen: Efficient multi-objective synthesis for microwave components based on computational intelligence techniques. DAC 2012:542-548
5860 Hung-Chih Ou, Hsing-Chih Chang Chien, Yao-Wen Chang: Non-uniform multilevel analog routing with matching constraints. DAC 2012:549-554
5859 Feng Yuan, Xiao Liu, Qiang Xu: X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug. DAC 2012:555-560
5858 David Lin, Ted Hong, Farzan Fallah, Nagib Hakim, Subhasish Mitra: Quick detection of difficult bugs for effective post-silicon validation. DAC 2012:561-566
5857 Hongfei Wang, Osei Poku, Xiaochun Yu, Sizhe Liu, Ibrahima Komara, Ronald D. Blanton: Test-data volume optimization for diagnosis. DAC 2012:567-572
5856 Xiaofei Guo, Ramesh Karri: Invariance-based concurrent error detection for advanced encryption standard. DAC 2012:573-578
5855 Ahmed Al-Maashri, Michael DeBole, Matthew Cotter, Nandhini Chandramoorthy, Yang Xiao, Vijaykrishnan Narayanan, Chaitali Chakrabarti: Accelerating neuromorphic vision algorithms for recognition. DAC 2012:579-584
5854 Robinson E. Pino, Hai Helen Li, Yiran Chen, Miao Hu, Beiye Liu: Statistical memristor modeling and case study in neuromorphic computing. DAC 2012:585-590
5853 Qiang Ma, Hongbo Zhang, Martin D. F. Wong: Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology. DAC 2012:591-596
5852 Yanheng Zhang, Chris Chu: GDRouter: interleaved global routing and detailed routing for ultimate routability. DAC 2012:597-602
5851 Nikolai Ryzhenko, Steven Burns: Standard cell routing via boolean satisfiability. DAC 2012:603-612
5850 Chih-Hung Liu, I.-Che Chen, D. T. Lee: An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction. DAC 2012:613-622
5849 Ofer Shacham, Sameh Galal, Sabarish Sankaranarayanan, Megan Wachs, John Brunhaver, Artem Vassiliev, Mark Horowitz, Andrew Danowitz, Wajahat Qadeer, Stephen Richardson: Avoiding game over: bringing design to the next level. DAC 2012:623-629
5848 Seungwook Paek, Seok-Hwan Moon, Wongyu Shin, Jaehyeong Sim, Lee-Sup Kim: PowerField: a transient temperature-to-power technique based on Markov random field theory. DAC 2012:630-635
5847 Juri Ranieri, Alessandro Vincenzi, Amina Chebira, David Atienza, Martin Vetterli: EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors. DAC 2012:636-641
5846 Huapeng Zhou, Xin Li, Chen-Yong Cher, Eren Kursun, Haifeng Qian, Shi-Chune Yao: An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring. DAC 2012:642-647
5845 Jie Meng, Katsutoshi Kawakami, Ayse Kivilcim Coskun: Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints. DAC 2012:648-655
5844 Arkadeb Ghosal, Rhishikesh Limaye, Kaushik Ravindran, Stavros Tripakis, Ankita Prasad, Guoqiang Wang, Trung N. Tran, Hugo A. Andrade: Static dataflow with access patterns: semantics and analysis. DAC 2012:656-663
5843 Junchul Choi, Hyunok Oh, Sungchan Kim, Soonhoi Ha: Executing synchronous dataflow graphs on a SPM-based multicore architecture. DAC 2012:664-671
5842 Glenn Leary, Weijia Che, Karam S. Chatha: System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC. DAC 2012:672-677
5841 Akbar Sharifi, Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane Irwin: Courteous cache sharing: being nice to others in capacity management. DAC 2012:678-687
5840 Pratyush Kumar, Dip Goswami, Samarjit Chakraborty, Anuradha Annaswamy, Kai Lampka, Lothar Thiele: A hybrid approach to cyber-physical systems verification. DAC 2012:688-696
5839 Aravindkumar Rajendiran, Sundaram Ananthanarayanan, Hiren D. Patel, Mahesh V. Tripunitara, Siddharth Garg: Reliable computing with ultra-reduced instruction set co-processors. DAC 2012:697-702
5838 Xuehui Zhang, Nicholas Tuzzio, Mohammad Tehranipoor: Identification of recovered ICs using fingerprints from a light-weight on-chip sensor. DAC 2012:703-708
5837 Hamid Shojaei, Azadeh Davoodi, Parmeswaran Ramanathan: Confidentiality preserving integer programming for global routing. DAC 2012:709-716
5836 Louis Scheffer: Design tools for artificial nervous systems. DAC 2012:717-722
5835 Frank Liu, Ben R. Hodges: Dynamic river network simulation at large scale. DAC 2012:723-728
5834 Valeria Bertacco: Humans for EDA and EDA for humans. DAC 2012:729-733
5833 Pey-Chang Kent Lin, Sunil P. Khatri: Application of logic synthesis to the understanding and cure of genetic diseases. DAC 2012:734-740
5832 Krit Athikulwongse, Mohit Pathak, Sung Kyu Lim: Exploiting die-to-die thermal coupling in 3D IC placement. DAC 2012:741-746
5831 Myung-Chul Kim, Igor L. Markov: ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement. DAC 2012:747-752
5830 Samuel I. Ward, Duo Ding, David Z. Pan: PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning. DAC 2012:756-761
5829 Sheng Chou, Meng-Kai Hsu, Yao-Wen Chang: Structure-aware placement for datapath-intensive circuit designs. DAC 2012:762-767
5828 Yaoguang Wei, Cliff C. N. Sze, Natarajan Viswanathan, Zhuo Li, Charles J. Alpert, Lakshmi N. Reddy, Andrew D. Huber, Gustavo E. Téllez, Douglas Keller, Sachin S. Sapatnekar: GLARE: global and local wiring aware routability evaluation. DAC 2012:768-773
5827 Natarajan Viswanathan, Charles J. Alpert, Cliff C. N. Sze, Zhuo Li, Yaoguang Wei: The DAC 2012 routability-driven placement contest and benchmark suite. DAC 2012:774-782
5826 Kyle Kelley, Megan Wachs, John P. Stevenson, Stephen Richardson, Mark Horowitz: Removing overhead from high-level interfaces. DAC 2012:783-789
5825 Johnathan York, Derek Chiou: On the asymptotic costs of multiplexer-based reconfigurability. DAC 2012:790-795
5824 Swagath Venkataramani, Amit Sabne, Vivek J. Kozhikkottu, Kaushik Roy, Anand Raghunathan: SALSA: systematic logic synthesis of approximate circuits. DAC 2012:796-801
5823 Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang: Timing ECO optimization using metal-configurable gate-array spare cells. DAC 2012:802-807
5822 Jayanand Asok Kumar, Kenneth M. Butler, Heesoo Kim, Shobha Vasudevan: Early prediction of NBTI effects using RTL source code analysis. DAC 2012:808-813
5821 Tobias Welp, Smita Krishnaswamy, Andreas Kuehlmann: Generalized SAT-sweeping for post-mapping optimization. DAC 2012:814-819
5820 Andrew B. Kahng, Seokhyeong Kang: Accuracy-configurable adder for approximate arithmetic designs. DAC 2012:820-825
5819 Vivek J. Kozhikkottu, Sujit Dey, Anand Raghunathan: Recovery-based design for variation-tolerant SoCs. DAC 2012:826-833
5818 Hui Zhao, Ohyoung Jang, Wei Ding, Yuanrui Zhang, Mahmut T. Kandemir, Mary Jane Irwin: A hybrid NoC design for cache coherence optimization for chip multiprocessors. DAC 2012:834-842
5817 Jason Cong, Mohammad Ali Ghodrat, Michael Gill, Beayna Grigorian, Glenn Reinman: Architecture support for accelerator-rich CMPs. DAC 2012:843-849
5816 Min Kyu Jeong, Mattan Erez, Chander Sudanthi, Nigel C. Paver: A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC. DAC 2012:850-855
5815 Filippo Sironi, Davide B. Bartolini, Simone Campanoni, Fabio Cancare, Henry Hoffmann, Donatella Sciuto, Marco D. Santambrogio: Metronome: operating system level performance management via self-adaptive computing. DAC 2012:856-865
5814 Muhammad Shafique, Bruno Zatt, Fabio Leandro Walter, Sergio Bampi, Jörg Henkel: Adaptive power management of on-chip video memory for multiview video coding. DAC 2012:866-875
5813 Guangfei Zhang, Huandong Wang, Xinke Chen, Shuai Huang, Peng Li: Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency. DAC 2012:876-881
5812 Po-Chun Huang, Yuan-Hao Chang, Tei-Wei Kuo: Joint management of RAM and flash memory with access pattern considerations. DAC 2012:882-887
5811 Dongki Kim, Sungkwang Lee, Jaewoong Chung, Daehyun Kim, Dong Hyuk Woo, Sungjoo Yoo, Sunggu Lee: Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU. DAC 2012:888-896
5810 Youngsik Kim, Sungjoo Yoo, Sunggu Lee: Write performance improvement by hiding R drift latency in phase-change RAM. DAC 2012:897-906
5809 Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang: Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors. DAC 2012:907-912
5808 Christoph M. Kirsch, Hannes Payer: Incorrect systems: it's not the problem, it's the solution. DAC 2012:913-917
5807 Joseph Sloan, John Sartori, Rakesh Kumar: On software design for stochastic processors. DAC 2012:918-923
5806 Krishna V. Palem, Lingamneni Avinash: What to do about the end of Moore's law, probably! DAC 2012:924-929
5805 Martin C. Rinard: Obtaining and reasoning about good enough software. DAC 2012:930-935
5804 Kai-Hui Chang, Chris Browy: Improving gate-level simulation accuracy when unknowns exist. DAC 2012:936-940
5803 Jan Malburg, Alexander Finder, Görschwin Fey: Automated feature localization for hardware designs using coverage metrics. DAC 2012:941-946
5802 Brian Keng, Andreas G. Veneris: Path directed abstraction and refinement in SAT-based design debugging. DAC 2012:947-954
5801 Debapriya Chatterjee, Anatoly Koyfman, Ronny Morad, Avi Ziv, Valeria Bertacco: Checking architectural outputs instruction-by-instruction on acceleration platforms. DAC 2012:955-961
5800 Bo Liu, Maryam Ashouei, Jos Huisken, José Pineda de Gyvez: Standard cell sizing for subthreshold operation. DAC 2012:962-967
5799 Mingoo Seok: Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits. DAC 2012:968-973
5798 Joseph Crop, Robert Pawlowski, Patrick Chiang: Regaining throughput using completion detection for error-resilient, near-threshold logic. DAC 2012:974-979
5797 Sangwon Seo, Ronald G. Dreslinski, Mark Woh, Yongjun Park, Chaitali Chakrabarti, Scott A. Mahlke, David Blaauw, Trevor N. Mudge: Process variation in near-threshold wide SIMD architectures. DAC 2012:980-987
5796 Karthik Chandrasekar, Benny Akesson, Kees Goossens: Run-time power-down strategies for real-time SDRAM memory controllers. DAC 2012:988-993
5795 Lionel Vincent, Philippe Maurine, Suzanne Lesecq, Edith Beigné: Embedding statistical tests for on-chip dynamic voltage and temperature monitoring. DAC 2012:994-999
5794 Xiang Chen, Jian Zheng, Yiran Chen, Mengying Zhao, Chun Jason Xue: Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices. DAC 2012:1000-1005
5793 Jilong Kuang, Laxmi N. Bhuyan, Raymond Klefstad: Traffic-aware power optimization for network applications on multicore servers. DAC 2012:1006-1011
5792 Rei-Fu Huang, Hao-Yu Yang, Mango Chia-Tso Chao, Shih-Chin Lin: Alternate hammering test for application-specific DRAMs and an industrial case study. DAC 2012:1012-1017
5791 Seyed Nematollah Ahmadyan, Jayanand Asok Kumar, Shobha Vasudevan: Goal-oriented stimulus generation for analog circuits. DAC 2012:1018-1023
5790 Fangming Ye, Krishnendu Chakrabarty: TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation. DAC 2012:1024-1030
5789 Shi-Yu Huang, Yu-Hsiang Lin, Kun-Han Tsai, Wu-Tung Cheng, Stephen K. Sunter, Yung-Fa Chou, Ding-Ming Kwai: Small delay testing for TSVs in 3-D ICs. DAC 2012:1031-1036
5788 Yoonmyung Lee, Yejoong Kim, Dongmin Yoon, David Blaauw, Dennis Sylvester: Circuit and system design guidelines for ultra-low power sensor nodes. DAC 2012:1037-1042
5787 Ivan Beretta, Francisco J. Rincón, Nadia Khaled, Paolo Roberto Grassi, Vincenzo Rana, David Atienza: Design exploration of energy-performance trade-offs for wireless sensor networks. DAC 2012:1043-1048
5786 Jean-Frédéric Christmann, Edith Beigné, Cyril Condemine, Jérôme Willemin, Christian Piguet: Energy harvesting and power management for autonomous sensor nodes. DAC 2012:1049-1054
5785 Yi-Ting Chung, Jie-Hong Roland Jiang: Functional timing analysis made fast and general. DAC 2012:1055-1060
5784 Vladimir Zolotov, Debjit Sinha, Jeffrey G. Hemmett, Eric A. Foreman, Chandu Visweswariah, Jinjun Xiong, Jeremy Leitzen, Natesan Venkateswaran: Timing analysis with nonseparable statistical and deterministic variations. DAC 2012:1061-1066
5783 Debjit Sinha, Chandu Visweswariah, Natesan Venkateswaran, Jinjun Xiong, Vladimir Zolotov: Reversible statistical max/min operation: concept and applications to timing. DAC 2012:1067-1073
5782 Sanghamitra Roy, Koushik Chakraborty: Predicting timing violations through instruction-level path sensitization analysis. DAC 2012:1074-1081
5781 Hsu-Chieh Lee, Yao-Wen Chang: A chip-package-board co-design methodology. DAC 2012:1082-1087
5780 Po-Wei Lee, Hsu-Chieh Lee, Yuan-Kai Ho, Yao-Wen Chang, Chen-Feng Chang, I-Jye Lin, Chin-Fang Shen: Obstacle-avoiding free-assignment routing for flip-chip designs. DAC 2012:1088-1093
5779 Fu-Wei Chen, TingTing Hwang: Clock tree synthesis with methodology of re-use in 3D IC. DAC 2012:1094-1099
5778 Xiang Qiu, Malgorzata Marek-Sadowska: Can pin access limit the footprint scaling? DAC 2012:1100-1106
5777 Rouwaida Kanj, Rajiv V. Joshi, Zhuo Li, Jerry Hayes, Sani R. Nassif: Yield estimation via multi-cones. DAC 2012:1107-1112
5776 Chin-Cheng Kuo, Wei-Yi Hu, Yi-Hung Chen, Jui-Feng Kuan, Yi-Kan Cheng: Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits. DAC 2012:1113-1118
5775 Xueqian Zhao, Zhuo Feng: Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners. DAC 2012:1119-1124
5774 Ling Ren, Xiaoming Chen, Yu Wang, Chenxi Zhang, Huazhong Yang: Sparse LU factorization for parallel circuit simulation on GPU. DAC 2012:1125-1130
5773 Michael B. Taylor: Is dark silicon useful?: harnessing the four horsemen of the coming dark silicon apocalypse. DAC 2012:1131-1136
5772 Diego Melpignano, Luca Benini, Eric Flamand, Bruno Jego, Thierry Lepley, Germain Haugou, Fabien Clermidy, Denis Dutoit: Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications. DAC 2012:1137-1142
5771 Brian Jeff: BigLITTLE system architecture from ARM: saving power through heterogeneous multiprocessing and task context migration. DAC 2012:1143-1146
5770 Nathaniel Ross Pinckney, Korey Sewell, Ronald G. Dreslinski, David Fick, Trevor N. Mudge, Dennis Sylvester, David Blaauw: Assessing the performance limits of parallelized near-threshold computing. DAC 2012:1147-1152
5769 Himanshu Kaul, Mark Anders, Steven Hsu, Amit Agarwal, Ram Krishnamurthy, Shekhar Borkar: Near-threshold voltage (NTV) design: opportunities and challenges. DAC 2012:1153-1158
5768 Leland Chang, Wilfried Haensch: Near-threshold operation for power-efficient computing?: it depends. DAC 2012:1159-1163
5767 Matt Severson, Kendrick Yuen, Yang Du: Not so fast my friend: is near-threshold computing the answer for power reduction of wireless devices? DAC 2012:1164-1166
5766 Yen-Ting Yu, Ya-Chung Chan, Subarna Sinha, Iris Hui-Ru Jiang, Charles Chiang: Accurate process-hotspot detection using critical design rule extraction. DAC 2012:1167-1172
5765 Jing Guo, Fan Yang, Subarna Sinha, Charles Chiang, Xuan Zeng: Improved tangent space based distance metric for accurate lithographic hotspot classification. DAC 2012:1173-1178
5764 Shao-Yun Fang, Yao-Wen Chang: Simultaneous flare level and flare variation minimization with dummification in EUVL. DAC 2012:1179-1184
5763 Shao-Yun Fang, Yao-Wen Chang, Wei-Yu Chen: A novel layout decomposition algorithm for triple patterning lithography. DAC 2012:1185-1190
5762 Wujie Wen, Yaojun Zhang, Yiran Chen, Yu Wang, Yuan Xie: PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method. DAC 2012:1191-1196
5761 Joonho Kong, Sung Woo Chung: Exploiting narrow-width values for process variation-tolerant 3-D microprocessors. DAC 2012:1197-1206
5760 Lars Middendorf, Christophe Bobda, Christian Haubelt: Hardware synthesis of recursive functions through partial stream rewriting. DAC 2012:1207-1215
5759 Jonathan Bachrach, Huy Vo, Brian Richards, Yunsup Lee, Andrew Waterman, Rimas Avizienis, John Wawrzynek, Krste Asanovic: Chisel: constructing hardware in a Scala embedded language. DAC 2012:1216-1225
5758 Carven Chan, Daniel Schwartz-Narbonne, Divjyot Sethi, Sharad Malik: Specification and synthesis of hardware checkpointing and rollback mechanisms. DAC 2012:1226-1232
5757 Jason Cong, Peng Zhang, Yi Zou: Optimizing memory hierarchy allocation with loop transformations for high-level synthesis. DAC 2012:1233-1238
5756 Jason Cong, Bin Liu: A metric for layout-friendly microarchitecture optimization in high-level synthesis. DAC 2012:1239-1244
5755 Marcela Zuluaga, Peter A. Milder, Markus Püschel: Computer generation of streaming sorting networks. DAC 2012:1245-1253
5754 Wenchao Li, Sanjit A. Seshia, Somesh Jha: CrowdMine: towards crowdsourced human-assisted verification. DAC 2012:1254-1255
5753 Ian G. Harris: Extracting design information from natural language specifications. DAC 2012:1256-1257
5752 Elkim Roa, Wu-Hsin Chen, Byunghoo Jung: Material implication in CMOS: a new kind of logic. DAC 2012:1258-1259
5751 Pey-Chang Kent Lin, Ayan Mandal, Sunil P. Khatri: Boolean satisfiability using noise based logic. DAC 2012:1260-1261
5750 Mrigank Sharad, Charles Augustine, Georgios Panagopoulos, Kaushik Roy: Cognitive computing with spin-based neural networks. DAC 2012:1262-1263
5749 Antoine Joubert, Marc Duranton, Bilel Belhadj, Olivier Temam, Rodolphe Héliot: Capacitance of TSVs in 3-D stacked chips a problem?: not for neuromorphic systems! DAC 2012:1264-1265
5748 Jerónimo Castrillón, Andreas Tretter, Rainer Leupers, Gerd Ascheid: Communication-aware mapping of KPN applications onto heterogeneous MPSoCs. DAC 2012:1266-1271
5747 Weijia Che, Karam S. Chatha: Unrolling and retiming of stream applications onto embedded multicore processors. DAC 2012:1272-1277
5746 Brad K. Donohoo, Chris Ohlsen, Sudeep Pasricha, Charles Anderson: Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems. DAC 2012:1278-1283
5745 Mahdi Hamzeh, Aviral Shrivastava, Sarma B. K. Vrudhula: EPIMap: using epimorphism to map applications on CGRAs. DAC 2012:1284-1291
5744 Semeen Rehman, Muhammad Shafique, Jörg Henkel: Instruction scheduling for reliability-aware compilation. DAC 2012:1292-1300
5743 John Sartori, Rakesh Kumar: Compiling for energy efficiency on timing speculative processors. DAC 2012:1301-1308
5742 Leon Stok, Nikil D. Dutt, Soha Hassoun: Proceedings of the 48th Design Automation Conference, DAC 2011, San Diego, California, USA, June 5-10, 2011 DAC 2011
5741 Helge Zinner, Josef Nöbauer, Thomas Gallner, Jochen Seitz, Thomas Waas: Application and realization of gateways between conventional automotive and IP/ethernet-based networks. DAC 2011:1-6
5740 Hyung-Taek Lim, Lars Völker, Daniel Herrscher: Challenges in a future IP/ethernet-based in-car network for real-time applications. DAC 2011:7-12
5739 S. Ramesh, Ambar A. Gadkari: Rigorous model-based design & verification flow for in-vehicle software. DAC 2011:13-16
5738 Zhiwei Qin, Yi Wang, Duo Liu, Zili Shao, Yong Guan: MNFTL: an efficient flash translation layer for MLC NAND flash memory storage systems. DAC 2011:17-22
5737 Li-Pin Chang, You-Chiuan Su: Plugging versus logging: a new approach to write buffer management for solid-state disks. DAC 2011:23-28
5736 Pei-Han Hsu, Yuan-Hao Chang, Po-Chun Huang, Tei-Wei Kuo, David Hung-Chang Du: A version-based strategy for reliability enhancement of flash file systems. DAC 2011:29-34
5735 Hung-Wei Tseng, Laura M. Grupp, Steven Swanson: Understanding the impact of power loss on flash memory. DAC 2011:35-40
5734 Yanzhi Wang, Qing Xie, Ahmed Ammari, Massoud Pedram: Deriving a near-optimal power management policy using model-free reinforcement learning and Bayesian classification. DAC 2011:41-46
5733 Chen-Wei Hsu, Jia-Lu Liao, Shan-Chien Fang, Chia-Chien Weng, Shi-Yu Huang, Wen-Tsan Hsieh, Jen-Chieh Yeh: PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs. DAC 2011:47-52
5732 Donghwa Shin, Younghyun Kim, Naehyuck Chang, Massoud Pedram: Dynamic voltage scaling of OLED displays. DAC 2011:53-58
5731 Hyunsun Park, Sungjoo Yoo, Sunggu Lee: Power management of hybrid DRAM/PRAM-based main memory. DAC 2011:59-64
5730 Wing Chiu Tam, R. D. (Shawn) Blanton: To DFM or not to DFM? DAC 2011:65-70
5729 Hongbo Zhang, Yuelin Du, Martin D. F. Wong, Rasit Onur Topaloglu: Self-aligned double patterning decomposition for overlay minimization and hot spot detection. DAC 2011:71-76
5728 Miguel Miranda, Philippe Roussel, Lucas Brusamarello, Gilson I. Wirth: Statistical characterization of standard cells using design of experiments with response surface modeling. DAC 2011:77-82
5727 Nikolai Ryzhenko, Steven Burns: Physical synthesis onto a layout fabric with regular diffusion and polysilicon geometries. DAC 2011:83-88
5726 Peter Bailis, Vijay Janapa Reddi, Sanjay Gandhi, David Brooks, Margo I. Seltzer: Dimetrodon: processor-level preventive thermal management via idle cycle injection. DAC 2011:89-94
5725 Yang Ge, Qinru Qiu: Dynamic thermal management for multimedia applications using machine learning. DAC 2011:95-100
5724 Abdullah Nazma Nowroz, Gary Woods, Sherief Reda: Improved post-silicon power modeling using AC lock-in techniques. DAC 2011:101-106
5723 Jaeha Kung, Inhak Han, Sachin S. Sapatnekar, Youngsoo Shin: Thermal signature: a simple yet accurate thermal index for floorplan optimization. DAC 2011:108-113
5722 Douglas Densmore, Mark Horowitz, Smita Krishnaswamy, Xiling Shen, Adam Arkin, Erik Winfree, Chris Voigt: Joint DAC/IWBDA special session design and synthesis of biological circuits. DAC 2011:114-115
5721 Jiali Teddy Zhai, Hristo Nikolov, Todor Stefanov: Modeling adaptive streaming applications with parameterized polyhedral process networks. DAC 2011:116-121
5720 Weijia Che, Karam S. Chatha: Compilation of stream programs onto scratchpad memory based embedded multicore processors through retiming. DAC 2011:122-127
5719 Yooseong Kim, Aviral Shrivastava: CuMAPz: a tool to analyze memory access patterns in CUDA. DAC 2011:128-133
5718 Nabeel Iqbal, Muhammad Adnan Siddique, Jörg Henkel: SEAL: soft error aware low power scheduling by Monte Carlo state space under the influence of stochastic spatial and temporal dependencies. DAC 2011:134-139
5717 Hua-Yu Chang, Iris Hui-Ru Jiang, Yao-Wen Chang: Simultaneous functional and timing ECO. DAC 2011:140-145
5716 Kai-Fu Tang, Chi-An Wu, Po-Kai Huang, Chung-Yang (Ric) Huang: Interpolation-based incremental ECO synthesis for multi-error logic rectification. DAC 2011:146-151
5715 Li Li, Yinghai Lu, Hai Zhou: Optimal multi-domain clock skew scheduling. DAC 2011:152-157
5714 Yuxi Liu, Feng Yuan, Qiang Xu: Re-synthesis for cost-efficient circuit-level timing speculation. DAC 2011:158-163
5713 Tao Huang, Evangeline F. Y. Young: An exact algorithm for the construction of rectilinear Steiner minimum trees among complex obstacles. DAC 2011:164-169
5712 Tim Nieberg: Gridless pin access in detailed routing. DAC 2011:170-175
5711 Qiang Ma, Evangeline F. Y. Young, Martin D. F. Wong: An optimal algorithm for layer assignment of bus escape routing on PCBs. DAC 2011:176-181
5710 Kai-Ti Hsu, Subarna Sinha, Yu-Chuan Pi, Charles Chiang, Tsung-Yi Ho: A distributed algorithm for layout geometry operations. DAC 2011:182-187
5709 Moongon Jung, Joydeep Mitra, David Z. Pan, Sung Kyu Lim: TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. DAC 2011:188-193
5708 Eva L. Dyer, Mehrdad Majzoobi, Farinaz Koushanfar: Hybrid modeling of non-stationary process variations. DAC 2011:194-199
5707 Changdao Dong, Xin Li: Efficient SRAM failure rate prediction via Gibbs sampling. DAC 2011:200-205
5706 Wenwen Chai, Dan Jiao: Direct matrix solution of linear complexity for surface integral-equation based impedance extraction of high bandwidth interconnects. DAC 2011:206-211
5705 Jeff Burns, Gary Carpenter, Eren Kursun, Ruchir Puri, James Warnock, Michael Scheuermann: Design, CAD and technology challenges for future processors: 3D perspectives. DAC 2011:212
5704 Eric Beyne, Pol Marchal, Geert Van der Plas: 3D heterogeneous system integration: application driver for 3D technology development. DAC 2011:213
5703 Shekhar Borkar: 3D integration for energy efficient system design. DAC 2011:214-219
5702 Rasit Onur Topaloglu: Applications driving 3D integration and corresponding manufacturing challenges. DAC 2011:220-223
5701 Nannan He, Philipp Rümmer, Daniel Kroening: Test-case generation for embedded simulink via formal concept analysis. DAC 2011:224-229
5700 Ali Galip Bayrak, Francesco Regazzoni, Philip Brisk, François-Xavier Standaert, Paolo Ienne: A first step towards automatic application of power analysis countermeasures. DAC 2011:230-235
5699 Jared Schmitz, Jason Loew, Jesse Elwell, Dmitry Ponomarev, Nael B. Abu-Ghazaleh: TPM-SIM: a framework for performance evaluation of trusted platform modules. DAC 2011:236-241
5698 Miodrag Potkonjak, Saro Meguerdichian, Ani Nahapetian, Sheng Wei: Differential public physically unclonable functions: architecture and applications. DAC 2011:242-247
5697 Sheng Wei, Miodrag Potkonjak: Integrated circuit security techniques using variable supply voltage. DAC 2011:248-253
5696 Jason Oberg, Wei Hu, Ali Irturk, Mohit Tiwari, Timothy Sherwood, Ryan Kastner: Information flow isolation in I2C and USB. DAC 2011:254-259
5695 Bratin Saha: CIRUS: a scalable modular architecture for reusable drivers. DAC 2011:260-261
5694 Pierre G. Paulin: Programming challenges & solutions for multi-processor SoCs: an industrial perspective. DAC 2011:262-267
5693 Lothar Thiele, Lars Schor, Hoeseok Yang, Iuliana Bacivarov: Thermal-aware system analysis and software synthesis for embedded multi-processors. DAC 2011:268-273
5692 Dai N. Bui, Edward A. Lee, Isaac Liu, Hiren D. Patel, Jan Reineke: Temporal isolation on multiprocessing architectures. DAC 2011:274-279
5691 Vikram Jandhyala: Physics-based field-theoretic design automation tools for social networks and web search. DAC 2011:280-281
5690 Pierre-Emmanuel Gaillardon, M. Haykel Ben Jamaa, Paul-Henry Morel, Jean-Philippe Noël, Fabien Clermidy, Ian O'Connor: Can we go towards true 3-D architectures? DAC 2011:282-283
5689 Görschwin Fey: Orchestrated multi-level information flow analysis to understand SoCs. DAC 2011:284-285
5688 Phillip Kinsman, Nicola Nicolici: Dynamic binary translation to a reconfigurable target for on-the-fly acceleration. DAC 2011:286-287
5687 Saro Meguerdichian, Miodrag Potkonjak: Device aging-based physically unclonable functions. DAC 2011:288-289
5686 Georgios Karakonstantis, Nikolaos Bellas, Christos D. Antonopoulos, Georgios Tziantzioulis, Vaibhav Gupta, Kaushik Roy: Significance driven computation on next-generation unreliable platforms. DAC 2011:290-291
5685 Karthik V. Aadithya, Sriramkumar Venugopalan, Alper Demir, Jaijeet S. Roychowdhury: MUSTARD: a coupled, stochastic/deterministic, discrete/continuous technique for predicting the impact of random telegraph noise on SRAMs and DRAMs. DAC 2011:292-297
5684 Fang Gong, Hao Yu, Lei He: Fast non-monte-carlo transient noise analysis for high-precision analog/RF circuits by stochastic orthogonal polynomials. DAC 2011:298-303
5683 Parijat Mukherjee, G. Peter Fang, Rod Burt, Peng Li: Automatic stability checking for large linear analog integrated circuits. DAC 2011:304-309
5682 Zhigang Hao, Sheldon X.-D. Tan, Ruijing Shen, Guoyong Shi: Performance bound analysis of analog circuits considering process variations. DAC 2011:310-315
5681 Xin Li: Rethinking memory redundancy: optimal bit cell repair for maximum-information storage. DAC 2011:316-321
5680 Rui Zheng, Jounghyuk Suh, Cheng Xu, Nagib Hakim, Bertan Bakkaloglu, Yu Cao: Programmable analog device array (PANDA): a platform for transistor-level analog reconfigurability. DAC 2011:322-327
5679 Paul Kocher: Complexity and the challenges of securing SoCs. DAC 2011:328-331
5678 Ram Krishnamurthy, Sanu Mathew, Farhana Sheikh: High-performance energy-efficient encryption in the sub-45nm CMOS Era. DAC 2011:332
5677 Randy Torrance, Dick James: The state-of-the-art in semiconductor reverse engineering. DAC 2011:333-338
5676 Meng-Huan Wu, Peng-Chih Wang, Cheng-Yang Fu, Ren-Song Tsay: A high-parallelism distributed scheduling mechanism for multi-core instruction-set simulation. DAC 2011:339-344
5675 Dukyoung Yun, Jinwoo Kim, Sungchan Kim, Soonhoi Ha: Simulation environment configuration for parallel simulation of multicore embedded systems. DAC 2011:345-350
5674 Eman Copty, Gila Kamhi, Sasha Novakovsky: Transaction level statistical analysis for efficient micro-architectural power and performance studies. DAC 2011:351-356
5673 Harry Broeders, René van Leuken: Extracting behavior and dynamically generated hierarchy from SystemC models. DAC 2011:357-362
5672 Huang Huang, Gang Quan, Jeffrey Fan, Meikang Qiu: Throughput maximization for periodic real-time systems under the maximal temperature constraint. DAC 2011:363-368
5671 Adrian Alin Lifa, Petru Eles, Zebo Peng: Performance optimization of error detection based on speculative reconfiguration. DAC 2011:369-374
5670 Reinhard Schneider, Dip Goswami, Samarjit Chakraborty, Unmesh D. Bordoloi, Petru Eles, Zebo Peng: On the quantification of sustainability and extensibility of FlexRay schedules. DAC 2011:375-380
5669 Baoxian Zhao, Hakan Aydin, Dakai Zhu: Generalized reliability-oriented energy management for real-time embedded applications. DAC 2011:381-386
5668 Lin Huang, Rong Ye, Qiang Xu: Customer-aware task allocation and scheduling for multi-mode MPSoCs. DAC 2011:387-392
5667 Felix Reimann, Martin Lukasiewycz, Michael Glaß, Christian Haubelt, Jürgen Teich: Symbolic system synthesis in the presence of stringent real-time constraints. DAC 2011:393-398
5666 Hung-Yi Liu, Ilias Diakonikolas, Michele Petracca, Luca P. Carloni: Supervised design space exploration by compositional approximation of Pareto sets. DAC 2011:399-404
5665 Tiantian Liu, Yingchao Zhao, Chun Jason Xue, Minming Li: Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory. DAC 2011:405-410
5664 Flavio M. de Paula, Amir Nahir, Ziv Nevo, Avigail Orni, Alan J. Hu: TAB-BackSpace: unlimited-length trace buffers with zero additional on-chip overhead. DAC 2011:411-416
5663 Jaeyong Chung, Jinjun Xiong, Vladimir Zolotov, Jacob A. Abraham: Testability driven statistical path selection. DAC 2011:417-422
5662 Mingjing Chen, Alex Orailoglu: Diagnosing scan clock delay faults through statistical timing pruning. DAC 2011:423-428
5661 Irith Pomeranz: Diagnosis of transition fault clusters. DAC 2011:429-434
5660 Seokjoong Kim, Matthew R. Guthaus: Leakage-aware redundancy for reliable sub-threshold memories. DAC 2011:435-440
5659 Jun Zhou, Senthil Jayapal, Ben Busze, Li Huang, Jan Stuyt: A 40 nm inverse-narrow-width-effect-aware sub-threshold standard cell library. DAC 2011:441-446
5658 Yongchan Ban, Jae-Seok Yang: Layout aware line-edge roughness modeling and poly optimization for leakage minimization. DAC 2011:447-452
5657 Hamed Abrishami, Jinan Lou, Jeff Qin, Juergen Froessl, Massoud Pedram: Post sign-off leakage power optimization. DAC 2011:453-458
5656 Vivek Singh: Lithography at 14nm and beyond: choices and challenges. DAC 2011:459
5655 Chenming Hu: New sub-20nm transistors: why and how. DAC 2011:460-463
5654 James Warnock: Circuit design challenges at the 14nm technology node. DAC 2011:464-467
5653 Pratyush Kumar, Lothar Thiele: Cool shapers: shaping real-time tasks for improved thermal guarantees. DAC 2011:468-473
5652 Matthew Dellinger, Piyush Garyali, Binoy Ravindran: ChronOS Linux: a best-effort real-time multiprocessor Linux kernel. DAC 2011:474-479
5651 Matthew Kuo, Roopak Sinha, Partha S. Roop: Efficient WCRT analysis of synchronous programs using reachability. DAC 2011:480-485
5650 Stefan Stattelmann, Oliver Bringmann, Wolfgang Rosenstiel: Fast and accurate source-level simulation of software timing considering complex code optimizations. DAC 2011:486-491
5649 Daniel E. Holcomb, Bryan A. Brady, Sanjit A. Seshia: Abstraction-based performance verification of NoCs. DAC 2011:492-497
5648 Sangho Youn, Jaeha Kim, Mark Horowitz: Global convergence analysis of mixed-signal systems. DAC 2011:498-503
5647 Sela Mador-Haim, Rajeev Alur, Milo M. K. Martin: Litmus tests for comparing memory consistency models: how long do they need to be? DAC 2011:504-509
5646 Minh D. Nguyen, Markus Wedler, Dominik Stoffel, Wolfgang Kunz: Formal hardware/software co-verification by interval property checking with abstraction. DAC 2011:510-515
5645 Xuchu Hu, Matthew R. Guthaus: Distributed Resonant clOCK grid Synthesis (ROCKS). DAC 2011:516-521
5644 Deokjin Joo, Taewhan Kim: WaveMin: a fine-grained clock buffer polarity assignment combined with buffer sizing. DAC 2011:522-527
5643 Cheng-Wu Lin, Jai-Ming Lin, Yen-Chih Chiu, Chun-Po Huang, Soon-Jyh Chang: Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits. DAC 2011:528-533
5642 Jim Aarestad, Charles Lamech, Jim Plusquellic, Dhruva Acharyya, Kanak Agarwal: Characterizing within-die and die-to-die delay variations introduced by process variations and SOI history effect. DAC 2011:534-539
5641 Amit Hochman, Bradley N. Bond, Jacob K. White: A stabilized discrete empirical interpolation method for model reduction of electrical, thermal, and microelectromechanical systems. DAC 2011:540-545
5640 Zuochang Ye, Yang Li, Mingzhi Gao, Zhiping Yu: A novel framework for passive macro-modeling. DAC 2011:546-551
5639 Yu-Chung Hsiao, Luca Daniel: A highly scalable parallel boundary element method for capacitance extraction. DAC 2011:552-557
5638 Xueqian Zhao, Zhuo Feng: Fast multipole method on GPU: tackling 3-D capacitance extraction on massively parallel SIMD platforms. DAC 2011:558-563
5637 Eli Singerman, Yael Abarbanel, Sean Baartmans: Transaction based pre-to-post silicon validation. DAC 2011:564-568
5636 Allon Adir, Amir Nahir, Gil Shurek, Avi Ziv, Charles Meissner, John Schumann: Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor. DAC 2011:569-574
5635 Gary Miller, Bandana Bhattarai, Yu-Chin Hsu, Jay Dutt, Xi Chen, George Bakewell: A method to leverage pre-silicon collateral and analysis for post-silicon testing and validation. DAC 2011:575-578
5634 Yoon Seok Yang, Pankaj Bhagawat, Gwan Choi: Energy-efficient MIMO detection using unequal error protection for embedded joint decoding system. DAC 2011:579-584
5633 Srinidhi Kestur, Kevin M. Irick, Sungho Park, Ahmed Al-Maashri, Vijaykrishnan Narayanan, Chaitali Chakrabarti: An algorithm-architecture co-design framework for gridding reconstruction using FPGAs. DAC 2011:585-590
5632 Mohammed Shoaib, Niraj K. Jha, Naveen Verma: A low-energy computation platform for data-driven biomedical monitoring algorithms. DAC 2011:591-596
5631 Andreas Kern, Helge Zinner, Thilo Streichert, Josef Nöbauer, Jürgen Teich: Accuracy of ethernet AVB time synchronization under varying temperature conditions for automotive networks. DAC 2011:597-602
5630 Vinay K. Chippa, Anand Raghunathan, Kaushik Roy, Srimat T. Chakradhar: Dynamic effort scaling: managing the quality-efficiency tradeoff. DAC 2011:603-608
5629 Byungchul Hong, Chulho Shin, Daehyup Ko: Emulation based high-accuracy throughput estimation for high-speed connectivities: case study of USB2.0. DAC 2011:609-614
5628 Stergios Stergiou: Implicit permutation enumeration networks and binary decision diagrams reordering. DAC 2011:615-620
5627 Ting-Hao Lin, Chung-Yang (Ric) Huang: Using SAT-based Craig interpolation to enlarge clock gating functions. DAC 2011:621-626
5626 Mohammad Rahman, Ryan Afonso, Hiran Tennakoon, Carl Sechen: Power reduction via separate synthesis and physical libraries. DAC 2011:627-632
5625 Alberto Puggelli, Tobias Welp, Andreas Kuehlmann, Alberto L. Sangiovanni-Vincentelli: Are logic synthesis tools robust? DAC 2011:633-638
5624 Vivek S. Nandakumar, Malgorzata Marek-Sadowska: Layout effects in fine grain 3D integrated regular microprocessor blocks. DAC 2011:639-644
5623 Chiao-Ling Lung, Yu-Shih Su, Shih-Hsiu Huang, Yiyu Shi, Shih-Chieh Chang: Fault-tolerant 3D clock network. DAC 2011:645-651
5622 Xiaodong Liu, Yifan Zhang, Gary K. Yeap, Xuan Zeng: An integrated algorithm for 3D-IC TSV assignment. DAC 2011:652-657
5621 Bing Shi, Ankur Srivastava, Peng Wang: Non-uniform micro-channel design for stacked 3D-ICs. DAC 2011:658-663
5620 Meng-Kai Hsu, Yao-Wen Chang, Valeriy Balabanov: TSV-aware analytical placement for 3D IC designs. DAC 2011:664-669
5619 Jason Cong, Guojie Luo, Yiyu Shi: Thermal-aware cell and through-silicon-via co-placement for 3D ICs. DAC 2011:670-675
5618 Pei Sun, Xin Li, Ming Yuan Ting: Efficient incremental analysis of on-chip power grid via sparse approximation. DAC 2011:676-681
5617 Nahi H. Abdul Ghani, Farid N. Najm: Power grid verification using node and branch dominance. DAC 2011:682-687
5616 Pamela Al Haddad, Farid N. Najm: Power grid correction using sensitivity analysis under an RC model. DAC 2011:688-693
5615 Jyothi Velamala, Robert LiVolsi, Myra Torres, Yu Cao: Design sensitivity of single event transients in scaled logic circuits. DAC 2011:694-699
5614 Pedro Reviriego, Juan Antonio Maestro, Sanghyeon Baeg: Designing ad-hoc scrubbing sequences to improve memory reliability against soft errors. DAC 2011:700-705
5613 Shuo Wang, Mohammad Tehranipoor, LeRoy Winemberg: In-field aging measurement and calibration for power-performance optimization. DAC 2011:706-711
5612 Sebastian Sorgenfrei, Kenneth L. Shepard: Single-molecule electronic detection using nanoscale field-effect devices. DAC 2011:712-717
5611 Eric Stern, David A. Routenberg, Aleksandar Vacic, Nitin K. Rajan, Jason M. Criscione, Jason Park, Tarek M. Fahmy, Mark Reed: CMOS compatible nanowires for biosensing. DAC 2011:718-722
5610 Sameer Sonkusale, Mehmet R. Dokmeci: Heterogeneous integration of carbon nanotubes and graphene microassemblies for environmental and breath sensing. DAC 2011:723-728
5609 Vinay Saripalli, Asit K. Mishra, Suman Datta, Vijaykrishnan Narayanan: An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS cores. DAC 2011:729-734
5608 Zheng Li, Moustafa Mohamed, Xi Chen, Alan Rolf Mickelson, Li Shang: Device modeling and system simulation of nanophotonic on-chip networks for reliability, power and performance. DAC 2011:735-740
5607 Tsung-Wei Huang, Hong-Yan Su, Tsung-Yi Ho: Progressive network-flow based power-aware broadcast addressing for pin-constrained digital microfluidic biochips. DAC 2011:741-746
5606 Renato Umeton, Giovanni Stracquadanio, Anilkumar Sorathiya, Pietro Liò, Alessio Papini, Giuseppe Nicosia: Design of robust metabolic pathways. DAC 2011:747-752
5605 Shih-Liang Chen, Bo-Ru Ke, Jian-Nan Chen, Chih-Tsun Huang: Reliability analysis and improvement for multi-level non-volatile memories with soft information. DAC 2011:753-758
5604 Hsiu-Ming Chang, Kwang-Ting (Tim) Cheng: Image quality aware metrics for performance specification of ADC array in 3D CMOS imagers. DAC 2011:759-764
5603 Leyi Yin, Yongtae Kim, Peng Li: High effective-resolution built-in jitter characterization with quantization noise shaping. DAC 2011:765-770
5602 Chin-Fu Li, Chi-Ying Lee, Chen-Hsing Wang, Shu-Lin Chang, Li-Ming Denq, Chun-Chuan Chi, Hsuan-Jung Hsu, Ming-Yi Chu, Jing-Jia Liou, Shi-Yu Huang, Po-Chiun Huang, Hsi-Pin Ma, Jenn-Chiou Bor, Cheng-Wen Wu, Ching-Cheng Tien, Chi-Hu Wang, Yung-Sheng Kuo, Chih-Tsun Huang, Tien-Yu Chang: A low-cost wireless interface with no external antenna and crystal oscillator for cm-range contactless testing. DAC 2011:771-776
5601 Sari Onaissi, Feroze Taraporevala, Jinfeng Liu, Farid N. Najm: A fast approach for static timing analysis covering all PVT corners. DAC 2011:777-782
5600 Chang Liu, Taigon Song, Jonghyun Cho, Joohee Kim, Joungho Kim, Sung Kyu Lim: Full-chip TSV-to-TSV coupling analysis and optimization in 3D IC. DAC 2011:783-788
5599 Yongchan Ban, Kevin Lucas, David Z. Pan: Flexible 2D layout decomposition framework for spacer-type double pattering lithography. DAC 2011:789-794
5598 Duo Ding, Jhih-Rong Gao, Kun Yuan, David Z. Pan: AENEID: a generic lithography-friendly detailed router based on post-RET data learning and hotspot detection. DAC 2011:795-800
5597 Jaydeep P. Bardhan, Andreas Hildebrandt: A fast solver for nonlocal electrostatic theory in biomolecular science and engineering. DAC 2011:801-805
5596 Jared E. Toettcher, Anya Castillo, Bruce Tidor, Jacob White: Biochemical oscillator sensitivity analysis in the presence of conservation constraints. DAC 2011:806-811
5595 Marisa Eisenberg, Joshua N. Ash, Dan Siegal-Gaskins: In silico synchronization of cellular populations through expression data deconvolution. DAC 2011:812-817
5594 Senthilkumar Thoravi Rajavel, Ali Akoglu: MO-pack: many-objective clustering for FPGA CAD. DAC 2011:818-823
5593 Nikhil A. Patil, Ankit Bansal, Derek Chiou: Enforcing architectural contracts in high-level synthesis. DAC 2011:824-829
5592 Liang Chen, Tulika Mitra: Shared reconfigurable fabric for multi-core customization. DAC 2011:830-835
5591 Hua Jiang, Marc D. Riedel, Keshab K. Parhi: Synchronous sequential computation with molecular reactions. DAC 2011:836-841
5590 Wisam Kadry, Ronny Morad, Alex Goryachev, Eli Almog, Christopher A. Krygowski: Facing the challenge of new design features: an effective verification approach. DAC 2011:842-847
5589 Yoav Katz, Michal Rimon, Avi Ziv, Gai Shaked: Learning microarchitectural behaviors to improve stimuli generation quality. DAC 2011:848-853
5588 Michael D. Moffitt, Mátyás A. Sustik, Paul G. Villarrubia: Robust partitioning for hardware-accelerated functional verification. DAC 2011:854-859
5587 Allon Adir, Maxim Golubev, Shimon Landa, Amir Nahir, Gil Shurek, Vitali Sokhin, Avi Ziv: Threadmill: a post-silicon exerciser for multi-threaded processors. DAC 2011:860-865
5586 Chun-Yi Lee, Niraj K. Jha: CACTI-FinFET: an integrated delay and power modeling framework for FinFET-based caches under process variations. DAC 2011:866-871
5585 Michael B. Henry, Meeta Srivastav, Leyla Nazhandali: A case for NEMS-based functional-unit power gating of low-power embedded microprocessors. DAC 2011:872-877
5584 Yung-Chih Chen, Soumya Eachempati, Chun-Yao Wang, Suman Datta, Yuan Xie, Vijaykrishnan Narayanan: Automated mapping for reconfigurable single-electron transistor arrays. DAC 2011:878-883
5583 Andrew Zukoski, Xuebei Yang, Kartik Mohanram: Universal logic modules based on double-gate carbon nanotube transistors. DAC 2011:884-889
5582 Joshua S. Auerbach, David F. Bacon, Perry Cheng, Rodric M. Rabbah, Sunil Shukla: Virtualization of heterogeneous machines hardware description in a synthesizable object-oriented language. DAC 2011:890-894
5581 Kim M. Hazelwood: Process-level virtualization for runtime adaptation of embedded software. DAC 2011:895-900
5580 Gernot Heiser: Virtualizing embedded systems: why bother? DAC 2011:901-905
5579 Jan Vitek: Virtualizing real-time embedded systems with Java. DAC 2011:906-911
5578 Andrew DeOrio, Konstantinos Aisopos, Valeria Bertacco, Li-Shiuan Peh: DRAIN: distributed recovery architecture for inaccessible nodes in multi-core chips. DAC 2011:912-917
5577 Wen-Chung Tsai, Deng-Yuan Zheng, Sao-Jie Chen, Yu Hen Hu: A fault-tolerant NoC scheme using bidirectional channel. DAC 2011:918-923
5576 Akbar Sharifi, Mahmut T. Kandemir: Process variation-aware routing in NoC based multicores. DAC 2011:924-929
5575 Konstantinos Aisopos, Chia-Hsin Owen Chen, Li-Shiuan Peh: Enabling system-level modeling of variation-induced faults in networks-on-chips. DAC 2011:930-935
5574 Gwangsun Kim, John Kim, Sungjoo Yoo: FlexiBuffer: reducing leakage power in on-chip network routers. DAC 2011:936-941
5573 Isask'har Walter, Erez Kantor, Israel Cidon, Shay Kutten: Capacity optimized NoC for multi-mode SoC. DAC 2011:942-947
5572 Weixun Wang, Prabhat Mishra, Sanjay Ranka: Dynamic cache reconfiguration and partitioning for energy optimization in real-time multi-core systems. DAC 2011:948-953
5571 Mahmut T. Kandemir, Taylan Yemliha, Emre Kultursay: A helper thread based dynamic cache partitioning scheme for multithreaded applications. DAC 2011:954-959
5570 Jason Cong, Hui Huang, Chunyue Liu, Yi Zou: A reuse-aware prefetching scheme for scratchpad memory. DAC 2011:960-965
5569 Carlos Flores Fajardo, Zhen Fang, Ravi Iyer, German Fabila Garcia, Seung Eun Lee, Li Zhao: Buffer-integrated-Cache: a cost-effective SRAM architecture for handheld and embedded platforms. DAC 2011:966-971
5568 Jianbo Dong, Lei Zhang, Yinhe Han, Ying Wang, Xiaowei Li: Wear rate leveling: lifetime enhancement of PRAM with endurance variation. DAC 2011:972-977
5567 Young-Geun Choi, Sungjoo Yoo, Sunggu Lee, Jung Ho Ahn: Matching cache access behavior and bit error pattern for high performance low Vcc L1 cache. DAC 2011:978-983
5566 Hiroshi Fuketa, Satoshi Iida, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai: A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates. DAC 2011:984-989
5565 Mingoo Seok, Dongsuk Jeon, Chaitali Chakrabarti, David Blaauw, Dennis Sylvester: Pipeline strategy for improving optimal energy efficiency in ultra-low voltage design. DAC 2011:990-995
5564 Selçuk Köse, Eby G. Friedman: Fast algorithms for IR voltage drop analysis exploiting locality. DAC 2011:996-1001
5563 Tong Xu, Peng Li, Boyuan Yan: Decoupling for power gating: sources of power noise and design strategies. DAC 2011:1002-1007
5562 Paul N. Whatmough, Shidhartha Das, David M. Bull, Izzat Darwazeh: Error-resilient low-power DSP via path-delay shaping. DAC 2011:1008-1013
5561 Alessandro Cevrero, Francesco Regazzoni, Micheal Schwander, Stéphane Badel, Paolo Ienne, Yusuf Leblebici: Power-gated MOS current mode logic (PG-MCML): a power aware DPA-resistant standard cell library. DAC 2011:1014-1019
5560 Jason Clemons, Andrew Jones, Robert Perricone, Silvio Savarese, Todd M. Austin: EFFEX: an embedded processor for computer vision based feature extraction. DAC 2011:1020-1025
5559 Bruno Zatt, Muhammad Shafique, Felipe Sampaio, Luciano Volcan Agostini, Sergio Bampi, Jörg Henkel: Run-time adaptive energy-aware motion and disparity estimation in multiview video coding. DAC 2011:1026-1031
5558 Haris Javaid, Muhammad Shafique, Sri Parameswaran, Jörg Henkel: Low-power adaptive pipelined MPSoCs for multimedia: an H.264 video encoder case study. DAC 2011:1032-1037
5557 Muhammad Nadeem, Morteza Biglari-Abhari, Zoran Salcic: RJOP: a customized Java processor for reactive embedded systems. DAC 2011:1038-1043
5556 Yuhao Zhu, Yangdong Deng, Yubei Chen: Hermes: an integrated CPU/GPU microarchitecture for IP routing. DAC 2011:1044-1049
5555 Avadh Patel, Furat Afram, Shunfei Chen, Kanad Ghose: MARSS: a full system simulator for multicore x86 CPUs. DAC 2011:1050-1055
5554 Sachin S. Sapatnekar: Proceedings of the 47th Design Automation Conference, DAC 2010, Anaheim, California, USA, July 13-18, 2010 DAC 2010
5553 Ruchir Puri, William H. Joyner, Raj Jammy, Ahmed Jerraya, Jan M. Rabaey, Walden C. Rhines, Leon Stok: EDA challenges and options: investing for the future. DAC 2010:1-2
5552 Jagannath Keshava, Nagib Hakim, Chinna Prudvi: Post-silicon validation challenges: how EDA and academia can help. DAC 2010:3-7
5551 John Goodenough, Rob Aitken: Post-silicon is too late avoiding the $50 million paperweight starts with validated designs. DAC 2010:8-11
5550 Subhasish Mitra, Sanjit A. Seshia, Nicola Nicolici: Post-silicon validation opportunities, challenges and recent advances. DAC 2010:12-17
5549 Chia-Jui Hsu, José Luis Pino, Fei-Jiang Hu: A mixed-mode vector-based dataflow approach for modeling and simulating LTE physical layer. DAC 2010:18-23
5548 Nicola Bombieri, Franco Fummi, Graziano Pravadelli: Abstraction of RTL IPs into embedded software. DAC 2010:24-29
5547 Scott Sirowy, Chen Huang, Frank Vahid: Online SystemC emulation acceleration. DAC 2010:30-35
5546 Jilong Kuang, Laxmi N. Bhuyan: LATA: a latency and throughput-aware packet processing system. DAC 2010:36-41
5545 Thorsten Zitterell, Christoph Scholl: A probabilistic and energy-efficient scheduling approach for online application in real-time systems. DAC 2010:42-47
5544 Lei Ju, Bach Khoa Huynh, Abhik Roychoudhury, Samarjit Chakraborty: Timing analysis of esterel programs on general-purpose multiprocessors. DAC 2010:48-51
5543 Lijuan Luo, Martin D. F. Wong, Wen-mei W. Hwu: An effective GPU implementation of breadth-first search. DAC 2010:52-55
5542 Abdullah Nazma Nowroz, Ryan Cochran, Sherief Reda: Thermal monitoring of real processors: techniques for sensor allocation and full characterization. DAC 2010:56-61
5541 Ryan Cochran, Sherief Reda: Consistent runtime thermal prediction and control through workload phase detection. DAC 2010:62-67
5540 Yufu Zhang, Ankur Srivastava: Adaptive and autonomous thermal tracking for high performance computing systems. DAC 2010:68-73
5539 Matthew R. Guthaus, Gustavo Wilke, Ricardo Reis: Non-uniform clock mesh optimization with linear programming buffer insertion. DAC 2010:74-79
5538 Xin-Wei Shih, Yao-Wen Chang: Fast timing-model independent buffered clock-tree synthesis. DAC 2010:80-85
5537 Ying-Yu Chen, Chen Dong, Deming Chen: Clock tree synthesis under aggressive buffer insertion. DAC 2010:86-89
5536 Xiaodong Liu, Yifan Zhang, Gary K. Yeap, Chunlei Chu, Jian Sun, Xuan Zeng: Global routing and track assignment for flip-chip designs. DAC 2010:90-93
5535 Amir Nahir, Avi Ziv, Rajesh Galivanche, Alan J. Hu, Miron Abramovici, Albert Camilleri, Bob Bentley, Harry Foster, Valeria Bertacco, Shakti Kapoor: Bridging pre-silicon verification and post-silicon validation. DAC 2010:94-95
5534 Christian Bertin, Christophe Guillon, Koen De Bosschere: Compilation and virtualization in the HiPEAC vision. DAC 2010:96-101
5533 Albert Cohen, Erven Rohou: Processor virtualization and split compilation for heterogeneous multicore embedded systems. DAC 2010:102-107
5532 Sung-Min Lee, Sang-Bum Suh, Jong-Deok Choi: Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices. DAC 2010:108-113
5531 Johan Fornaeus: Device hypervisors. DAC 2010:114-119
5530 Giovanni Mariani, Aleksandar Brankovic, Gianluca Palermo, Jovana Jovic, Vittorio Zaccaria, Cristina Silvano: A correlation-based design space exploration methodology for multi-processor systems-on-chip. DAC 2010:120-125
5529 Jishen Zhao, Xiangyu Dong, Yuan Xie: Cost-aware three-dimensional (3D) many-core multiprocessor design. DAC 2010:126-131
5528 Chenjie Yu, Peter Petrov: Off-chip memory bandwidth minimization through cache partitioning for multi-core platforms. DAC 2010:132-137
5527 Satyanand Nalam, Mudit Bhargava, Ken Mai, Benton H. Calhoun: Virtual prototyper (ViPro): an early design space exploration and optimization tool for SRAM designers. DAC 2010:138-143
5526 Serkan Ozdemir, Yan Pan, Abhishek Das, Gokhan Memik, Gabriel Loh, Alok N. Choudhary: Quantifying and coping with parametric variations in 3D-stacked microarchitectures. DAC 2010:144-149
5525 Xiaoxia Wu, Guangyu Sun, Xiangyu Dong, Reetuparna Das, Yuan Xie, Chita R. Das, Jian Li: Cost-driven 3D integration with interconnect layers. DAC 2010:150-155
5524 Xiang Zhang, Ahmed Louri: A multilayer nanophotonic interconnection network for on-chip many-core communications. DAC 2010:156-161
5523 Young-Jin Yoon, Nicola Concer, Michele Petracca, Luca P. Carloni: Virtual channels vs multiple physical networks: a comparative analysis. DAC 2010:162-165
5522 Mehdi Modarressi, Hamid Sarbazi-Azad, Arash Tavakkol: An efficient dynamically reconfigurable on-chip network architecture. DAC 2010:166-169
5521 Florian Pigorsch, Christoph Scholl: An AIG-Based QBF-solver using SAT for preprocessing. DAC 2010:170-175
5520 Max Thalmaier, Minh D. Nguyen, Markus Wedler, Dominik Stoffel, Jörg Bormann, Wolfgang Kunz: Analyzing k-step induction to compute invariants for SAT-based property checking. DAC 2010:176-181
5519 Hana Chockler, Daniel Kroening, Mitra Purandare: Coverage in interpolation-based model checking. DAC 2010:182-187
5518 Olivier Coudert: An efficient algorithm to verify generalized false paths. DAC 2010:188-193
5517 Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth: A parallel integer programming approach to global routing. DAC 2010:194-199
5516 Wen-Hao Liu, Wei-Chun Kao, Yih-Lang Li, Kai-Yuan Chao: Multi-threaded collision-aware global routing with bounded-length maze routing. DAC 2010:200-205
5515 Jin-Tai Yan, Zhi-Wei Chen: Two-sided single-detour untangling for bus routing. DAC 2010:206-211
5514 Hui Kong, Qiang Ma, Tan Yan, Martin D. F. Wong: An optimal algorithm for finding disjoint rectangles and its application to PCB routing. DAC 2010:212-217
5513 Nagaraj Ns, Juan C. Rey, Jamil Kawa, Robert C. Aitken, Christian Lütkemeyer, Vijay Pitchumani, Andrzej J. Strojwas, Steve Trimberger: Who solves the variability problem? DAC 2010:218-219
5512 Marc Riedel, Soha Hassoun, Ron Weiss, Pamela Silver, J. Christopher Anderson, Richard M. Murray: Joint DAC/IWBDA special session engineering biology: fundamentals and applications. DAC 2010:220-221
5511 Sheng Wei, Saro Meguerdichian, Miodrag Potkonjak: Gate-level characterization: foundations and hardware security applications. DAC 2010:222-227
5510 Peter Lisherness, Kwang-Ting (Tim) Cheng: SCEMIT: a systemc error and mutation injection tool. DAC 2010:228-233
5509 Michael Glaß, Martin Lukasiewycz, Christian Haubelt, Jürgen Teich: Towards scalable system-level reliability analysis. DAC 2010:234-239
5508 Ryan Helinski, Dhruva Acharyya, Jim Plusquellic: Quality metric evaluation of a physical unclonable function derived from an IC's power distribution system. DAC 2010:240-243
5507 Jason Oberg, Wei Hu, Ali Irturk, Mohit Tiwari, Timothy Sherwood, Ryan Kastner: Theoretical analysis of gate level information flow tracking. DAC 2010:244-247
5506 David Novo, Min Li, Robert Fasthuber, Praveen Raghavan, Francky Catthoor: Exploiting finite precision information to guide data-flow mapping. DAC 2010:248-253
5505 Adam B. Kinsman, Nicola Nicolici: Robust design methods for hardware accelerators for iterative algorithms in scientific computing. DAC 2010:254-257
5504 Jer-Min Jou, Sih-Sian Wu, Yun-Lung Lee, Cheng Chou, Yuan-Long Jeang: New model-driven design and generation of multi-facet arbiters part I: from the design model to the architecture model. DAC 2010:258-261
5503 Wangyang Zhang, Xin Li, Rob A. Rutenbar: Bayesian virtual probe: minimizing variation characterization cost for nanoscale IC technologies via Bayesian inference. DAC 2010:262-267
5502 Luís Guerra e Silva, Joel R. Phillips, L. Miguel Silveira: Speedpath analysis under parametric timing models. DAC 2010:268-273
5501 Lin Xie, Azadeh Davoodi, Kewal K. Saluja: Post-silicon diagnosis of segments of failing speedpaths due to manufacturing variations. DAC 2010:274-279
5500 Yi-Lin Chuang, Sangmin Kim, Youngsoo Shin, Yao-Wen Chang: Pulsed-latch aware placement for timing-integrity optimization. DAC 2010:280-285
5499 Minsik Cho, Haoxing Ren, Hua Xiang, Ruchir Puri: History-based VLSI legalization using network flow. DAC 2010:286-291
5498 Cheng-Wu Lin, Jai-Ming Lin, Chun-Po Huang, Soon-Jyh Chang: Performance-driven analog placement considering boundary constraint. DAC 2010:292-297
5497 Samta Bansal, Juan C. Rey, Andrew Yang, Myung-Soo Jang, L. C. Lu, Philippe Magarshack, Pol Marchal, Riko Radojcic: 3-D stacked die: now or future? DAC 2010:298-299
5496 Giovanni De Micheli, Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Federico Angiolini, Antonio Pullini: Networks on Chips: from research to products. DAC 2010:300-305
5495 Kees Goossens, Andreas Hansson: The aethereal network on chip after ten years: goals, evolution, lessons, and future. DAC 2010:306-311
5494 Bruce Mathewson: The evolution of SOC interconnect and how NOC fits within it. DAC 2010:312-313
5493 Eriko Nurvitadhi, James C. Hoe, Shih-Lien Lu, Timothy Kam: Automatic multithreaded pipeline synthesis from transactional datapath specifications. DAC 2010:314-319
5492 Raj R. Nadakuditi, Igor L. Markov: On the costs and benefits of stochasticity in stream processing. DAC 2010:320-325
5491 Lin Huang, Qiang Xu: Performance yield-driven task allocation and scheduling for MPSoCs under process variation. DAC 2010:326-331
5490 Andreas Schranzhofer, Rodolfo Pellizzoni, Jian-Jia Chen, Lothar Thiele, Marco Caccamo: Worst-case response time analysis of resource access models in multi-core systems. DAC 2010:332-337
5489 Guangdeng Liao, Heeyeol Yu, Laxmi N. Bhuyan: A new IP lookup cache for high performance IP routers. DAC 2010:338-343
5488 Yun Liang, Tulika Mitra: Instruction cache locking using temporal reuse profile. DAC 2010:344-349
5487 Jingtong Hu, Chun Jason Xue, Wei-Che Tseng, Yi He, Meikang Qiu, Edwin Hsing-Mean Sha: Reducing write activities on non-volatile memories in embedded CMPs via data migration and recomputation. DAC 2010:350-355
5486 Mohammad Shihabul Haque, Jorgen Peddersen, Andhi Janapsatya, Sri Parameswaran: SCUD: a fast single-pass L1 cache simulation approach for embedded processors with round-robin replacement policy. DAC 2010:356-361
5485 Peter Wohl, John A. Waicukauski, Frederic Neuveux, Emil Gizdarski: Fully X-tolerant, very high scan compression. DAC 2010:362-367
5484 Sung-Boem Park, Anne Bracy, Hong Wang, Subhasish Mitra: BLoG: post-silicon bug localization in processors using bug localization graphs. DAC 2010:368-373
5483 Nicholas Callegari, Dragoljub Gagi Drmanac, Li-C. Wang, Magdy S. Abadir: Classification rule learning using subgroup discovery of cross-domain attributes responsible for design-silicon mismatch. DAC 2010:374-379
5482 Michael A. Kochte, Marcel Schaal, Hans-Joachim Wunderlich, Christian G. Zoellin: Efficient fault simulation on many-core processors. DAC 2010:380-385
5481 Lin Xie, Azadeh Davoodi: Representative path selection for post-silicon timing prediction under variability. DAC 2010:386-391
5480 Fang Gong, Hao Yu, Yiyu Shi, Daesoo Kim, Junyan Ren, Lei He: QuickYield: an efficient global-search based parametric yield estimation with performance constraints. DAC 2010:392-397
5479 Yen-Hung Lin, Yih-Lang Li: Double patterning lithography aware gridless detailed routing with innovative conflict graph. DAC 2010:398-403
5478 Kanak Agarwal: Frequency domain decomposition of layouts for double dipole lithography. DAC 2010:404-407
5477 Yongchan Ban, David Z. Pan: Compact modeling and robust layout optimization for contacts in deep sub-wavelength lithography. DAC 2010:408-411
5476 Andreas Kuehlmann, Raul Camposano, James Colgan, John Chilton, Samuel George, Rean Griffith, Paul Leventis, Deepak Singh: Does IC design have a future in the clouds? DAC 2010:412-414
5475 Bradley N. Bond, Luca Daniel: Automated compact dynamical modeling: an enabling tool for analog designers. DAC 2010:415-420
5474 Kenneth S. Kundert, Henry Chang: Model-based functional verification. DAC 2010:421-424
5473 Mark Horowitz, Metha Jeeradit, Frances Lau, Sabrina Liao, ByongChan Lim, James Mao: Fortifying analog models with equivalence checking and coverage analysis. DAC 2010:425-430
5472 Colin J. Ihrig, Rami G. Melhem, Alex K. Jones: Automated modeling and emulation of interconnect designs for many-core chip multiprocessors. DAC 2010:431-436
5471 Andrew B. Kahng, Bill Lin, Kambiz Samadi, Rohit Sunkam Ramanujam: Trace-driven optimization of networks-on-chip configurations. DAC 2010:437-442
5470 Jason Cong, Chunyue Liu, Glenn Reinman: ACES: application-specific cycle elimination and splitting for deadlock-free routing on irregular network-on-chip. DAC 2010:443-448
5469 Yoshi Shih-Chieh Huang, Kaven Chun-Kai Chou, Chung-Ta King, Shau-Yin Tseng: NTPT: on the end-to-end traffic prediction in the on-chip networks. DAC 2010:449-452
5468 Wooyoung Jang, David Z. Pan: Application-aware NoC design for efficient SDRAM access. DAC 2010:453-456
5467 Kaveh Elizeh, Nicola Nicolici: Embedded memory binding in FPGAs. DAC 2010:457-462
5466 Zhangxi Tan, Andrew Waterman, Rimas Avizienis, Yunsup Lee, Henry Cook, David A. Patterson, Krste Asanovic: RAMP gold: an FPGA-based architecture simulator for multiprocessors. DAC 2010:463-468
5465 Manu Jose, Yu Hu, Rupak Majumdar, Lei He: Rewiring for robustness. DAC 2010:469-474
5464 Mingzhi Gao, Zuochang Ye, Yan Wang, Zhiping Yu: Efficient tail estimation for massive correlated log-normal sums: with applications in statistical leakage analysis. DAC 2010:475-480
5463 Ruijing Shen, Sheldon X.-D. Tan, Jinjun Xiong: A linear algorithm for full-chip statistical leakage power analysis considering weak spatial correlation. DAC 2010:481-486
5462 Jun Seomun, Insup Shin, Youngsoo Shin: Synthesis and implementation of active mode power gating circuits. DAC 2010:487-492
5461 Heng Yu, Bharadwaj Veeravalli, Yajun Ha: Leakage-aware dynamic scheduling for real-time adaptive applications on multiprocessor systems. DAC 2010:493-498
5460 Chih-Fan Lai, Jie-Hong R. Jiang, Kuo-Hua Wang: BooM: a decision procedure for boolean matching with abstraction and dynamic learning. DAC 2010:499-504
5459 Yung-Chih Chen, Chun-Yao Wang: Node addition and removal in the presence of don't cares. DAC 2010:505-510
5458 Xiaoqing Yang, Tak-Kei Lam, Yu-Liang Wu: ECR: a low complexity generalized error cancellation rewiring scheme. DAC 2010:511-516
5457 Jason Cong, Kirill Minkovich: LUT-based FPGA technology mapping for reliability. DAC 2010:517-522
5456 Nagaraj Ns, John Byler, Koorosh Nazifi, Venugopal Puvvada, Toshiyuki Saito, Alan Gibbons, S. Balajee: What's cool for the future of ultra low power designs? DAC 2010:523-524
5455 Brian W. Thompto, Bodo Hoppe: Verification for fault tolerance of the IBM system z microprocessor. DAC 2010:525-530
5454 Natasa Miskov-Zivanov, Diana Marculescu: Formal modeling and reasoning for reliability analysis. DAC 2010:531-536
5453 Kypros Constantinides, Todd M. Austin: Using introspective software-based testing for post-silicon debug and repair. DAC 2010:537-542
5452 Yifan He, Yu Pu, Richard P. Kleihorst, Zhenyu Ye, Anteneh A. Abbo, Sebastian M. Londono, Henk Corporaal: Xetal-Pro: an ultra-low energy and high throughput SIMD processor. DAC 2010:543-548
5451 Yiannis Iosifidis, Arindam Mallik, Stylianos Mamagkakis, Eddy de Greef, Alexandros Bartzas, Dimitrios Soudris, Francky Catthoor: A framework for automatic parallelization, static and dynamic memory optimization in MPSoC platforms. DAC 2010:549-554
5450 Vinay K. Chippa, Debabrata Mohapatra, Anand Raghunathan, Kaushik Roy, Srimat T. Chakradhar: Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency. DAC 2010:555-560
5449 Xiaoji Ye, Peng Li: Parallel program performance modeling for runtime optimization of multi-algorithm circuit simulation. DAC 2010:561-566
5448 Yong Zhang, Peng Li, Garng M. Huang: Separatrices in high-dimensional state space: system-theoretical tangent computation and application to SRAM dynamic stability analysis. DAC 2010:567-572
5447 Xuexin Liu, Hao Yu, Sheldon X.-D. Tan: A robust periodic arnoldi shooting algorithm for efficient analysis of large-scale RF/MM ICs. DAC 2010:573-578
5446 Yang Ge, Parth Malani, Qinru Qiu: Distributed task migration for thermal management in many-core systems. DAC 2010:579-584
5445 Sushu Zhang, Karam S. Chatha: Thermal aware task sequencing on embedded processors. DAC 2010:585-590
5444 Jieyi Long, Seda Ogrenci Memik: A framework for optimizing thermoelectric active cooling systems. DAC 2010:591-596
5443 Puneet Gupta, Andrew B. Kahng, Amarnath Kasibhatla, Puneet Sharma: Eyecharts: constructive benchmarking of gate sizing heuristics. DAC 2010:597-602
5442 Tanuj Jindal, Charles J. Alpert, Jiang Hu, Zhuo Li, Gi-Joon Nam, Charles B. Winn: Detecting tangled logic structures in VLSI netlists. DAC 2010:603-608
5441 Mustafa Altun, Marc D. Riedel: Lattice-based computation of Boolean functions. DAC 2010:609-612
5440 Jason Thong, Nicola Nicolici: A novel optimal single constant multiplication algorithm. DAC 2010:613-616
5439 Arkadeb Ghosal, Paolo Giusto, Alberto L. Sangiovanni-Vincentelli, Joseph D'Ambrosio, Ed Nuckolls, Harald Wilhelm, Jim Tung, Markus Kuhl, Peter van Staa: Education panel: designing the always connected car of the future. DAC 2010:617-618
5438 Chen-Ling Chou, Anca M. Miron, Radu Marculescu: Find your flow: increasing flow experience by designing human embedded systems. DAC 2010:619-620
5437 Andrew DeOrio, Valeria Bertacco: Electronic design automation for social networks. DAC 2010:621-622
5436 Azalia Mirhoseini, Yousra Alkabani, Farinaz Koushanfar: Real time emulations: foundation and applications. DAC 2010:623-624
5435 Cristinel Ababei: Network on chip design and optimization using specialized influence models. DAC 2010:625-626
5434 Dean Truong, Bevan M. Baas: Circuit modeling for practical many-core architecture design exploration. DAC 2010:627-628
5433 Farinaz Koushanfar: Hierarchical hybrid power supply networks. DAC 2010:629-630
5432 Shinobu Fujita, Shinichi Yasuda, Daesung Lee, Xiangyu Chen, Deji Akinwande, H.-S. Philip Wong: Detachable nano-carbon chip with ultra low power. DAC 2010:631-632
5431 Miodrag Potkonjak: Synthesis of trustable ICs using untrusted CAD tools. DAC 2010:633-634
5430 Yang Zhao, Krishnendu Chakrabarty: Synchronization of washing operations with droplet routing for cross-contamination avoidance in digital microfluidic biochips. DAC 2010:635-640
5429 Cliff Chiung-Yu Lin, Yao-Wen Chang: Cross-contamination aware design methodology for pin-constrained digital microfluidic biochips. DAC 2010:641-646
5428 Robert Wille, Mathias Soeken, Rolf Drechsler: Reducing the number of lines in reversible circuits. DAC 2010:647-652
5427 Oleg Golubitsky, Sean M. Falconer, Dmitri Maslov: Synthesis of the optimal 4-bit reversible circuits. DAC 2010:653-656
5426 Yiyuan Xie, Mahdi Nikdast, Jiang Xu, Wei Zhang, Qi Li, Xiaowen Wu, Yaoyao Ye, Xuan Wang, Weichen Liu: Crosstalk noise and bit error rate analysis for optical network-on-chip. DAC 2010:657-660
5425 Zhuo Feng, Zhiyu Zeng: Parallel multigrid preconditioning on graphics processing units (GPUs) for robust power grid analysis. DAC 2010:661-666
5424 Tarek A. El-Moselhy, Luca Daniel: Stochastic dominant singular vectors method for variation-aware extraction. DAC 2010:667-672
5423 Vivek Joshi, Valeriy Sukharev, Andres Torres, Kanak Agarwal, Dennis Sylvester, David Blaauw: Closed-form modeling of layout-dependent mechanical stress. DAC 2010:673-678
5422 Sanda Lefteriu, Jan Mohring: Generating parametric models from tabulated data. DAC 2010:679-682
5421 Yuanzhe Wang, Chi-Un Lei, Grantham K. H. Pang, Ngai Wong: MFTI: matrix-format tangential interpolation for modeling multi-port systems. DAC 2010:683-686
5420 Bingjun Xiao, Yiyu Shi, Lei He: A universal state-of-charge algorithm for batteries. DAC 2010:687-692
5419 Muhammad Adeel Pasha, Steven Derrien, Olivier Sentieys: A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking. DAC 2010:693-698
5418 Adam C. Cabe, Zhenyu Qi, Mircea R. Stan: Stacking SRAM banks for ultra low power standby mode operation. DAC 2010:699-704
5417 Weixun Wang, Prabhat Mishra: PreDVS: preemptive dynamic voltage scaling for real-time systems using approximation scheme. DAC 2010:705-710
5416 Srivatsan Chellappa, Jia Ni, Xiaoyin Yao, Nathan D. Hindman, Jyothi Velamala, Min Chen, Yu Cao, Lawrence T. Clark: In-situ characterization and extraction of SRAM variability. DAC 2010:711-716
5415 Paul Zuber, Petr Dobrovolný, Miguel Miranda: A holistic approach for statistical SRAM analysis. DAC 2010:717-722
5414 Tak-Yung Kim, Taewhan Kim: Clock tree synthesis with pre-bond testability for 3D stacked IC designs. DAC 2010:723-728
5413 Yu-Chien Kao, Hsuan-Ming Chou, Kun-Ting Tsai, Shih-Chieh Chang: An efficient phase detector connection structure for the skew synchronization system. DAC 2010:729-734
5412 Thomas Harms, Juan-Antonio Caraballo, Reynold D'Sa, Ruud A. Haring, Derek Urbaniak, Guntram Wolski, James You: What will make your next design experience a much better one? DAC 2010:730
5411 Ragunathan Rajkumar, Insup Lee, Lui Sha, John A. Stankovic: Cyber-physical systems: the next computing revolution. DAC 2010:731-736
5410 Edward A. Lee: CPS foundations. DAC 2010:737-742
5409 Insup Lee, Oleg Sokolsky: Medical cyber physical systems. DAC 2010:743-748
5408 Jan Kleissl, Yuvraj Agarwal: Cyber-physical energy systems: focus on smart buildings. DAC 2010:749-754
5407 Wenchao Li, Alessandro Forin, Sanjit A. Seshia: Scalable specification mining for verification and diagnosis. DAC 2010:755-760
5406 Bo D. Wang, Yuhao Zhu, Yangdong Deng: Distributed time, conservative parallel logic simulation on GPUs. DAC 2010:761-766
5405 ByongChan Lim, Jaeha Kim, Mark A. Horowitz: An efficient test vector generation for checking analog/mixed-signal functional models. DAC 2010:767-772
5404 Aritra Hazra, Srobona Mitra, Pallab Dasgupta, Ajit Pal, Debabrata Bagchi, Kaustav Guha: Leveraging UPF-extracted assertions for modeling and formal verification of architectural power intent. DAC 2010:773-776
5403 Morteza Fayyazi, Laurent Kirsch: Efficient simulation of oscillatory combinational loops. DAC 2010:777-780
5402 Daniel K. Beece, Jinjun Xiong, Chandu Visweswariah, Vladimir Zolotov, Yifang Liu: Transistor sizing of custom high-performance digital circuits with parametric yield considerations. DAC 2010:781-786
5401 Qin Tang, Amir Zjajo, Michel Berkelaar, Nick van der Meijs: RDE-based transistor-level gate simulation for statistical static timing analysis. DAC 2010:787-792
5400 Vineeth Veetil, Yung-Hsu Chang, Dennis Sylvester, David Blaauw: Efficient smart monte carlo based SSTA on graphics processing units with improved resource utilization. DAC 2010:793-798
5399 Chao-Hsuan Hsu, Chester Liu, En-Hua Ma, James Chien-Mo Li: Static timing analysis for flexible TFT circuits. DAC 2010:799-802
5398 Jae-Seok Yang, Krit Athikulwongse, Young-Joon Lee, Sung Kyu Lim, David Z. Pan: TSV stress aware timing analysis with applications to 3D-IC layout optimization. DAC 2010:803-806
5397 Gaurav Dhiman, Kresimir Mihic, Tajana Rosing: A system for online power prediction in virtualized environments using Gaussian mixture models. DAC 2010:807-812
5396 Xi Chen, Chi Xu, Robert P. Dick, Zhuoqing Morley Mao: Performance and power modeling in a multi-programmed multi-core environment. DAC 2010:813-818
5395 Ranjani Sridharan, Rabi N. Mahapatra: Reliability aware power management for dual-processor real-time embedded systems. DAC 2010:819-824
5394 Andrew B. Kahng, Seokhyeong Kang, Rakesh Kumar, John Sartori: Recovery-driven design: a power minimization methodology for error-tolerant processor modules. DAC 2010:825-830
5393 Zhiyu Zeng, Xiaoji Ye, Zhuo Feng, Peng Li: Tradeoff analysis and optimization of power delivery networks with on-chip voltage regulation. DAC 2010:831-836
5392 Xuanxing Xiong, Jia Wang: An efficient dual algorithm for vectorless power grid verification under linear current constraints. DAC 2010:837-842
5391 Xueqian Zhao, Yonghe Guo, Zhuo Feng, Shiyan Hu: Parallel hierarchical cross entropy optimization for on-chip decap budgeting. DAC 2010:843-848
5390 Zhenyu Qi, Jiajing Wang, Adam C. Cabe, Stuart N. Wooters, Travis N. Blalock, Benton H. Calhoun, Mircea R. Stan: SRAM-based NBTI/PBTI sensor system design. DAC 2010:849-852
5389 Renan Alves Fonseca, Luigi Dilillo, Alberto Bosio, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Nabil Badereddine: A statistical simulation method for reliability analysis of SRAM core-cells. DAC 2010:853-856
5388 Daniel Gajski, Todd M. Austin, Steve Svoboda: What input-language is the best choice for high level synthesis (HLS)? DAC 2010:857-858
5387 Naresh R. Shanbhag, Rami A. Abdallah, Rakesh Kumar, Douglas L. Jones: Stochastic computation. DAC 2010:859-864
5386 Srimat T. Chakradhar, Anand Raghunathan: Best-effort computing: re-thinking parallel software and hardware. DAC 2010:865-870
5385 Melvin A. Breuer: Hardware that produces bounded rather than exact results. DAC 2010:871-876
5384 Dimin Niu, Yiran Chen, Cong Xu, Yuan Xie: Impact of process variations on emerging memristor. DAC 2010:877-882
5383 Sansiri Tanachutiwat, Ji Ung Lee, Wei Wang, Chun Yung Sung: Reconfigurable multi-function logic based on graphene P-N junctions. DAC 2010:883-888
5382 Jie Zhang, Shashikanth Bobba, Nishant Patil, Albert Lin, H.-S. Philip Wong, Giovanni De Micheli, Subhasish Mitra: Carbon nanotube correlation: promising opportunity for CNFET circuit yield enhancement. DAC 2010:889-892
5381 Hamed F. Dadgour, Muhammad M. Hussain, Casey Smith, Kaustav Banerjee: Design and analysis of compact ultra energy-efficient logic gates using laterally-actuated double-electrode NEMS. DAC 2010:893-896
5380 Wangyang Zhang, Tsung-Hao Chen, Ming Yuan Ting, Xin Li: Toward efficient large-scale performance modeling of integrated circuits via multi-mode/multi-corner sparse regression. DAC 2010:897-902
5379 Chin-Cheng Kuo, Yen-Lung Chen, I-Ching Tsai, Li-Yu Chan, Chien-Nan Jimmy Liu: Behavior-level yield enhancement approach for large-scaled analog circuits. DAC 2010:903-908
5378 Yu Liu, Masato Yoshioka, Katsumi Homma, Toshiyuki Shibuya, Yuzi Kanazawa: Generation of yield-embedded Pareto-front for simultaneous optimization of yield and performances. DAC 2010:909-912
5377 Amith Singhee, Pamela Castalino: Pareto sampling: choosing the right weights by derivative pursuit. DAC 2010:913-916
5376 Hsiu-Ming Chang, Jiun-Lang Huang, Ding-Ming Kwai, Kwang-Ting (Tim) Cheng, Cheng-Wen Wu: An error tolerance scheme for 3D CMOS imagers. DAC 2010:917-922
5375 Sheng-Hung Wang, Ching-Yi Chen, Cheng-Wen Wu: Fast identification of operating current for toggle MRAM by spiral search. DAC 2010:923-928
5374 Leyi Yin, Peng Li: Exploiting reconfigurability for low-cost in-situ test and monitoring of digital PLLs. DAC 2010:929-934
5373 Johnny John, Chris Riddle: Smart phone power. DAC 2010:935-936
5372 Ian A. Hiskens: What's smart about the smart grid? DAC 2010:937-939
5371 Eli Chiprout: On-die power grids: the missing link. DAC 2010:940-945
5370 : Proceedings of the 46th Design Automation Conference, DAC 2009, San Francisco, CA, USA, July 26-31, 2009 DAC 2009
5369 Tom Borgstrom, Eshel Haritan, Ron Wilson, David Abada, Andrew Dauman, Ramesh Chandra, Olivier Mielo, Chuck Cruse, Achim Nohl: System prototypes: virtual, hardware or hybrid? DAC 2009:1-3
5368 Keith A. Bowman, James Tschanz, Chris Wilkerson, Shih-Lien Lu, Tanay Karnik, Vivek De, Shekhar Y. Borkar: Circuit techniques for dynamic variation tolerance. DAC 2009:4-7
5367 Emre Tuncer, Jordi Cortadella, Luciano Lavagno: Enabling adaptability through elastic clocks. DAC 2009:8-10
5366 Shidhartha Das, David Blaauw, David M. Bull, Krisztián Flautner, Rob Aitken: Addressing design margins through error-tolerant circuits. DAC 2009:11-12
5365 Ravikishore Gandikota, Li Ding, Peivand Tehrani, David Blaauw: Worst-case aggressor-victim alignment with current-source driver models. DAC 2009:13-18
5364 David D. Ling, Chandu Visweswariah, Peter Feldmann, Soroush Abbaspour: A moment-based effective characterization waveform for static timing analysis. DAC 2009:19-24
5363 Shihheng Tsai, Chung-Yang Huang: A false-path aware formal static timing analyzer considering simultaneous input transitions. DAC 2009:25-30
5362 Theo Kluter, Philip Brisk, Paolo Ienne, Edoardo Charbon: Way Stealing: cache-assisted automatic instruction set extensions. DAC 2009:31-36
5361 Zhonglei Wang, Andreas Herkersdorf, Wolfgang Haberl, Martin Wechs: SysCOLA: a framework for co-development of automotive software and system platform. DAC 2009:37-42
5360 Michael Glaß, Martin Lukasiewycz, Jürgen Teich, Unmesh D. Bordoloi, Samarjit Chakraborty: Designing heterogeneous ECU networks via compact architecture encoding and hybrid timing analysis. DAC 2009:43-46
5359 Jungseob Lee, Nam Sung Kim: Optimizing throughput of power- and thermal-constrained multicore processors using DVFS and per-core power-gating. DAC 2009:47-50
5358 Thorlindur Thorolfsson, Kiran Gonsalves, Paul D. Franzon: Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study. DAC 2009:51-56
5357 Yan Pan, Joonho Kong, Serkan Ozdemir, Gokhan Memik, Sung Woo Chung: Selective wordline voltage boosting for caches to manage yield under process variations. DAC 2009:57-62
5356 Kun Yuan, Katrina Lu, David Z. Pan: Double patterning lithography friendly detailed routing with redundant via consideration. DAC 2009:63-66
5355 David Abercrombie, Fedor Pikus, Cosmin Cazan: Use of lithography simulation for the calibration of equation-based design rule checks. DAC 2009:67-70
5354 Jie Zhang, Nishant Patil, Arash Hazeghi, Subhasish Mitra: Carbon nanotube circuits in the presence of carbon nanotube density variations. DAC 2009:71-76
5353 M. Haykel Ben Jamaa, Yusuf Leblebici, Giovanni De Micheli: Decoding nanowire arrays fabricated with the multi-spacer patterning technique. DAC 2009:77-82
5352 Marek A. Bawiec, Maciej Nikodem: Boolean logic function synthesis for generalised threshold gate circuits. DAC 2009:83-86
5351 Wei Xu, Yiran Chen, Xiaobin Wang, Tong Zhang: Improving STT MRAM storage density through smaller-than-worst-case transistor sizing. DAC 2009:87-90
5350 Eshel Haritan, Andreas Kuehlmann, Tina Jones, John Epperheimer, Jan M. Rabaey, Rahul Razdan, Naveen Gupta: EDA in flux: should I stay or should I go? DAC 2009:91-92
5349 Shekhar Borkar: Design perspectives on 22nm CMOS and beyond. DAC 2009:93-94
5348 Andrzej J. Strojwas, Tejas Jhaveri, Vyacheslav Rovner, Lawrence T. Pileggi: Creating an affordable 22nm node using design-lithography co-optimization. DAC 2009:95-96
5347 Kaushik Roy, Jaydeep P. Kulkarni, Sumeet Kumar Gupta: Device/circuit interactions at 22nm technology node. DAC 2009:97-102
5346 Carl J. Anderson: Beyond innovation: dealing with the risks and complexity of processor design in 22nm. DAC 2009:103
5345 Lerong Cheng, Puneet Gupta, Costas J. Spanos, Kun Qian, Lei He: Physically justifiable die-level modeling of spatial variation in view of systematic across wafer variability. DAC 2009:104-109
5344 Shingo Takahashi, Yuki Yoshida, Shuji Tsukiyama: A Gaussian mixture model for statistical timing analysis. DAC 2009:110-115
5343 James R. Burnham, Chih-Kong Ken Yang, Haitham A. Hindi: A stochastic jitter model for analyzing digital timing-recovery circuits. DAC 2009:116-121
5342 Jinjun Xiong, Chandu Visweswariah, Vladimir Zolotov: Statistical ordering of correlated timing quantities and its application for path ranking. DAC 2009:122-125
5341 Ayhan A. Mutlu, Jiayong Le, Ruben Molina, Mustafa Celik: A parametric approach for handling local variation effects in timing analysis. DAC 2009:126-129
5340 Karthik Shankar, Roman L. Lysecky: Non-intrusive dynamic application profiling for multitasked applications. DAC 2009:130-135
5339 Chun-Hung Lai, Fu-Ching Yang, Chung-Fu Kao, Ing-Jer Huang: A trace-capable instruction cache for cost efficient real-time program trace compression in SoC. DAC 2009:136-141
5338 Thanh Nga Dang, Abhik Roychoudhury, Tulika Mitra, Prabhat Mishra: Generating test programs to cover pipeline interactions. DAC 2009:142-147
5337 Chi-Neng Wen, Shu-Hsuan Chou, Tien-Fu Chen, Alan Peisheng Su: NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core. DAC 2009:148-153
5336 Vineeth Veetil, Dennis Sylvester, David Blaauw, Saumil Shah, Steffen Rochel: Efficient smart sampling based full-chip leakage analysis for intra-die variation considering state dependence. DAC 2009:154-159
5335 Eli Arbel, Cindy Eisner, Oleg Rokhlenko: Resurrecting infeasible clock-gating functions. DAC 2009:160-165
5334 Renshen Wang, Nan-Chi Chou, Bill Salefski, Chung-Kuan Cheng: Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications. DAC 2009:166-171
5333 Cedric Walravens, Yves Vanderperren, Wim Dehaene: ActivaSC: a highly efficient and non-intrusive extension for activity-based analysis of SystemC models. DAC 2009:172-177
5332 Jin Shi, Yici Cai, Wenting Hou, Liwei Ma, Sheldon X.-D. Tan, Pei-Hsin Ho, Xiaoyi Wang: GPU friendly fast Poisson solver for structured power grid network analysis. DAC 2009:178-183
5331 Nahi H. Abdul Ghani, Farid N. Najm: Fast vectorless power grid verification using an approximate inverse technique. DAC 2009:184-189
5330 Görschwin Fey, André Sülflow, Rolf Drechsler: Computing bounds for fault tolerance using formal techniques. DAC 2009:190-195
5329 Sari Onaissi, Khaled R. Heloue, Farid N. Najm: Clock skew optimization via wiresizing for timing sign-off covering all process corners. DAC 2009:196-201
5328 Jason Cong, N. S. Nagaraj, Ruchir Puri, William H. Joyner, Jeff Burns, Moshe Gavrielov, Riko Radojcic, Peter Rickert, Hans Stork: Moore's Law: another casualty of the financial meltdown? DAC 2009:202-203
5327 Pradip A. Thaker: Holistic verification: myth or magic bullet? DAC 2009:204-208
5326 Warren Stapleton, Paul Tobin: Verification problems in reusing internal design components. DAC 2009:209-211
5325 Dave Whipp: Exploiting architecture for verification to streamline the verification process. DAC 2009:212-215
5324 Eric Chesters: Role of the verification team throughout the ASIC development life cycle. DAC 2009:216-219
5323 Zhonglei Wang, Andreas Herkersdorf: An efficient approach for system-level timing simulation of compiler-optimized embedded software. DAC 2009:220-225
5322 Hui Zeng, Matt T. Yourst, Kanad Ghose, Dmitry V. Ponomarev: MPTLsim: a simulator for X86 multicore processors. DAC 2009:226-231
5321 Tsuyoshi Isshiki, Dongju Li, Hiroaki Kunieda, Toshio Isomura, Kazuo Satou: Trace-driven workload simulation method for Multiprocessor System-On-Chips. DAC 2009:232-237
5320 Lang Lin, Wayne P. Burleson: Analysis and mitigation of process variation impacts on Power-Attack Tolerance. DAC 2009:238-243
5319 Unmesh D. Bordoloi, Huynh Phung Huynh, Samarjit Chakraborty, Tulika Mitra: Evaluating design trade-offs in customizable processors. DAC 2009:244-249
5318 Haris Javaid, Sri Parameswaran: A design flow for application specific heterogeneous pipelined multiprocessor systems. DAC 2009:250-253
5317 Arash Arfaee, Ali Irturk, Nikolay Laptev, Farzan Fallah, Ryan Kastner: Xquasher: a tool for efficient computation of multiple linear expressions. DAC 2009:254-257
5316 Cliff Chiung-Yu Lin, Yao-Wen Chang: ILP-based pin-count aware design methodology for microfluidic biochips. DAC 2009:258-263
5315 Duo Ding, Yilin Zhang, Haiyu Huang, Ray T. Chen, David Z. Pan: O-Router: an optical routing framework for low power on-chip silicon nano-photonic integration. DAC 2009:264-269
5314 Robert Wille, Rolf Drechsler: BDD-based synthesis of reversible logic for large functions. DAC 2009:270-275
5313 Michael Pellauer, Michael Adler, Derek Chiou, Joel S. Emer: Soft connections: addressing the hardware-design modularity problem. DAC 2009:276-281
5312 Andrei Hagiescu, Weng-Fai Wong, David F. Bacon, Rodric M. Rabbah: A computing origami: folding streams in FPGAs. DAC 2009:282-287
5311 Dmitry Bufistov, Jordi Cortadella, Marc Galceran Oms, Jorge Júlvez, Michael Kishinevsky: Retiming and recycling for elastic systems with early evaluation. DAC 2009:288-291
5310 Marc Galceran Oms, Jordi Cortadella, Michael Kishinevsky: Speculation in elastic systems. DAC 2009:292-295
5309 Mark Redford, Joseph Sawicki, Prasad Subramaniam, Cliff Hou, Yervant Zorian, Kimon Michaels: DFM: don't care or competitive weapon? DAC 2009:296-297
5308 Jeff Welser: The semiconductor industry's nanoelectronics research initiative: motivation and challenges. DAC 2009:298-300
5307 Ken Uchida: Single-electron devices for ubiquitous and secure computing applications. DAC 2009:301-303
5306 Nishant Patil, Albert Lin, Jie Zhang, H.-S. Philip Wong, Subhasish Mitra: Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions. DAC 2009:304-309
5305 Kelin J. Kuhn: CMOS scaling beyond 32nm: challenges and opportunities. DAC 2009:310-313
5304 Chih-Hung Liu, Shih-Yi Yuan, Sy-Yen Kuo, Yao-Hsin Chou: An O(n log n) path-based obstacle-avoiding algorithm for rectilinear Steiner tree construction. DAC 2009:314-319
5303 Tai-Hsuan Wu, Azadeh Davoodi, Jeffrey T. Linderoth: GRIP: scalable 3D global routing using integer programming. DAC 2009:320-325
5302 Hui Kong, Tan Yan, Martin D. F. Wong: Automatic bus planner for dense PCBs. DAC 2009:326-331
5301 Tan Yan, Martin D. F. Wong: A correct network flow model for escape routing. DAC 2009:332-335
5300 Jia-Wei Fang, Martin D. F. Wong, Yao-Wen Chang: Flip-chip routing with unified area-I/O pad assignments for package-board co-design. DAC 2009:336-339
5299 Jinjun Xiong, Yiyu Shi, Vladimir Zolotov, Chandu Visweswariah: Statistical multilayer process space coverage for at-speed test. DAC 2009:340-345
5298 Nicholas Callegari, Li-C. Wang, Pouria Bastani: Speedpath analysis based on hypothesis pruning and ranking. DAC 2009:346-351
5297 Xiao Liu, Qiang Xu: Interconnection fabric design for tracing signals in post-silicon validation. DAC 2009:352-357
5296 Anant Vishnoi, Preeti Ranjan Panda, M. Balakrishnan: Online cache state dumping for processor debug. DAC 2009:358-363
5295 Xin Li: Finding deterministic solution from underdetermined equation: large-scale performance modeling by least angle regression. DAC 2009:364-369
5294 Amit Mehrotra, Abhishek Somani: A robust and efficient harmonic balance (HB) using direct solution of HB Jacobian. DAC 2009:370-375
5293 Jaeha Kim, Jihong Ren, Mark A. Horowitz: Stochastic steady-state and AC analyses of mixed-signal systems. DAC 2009:376-381
5292 Wei Dong, Peng Li: Parallelizable stable explicit numerical integration for efficient circuit simulation. DAC 2009:382-385
5291 Hong Zhang, Tsung-Hao Chen, Ming Yuan Ting, Xin Li: Efficient design-specific worst-case corner extraction for integrated circuits. DAC 2009:386-389
5290 Mihir R. Choudhury, Kartik Mohanram: Timing-driven optimization using lookahead logic circuits. DAC 2009:390-395
5289 Kuo-Hua Wang, Chung-Ming Chan, Jung-Chang Liu: Simulation and SAT-based Boolean matching for large Boolean networks. DAC 2009:396-401
5288 Hsien-Te Chen, Chieh-Chun Chang, TingTing Hwang: New spare cell design for IR drop minimization in Engineering Change Order. DAC 2009:402-407
5287 Iris Hui-Ru Jiang, Hua-Yu Chang, Liang-Gi Chang, Huang-Bi Hung: Matching-based minimum-cost spare cell selection for design changes. DAC 2009:408-411
5286 Hong-Zu Chou, Kai-Hui Chang, Sy-Yen Kuo: Handling don't-care conditions in high-level synthesis and application for reducing initialized registers. DAC 2009:412-415
5285 Patrick Groeneveld, Rob A. Rutenbar, Jed W. Pitera, Erik C. Carlson, Jinsong Chen: Oil fields, hedge funds, and drugs. DAC 2009:416-417
5284 Luis von Ahn: Human computation. DAC 2009:418-419
5283 Dileep George: How to make computers that work like the brain. DAC 2009:420-423
5282 Shiyan Hu, Zhuo Li, Charles J. Alpert: A fully polynomial time approximation scheme for timing driven minimum cost buffer insertion. DAC 2009:424-429
5281 Zhe-Wei Jiang, Meng-Kai Hsu, Yao-Wen Chang, Kai-Yuan Chao: Spare-cell-aware multilevel analytical placement. DAC 2009:430-435
5280 Jackey Z. Yan, Natarajan Viswanathan, Chris Chu: Handling complexities in modern large-scale mixed-size placement. DAC 2009:436-441
5279 Ashutosh Chakraborty, Anurag Kumar, David Z. Pan: RegPlace: a high quality open-source placement framework for structured ASICs. DAC 2009:442-447
5278 Gabriel Marcilio, Luiz C. V. dos Santos, Bruno Albertini, Sandro Rigo: A novel verification technique to uncover out-of-order DUV behaviors. DAC 2009:448-453
5277 Alon Gluska, Lior Libis: Shortening the verification cycle with synthesizable abstract models. DAC 2009:454-459
5276 Pankaj Chauhan, Deepak Goyal, Gagan Hasteer, Anmol Mathur, Nikhil Sharma: Non-cycle-accurate sequential equivalence checking. DAC 2009:460-465
5275 Benny Godlin, Ofer Strichman: Regression verification. DAC 2009:466-471
5274 Yufu Zhang, Ankur Srivastava: Accurate temperature estimation using noisy thermal sensors. DAC 2009:472-477
5273 Ryan Cochran, Sherief Reda: Spectral techniques for high-resolution thermal characterization with limited sensor data. DAC 2009:478-483
5272 Ramkumar Jayaseelan, Tulika Mitra: Dynamic thermal management via architectural adaptation. DAC 2009:484-489
5271 Min Bao, Alexandru Andrei, Petru Eles, Zebo Peng: On-line thermal aware dynamic voltage scaling for energy optimization with frequency/temperature dependency consideration. DAC 2009:490-495
5270 Jian Wang, Soner Yaldiz, Xin Li, Lawrence T. Pileggi: SRAM parametric failure analysis. DAC 2009:496-501
5269 Weiguang Sheng, Liyi Xiao, Zhigang Mao: Soft error optimization of standard cell circuits based on gate sizing and multi-objective genetic algorithm. DAC 2009:502-507
5268 Smita Krishnaswamy, Igor L. Markov, John P. Hayes: Improving testability and soft-error resilience through retiming. DAC 2009:508-513
5267 Yinghai Lu, Li Shang, Hai Zhou, Hengliang Zhu, Fan Yang, Xuan Zeng: Statistical reliability analysis under process variation and aging effects. DAC 2009:514-519
5266 Geoffrey Ying, Andreas Kuehlmann, Kenneth S. Kundert, Georges G. E. Gielen, Eric Grimme, Martin O'Leary, Sandeep Tare, Warren Wong: Guess, solder, measure, repeat: how do I get my mixed-signal chip right? DAC 2009:520-521
5265 Charles E. Leiserson: The Cilk++ concurrency platform. DAC 2009:522-527
5264 David H. Bailey: Misleading performance claims in parallel computations. DAC 2009:528-533
5263 Steven P. Levitan, Donald M. Chiarulli: Massively parallel processing: it's déjà vu all over again. DAC 2009:534-538
5262 Chunyang Feng, Hai Zhou, Changhao Yan, Jun Tao, Xuan Zeng: Provably good and practically efficient algorithms for CMP dummy fill. DAC 2009:539-544
5261 Dragoljub Gagi Drmanac, Frank Liu, Li-C. Wang: Predicting variability in nanoscale lithography processes. DAC 2009:545-550
5260 Yun Ye, Frank Liu, Min Chen, Yu Cao: Variability analysis under layout pattern-dependent rapid-thermal annealing process. DAC 2009:551-556
5259 Debapriya Chatterjee, Andrew DeOrio, Valeria Bertacco: Event-driven gate-level simulation with GP-GPUs. DAC 2009:557-562
5258 Himanshu Jain, Edmund M. Clarke: Efficient SAT solving for non-clausal formulas using DPLL, graphs, and watched cuts. DAC 2009:563-568
5257 Kuntal Nanshi, Fabio Somenzi: Constraints in one-to-many concretization for abstraction refinement. DAC 2009:569-574
5256 Zheng Li, Dan Fay, Alan Rolf Mickelson, Li Shang, Manish Vachharajani, Dejan Filipovic, Wounjhang Park, Yihe Sun: Spectrum: a hybrid nanophotonic-electric on-chip network. DAC 2009:575-580
5255 Sudeep Pasricha: Exploring serial vertical interconnects for 3D ICs. DAC 2009:581-586
5254 Shu-Hsuan Chou, Chien-Chih Chen, Chi-Neng Wen, Yi-Chao Chan, Tien-Fu Chen, Chao-Ching Wang, Jinn-Shyan Wang: No cache-coherence: a single-cycle ring interconnection for multi-core L1-NUCA sharing on 3D chips. DAC 2009:587-592
5253 Mark Po-Hung Lin, Hongbo Zhang, Martin D. F. Wong, Yao-Wen Chang: Thermal-driven analog placement considering device matching. DAC 2009:593-598
5252 Yan Li, Vladimir Stojanovic: Yield-driven iterative robust circuit optimization algorithm. DAC 2009:599-604
5251 Xuening Sun, Pierluigi Nuzzo, Chang-Ching Wu, Alberto L. Sangiovanni-Vincentelli: Contract-based system-level composition of analog circuits. DAC 2009:605-610
5250 Atanu Chattopadhyay, Zeljko Zilic: Serial reconfigurable mismatch-tolerant clock distribution. DAC 2009:611-612
5249 José Luis Ayala, David Atienza, Philip Brisk: Thermal-aware data flow analysis. DAC 2009:613-614
5248 Mustafa Altun, Marc D. Riedel, Claudia Neuhauser: Nanoscale digital computation through percolation. DAC 2009:615-616
5247 Bo Marr, Arindam Basu, Stephen Brink, Paul E. Hasler: A learning digital computer. DAC 2009:617-618
5246 Shimeng Huang, Joseph Oresko, Yuwen Sun, Allen C. Cheng: Programmable neural processing on a smartdust. DAC 2009:619-620
5245 Andrew DeOrio, Valeria Bertacco: Human computing for EDA. DAC 2009:621-622
5244 Andreas Raabe, Rastislav Bodík: Synthesizing hardware from sketches. DAC 2009:623-624
5243 Pai H. Chou: Endosymbiotic computing: enabling surrogate GUI and cyber-physical connectivity. DAC 2009:625-626
5242 Masahiro Fujita, Yoshihisa Kojima, Amir Masoud Gharehbaghi: Debugging from high level down to gate level. DAC 2009:627-630
5241 Andreas G. Veneris, Sean Safarpour: The day Sherlock Holmes decided to do EDA. DAC 2009:631-634
5240 Valeria Bertacco: Debugging strategies for mere mortals. DAC 2009:635-638
5239 Gila Kamhi, Alexander Novakovsky, Andreas Tiemeyer, Adriana Wolffberg: MAGENTA: transaction-based statistical micro-architectural root-cause analysis. DAC 2009:639-643
5238 Michael Siegel, Adriana Maggiore, Christian Pichler: Untwist your brain: efficient debugging and diagnosis of complex assertions. DAC 2009:644-647
5237 Rajeev K. Ranjan, Claudionor Coelho, Sebastian Skalberg: Beyond verification: leveraging formal for debugging. DAC 2009:648-651
5236 Mian Dong, Yung-Seok Kevin Choi, Lin Zhong: Power modeling of graphical user interfaces on OLED displays. DAC 2009:652-657
5235 Veera Papirla, Chaitali Chakrabarti: Energy-aware error control coding for Flash memories. DAC 2009:658-663
5234 Gaurav Dhiman, Raid Zuhair Ayoub, Tajana Rosing: PDRAM: a hybrid PRAM and DRAM main memory system. DAC 2009:664-669
5233 Ik Joon Chang, Debabrata Mohapatra, Kaushik Roy: A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors. DAC 2009:670-675
5232 Ryan Helinski, Dhruva Acharyya, Jim Plusquellic: A physical unclonable function defined using power distribution system equivalent resistance variations. DAC 2009:676-681
5231 Daniel Y. Deng, Andrew H. Chan, G. Edward Suh: Hardware authentication leveraging performance limits in detailed simulations and emulations. DAC 2009:682-687
5230 Miodrag Potkonjak, Ani Nahapetian, Michael Nelson, Tammara Massey: Hardware Trojan horse detection using gate-level characterization. DAC 2009:688-693
5229 Lide Zhang, Lan S. Bai, Robert P. Dick, Li Shang, Russ Joseph: Process variation characterization of chip-level multiprocessors. DAC 2009:694-697
5228 Junjun Gu, Gang Qu, Qiang Zhou: Information hiding for trusted system design. DAC 2009:698-701
5227 Feng Yuan, Qiang Xu: On systematic illegal state identification for pseudo-functional testing. DAC 2009:702-707
5226 Wing Chiu Tam, Osei Poku, R. D. (Shawn) Blanton: Automated failure population creation for validating integrated circuit diagnosis methods. DAC 2009:708-713
5225 Mango Chia-Tso Chao, Hao-Yu Yang, Rei-Fu Huang, Shih-Chin Lin, Ching-Yu Chin: Fault models for embedded-DRAM macros. DAC 2009:714-719
5224 Ender Yilmaz, Sule Ozev: Adaptive test elimination for analog/RF circuits. DAC 2009:720-725
5223 Heiko Falk: WCET-aware register allocation based on graph coloring. DAC 2009:726-731
5222 Heiko Falk, Jan C. Kleinsorge: Optimal static WCET-aware scratchpad allocation of program code. DAC 2009:732-737
5221 Vladimir Uzelac, Aleksandar Milenkovic: A real-time program trace compressor utilizing double move-to-front method. DAC 2009:738-743
5220 José Baiocchi, Bruce R. Childers: Heterogeneous code cache: using scratchpad and main memory in dynamic binary translators. DAC 2009:744-749
5219 Ruchir Puri, Eshel Haritan, Stan Krolikoski, Jason Cong, Tim Kogel, Bradley D. McCredie, John Shen, Andrés Takach: From milliwatts to megawatts: system level power challenge. DAC 2009:750-751
5218 Wenwen Chai, Dan Jiao, Cheng-Kok Koh: A direct integral-equation solver of linear complexity for large-scale 3D capacitance and impedance extraction. DAC 2009:752-757
5217 Wenjian Yu, Chao Hu, Wangyang Zhang: Variational capacitance extraction of on-chip interconnects based on continuous surface model. DAC 2009:758-763
5216 Fang Gong, Hao Yu, Lei He: PiCAP: a parallel and incremental capacitance extraction considering stochastic process variation. DAC 2009:764-769
5215 Tarek A. El-Moselhy, Ibrahim M. Elfadel, Bill Dewey: An efficient resistance sensitivity extraction algorithm for conductors of arbitrary shapes. DAC 2009:770-775
5214 Vinay Hanumaiah, Ravishankar Rao, Sarma B. K. Vrudhula, Karam S. Chatha: Throughput optimal task allocation under thermal constraints for multi-core processors. DAC 2009:776-781
5213 Shaobo Liu, Qing Wu, Qinru Qiu: An adaptive scheduling and voltage/frequency selection algorithm for real-time energy harvesting systems. DAC 2009:782-787
5212 Vijay Janapa Reddi, Simone Campanoni, Meeta Sharma Gupta, Michael D. Smith, Gu-Yeon Wei, David M. Brooks: Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack. DAC 2009:788-793
5211 Hochang Jang, Taewhan Kim: Simultaneous clock buffer sizing and polarity assignment for power/ground noise minimization. DAC 2009:794-799
5210 Wooyoung Jang, David Z. Pan: An SDRAM-aware router for Networks-on-Chip. DAC 2009:800-805
5209 Jun-hee Yoo, Sungjoo Yoo, Kiyoung Choi: Multiprocessor System-on-Chip designs with active memory processors for higher memory efficiency. DAC 2009:806-811
5208 David Fick, Andrew DeOrio, Jin Hu, Valeria Bertacco, David Blaauw, Dennis Sylvester: Vicis: a reliable network for unreliable silicon. DAC 2009:812-817
5207 Siddharth Garg, Diana Marculescu, Radu Marculescu, Ümit Y. Ogras: Technology-driven limits on DVFS controllability of multiple voltage-frequency island designs: a system-level perspective. DAC 2009:818-821
5206 Ciprian Seiculescu, Srinivasan Murali, Luca Benini, Giovanni De Micheli: NoC topology synthesis for supporting shutdown of voltage islands in SoCs. DAC 2009:822-825
5205 Yoonjin Kim, Rabi N. Mahapatra: Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems. DAC 2009:826-831
5204 Yinghai Lu, Hai Zhou, Li Shang, Xuan Zeng: Multicore parallel min-cost flow algorithm for CAD applications. DAC 2009:832-837
5203 Scott Cromar, Jaeho Lee, Deming Chen: FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation. DAC 2009:838-843
5202 Amirhossein Alimohammad, Saeed Fouladi Fard, Bruce F. Cockburn: FPGA-based accelerator for the verification of leading-edge wireless systems. DAC 2009:844-847
5201 Chen Huang, Frank Vahid: Transmuting coprocessors: dynamic loading of FPGA coprocessors. DAC 2009:848-851
5200 Mahmut T. Kandemir, Ozcan Ozturk, Sai Prashanth Muralidhara: Dynamic thread and data mapping for NoC based CMPs. DAC 2009:852-857
5199 Yuan-Hao Chang, Tei-Wei Kuo: A commitment-based management strategy for the performance and reliability enhancement of flash-memory storage systems. DAC 2009:858-863
5198 Soheil Samii, Petru Eles, Zebo Peng, Anton Cervin: Quality-driven synthesis of embedded multi-mode control systems. DAC 2009:864-869
5197 Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abhik Roychoudhury: Context-sensitive timing analysis of Esterel programs. DAC 2009:870-873
5196 Haibo Zeng, Wei Zheng, Marco Di Natale, Arkadeb Ghosal, Paolo Giusto, Alberto L. Sangiovanni-Vincentelli: Scheduling the FlexRay bus using optimization techniques. DAC 2009:874-877
5195 Hiroyuki Yagi, Wolfgang Rosenstiel, Jakob Engblom, Jason Andrews, Kees A. Vissers, Marc Serughetti: The wild west: conquest of complex hardware-dependent software design. DAC 2009:878-879
5194 Jonathan D. Ellithorpe, Zhangxi Tan, Randy H. Katz: Internet-in-a-Box: emulating datacenter network architectures using FPGAs. DAC 2009:880-883
5193 Prith Banerjee, Chandrakant D. Patel, Cullen Bash, Parthasarathy Ranganathan: Sustainable data centers: enabled by supply and demand side management. DAC 2009:884-887
5192 Dilip D. Kandlur, Tom W. Keller: Green data centers and hot chips. DAC 2009:888-890
5191 Erick Amador, Renaud Pacalet, Vincent Rezard: Optimum LDPC decoder: a memory architecture problem. DAC 2009:891-896
5190 Zhiguo Ge, Tulika Mitra, Weng-Fai Wong: A DVS-based pipelined reconfigurable instruction memory. DAC 2009:897-902
5189 Talal Bonny, Jörg Henkel: LICT: left-uncompressed instructions compression technique to improve the decoding performance of VLIW processors. DAC 2009:903-906
5188 Sanghyuk Jung, Jin Hyuk Kim, Yong Ho Song: Hierarchical architecture of flash-based storage systems for high performance and durability. DAC 2009:907-910
5187 Marc Geilen: Reduction techniques for synchronous dataflow graphs. DAC 2009:911-916
5186 Hamid Shojaei, Amir Hossein Ghamarian, Twan Basten, Marc Geilen, Sander Stuijk, Rob Hoes: A parameterized compositional multi-dimensional multiple-choice knapsack heuristic for CMP run-time management. DAC 2009:917-922
5185 William Plishker, Nimish Sane, Shuvra S. Bhattacharyya: Mode grouping for more effective generalized scheduling of dynamic dataflow applications. DAC 2009:923-926
5184 Jian Chen, Lizy Kurian John: Efficient program scheduling for heterogeneous multi-core processors. DAC 2009:927-930
5183 O. Sarbishei, Bijan Alizadeh, Masahiro Fujita: Polynomial datapath optimization using partitioning and compensation heuristics. DAC 2009:931-936
5182 Insup Shin, Seungwhun Paik, Youngsoo Shin: Register allocation for high-level synthesis using dual supply voltages. DAC 2009:937-942
5181 Yifang Liu, Jiang Hu: GPU-based parallelization for fast circuit optimization. DAC 2009:943-946
5180 Thomas Baumann, Doris Schmitt-Landsiedel, Christian Pacha: Architectural assessment of design techniques to improve speed and robustness in embedded microprocessors. DAC 2009:947-950
5179 Jorge Fernandez Villena, Luis Miguel Silveira: ARMS - automatic residue-minimization based sampling for multi-point modeling techniques. DAC 2009:951-956
5178 N. Wong: An efficient passivity test for descriptor systems via canonical projector techniques. DAC 2009:957-962
5177 Zhenhai Zhu: A parameterized mask model for lithography simulation. DAC 2009:963-968
5176 Limor Fix: Proceedings of the 45th Design Automation Conference, DAC 2008, Anaheim, CA, USA, June 8-13, 2008 DAC 2008
5175 Steve Golson, Pete Churchill: Flow engineering for physical implementation: theory and practice. DAC 2008:1
5174 Michael Garland: Sparse matrix computations on manycore GPU's. DAC 2008:2-6
5173 Tim Mattson, Michael Wrinn: Parallel programming: can we PLEASE get it right this time? DAC 2008:7-11
5172 Bryan C. Catanzaro, Kurt Keutzer, Bor-Yiing Su: Parallelizing CAD: a timely research agenda for EDA. DAC 2008:12-17
5171 Tomasz S. Czajkowski, Stephen Dean Brown: Functionally linear decomposition and synthesis of logic circuits for FPGAs. DAC 2008:18-23
5170 Yu Hu, Victor Shih, Rupak Majumdar, Lei He: FPGA area reduction by multi-output function based sequential resynthesis. DAC 2008:24-29
5169 Tien-Yuan Hsu, Ting-Chi Wang: A generalized network flow based algorithm for power-aware FPGA memory mapping. DAC 2008:30-33
5168 Kenneth Eguro, Scott Hauck: Enhancing timing-driven FPGA placement for pipelined netlists. DAC 2008:34-37
5167 Xin Li, Hongzhou Liu: Statistical regression for efficient high-dimensional modeling of analog and mixed-signal performance variations. DAC 2008:38-43
5166 Angan Das, Ranga Vemuri: Topology synthesis of analog circuits based on adaptively generated building blocks. DAC 2008:44-49
5165 Mark Po-Hung Lin, Shyh-Chang Lin: Analog placement based on hierarchical module clustering. DAC 2008:50-55
5164 Lars Bauer, Muhammad Shafique, Jörg Henkel: Run-time instruction set selection in a transmutable embedded processor. DAC 2008:56-61
5163 Yee Jern Chong, Sri Parameswaran: Rapid application specific floating-point unit generation with bit-alignment. DAC 2008:62-67
5162 Houman Homayoun, Sudeep Pasricha, Mohammad A. Makhzan, Alexander V. Veidenbaum: Dynamic register file resizing and frequency scaling to improve embedded processor performance and energy-delay efficiency. DAC 2008:68-71
5161 Mehrdad Reshadi, Bita Gorjiara, Daniel Gajski: C-based design flow: a case study on G.729A for voice over internet protocol (VoIP). DAC 2008:72-75
5160 Tiffany Sparks, Pete Weitzner, Luc Burgun, Russell Lefevre, Todd Cutler, Clayton Parker, Vicki Hadfield, Chris Rowen: Election year: what the electronics industry needs---and can expect---from the incoming administration. DAC 2008:76-77
5159 Yu-Kun Lin, De-Wei Li, Chia-Chun Lin, Tzu-Yun Kuo, Sian-Jin Wu, Wei-Cheng Tai, Wei-Cheng Chang, Tian-Sheuan Chang: A 242mW, 10mm21080p H.264/AVC high profile encoder chip. DAC 2008:78-83
5158 Taeg Sang Cho, Kyeong-jae Lee, Jing Kong, Anantha P. Chandrakasan: The design of a low power carbon nanotube chemical sensor system. DAC 2008:84-89
5157 Chih-Chi Cheng, Chia-Hua Lin, Chung-Te Li, Samuel C. Chang, Liang-Gee Chen: iVisual: an intelligent visual sensor SoC with 2790fps CMOS image sensor and 205GOPS/W vision processor. DAC 2008:90-95
5156 Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seungjin Lee, Hoi-Jun Yoo: Vision platform for mobile intelligent robot based on 81.6 GOPS object recognition processor. DAC 2008:96-101
5155 Nathaniel Ross Pinckney, Thomas Barr, Michael Dayringer, Matthew McKnett, Nan Jiang, Carl Nygaard, David Money Harris, Joel Stanley, Braden Phillips: A MIPS R2000 implementation. DAC 2008:102-107
5154 Jaydeep P. Kulkarni, Keejong Kim, Sang Phill Park, Kaushik Roy: Process variation tolerant SRAM array for ultra low voltage applications. DAC 2008:108-113
5153 Yuen-Hui Chee, Mike Koplow, Michael Mark, Nathan Pletcher, Mike Seeman, Fred Burghardt, Dan Steingart, Jan M. Rabaey, Paul K. Wright, Seth Sanders: PicoCube: a 1 cm3 sensor node powered by harvested energy. DAC 2008:114-119
5152 Sumanta Chaudhuri, Sylvain Guilley, Florent Flament, Philippe Hoogvorst, Jean-Luc Danger: An 8x8 run-time reconfigurable FPGA embedded in a SoC. DAC 2008:120-125
5151 Sachin S. Sapatnekar, Eshel Haritan, Kurt Keutzer, Anirudh Devgan, Desmond Kirkpatrick, Stephen Meier, Duaine Pryor, Tom Spyrou: Reinventing EDA with manycore processors. DAC 2008:126-127
5150 Eshel Haritan, Toshihiro Hattori, Hiroyuki Yagi, Pierre G. Paulin, Wayne Wolf, Achim Nohl, Drew Wingard, Mike Muller: Multicore design is the challenge! what is the solution? DAC 2008:128-130
5149 In-Ho Moon: Compositional verification of retiming and sequential optimizations. DAC 2008:131-136
5148 Malay K. Ganai, Aarti Gupta: Tunneling and slicing: towards scalable BMC. DAC 2008:137-142
5147 Yan Chen, Fei Xie, Jin Yang: Optimizing automatic abstraction refinement for generalized symbolic trajectory evaluation. DAC 2008:143-148
5146 Paul T. Darga, Karem A. Sakallah, Igor L. Markov: Faster symmetry discovery using sparsity of symmetries. DAC 2008:149-154
5145 Dipanjan Sengupta, Resve A. Saleh: Application-driven floorplan-aware voltage island design. DAC 2008:155-160
5144 Jackey Z. Yan, Chris Chu: DeFer: deferred decision making enabled fixed-outline floorplanner. DAC 2008:161-166
5143 Zhe-Wei Jiang, Bor-Yiing Su, Yao-Wen Chang: Routability-driven analytical placement by net overlapping removal for large-scale mixed-size designs. DAC 2008:167-172
5142 Tao Xu, Krishnendu Chakrabarty: Broadcast electrode-addressing for pin-constrained multi-functional digital microfluidic biochips. DAC 2008:173-178
5141 Zhen Cao, Brian Foo, Lei He, Mihaela van der Schaar: Optimality and improvement of dynamic voltage scaling algorithms for multimedia applications. DAC 2008:179-184
5140 Ranjani Sridharan, Nikhil Gupta, Rabi N. Mahapatra: Feedback-controlled reliability-aware power management for real-time embedded systems. DAC 2008:185-190
5139 Michel Goraczko, Jie Liu, Dimitrios Lymberopoulos, Slobodan Matic, Bodhi Priyantha, Feng Zhao: Energy-optimal software partitioning in heterogeneous multiprocessor embedded systems. DAC 2008:191-196
5138 Ya-shuai Lü, Li Shen, Libo Huang, Zhiying Wang, Nong Xiao: Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques. DAC 2008:197-200
5137 Rogier Baert, Eddy de Greef, Erik Brockmeyer: An automatic scratch pad memory management tool and MPEG-4 encoder case study. DAC 2008:201-204
5136 Mohamed H. Abu-Rahma, Kinshuk Chowdhury, Joseph Wang, Zhiqin Chen, Sei Seung Yoon, Mohab Anis: A methodology for statistical estimation of read access yield in SRAMs. DAC 2008:205-210
5135 Jieyi Long, Seda Ogrenci Memik: Automated design of self-adjusting pipelines. DAC 2008:211-216
5134 Pouria Bastani, Kip Killpack, Li-C. Wang, Eli Chiprout: Speedpath prediction based on learning from a small set of examples. DAC 2008:217-222
5133 Yi Wang, Wai-Shing Luk, Xuan Zeng, Jun Tao, Changhao Yan, Jiarong Tong, Wei Cai, Jia Ni: Timing yield driven clock skew scheduling considering non-Gaussian distributions of critical path delays. DAC 2008:223-226
5132 Amit Goel, Sarma B. K. Vrudhula: Statistical waveform and current source based standard cell models for accurate timing analysis. DAC 2008:227-230
5131 Clifford E. Cummings: SystemVerilog implicit port enhancements accelerate system design & verification. DAC 2008:231-236
5130 Kelly D. Larson: Translation of an existing VMM-based SystemVerilog testbench to OVM. DAC 2008:237
5129 Wei Dong, Peng Li, Xiaoji Ye: WavePipe: parallel transient simulation of analog and digital circuits on multi-core shared-memory machines. DAC 2008:238-243
5128 Brian P. Ginsburg, Anantha P. Chandrakasan: The mixed signal optimum energy point: voltage and parallelism. DAC 2008:244-249
5127 Chaitanya Kshirsagar, Mohamed N. El-Zeftawi, Kaustav Banerjee: Analysis and implications of parasitic and screening effects on the high-frequency/RF performance of tunneling-carbon nanotube FETs. DAC 2008:250-255
5126 Babu Turumella, Mukesh Sharma: Assertion-based verification of a 32 thread SPARCTM CMT microprocessor. DAC 2008:256-261
5125 Onur Guzey, Li-C. Wang, Jeremy R. Levitt, Harry Foster: Functional test selection based on unsupervised support vector analysis. DAC 2008:262-267
5124 Richard C. Ho, Michael Theobald, Martin M. Deneroff, Ron O. Dror, Joseph Gagliardo, David E. Shaw: Early formal verification of conditional coverage points to identify intrinsically hard-to-verify logic. DAC 2008:268-271
5123 Mihir R. Choudhury, Youngki Yoon, Jing Guo, Kartik Mohanram: Technology exploration for graphene nanoribbon FETs. DAC 2008:272-277
5122 Jing Li, Charles Augustine, Sayeef S. Salahuddin, Kaushik Roy: Modeling of failure probability and statistical design of spin-torque transfer magnetic random access memory (STT MRAM) array for yield enhancement. DAC 2008:278-283
5121 Ping-Hung Yuh, Sachin S. Sapatnekar, Chia-Lin Yang, Yao-Wen Chang: A progressive-ILP based routing algorithm for cross-referencing biochips. DAC 2008:284-289
5120 Jürgen Schnerr, Oliver Bringmann, Alexander Viehl, Wolfgang Rosenstiel: High-performance timing simulation of embedded software. DAC 2008:290-295
5119 Swarup Mohalik, A. C. Rajeev, Manoj G. Dixit, S. Ramesh, P. Vijay Suman, Paritosh K. Pandya, Shengbing Jiang: Model checking based analysis of end-to-end latency in embedded, real-time systems with clock drifts. DAC 2008:296-299
5118 Vivy Suhendra, Tulika Mitra: Exploring locking & partitioning for predictable shared caches on multi-cores. DAC 2008:300-303
5117 Garo Bournoutian, Alex Orailoglu: Miss reduction in embedded processors through dynamic, power-friendly cache design. DAC 2008:304-309
5116 Hiroyuki Yagi, Wolfgang Roesner, Tim Kogel, Eshel Haritan, Hidekazu Tangi, Michael McNamara, Gary Smith, Nikil Dutt, Giovanni Mancini: ESL hand-off: fact or EDA fiction? DAC 2008:310-312
5115 Sebastian Herbert, Diana Marculescu: Characterizing chip-multiprocessor variability-tolerance. DAC 2008:313-318
5114 Yun Liang, Tulika Mitra: Cache modeling in probabilistic execution time analysis. DAC 2008:319-324
5113 Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr: Multiprocessor performance estimation using hybrid simulation. DAC 2008:325-330
5112 Chia-Jui Hsu, José Luis Pino, Shuvra S. Bhattacharyya: Multithreaded simulation for synchronous dataflow graphs. DAC 2008:331-336
5111 Jay B. Brockman, Sheng Li, Peter M. Kogge, Amit Kashyap, Mohammad M. Mojarradi: Design of a mask-programmable memory/multiplier array using G4-FET technology. DAC 2008:337-338
5110 M. Haykel Ben Jamaa, David Atienza, Yusuf Leblebici, Giovanni De Micheli: Programmable logic circuits based on ambipolar CNFET. DAC 2008:339-340
5109 Daeik D. Kim, Choongyeun Cho, Jonghae Kim: Analog parallelism in ring-based VCOs. DAC 2008:341-342
5108 Claudio Favi, Edoardo Charbon: Techniques for fully integrated intra-/inter-chip optical communication. DAC 2008:343-344
5107 Min Li, Bruno Bougard, David Novo, Liesbet Van der Perre, Francky Catthoor: How to let instruction set processor beat ASIC for low power wireless baseband implementation: a system level approach. DAC 2008:345-346
5106 Puneet Gupta, Andrew B. Kahng: Bounded-lifetime integrated circuits. DAC 2008:347-348
5105 Seetharam Narasimhan, Somnath Paul, Swarup Bhunia: Collective computing based on swarm intelligence. DAC 2008:349-350
5104 Miodrag Potkonjak, Farinaz Koushanfar: (Bio)-behavioral CAD. DAC 2008:351-352
5103 Juan C. Rey, Andreas Kuehlmann, Jan M. Rabaey, Cormac Conroy, Ted Vucurevich, Ikuya Kawasaki, Tuna B. Tarim: Next generation wireless-multimedia devices: who is up for the challenge? DAC 2008:353-354
5102 Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy S. Abadir: Statistical diagnosis of unmodeled systematic timing effects. DAC 2008:355-360
5101 Xiaochun Yu, R. D. (Shawn) Blanton: Multiple defect diagnosis using no assumptions on failing pattern characteristics. DAC 2008:361-366
5100 Wing Chiu Tam, Osei Poku, R. D. (Shawn) Blanton: Precise failure localization using automated layout analysis of diagnosis candidates. DAC 2008:367-372
5099 Sung-Boem Park, Subhasish Mitra: IFRA: instruction footprint recording and analysis for post-silicon bug localization in processors. DAC 2008:373-378
5098 Bita Gorjiara, Daniel Gajski: Automatic architecture refinement techniques for customizing processing elements. DAC 2008:379-384
5097 Peter A. Milder, Franz Franchetti, James C. Hoe, Markus Püschel: Formal datapath representation and manipulation for implementing DSP transforms. DAC 2008:385-390
5096 Arash Ahmadi, Mark Zwolinski: Symbolic noise analysis approach to computational hardware optimization. DAC 2008:391-396
5095 Yu Pang, Katarzyna Radecka: Optimizing imprecise fixed-point arithmetic circuits specified by Taylor Series through arithmetic transform. DAC 2008:397-402
5094 Khaled R. Heloue, Farid N. Najm: Parameterized timing analysis with general delay models and arbitrary variation sources. DAC 2008:403-408
5093 Boyuan Yan, Lingfei Zhou, Sheldon X.-D. Tan, Jie Chen, Bruce McGaughy: DeMOR: decentralized model order reduction of linear networks with massive ports. DAC 2008:409-414
5092 Tarek Moselhy, Luca Daniel: Stochastic integral equation solver for efficient variation-aware interconnect extraction. DAC 2008:415-420
5091 Ki Jin Han, Madhavan Swaminathan, Ege Engin: Electric field integral equation combined with cylindrical conduction mode basis functions for electrical modeling of three-dimensional interconnects. DAC 2008:421-424
5090 Peter Feldmann, Soroush Abbaspour, Debjit Sinha, Gregory Schaeffer, Revanta Banerji, Hemlata Gupta: Driver waveform computation for timing analysis with multiple voltage threshold driver models. DAC 2008:425-428
5089 Hazem Moussa, Amer Baghdadi, Michel Jézéquel: Binary de Bruijn on-chip network for a flexible multiprocessor LDPC decoder. DAC 2008:429-434
5088 Aydin O. Balkan, Gang Qu, Uzi Vishkin: An area-efficient high-throughput hybrid interconnection network for single-chip parallel processing. DAC 2008:435-440
5087 Zhen Zhang, Alain Greiner, Sami Taktak: A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip. DAC 2008:441-446
5086 Woo-Cheol Kwon, Sungjoo Yoo, Sung-Min Hong, Byeong Min, Kyu-Myung Choi, Soo-Kwan Eo: A practical approach of memory access parallelization to exploit multiple off-chip DDR memories. DAC 2008:447-452
5085 Peter Feldmann, Soroush Abbaspour: Towards a more physical approach to gate modeling for timing, noise, and power. DAC 2008:453-455
5084 S. Raja, F. Varadi, Murat R. Becer, Joao Geada: Transistor level gate modeling for accurate and fast timing, noise, and power analysis. DAC 2008:456-461
5083 Noel Menezes, Chandramouli V. Kashyap, Chirayu S. Amin: A true electrical cell model for timing, noise, and power grid verification. DAC 2008:462-467
5082 Igor Keller, King Ho Tam, Vinod Kariat: Challenges in gate level modeling for delay and SI at 65nm and below. DAC 2008:468-473
5081 Richard Trihy: Addressing library creation challenges from recent Liberty extensions. DAC 2008:474-479
5080 Christian Sauer, Matthias Gries, Hans-Peter Löb: SystemClick: a domain-specific framework for early exploration using functional performance models. DAC 2008:480-485
5079 Joon Goo Lee, Dongha Jung, Jiho Chu, Seokjoong Hwang, Jong-Kook Kim, Janam Ku, Seon Wook Kim: Applying passive RFID system to wireless headphones for extreme low power consumption. DAC 2008:486-491
5078 Shreyas Sen, Vishwanath Natarajan, Rajarajan Senguttuvan, Abhijit Chatterjee: Pro-VIZOR: process tunable virtually zero margin low power adaptive RF for wireless systems. DAC 2008:492-497
5077 Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud: Automated design of tunable impedance matching networks for reconfigurable wireless applications. DAC 2008:498-503
5076 Minsik Cho, Kun Yuan, Yongchan Ban, David Z. Pan: ELIAD: efficient lithography aware detailed router with compact post-OPC printability prediction. DAC 2008:504-509
5075 Tai-Chen Chen, Guang-Wan Liao, Yao-Wen Chang: Predictive formulae for OPC with applications to lithography-friendly routing. DAC 2008:510-515
5074 Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong Yao: Dose map and placement co-optimization for timing yield enhancement and leakage power reduction. DAC 2008:516-521
5073 Siew-Hong Teh, Chun-Huat Heng, Arthur Tay: Design-process integration for performance-based OPC framework. DAC 2008:522-527
5072 Jia Wang, Hai Zhou: An efficient incremental algorithm for min-area retiming. DAC 2008:528-533
5071 Aaron P. Hurst, Alan Mishchenko, Robert K. Brayton: Scalable min-register retiming under timing and initializability constraints. DAC 2008:534-539
5070 Michael L. Case, Victor N. Kravets, Alan Mishchenko, Robert K. Brayton: Merging nodes under sequential observability. DAC 2008:540-545
5069 Yousra Alkabani, Farinaz Koushanfar: N-variant IC design: methodology and applications. DAC 2008:546-551
5068 Andreas Kuehlmann, Anjan Bose, David E. Corman, Rob A. Rutenbar, Robert M. Manning, Anna Newman: Verifying really complex systems: on earth and beyond. DAC 2008:552-553
5067 Xiangyu Dong, Xiaoxia Wu, Guangyu Sun, Yuan Xie, Hai Helen Li, Yiran Chen: Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement. DAC 2008:554-559
5066 Krishna Bharath, Ege Engin, Madhavan Swaminathan: Automatic package and board decoupling capacitor placement using genetic algorithms and M-FDM. DAC 2008:560-565
5065 Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He, Tianpei Zhang, Robi Dutta, Xianlong Hong: Topological routing to maximize routability for package substrate. DAC 2008:566-569
5064 Ling Zhang, Wenjian Yu, Haikun Zhu, Alina Deutsch, George A. Katopis, Daniel M. Dreps, Ernest S. Kuh, Chung-Kuan Cheng: Low power passive equalizer optimization using tritonic step response. DAC 2008:570-573
5063 Hristo Nikolov, Mark Thompson, Todor Stefanov, Andy D. Pimentel, Simon Polstra, R. Bose, Claudiu Zissulescu, Ed F. Deprettere: Daedalus: toward composable multimedia MP-SoC design. DAC 2008:574-579
5062 Christian Haubelt, Thomas Schlichter, Joachim Keinert, Michael Meredith: SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models. DAC 2008:580-585
5061 Andreas Gerstlauer, Junyu Peng, Dongwan Shin, Daniel Gajski, A. Nakamura, Dai Araki, Y. Nishihara: Specify-explore-refine (SER): from specification to implementation. DAC 2008:586-591
5060 Risto Savolainen, Tero Rissa: Standard interfaces in mobile terminals: increasing the efficiency of device design and accelerating innovation. DAC 2008:592
5059 Matt Nowak, Jose Corleto, Christopher Chun, Riko Radojcic: Holistic pathfinding: virtual wireless chip design for advanced technology and design exploration. DAC 2008:593
5058 Tao Li, Wenjun Zhang, Zhiping Yu: Full-chip leakage analysis in nano-scale technologies: mechanisms, variation sources, and verification. DAC 2008:594-599
5057 Seungwhun Paik, Youngsoo Shin: Multiobjective optimization of sleep vector for zigzag power-gated circuits in standard cell elements. DAC 2008:600-605
5056 Yousra Alkabani, Tammara Massey, Farinaz Koushanfar, Miodrag Potkonjak: Input vector control for post-silicon leakage current minimization in the presence of manufacturing variability. DAC 2008:606-609
5055 Min Ni, Seda Ogrenci Memik: Leakage power-aware clock skew scheduling: converting stolen time into leakage power reduction. DAC 2008:610-613
5054 Ümit Y. Ogras, Radu Marculescu, Diana Marculescu: Variation-adaptive feedback control for networks-on-chip with multiple clock domains. DAC 2008:614-619
5053 Guangyu Chen, Feihui Li, Seung Woo Son, Mahmut T. Kandemir: Application mapping for chip multiprocessors. DAC 2008:620-625
5052 Martin Lukasiewycz, Michael Glaß, Christian Haubelt, Jürgen Teich, Richard Regler, Bardo Lang: Concurrent topology and routing optimization in automotive network integration. DAC 2008:626-629
5051 Ming-che Lai, Zhiying Wang, Lei Gao, Hongyi Lu, Kui Dai: A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers. DAC 2008:630-633
5050 Ruchir Puri, Devadas Varma, Darvin Edwards, Alan J. Weger, Paul D. Franzon, Andrew Yang, Stephen V. Kosonocky: Keeping hot chips cool: are IC thermal problems hot air? DAC 2008:634-635
5049 Ruei-Rung Lee, Jie-Hong Roland Jiang, Wei-Lun Hung: Bi-decomposing large Boolean functions via interpolation and satisfiability solving. DAC 2008:636-641
5048 Afshin Abdollahi: Signature based Boolean matching in the presence of don't cares. DAC 2008:642-647
5047 Weikang Qian, Marc D. Riedel: The synthesis of robust polynomial arithmetic with stochastic logic. DAC 2008:648-653
5046 Aaron P. Hurst: Automatic synthesis of clock gating logic with controlled netlist perturbation. DAC 2008:654-657
5045 Ranan Fraer, Gila Kamhi, Muhammad K. Mhameed: A new paradigm for synthesis and propagation of clock gating conditions. DAC 2008:658-663
5044 Ted Vucurevich: 3-D semiconductor's: more from Moore. DAC 2008:664
5043 Jerry Bautista: Tera-scale computing and interconnect challenges. DAC 2008:665-667
5042 Paul D. Franzon, W. Rhett Davis, Michael B. Steer, Steve Lipa, Eun Chu Oh, Thorlindur Thorolfsson, Samson Melamed, Sonali Luniya, Tad Doxsee, Stephen Berkeley, Ben Shani, Kurt Obermiller: Design and CAD for 3D integrated circuits. DAC 2008:668-673
5041 Wilfried Haensch: Why should we do 3D integration? DAC 2008:674-675
5040 Vineeth Veetil, Dennis Sylvester, David Blaauw: Efficient Monte Carlo based incremental statistical timing analysis. DAC 2008:676-681
5039 Zuochang Ye, Zhenhai Zhu, Joel R. Phillips: Generalized Krylov recycling methods for solution of multiple related linear equation systems in electromagnetic analysis. DAC 2008:682-687
5038 Sanjay V. Kumar, Chandramouli V. Kashyap, Sachin S. Sapatnekar: A framework for block-based timing sensitivity analysis. DAC 2008:688-693
5037 Jui-Hsiang Liu, Ming-Feng Tsai, Lumdo Chen, Charlie Chung-Ping Chen: Accurate and analytical statistical spatial correlation modeling for VLSI DFM applications. DAC 2008:694-697
5036 Masanori Imai, Takashi Sato, Noriaki Nakayama, Kazuya Masu: Non-parametric statistical static timing analysis: an SSTA framework for arbitrary distribution. DAC 2008:698-701
5035 Tung-Chieh Chen, Ashutosh Chakraborty, David Z. Pan: An integrated nonlinear placement framework with congestion and porosity aware buffer planning. DAC 2008:702-707
5034 Zhanyuan Jiang, Weiping Shi: Circuit-wise buffer insertion and gate sizing algorithm with scalability. DAC 2008:708-713
5033 Chia-Ming Chang, Shih-Hsu Huang, Yuan-Kai Ho, Jia-Zong Lin, Hsin-Po Wang, Yu-Sheng Lu: Type-matching clock tree for zero skew clock gating. DAC 2008:714-719
5032 Anand Rajaram, David Z. Pan: Robust chip-level clock tree synthesis for SOC designs. DAC 2008:720-723
5031 Michael D. Moffitt, David A. Papa, Zhuo Li, Charles J. Alpert: Path smoothing via discrete optimization. DAC 2008:724-727
5030 Hwisung Jung, Peng Rong, Massoud Pedram: Stochastic modeling of a thermally-managed multi-core system. DAC 2008:728-733
5029 Inchoon Yeo, Chih Chun Liu, Eun Jung Kim: Predictive dynamic thermal management for multicore systems. DAC 2008:734-739
5028 Yan Gu, Samarjit Chakraborty: Control theory-based DVS for interactive 3D games. DAC 2008:740-745
5027 Wei Huang, Mircea R. Stan, Karthik Sankaranarayanan, Robert J. Ribando, Kevin Skadron: Many-core design from a thermal perspective. DAC 2008:746-749
5026 Xiangrong Zhou, Chenjie Yu, Peter Petrov: Compiler-driven register re-assignment for register file power-density and temperature reduction. DAC 2008:750-753
5025 Jianjiang Ceng, Jerónimo Castrillón, Weihua Sheng, Hanno Scharwächter, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Tsuyoshi Isshiki, Hiroaki Kunieda: MAPS: an integrated framework for MPSoC application parallelization. DAC 2008:754-759
5024 Mohammad Abdullah Al Faruque, Rudolf Krist, Jörg Henkel: ADAM: run-time agent-based distributed application mapping for on-chip communication. DAC 2008:760-765
5023 Chenjie Yu, Peter Petrov: Latency and bandwidth efficient communication through system customization for embedded multiprocessors. DAC 2008:766-771
5022 David Tarjan, Michael Boyer, Kevin Skadron: Federation: repurposing scalar cores for out-of-order instruction issue. DAC 2008:772-775
5021 Po-Chun Chang, I-Wei Wu, Jean Jyh-Jiun Shann, Chung-Ping Chung: ETAHM: an energy-aware task allocation algorithm for heterogeneous multiprocessor. DAC 2008:776-779
5020 John D. Davis, Zhangxi Tan, Fang Yu, Lintao Zhang: A practical reconfigurable hardware accelerator for Boolean satisfiability solvers. DAC 2008:780-785
5019 Somnath Paul, Swarup Bhunia: Reconfigurable computing using content addressable memory for improved performance and resource usage. DAC 2008:786-791
5018 Ian Kuon, Jonathan Rose: Automated transistor sizing for FPGA architecture exploration. DAC 2008:792-795
5017 Stephen Bijansky, Adnan Aziz: TuneFPGA: post-silicon tuning of dual-Vdd FPGAs. DAC 2008:796-799
5016 Raj S. Mitra: Strategies for mainstream usage of formal verification. DAC 2008:800-805
5015 Robert Beers: Pre-RTL formal verification: an intel experience. DAC 2008:806-811
5014 Kelvin Ng: Challenges in using system-level models for RTL verification. DAC 2008:812-815
5013 Pascal Urard, Asma Maalej, Roberto Guizzetti, Nitin Chawla: Leveraging sequential equivalence checking to enable system-level to RTL flows. DAC 2008:816-821
5012 Kanupriya Gulati, Sunil P. Khatri: Towards acceleration of fault simulation using graphics processing units. DAC 2008:822-827
5011 Melanie Elm, Hans-Joachim Wunderlich, Michael E. Imhof, Christian G. Zoellin, Jens Leenstra, Nicolas Mäding: Scan chain clustering for test power reduction. DAC 2008:828-833
5010 Lin Huang, Feng Yuan, Qiang Xu: On reliable modular testing with vulnerable test access mechanisms. DAC 2008:834-839
5009 Sudhakar M. Reddy, Irith Pomeranz, Chen Liu: On tests to detect via opens in digital CMOS circuits. DAC 2008:840-845
5008 Jarrod A. Roy, Farinaz Koushanfar, Igor L. Markov: Protecting bus-based hardware IP by secret sharing. DAC 2008:846-851
5007 Piti Piyachon, Yan Luo: Design of high performance pattern matching engine through compact deterministic finite automata. DAC 2008:852-857
5006 Krutartha Patel, Sri Parameswaran: SHIELD: a software hardware design methodology for security and reliability of MPSoCs. DAC 2008:858-861
5005 Yi-Ting Lin, Wen-Chi Shiue, Ing-Jer Huang: A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer. DAC 2008:862-865
5004 Ming-Chang Hsieh, Chih-Tsun Huang: An embedded infrastructure of debug and trace interface for the DSP platform. DAC 2008:866-871
5003 Suman Kalyan Mandal, Praveen Bhojwani, Saraju P. Mohanty, Rabi N. Mahapatra: IntellBatt: towards smarter battery design. DAC 2008:872-877
5002 Song Liu, Seda Ogrenci Memik, Yu Zhang, Gokhan Memik: A power and temperature aware DRAM architecture. DAC 2008:878-883
5001 Masanori Kurimoto, Hiroaki Suzuki, Rei Akiyama, Tadao Yamanaka, Haruyuki Ohkuma, Hidehiro Takata, Hirofumi Shinohara: Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling. DAC 2008:884-889
5000 Ayse Kivilcim Coskun, Tajana Simunic Rosing, Kenny C. Gross: Temperature management in multiprocessor SoCs using online learning. DAC 2008:890-893
4999 Ganesh S. Dasika, Shidhartha Das, Kevin Fan, Scott A. Mahlke, David M. Bull: DVFS in loop accelerators using BLADES. DAC 2008:894-897
4998 Juan C. Rey, N. S. Nagaraj, Andrew B. Kahng, Fabian Klass, Rob Aitken, Cliff Hou, Luigi Capodieci, Vivek Singh: DFM in practice: hit or hype? DAC 2008:898-899
4997 Yun Ye, Frank Liu, Sani R. Nassif, Yu Cao: Statistical modeling and simulation of threshold variation under dopant fluctuations and line-edge roughness. DAC 2008:900-905
4996 Tarek A. El-Moselhy, Ibrahim M. Elfadel, David Widiger: Efficient algorithm for the computation of on-chip capacitance sensitivities with respect to a large set of parameters. DAC 2008:906-911
4995 Vivek Joshi, Brian Cline, Dennis Sylvester, David Blaauw, Kanak Agarwal: Leakage power reduction using stress-enhanced layouts. DAC 2008:912-917
4994 Rajesh Garg, Charu Nagpal, Sunil P. Khatri: A fast, analytical estimator for the SEU-induced pulse width in combinational designs. DAC 2008:918-923
4993 Smita Krishnaswamy, Igor L. Markov, John P. Hayes: On the role of timing masking in reliable logic circuit design. DAC 2008:924-929
4992 Juan Antonio Maestro, Pedro Reviriego: Study of the effects of MBUs on the reliability of a 150 nm SRAM device. DAC 2008:930-935
4991 Sudipta Kundu, Malay K. Ganai, Rajesh Gupta: Partial order reduction for scalable testing of systemC TLM designs. DAC 2008:936-941
4990 Malay Haldar, Gagandeep Singh, Saurabh Prabhakar, Basant Dwivedi, Antara Ghosh: Construction of concrete verification models from C++. DAC 2008:942-947
4989 Alper Sen, Vinit Ogale, Magdy S. Abadir: Predictive runtime verification of multi-processor SoCs in SystemC. DAC 2008:948-953
4988 Juan Hamers, Lieven Eeckhout: Automated hardware-independent scenario identification. DAC 2008:954-959
4987 Henry Cook, Kevin Skadron: Predictive design space exploration using genetically programmed response surfaces. DAC 2008:960-965
4986 Berkin Özisikyilmaz, Gokhan Memik, Alok N. Choudhary: Efficient system design space exploration using machine learning techniques. DAC 2008:966-969
4985 Zhanpeng Jin, Allen C. Cheng: Improve simulation efficiency using statistical benchmark subsetting: an ImplantBench case study. DAC 2008:970-973
4984 Ravikishore Gandikota, David Blaauw, Dennis Sylvester: Modeling crosstalk in statistical static timing analysis. DAC 2008:974-979
4983 Hailin Jiang, Malgorzata Marek-Sadowska: Power gating scheduling for power/ground noise reduction. DAC 2008:980-985
4982 Chunjie Duan, Chengyu Zhu, Sunil P. Khatri: Forbidden transition free crosstalk avoidance CODEC design. DAC 2008:986-991
4981 Ruchir Puri, William H. Joyner, Shekhar Borkar, Ty Garibay, Jonathan Lotz, Robert K. Montoye: Custom is from Venus and synthesis from Mars. DAC 2008:992
4980 Jan M. Rabaey: Design without Borders - A Tribute to the Legacy of A. Richard Newton. DAC 2007
4979 Lawrence D. Burns: Designing a New Automotive DNA. DAC 2007
4978 Oh-Hyun Kwon: Perspective of the Future Semiconductor Industry: Challenges and Solutions. DAC 2007
4977 : Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007 DAC 2007
4976 Cynthia E. Irvine, Karl N. Levitt: Trusted Hardware: Can It Be Trustworthy? DAC 2007:1-4
4975 Steven Trimberger: Trusted Design in FPGAs. DAC 2007:5-8
4974 G. Edward Suh, Srinivas Devadas: Physical Unclonable Functions for Device Authentication and Secret Key Generation. DAC 2007:9-14
4973 Kris Tiri: Side-Channel Attack Pitfalls. DAC 2007:15-20
4972 Francine Bacchini, Greg Spirakis, Juan Antonio Carballo, Kurt Keutzer, Aart J. de Geus, Fu-Chieh Hsu, Kazu Yamada: Megatrends and EDA 2017. DAC 2007:21-22
4971 Walter H. Tibboel, Víctor Reyes, Martin Klompstra, Dennis Alders: System-Level Design Flow Based on a Functional Reference for HW and SW. DAC 2007:23-28
4970 Hiren D. Patel, Sandeep K. Shukla: Model-driven Validation of SystemC Designs. DAC 2007:29-34
4969 Bishnupriya Bhattacharya, John Rose, Stuart Swan: Language Extensions to SystemC: Process Control Constructs. DAC 2007:35-38
4968 Kai Huang, Sang-Il Han, Katalin Popovici, Lisane B. de Brisolara, Xavier Guerin, Lei Li, Xiaolang Yan, Soo-Ik Chae, Luigi Carro, Ahmed Amine Jerraya: Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264. DAC 2007:39-42
4967 Zhengtao Yu, Xun Liu: Design of Rotary Clock Based Circuits. DAC 2007:43-48
4966 Muhammet Mustafa Ozdal: Escape Routing For Dense Pin Clusters In Integrated Circuits. DAC 2007:49-54
4965 Minsik Cho, Hua Xiang, Ruchir Puri, David Z. Pan: TROY: Track Router with Yield-driven Wire Planning. DAC 2007:55-58
4964 Min Pan, Chris C. N. Chu: IPR: An Integrated Placement and Routing Algorithm. DAC 2007:59-62
4963 Flavio M. de Paula, Alan J. Hu: An Effective Guidance Strategy for Abstraction-Guided Simulation. DAC 2007:63-68
4962 Lovleen Bhatia, Jayesh Gaur, Praveen Tiwari, Raj S. Mitra, Sunil H. Matange: Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SOC Performance Validation. DAC 2007:69-74
4961 Jiang Long, Andrew Seawright: Synthesizing SVA Local Variables for Formal Verification. DAC 2007:75-80
4960 De-Shiuan Chiou, Da-Cheng Juan, Yu-Ting Chen, Shih-Chieh Chang: Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization. DAC 2007:81-86
4959 Jie Gu, Sachin S. Sapatnekar, Chris H. Kim: Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift. DAC 2007:87-92
4958 Khaled R. Heloue, Navid Azizi, Farid N. Najm: Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation. DAC 2007:93-98
4957 Tao Li, Zhiping Yu: Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage. DAC 2007:99-102
4956 Jun Seomun, Jaehyun Kim, Youngsoo Shin: Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits. DAC 2007:103-106
4955 Srikanth Venkataraman, Ruchir Puri, Steve Griffith, Ankush Oberai, Robert Madge, Greg Yeric, Walter Ng, Yervant Zorian: Making Manufacturing Work For You. DAC 2007:107-108
4954 Ümit Y. Ogras, Radu Marculescu, Puru Choudhary, Diana Marculescu: Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip. DAC 2007:110-115
4953 Théodore Marescaux, Henk Corporaal: Introducing the SuperGT Network-on-Chip; SuperGT QoS: more than just GT. DAC 2007:116-121
4952 Zhonghai Lu, Ming Liu, Axel Jantsch: Layered Switching for Networks on Chip. DAC 2007:122-127
4951 Lap-Fai Leung, Chi-Ying Tsui: Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands. DAC 2007:128-131
4950 Assaf Shacham, Keren Bergman, Luca P. Carloni: The Case for Low-Power Photonic Networks on Chip. DAC 2007:132-135
4949 Shweta Srivastava, Jaijeet S. Roychowdhury: Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations. DAC 2007:136-141
4948 Zhichun Wang, Xiaolue Lai, Jaijeet S. Roychowdhury: PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels. DAC 2007:142-147
4947 Anand Ramalingam, Ashish Kumar Singh, Sani R. Nassif, Michael Orshansky, David Z. Pan: Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis. DAC 2007:148-153
4946 Suwen Yang, Mark R. Greenstreet: Simulating Improbable Events. DAC 2007:154-157
4945 Boyuan Yan, Sheldon X.-D. Tan, Pu Liu, Bruce McGaughy: SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits. DAC 2007:158-161
4944 Min Zhao, Rajendran Panda, Ben Reschke, Yuhong Fu, Trudi Mewett, Sri Chandrasekaran, Savithri Sundareswaran, Shu Yan: On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise. DAC 2007:162-167
4943 Behnam Amelifard, Massoud Pedram: Optimal Selection of Voltage Regulator Modules in a Power Delivery Network. DAC 2007:168-173
4942 Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester, Murat R. Becer: Top-k Aggressors Sets in Delay Noise Analysis. DAC 2007:174-179
4941 Zhanyuan Jiang, Shiyan Hu, Weiping Shi: A New Twisted Differential Line Structure in Global Bus Design. DAC 2007:180-183
4940 Abinash Roy, Noha H. Mahmoud, Masud H. Chowdhury: Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew. DAC 2007:184-187
4939 Moshe Y. Vardi: Formal Techniques for SystemC Verification; Position Paper. DAC 2007:188-192
4938 Anmol Mathur, Venkat Krishnaswamy: Design for Verification in System-level Models and RTL. DAC 2007:193-198
4937 Atsushi Kasuya, Tesh Tesfaye: Verification Methodologies in a TLM-to-RTL Design Flow. DAC 2007:199-204
4936 Alfred Kölbl, Jerry R. Burch, Carl Pixley: Memory Modeling in ESL-RTL Equivalence Checking. DAC 2007:205-209
4935 Gila Kamhi, Sarah Miller, Stephen Bailey Mentor, Wolfgang Nebel, Y. C. Wong, Juergen Karmann, Enrico Macii, Stephen V. Kosonocky, Steve Curtis: Early Power-Aware Design & Validation: Myth or Reality? DAC 2007:210-211
4934 Yuan-Hao Chang, Jen-Wei Hsieh, Tei-Wei Kuo: Endurance Enhancement of Flash-Memory Storage, Systems: An Efficient Static Wear Leveling Design. DAC 2007:212-217
4933 Ram Kumar, Akhilesh Singhania, Andrew Castner, Eddie Kohler, Mani B. Srivastava: A System For Coarse Grained Memory Protection In Tiny Embedded Processors. DAC 2007:218-223
4932 Hakduran Koc, Mahmut T. Kandemir, Ehat Ercanli, Ozcan Ozturk: Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors. DAC 2007:224-229
4931 Liping Xue, Ozcan Ozturk, Mahmut T. Kandemir: A Memory-Conscious Code Parallelization Scheme. DAC 2007:230-233
4930 Ann Gordon-Ross, Frank Vahid: A Self-Tuning Configurable Cache. DAC 2007:234-237
4929 Steven M. Burns, Mahesh Ketkar, Noel Menezes, Keith A. Bowman, James Tschanz, Vivek De: Comparative Analysis of Conventional and Statistical Design Techniques. DAC 2007:238-243
4928 Zhuo Feng, Peng Li, Yaping Zhan: Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction. DAC 2007:244-249
4927 Lerong Cheng, Jinjun Xiong, Lei He: Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources. DAC 2007:250-255
4926 Amith Singhee, Rob A. Rutenbar: Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting. DAC 2007:256-261
4925 Alex Solomatnikov, Amin Firoozshahian, Wajahat Qadeer, Ofer Shacham, Kyle Kelley, Zain Asgar, Megan Wachs, Rehan Hameed, Mark Horowitz: Chip Multi-Processor Generator. DAC 2007:262-263
4924 Stephen A. Edwards, Edward A. Lee: The Case for the Precision Timed (PRET) Machine. DAC 2007:264-265
4923 Paul Bogdan, Radu Marculescu: Quantum-Like Effects in Network-on-Chip Buffers Behavior. DAC 2007:266-267
4922 Farinaz Koushanfar, Miodrag Potkonjak: CAD-based Security, Cryptography, and Digital Rights Management. DAC 2007:268-269
4921 Puneet Gupta, Andrew B. Kahng, Youngmin Kim, Saumil Shah, Dennis Sylvester: Line-End Shortening is Not Always a Failure. DAC 2007:270-271
4920 Steven P. Levitan: You Can Get There From Here: Connectivity of Random Graphs on Grids. DAC 2007:272-273
4919 Jing Li, Kunhyuk Kang, Aditya Bansal, Kaushik Roy: High Performance and Low Power Electronics on Flexible Substrate. DAC 2007:274-275
4918 J. Liu, Ian O'Connor, David Navarro, Frédéric Gaffiot: Novel CNTFET-based Reconfigurable Logic Gate Design. DAC 2007:276-277
4917 Abhijit Davare, Qi Zhu, Marco Di Natale, Claudio Pinello, Sri Kanajan, Alberto L. Sangiovanni-Vincentelli: Period Optimization for Hard Real-time Distributed Automotive Systems. DAC 2007:278-283
4916 Andrei Hagiescu, Unmesh D. Bordoloi, Samarjit Chakraborty, Prahladavaradan Sampath, P. Vignesh V. Ganesan, Sethu Ramesh: Performance Analysis of FlexRay-based ECU Networks. DAC 2007:284-289
4915 Juan R. Pimentel, Jason Paskvan: Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application. DAC 2007:290-293
4914 Zonghua Gu, Xiuqiang He, Mingxuan Yuan: Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking. DAC 2007:294-299
4913 Wei Zhang, Li Shang, Niraj K. Jha: NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture. DAC 2007:300-305
4912 Hamed F. Dadgour, Kaustav Banerjee: Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications. DAC 2007:306-311
4911 Changyun Zhu, Zhenyu (Peter) Gu, Li Shang, Robert P. Dick, Robert G. Knobel: Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors. DAC 2007:312-317
4910 Lei Cheng, Deming Chen, Martin D. F. Wong: GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches. DAC 2007:318-323
4909 Tomasz S. Czajkowski, Stephen Dean Brown: Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits. DAC 2007:324-329
4908 Shahin Golshan, Elaheh Bozorgzadeh: Single-Event-Upset (SEU) Awareness in FPGA Routing. DAC 2007:330-333
4907 Philip Brisk, Ajay K. Verma, Paolo Ienne, Hadi Parandeh-Afshar: Enhancing FPGA Performance for Arithmetic Circuits. DAC 2007:334-337
4906 Ruiming Chen, Hai Zhou: Fast Min-Cost Buffer Insertion under Process Variations. DAC 2007:338-343
4905 Brian Taylor, Larry T. Pileggi: Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks. DAC 2007:344-349
4904 Olivier Rizzo, Hanno Melzner: Concurrent Wire Spreading, Widening, and Filling. DAC 2007:350-353
4903 Min-Chun Tsai, Daniel Zhang, Zongwu Tang: Modeling Litho-Constrained Design Layout. DAC 2007:354-357
4902 Kunhyuk Kang, Keejong Kim, Ahmad E. Islam, Muhammad Ashraful Alam, Kaushik Roy: Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement. DAC 2007:358-363
4901 Wenping Wang, Shengqi Yang, Sarvesh Bhardwaj, Rakesh Vattikonda, Sarma B. K. Vrudhula, Frank Liu, Yu Cao: The Impact of NBTI on the Performance of Combinational and Sequential Circuits. DAC 2007:364-369
4900 Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar: NBTI-Aware Synthesis of Digital Circuits. DAC 2007:370-375
4899 Hartmut Hiller: There Is More Than Moore In Automotive .... DAC 2007:376
4898 Leonid B. Goldgeisser, Ernst Christen, Zhichao Deng: Modeling Safe Operating Area in Hardware Description Languages. DAC 2007:377-382
4897 Dave Ferguson: Autonomous Automobiles: Developing Cars That Drive Themselves. DAC 2007:383
4896 Li-C. Wang, Pouria Bastani, Magdy S. Abadir: Design-Silicon Timing Correlation A Data Mining Perspective. DAC 2007:384-389
4895 Kip Killpack, Chandramouli V. Kashyap, Eli Chiprout: Silicon Speedpath Measurement and Feedback into EDA flows. DAC 2007:390-395
4894 Kanak Agarwal, Sani R. Nassif: Characterizing Process Variation in Nanometer CMOS. DAC 2007:396-399
4893 Makoto Nagata: On-Chip Measurements Complementary to Design Flow for Integrity in SoCs. DAC 2007:400-403
4892 Ajay K. Verma, Philip Brisk, Paolo Ienne: Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits. DAC 2007:404-409
4891 Rebecca L. Collins, Luca P. Carloni: Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System. DAC 2007:410-415
4890 Jordi Cortadella, Michael Kishinevsky: Synchronous Elastic Circuits with Early Evaluation and Token Counterflow. DAC 2007:416-419
4889 Levent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José C. Monteiro: Optimization of Area in Digital FIR Filters using Gate-Level Metrics. DAC 2007:420-423
4888 Igor Vytyaz, David C. Lee, Suihua Lu, Amit Mehrotra, Un-Ku Moon, Kartikeya Mayaram: Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency. DAC 2007:424-429
4887 Henry H. Y. Chan, Zeljko Zilic: Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops. DAC 2007:430-435
4886 Wei Dong, Peng Li: Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning. DAC 2007:436-439
4885 Jaeha Kim, Kevin D. Jones, Mark A. Horowitz: Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch. DAC 2007:440-443
4884 Francine Bacchini, Daniel D. Gajski, Laurent Maillet-Contoz, Haruhisa Kashiwagi, Jack Donovan, Tommi Mäkeläinen, Jack Greenbaum, Rishiyur S. Nikhil: TLM: Crossing Over From Buzz To Adoption. DAC 2007:444-445
4883 Nick Smith, Andrew Chien, Christopher Hegarty, Walden C. Rhines, Alberto L. Sangiovanni-Vincentelli, Frank Winters: Electronics: The New Differential in the Automotive Industry. DAC 2007:446
4882 Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang, Fwu-Juh Huang, Denny Liu: MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs. DAC 2007:447-452
4881 Natarajan Viswanathan, Gi-Joon Nam, Charles J. Alpert, Paul Villarrubia, Haoxing Ren, Chris C. N. Chu: RQL: Global Placement via Relaxed Quadratic Spreading and Linearization. DAC 2007:453-458
4880 Huaizhi Wu, Martin D. F. Wong: Improving Voltage Assignment by Outlier Detection and Incremental Placement. DAC 2007:459-464
4879 Mark Po-Hung Lin, Shyh-Chang Lin: Analog Placement Based on Novel Symmetry-Island Formulation. DAC 2007:465-470
4878 Raimund Kirner, Martin Schoeberl: Modeling the Function Cache for Worst-Case Execution Time Analysis. DAC 2007:471-476
4877 Chung-Fu Kao, Ing-Jer Huang, Chi-Hung Lin: An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration. DAC 2007:477-482
4876 Shufu Mao, Tilman Wolf: Hardware Support for Secure Processing in Embedded Systems. DAC 2007:483-488
4875 Jude Angelo Ambrose, Roshan G. Ragel, Sri Parameswaran: RIJID: Random Code Injection to Mask Power Analysis based Side Channel Attacks. DAC 2007:489-492
4874 Piti Piyachon, Yan Luo: Compact State Machines for High Performance Pattern Matching. DAC 2007:493-496
4873 Qunzeng Liu, Sachin S. Sapatnekar: Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations. DAC 2007:497-502
4872 Choongyeun Cho, Daeik D. Kim, Jonghae Kim, Jean-Olivier Plouchart, Robert Trzcinski: Statistical Framework for Technology-Model-Product Co-Design and Convergence. DAC 2007:503-508
4871 Ying-Yen Chen, Jing-Jia Liou: Extraction of Statistical Timing Profiles Using Test Data. DAC 2007:509-514
4870 Krishnan Sundaresan, Nihar R. Mahapatra: An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires. DAC 2007:515-520
4869 Michael E. Imhof, Christian G. Zoellin, Hans-Joachim Wunderlich, Nicolas Mäding, Jens Leenstra: Scan Test Planning for Power Reduction. DAC 2007:521-526
4868 Xiaoqing Wen, Kohei Miyase, Tatsuya Suzuki, Seiji Kajihara, Yuji Ohsumi, Kewal K. Saluja: Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing. DAC 2007:527-532
4867 Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram: Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design. DAC 2007:533-538
4866 Grzegorz Mrugalski, Janusz Rajski, Dariusz Czysz, Jerzy Tyszer: New Test Data Decompressor for Low Power Applications. DAC 2007:539-544
4865 Razvan Racu, Arne Hamann, Rolf Ernst, Kai Richter: Automotive Software Integration. DAC 2007:545-550
4864 Marco Di Natale: Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions. DAC 2007:551-555
4863 Antal Rajnak, Ajay Kumar: Computer-aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems. DAC 2007:556-561
4862 Kerry Bernstein, Paul Andry, Jerome Cann, Philip G. Emma, David Greenberg, Wilfried Haensch, Mike Ignatowski, Steven J. Koester, John Magerlein, Ruchir Puri, Albert M. Young: Interconnects in the Third Dimension: Design Challenges for 3D ICs. DAC 2007:562-567
4861 Azad Naeemi, Reza Sarvari, James D. Meindl: Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects. DAC 2007:568-573
4860 Jaijeet S. Roychowdhury: Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations. DAC 2007:574-575
4859 Louis Scheffer: CAD Implications of New Interconnect Technologies. DAC 2007:576-581
4858 HyoJung Han, Fabio Somenzi: Alembic: An Efficient Algorithm for CNF Preprocessing. DAC 2007:582-587
4857 Shujun Deng, Jinian Bian, Weimin Wu, Xiaoqing Yang, Yanni Zhao: EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure. DAC 2007:588-593
4856 Ohad Shacham, Karen Yorav: On-The-Fly Resolve Trace Minimization. DAC 2007:594-599
4855 Satrajit Chatterjee, Alan Mishchenko, Robert K. Brayton, Andreas Kuehlmann: On Resolution Proofs for Combinational Equivalence. DAC 2007:600-605
4854 Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang: An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design. DAC 2007:606-611
4853 Krishna Bharath, Ege Engin, Madhavan Swaminathan, Kazuhide Uriu, Toru Yamada: Computationally Efficient Power Integrity Simulation for System-on-Package Applications. DAC 2007:612-617
4852 Hao Yu, Chunta Chu, Lei He: Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design. DAC 2007:618-621
4851 Kiran Puttaswamy, Gabriel H. Loh: Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors. DAC 2007:622-625
4850 Brent Goplen, Sachin S. Sapatnekar: Placement of 3D ICs with Thermal and Interlayer Via Considerations. DAC 2007:626-631
4849 Lauren Sarno, Wen-mei W. Hwu, Craig Lund, Markus Levy, James R. Larus, James Reinders, Gordon Cameron, Chris Lennard, Takashi Yoshimori: Corezilla: Build and Tame the Multicore Beast? DAC 2007:632-633
4848 Ron Weiss: Synthetic biology: from bacteria to stem cells. DAC 2007:634-635
4847 Lingchong You: Engineering synthetic killer circuits in bacteria. DAC 2007:636-637
4846 Jeffrey J. Tabor: Programming Living Cells to Function as Massively Parallel Computers. DAC 2007:638-639
4845 Brian Fett, Jehoshua Bruck, Marc D. Riedel: Synthesizing Stochasticity in Biochemical Systems. DAC 2007:640-645
4844 Talal Bonny, Jörg Henkel: Instruction Splitting for Efficient Code Compression. DAC 2007:646-651
4843 Jui-Chin Chu, Wei-Chun Ku, Shu-Hsuan Chou, Tien-Fu Chen, Jiun-In Guo: An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model. DAC 2007:652-657
4842 Maarten Wiggers, Marco Bekooij, Gerard J. M. Smit: Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs. DAC 2007:658-663
4841 Changjiu Xian, Yung-Hsiang Lu, Zhiyuan Li: Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time. DAC 2007:664-669
4840 Praveen Bhojwani, Rabi N. Mahapatra: A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip. DAC 2007:670-675
4839 Qiang Xu, Yubin Zhang, Krishnendu Chakrabarty: SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects. DAC 2007:676-681
4838 Hiroyuki Iwata, Tomokazu Yoneda, Hideo Fujiwara: A DFT Method for Time Expansion Model at Register Transfer Level. DAC 2007:682-687
4837 Dhiraj Goswami, Kun-Han Tsai, Mark Kassab, Janusz Rajski: Test Generation in the Presence of Timing Exceptions and Constraints. DAC 2007:688-693
4836 Mingoo Seok, Scott Hanson, Dennis Sylvester, David Blaauw: Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design. DAC 2007:694-699
4835 Scott Hanson, Mingoo Seok, Dennis Sylvester, David Blaauw: Nanometer Device Scaling in Subthreshold Circuits. DAC 2007:700-705
4834 Hedi Harizi, Robert HauBler, Markus Olbrich, Erich Barke: Efficient Modeling Techniques for Dynamic Voltage Drop Analysis. DAC 2007:706-711
4833 Ashesh Rastogi, Wei Chen, Sandip Kundu: On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method. DAC 2007:712-715
4832 Yongsoo Joo, Youngjin Cho, Donghwa Shin, Naehyuck Chang: Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory. DAC 2007:716-719
4831 Alex Bobrek, JoAnn M. Paul, Donald E. Thomas: Shared Resource Access Attributes for High-Level Contention Models. DAC 2007:720-725
4830 Akash Kumar, Bart Mesman, Henk Corporaal, Bart D. Theelen, Yajun Ha: A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices. DAC 2007:726-731
4829 Peter Hallschmid, Resve Saleh: Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling. DAC 2007:732-737
4828 Balaji Raman, Samarjit Chakraborty, Wei Tsang Ooi, Santanu Dutta: Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution. DAC 2007:738-743
4827 Francine Bacchini, Alan J. Hu, Tom Fitzpatrick, Rajeev Ranjan, David Lacey, Mercedes Tan, Andrew Piziali, Avi Ziv: Verification Coverage: When is Enough, Enough? DAC 2007:744-745
4826 Shekhar Borkar: Thousand Core ChipsA Technology Perspective. DAC 2007:746-749
4825 Anant Agarwal, Markus Levy: The KILL Rule for Multicore. DAC 2007:750-753
4824 Wen-mei W. Hwu, Shane Ryoo, Sain-Zee Ueng, John H. Kelm, Isaac Gelado, Sam S. Stone, Robert E. Kidd, Sara S. Baghsorkhi, Aqeel Mahesri, Stephanie C. Tsao, Nacho Navarro, Steven S. Lumetta, Matthew I. Frank, Sanjay J. Patel: Implicitly Parallel Programming Models for Thousand-Core Microprocessors. DAC 2007:754-759
4823 John A. Darringer: Multi-Core Design Automation Challenges. DAC 2007:760-764
4822 Kyoung-Hwan Lim, YongHwan Kim, Taewhan Kim: Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture. DAC 2007:765-770
4821 Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil Dutt, Juanjo Noguera: Selective Band width and Resource Management in Scheduling for Dynamically Reconfigurable Architectures. DAC 2007:771-776
4820 Sander Stuijk, Twan Basten, Marc Geilen, Henk Corporaal: Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs. DAC 2007:777-782
4819 Girish Venkataramani, Mihai Budiu, Tiberiu Chelcea, Seth Copen Goldstein: Global Critical Path: A Tool for System-Level Timing Analysis. DAC 2007:783-786
4818 Pramod Chandraiah, Rainer Dömer: Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification. DAC 2007:787-790
4817 Lars Bauer, Muhammad Shafique, Simon Kramer, Jörg Henkel: RISPP: Rotating Instruction Set Processing Platform. DAC 2007:791-796
4816 Paul Morgan, Richard Taylor: ASIP Instruction Encoding for Energy and Area Reduction. DAC 2007:797-800
4815 Christopher Ostler, Karam S. Chatha: Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures. DAC 2007:801-804
4814 Jia Yu, Jingnan Yao, Laxmi N. Bhuyan, Jun Yang: Program Mapping onto Network Processors by Recursive Bipartitioning and Refining. DAC 2007:805-810
4813 Seng Lin Shee, Sri Parameswaran: Design Methodology for Pipelined Heterogeneous Multiprocessor System. DAC 2007:811-816
4812 Frank Liu: A General Framework for Spatial Correlation Modeling in VLSI Design. DAC 2007:817-822
4811 Ritu Singhal, Asha Balijepalli, Anupama R. Subramaniam, Frank Liu, Sani R. Nassif, Yu Cao: Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation. DAC 2007:823-828
4810 Guo Yu, Wei Dong, Zhuo Feng, Peng Li: A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis. DAC 2007:829-834
4809 Ying Zhou, Zhuo Li, Weiping Shi: Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method. DAC 2007:835-840
4808 Giovanni Agosta, Francesco Bruschi, Gerardo Pelosi, Donatella Sciuto: A Unified Approach to Canonical Form-based Boolean Matching. DAC 2007:841-846
4807 Shiyan Hu, Mahesh Ketkar, Jiang Hu: Gate Sizing For Cell Library-Based Designs. DAC 2007:847-852
4806 Xiaoji Ye, Yaping Zhan, Peng Li: Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization. DAC 2007:853-858
4805 Freddy Y. C. Mang, Wenting Hou, Pei-Hsin Ho: Techniques for Effective Distributed Physical Synthesis. DAC 2007:859-864
4804 Yan Zhang, Sudhanva Gurumurthi, Mircea R. Stan: SODA: Sensitivity Based Optimization of Disk Architecture. DAC 2007:865-870
4803 Jianli Zhuo, Chaitali Chakrabarti, Kyungsoo Lee, Naehyuck Chang: Dynamic Power Management with Hybrid Power Sources. DAC 2007:871-876
4802 Saumya Chandra, Kanishka Lahiri, Anand Raghunathan, Sujit Dey: System-on-Chip Power Management Considering Leakage Power Variations. DAC 2007:877-882
4801 Mohammad Ali Ghodrat, Kanishka Lahiri, Anand Raghunathan: Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation. DAC 2007:883-886
4800 Hung-Yi Liu, Wan-Ping Lee, Yao-Wen Chang: A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages. DAC 2007:887-890
4799 Shady Copty, Itai Jaeger, Yoav Katz, Michael Vinov: Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation. DAC 2007:891-895
4798 Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang: Automatic Verification of External Interrupt Behaviors for Microprocessor Design. DAC 2007:896-901
4797 Allon Adir, Sigal Asaf, Laurent Fournier, Itai Jaeger, Ofer Peled: A Framework for the Validation of Processor Architecture Compliance. DAC 2007:902-905
4796 Oleg Petlin, Wilson Snyder: Functional Verification of SiCortex Multiprocessor System-on-a-Chip. DAC 2007:906-909
4795 Lei Cheng, Deming Chen, Martin D. F. Wong: DDBDD: Delay-Driven BDD Synthesis for FPGAs. DAC 2007:910-915
4794 Amilcar do Carmo Lucas, Sven Heithecker, Rolf Ernst: FlexWAFE - A High-end Real-Time Stream Processing Library for FPGAs. DAC 2007:916-921
4793 Catherine L. Zhou, Wai-Chung Tang, Wing-Hang Lo, Yu-Liang Wu: How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs. DAC 2007:922-927
4792 Xin Li, Lawrence T. Pileggi: Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits. DAC 2007:928-933
4791 Kunhyuk Kang, Keejong Kim, Kaushik Roy: Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop. DAC 2007:934-939
4790 Jian Wang, Xin Li, Lawrence T. Pileggi: Parameterized Macromodeling for Analog System-Level Design Exploration. DAC 2007:940-943
4789 Trent McConaghy, Pieter Palmers, Georges G. E. Gielen, Michiel Steyaert: Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies. DAC 2007:944-947
4788 Tao Xu, Krishnendu Chakrabarty: Integrated Droplet Routing in the Synthesis of Microfluidic Biochips. DAC 2007:948-953
4787 Wojciech Maly, Yi-Wei Lin, Malgorzata Marek-Sadowska: OPC-Free and Minimally Irregular IC Design Style. DAC 2007:954-957
4786 Nishant Patil, Jie Deng, H.-S. Philip Wong, Subhasish Mitra: Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits. DAC 2007:958-961
4785 Dmitri Maslov, Sean M. Falconer, Michele Mosca: Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment. DAC 2007:962-965
4784 Tsung-Ching Huang, Huai-Yuan Tseng, Chen-Pang Kung, Kwang-Ting Cheng: Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si: H TFT Scan Driver. DAC 2007:966-969
4783 Shih-Hsu Huang, Chun-Hua Cheng, Chia-Ming Chang, Yow-Tyng Nieh: Clock Period Minimization with Minimum Delay Insertion. DAC 2007:970-975
4782 Yu-Shih Su, Da-Chung Wang, Shih-Chieh Chang, Malgorzata Marek-Sadowska: An Efficient Mechanism for Performance Optimization of Variable-Latency Designs. DAC 2007:976-981
4781 Nikolaos Andrikos, Luciano Lavagno, Davide Pandini, Christos P. Sotiriou: A Fully-Automated Desynchronization Flow for Synchronous Circuits. DAC 2007:982-985
4780 Tiberiu Chelcea, Girish Venkataramani, Seth Copen Goldstein: Self-Resetting Latches for Asynchronous Micro-Pipelines. DAC 2007:986-989
4779 Lauren Sarno, Ron Wilson, Soo-Kwan Eo, Laurent Lestringand, John Goodenough, Guri Stark, Serge Leef, Dave Witt: IP Exchange: I'll Show You Mine if You Show Me Yours. DAC 2007:990-991
4778 Ellen Sentovich: Proceedings of the 43rd Design Automation Conference, DAC 2006, San Francisco, CA, USA, July 24-28, 2006 DAC 2006
4777 Thomas Hartung, Jim Kupec, Ana Hunter, Brad Paulsen, Felicia James, Nick Yu: How will the fabless model survive? DAC 2006:1-2
4776 Doug Josephson: The good, the bad, and the ugly of silicon debug. DAC 2006:3-6
4775 Miron Abramovici, Paul Bradley, Kumar N. Dwarakanath, Peter Levin, Gérard Memmi, Dave Miller: A reconfigurable design-for-debug infrastructure for SoCs. DAC 2006:7-12
4774 Yu-Chin Hsu, Fur-Shing Tsai, Wells Jong, Ying-Tsai Chang: Visibility enhancement for silicon debug. DAC 2006:13-18
4773 Jun Zou, Daniel Mueller, Helmut E. Graeb, Ulf Schlichtmann: A CPPLL hierarchical optimization methodology considering jitter, power and locking time. DAC 2006:19-24
4772 Tom Eeckelaert, Raf Schoofs, Georges G. E. Gielen, Michiel Steyaert, Willy M. C. Sansen: Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard. DAC 2006:25-30
4771 Saurabh K. Tiwary, Pragati K. Tiwary, Rob A. Rutenbar: Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration. DAC 2006:31-36
4770 Tadaaki Tanimoto, Seiji Yamaguchi, Akio Nakata, Teruo Higashino: A real time budgeting method for module-level-pipelined bus based system using bus scenarios. DAC 2006:37-42
4769 Ramkumar Jayaseelan, Haibin Liu, Tulika Mitra: Exploiting forwarding to improve data bandwidth of instruction-set extensions. DAC 2006:43-48
4768 Ilya Issenin, Erik Brockmeyer, Bart Durinck, Nikil Dutt: Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies. DAC 2006:49-52
4767 Xinping Zhu, Wei Qin: Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery. DAC 2006:53-56
4766 Kanak Agarwal, Sani R. Nassif: Statistical analysis of SRAM cell stability. DAC 2006:57-62
4765 Jinjun Xiong, Vladimir Zolotov, Natesan Venkateswaran, Chandu Visweswariah: Criticality computation in parameterized statistical timing. DAC 2006:63-68
4764 Rouwaida Kanj, Rajiv V. Joshi, Sani R. Nassif: Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events. DAC 2006:69-72
4763 Jie Yang, Ethan Cohen, Cyrus Tabery, Norma Rodriguez, Mark Craig: An up-stream design auto-fix flow for manufacturability enhancement. DAC 2006:73-76
4762 G. Singer, Philippe Magarshack, Dennis Buss, F.-C. Hsu, H.-K. Kang: The IC nanometer race -- what will it take to win?. DAC 2006:77-78
4761 David Brier, Raj S. Mitra: Use of C/C++ models for architecture exploration and verification of DSPs. DAC 2006:79-84
4760 Alistair C. Bruce, M. M. Kamal Hashmi, Andrew Nightingale, Steve Beavis, Nizar Romdhane, Christopher K. Lennard: Maintaining consistency between systemC and RTL system designs. DAC 2006:85-89
4759 Stuart Swan: SystemC transaction level models and RTL verification. DAC 2006:90-92
4758 Philippe Georgelin, Venkat Krishnaswamy: Towards a C++-based design methodology facilitating sequential equivalence checking. DAC 2006:93-96
4757 Ehsan Pakbaznia, Farzan Fallah, Massoud Pedram: Charge recycling in MTCMOS circuits: concept and analysis. DAC 2006:97-102
4756 Xin Li, Jiayong Le, Lawrence T. Pileggi: Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions. DAC 2006:103-108
4755 Hyung-Ock Kim, Youngsoo Shin, Hyuk Kim, Iksoo Eo: Physical design methodology of power gating circuits for standard-cell-based design. DAC 2006:109-112
4754 Kaijian Shi, David Howard: Challenges in sleep transistor design and implementation in low-power designs. DAC 2006:113-116
4753 Lei Cheng, Liang Deng, Deming Chen, Martin D. F. Wong: A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction. DAC 2006:117-120
4752 De-Shiuan Chiou, Shih-Hsin Chen, Shih-Chieh Chang, Chingwei Yeh: Timing driven power gating. DAC 2006:121-124
4751 Iyad Al Khatib, Francesco Poletti, Davide Bertozzi, Luca Benini, Mohamed Bechara, Hasan Khalifeh, Axel Jantsch, Rustam Nabiev: A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration. DAC 2006:125-130
4750 Alex K. Jones, Raymond R. Hoare, Swapna R. Dontharaju, Shen Chih Tung, Ralph Sprang, Joshua Fazekas, James T. Cain, Marlin H. Mickle: An automated, reconfigurable, low-power RFID tag. DAC 2006:131-136
4749 Hyung Gyu Lee, Ümit Y. Ogras, Radu Marculescu, Naehyuck Chang: Design space exploration and prototyping for on-chip multimedia applications. DAC 2006:137-142
4748 Kuei-Chung Chang, Jih-Sheng Shen, Tien-Fu Chen: Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs. DAC 2006:143-148
4747 Benjamin N. Lee, Li-C. Wang, Magdy S. Abadir: Refined statistical static timing analysis through. DAC 2006:149-154
4746 Jaskirat Singh, Sachin S. Sapatnekar: Statistical timing analysis with correlated non-gaussian parameters using independent component analysis. DAC 2006:155-160
4745 Wei-Shen Wang, Vladik Kreinovich, Michael Orshansky: Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty. DAC 2006:161-166
4744 Amith Singhee, Claire Fang Fang, James D. Ma, Rob A. Rutenbar: Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools. DAC 2006:167-172
4743 Ron Wilson, Yervant Zorian: Decision-making for complex SoCs in consumer electronic products. DAC 2006:173
4742 A. Yang, R. Chandra, S. Burke, J. A. DeLaCruz, S. Santhanam, U. Ko: Entering the hot zone: can you handle the heat and be cool? DAC 2006:174-175
4741 J. W. McPherson: Reliability challenges for 45nm and beyond. DAC 2006:176-181
4740 Zhihong Liu, Bruce McGaughy, James Z. Ma: Design tools for reliability analysis. DAC 2006:182-187
4739 Uday Reddy Bandi, Murty Dasaka, Pavan K. Kumar: Design in reliability for communication designs. DAC 2006:188-192
4738 T. Pompl, C. Schlünder, M. Hommel, H. Nielen, J. Schneider: Practical aspects of reliability analysis for IC designs. DAC 2006:193-198
4737 Sanjay Pant, Eli Chiprout: Power grid physics and implications for CAD. DAC 2006:199-204
4736 Hao Yu, Yiyu Shi, Lei He: Fast analysis of structured power grid by triangularization based structure preserving model order reduction. DAC 2006:205-210
4735 Praveen Ghanta, Sarma B. K. Vrudhula, Sarvesh Bhardwaj, Rajendran Panda: Stochastic variational analysis of large power grids considering intra-die correlations. DAC 2006:211-216
4734 Min Zhao, Rajendran Panda, Savithri Sundareswaran, Shu Yan, Yuhong Fu: A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming. DAC 2006:217-222
4733 Ziv Nevo, Monica Farkash: Distributed dynamic BDD reordering. DAC 2006:223-228
4732 Qi Zhu, Nathan Kitchen, Andreas Kuehlmann, Alberto L. Sangiovanni-Vincentelli: SAT sweeping with local observability don't-cares. DAC 2006:229-234
4731 Chao Wang, Aarti Gupta, Malay K. Ganai: Predicate learning and selective theory deduction for a difference logic solver. DAC 2006:235-240
4730 Vishnu C. Vimjam, Michael S. Hsiao: Fast illegal state identification for improving SAT-based induction. DAC 2006:241-246
4729 Chirayu S. Amin, Chandramouli V. Kashyap, Noel Menezes, Kip Killpack, Eli Chiprout: A multi-port current source model for multiple-input switching effects in CMOS library cells. DAC 2006:247-252
4728 Hanif Fatemi, Shahin Nazarian, Massoud Pedram: Statistical logic cell delay analysis using a current-based model. DAC 2006:253-256
4727 Ngai Wong, Venkataramanan Balakrishnan: Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation. DAC 2006:257-260
4726 N. Wong, C. K. Chu: A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils. DAC 2006:261-266
4725 Peng Li, Weiping Shi: Model order reduction of linear networks with massive ports via frequency-dependent port packing. DAC 2006:267-272
4724 Nic Mokhoff, Yervant Zorian: Tradeoffs and choices for emerging SoCs in high-end applications. DAC 2006:273
4723 Grant Martin: Overview of the MPSoC design challenge. DAC 2006:274-279
4722 Ahmed Amine Jerraya, Aimen Bouchhima, Frédéric Pétrot: Programming models and HW-SW interfaces abstraction for multi-processor SoC. DAC 2006:280-285
4721 Peter Flake, Simon J. Davidmann, Frank Schirrmeister: System-level exploration tools for MPSoC designs. DAC 2006:286-287
4720 Tsu-Ming Liu, Ching-Che Chung, Chen-Yi Lee, Ting-An Lin, Sheng-Zen Wang: Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications. DAC 2006:288-289
4719 Jyh-Shin Pan, Hao-Cheng Chen, Bing-Yu Hsieh, Hong-Ching Chen, Roger Lee, Ching-Ho Chu, Yuan-Chin Liu, Chuan Liu, Lily Huang, Chang-Long Wu, Meng-Hsueh Lin, Chun-Yiu Lin, Shang-Nien Tsai, Jenn-Ning Yang, Chang-Po Ma, Yung Cheng, Shu-Hung Chou, Hsiu-Chen Peng, Peng-Chuan Huang, Benjamin Chiu, Alex Ho: A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications. DAC 2006:290-291
4718 Toshihiro Hattori, Takahiro Irita, Masayuki Ito, Eiji Yamamoto, Hisashi Kato, Go Sado, Tetsuhiro Yamada, Kunihiko Nishiyama, Hiroshi Yagi, Takao Koike, Yoshihiko Tsuchihashi, Motoki Higashida, Hiroyuki Asano, Izumi Hayashibara, Ken Tatezawa, Yasuhisa Shimazaki, Naozumi Morino, Yoshihiko Yasu, Tadashi Hoshi, Yujiro Miyairi, Kazumasa Yanagisawa, Kenji Hirose, Saneaki Tamaki, Shinichi Yoshioka, Toshifumi Ishii, Yusuke Kanno, Hiroyuki Mizuno, Tetsuya Yamada, Naohiko Irie, Reiko Tsuchihashi, Nobuto Arai, Tomohiro Akiyama, Koji Ohno: Hierarchical power distribution and power management scheme for a single chip mobile processor. DAC 2006:292-295
4717 Mandar Waghmode, Zhuo Li, Weiping Shi: Buffer insertion in large circuits with constructive solution search techniques. DAC 2006:296-301
4716 Yuantao Peng, Xun Liu: Low-power repeater insertion with both delay and slew rate constraints. DAC 2006:302-307
4715 Shiyan Hu, Charles J. Alpert, Jiang Hu, Shrirang K. Karandikar, Zhuo Li, Weiping Shi, Cliff C. N. Sze: Fast algorithms for slew constrained minimum cost buffering. DAC 2006:308-313
4714 Vikram Iyengar, Gary Grise, Mark Taylor: A flexible and scalable methodology for GHz-speed structural test. DAC 2006:314-319
4713 Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram: Timing-based delay test for screening small delay defects. DAC 2006:320-325
4712 Amitava Majumdar, Wei-Yu Chen, Jun Guo: Hold time validation on silicon and the relevance of hazards in timing analysis. DAC 2006:326-331
4711 Alon Gluska: Practical methods in coverage-oriented verification of the merom microprocessor. DAC 2006:332-337
4710 Kanna Shimizu, Sanjay Gupta, Tatsuya Koyama, Takashi Omizo, Jamee Abdulhafiz, Larry McConville, Todd Swanson: Verification of the cell broadband engineTM processor. DAC 2006:338-343
4709 Ilya Wagner, Valeria Bertacco, Todd M. Austin: Shielding against design flaws with field repairable control logic. DAC 2006:344-347
4708 Amir Nahir, Avi Ziv, Roy Emek, Tal Keidar, Nir Ronen: Scheduling-based test-case generation for verification of multimedia SoCs. DAC 2006:348-351
4707 Xiangrong Zhou, Peter Petrov: Rapid and low-cost context-switch through embedded processor customization for real-time and control applications. DAC 2006:352-357
4706 Vivy Suhendra, Tulika Mitra, Abhik Roychoudhury, Ting Chen: Efficient detection and exploitation of infeasible paths for software timing analysis. DAC 2006:358-363
4705 Po-Kuan Huang, Soheil Ghiasi: Leakage-aware intraprogram voltage scaling for embedded processors. DAC 2006:364-369
4704 Anoosh Hosseini, Ashish Parikh, H. T. Chin, Pascal Urard, Emil F. Girczyc, S. Bloch: Building a standard ESL design and verification methodology: is it just a dream? DAC 2006:370-371
4703 Andrew B. Kahng: CAD challenges for leading-edge multimedia designs. DAC 2006:372
4702 Minsik Cho, David Z. Pan: BoxRouter: a new global router based on box expansion and progressive ILP. DAC 2006:373-378
4701 Shiyan Hu, Qiuyang Li, Jiang Hu, Peng Li: Steiner network construction for timing critical nets. DAC 2006:379-384
4700 Yiyu Shi, Paul Mesa, Hao Yu, Lei He: Circuit simulation based obstacle-aware Steiner routing. DAC 2006:385-388
4699 Charles J. Alpert, Andrew B. Kahng, Cliff C. N. Sze, Qinke Wang: Timing-driven Steiner trees are (practically) free. DAC 2006:389-392
4698 Mihalis Psarakis, Dimitris Gizopoulos, Miltiadis Hatzimihail, Antonis M. Paschalis, Anand Raghunathan, Srivaths Ravi: Systematic software-based self-test for pipelined processors. DAC 2006:393-398
4697 Gang Chen, Sudhakar M. Reddy, Irith Pomeranz, Janusz Rajski: A test pattern ordering algorithm for diagnosis with truncated fail data. DAC 2006:399-404
4696 Ahmad A. Al-Yamani: DFT for controlled-impedance I/O buffers. DAC 2006:405-410
4695 Sani R. Nassif, Vijay Pitchumani, N. Rodriguez, Dennis Sylvester, Clive Bittlestone, Riko Radojcic: Variation-aware analysis: savior of the nanometer era? DAC 2006:411-412
4694 Hari Ananthan, Kaushik Roy: A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS. DAC 2006:413-418
4693 Nikhil Jayakumar, Rajesh Garg, Bruce Gamache, Sunil P. Khatri: A PLA based asynchronous micropipelining approach for subthreshold circuit design. DAC 2006:419-424
4692 John Keane, Hanyong Eom, Tae-Hyoung Kim, Sachin S. Sapatnekar, Chris H. Kim: Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing. DAC 2006:425-428
4691 Huaizhi Wu, Martin D. F. Wong, I-Min Liu: Timing-constrained and voltage-island-aware voltage assignment. DAC 2006:429-432
4690 Jason Cong, Zhiru Zhang: An efficient and versatile scheduling algorithm based on SDC formulation. DAC 2006:433-438
4689 Shih-Hsu Huang, Chun-Hua Cheng, Yow-Tyng Nieh, Wei-Chieh Yu: Register binding for clock period minimization. DAC 2006:439-444
4688 Ajay K. Verma, Paolo Ienne: Towards the automatic exploration of arithmetic-circuit architectures. DAC 2006:445-450
4687 Gang Wang, Wenrui Gong, Brian DeRenzi, Ryan Kastner: Design space exploration using time and resource duality with the ant colony optimization. DAC 2006:451-454
4686 Gagan Raj Gupta, Madhur Gupta, Preeti Ranjan Panda: Rapid estimation of control delay from high-level specifications. DAC 2006:455-458
4685 John M. Cohn, Jeong-Taek Kong, Chris Malachowsky, Rich Tobias, B. Traw: Design challenges for next-generation multimedia, game and entertainment platforms. DAC 2006:459
4684 Padmini Gopalakrishnan, Xin Li, Lawrence T. Pileggi: Architecture-aware FPGA placement using metric embedding. DAC 2006:460-465
4683 Sean Safarpour, Andreas G. Veneris, Gregg Baeckler, Richard Yuan: Efficient SAT-based Boolean matching for FPGA technology mapping. DAC 2006:466-471
4682 Joey Y. Lin, Deming Chen, Jason Cong: Optimal simultaneous mapping and clustering for FPGA delay optimization. DAC 2006:472-477
4681 Yu Hu, Yan Lin, Lei He, Tim Tuan: Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction. DAC 2006:478-483
4680 Hiroaki Inoue, Akihisa Ikeno, Masaki Kondo, Junji Sakai, Masato Edahiro: VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals. DAC 2006:484-489
4679 Chen-Hsing Wang, Chih-Yen Lo, Min-Sheng Lee, Jen-Chieh Yeh, Chih-Tsun Huang, Cheng-Wen Wu, Shi-Yu Huang: A network security processor design based on an integrated SOC design and test platform. DAC 2006:490-495
4678 Divya Arora, Anand Raghunathan, Srivaths Ravi, Murugan Sankaradass, Niraj K. Jha, Srimat T. Chakradhar: Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC. DAC 2006:496-501
4677 Roshan G. Ragel, Sri Parameswaran: IMPRES: integrated monitoring for processor reliability and security. DAC 2006:502-505
4676 Reouven Elbaz, Lionel Torres, Gilles Sassatelli, Pierre Guillemin, Michel Bardouillet, Albert Martinez: A parallelized way to provide data encryption and integrity checking on a processor-memory bus. DAC 2006:506-509
4675 Jin S. Zhang, Alan Mishchenko, Robert K. Brayton, Malgorzata Chrzanowska-Jeske: Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability. DAC 2006:510-515
4674 Kuo-Hua Wang: Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection. DAC 2006:516-521
4673 Ashish Kumar Singh, Murari Mani, Ruchir Puri, Michael Orshansky: Gain-based technology mapping for minimum runtime leakage under input vector uncertainty. DAC 2006:522-527
4672 Brian Swahn, Soha Hassoun: Gate sizing: finFETs vs 32nm bulk MOSFETs. DAC 2006:528-531
4671 Alan Mishchenko, Satrajit Chatterjee, Robert K. Brayton: DAG-aware AIG rewriting a fresh look at combinational logic synthesis. DAC 2006:532-535
4670 Björn Debaillie, Bruno Bougard, Gregory Lenoir, Gerd Vandersteen, Francky Catthoor: Energy-scalable OFDM transmitter design and control. DAC 2006:536-541
4669 Rajarshi Mukherjee, Seda Ogrenci Memik: Systematic temperature sensor allocation and placement for microprocessors. DAC 2006:542-547
4668 Amit Kumar, Li Shang, Li-Shiuan Peh, Niraj K. Jha: HybDTM: a coordinated hardware-software approach for dynamic thermal management. DAC 2006:548-553
4667 Wei Wu, Lingling Jin, Jun Yang, Pu Liu, Sheldon X.-D. Tan: A systematic method for functional unit power estimation in microprocessors. DAC 2006:554-557
4666 Felix Bürgin, Flavio Carbognani, Martin Hediger, Hektor Meier, Robert Meyer-Piening, Rafael Santschi, Hubert Kaeslin, Norbert Felber, Wolfgang Fichtner: Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm. DAC 2006:558-561
4665 Jianli Zhuo, Chaitali Chakrabarti, Naehyuck Chang, Sarma B. K. Vrudhula: Extending the lifetime of fuel cell based hybrid systems. DAC 2006:562-567
4664 Youngjin Cho, Naehyuck Chang, Chaitali Chakrabarti, Sarma B. K. Vrudhula: High-level power management of embedded systems with application-specific energy cost functions. DAC 2006:568-573
4663 Yuanfang Hu, Yi Zhu, Hongyu Chen, Ronald L. Graham, Chung-Kuan Cheng: Communication latency aware low power NoC synthesis. DAC 2006:574-579
4662 Deming Chen, Jason Cong, Yiping Fan, Junjuan Xu: Optimality study of resource binding with multi-Vdds. DAC 2006:580-585
4661 Lin Zhong, Bin Wei, Michael J. Sinclair: SMERT: energy-efficient design of a multimedia messaging system for mobile devices. DAC 2006:586-591
4660 Bren Mochocki, Kanishka Lahiri, Srihari Cadambi, Xiaobo Sharon Hu: Signature-based workload estimation for mobile 3D graphics. DAC 2006:592-597
4659 Yan Gu, Samarjit Chakraborty, Wei Tsang Ooi: Games are up for DVFS. DAC 2006:598-603
4658 Ali Iranli, Wonbok Lee, Massoud Pedram: Backlight dimming in power-aware mobile displays. DAC 2006:604-607
4657 Wei-Chung Cheng, Chain-Fu Chao: Minimization for LED-backlit TFT-LCDs. DAC 2006:608-611
4656 Yan Meng, Timothy Sherwood, Ryan Kastner: Leakage power reduction of embedded memories on FPGAs through location assignment. DAC 2006:612-617
4655 David Atienza, Pablo Garcia Del Valle, Giacomo Paci, Francesco Poletti, Luca Benini, Giovanni De Micheli, Jose Manuel Mendias: A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip. DAC 2006:618-623
4654 Georges Nabaa, Navid Azizi, Farid N. Najm: An adaptive FPGA architecture with process variation compensation and reduced leakage. DAC 2006:624-629
4653 Suresh Srinivasan, Prasanth Mangalagiri, Yuan Xie, Narayanan Vijaykrishnan, Karthik Sarpatwari: FLAW: FPGA lifetime awareness. DAC 2006:630-635
4652 Dean D. MacNeil, Edward H. Sargent: Solution-processed infrared photovoltaic devices. DAC 2006:636-638
4651 Rajeevan Amirtharajah, Justin Wenck, Jamie Collier, Jeff Siebert, Bicky Zhou: Circuits for energy harvesting sensor signal processing. DAC 2006:639-644
4650 Joseph A. Paradiso: Systems for human-powered mobile computing. DAC 2006:645-650
4649 Aman Kansal, Jason Hsu, Mani B. Srivastava, Vijay Raghunathan: Harvesting aware power management for sensor networks. DAC 2006:651-656
4648 Jordi Cortadella, Michael Kishinevsky, Bill Grundmann: Synthesis of synchronous elastic architectures. DAC 2006:657-662
4647 Sujan Pandey, Manfred Glesner: Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint. DAC 2006:663-668
4646 Levent Aksoy, Eduardo A. C. da Costa, Paulo F. Flores, José Monteiro: Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming. DAC 2006:669-674
4645 Jason Cong, Yiping Fan, Guoling Han, Wei Jiang, Zhiru Zhang: Behavior and communication co-optimization for systems with sequential communication media. DAC 2006:675-678
4644 Cristian Soviani, Ilija Hadzic, Stephen A. Edwards: Synthesis of high-performance packet processing pipelines. DAC 2006:679-682
4643 Sang-Il Han, Xavier Guerin, Soo-Ik Chae, Ahmed Amine Jerraya: Buffer memory optimization for video codec application modeled in Simulink. DAC 2006:689-694
4642 Pablo Viana, Ann Gordon-Ross, Eamonn J. Keogh, Edna Barros, Frank Vahid: Configurable cache subsetting for fast cache tuning. DAC 2006:695-700
4641 Lei Yang, Haris Lekatsas, Robert P. Dick: High-performance operating system controlled memory compression. DAC 2006:701-704
4640 Vladimir Stojanovic, R. Iris Bahar, Jennifer Dworak, Richard Weiss: A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors. DAC 2006:705-708
4639 Shekhar Y. Borkar, Robert W. Brodersen, Jue-Hsien Chern, Eric Naviasky, D. Saias, Charles Sodini: Tomorrow's analog: just dead or just different? DAC 2006:709-710
4638 Wei Zhang, Niraj K. Jha, Li Shang: NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture. DAC 2006:711-716
4637 Bipul C. Paul, Shinobu Fujita, Masaki Okajima, Thomas Lee: Modeling and analysis of circuit performance of ballistic CNFET. DAC 2006:717-722
4636 Wenjing Rao, Alex Orailoglu, Ramesh Karri: Topology aware mapping of logic functions onto nanowire-based crossbar architectures. DAC 2006:723-726
4635 Reza M. Rad, Mohammad Tehranipoor: A new hybrid FPGA with nanoscale clusters and CMOS routing. DAC 2006:727-730
4634 Saurav Gorai, Saptarshi Biswas, Lovleen Bhatia, Praveen Tiwari, Raj S. Mitra: Directed-simulation assisted formal verification of serial protocol and bridge. DAC 2006:731-736
4633 Kuntal Nanshi, Fabio Somenzi: Guiding simulation with increasingly refined abstract traces. DAC 2006:737-742
4632 Weixin Wu, Michael S. Hsiao: Mining global constraints for improving bounded sequential equivalence checking. DAC 2006:743-748
4631 Jianfeng Luo, Subarna Sinha, Qing Su, Jamil Kawa, Charles Chiang: An IC manufacturing yield model considering intra-die variations. DAC 2006:749-754
4630 Huang-Yu Chen, Mei-Fang Chiang, Yao-Wen Chang, Lumdo Chen, Brian Han: Novel full-chip gridless routing considering double-via insertion. DAC 2006:755-760
4629 Jia Wang, Hai Zhou: Optimal jumper insertion for antenna avoidance under ratio upper-bound. DAC 2006:761-766
4628 Natasa Miskov-Zivanov, Diana Marculescu: MARS-C: modeling and reduction of soft errors in combinational circuits. DAC 2006:767-772
4627 Rajesh Garg, Nikhil Jayakumar, Sunil P. Khatri, Gwan Choi: A design approach for radiation-hard digital electronics. DAC 2006:773-778
4626 Navid Azizi, Farid N. Najm: A family of cells to reduce the soft-error-rate in ternary-CAM. DAC 2006:779-784
4625 Peng Yu, Sean X. Shi, David Z. Pan: Process variation aware OPC with variational lithography modeling. DAC 2006:785-790
4624 Sarvesh Bhardwaj, Sarma B. K. Vrudhula, Praveen Ghanta, Yu Cao: Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits. DAC 2006:791-796
4623 Frank Huebbers, Ali Dasdan, Yehea I. Ismail: Computation of accurate interconnect process parameter values for performance corners under process variations. DAC 2006:797-800
4622 Ke Cao, Sorin Dobre, Jiang Hu: Standard cell characterization considering lithography induced variations. DAC 2006:801-804
4621 J. Bergeron, H. Foster, A. Piziali, R. S. Mitra, Catherine Ahlschlager, D. Stein: Building a verification test plan: trading brute force for finesse. DAC 2006:805-806
4620 Shekhar Borkar: Electronics beyond nano-scale CMOS. DAC 2006:807-808
4619 Kaustav Banerjee, Navin Srivastava: Are carbon nanotubes the future of VLSI interconnections? DAC 2006:809-814
4618 Erwin J. Prinz: The zen of nonvolatile memories. DAC 2006:815-820
4617 Ingo Pill, Simone Semprini, Roberto Cavada, Marco Roveri, Roderick Bloem, Alessandro Cimatti: Formal analysis of hardware requirements. DAC 2006:821-826
4616 Ansuman Banerjee, Bhaskar Pal, Sayantan Das, Abhijeet Kumar, Pallab Dasgupta: Test generation games from formal specifications. DAC 2006:827-832
4615 Lap-Fai Leung, Chi-Ying Tsui: Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems. DAC 2006:833-838
4614 Ümit Y. Ogras, Radu Marculescu: Prediction-based flow control for network-on-chip traffic. DAC 2006:839-844
4613 Srinivasan Murali, David Atienza, Luca Benini, Giovanni De Micheli: A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip. DAC 2006:845-848
4612 Ming Li, Qing-An Zeng, Wen-Ben Jone: DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip. DAC 2006:849-852
4611 Kaushik Sheth, Egino Sarto, Joel McGrath: The importance of adopting a package-aware chip design flow. DAC 2006:853-856
4610 Chirag S. Patel: Silicon carrier for computer systems. DAC 2006:857-862
4609 Ozcan Ozturk, Guilin Chen, Mahmut T. Kandemir: Optimizing code parallelization through a constraint network based approach. DAC 2006:863-868
4608 Benjamin Sheahan, John W. Fattaruso, Jennifer Wong, Karlheinz Muth, Boris Murmann: 425 Gb/s laser driver: design challenges and EDA tool limitations. DAC 2006:863-866
4607 Hamid Hatamkhani, Frank Lambrecht, Vladimir Stojanovic, Chih-Kong Ken Yang: Power-centric design of high-speed I/Os. DAC 2006:867-872
4606 Pierluigi Nuzzo, Geert Van der Plas, Fernando De Bernardinis, Liesbet Van der Perre, Bert Gyselinckx, Pierangelo Terreni: A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW. DAC 2006:873-878
4605 Arthur Nieuwoudt, Tamer Ragheb, Yehia Massoud: SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers. DAC 2006:879-884
4604 Sherif Hammouda, Hazem Said, Mohamed Dessouky, Mohamed Tawfik, Quang Nguyen, Wael M. Badawy, Hazem M. Abbas, Hussein I. Shahein: Chameleon ART: a non-optimization based analog design migration framework. DAC 2006:885-888
4603 Michaël Goffioul, Gerd Vandersteen, Joris Van Driessche, Björn Debaillie, Boris Come: Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP. DAC 2006:889-892
4602 Chia-Jui Hsu, Suren Ramasubbu, Ming-Yung Ko, José Luis Pino, Shuvra S. Bhattacharyya: Efficient simulation of critical synchronous dataflow graphs. DAC 2006:893-898
4601 Sander Stuijk, Marc Geilen, Twan Basten: Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs. DAC 2006:899-904
4600 Wolfgang Klingauf, Robert Günzel, Oliver Bringmann, Pavel Parfuntseu, Mark Burton: GreenBus: a generic interconnect fabric for transaction level modelling. DAC 2006:905-910
4599 Fernando Herrera, Eugenio Villar: A framework for embedded system specification under different models of computation in SystemC. DAC 2006:911-914
4598 Elvinia Riccobene, Patrizia Scandurra, Alberto Rosti, Sara Bocchio: A model-driven design environment for embedded systems. DAC 2006:915-918
4597 Constantin Pistol, Alvin R. Lebeck, Chris Dwyer: Design automation for DNA self-assembled nanostructures. DAC 2006:919-924
4596 William L. Hwang, Fei Su, Krishnendu Chakrabarty: Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*. DAC 2006:925-930
4595 Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang: Placement of digital microfluidic biochips using the t-tree formulation. DAC 2006:931-934
4594 Mark M. Budnik, Arijit Raychowdhury, Aditya Bansal, Kaushik Roy: A high density, carbon nanotube capacitor for decoupling applications. DAC 2006:935-938
4593 Josep Carmona, Jordi Cortadella: State encoding of large asynchronous controllers. DAC 2006:939-944
4592 Chuan Lin, Hai Zhou: An efficient retiming algorithm under setup and hold constraints. DAC 2006:945-950
4591 Kui Wang, Lian Duan, Xu Cheng: ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling. DAC 2006:951-954
4590 Yuichi Nakamura, Mitsuru Tagata, Takumi Okamoto, Shigeyoshi Tawada, Ko Yoshikawa: Budgeting-free hierarchical design method for large scale and high-performance LSIs. DAC 2006:955-958
4589 Azadeh Davoodi, Ankur Srivastava: Variability driven gate sizing for binning yield optimization. DAC 2006:959-964
4588 Quming Zhou, Kartik Mohanram: Elmore model for energy estimation in RC trees. DAC 2006:965-970
4587 Swaroop Ghosh, Saibal Mukhopadhyay, Keejong Kim, Kaushik Roy: Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM. DAC 2006:971-976
4586 Hamed F. Dadgour, Rajiv V. Joshi, Kaustav Banerjee: A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates. DAC 2006:977-982
4585 Saumil Shah, Puneet Gupta, Andrew B. Kahng: Standard cell library optimization for leakage reduction. DAC 2006:983-986
4584 Avnish R. Brahmbhatt, Jingyi Zhang, Qing Wu, Qinru Qiu: Low-power bus encoding using an adaptive hybrid algorithm. DAC 2006:987-990
4583 Gian Luca Loi, Banit Agrawal, Navin Srivastava, Sheng-Chih Lin, Timothy Sherwood, Kaustav Banerjee: A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy. DAC 2006:991-996
4582 Hao Hua, Christopher Mineo, Kory Schoenfliess, Ambarish M. Sule, Samson Melamed, Ravi Jenkal, W. Rhett Davis: Exploring compromises among timing, power and temperature in three-dimensional integrated circuits. DAC 2006:997-1002
4581 Rui Shi, Chung-Kuan Cheng: Efficient escape routing for hexagonal array of high density I/Os. DAC 2006:1003-1008
4580 Rohan Mandrekar, Krishna Bharath, Krishna Srinivasan, Ege Engin, Madhavan Swaminathan: System level signal and power integrity analysis methodology for system-in-package applications. DAC 2006:1009-1012
4579 William Bereza, Yuming Tao, Shoujun Wang, Tad A. Kwasniewski, Rakesh H. Patel: PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations. DAC 2006:1013-1016
4578 Xiaolue Lai, Jaijeet S. Roychowdhury: A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators. DAC 2006:1017-1022
4577 Ying Wei, Alex Doboli: Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling. DAC 2006:1023-1028
4576 Ting Mei, Jaijeet S. Roychowdhury: A robust envelope following method applicable to both non-autonomous and oscillatory circuits. DAC 2006:1029-1034
4575 Guo Yu, Peng Li: Lookup table based simulation and statistical modeling of Sigma-Delta ADCs. DAC 2006:1035-1040
4574 Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown: Clock buffer and wire sizing using sequential programming. DAC 2006:1041-1046
4573 Rakesh Vattikonda, Wenping Wang, Yu Cao: Modeling and minimization of PMOS NBTI effect for robust nanometer design. DAC 2006:1047-1052
4572 Chuanyi Yang, Swagato Chakraborty, Dipanjan Gope, Vikram Jandhyala: A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures. DAC 2006:1053-1056
4571 Eric Karl, David Blaauw, Dennis Sylvester, Trevor N. Mudge: Reliability modeling and management in dynamic microprocessor-based systems. DAC 2006:1057-1060
4570 Shishpal Rawat, Raul Camposano, A. Kahng, Joseph Sawicki, Mike Gianfagna, Naeem Zafar, A. Sharan: DFM: where's the proof of value? DAC 2006:1061-1062
4569 Xiushan Feng, Alan J. Hu: Early cutpoint insertion for high-level software vs RTL formal combinational equivalence verification. DAC 2006:1063-1068
4568 Guy Dupenloup, Thierry Lemeunier, Roland Mayr: Transistor abstraction for the functional verification of FPGAs. DAC 2006:1069-1072
4567 Mohammad Awedh, Fabio Somenzi: Automatic invariant strengthening to prove properties in bounded model checking. DAC 2006:1073-1076
4566 Prakash Mohan Peranandam, Pradeep Kumar Nalla, Jürgen Ruf, Roland J. Weiss, Thomas Kropf, Wolfgang Rosenstiel: Fast falsification based on symbolic bounded property checking. DAC 2006:1077-1082
4565 Mango Chia-Tso Chao, Kwang-Ting Cheng, Seongmoon Wang, Srimat T. Chakradhar, Wenlong Wei: Unknown-tolerance analysis and test-quality control for test response compaction using space compactors. DAC 2006:1083-1088
4564 Grzegorz Mrugalski, Janusz Rajski, Jerzy Tyszer: Test response compactor with programmable selector. DAC 2006:1089-1094
4563 Harald P. E. Vranken, Sandeep Kumar Goel, Andreas Glowatz, Jürgen Schlöffel, Friedrich Hapke: Fault detection and diagnosis with parity trees for space compaction of test responses. DAC 2006:1095-1098
4562 Jeffrey E. Nelson, Jason G. Brown, Rao Desineni, R. D. (Shawn) Blanton: Multiple-detect ATPG based on physical neighborhoods. DAC 2006:1099-1102
4561 Michael D. Moffitt, Aaron N. Ng, Igor L. Markov, Martha E. Pollack: Constraint-driven floorplan repair. DAC 2006:1103-1108
4560 Chiu-Wing Sham, Evangeline F. Y. Young, Chris C. N. Chu: Optimal cell flipping in placement and floorplanning. DAC 2006:1109-1114
4559 Tao Luo, David Newmark, David Z. Pan: A new LP based incremental timing driven placement for high performance designs. DAC 2006:1115-1120
4558 William H. Joyner Jr., Grant Martin, Andrew B. Kahng: Proceedings of the 42nd Design Automation Conference, DAC 2005, San Diego, CA, USA, June 13-17, 2005 DAC 2005
4557 Jay Vleeschhouwer, Warren East, Michael J. Fister, Aart J. de Geus, Walden C. Rhines, Jackson Hu, Rick Cassidy: Differentiate and deliver: leveraging your partners. DAC 2005:1
4556 Subhasish Mitra, Tanay Karnik, Norbert Seifert, Ming Zhang: Logic soft errors in sub-65nm technologies design and CAD challenges. DAC 2005:2-4
4555 William Heidergott: SEU tolerant device, circuit and processor design. DAC 2005:5-10
4554 Diana Marculescu, Emil Talpes: Variability and energy awareness: a microarchitecture-level perspective. DAC 2005:11-16
4553 Peter Petrov, Daniel Tracy, Alex Orailoglu: Energy-effcient physically tagged caches for embedded processors with virtual memory. DAC 2005:17-22
4552 Anish Muttreja, Anand Raghunathan, Srivaths Ravi, Niraj K. Jha: Hybrid simulation for embedded software energy estimation. DAC 2005:23-26
4551 Patrick Schaumont, Bo-Cheng Charles Lai, Wei Qin, Ingrid Verbauwhede: Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design. DAC 2005:27-30
4550 Feng Gao, John P. Hayes: Total power reduction in CMOS circuits via gate sizing and multiple threshold voltages. DAC 2005:31-36
4549 Afshin Abdollahi, Farzan Fallah, Massoud Pedram: An effective power mode transition technique in MTCMOS circuits. DAC 2005:37-42
4548 Nikhil Jayakumar, Sandeep Dhar, Sunil P. Khatri: A self-adjusting scheme to determine the optimum RBB by monitoring leakage currents. DAC 2005:43-46
4547 Lin Yuan, Gang Qu: Enhanced leakage reduction Technique by gate replacement. DAC 2005:47-50
4546 Ning Dong, Jaijeet S. Roychowdhury: Automated nonlinear Macromodelling of output buffers for high-speed digital applications. DAC 2005:51-56
4545 Ying Wei, Alex Doboli: Systematic development of analog circuit structural macromodels through behavioral model decoupling. DAC 2005:57-62
4544 Mengmeng Ding, Ranga Vemuri: A combined feasibility and performance macromodel for analog circuits. DAC 2005:63-68
4543 Francine Bacchini, David Maliniak, Terry Doherty, Peter McShane, Suhas A. Pai, Sriram Sundararajan, Soo-Kwan Eo, Pascal Urard: ESL: building the bridge between systems to silicon. DAC 2005:69-70
4542 Hongliang Chang, Vladimir Zolotov, Sambasivan Narayan, Chandu Visweswariah: Parameterized block-based statistical timing analysis with non-gaussian parameters, nonlinear delay functions. DAC 2005:71-76
4541 Yaping Zhan, Andrzej J. Strojwas, Xin Li, Lawrence T. Pileggi, David Newmark, Mahesh Sharma: Correlation-aware statistical timing analysis with non-gaussian delay distributions. DAC 2005:77-82
4540 Lizheng Zhang, Weijen Chen, Yuhen Hu, John A. Gubner, Charlie Chung-Ping Chen: Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model. DAC 2005:83-88
4539 Vishal Khandelwal, Ankur Srivastava: A general framework for accurate statistical timing analysis considering correlations. DAC 2005:89-94
4538 Feihui Li, Mahmut T. Kandemir: Locality-conscious workload assignment for array-based computations in MPSOC architectures. DAC 2005:95-100
4537 Stefan Valentin Gheorghita, Sander Stuijk, Twan Basten, Henk Corporaal: Automatic scenario detection for improved WCET estimation. DAC 2005:101-104
4536 Jungeun Kim, Taewhan Kim: Memory access optimization through combined code scheduling, memory allocation, and array binding in embedded system design. DAC 2005:105-110
4535 Ravindra Jejurikar, Rajesh K. Gupta: Dynamic slack reclamation with procrastination scheduling in real-time embedded systems. DAC 2005:111-116
4534 Erik H. Volkerink, Subhasish Mitra: Response compaction with any number of unknowns using a new LFSR architecture. DAC 2005:117-122
4533 Qiang Xu, Nicola Nicolici, Krishnendu Chakrabarty: Multi-frequency wrapper design and optimization for embedded cores under average power constraints. DAC 2005:123-128
4532 Irith Pomeranz: N-detection under transparent-scan. DAC 2005:129-134
4531 Bo Yang, Kaijie Wu, Ramesh Karri: Secure scan: a design-for-test architecture for crypto chips. DAC 2005:135-140
4530 Chenggang Xu, Ranjit Gharpurey, Terri S. Fiez, Kartikeya Mayaram: A green function-based parasitic extraction method for inhomogeneous substrate layers. DAC 2005:141-146
4529 Xin Hu, Jung Hoon Lee, Jacob White, Luca Daniel: Analysis of full-wave conductor system impedance over substrate using novel integration techniques. DAC 2005:147-152
4528 Michael W. Beattie, Hui Zheng, Anirudh Devgan, Byron Krauter: Spatially distributed 3D circuit models. DAC 2005:153-158
4527 Dipanjan Gope, Indranil Chowdhury, Vikram Jandhyala: DiMES: multilevel fast direct solver based on multipole expansions for parasitic extraction of massively coupled 3D microelectronic structures. DAC 2005:159-162
4526 Rong Jiang, Yi-Hao Chang, Charlie Chung-Ping Chen: ICCAP: a linear time sparse transformation and reordering algorithm for 3D BEM capacitance extraction. DAC 2005:163-166
4525 Dennis Wassung, Yervant Zorian, Magdy S. Abadir, Mark Bapst, Colin Harris: Choosing flows and methodologies for SoC design. DAC 2005:167
4524 Naveed A. Sherwani, Susan Lippincott Mack, Alex Alexanian, Premal Buch, Carlo Guardiani, Harold Lehon, Peter Rabkin, Atul Sharan: DFM rules! DAC 2005:168-169
4523 Hang Li, Zhenyu Qi, Sheldon X.-D. Tan, Lifeng Wu, Yici Cai, Xianlong Hong: Partitioning-based approach to fast on-chip decap budgeting and minimization. DAC 2005:170-175
4522 Yongqiang Lu, Cliff C. N. Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu: Navigating registers in placement for clock network minimization. DAC 2005:176-181
4521 Yow-Tyng Nieh, Shih-Hsu Huang, Sheng-Yu Hsu: Minimizing peak current via opposite-phase clock tree. DAC 2005:182-185
4520 Haihua Su, David Widiger, Chandramouli V. Kashyap, Frank Liu, Byron Krauter: A noise-driven effective capacitance method with fast embedded noise rule calculation for functional noise analysis. DAC 2005:186-189
4519 Chong Zhao, Yi Zhao, Sujit Dey: Constraint-aware robustness insertion for optimal noise-tolerance enhancement in VLSI circuits. DAC 2005:190-195
4518 Rajarshi Mukherjee, Seda Ogrenci Memik, Gokhan Memik: Temperature-aware resource allocation and binding in high-level synthesis. DAC 2005:196-201
4517 Xiaoyong Tang, Hai Zhou, Prithviraj Banerjee: Leakage power optimization with dual-Vth library in high-level synthesis. DAC 2005:202-207
4516 Zhenyu (Peter) Gu, Jia Wang, Robert P. Dick, Hai Zhou: Incremental exploration of the combined physical and behavioral design space. DAC 2005:208-213
4515 Mohsen Saneei, Ali Afzali-Kusha, Zainalabedin Navabi: Sign bit reduction encoding for low power applications. DAC 2005:214-217
4514 Tingyuan Nie, Tomoo Kisaka, Masahiko Toyonaga: A watermarking system for IP protection by a post layout incremental router. DAC 2005:218-221
4513 Kris Tiri, David D. Hwang, Alireza Hodjat, Bo-Cheng Lai, Shenglin Yang, Patrick Schaumont, Ingrid Verbauwhede: A side-channel leakage free coprocessor IC in 0.18µm CMOS for embedded AES-based cryptographic and biometric processing. DAC 2005:222-227
4512 Kris Tiri, Ingrid Verbauwhede: Simulation models for side-channel information leaks. DAC 2005:228-233
4511 Young H. Cho, William H. Mangione-Smith: A pattern matching coprocessor for network security. DAC 2005:234-239
4510 Tomás Balderas-Contreras, René Cumplido: High performance encryption cores for 3G networks. DAC 2005:240-243
4509 Pallav Gupta, Srivaths Ravi, Anand Raghunathan, Niraj K. Jha: Efficient fingerprint-based user authentication for embedded systems. DAC 2005:244-247
4508 Yanhong Liu, Samarjit Chakraborty, Wei Tsang Ooi: Approximate VCCs: a new characterization of multimedia workloads for system-level MpSoC design. DAC 2005:248-253
4507 Christian Sauer, Matthias Gries, Sören Sonntag: Modular domain-specific implementation and exploration framework for embedded software platforms. DAC 2005:254-259
4506 Xi Chen, Abhijit Davare, Harry Hsieh, Alberto L. Sangiovanni-Vincentelli, Yosinori Watanabe: Simulation based deadlock analysis for system level designs. DAC 2005:260-265
4505 Sorin Manolache, Petru Eles, Zebo Peng: Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC. DAC 2005:266-269
4504 Andrey V. Zykov, Elias Mizan, Margarida F. Jacome, Gustavo de Veciana, Ajay Subramanian: High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs. DAC 2005:270-273
4503 Nic Mokhoff, Yervant Zorian, Kamalesh N. Ruparel, Hao Nham, Francesco Pessolano, Kee Sup Kim: How to determine the necessity for emerging solutions. DAC 2005:274-275
4502 David G. Chinnery, Kurt Keutzer: Closing the power gap between ASIC and custom: an ASIC perspective. DAC 2005:275-280
4501 Andrew Chang, William J. Dally: Explaining the gap between ASIC and custom power: a custom perspective. DAC 2005:281-284
4500 Ruchir Puri, Leon Stok, Subhrajit Bhattacharya: Keeping hot chips cool. DAC 2005:285-288
4499 Navraj Nandra, Phil Dworsky, Rick Merritt, John F. D'Ambrosia, Adam Healey, Boris Litinsky, John Stonick, Joe Abler: Interconnects are moving from MHz->GHz should you be afraid?: or my giga hertz, does yours?. DAC 2005:289-290
4498 Jean-Samuel Chenard, Chun Yiu Chu, Zeljko Zilic, Milica Popovic: Design methodology for wireless nodes with printed antennas. DAC 2005:291-296
4497 Yan Meng, Andrew P. Brown, Ronald A. Iltis, Timothy Sherwood, Hua Lee, Ryan Kastner: MP core: algorithm and design techniques for efficient channel estimation in wireless applications. DAC 2005:297-302
4496 Wolfgang Eberle, Bruno Bougard, Sofie Pollin, Francky Catthoor: From myth to methodology: cross-layer design for energy-efficient wireless communication. DAC 2005:303-308
4495 Murari Mani, Anirudh Devgan, Michael Orshansky: An efficient algorithm for statistical minimization of total power under timing yield constraints. DAC 2005:309-314
4494 Jaskirat Singh, Vidyasagar Nookala, Zhi-Quan Luo, Sachin S. Sapatnekar: Robust gate sizing by geometric programming. DAC 2005:315-320
4493 Aseem Agarwal, Kaviraj Chopra, David Blaauw, Vladimir Zolotov: Circuit optimization using statistical static timing analysis. DAC 2005:321-324
4492 Bor-Yiing Su, Yao-Wen Chang: An exact jumper insertion algorithm for antenna effect avoidance/fixing. DAC 2005:325-328
4491 Kingshuk Karuri, Mohammad Abdullah Al Faruque, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr: Fine-grained application source code profiling for ASIP design. DAC 2005:329-334
4490 Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. Dutt: Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration. DAC 2005:335-340
4489 Ho Young Kim, Tag Gon Kim: Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse. DAC 2005:341-344
4488 Dohyung Kim, Youngmin Yi, Soonhoi Ha: Trace-driven HW/SW cosimulation using virtual synchronization technique. DAC 2005:345-348
4487 Sani R. Nassif, Paul S. Zuchowski, Claude Moughanni, Mohamed Moosa, Stephen D. Posluszny, Ward Vercruysse: The Titanic: what went wrong! DAC 2005:349-350
4486 Francine Bacchini, Jan M. Rabaey, Allan Cox, Frank Lane, Rudy Lauwereins, Ulrich Ramacher, David Witt: Wireless platforms: GOPS for cents and MilliWatts. DAC 2005:351-352
4485 V. Kheterpal, Vyacheslav Rovner, T. G. Hersan, D. Motiani, Y. Takegawa, Andrzej J. Strojwas, Lawrence T. Pileggi: Design methodology for IC manufacturability based on regular logic-bricks. DAC 2005:353-358
4484 Jie Yang, Luigi Capodieci, Dennis Sylvester: Advanced timing analysis based on post-OPC extraction of critical dimensions. DAC 2005:359-364
4483 Puneet Gupta, Andrew B. Kahng, Youngmin Kim, Dennis Sylvester: Advanced Timing Analysis Based on Post-OPC Extraction of Critical Dimensions. DAC 2005:365-368
4482 Joydeep Mitra, Peng Yu, David Zhigang Pan: RADAR: RET-aware detailed routing using fast lithography simulations. DAC 2005:369-372
4481 Tsutomu Sasao, Munehiro Matsuura: BDD representation for incompletely specifiedvmultiple-output logic functions and its applications to functional decomposition. DAC 2005:373-378
4480 Afshin Abdollahi, Massoud Pedram: A new canonical form for fast boolean matching in logic synthesis and verification. DAC 2005:379-384
4479 Xiao Yu Li, Matthias F. M. Stallmann, Franc Brglez: Effective bounding techniques for solving unate and binate covering problems. DAC 2005:385-390
4478 Yayun Wan, Jaijeet S. Roychowdhury: Operator-based model-order reduction of linear periodically time-varying systems. DAC 2005:391-396
4477 V. Vasudevan: Simulation of the effects of timing jitter in track-and-hold and sample-and-hold circuits. DAC 2005:397-402
4476 Saurabh K. Tiwary, Rob A. Rutenbar: Scalable trajectory methods for on-demand analog macromodel extraction. DAC 2005:403-408
4475 William Krenik, Anuj Batra: Cognitive radio techniques for wide area networks. DAC 2005:409-412
4474 Jeffrey M. Gilbert, Won-Joon Choi, Qinfang Sun: MIMO technology for advanced wireless local area networks. DAC 2005:413-415
4473 Clark T.-C. Nguyen: RF MEMS in wireless architectures. DAC 2005:416-420
4472 Paul Metzgen, Dominic Nancekievill: Multiplexer restructuring for FPGA implementation cost reduction. DAC 2005:421-426
4471 Andrew C. Ling, Deshanand P. Singh, Stephen Dean Brown: FPGA technology mapping: a study of optimality. DAC 2005:427-432
4470 Deshanand P. Singh, Valavan Manohararajah, Stephen Dean Brown: Incremental retiming for FPGA physical synthesis. DAC 2005:433-438
4469 Kenneth Eguro, Scott Hauck, Akshay Sharma: Architecture-adaptive range limit windowing for simulated annealing FPGA placement. DAC 2005:439-444
4468 Himanshu Jain, Daniel Kroening, Natasha Sharygina, Edmund M. Clarke: Word level predicate abstraction and refinement for verifying RTL verilog. DAC 2005:445-450
4467 Ganapathy Parthasarathy, Madhu K. Iyer, Kwang-Ting Cheng, Forrest Brewer: Structural search for RTL with predicate learning. DAC 2005:451-456
4466 Markus Wedler, Dominik Stoffel, Wolfgang Kunz: Normalization at the arithmetic bit level. DAC 2005:457-462
4465 Hari Mony, Jason Baumgartner, Viresh Paruthi, Robert Kanzelman: Exploiting suspected redundancy without proving it. DAC 2005:463-466
4464 Debashis Sahoo, Jawahar Jain, Subramanian K. Iyer, David L. Dill, E. Allen Emerson: Multi-threaded reachability. DAC 2005:467-470
4463 Grace Nordin, Peter A. Milder, James C. Hoe, Markus Püschel: Automatic generation of customized discrete fourier transform IPs. DAC 2005:471-474
4462 Shih-Hsu Huang, Yow-Tyng Nieh, Feng-Pin Lu: Race-condition-aware clock skew scheduling. DAC 2005:475-478
4461 Swarup Bhunia, Nilanjan Banerjee, Qikai Chen, Hamid Mahmoodi-Meimand, Kaushik Roy: A novel synthesis approach for active leakage power reduction using dynamic supply gating. DAC 2005:479-484
4460 Kundan Nepal, R. Iris Bahar, Joseph L. Mundy, William R. Patterson, Alexander Zaslavsky: Designing logic circuits for probabilistic computation in the presence of noise. DAC 2005:485-490
4459 Peggy B. McGee, Steven M. Nowick: A lattice-based framework for the classification and design of asynchronous pipelines. DAC 2005:491-496
4458 King Ho Tam, Lei He: Power optimal dual-Vdd buffered tree considering buffer stations and blockages. DAC 2005:497-502
4457 Brent Goplen, Prashant Saxena, Sachin S. Sapatnekar: Net weighting to reduce repeater counts during placement. DAC 2005:503-508
4456 Cliff C. N. Sze, Charles J. Alpert, Jiang Hu, Weiping Shi: Path based buffer insertion. DAC 2005:509-514
4455 Haoxing Ren, David Zhigang Pan, Charles J. Alpert, Paul Villarrubia: Diffusion-based placement migration. DAC 2005:515-520
4454 Francine Bacchini, Gabe Moretti, Harry Foster, Janick Bergeron, Masayuki Nakamura, Shrenik Mehta, Laurent Ducousso: Is methodology the highway out of verification hell? DAC 2005:521-522
4453 Hongliang Chang, Sachin S. Sapatnekar: Full-chip analysis of leakage power under process variations, including spatial correlations. DAC 2005:523-528
4452 Navid Azizi, Muhammad M. Khellah, Vivek De, Farid N. Najm: Variations-aware low-power design with voltage scaling. DAC 2005:529-534
4451 Ashish Srivastava, Saumil Shah, Kanak Agarwal, Dennis Sylvester, David Blaauw, Stephen W. Director: Accurate and efficient gate-level parametric yield estimation considering correlated variations in leakage power and performance. DAC 2005:535-540
4450 Sarvesh Bhardwaj, Sarma B. K. Vrudhula: Leakage minimization of nano-scale circuits in the presence of systematic and random variations. DAC 2005:541-546
4449 Pascal Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Yeo, B. Gupta: A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3). DAC 2005:547-548
4448 Philippe Royannez, Hugh Mair, Franck Dahan, Mike Wagner, Mark Streeter, Laurent Bouetel, Joel Blasquez, H. Clasen, G. Semino, Julie Dong, D. Scott, B. Pitts, Claudine Raibaut, Uming Ko: A design platform for 90-nm leakage reduction techniques. DAC 2005:549-550
4447 Arun Natarajan, Abbas Komijani, Ali Hajimiri: A 24 GHz phased-array transmitter in 0.18µm CMOS. DAC 2005:551-552
4446 Taeweon Suh, Daehyun Kim, Hsien-Hsin S. Lee: Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs. DAC 2005:553-558
4445 Jongman Kim, Dongkook Park, Theo Theocharides, Narayanan Vijaykrishnan, Chita R. Das: A low latency router supporting adaptivity for on-chip interconnects. DAC 2005:559-564
4444 Sudeep Pasricha, Nikil D. Dutt, Elaheh Bozorgzadeh, Mohamed Ben-Romdhane: Floorplan-aware automated synthesis of bus-based communication architectures. DAC 2005:565-570
4443 Krishna Sekar, Kanishka Lahiri, Anand Raghunathan, Sujit Dey: FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology. DAC 2005:571-574
4442 Sven Heithecker, Rolf Ernst: Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements. DAC 2005:575-578
4441 Vidyasagar Nookala, Ying Chen, David J. Lilja, Sachin S. Sapatnekar: Microarchitecture-aware floorplanning using a statistical design of experiments approach. DAC 2005:579-584
4440 Zhong Xiu, Rob A. Rutenbar: Timing-driven placement by grid-warping. DAC 2005:585-591
4439 Ulrich Brenner, Markus Struzyna: Faster and better global placement by a new transportation algorithm. DAC 2005:591-596
4438 Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang, Sao-Jie Chen: Multilevel full-chip routing for the X-based architecture. DAC 2005:597-602
4437 David P. Magee: Matlab extensions for the development, testing and verification of real-time DSP software. DAC 2005:603-606
4436 Tejas M. Bhatt, Dennis McCain: Matlab as a development environment for FPGA design. DAC 2005:607-610
4435 Tim Fox, Lou Covey, Susan Mack, David Heacock, Ed P. Huijbregts, Vess Johnson, Avner Kornfeld, Andrew Yang, Paul S. Zuchowski: Should our power approach be current? DAC 2005:611
4434 Ali Iranli, Massoud Pedram: DTM: dynamic tone mapping for backlight scaling. DAC 2005:612-617
4433 Dexin Li, Pai H. Chou: Application/architecture power co-optimization for embedded systems powered by renewable sources. DAC 2005:618-623
4432 Le Yan, Lin Zhong, Niraj K. Jha: User-perceived latency driven voltage scaling for interactive applications. DAC 2005:624-627
4431 Jianli Zhuo, Chaitali Chakrabarti: System-level energy-efficient dynamic task scheduling. DAC 2005:628-631
4430 Yang Xu, Kan-Lin Hsiung, Xin Li, Ivan Nausieda, Stephen P. Boyd, Lawrence T. Pileggi: OPERA: optimization with ellipsoidal uncertainty for robust analog IC design. DAC 2005:632-637
4429 Jihong Ren, Mark R. Greenstreet: A unified optimization framework for equalization filter synthesis. DAC 2005:638-643
4428 Sambuddha Bhattacharya, Nuttorn Jangkrajarng, C.-J. Richard Shi: Template-driven parasitic-aware optimization of analog integrated circuit layouts. DAC 2005:644-647
4427 Arthur Nieuwoudt, Yehia Massoud: Multi-level approach for integrated spiral inductor optimization. DAC 2005:648-651
4426 Chirayu S. Amin, Noel Menezes, Kip Killpack, Florentin Dartu, Umakanta Choudhury, Nagib Hakim, Yehea I. Ismail: Statistical static timing analysis: how simple can we get? DAC 2005:652-657
4425 Yu Cao, Lawrence T. Clark: Mapping statistical process variations toward circuit performance variability: an analytical modeling approach. DAC 2005:658-663
4424 Peng Li: Power grid simulation via efficient sampling-based sensitivity analysis and hierarchical symbolic relaxation. DAC 2005:664-669
4423 Yaron Wolfsthal, Rebecca M. Gott: Formal verification: is it real enough? DAC 2005:670-671
4422 Umberto Rossi: Can we really do without the support of formal methods in the verification of large designs? DAC 2005:672-673
4421 Prosenjit Chatterjee: Streamline verification process with formal property verification to meet highly compressed design cycle. DAC 2005:674-677
4420 Seraj Ahmad, Rabi N. Mahapatra: TCAM enabled on-chip logic minimization. DAC 2005:678-683
4419 Sergiu Nedevschi, Rabin K. Patra, Eric A. Brewer: Hardware speech recognition for user interfaces in low cost, low power devices. DAC 2005:684-689
4418 Guangyu Chen, Mahmut T. Kandemir: Improving java virtual machine reliability for memory-constrained embedded systems. DAC 2005:690-695
4417 Corey Goldfeder: Frequency-based code placement for embedded multiprocessors. DAC 2005:696-699
4416 Joel Coburn, Srivaths Ravi, Anand Raghunathan: Power emulation: a new paradigm for power estimation. DAC 2005:700-705
4415 John Wei, Chris Rowen: Implementing low-power configurable processors: practical options and tradeoffs. DAC 2005:706-711
4414 Yan Luo, Jia Yu, Jun Yang, Laxmi N. Bhuyan: Low power network processor design using clock gating. DAC 2005:712-715
4413 Nikhil Jayakumar, Sunil P. Khatri: A variation tolerant subthreshold design approach. DAC 2005:716-719
4412 Yan Lin, Lei He: Leakage efficient chip-level dual-Vdd assignment with time slack allocation for FPGA power reduction. DAC 2005:720-725
4411 Marvin Tom, Guy G. Lemieux: Logic block clustering of large designs for channel-width constrained FPGAs. DAC 2005:726-731
4410 Antonio Carlos Schneider Beck, Luigi Carro: Dynamic reconfiguration with binary translation: breaking the ILP barrier with software compatibility. DAC 2005:732-737
4409 Malay K. Ganai, Aarti Gupta, Pranav Ashar: Beyond safety: customized SAT-based model checking. DAC 2005:738-743
4408 Domagoj Babic, Jesse D. Bingham, Alan J. Hu: Efficient SAT solving: beyond supercubes. DAC 2005:744-749
4407 HoonSang Jin, Fabio Somenzi: Prime clauses for fast enumeration of satisfying assignments to boolean circuits. DAC 2005:750-753
4406 Liang Zhang, Mukul R. Prasad, Michael S. Hsiao, Thomas Sidle: Dynamic abstraction using SAT-based BMC. DAC 2005:754-757
4405 N. S. Nagaraj, Tom Bonifield, Abha Singh, Clive Bittlestone, Usha Narasimha, Viet Le, Anthony M. Hill: BEOL variability and impact on RC extraction. DAC 2005:758-759
4404 Carlo Guardiani, Massimo Bertoletti, Nicola Dragone, Marco Malcotti, Patrick McNamara: An effective DFM strategy requires accurate process and IP pre-characterization. DAC 2005:760-761
4403 James Tschanz, Keith A. Bowman, Vivek De: Variation-tolerant circuits: circuit solutions and techniques. DAC 2005:762-763
4402 Farid N. Najm: On the need for statistical timing analysis. DAC 2005:764-765
4401 David Blaauw, Kaviraj Chopra: CAD tools for variation tolerance. DAC 2005:766
4400 Matt Nowak, Riko Radojcic: Are there economic benefits in DFM? DAC 2005:767-768
4399 Allon Adir, Hezi Azatchi, Eyal Bin, Ofer Peled, Kirill Shoikhet: A generic micro-architectural test plan approach for microprocessor verification. DAC 2005:769-774
4398 Sudheendra Hangal, Naveen Chandra, Sridhar Narayanan, Sandeep Chakravorty: IODINE: a tool to automatically infer dynamic invariants for hardware designs. DAC 2005:775-778
4397 Allon Adir, Yaron Arbetman, Bella Dubrov, Yossi Lichtenstein, Michal Rimon, Michael Vinov, Massimo A. Calligaro, Andrew Cofler, Gabriel Duffy: VLIW: a case study of parallelism verification. DAC 2005:779-782
4396 Ilya Wagner, Valeria Bertacco, Todd M. Austin: StressTest: an automatic approach to test generation via activity monitors. DAC 2005:783-788
4395 Sadik Ezer, Scott Johnson: Smart diagnostics for configurable processor verification. DAC 2005:789-794
4394 Yongseok Cheon, Pei-Hsin Ho, Andrew B. Kahng, Sherief Reda, Qinke Wang: Power-aware placement. DAC 2005:795-800
4393 Amit Chowdhary, Karthik Rajagopal, Satish Venkatesan, Tung Cao, Vladimir Tiourin, Yegna Parasuram, Bill Halpin: How accurately can we model timing in a placement engine? DAC 2005:801-806
4392 Hiran Tennakoon, Carl Sechen: Efficient and accurate gate sizing with piecewise convex delay models. DAC 2005:807-812
4391 Yuantao Peng, Xun Liu: Freeze: engineering a fast repeater insertion solver for power minimization using the ellipsoid method. DAC 2005:813-818
4390 Marc Geilen, Twan Basten, Sander Stuijk: Minimising buffer requirements of synchronous dataflow graphs with model checking. DAC 2005:819-824
4389 Fei Su, Krishnendu Chakrabarty: Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips. DAC 2005:825-830
4388 Jianwen Zhu: Towards scalable flow and context sensitive pointer analysis. DAC 2005:831-836
4387 Dong-U Lee, Altaf Abdul Gaffar, Oskar Mencer, Wayne Luk: MiniBit: bit-width optimization via affine arithmetic. DAC 2005:837-840
4386 Bin Wu, Jianwen Zhu, Farid N. Najm: A non-parametric approach for dynamic range estimation of nonlinear systems. DAC 2005:841-844
4385 Seiji Kajihara, Masayasu Fukunaga, Xiaoqing Wen, Toshiyuki Maeda, Shuji Hamada, Yasuo Sato: Path delay test compaction with process variation tolerance. DAC 2005:845-850
4384 Rasit Onur Topaloglu, Alex Orailoglu: A DFT approach for diagnosis and process variation-aware structural test of thermometer coded current steering DACs. DAC 2005:851-856
4383 Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel, Magali Bastian: Resistive-open defect injection in SRAM core-cell: analysis and comparison between 0.13 µm and 90 nm technologies. DAC 2005:857-862
4382 Yannick Monnet, Marc Renaudin, Régis Leveugle: Asynchronous circuits transient faults sensitivity evaluation. DAC 2005:863-868
4381 Daniel Mueller, Guido Stehr, Helmut E. Graeb, Ulf Schlichtmann: Deterministic approaches to analog performance space exploration (PSE). DAC 2005:869-874
4380 Fernando De Bernardinis, Pierluigi Nuzzo, Alberto L. Sangiovanni-Vincentelli: Mixed signal design space exploration through analog platforms. DAC 2005:875-880
4379 Georges G. E. Gielen, Trent McConaghy, Tom Eeckelaert: Performance space modeling for hierarchical synthesis of analog integrated circuits. DAC 2005:881-886
4378 Ron Wilson, Joe Gianelli, Chris Hamlin, Ken McElvain, Steve Leibson, Ivo Bolson, Rich Tobias, Raul Camposano: Structured/platform ASIC apprentices: which platform will survive your board room? DAC 2005:887-888
4377 Luis Alejandro Cortés, Petru Eles, Zebo Peng: Quasi-static assignment of voltages and optional cycles for maximizing rewards in real-time systems with energy c-onstraints. DAC 2005:889-894
4376 Yongseok Choi, Naehyuck Chang, Taewhan Kim: DC-DC converter-aware power management for battery-operated embedded systems. DAC 2005:895-900
4375 Ravishankar Rao, Sarma B. K. Vrudhula: Energy optimal speed control of devices with discrete speed sets. DAC 2005:901-904
4374 Yan Zhang, Zhijian Lu, John Lach, Kevin Skadron, Mircea R. Stan: Optimal procrastinating voltage scheduling for hard real-time systems. DAC 2005:905-908
4373 Jennifer L. Wong, Farinaz Koushanfar, Miodrag Potkonjak: Flexible ASIC: shared masking for multiple media processors. DAC 2005:909-914
4372 Lerong Cheng, Phoebe Wong, Fei Li, Yan Lin, Lei He: Device and architecture co-optimization for FPGA power reduction. DAC 2005:915-920
4371 Aman Gayasen, Narayanan Vijaykrishnan, Mary Jane Irwin: Exploring technology alternatives for nano-scale FPGA interconnects. DAC 2005:921-926
4370 Chirayu S. Amin, Yehea I. Ismail, Florentin Dartu: Piece-wise approximations of RLCK circuit responses using moment matching. DAC 2005:927-932
4369 Kin Cheong Sou, Alexandre Megretski, Luca Daniel: A quasi-convex optimization approach to parameterized model order reduction. DAC 2005:933-938
4368 Quming Zhou, Kartik Mohanram, Athanasios C. Antoulas: Structure preserving reduction of frequency-dependent interconnect. DAC 2005:939-942
4367 Thomas J. Klemas, Luca Daniel, Jacob K. White: Segregation by primary phase factors: a full-wave algorithm for model order reduction. DAC 2005:943-946
4366 Sharad Malik, Limor Fix, Andrew B. Kahng: Proceedings of the 41th Design Automation Conference, DAC 2004, San Diego, CA, USA, June 7-11, 2004 DAC 2004
4365 Robert Dahlberg, Kurt Keutzer, R. Bingham, Aart J. de Geus, Walden C. Rhines: EDA: this is serious business. DAC 2004:1
4364 Arman Vassighi, Ali Keshavarzi, Siva Narendra, Gerhard Schrom, Yibin Ye, Seri Lee, Greg Chrysler, Manoj Sachdev, Vivek De: Design optimizations for microprocessors at low temperature. DAC 2004:2-5
4363 Amit Agarwal, Chris H. Kim, Saibal Mukhopadhyay, Kaushik Roy: Leakage in nano-scale technologies: mechanisms, impact and design considerations. DAC 2004:6-11
4362 Lei He, Weiping Liao, Mircea R. Stan: System level leakage reduction considering the interdependence of temperature and leakage. DAC 2004:12-17
4361 Anand Rajaram, Jiang Hu, Rabi N. Mahapatra: Reducing clock skew variability via cross links. DAC 2004:18-23
4360 Charles J. Alpert, Milos Hrkic, Jiang Hu, Stephen T. Quay: Fast and flexible buffer trees that navigate the physical layout environment. DAC 2004:24-29
4359 Xun Liu, Yuantao Peng, Marios C. Papaefthymiou: Practical repeater insertion for low power: what repeater library do we need? DAC 2004:30-35
4358 Michael L. Behm, John M. Ludden, Yossi Lichtenstein, Michal Rimon, Michael Vinov: Industrial experience with test generation languages for processor verification. DAC 2004:36-40
4357 Sigal Asaf, Eitan Marcus, Avi Ziv: Defining coverage views to improve functional coverage analysis. DAC 2004:41-44
4356 Young-Su Kwon, Young-Il Kim, Chong-Min Kyung: Systematic functional coverage metric synthesis from hierarchical temporal event relation graph. DAC 2004:45-48
4355 Shai Fine, Shmuel Ur, Avi Ziv: Probabilistic regression suites for functional verification. DAC 2004:49-54
4354 Daniel L. Rosenband, Arvind: Modular scheduling of guarded atomic actions. DAC 2004:55-60
4353 Kai Kapp, Viktor K. Sabelfeld: Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis. DAC 2004:61-66
4352 Fan Mo, Robert K. Brayton: A timing-driven module-based chip design flow. DAC 2004:67-70
4351 Anders Edman, Christer Svensson: Timing closure through a globally synchronous, timing partitioned design methodology. DAC 2004:71-74
4350 Shekhar Borkar, Tanay Karnik, Vivek De: Design and reliability challenges in nanometer technologies. DAC 2004:75
4349 Naresh R. Shanbhag: A communication-theoretic design paradigm for reliable SOCs. DAC 2004:76
4348 Giovanni De Micheli: Reliable communication in systems on chips. DAC 2004:77
4347 Todd M. Austin: Designing robust microarchitectures. DAC 2004:78
4346 Ravishankar K. Iyer: Hierarchical application aware error detection and recovery. DAC 2004:79
4345 Andreas J. Strojwas, Michael Campbell, Vassilios Gerousis, Jim Hogan, John Kibarian, Marc Levitt, Walter Ng, Dipu Pramanik, Mark Templeton: When IC yield missed the target, who is at fault? DAC 2004:80
4344 Chun-Gi Lyuh, Taewhan Kim: Memory access scheduling and binding considering energy minimization in multi-bank memory systems. DAC 2004:81-86
4343 Jaewon Seo, Taewhan Kim, Ki-Seok Chung: Profile-based optimal intra-task voltage scheduling for hard real-time applications. DAC 2004:87-92
4342 Juan Antonio Carballo, Kevin J. Nowka, Seung-Moon Yoo, Ivan Vo, Clay Cranford, V. Robert Norman: Requirement-based design methods for adaptive communications links. DAC 2004:93-98
4341 Anish Muttreja, Anand Raghunathan, Srivaths Ravi, Niraj K. Jha: Automated energy/performance macromodeling of embedded software. DAC 2004:99-102
4340 Srinivasa R. Sridhara, Naresh R. Shanbhag: Coding for system-on-chip networks: a unified framework. DAC 2004:103-106
4339 Tobias Schüle, Klaus Schneider: Abstraction of assembler programs for symbolic worst case execution time analysis. DAC 2004:107-112
4338 Sudeep Pasricha, Nikil D. Dutt, Mohamed Ben-Romdhane: Extending the transaction level modeling approach for fast communication architecture exploration. DAC 2004:113-118
4337 Javier Resano, Daniel Mozos: Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware. DAC 2004:119-124
4336 Mahmut T. Kandemir: LODS: locality-oriented dynamic scheduling for on-chip multiprocessors. DAC 2004:125-128
4335 Carlo Brandolese, William Fornaciari, Fabio Salice: An area estimation methodology for FPGA based designs at systemc-level. DAC 2004:129-132
4334 Johan P. Vanderhaegen, Robert W. Brodersen: Automated design of operational transconductance amplifiers using reversed geometric programming. DAC 2004:133-138
4333 Sambuddha Bhattacharya, Nuttorn Jangkrajarng, Roy Hartono, C.-J. Richard Shi: Correct-by-construction layout-centric retargeting of large analog designs. DAC 2004:139-144
4332 Anuradha Agarwal, Hemanth Sampath, Veena Yelamanchili, Ranga Vemuri: Fast and accurate parasitic capacitance models for layout-aware. DAC 2004:145-150
4331 Yang Xu, Lawrence T. Pileggi, Stephen P. Boyd: ORACLE: optimization with recourse of analog circuits including layout extraction. DAC 2004:151-154
4330 Gang Zhang, E. Aykut Dengi, Ronald A. Rohrer, Rob A. Rutenbar, L. Richard Carley: A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits. DAC 2004:155-158
4329 Kai Wang, Malgorzata Marek-Sadowska: Buffer sizing for clock power minimization subject to general skew constraints. DAC 2004:159-164
4328 Min Zhao, Yuhong Fu, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda: Optimal placement of power supply pads and pins. DAC 2004:165-170
4327 Sanjay Pant, David Blaauw, Vladimir Zolotov, Savithri Sundareswaran, Rajendran Panda: A stochastic approach To power grid analysis. DAC 2004:171-176
4326 Su-Wei Wu, Yao-Wen Chang: Efficient power/ground network analysis for power integrity-driven design methodology. DAC 2004:177-180
4325 Goeran Jerke, Jens Lienig, Jürgen Scheible: Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs. DAC 2004:181-184
4324 Nitin Deo, Behrooz Zahiri, Ivo Bolsens, Jason Cong, Bhusan Gupta, Philip Lopresti, Christopher B. Reynolds, Chris Rowen, Ray Simar: What happened to ASIC?: Go (recon)figure? DAC 2004:185
4323 Li-Da Huang, Martin D. F. Wong: Optical proximity correction (OPC): friendly maze routing. DAC 2004:186-191
4322 Narendra V. Shenoy, Jamil Kawa, Raul Camposano: Design automation for mask programmable fabrics. DAC 2004:192-197
4321 Yajun Ran, Malgorzata Marek-Sadowska: On designing via-configurable cell blocks for regular fabrics. DAC 2004:198-203
4320 V. Kheterpal, Andrzej J. Strojwas, Lawrence T. Pileggi: Routing architecture exploration for regular fabrics. DAC 2004:204-207
4319 Hiroaki Yoshida, Kaushik De, Vamsi Boppana: Accurate pre-layout estimation of standard cell characteristics. DAC 2004:208-211
4318 Ganapathy Parthasarathy, Madhu K. Iyer, Kwang-Ting Cheng, Li-C. Wang: An efficient finite-domain constraint solver for circuits. DAC 2004:212-217
4317 Zaher S. Andraus, Karem A. Sakallah: Automatic abstraction and verification of verilog models. DAC 2004:218-223
4316 Freddy Y. C. Mang, Pei-Hsin Ho: Abstraction refinement by controllability and cooperativeness analysis. DAC 2004:224-229
4315 Yuan Lu, Mike Jorda: Verifying a gigabit ethernet switch using SMV. DAC 2004:230-233
4314 Hazem I. Shehata, Mark Aagaard: A general decomposition strategy for verifying register renaming. DAC 2004:234-237
4313 Francesco Poletti, Paul Marchal, David Atienza, Luca Benini, Francky Catthoor, Jose Manuel Mendias: An integrated hardware/software approach for run-time scratchpad management. DAC 2004:238-243
4312 Eduardo Wanderley Netto, Rodolfo Azevedo, Paulo Centoducatte, Guido Araujo: Multi-profile based code compression. DAC 2004:244-249
4311 Sang-Il Han, Amer Baghdadi, Marius Bonaciu, Soo-Ik Chae, Ahmed Amine Jerraya: An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory. DAC 2004:250-255
4310 Vincent Nollet, Théodore Marescaux, Diederik Verkest, Jean-Yves Mignolet, Serge Vernalde: Operating-system controlled network on chip. DAC 2004:256-259
4309 Jingcao Hu, Radu Marculescu: DyAD: smart routing for networks-on-chip. DAC 2004:260-263
4308 Ellen Sentovich, Raul Camposano, Jim Douglas, Aurangzeb Khan: Business models in IP, software licensing, and services. DAC 2004:264
4307 Ellen Sentovich, Jaswinder Ahuja, Paul Lippe, Bernie Rosenthal: Competitive strategies for the electronics industry. DAC 2004:264
4306 David S. Kung: Timing closure for low-FO4 microprocessor design. DAC 2004:265-266
4305 Paul K. Rodman: Forest vs. trees: where's the slack? DAC 2004:267
4304 Miodrag Vujkovic, David Wadkins, William Swartz, Carl Sechen: Efficient timing closure without timing driven placement and routing. DAC 2004:268-273
4303 Francine Bacchini, Robert F. Damiano, Bob Bentley, Kurt Baty, Kevin Normoyle, Makoto Ishii, Einat Yogev: Verification: what works and what doesn't. DAC 2004:274
4302 Ravindra Jejurikar, Cristiano Pereira, Rajesh K. Gupta: Leakage aware dynamic voltage scaling for real-time embedded systems. DAC 2004:275-280
4301 Lukai Cai, Andreas Gerstlauer, Daniel Gajski: Retargetable profiling for rapid, early system-level design space exploration. DAC 2004:281-286
4300 Joshua J. Pieper, Alain Mellan, JoAnn M. Paul, Donald E. Thomas, Faraydon Karim: High level cache simulation for heterogeneous multiprocessors. DAC 2004:287-292
4299 Young-Il Kim, Woo-Seung Yang, Young-Su Kwon, Chong-Min Kyung: Communication-efficient hardware acceleration for fast functional simulation. DAC 2004:293-298
4298 Yuichi Nakamura, Kohei Hosokawa, Ichiro Kuroda, Ko Yoshikawa, Takeshi Yoshimura: A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication. DAC 2004:299-304
4297 Seokwoo Lee, Shidhartha Das, Valeria Bertacco, Todd M. Austin, David Blaauw, Trevor N. Mudge: Circuit-aware architectural simulation. DAC 2004:305-310
4296 Luigi Capodieci, Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, Jie Yang: Toward a methodology for manufacturability-driven design rule exploration. DAC 2004:311-316
4295 Kevin W. McCullen: Phase correct routing for alternating phase shift masks. DAC 2004:317-320
4294 Puneet Gupta, Fook-Luen Heng: Toward a systematic-variation aware timing methodology. DAC 2004:321-326
4293 Puneet Gupta, Andrew B. Kahng, Puneet Sharma, Dennis Sylvester: Selective gate-length biasing for cost-effective runtime leakage control. DAC 2004:327-330
4292 Chandramouli Visweswariah, K. Ravindran, K. Kalafala, Steven G. Walker, S. Narayan: First-order incremental block-based statistical timing analysis. DAC 2004:331-336
4291 Michael Orshansky, Arnab Bandyopadhyay: Fast statistical timing analysis handling arbitrary delay correlations. DAC 2004:337-342
4290 Jiayong Le, Xin Li, Lawrence T. Pileggi: STAC: statistical timing analysis with correlation. DAC 2004:343-348
4289 Francine Bacchini, Pierre G. Paulin, Reinaldo A. Bergamaschi, Raj Pawate, Arie Bernstein, Ramesh Chandra, Mohamed Ben-Romdhane: System level design: six success stories in search of an industry. DAC 2004:349-350
4288 Zhong Xiu, James D. Z. Ma, Suzanne M. Fowler, Rob A. Rutenbar: Large-scale placement by grid-warping. DAC 2004:351-356
4287 Andrew B. Kahng, Sherief Reda: Placement feedback: a concept and method for better min-cut placements. DAC 2004:357-362
4286 Dominic A. Antonelli, Danny Z. Chen, Timothy J. Dysart, Xiaobo Sharon Hu, Andrew B. Kahng, Peter M. Kogge, Richard C. Murphy, Michael T. Niemier: Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions. DAC 2004:363-368
4285 Ngai Wong, Venkataramanan Balakrishnan, Cheng-Kok Koh: Passivity-preserving model reduction via a computationally efficient project-and-balance scheme. DAC 2004:369-374
4284 Janet Meiling Wang, Omar Hafiz, Jun Li: A linear fractional transform (LFT) based model for interconnect parametric uncertainty. DAC 2004:375-380
4283 Kanak Agarwal, Dennis Sylvester, David Blaauw, Frank Liu, Sani R. Nassif, Sarma B. K. Vrudhula: Variational delay metrics for interconnect timing analysis. DAC 2004:381-384
4282 Luis Miguel Silveira, Joel R. Phillips: Exploiting input information in a model reduction algorithm for massively coupled parasitic networks. DAC 2004:385-388
4281 Gaurav Mittal, David Zaretsky, Xiaoyong Tang, Prithviraj Banerjee: Automatic translation of software binaries onto FPGAs. DAC 2004:389-394
4280 Philip Brisk, Adam Kaplan, Majid Sarrafzadeh: Area-efficient instruction set synthesis for reconfigurable system-on-chip designs. DAC 2004:395-400
4279 Ozcan Ozturk, Mahmut T. Kandemir, I. Demirkiran, Guangyu Chen, Mary Jane Irwin: Data compression for improving SPM behavior. DAC 2004:401-406
4278 Gary Smith: Platform based design: does it answer the entire SoC challenge? DAC 2004:407
4277 Mark Hopkins: Nomadic platform approach for wireless mobile multimedia. DAC 2004:408
4276 Alberto L. Sangiovanni-Vincentelli, Luca P. Carloni, Fernando De Bernardinis, Marco Sgroi: Benefits and challenges for platform-based design. DAC 2004:409-414
4275 Max Baron: Trends in the use of re-configurable platforms. DAC 2004:415
4274 David Bañeres, Jordi Cortadella, Michael Kishinevsky: A recursive paradigm to solve Boolean relations. DAC 2004:416-421
4273 Nikhil Saluja, Sunil P. Khatri: A robust algorithm for approximate compatible observability don't care (CODC) computation. DAC 2004:422-427
4272 Tsutomu Sasao, Munehiro Matsuura: A method to decompose multiple-output logic functions. DAC 2004:428-433
4271 Kuo-Hua Wang, Jia-Hung Chen: Symmetry detection for incompletely specified functions. DAC 2004:434-437
4270 Victor N. Kravets, Prabhakar Kudva: Implicit enumeration of structural changes in circuit optimization. DAC 2004:438-441
4269 Rajeev R. Rao, Anirudh Devgan, David Blaauw, Dennis Sylvester: Parametric yield estimation considering leakage variability. DAC 2004:442-447
4268 Sreeja Raj, Sarma B. K. Vrudhula, Janet Meiling Wang: A methodology to improve timing yield in the presence of process variations. DAC 2004:448-453
4267 Seung Hoon Choi, Bipul Chandra Paul, Kaushik Roy: Novel sizing algorithm for yield improvement under process variation in nanometer technology. DAC 2004:454-459
4266 Farid N. Najm, Noel Menezes: Statistical timing analysis based on a timing yield model. DAC 2004:460-465
4265 Abhijit K. Deb, Axel Jantsch, Johnny Öberg: System design for DSP applications in transaction level modeling paradigm. DAC 2004:466-471
4264 Bin Wu, Jianwen Zhu, Farid N. Najm: An analytical approach for dynamic range estimation. DAC 2004:472-477
4263 Changchun Shi, Robert W. Brodersen: Automated fixed-point data-type optimization tool for signal processing and communication systems. DAC 2004:478-483
4262 Sanghamitra Roy, Prithviraj Banerjee: An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design. DAC 2004:484-487
4261 Marghoob Mohiyuddin, Amit Prakash, Adnan Aziz, Wayne Wolf: Synthesizing interconnect-efficient low density parity check codes. DAC 2004:488-491
4260 Li-C. Wang, T. M. Mak, Kwang-Ting Cheng, Magdy S. Abadir: On path-based learning and its applications in delay test and diagnosis. DAC 2004:492-497
4259 Vinay Verma, Shantanu Dutt, Vishal Suthar: Efficient on-line testing of FPGAs with provable diagnosabilities. DAC 2004:498-503
4258 Richard Goldman, Kurt Keutzer, Clive Bittlestone, Ahsan Bootehsaz, Shekhar Y. Borkar, E. Chen, Louis Scheffer, Chandramouli Visweswariah: Is statistical timing statistically significant? DAC 2004:498
4257 Wei Li, Sudhakar M. Reddy, Irith Pomeranz: On test generation for transition faults with minimized peak power dissipation. DAC 2004:504-509
4256 Sungju Park, Sangwook Cho, Seiyang Yang, Maciej J. Ciesielski: A new state assignment technique for testing and low power. DAC 2004:510-513
4255 Bart Vermeulen, Mohammad Zalfany Urfianto, Sandeep Kumar Goel: Automatic generation of breakpoint hardware for silicon debug. DAC 2004:514-517
4254 Yoonna Oh, Maher N. Mneimneh, Zaher S. Andraus, Karem A. Sakallah, Igor L. Markov: AMUSE: a minimally-unsatisfiable subformula extractor. DAC 2004:518-523
4253 Pankaj Chauhan, Edmund M. Clarke, Daniel Kroening: A SAT-based algorithm for reparameterization in symbolic simulation. DAC 2004:524-529
4252 Paul T. Darga, Mark H. Liffiton, Karem A. Sakallah, Igor L. Markov: Exploiting structure in symmetry detection for CNF. DAC 2004:530-534
4251 Chao Wang, HoonSang Jin, Gary D. Hachtel, Fabio Somenzi: Refining the SAT decision ordering for bounded model checking. DAC 2004:535-538
4250 Demos Anastasakis, Lisa McIlwain, Slawomir Pilarski: Efficient equivalence checking with partitions and hierarchical cut-points. DAC 2004:539-542
4249 Shishpal Rawat, William H. Joyner Jr., John A. Darringer, Daniel Gajski, Pat O. Pistilli, Hugo De Man, Carl Harris, James Solomon: Were the good old days all that good?: EDA then and now. DAC 2004:543
4248 Kihwan Choi, Ramakrishna Soma, Massoud Pedram: Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding. DAC 2004:544-549
4247 Ying Zhang, Robert P. Dick, Krishnendu Chakrabarty: Energy-aware deterministic fault tolerance in distributed real-time embedded systems. DAC 2004:550-555
4246 Arun Kejariwal, Sumit Gupta, Alexandru Nicolau, Nikil Dutt, Rajesh Gupta: Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices. DAC 2004:556-561
4245 Xiaoping Hu, Radu Marculescu: Adaptive data partitioning for ambient multimedia. DAC 2004:562-565
4244 Siddharth Choudhuri, Rabi N. Mahapatra: Energy characterization of filesystems for diskless embedded systems. DAC 2004:566-569
4243 Vidyasagar Nookala, Sachin S. Sapatnekar: A method for correcting the functionality of a wire-pipelined circuit. DAC 2004:570-575
4242 Mario R. Casu, Luca Macchiarulo: A new approach to latency insensitive design. DAC 2004:576-581
4241 Qinghua Liu, Malgorzata Marek-Sadowska: Pre-layout wire length and congestion estimation. DAC 2004:582-587
4240 Abhijit Davare, Kelvin Lwin, Alex Kondratyev, Alberto L. Sangiovanni-Vincentelli: The best of both worlds: the efficient asynchronous implementation of synchronous specifications. DAC 2004:588-591
4239 Cheoljoo Jeong, Steven M. Nowick: Fast hazard detection in combinational circuits. DAC 2004:592-595
4238 Margarida F. Jacome, Chen He, Gustavo de Veciana, Stephen Bijansky: Defect tolerant probabilistic design paradigm for nanotechnologies. DAC 2004:596-601
4237 Jason Cong, Yiping Fan, Zhiru Zhang: Architecture-level synthesis for automatic interconnect pipelining. DAC 2004:602-607
4236 Samar Abdi, Daniel Gajski: Automatic generation of equivalent architecture model from functional specification. DAC 2004:608-613
4235 Bo Yang, Ramesh Karri, David A. McGrew: Divide-and-concatenate: an architecture level optimization technique for universal hash functions. DAC 2004:614-617
4234 Massimo Conti, Marco Caldari, Giovanni B. Vece, Simone Orcioni, Claudio Turchetti: Performance analysis of different arbitration algorithms of the AMBA AHB bus. DAC 2004:618-621
4233 Tom Korsmeyer, Jun Zeng, Ken Greiner: Design tools for BioMEMS. DAC 2004:622-628
4232 Jacob White: CAD challenges in BioMEMS design. DAC 2004:629-632
4231 Rob A. Rutenbar, Anthony R. Bonaccio, Teresa H. Y. Meng, Ernesto Perea, Robert Pitts, Charles Sodini, Jim Wieser: Will Moore's Law rule in the land of analog? DAC 2004:633
4230 Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, Sung Kyu Lim: Profile-guided microarchitectural floorplanning for deep submicron processor design. DAC 2004:634-639
4229 Changbo Long, Lucanus J. Simonson, Weiping Liao, Lei He: Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects. DAC 2004:640-645
4228 Jing Li, Tan Yan, Bo Yang, Juebang Yu, Chunhui Li: A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation. DAC 2004:646-651
4227 Dionysios Kouroussis, Rubil Ahmadi, Farid N. Najm: Worst-case circuit delay taking into account power supply variations. DAC 2004:652-657
4226 Aseem Agarwal, Florentin Dartu, David Blaauw: Statistical gate delay model considering multiple input switching. DAC 2004:658-663
4225 Dongwoo Lee, Vladimir Zolotov, David Blaauw: Static timing analysis using backward signal propagation. DAC 2004:664-669
4224 Joachim G. Clabes, Joshua Friedrich, Mark Sweet, Jack DiLullo, Sam G. Chu, Donald W. Plass, James Dawson, Paul Muench, Larry Powell, Michael S. Floyd, Balaram Sinharoy, Mike Lee, Michael Goulet, James Wagoner, Nicole S. Schwartz, Stephen L. Runyon, Gary Gorman, Phillip Restle, Ronald N. Kalla, Joseph McGill, J. Steve Dodson: Design and implementation of the POWER5 microprocessor. DAC 2004:670-672
4223 Toshinari Takayanagi, Jinuk Luke Shin, Bruce Petrick, Jeffrey Su, Ana Sonia Leon: A dual-core 64b ultraSPARC microprocessor for dense server applications. DAC 2004:673-677
4222 Daniel J. Deleganes, Micah Barany, George Geannopoulos, Kurt Kreitzer, Anant P. Singh, Sapumal Wijeratne: Low voltage swing logic circuits for a Pentium 4 processor integer core. DAC 2004:678-680
4221 Wayne Wolf: The future of multiprocessor systems-on-chips. DAC 2004:681-685
4220 Tim Kogel, Heinrich Meyr: Heterogeneous MP-SoC: the solution to energy-efficient signal processing. DAC 2004:686-691
4219 Chris Rowen, Steve Leibson: Flexible architectures for engineering successful SOCs. DAC 2004:692-697
4218 Prashant Saxena, Bill Halpin: Modeling repeaters explicitly within analytical placement. DAC 2004:699-704
4217 Bernd Obermeier, Frank M. Johannes: Quadratic placement using an improved timing model. DAC 2004:705-710
4216 Milos Hrkic, John Lillis, Giancarlo Beraudo: An approach to placement-coupled logic replication. DAC 2004:711-716
4215 Gunnar Braun, Achim Nohl, Weihua Sheng, Jianjiang Ceng, Manuel Hohenauer, Hanno Scharwächter, Rainer Leupers, Heinrich Meyr: A novel approach for flexible and consistent ADL-driven ASIP design. DAC 2004:717-722
4214 Pan Yu, Tulika Mitra: Characterizing embedded applications for instruction-set extensible processors. DAC 2004:723-728
4213 Partha Biswas, Vinay Choudhary, Kubilay Atasu, Laura Pozzi, Paolo Ienne, Nikil Dutt: Introduction of local memory elements in instruction set extensions. DAC 2004:729-734
4212 Fei Li, Yan Lin, Lei He: FPGA power reduction using configurable dual-Vdd. DAC 2004:735-740
4211 Navaratnasothie Selvakkumaran, Abhishek Ranjan, Salil Raje, George Karypis: Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources. DAC 2004:741-746
4210 Nobuyuki Ohba, Kohji Takano: An SoC design methodology using FPGAs and embedded microprocessors. DAC 2004:747-752
4209 Srivaths Ravi, Paul C. Kocher, Ruby B. Lee, Gary McGraw, Anand Raghunathan: Security as a new dimension in embedded system design. DAC 2004:753-760
4208 Anup Kumar Sultania, Dennis Sylvester, Sachin S. Sapatnekar: Tradeoffs between date oxide leakage and delay for dual Tox circuits. DAC 2004:761-766
4207 Kaviraj Chopra, Sarma B. K. Vrudhula: Implicit pseudo boolean enumeration algorithms for input vector control. DAC 2004:767-772
4206 Ashish Srivastava, Dennis Sylvester, David Blaauw: Statistical optimization of leakage power considering process variations using dual-Vth and sizing. DAC 2004:773-778
4205 Harmander Deogun, Rajeev R. Rao, Dennis Sylvester, David Blaauw: Leakage-and crosstalk-aware bus encoding for total power reduction. DAC 2004:779-782
4204 Ashish Srivastava, Dennis Sylvester, David Blaauw: Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment. DAC 2004:783-787
4203 Shu Yan, Vivek Sarin, Weiping Shi: Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics. DAC 2004:788-793
4202 Dipanjan Gope, Swagato Chakraborty, Vikram Jandhyala: A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS. DAC 2004:794-799
4201 Satrajit Gupta, Lawrence T. Pileggi: CHIME: coupled hierarchical inductance model evaluation. DAC 2004:800-805
4200 Sharad Kapur, David E. Long: Large-scale full-wave simulation. DAC 2004:806-809
4199 Yuichi Tanji, Hideki Asai: Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects. DAC 2004:810-813
4198 Shih-Chieh Chang, Cheng-Tao Hsieh, Kai-Chiang Wu: Re-synthesis for delay variation tolerance. DAC 2004:814-819
4197 Aiqun Cao, Cheng-Kok Koh: Post-layout logic optimization of domino circuits. DAC 2004:820-825
4196 Peter Tummeltshammer, James C. Hoe, Markus Püschel: Multiple constant multiplication by time-multiplexed mapping of addition chains. DAC 2004:826-829
4195 Hemangee K. Kapoor, Mark B. Josephs: Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis. DAC 2004:830-833
4194 Pawel Kerntopf: A new heuristic algorithm for reversible logic synthesis. DAC 2004:834-837
4193 William N. N. Hung, Xiaoyu Song, Guowu Yang, Jin Yang, Marek A. Perkowski: Quantum logic synthesis by symbolic reachability analysis. DAC 2004:838-841
4192 Xin Li, Yang Xu, Peng Li, Padmini Gopalakrishnan, Lawrence T. Pileggi: A frequency relaxation approach for analog/RF system-level simulation. DAC 2004:842-847
4191 Ting Mei, Jaijeet S. Roychowdhury, Todd S. Coffey, Scott A. Hutchinson, David M. Day: Robust, stable time-domain methods for solving MPDEs of fast/slow systems. DAC 2004:848-853
4190 Geert Van der Plas, Mustafa Badaroglu, Gerd Vandersteen, Petr Dobrovolný, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects. DAC 2004:854-859
4189 Sheldon X.-D. Tan, Weikun Guo, Zhenyu Qi: Hierarchical approach to exact symbolic analysis of large analog circuits. DAC 2004:860-863
4188 Baolin Yang, Bruce McGaughy: An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling. DAC 2004:864-867
4187 Bo Zhai, David Blaauw, Dennis Sylvester, Krisztián Flautner: Theoretical and practical limits of dynamic voltage scaling. DAC 2004:868-873
4186 R. Reed Taylor, Herman Schmit: Enabling energy efficiency in via-patterned gate array devices. DAC 2004:874-878
4185 Wei Huang, Mircea R. Stan, Kevin Skadron, Karthik Sankaranarayanan, Shougata Ghosh, Sivakumar Velusamy: Compact thermal modeling for temperature-aware design. DAC 2004:878-883
4184 Anirban Basu, Sheng-Chih Lin, Vineet Wason, Amit Mehrotra, Kaustav Banerjee: Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era. DAC 2004:884-887
4183 Rouwaida Kanj, Timothy Lehner, Bhavna Agrawal, Elyse Rosenbaum: Noise characterization of static CMOS gates. DAC 2004:888-893
4182 Chong Zhao, Xiaoliang Bai, Sujit Dey: A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits. DAC 2004:894-899
4181 Li Ding, Pinaki Mazumder: A novel technique to improve noise immunity of CMOS dynamic logic circuits. DAC 2004:900-903
4180 Lizheng Zhang, Yuhen Hu, Charlie Chung-Ping Chen: Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining. DAC 2004:904-907
4179 Mohamed-Wassim Youssef, Sungjoo Yoo, Arif Sasongko, Yanick Paviot, Ahmed Amine Jerraya: Debugging HW/SW interface for MPSoC: video encoder system design case study. DAC 2004:908-913
4178 Srinivasan Murali, Giovanni De Micheli: SUNMAP: a tool for automatic topology selection and generation for NoCs. DAC 2004:914-919
4177 Allen C. Cheng, Gary S. Tyson, Trevor N. Mudge: FITS: framework-based instruction-set tuning synthesis for embedded application specific processors. DAC 2004:920-923
4176 Chidamber Kulkarni, Gordon J. Brebner, Graham Schelle: Mapping a domain specific language to a platform FPGA. DAC 2004:924-927
4175 Irith Pomeranz: On the generation of scan-based test sets with reachable states for testing under functional operation conditions. DAC 2004:928-933
4174 Peter Wohl, John A. Waicukauski, Sanjay Patel: Scalable selector architecture for x-tolerant deterministic BIST. DAC 2004:934-939
4173 Irith Pomeranz: Scan-BIST based on transition probabilities. DAC 2004:940-943
4172 Xiaoyun Sun, Larry L. Kinney, Bapiraju Vinnakota: Combining dictionary coding and LFSR reseeding for test data compression. DAC 2004:944-947
4171 Miljan Vuletic, Laura Pozzi, Paolo Ienne: Virtual memory window for application-specific reconfigurable coprocessors. DAC 2004:948-953
4170 Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan: Dynamic FPGA routing for just-in-time FPGA compilation. DAC 2004:954-959
4169 Manish Handa, Ranga Vemuri: An efficient algorithm for finding empty space for online FPGA placement. DAC 2004:960-965
4168 : Proceedings of the 40th Design Automation Conference, DAC 2003, Anaheim, CA, USA, June 2-6, 2003 DAC 2003
4167 Thomas Schubert: High level formal verification of next-generation microprocessors. DAC 2003:1-6
4166 Yves Mathys, André Chátelain: Verification strategy for integration 3G baseband SoC. DAC 2003:7-10
4165 Klaus-Dieter Schubert: Improvements in functional simulation addressing challenges in large, distributed industry projects. DAC 2003:11-14
4164 Jan M. Rabaey, Dennis Sylvester, David Blaauw, Kerry Bernstein, Jerry Frenkil, Mark Horowitz, Wolfgang Nebel, Takayasu Sakurai, Andrew Yang: Reshaping EDA for power. DAC 2003:15
4163 Puneet Gupta, Andrew B. Kahng, Dennis Sylvester, Jie Yang: A cost-driven lithographic correction methodology based on off-the-shelf sizing tools. DAC 2003:16-21
4162 Yu Chen, Puneet Gupta, Andrew B. Kahng: Performance-impact limited area fill synthesis. DAC 2003:22-27
4161 Raia Hadsell, Patrick H. Madden: Improved global routing through congestion estimation. DAC 2003:28-31
4160 Jason Cong, Ashok Jagannathan, Glenn Reinman, Michail Romesis: Microarchitecture evaluation with physical planning. DAC 2003:32-35
4159 Luca Benini, Alberto Macii, Enrico Macii, Elvira Omerbegovic, Fabrizio Pro, Massimo Poncino: Energy-aware design techniques for differential power analysis protection. DAC 2003:36-41
4158 Franco Fummi, Giovanni Perbellini, Paolo Gallo, Massimo Poncino, Stefano Martini, Fabio Ricciato: A timing-accurate modeling and simulation environment for networked embedded systems. DAC 2003:42-47
4157 Robertas Damasevicius, Giedrius Majauskas, Vytautas Stuikys: Application of design patterns for hardware design. DAC 2003:48-53
4156 George Kornaros, Ioannis Papaefstathiou, Aristides Nikologiannis, Nicholaos Zervos: A fully-programmable memory management system optimizing queue handling at multi-gigabit rates. DAC 2003:54-59
4155 David D. Hwang, Bo-Cheng Lai, Patrick Schaumont, Kazuo Sakiyama, Yi Fan, Shenglin Yang, Alireza Hodjat, Ingrid Verbauwhede: Design flow for HW / SW acceleration transparency in the thumbpod secure embedded system. DAC 2003:60-65
4154 Jennifer L. Wong, Seapahn Megerian, Miodrag Potkonjak: Design techniques for sensor appliances: foundations and light compass case study. DAC 2003:66-71
4153 Uri Barkai: Seamless multi-radio integration challenges. DAC 2003:72
4152 Pieter W. Hooijmans: RF front end application and technology trends. DAC 2003:73-78
4151 Jan Craninckx, Stéphane Donnay: 4G terminals: how are we going to design them? DAC 2003:79-84
4150 David E. Root, John Wood, Nick Tufillaro: New techniques for non-linear behavioral modeling of microwave/RF ICs from simulation and nonlinear microwave measurements. DAC 2003:85-90
4149 Robert Dahlberg, Shishpal Rawat, Jen Bernier, Gina Gloski, Aurangzeb Khan, Kaushik Patel, Paul Ruddy, Naveed A. Sherwani, Ronnie Vasishta: COT - customer owned trouble. DAC 2003:91-92
4148 Haifeng Qian, Sani R. Nassif, Sachin S. Sapatnekar: Random walks in a supply network. DAC 2003:93-98
4147 Dionysios Kouroussis, Farid N. Najm: A static pattern-independent technique for power grid voltage integrity verification. DAC 2003:99-104
4146 Zhengyong Zhu, Bo Yao, Chung-Kuan Cheng: Power network analysis using an adaptive algebraic multigrid approach. DAC 2003:105-108
4145 Haihua Su, Emrah Acar, Sani R. Nassif: Power grid reduction based on algebraic multigrid principles. DAC 2003:109-112
4144 Kai Wang, Malgorzata Marek-Sadowska: On-chip power supply network optimization using multigrid-based technique. DAC 2003:113-118
4143 Dexin Li, Qiang Xie, Pai H. Chou: Scalable modeling and optimization of mode transitions based on decoupled power management architecture. DAC 2003:119-124
4142 Woo-Cheol Kwon, Taewhan Kim: Optimal voltage allocation techniques for dynamically variable voltage processors. DAC 2003:125-130
4141 Shaoxiong Hua, Gang Qu, Shuvra S. Bhattacharyya: Energy reduction techniques for multimedia applications with tolerance to deadline misses. DAC 2003:131-136
4140 Anand Ramachandran, Margarida F. Jacome: Xtream-Fit: an energy-delay efficient data memory subsystem for embedded media processing. DAC 2003:137-142
4139 Alan Mishchenko, Xinning Wang, Timothy Kam: A new enhanced constructive decomposition and mapping algorithm. DAC 2003:143-148
4138 Alan Mishchenko, Tsutomu Sasao: Large-scale SOP minimization using decomposition and functional properties. DAC 2003:149-154
4137 Yunjian Jiang, Slobodan Matic, Robert K. Brayton: Generalized cofactoring for logic function evaluation. DAC 2003:155-158
4136 Stephen A. Edwards: Making cyclic circuits acyclic. DAC 2003:159-162
4135 Marc D. Riedel, Jehoshua Bruck: The synthesis of cyclic combinational circuits. DAC 2003:163-168
4134 Saibal Mukhopadhyay, Arijit Raychowdhury, Kaushik Roy: Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling. DAC 2003:169-174
4133 Dongwoo Lee, Wesley Kwong, David Blaauw, Dennis Sylvester: Analysis and minimization techniques for total leakage considering gate oxide leakage. DAC 2003:175-180
4132 Changbo Long, Lei He: Distributed sleep transistor network for power reduction. DAC 2003:181-186
4131 Yuh-Fang Tsai, David Duarte, Narayanan Vijaykrishnan, Mary Jane Irwin: Implications of technology scaling on leakage reduction techniques. DAC 2003:187-190
4130 Dongwoo Lee, David Blaauw: Static leakage reduction through simultaneous threshold voltage and state assignment. DAC 2003:191-194
4129 Chi-Foon Chan, Deirdre Hanford, Jian Yue Pan, Narendra V. Shenoy, Mahesh Mehendale, A. Vasudevan, Shaojun Wei: Emerging markets: design goes global. DAC 2003:195
4128 Giancarlo Beraudo, John Lillis: Timing optimization of FPGA placements by logic replication. DAC 2003:196-201
4127 Chao-Yang Yeh, Malgorzata Marek-Sadowska: Delay budgeting in sequential circuit with application on FPGA placement. DAC 2003:202-207
4126 Jason Cong, Xin Yuan: Multilevel global placement with retiming. DAC 2003:208-213
4125 Sung-Woo Hur, Tung Cao, Karthik Rajagopal, Yegna Parasuram, Amit Chowdhary, Vladimir Tiourin, Bill Halpin: Force directed mongrel with physical net constraints. DAC 2003:214-219
4124 Zhanhai Qin, Chung-Kuan Cheng: Realizable parasitic reduction using generalized Y-Delta transformation. DAC 2003:220-225
4123 Chirayu S. Amin, Masud H. Chowdhury, Yehea I. Ismail: Realizable RLCK circuit crunching. DAC 2003:226-231
4122 Shizhong Mei, Chirayu S. Amin, Yehea I. Ismail: Efficient model order reduction including skin effect. DAC 2003:232-237
4121 Emad Gad, Michel S. Nakhla: Model order reduction of nonuniform transmission lines using integrated congruence transform. DAC 2003:238-243
4120 Radoslaw Szymanek, Krzysztof Kuchcinski: Partial task assignment of task graphs under heterogeneous resource constraints. DAC 2003:244-249
4119 Greg Stitt, Roman L. Lysecky, Frank Vahid: Dynamic hardware/software partitioning: a first approach. DAC 2003:250-255
4118 Kubilay Atasu, Laura Pozzi, Paolo Ienne: Automatic application-specific instruction-set extensions under microarchitectural constraints. DAC 2003:256-261
4117 Achim Nohl, Volker Greive, Gunnar Braun, Andreas Hoffmann, Rainer Leupers, Oliver Schliebusch, Heinrich Meyr: Instruction encoding synthesis for architecture exploration using hierarchical processor models. DAC 2003:262-267
4116 Gary H. Bernstein: Quantum-dot cellular automata: computing by field polarization. DAC 2003:268-273
4115 Christoph Wasshuber: Recent advances and future prospects in single-electronics. DAC 2003:274-275
4114 Islamshah Amlani, Ruth Zhang, John Tresek, Larry Nagahara, Raymond K. Tsui: Manipulation and characterization of molecular scale components. DAC 2003:276-277
4113 Rob A. Rutenbar, David L. Harame, Kurt Johnson, Paul Kempf, Teresa H. Y. Meng, Reza Rofougaran, James Spoto: Mixed signals on mixed-signal: the right next technology. DAC 2003:278-279
4112 Alon Gluska: Coverage-oriented verification of banias. DAC 2003:280-285
4111 Shai Fine, Avi Ziv: Coverage directed test generation for functional verification using bayesian networks. DAC 2003:286-291
4110 Nikhil Jayakumar, Mitra Purandare, Fabio Somenzi: Dos and don'ts of CTL state coverage estimation. DAC 2003:292-295
4109 Jun Yuan, Ken Albin, Adnan Aziz, Carl Pixley: Constraint synthesis for environment modeling in functional verification. DAC 2003:296-299
4108 Samar Abdi, Dongwan Shin, Daniel Gajski: Automatic communication refinement for system level design. DAC 2003:300-305
4107 Haris Lekatsas, Jörg Henkel, Srimat T. Chakradhar, Venkata Jakkula, Murugan Sankaradass: CoCo: a hardware/software platform for rapid prototyping of code compression technologies. DAC 2003:306-311
4106 Trevor Meyerowitz, Claudio Pinello, Alberto L. Sangiovanni-Vincentelli: A tool for describing and evaluating hierarchical real-time bus scheduling policies. DAC 2003:312-317
4105 D. Michael Miller, Dmitri Maslov, Gerhard W. Dueck: A transformation based algorithm for reversible logic synthesis. DAC 2003:318-323
4104 Stephen S. Bullock, Igor L. Markov: An arbitrary twoqubit computation In 23 elementary gates or less. DAC 2003:324-329
4103 Arash Saifhashemi, Hossein Pedram: Verilog HDL, powered by PLI: a suitable framework for describing and modeling asynchronous circuits at all levels of abstraction. DAC 2003:330-333
4102 Roman L. Lysecky, Frank Vahid: On-chip logic minimization. DAC 2003:334-337
4101 Shekhar Borkar, Tanay Karnik, Siva Narendra, James Tschanz, Ali Keshavarzi, Vivek De: Parameter variations and impact on circuits and microarchitecture. DAC 2003:338-342
4100 Chandu Visweswariah: Death, taxes and failing chips. DAC 2003:343-347
4099 Aseem Agarwal, David Blaauw, Vladimir Zolotov, Sarma B. K. Vrudhula: Computation and Refinement of Statistical Bounds on Circuit Delay. DAC 2003:348-353
4098 Abbas El Gamal, Ivo Bolsens, Andy Broom, Christopher Hamlin, Philippe Magarshack, Zvi Or-Bach, Lawrence T. Pileggi: Fast, cheap and under control: the next implementation fabric. DAC 2003:354-355
4097 Serdar Tasiran, Yuan Yu, Brannon Batson: Using a formal specification and a model checker to monitor and direct simulation. DAC 2003:356-361
4096 Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Shing Tsai: Advanced techniques for RTL debugging. DAC 2003:362-367
4095 Edmund M. Clarke, Daniel Kroening, Karen Yorav: Behavioral consistency of C and verilog programs using bounded model checking. DAC 2003:368-371
4094 Renate Henftling, Andreas Zinn, Matthias Bauer, Martin Zambaldi, Wolfgang Ecker: Re-use-centric architecture for a fully accelerated testbench environment. DAC 2003:372-375
4093 Kanak Agarwal, Dennis Sylvester, David Blaauw: An effective capacitance based driver output model for on-chip RLC interconnects. DAC 2003:376-381
4092 Charles J. Alpert, Frank Liu, Chandramouli V. Kashyap, Anirudh Devgan: Delay and slew metrics using the lognormal distribution. DAC 2003:382-385
4091 John F. Croix, D. F. Wong: Blade and razor: cell and interconnect delay analysis using current-based models. DAC 2003:386-389
4090 Bhavana Thudi, David Blaauw: Non-iterative switching window computation for delay-noise. DAC 2003:390-395
4089 Jeffry T. Russell, Margarida F. Jacome: Architecture-level performance evaluation of component-based embedded systems. DAC 2003:396-401
4088 Andy D. Pimentel, Cagkan Erbas: An IDF-based trace transformation method for communication refinement. DAC 2003:402-407
4087 JoAnn M. Paul, Alex Bobrek, Jeffrey E. Nelson, Joshua J. Pieper, Donald E. Thomas: Schedulers as model-based design elements in programmable heterogeneous multiprocessors. DAC 2003:408-411
4086 M. N. V. Satya Kiran, M. N. Jayram, Pradeep Rao, S. K. Nandy: A complexity effective communication model for behavioral modeling of signal processing applications. DAC 2003:412-415
4085 Greg Spirakis: Leading-edge and future design challenges - is the classical EDA ready? DAC 2003:416
4084 Akira Matsuzawa: How to make efficient communication, collaboration, and optimization from system to chip. DAC 2003:417-418
4083 Philippe Magarshack, Pierre G. Paulin: System-on-chip beyond the nanometer wall. DAC 2003:419-424
4082 Sanjit A. Seshia, Shuvendu K. Lahiri, Randal E. Bryant: A hybrid SAT-based decision procedure for separation logic with uninterpreted functions. DAC 2003:425-430
4081 Amit Goel, Gagan Hasteer, Randal E. Bryant: Symbolic representation with ordered function templates. DAC 2003:431-435
4080 Feng Lu, Li-C. Wang, Kwang-Ting Cheng, John Moondanos, Ziyad Hanna: A signal correlation guided ATPG solver and its applications for solving difficult industrial cases. DAC 2003:436-441
4079 Kelvin Ng, Mukul R. Prasad, Rajarshi Mukherjee, Jawahar Jain: Solving the latch mapping problem in an industrial setting. DAC 2003:442-447
4078 Giovanni Agosta, Francesco Bruschi, Donatella Sciuto: Static analysis of transaction-level models. DAC 2003:448-453
4077 Marek Jersak, Rolf Ernst: Enabling scheduling analysis of heterogeneous systems with multi-rate data dependencies and rate intervals. DAC 2003:454-459
4076 Xi Chen, Harry Hsieh, Felice Balarin, Yosinori Watanabe: Automatic trace analysis for logic of constraints. DAC 2003:460-465
4075 Xianfeng Li, Tulika Mitra, Abhik Roychoudhury: Accurate timing analysis by modeling caches, speculation and their interaction. DAC 2003:466-471
4074 Peng Li, Lawrence T. Pileggi: NORM: compact model order reduction of weakly nonlinear systems. DAC 2003:472-477
4073 Xin Li, Peng Li, Yang Xu, Lawrence T. Pileggi: Analog and RF circuit macromodels for system-level analysis. DAC 2003:478-483
4072 Ning Dong, Jaijeet S. Roychowdhury: Piecewise polynomial nonlinear model reduction. DAC 2003:484-489
4071 Dmitry Vasilyev, Michal Rewienski, Jacob White: A TBR-based trajectory piecewise-linear algorithm for generating accurate low-order models for nonlinear analog circuits and MEMS. DAC 2003:490-495
4070 Claire Fang Fang, Rob A. Rutenbar, Markus Püschel, Tsuhan Chen: Toward efficient static analysis of finite-precision effects in DSP applications via affine arithmetic modeling. DAC 2003:496-501
4069 Manish Amde, Ivan Blunno, Christos P. Sotiriou: Automating the design of an asynchronous DLX microprocessor. DAC 2003:502-507
4068 Catherine G. Wong, Alain J. Martin: High-level synthesis of asynchronous systems by data-driven decomposition. DAC 2003:508-513
4067 Byoungro So, Pedro C. Diniz, Mary W. Hall: Using estimates from behavioral synthesis tools in compiler-directed design space exploration. DAC 2003:514-519
4066 Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Fadi H. Gebara, Keith L. Kraver, Matthew R. Guthaus, Richard B. Brown: A 16-bit mixed-signal microsystem with integrated CMOS-MEMS clock reference. DAC 2003:520-525
4065 Charlotte Y. Lau, Michael H. Perrott: Fractional-N frequency synthesizer design at the transfer function level using a direct closed loop realization algorithm. DAC 2003:526-531
4064 Payam Heydari: Characterizing the effects of clock jitter due to substrate noise in discrete-time D/S modulators. DAC 2003:532-537
4063 Vinita Vasudevan, M. Ramakrishna: Computation of noise spectral density in switched capacitor circuits using the mixed-frequency-time technique. DAC 2003:538-541
4062 Alicia Manthe, Zhao Li, C.-J. Richard Shi: Symbolic analysis of analog circuits with hard nonlinearity. DAC 2003:542-545
4061 Andrew B. Kahng, Shekhar Borkar, John M. Cohn, Antun Domic, Patrick Groeneveld, Louis Scheffer, Jean-Pierre Schoellkopf: Nanometer design: place your bets. DAC 2003:546-547
4060 Li Chen, Srivaths Ravi, Anand Raghunathan, Sujit Dey: A scalable software-based self-test methodology for programmable processors. DAC 2003:548-553
4059 Wei Li, Chaowen Yu, Sudhakar M. Reddy, Irith Pomeranz: A scan BIST generation method using a markov source and partial bit-fixing. DAC 2003:554-559
4058 Ahmad A. Al-Yamani, Edward J. McCluskey: Seed encoding with LFSRs and cellular automata. DAC 2003:560-565
4057 Peter Wohl, John A. Waicukauski, Sanjay Patel, Minesh B. Amin: Efficient compression and application of deterministic patterns in a logic BIST architecture. DAC 2003:566-569
4056 Marcelo Negreiros, Luigi Carro, Altamiro Amadeu Susin: Ultimate low cost analog BIST. DAC 2003:570-573
4055 Bo Hu, Yosinori Watanabe, Alex Kondratyev, Malgorzata Marek-Sadowska: Gain-based technology mapping for discrete-size cell libraries. DAC 2003:574-579
4054 Weiping Shi, Zhuo Li: An O(nlogn) time algorithm for optimal buffer insertion. DAC 2003:580-585
4053 Maged Ghoneima, Yehea I. Ismail: Optimum positioning of interleaved repeaters In bidirectional buses. DAC 2003:586-591
4052 Jihong Ren, Mark R. Greenstreet: Synthesizing optimal filters for crosstalk-cancellation for high-speed buses. DAC 2003:592-597
4051 Pongstorn Maidee, Cristinel Ababei, Kia Bazargan: Fast timing-driven partitioning-based placement for island style FPGAs. DAC 2003:598-603
4050 Seda Ogrenci Memik, Gokhan Memik, Roozbeh Jafari, Eren Kursun: Global resource sharing for synthesis of control data flow graphs on FPGAs. DAC 2003:604-609
4049 Heidi E. Ziegler, Mary W. Hall, Pedro C. Diniz: Compiler-generated communication for pipelined FPGA applications. DAC 2003:610-615
4048 Adam Kaplan, Philip Brisk, Ryan Kastner: Data communication estimation and reduction for reconfigurable systems. DAC 2003:616-621
4047 Monica Donno, Alessandro Ivaldi, Luca Benini, Enrico Macii: Clock-tree power optimization based on RTL clock-gating. DAC 2003:622-627
4046 Rizwan Bashirullah, Wentai Liu, Ralph K. Cavin III: Low-power design methodology for an on-chip bus with adaptive bandwidth capability. DAC 2003:628-633
4045 Tali Moreshet, R. Iris Bahar: Power-aware issue queue design for speculative instructions. DAC 2003:634-637
4044 Reinaldo A. Bergamaschi, Yunjian Jiang: State-based power analysis for systems-on-chip. DAC 2003:638-641
4043 Carl Sechen, Barbara Chappel, Jim Hogan, Andrew Moore, Tadahiko Nakamura, Gregory A. Northrop, Anjaneya Thakar: Libraries: lifejacket or straitjacket. DAC 2003:642-643
4042 Ali Reza Ejlali, Seyed Ghassem Miremadi: Switch-level emulation. DAC 2003:644-649
4041 Fernanda Lima, Luigi Carro, Ricardo Augusto da Luz Reis: Designing fault tolerant systems into SRAM-based FPGAs. DAC 2003:650-655
4040 Joan Carletta, Robert J. Veillette, Frederick W. Krach, Zhengwei Fang: Determining appropriate precisions for signals in fixed-point IIR filters. DAC 2003:656-661
4039 Xijiang Lin, Rob Thompson: Test generation for designs with multiple clocks. DAC 2003:662-667
4038 Angela Krstic, Li-C. Wang, Kwang-Ting Cheng, Jing-Jia Liou, T. M. Mak: Enhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models. DAC 2003:668-673
4037 Yu Huang, Wu-Tung Cheng: Using embedded infrastructure IP for SOC post-silicon verification. DAC 2003:674-677
4036 Mehdi Baradaran Tahoori: Using satisfiability in application-dependent testing of FPGA interconnects. DAC 2003:678-681
4035 Frank O'Mahony, C. Patrick Yue, Mark Horowitz, S. Simon Wong: Design of a 10GHz clock distribution network using coupled standing-wave oscillators. DAC 2003:682-687
4034 John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas: Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL. DAC 2003:688-690
4033 Michele Borgatti, L. Cali, Guido De Sandre, B. Forét, D. Iezzi, Francesco Lertora, G. Muzzi, Marco Pasotti, Marco Poles, Pier Luigi Rolandi: A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory. DAC 2003:691-695
4032 Yiu-Hing Chan, Prabhakar Kudva, Lisa B. Lacey, Gregory A. Northrop, Thomas E. Rosser: Physical synthesis methodology for high performance microprocessors. DAC 2003:696-701
4031 Hisashige Ando, Yuuji Yoshida, Aiichiro Inoue, Itsumi Sugiyama, Takeo Asakawa, Kuniki Morita, Toshiyuki Muta, Tsuyoshi Motokurumada, Seishi Okada, Hideo Yamashita, Yoshihiko Satsukawa, Akihiko Konmoto, Ryouichi Yamashita, Hiroyuki Sugiyama: A 1.3GHz fifth generation SPARC64 microprocessor. DAC 2003:702-705
4030 Jason Stinson, Stefan Rusu: A 1.5GHz third generation itanium® 2 processor. DAC 2003:706-709
4029 Rajesh K. Gupta, Shishpal Rawat, Sandeep K. Shukla, Brian Bailey, Daniel K. Beece, Masahiro Fujita, Carl Pixley, John O'Leary, Fabio Somenzi: Formal verification - prove it or pitch it. DAC 2003:710-711
4028 Zhenhai Zhu, Ben Song, Jacob White: Algorithms in FastImp: a fast and wideband impedance extraction program for complicated 3-D geometries. DAC 2003:712-717
4027 Hao Yu, Lei He: Vector potential equivalent circuit based on PEEC inversion. DAC 2003:718-723
4026 David Goren, Michael Zelikson, Rachel Gordin, Israel A. Wagner, Anastasia Barger, Alon Amir, Betty Livshitz, Anatoly Sherman, Youri Tretiakov, Robert A. Groves, J. Park, Donald L. Jordan, Sue E. Strang, Raminderpal Singh, Carl E. Dickey, David L. Harame: On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices. DAC 2003:724-727
4025 Guoan Zhong, Cheng-Kok Koh, Venkataramanan Balakrishnan, Kaushik Roy: An adaptive window-based susceptance extraction and its efficient implementation. DAC 2003:728-731
4024 Wenjing Rao, Ismet Bayraktaroglu, Alex Orailoglu: Test application time and volume compression through seed overlapping. DAC 2003:732-737
4023 Anuja Sehgal, Vikram Iyengar, Mark D. Krasniewski, Krishnendu Chakrabarty: Test cost reduction for SOCs using virtual TAMs and lagrange multipliers. DAC 2003:738-743
4022 Dong Xiang, Shan Gu, Jia-Guang Sun, Yu-Liang Wu: A cost-effective scan architecture for scan testing with non-scan test power and test application cost. DAC 2003:744-747
4021 Irith Pomeranz, Sudhakar M. Reddy: On test data compression and n-detection test sets. DAC 2003:748-751
4020 Wai Sum Mong, Jianwen Zhu: A retargetable micro-architecture simulator. DAC 2003:752-757
4019 Mehrdad Reshadi, Prabhat Mishra, Nikil D. Dutt: Instruction set compiled simulation: a technique for fast and flexible instruction set simulation. DAC 2003:758-763
4018 Wei Qin, Sharad Malik: Automated synthesis of efficient binary decoders for retargetable software toolkits. DAC 2003:764-769
4017 David E. Lackey, Paul S. Zuchowski, Jürgen Koehl: Designing mega-ASICs in nanogate technologies. DAC 2003:770-775
4016 Clive Bittlestone, Anthony M. Hill, Vipul Singhal, N. V. Arvind: Architecting ASIC libraries and flows in nanometer era. DAC 2003:776-781
4015 Lawrence T. Pileggi, Herman Schmit, Andrzej J. Strojwas, Padmini Gopalakrishnan, V. Kheterpal, Aneesh Koorapaty, Chetan Patel, Vyacheslav Rovner, K. Y. Tong: Exploring regular fabrics to optimize the performance-cost trade-off. DAC 2003:782-787
4014 Ruchir Puri, Leon Stok, John M. Cohn, David S. Kung, David Z. Pan, Dennis Sylvester, Ashish Srivastava, Sarvesh H. Kulkarni: Pushing ASIC performance in a power envelope. DAC 2003:788-793
4013 Hongyu Chen, Chung-Kuan Cheng, Nan-Chi Chou, Andrew B. Kahng, John F. MacDonald, Peter Suaris, Bo Yao, Zhengyong Zhu: An algebraic multigrid solver for analytical placement with layout based clustering. DAC 2003:794-799
4012 Bo Hu, Malgorzata Marek-Sadowska: Wire length prediction based clustering and its application in placement. DAC 2003:800-805
4011 Yuchun Ma, Xianlong Hong, Sheqin Dong, Song Chen, Yici Cai, Chung-Kuan Cheng, Jun Gu: Dynamic global buffer planning optimization based on detail block locating and congestion analysis. DAC 2003:806-811
4010 Hsun-Cheng Lee, Yao-Wen Chang, Jer-Ming Hsu, Hannah Honghua Yang: Multilevel floorplanning/placement for large-scale modules using B*-trees. DAC 2003:812-817
4009 Robert F. Damiano, James H. Kukula: Checking satisfiability of a conjunction of BDDs. DAC 2003:818-823
4008 Aarti Gupta, Malay K. Ganai, Chao Wang, Zijiang Yang, Pranav Ashar: Learning from BDDs in SAT-based bounded model checking. DAC 2003:824-829
4007 Donald Chai, Andreas Kuehlmann: A fast pseudo-boolean constraint solver. DAC 2003:830-835
4006 Fadi A. Aloul, Igor L. Markov, Karem A. Sakallah: Shatter: efficient symmetry-breaking for boolean satisfiability. DAC 2003:836-839
4005 Hyeong-Ju Kang, In-Cheol Park: SAT-based unbounded symbolic model checking. DAC 2003:840-843
4004 Gilles-Eric Descamps, Satish Bagalkotkar, Subramaniam Ganesan, Satish Iyengar, Alain Pirson: Design of a 17-million gate network processor using a design factory. DAC 2003:844-849
4003 Kaijian Shi, Graig Godwin: Hybrid hierarchical timing closure methodology for a high performance and low power DSP. DAC 2003:850-855
4002 Imad A. Ferzli, Farid N. Najm: Statistical estimation of leakage-induced power grid voltage drop considering within-die process variations. DAC 2003:856-859
4001 Donald Chai, Alex Kondratyev, Yajun Ran, Kenneth H. Tseng, Yosinori Watanabe, Malgorzata Marek-Sadowska: Temporofunctional crosstalk noise analysis. DAC 2003:860-863
4000 Ken Tseng, Vinod Kariat: Static noise analysis with noise windows. DAC 2003:864-868
3999 Prabhat Jain, G. Edward Suh, Srinivas Devadas: Embedded intelligent SRAM. DAC 2003:869-874
3998 Tony Givargis: Improved indexing for cache miss reduction in embedded systems. DAC 2003:875-880
3997 Yoonseo Choi, Taewhan Kim: Memory layout techniques for variables utilizing efficient DRAM access modes in embedded system design. DAC 2003:881-886
3996 Wei Zhang, Guangyu Chen, Mahmut T. Kandemir, Mustafa Karaköy: Interprocedural optimizations for improving data cache performance of array-intensive embedded applications. DAC 2003:887-892
3995 John P. Hayes: Tutorial: basic concepts in quantum circuits. DAC 2003:893
3994 Ben Travaglione: Designing and implementing small quantum circuits and algorithms. DAC 2003:894-899
3993 Vijay Raghunathan, Mani B. Srivastava, Rajesh K. Gupta: A survey of techniques for energy efficient on-chip communication. DAC 2003:900-905
3992 Peng Rong, Massoud Pedram: Extending the lifetime of a network of battery-powered mobile devices by remote processing: a markovian decision-based approach. DAC 2003:906-911
3991 Kihwan Choi, Kwanho Kim, Massoud Pedram: Energy-aware MPEG-4 FGS streaming. DAC 2003:912-915
3990 M. Josie Ammer, Michael Sheets, Tufan C. Karalar, Mika Kuulusa, Jan M. Rabaey: A low-energy chip-set for wireless intercom. DAC 2003:916-919
3989 Elaheh Bozorgzadeh, Soheil Ghiasi, Atsushi Takahashi, Majid Sarrafzadeh: Optimal integer delay budgeting on directed acyclic graphs. DAC 2003:920-925
3988 David A. Penry, David I. August: Optimizations for a simulator construction system supporting reusable components. DAC 2003:926-931
3987 Jochen A. G. Jess, K. Kalafala, Srinath R. Naidu, Ralph H. J. M. Otten, Chandramouli Visweswariah: Statistical timing for parametric yield prediction of digital integrated circuits. DAC 2003:932-937
3986 Rajesh Kumar: Interconnect and noise immunity design for the Pentium 4 processor. DAC 2003:938-943
3985 Yajun Ran, Malgorzata Marek-Sadowska: Crosstalk noise in FPGAs. DAC 2003:944-949
3984 Kanak Agarwal, Dennis Sylvester, David Blaauw: Simple metrics for slew rate of RC circuits based on two circuit moments. DAC 2003:950-953
3983 Murat R. Becer, David Blaauw, Ilan Algor, Rajendran Panda, Chanhee Oh, Vladimir Zolotov, Ibrahim N. Hajj: Post-route gate sizing for crosstalk noise reduction. DAC 2003:954-957
3982 Guido Stehr, Helmut E. Graeb, Kurt Antreich: Performance trade-off analysis of analog circuits by normal-boundary intersection. DAC 2003:958-963
3981 Fernando De Bernardinis, Michael I. Jordan, Alberto L. Sangiovanni-Vincentelli: Support vector machines for analog circuit performance representation. DAC 2003:964-969
3980 Maria del Mar Hershenson: Efficient description of the design space of analog circuits. DAC 2003:970-973
3979 Martin Vogels, Georges G. E. Gielen: Architectural selection of A/D converters. DAC 2003:974-977
3978 : Proceedings of the 39th Design Automation Conference, DAC 2002, New Orleans, LA, USA, June 10-14, 2002 DAC 2002
3977 Moshe Gavrielov, Richard Goering, Lucio Lanza, Vishal Saluja, Jay Vleeschhouwer: Wall street evaluates EDA. DAC 2002:1
3976 Michael J. Wirthlin, Brian McMurtrey: IP delivery for FPGAs using Applets and JHDL. DAC 2002:2-7
3975 Seapahn Megerian, Milenko Drinic, Miodrag Potkonjak: Watermarking integer linear programming solutions. DAC 2002:8-13
3974 Fabrice Bernardi, Jean François Santucci: Model design using hierarchical web-based libraries. DAC 2002:14-17
3973 Milenko Drinic, Darko Kirovski: Behavioral synthesis via engineering change. DAC 2002:18-21
3972 Achim Nohl, Gunnar Braun, Oliver Schliebusch, Rainer Leupers, Heinrich Meyr, Andreas Hoffmann: A universal technique for fast and flexible instruction-set architecture simulation. DAC 2002:22-27
3971 Roman L. Lysecky, Susan Cotterell, Frank Vahid: A fast on-chip profiler memory. DAC 2002:28-33
3970 Haris Lekatsas, Jörg Henkel, Venkata Jakkula: Design of an one-cycle decompression hardware for performance increase in embedded systems. DAC 2002:34-39
3969 Q. Su, Venkataramanan Balakrishnan, Cheng-Kok Koh: A factorization-based framework for passivity-preserving model reduction of RLC systems. DAC 2002:40-45
3968 Luca Daniel, Joel R. Phillips: Model order reduction for strictly passive and causal distributed systems. DAC 2002:46-51
3967 Joel R. Phillips, Luca Daniel, Luis Miguel Silveira: Guaranteed passive balancing transformations for model order reduction. DAC 2002:52-57
3966 Xiaoliang Bai, Chandramouli Visweswariah, Philip N. Strenski: Uncertainty-aware circuit optimization. DAC 2002:58-63
3965 Haihua Su, Jiang Hu, Sachin S. Sapatnekar, Sani R. Nassif: Congestion-driven codesign of power and signal networks. DAC 2002:64-69
3964 PariVallal Kannan, Shankar Balachandran, Dinesh Bhatia: On metrics for comparing routability estimation methods for FPGAs. DAC 2002:70-75
3963 Andrew B. Kahng, Ronald Collett, Patrick Groeneveld, Lavi Lev, Nancy Nettleton, Paul K. Rodman, Lambert van den Hoven: Tools or users: which is the bigger bottleneck? DAC 2002:76-77
3962 George Sery, Shekhar Borkar, Vivek De: Life is CMOS: why chase the life after? DAC 2002:78-83
3961 H. Bernhard Pogge: The next chip challenge: effective methods for viable mixed technology SoCs. DAC 2002:84-87
3960 Adrian M. Ionescu, Michel J. Declercq, Santanu Mahapatra, Kaustav Banerjee, Jacques Gautier: Few electron devices: towards hybrid CMOS-SET integrated circuits. DAC 2002:88-93
3959 R. Martel, V. Derycke, J. Appenzeller, Shalom J. Wind, Ph. Avouris: Carbon nanotube field-effect transistors and logic circuits. DAC 2002:94-98
3958 Valeria Bertacco, Kunle Olukotun: Efficient state representation for symbolic simulation. DAC 2002:99-104
3957 Alfred Kölbl, James H. Kukula, Kurt Antreich, Robert F. Damiano: Handling special constructs in symbolic simulation. DAC 2002:105-110
3956 Scott Hazelhurst, Osnat Weissberg, Gila Kamhi, Limor Fix: A hybrid verification approach: getting deep into the design. DAC 2002:111-116
3955 Gianpiero Cabodi, Paolo Camurati, Stefano Quer: Can BDDs compete with SAT solvers on bounded model checking? DAC 2002:117-122
3954 Luc Séméria, Renu Mehra, Barry M. Pangrle, Arjuna Ekanayake, Andrew Seawright, Daniel Ng: RTL c-based methodology for designing and verifying a multi-threaded processor. DAC 2002:123-128
3953 Marcio T. Oliveira, Alan J. Hu: High-Level specification and automatic generation of IP interface monitors. DAC 2002:129-134
3952 Kerstin Eder, Geoff Barrett: Achieving maximum performance: a method for the verification of interlocked pipeline control logic. DAC 2002:135-140
3951 Arindam Chakrabarti, Pallab Dasgupta, P. P. Chakrabarti, Ansuman Banerjee: Formal verification of module interfaces against real time specifications. DAC 2002:141-145
3950 Ajay J. Daga, Loa Mize, Subramanyam Sripada, Chris Wolff, Qiuyang Wu: Automated timing model generation. DAC 2002:146-151
3949 Cho W. Moon, Harish Kriplani, Krishna P. Belkhale: Timing model extraction of hierarchical blocks by graph reduction. DAC 2002:152-157
3948 Martin Foltin, Brian Foutz, Sean Tyler: Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency. DAC 2002:158-163
3947 Hiroyuki Higuchi: An implication-based method to detect multi-cycle paths in large sequential circuits. DAC 2002:164-169
3946 Sungmee Park, Kenneth Mackenzie, Sundaresan Jayaraman: The wearable motherboard: a framework for personalized mobile information processing (PMIP). DAC 2002:170-174
3945 Diana Marculescu, Radu Marculescu, Pradeep K. Khosla: Challenges and opportunities in electronic textiles modeling and optimization. DAC 2002:175-180
3944 Mike Brunoli, Masao Hotta, Felicia James, Rudy Koch, Roy McGuffin, Andrew J. Moore: Analog intellectual property: now? Or never? DAC 2002:181-182
3943 Yumin Zhang, Xiaobo Hu, Danny Z. Chen: Task scheduling and voltage selection for energy minimization. DAC 2002:183-188
3942 Daler N. Rakhmatov, Sarma B. K. Vrudhula, Chaitali Chakrabarti: Battery-conscious task sequencing for portable devices including voltage/clock scaling. DAC 2002:189-194
3941 Ismail Kadayif, Mahmut T. Kandemir, Mustafa Karaköy: An energy saving strategy based on adaptive loop parallelization. DAC 2002:195-200
3940 Fan Mo, Robert K. Brayton: River PLAs: a regular circuit structure. DAC 2002:201-206
3939 Junhyung Um, Taewhan Kim: Layout-aware synthesis of arithmetic circuits. DAC 2002:207-212
3938 Victor De La Luz, Mahmut T. Kandemir, Ibrahim Kolcu: Automatic data migration for reducing energy consumption in multi-bank memory systems. DAC 2002:213-218
3937 Mahmut T. Kandemir, J. Ramanujam, Alok N. Choudhary: Exploiting shared scratch pad memory space in embedded multiprocessor systems. DAC 2002:219-224
3936 Yoonseo Choi, Taewhan Kim: Address assignment combined with scheduling in DSP code generation. DAC 2002:225-230
3935 Edward H. Sargent: Multifunctional photonic integration for the agile optical internet. DAC 2002:231-234
3934 James G. Maloney, Brian E. Brewington, Curtis R. Menyuk: Computer aided design of long-haul optical transmission systems. DAC 2002:235
3933 Timothy P. Kurzweg, Steven P. Levitan, Jose A. Martinez, Mark Kahrs, Donald M. Chiarulli: A fast optical propagation technique for modeling micro-optical systems. DAC 2002:236-241
3932 Robert W. Brodersen, Anthony M. Hill, John Kibarian, Desmond Kirkpatrick, Mark A. Lavin, Mitsumasa Koyanagi: Nanometer design: what hurts next...? DAC 2002:242
3931 Miron Abramovici, Xiaoming Yu, Elizabeth M. Rudnick: Low-cost sequential ATPG with clock-control DFT. DAC 2002:243-248
3930 Peter Wohl, John A. Waicukauski, Sanjay Patel, Gregory A. Maston: Effective diagnostics through interval unloads in a BIST environment. DAC 2002:249-254
3929 Irith Pomeranz, Sandip Kundu, Sudhakar M. Reddy: On output response compression in the presence of unknown output values. DAC 2002:255-258
3928 Li Chen, Sujit Dey: Software-based diagnosis for processors. DAC 2002:259-262
3927 Xun Liu, Marios C. Papaefthymiou: Design of a high-throughput low-power IS95 Viterbi decoder. DAC 2002:263-268
3926 Daniel Ragan, Peter Sandborn, Paul Stoaks: A detailed cost model for concurrent use with hardware/software co-design. DAC 2002:269-274
3925 Hyunok Oh, Soonhoi Ha: Efficient code synthesis from extended dataflow graphs for multimedia applications. DAC 2002:275-280
3924 Ingo Sander, Axel Jantsch: Transformation based communication and clock domain refinement for system design. DAC 2002:281-286
3923 Kai Richter, Dirk Ziegenbein, Marek Jersak, Rolf Ernst: Model composition for scheduling analysis in platform design. DAC 2002:287-292
3922 Jong-Yeol Lee, In-Cheol Park: Timed compiled-code simulation of embedded software for performance analysis of SOC design. DAC 2002:293-298
3921 Simon Jolly, Atanas N. Parashkevov, Tim McDougall: Automated equivalence checking of switch level circuits . DAC 2002:299-304
3920 Demos Anastasakis, Robert F. Damiano, Hi-Keung Tony Ma, Ted Stanion: A practical and efficient method for compare-point matching. DAC 2002:305-310
3919 Ying-Tsai Chang, Kwang-Ting Cheng: Self-referential verification of gate-level implementations of arithmetic circuits. DAC 2002:311-316
3918 Michael Santarini, Sudhakar Jilla, Mark Miller, Tommy Eng, Sandeep Khanna, Kamalesh N. Ruparel, Tom Russell, Kazu Yamada: Whither (or wither?) ASIC handoff? DAC 2002:317-318
3917 Yunjian Jiang, Robert K. Brayton: Software synthesis from synchronous specifications using logic simulation techniques. DAC 2002:319-324
3916 Armita Peymandoust, Giovanni De Micheli, Tajana Simunic: Complex library mapping for embedded software using symbolic algebra. DAC 2002:325-330
3915 Maghsoud Abbaspour, Jianwen Zhu: Retargetable binary utilities. DAC 2002:331-336
3914 Zhining Huang, Sharad Malik: Exploiting operation level parallelism through dynamically reconfigurable datapaths. DAC 2002:337-342
3913 Edson L. Horta, John W. Lockwood, David E. Taylor, David B. Parlour: Dynamic hardware plugins in an FPGA with partial run-time reconfiguration. DAC 2002:343-348
3912 Jinghuan Chen, Jaekyun Moon, Kia Bazargan: A reconfigurable FPGA-based readback signal generator for hard-drive read channel simulator. DAC 2002:349-354
3911 Angela Krstic, Wei-Cheng Lai, Kwang-Ting Cheng, Li Chen, Sujit Dey: Embedded software-based self-testing for SoC design. DAC 2002:355-360
3910 Swarup Bhunia, Kaushik Roy, Jaume Segura: A novel wavelet transform based transient current analysis for fault detection and localization. DAC 2002:361-366
3909 Amir Attarha, Mehrdad Nourani: Signal integrity fault analysis using reduced-order modeling. DAC 2002:367-370
3908 Jing-Jia Liou, Li-C. Wang, Kwang-Ting Cheng, Jennifer Dworak, M. Ray Mercer, Rohit Kapur, Thomas W. Williams: Enhancing test efficiency for delay fault testing using multiple-clocked schemes. DAC 2002:371-374
3907 Christian Berthet: Going mobile: the next horizon for multi-million gate designs in the semi-conductor industry. DAC 2002:375-378
3906 Yahong Cao, Yu-Min Lee, Tsung-Hao Chen, Charlie Chung-Ping Chen: HiPRIME: hierarchical and passivity reserved interconnect macromodeling engine for RLKC power delivery. DAC 2002:379-384
3905 Srinivas Bodapati, Farid N. Najm: High-level current macro-model for power-grid analysis. DAC 2002:385-390
3904 Brian W. Amick, Claude R. Gauthier, Dean Liu: Macro-modeling concepts for the chip electrical interface. DAC 2002:391-394
3903 Hui Zheng, Lawrence T. Pileggi: Modeling and analysis of regular symmetrically structured power/ground distribution networks. DAC 2002:395-398
3902 Mustafa Badaroglu, Kris Tiri, Stéphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen: Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients. DAC 2002:399-404
3901 Tiberiu Chelcea, Steven M. Nowick: Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. DAC 2002:405-410
3900 Alex Kondratyev, Kelvin Lwin: Design of asynchronous circuits by synchronous CAD tools. DAC 2002:411-414
3899 Christos P. Sotiriou: Implementing asynchronous circuits using a conventional EDA tool-flow. DAC 2002:415-418
3898 Kazuo Iwama, Yahiko Kambayashi, Shigeru Yamashita: Transformation rules for designing CNOT-based quantum circuits. DAC 2002:419-424
3897 Anna Bernasconi, Valentina Ciriani, Fabrizio Luccio, Linda Pagli: Fast three-level logic minimization based on autosymmetry. DAC 2002:425-430
3896 Walter Daems, Georges G. E. Gielen, Willy M. C. Sansen: An efficient optimization--based technique to generate posynomial performance models for analog integrated circuits. DAC 2002:431-436
3895 Hongzhou Liu, Amith Singhee, Rob A. Rutenbar, L. Richard Carley: Remembrance of circuits past: macromodeling by data mining in large analog design spaces. DAC 2002:437-442
3894 Ovidiu Bajdechi, Johan H. Huijsing, Georges G. E. Gielen: Optimal design of delta-sigma ADCs by design space exploration. DAC 2002:443-448
3893 Jan Vandenbussche, K. Uyttenhove, Erik Lauwers, Michiel Steyaert, Georges G. E. Gielen: Systematic design of a 200 MS/s 8-bit interpolating/averaging A/D converter. DAC 2002:449-454
3892 Ashok K. Murugavel, N. Ranganathan: Petri net modeling of gate and interconnect delays for power estimation. DAC 2002:455-460
3891 Pawan Kapur, Gaurav Chandra, Krishna Saraswat: Power estimation in global interconnects and its reduction using a novel repeater optimization methodology. DAC 2002:461-466
3890 Seong-Ook Jung, Ki-Wook Kim, Sung-Mo Kang: Low-swing clock domino logic incorporating dual supply and dual threshold voltages. DAC 2002:467-472
3889 Amit Agarwal, Hai Li, Kaushik Roy: DRG-cache: a data retention gated-ground cache for low power. DAC 2002:473-478
3888 Gary Smith, Daya Nadamuni, Sharad Malik, Rick Chapman, John Fogelin, Kurt Keutzer, Grant Martin, Brian Bailey: Unified tools for SoC embedded systems: mission critical, mission impossible or mission irrelevant? DAC 2002:479
3887 Mohab Anis, Mohamed Mahmoud, Mohamed I. Elmasry, Shawki Areibi: Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering technique. DAC 2002:480-485
3886 Tanay Karnik, Yibin Ye, James Tschanz, Liqiong Wei, Steven M. Burns, Venkatesh Govindarajulu, Vivek De, Shekhar Borkar: Total power optimization by simultaneous dual-Vt allocation and device sizing in high performance microprocessors. DAC 2002:486-491
3885 Dong-In Kang, Jinwoo Suh, Stephen P. Crago: An optimal voltage synthesis technique for a power-efficient satellite application. DAC 2002:492-497
3884 Michael H. Perrott: Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits. DAC 2002:498-503
3883 Baolin Yang, Joel R. Phillips: Time-domain steady-state simulation of frequency-dependent components using multi-interval Chebyshev method. DAC 2002:504-509
3882 Jaijeet S. Roychowdhury: A time-domain RF steady-state method for closely spaced tones. DAC 2002:510-513
3881 Giorgio Casinovi: An algorithm for frequency-domain noise analysis in nonlinear systems. DAC 2002:514-517
3880 Chantal Ykman-Couvreur, J. Lambrecht, Diederik Verkest, Francky Catthoor, Aristides Nikologiannis, George E. Konstantoulakis: System-level performance optimization of the data queueing memory management in high-speed network processors. DAC 2002:518-523
3879 Terry Tao Ye, Giovanni De Micheli, Luca Benini: Analysis of power consumption on switch fabrics in network routers. DAC 2002:524-529
3878 David Whelihan, Herman Schmit: Memory optimization in single chip network switch fabrics. DAC 2002:530-535
3877 Piet Vanassche, Georges G. E. Gielen, Willy M. C. Sansen: Behavioral modeling of (coupled) harmonic oscillators. DAC 2002:536-541
3876 Walter Hartong, Lars Hedrich, Erich Barke: Model checking algorithms for analog verification. DAC 2002:542-547
3875 Jochen Mades, Manfred Glesner: Regularization of hierarchical VHDL-AMS models using bipartite graphs. DAC 2002:548-551
3874 Yehia Massoud, Jacob White: Improving the generality of the fictitious magnetic charge approach to computing inductances in the presence of permeable materials. DAC 2002:552-555
3873 Michael Orshansky, Kurt Keutzer: A general probabilistic framework for worst case timing analysis. DAC 2002:556-561
3872 Jing Zeng, Magdy S. Abadir, Jacob A. Abraham: False timing path identification using ATPG techniques and delay-based information. DAC 2002:562-565
3871 Jing-Jia Liou, Angela Krstic, Li-C. Wang, Kwang-Ting Cheng: False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation. DAC 2002:566-569
3870 Srihari Cadambi, Chandra Mulpuri, Pranav Ashar: A fast, inexpensive and scalable hardware acceleration technique for functional simulation. DAC 2002:570-575
3869 David L. Dill, Nate James, Shishpal Rawat, Gérard Berry, Limor Fix, Harry Foster, Rajeev K. Ranjan, Gunnar Stålmarck, Curt Widdoes: Formal verification methods: getting around the brick wall. DAC 2002:576-577
3868 Milos Hrkic, John Lillis: S-Tree: a technique for buffered routing tree synthesis. DAC 2002:578-583
3867 Hua Xiang, D. F. Wong, Xiaoping Tang: An algorithm for integrated pin assignment and buffer planning. DAC 2002:584-589
3866 Narendra V. Shenoy, William Nicholls: An efficient routing database. DAC 2002:590-595
3865 Ferid Gharsalli, Samy Meftali, Frédéric Rousseau, Ahmed Amine Jerraya: Automatic generation of embedded memory wrapper for multiprocessor SoC. DAC 2002:596-601
3864 Robert Siegmund, Dietmar Müller: A novel synthesis technique for communication controller hardware from declarative data communication protocol specifications. DAC 2002:602-607
3863 Jaewon Seo, Taewhan Kim, Preeti Ranjan Panda: An integrated algorithm for memory allocation and assignment in high-level synthesis. DAC 2002:608-611
3862 María C. Molina, José M. Mendías, Román Hermida: High-level synthesis of multiple-precision circuitsindependent of data-objects length. DAC 2002:612-615
3861 Samarjit Chakraborty, Thomas Erlebach, Simon Künzli, Lothar Thiele: Schedulability of event-driven code blocks in real-time embedded systems. DAC 2002:616-621
3860 Fabian Wolf, Jan Staschulat, Rolf Ernst: Associative caches in formal software timing analysis. DAC 2002:622-627
3859 Mahmut T. Kandemir, Alok N. Choudhary: Compiler-directed scratch pad memory hierarchy design and management. DAC 2002:628-633
3858 Patrick Schaumont, Henry Kuo, Ingrid Verbauwhede: Unlocking the design secrets of a 2.29 Gb/s Rijndael processor. DAC 2002:634-639
3857 Nick Richardson, Lun Bin Huang, Razak Hossain, Tommy Zounes, Naresh Soni, Julian Lewis: The iCOREtm 520 MHz synthesizable CPU core. DAC 2002:640-645
3856 Gokhan Memik, William H. Mangione-Smith: A flexible accelerator for layer 7 networking applications. DAC 2002:646-651
3855 Jan M. Rabaey, Joachim Kunkel, Dennis Brophy, Raul Camposano, Davoud Samani, Larry Lerner, Rick Hetherington: What's the next EDA driver? DAC 2002:652
3854 Sarma B. K. Vrudhula, David Blaauw, Supamas Sirichotiyakul: Estimation of the likelihood of capacitive coupling noise. DAC 2002:653-658
3853 Paul B. Morton, Wayne Wei-Ming Dai: Crosstalk noise estimation for noise management. DAC 2002:659-664
3852 Byron Krauter, David Widiger: Variable frequency crosstalk noise analysis: : a methodology to guarantee functionality from dc to fmax. DAC 2002:665-668
3851 James D. Z. Ma, Lei He: Towards global routing with RLC crosstalk constraints. DAC 2002:669-672
3850 Anshuman Chandra, Krishnendu Chakrabarty: Reduction of SOC test data volume, scan power and testing time using alternating run-length codes. DAC 2002:673-678
3849 Douglas Kay, Sung Chung, Samiha Mourad: Embedded test control schemes for compression in SOCs. DAC 2002:679-684
3848 Vikram Iyengar, Krishnendu Chakrabarty, Erik Jan Marinissen: Wrapper/TAM co-optimization, constraint-driven test scheduling, and tester data volume reduction for SOCs. DAC 2002:685-690
3847 Kanishka Lahiri, Sujit Dey, Anand Raghunathan: Communication architecture based power management for battery efficient system design. DAC 2002:691-696
3846 Victor Delaluz, Anand Sivasubramaniam, Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin: Scheduler-based DRAM energy management. DAC 2002:697-702
3845 Ismail Kadayif, Mahmut T. Kandemir, Ugur Sezer: An integer linear programming based approach for parallelizing applications in On-chip multiprocessors. DAC 2002:703-708
3844 Yervant Zorian: Embedding infrastructure IP for SOC yield improvement. DAC 2002:709-712
3843 Miron Abramovici, Charles E. Stroud, Marty Emmert: Using embedded FPGAs for SoC yield improvement. DAC 2002:713-724
3842 Gunnar Andersson, Per Bjesse, Byron Cook, Ziyad Hanna: A proof engine approach to solving combinational design automation problems. DAC 2002:725-730
3841 Fadi A. Aloul, Arathi Ramani, Igor L. Markov, Karem A. Sakallah: Solving difficult SAT instances in the presence of symmetry. DAC 2002:731-736
3840 Fadi A. Aloul, Brian D. Sierawski, Karem A. Sakallah: Satometer: how much have we searched? DAC 2002:737-742
3839 Slawomir Pilarski, Gracia Hu: SAT with partial clauses and back-leaps. DAC 2002:743-746
3838 Malay K. Ganai, Pranav Ashar, Aarti Gupta, Lintao Zhang, Sharad Malik: Combining strengths of circuit-based and CNF-based algorithms for a high-performance SAT solver. DAC 2002:747-750
3837 Hemant Mahawar, Vivek Sarin, Weiping Shi: A solenoidal basis method for efficient inductance extraction. DAC 2002:751-756
3836 Tao Lin, Michael W. Beattie, Lawrence T. Pileggi: On the efficacy of simplified 2D on-chip inductance models. DAC 2002:757-762
3835 Raguraman Venkatesan, Jeffrey A. Davis, James D. Meindl: A physical model for the transient response of capacitively loaded distributed rlc interconnects. DAC 2002:763-766
3834 Adil Koukab, Catherine Dehollain, Michel J. Declercq: HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC. DAC 2002:767-770
3833 Eelco Schrik, N. P. van der Meijs: Combined BEM/FEM substrate resistance modeling. DAC 2002:771-776
3832 Srivaths Ravi, Anand Raghunathan, Nachiketh R. Potlapally, Murugan Sankaradass: System design methodologies for a wireless security processing platform. DAC 2002:777-782
3831 Alessandro Pinto, Luca P. Carloni, Alberto L. Sangiovanni-Vincentelli: Constraint-driven communication synthesis. DAC 2002:783-788
3830 Wander O. Cesário, Amer Baghdadi, Lovic Gauthier, Damien Lyonnard, Gabriela Nicolescu, Yanick Paviot, Sungjoo Yoo, Ahmed Amine Jerraya, Mario Diaz-Nava: Component-based design approach for multicore SoCs. DAC 2002:789-794
3829 Girish Varatkar, Radu Marculescu: Traffic analysis for on-chip networks design of multimedia applications. DAC 2002:795-800
3828 Kanna Shimizu, David L. Dill: Deriving a simulation input generator and a coverage metric from a formal specification. DAC 2002:801-806
3827 Oded Lachish, Eitan Marcus, Shmuel Ur, Avi Ziv: Hole analysis for functional coverage data. DAC 2002:807-812
3826 Shuo Sheng, Koichiro Takayama, Michael S. Hsiao: Effective safety property checking using simulation-based sequential ATPG. DAC 2002:813-818
3825 Mike Bartley, Darren Galpin, Tim Blackmore: A comparison of three verification techniques: directed testing, pseudo-random testing and property checking. DAC 2002:819-823
3824 Carla-Fabiana Chiasserini, Pavan Nuggehalli, Vikram Srinivasan: Energy-efficient communication protocols. DAC 2002:824-829
3823 Naresh R. Shanbhag: Reliable and energy-efficient digital signal processing. DAC 2002:830-835
3822 Michiel Steyaert, Peter J. Vancorenland: CMOS: a paradigm for low power wireless? DAC 2002:836-841
3821 Jai-Ming Lin, Yao-Wen Chang: TCG-S: orthogonal coupling of P*-admissible representations for general floorplans. DAC 2002:842-847
3820 Xiaoping Tang, D. F. Wong: Floorplanning with alignment and performance constraints. DAC 2002:848-853
3819 Ke Zhong, Shantanu Dutt: Algorithms for simultaneous satisfaction of multiple constraints and objective optimization in a placement flow with application to congestion control. DAC 2002:854-859
3818 Lauren Hui Chen, Malgorzata Marek-Sadowska, Forrest Brewer: Coping with buffer delay change due to power and ground noise. DAC 2002:860-865
3817 Bernard N. Sheehan: Osculating Thevenin model for predicting delay and slew of capacitively characterized cells. DAC 2002:866-869
3816 Seung Hoon Choi, Kaushik Roy, Florentin Dartu: Timed pattern generation for noise-on-delay calculation. DAC 2002:870-873
3815 Jaesik Lee, Ki-Wook Kim, Sung-Mo Kang: VeriCDF: a new verification methodology for charged device failures. DAC 2002:874-879
3814 Lothar Thiele, Samarjit Chakraborty, Matthias Gries, Simon Künzli: A framework for evaluating design tradeoffs in packet processing architectures. DAC 2002:880-885
3813 Andrea Bona, Mariagiovanna Sami, Donatella Sciuto, Vittorio Zaccaria, Cristina Silvano, Roberto Zafalon: Energy estimation and optimization of embedded VLIW processors based on instruction clustering. DAC 2002:886-891
3812 Yongsoo Joo, Yongseok Choi, Hojun Shim, Hyung Gyu Lee, Kwanho Kim, Naehyuck Chang: Energy exploration and reduction of SDRAM memory systems. DAC 2002:892-897
3811 Sumit Gupta, Nick Savoiu, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau, Timothy Kam, Michael Kishinevsky, Shai Rotem: Coordinated transformations for high-level synthesis of high performance microprocessor blocks. DAC 2002:898-903
3810 Jennifer L. Wong, Seapahn Megerian, Miodrag Potkonjak: Forward-looking objective functions: concept & applications in high level synthesis. DAC 2002:904-909
3809 Farinaz Koushanfar, Jennifer L. Wong, Jessica Feng, Miodrag Potkonjak: ILP-based engineering change. DAC 2002:910-915
3808 : Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, June 18-22, 2001 DAC 2001
3807 Rita Glover, Marc Halpern, Rich Becks, Richard Kubin, Henry Jurgens, Rick Cassidy, Ted Vucurevich: Panel: The Electronics Industry Supply Chain: Who Will Do What? DAC 2001:1-2
3806 Dennis Sylvester, Himanshu Kaul: Future Performance Challenges in Nanometer Design. DAC 2001:3-8
3805 Wojciech Maly: IC Design in High-Cost Nanometer-Technologies Era. DAC 2001:9-14
3804 Kanishka Lahiri, Anand Raghunathan, Ganesh Lakshminarayana: LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs. DAC 2001:15-20
3803 Tiberiu Chelcea, Steven M. Nowick: Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols. DAC 2001:21-26
3802 Seapahn Meguerdichian, Milenko Drinic, Darko Kirovski: Latency-Driven Design of Multi-Purpose Systems-On-Chip. DAC 2001:27-30
3801 Jagesh V. Sanghavi, Albert Wang: Estimation of Speed, Area, and Power of Parameterizable, Soft IP. DAC 2001:31-34
3800 Dong Wang, Pei-Hsin Ho, Jiang Long, James H. Kukula, Yunshan Zhu, Hi-Keung Tony Ma, Robert F. Damiano: Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines. DAC 2001:35-40
3799 Maher N. Mneimneh, Fadi A. Aloul, Christopher T. Weaver, Saugata Chatterjee, Karem A. Sakallah, Todd M. Austin: Scalable Hybrid Verification of Complex Microprocessors. DAC 2001:41-46
3798 Alfred Kölbl, James H. Kukula, Robert F. Damiano: Symbolic RTL Simulation. DAC 2001:47-52
3797 Bulent I. Dervisoglu: A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers. DAC 2001:53-58
3796 Wei-Cheng Lai, Kwang-Ting Cheng: Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip. DAC 2001:59-64
3795 Kelly A. Ockunzzi, Christos A. Papachristou: Test Strategies for BIST at the Algorithmic and Register-Transfer Levels. DAC 2001:65-70
3794 Rajesh K. Gupta, Shishpal Rawat, Ingrid Verbauwhede, Gérard Berry, Ramesh Chandra, Daniel Gajski, Kris Konigsfeld, Patrick Schaumont: Panel: The Next HDL: If C++ is the Answer, What was the Question? DAC 2001:71-72
3793 Warren Grobman, M. Thompson, R. Wang, C. Yuan, Ruiqi Tian, E. Demircan: Reticle Enhancement Technology: Implications and Challenges for Physical Design. DAC 2001:73-78
3792 Lars Liebmann, Jennifer Lund, Fook-Luen Heng, Ioana Graur: Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking. DAC 2001:79-84
3791 Michael L. Rieger, Jeffrey P. Mayhew, Sridhar Panchapakesan: Layout Design Methodologies for Sub-Wavelength Manufacturing. DAC 2001:85-88
3790 Franklin M. Schellenberg, Olivier Toublan, Luigi Capodieci, Bob Socha: Adoption of OPC and the Impact on Design and Layout. DAC 2001:89-92
3789 Michael Sanie, Michel Côté, Philippe Hurat, Vinod Malhotra: A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow. DAC 2001:93-96
3788 Chih-Wei Jim Chang, Kai Wang, Malgorzata Marek-Sadowska: Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques. DAC 2001:97-102
3787 Alan Mishchenko, Bernd Steinbach, Marek A. Perkowski: An Algorithm for Bi-Decomposition of Logic Functions. DAC 2001:103-108
3786 Martin Charles Golumbic, Aviad Mintz, Udi Rotics: Factoring and Recognition of Read-Once Functions using Cographs and Normality. DAC 2001:109-114
3785 Valentina Ciriani: Logic Minimization using Exclusive OR Gates. DAC 2001:115-120
3784 Jafar Savoj, Behzad Razavi: Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems. DAC 2001:121-126
3783 David Goren, Eliyahu Shamsaev, Israel A. Wagner: A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC. DAC 2001:127-132
3782 Sree Ganesan, Ranga Vemuri: Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems. DAC 2001:133-138
3781 Wim Verhaegen, Georges G. E. Gielen: Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits. DAC 2001:139-144
3780 Irith Pomeranz: Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits. DAC 2001:145-150
3779 Ismet Bayraktaroglu, Alex Orailoglu: Test Volume and Application Time Reduction Through Scan Chain Concealment. DAC 2001:151-155
3778 Irith Pomeranz, Sudhakar M. Reddy: An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing. DAC 2001:156-161
3777 Sying-Jyan Wang, Sheng-Nan Chiou: Generating Efficient Tests for Continuous Scan. DAC 2001:162-165
3776 Anshuman Chandra, Krishnendu Chakrabarty: Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip. DAC 2001:166-169
3775 Gabe Moretti, Tim Hopes, Ramesh Narayanaswamy, Nanette Collins, Dave Kelf, Tom Anderson, Janick Bergeron, Ashish Dixit, Peter Flake: Panel: Your Core - My Problem? Integration and Verification of IP. DAC 2001:170-171
3774 Patrick Schaumont, Ingrid Verbauwhede, Kurt Keutzer, Majid Sarrafzadeh: A Quick Safari Through the Reconfiguration Jungle. DAC 2001:172-177
3773 Bill Salefski, Levent Caglar: Re-Configurable Computing in Wireless. DAC 2001:178-183
3772 Albert Wang, Earl Killian, Dror E. Maydan, Chris Rowen: Hardware/Software Instruction Set Configurability for System-on-Chip Processors. DAC 2001:184-188
3771 Charles J. Alpert, Jiang Hu, Sachin S. Sapatnekar, Paul Villarrubia: A Practical Methodology for Early Buffer and Wire Resource Allocation. DAC 2001:189-194
3770 Elaheh Bozorgzadeh, Ryan Kastner, Majid Sarrafzadeh: Creating and Exploiting Flexibility in Steiner Trees. DAC 2001:195-198
3769 Kevin M. Lepak, Irwan Luwandi, Lei He: Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint. DAC 2001:199-202
3768 Hongbing Fan, Jiping Liu, Yu-Liang Wu, Chak-Chung Cheung: On Optimum Switch Box Designs for 2-D FPGAs. DAC 2001:203-208
3767 Sanjukta Bhanja, N. Ranganathan: Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks. DAC 2001:209-214
3766 Taewhan Kim, Ki-Seok Chung, Chien-Liang Liu: A Static Estimation Technique of Power Sensitivity in Logic Circuits. DAC 2001:215-219
3765 Amit Sinha, Anantha Chandrakasan: JouleTrack - A Web Based Tool for Software Energy Profiling. DAC 2001:220-225
3764 Miroslav N. Velev, Randal E. Bryant: Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors. DAC 2001:226-231
3763 Andreas Kuehlmann, Malay K. Ganai, Viresh Paruthi: Circuit-based Boolean Reasoning. DAC 2001:232-237
3762 Christoph Scholl, Bernd Becker: Checking Equivalence for Partial Implementations. DAC 2001:238-243
3761 Bob Bentley: Validating the Intel Pentium 4 Microprocessor. DAC 2001:244-248
3760 Ken Albin: Nuts and Bolts of Core and SoC Verification. DAC 2001:249-252
3759 Füsun Özgüner, Duane W. Marhefka, Joanne DeGroat, Bruce Wile, Jennifer Stofer, Lyle Hanrahan: Teaching Future Verification Engineers: The Forgotten Side of Logic Design. DAC 2001:253-255
3758 Torbjörn Grahm, Barry Clark: SoC Integration of Reusable Baseband Bluetooth IP. DAC 2001:256-261
3757 Paul T. M. van Zeijl: One-chip Bluetooth ASIC Challenges. DAC 2001:262
3756 Michael Theobald, Steven M. Nowick: Transformations for the Synthesis and Optimization of Asynchronous Distributed Control. DAC 2001:263-268
3755 Sumit Gupta, Nick Savoiu, Sunwoo Kim, Nikil D. Dutt, Rajesh K. Gupta, Alexandru Nicolau: Speculation Techniques for High Level Synthesis of Control Intensive Designs. DAC 2001:269-272
3754 Kiran Bondalapati: Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching. DAC 2001:273-276
3753 Armita Peymandoust, Giovanni De Micheli: Using Symbolic Algebra in Algorithmic Level DSP Synthesis. DAC 2001:277-282
3752 Clayton B. McDonald, Randal E. Bryant: Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis. DAC 2001:283-288
3751 Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer: A New Gate Delay Model for Simultaneous Switching and Its Applications. DAC 2001:289-294
3750 Geng Bai, Sudhakar Bobba, Ibrahim N. Hajj: Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits. DAC 2001:295-300
3749 Chi-Feng Wu, Chih-Tsun Huang, Kuo-Liang Cheng, Chih-Wea Wang, Cheng-Wen Wu: Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories. DAC 2001:301-306
3748 Shih-yu Yang, Christos A. Papachristou, Massood Tabib-Azar: Improving Bus Test Via IDDT and Boundary Scan. DAC 2001:307-312
3747 Kaamran Raahemifar, Majid Ahmadi: Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits. DAC 2001:313-316
3746 Li Chen, Xiaoliang Bai, Sujit Dey: Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores. DAC 2001:317-320
3745 Rob A. Rutenbar, Max Baron, Thomas Daniel, Rajeev Jayaraman, Zvi Or-Bach, Jonathan Rose, Carl Sechen: Panel: (When) Will FPGAs Kill ASICs? DAC 2001:321-322
3744 Michael W. Beattie, Lawrence T. Pileggi: Inductance 101: Modeling and Extraction. DAC 2001:323-328
3743 Kaushik Gala, David Blaauw, Junfeng Wang, Vladimir Zolotov, Min Zhao: Inductance 101: Analysis and Design Issues. DAC 2001:329-334
3742 Michael W. Beattie, Lawrence T. Pileggi: Modeling Magnetic Coupling for On-Chip Interconnect. DAC 2001:335-340
3741 Yi-Chang Lu, Mustafa Celik, Tak Young, Lawrence T. Pileggi: Min/max On-Chip Inductance Models and Delay Metrics. DAC 2001:341-346
3740 Catherine H. Gebotys: Utilizing Memory Bandwidth in DSP Embedded Processors. DAC 2001:347-352
3739 Sathishkumar Udayanarayanan, Chaitali Chakrabarti: Address Code Generation for Digital Signal Processors. DAC 2001:353-358
3738 J. Ramanujam, Jinpyo Hong, Mahmut T. Kandemir, Amit Narayan: Reducing Memory Requirements of Nested Loops for Embedded Systems. DAC 2001:359-364
3737 Per Gunnar Kjeldsberg, Francky Catthoor, Einar J. Aas: Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications. DAC 2001:365-370
3736 Min Zhao, Sachin S. Sapatnekar: A New Structural Pattern Matching Algorithm for Technology Mapping. DAC 2001:371-376
3735 Shrirang K. Karandikar, Sachin S. Sapatnekar: Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect. DAC 2001:377-382
3734 Amit Singh, Arindam Mukherjee, Malgorzata Marek-Sadowska: Latency and Latch Count Minimization in Wave Steered Circuits. DAC 2001:383-388
3733 Jason Cong, Michail Romesis: Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping. DAC 2001:389-394
3732 Juan Antonio Carballo, Stephen W. Director: Application of Constraint-Based Heuristics in Collaborative Design. DAC 2001:395-400
3731 Franc Brglez, Hemang Lavana: A Universal Client for Distributed Networked Design and Computing. DAC 2001:401-406
3730 Darko Kirovski, Milenko Drinic, Miodrag Potkonjak: Hypermedia-Aided Design. DAC 2001:407-412
3729 Tommy Kuhn, Tobias Oppold, Markus Winterholer, Wolfgang Rosenstiel, Mark Edwards, Yaron Kashai: A Framework for Object Oriented Hardware Specification, Verification, and Synthesis. DAC 2001:413-418
3728 Georges G. E. Gielen, Mike Sottak, Mike Murray, Linda Kaye, Maria del Mar Hershenson, Kenneth S. Kundert, Philippe Magarshack, Akria Matsuzawa, Ronald A. Rohrer, Ping Yang: Panel: When Will the Analog Design Flow Catch Up with Digital Methodology? DAC 2001:419
3727 David G. Chinnery, Borivoje Nikolic, Kurt Keutzer: Achieving 550Mhz in an ASIC Methodology. DAC 2001:420-425
3726 Gregory A. Northrop, Pong-Fei Lu: A Semi-Custom Design Flow in High-Performance Microprocessor Design. DAC 2001:426-431
3725 Stephen E. Rich, Matthew J. Parker, Jim Schwartz: Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective. DAC 2001:432-437
3724 Dongkun Shin, Jihong Kim, Seongsoo Lee: Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis. DAC 2001:438-443
3723 Jiong Luo, Niraj K. Jha: Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems. DAC 2001:444-449
3722 Paul Pop, Petru Eles, Traian Pop, Zebo Peng: An Approach to Incremental Design of Distributed Embedded Systems. DAC 2001:450-455
3721 Zhan Yu, Meng-Lin Yu, Alan N. Willson Jr.: Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits. DAC 2001:456-461
3720 Anmol Mathur, Sanjeev Saluja: Improved Merging of Datapath Operators using Information Content and Required Precision Analysis. DAC 2001:462-467
3719 In-Cheol Park, Hyeong-Ju Kang: Digital Filter Synthesis Based on Minimal Signed Digit Representation. DAC 2001:468-473
3718 Gang Qu: Publicly Detectable Techniques for the Protection of Virtual Components. DAC 2001:474-479
3717 Rupak Majumdar, Jennifer L. Wong: Watermarking of SAT using Combinatorial Isolation Lemmas. DAC 2001:480-485
3716 Gregory Wolfe, Jennifer L. Wong, Miodrag Potkonjak: Watermarking Graph Partitioning Solutions. DAC 2001:486-489
3715 Farinaz Koushanfar, Gang Qu: Hardware Metering. DAC 2001:490-493
3714 Phillip Restle: Technical Visualizations in VLSI Design. DAC 2001:494-499
3713 Jeff Solomon, Mark Horowitz: Using Texture Mapping with Mipmapping to Render a VLSI Layout. DAC 2001:500-505
3712 Marc Najork: Web-based Algorithm Animation. DAC 2001:506-511
3711 Peter Petrov, Alex Orailoglu: Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors. DAC 2001:512-517
3710 Damien Lyonnard, Sungjoo Yoo, Amer Baghdadi, Ahmed Amine Jerraya: Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. DAC 2001:518-523
3709 Tajana Simunic, Luca Benini, Andrea Acquaviva, Peter W. Glynn, Giovanni De Micheli: Dynamic Voltage Scaling and Power Management for Portable Systems. DAC 2001:524-529
3708 Matthew W. Moskewicz, Conor F. Madigan, Ying Zhao, Lintao Zhang, Sharad Malik: Chaff: Engineering an Efficient SAT Solver. DAC 2001:530-535
3707 Aarti Gupta, Anubhav Gupta, Zijiang Yang, Pranav Ashar: Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation. DAC 2001:536-541
3706 Jesse Whittemore, Joonyoung Kim, Karem A. Sakallah: SATIRE: A New Incremental Satisfiability Engine. DAC 2001:542-545
3705 Emil Gizdarski, Hideo Fujiwara: A Framework for Low Complexity Static Learning. DAC 2001:546-549
3704 Sheldon X.-D. Tan, C.-J. Richard Shi: Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling. DAC 2001:550-554
3703 Taku Uchino, Jason Cong: An Interconnect Energy Model Considering Coupling Effects. DAC 2001:555-558
3702 Tsung-Hao Chen, Charlie Chung-Ping Chen: Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods. DAC 2001:559-562
3701 Luca Daniel, Alberto L. Sangiovanni-Vincentelli, Jacob White: Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect. DAC 2001:563-566
3700 Amir H. Ajami, Kaustav Banerjee, Massoud Pedram, Lukas P. P. P. van Ginneken: Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs. DAC 2001:567-572
3699 Ireneusz Janiszewski, Bernhard Hoppe, Hermann Meuth: VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers. DAC 2001:573-578
3698 Ramesh Karri, Kaijie Wu, Piyush Mishra, Yongkook Kim: Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers. DAC 2001:579-585
3697 Seapahn Meguerdichian, Farinaz Koushanfar, Advait Mogre, Dusan Petranovic, Miodrag Potkonjak: MetaCores: Design and Optimization Techniques. DAC 2001:585-590
3696 Andrew B. Kahng, Bing J. Sheu, Nancy Nettleton, John M. Cohn, Shekhar Borkar, Louis Scheffer, Ed Cheng, Sang Wang: Panel: Is Nanometer Design Under Control? DAC 2001:591-592
3695 Leonardo Maria Reyneri, F. Cucinotta, A. Serra, Luciano Lavagno: A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM. DAC 2001:593-598
3694 Amit Nandi, Radu Marculescu: System-Level Power/Performance Analysis for Embedded Systems Design. DAC 2001:599-604
3693 Tat Kee Tan, Anand Raghunathan, Ganesh Lakshminarayana, Niraj K. Jha: High-level Software Energy Macro-modeling. DAC 2001:605-610
3692 Hoon Choi, Byeong-Whee Yun, Yun-Tae Lee, Hyunglae Roh: Model Checking of S3C2400X Industrial Embedded SOC Product. DAC 2001:611-616
3691 Julia Dushina, Mike Benjamin, Daniel Geist: Semi-Formal Test Generation with Genevieve. DAC 2001:617-622
3690 Murali Kudlugi, Soha Hassoun, Charles Selvidge, Duaine Pryor: A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification. DAC 2001:623-628
3689 Alex Doboli, Ranga Vemuri: Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints. DAC 2001:629-634
3688 Kia Bazargan, Seda Ogrenci, Majid Sarrafzadeh: Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures. DAC 2001:635-640
3687 Davide Bruni, Alessandro Bogliolo, Luca Benini: Statistical Design Space Exploration for Application-Specific Unit Synthesis. DAC 2001:641-646
3686 Murali Kudlugi, Charles Selvidge, Russell Tessier: Static Scheduling of Multiple Asynchronous Domains For Functional Verification. DAC 2001:647-652
3685 Tong Xiao, Malgorzata Marek-Sadowska: Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification. DAC 2001:653-656
3684 Hakan Yalcin, Robert Palermo, Mohammad Mortazavi, Cyrus Bamji, Karem A. Sakallah, John P. Hayes: An Advanced Timing Characterization Method Using Mode Dependency. DAC 2001:657-660
3683 Jing-Jia Liou, Kwang-Ting Cheng, Sandip Kundu, Angela Krstic: Fast Statistical Timing Analysis By Probabilistic Event Propagation. DAC 2001:661-666
3682 Marco Sgroi, Michael Sheets, Andrew Mihal, Kurt Keutzer, Sharad Malik, Jan M. Rabaey, Alberto L. Sangiovanni-Vincentelli: Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design. DAC 2001:667-672
3681 Drew Wingard: MicroNetwork-Based Integration for SOCs. DAC 2001:673-677
3680 Faraydon Karim, Anh Nguyen, Sujit Dey, Ramesh R. Rao: On-Chip Communication Architecture for OC-768 Network Processors. DAC 2001:678-683
3679 William J. Dally, Brian Towles: Route Packets, Not Wires: On-Chip Interconnection Networks. DAC 2001:684-689
3678 Mahmut T. Kandemir, J. Ramanujam, Mary Jane Irwin, Narayanan Vijaykrishnan, Ismail Kadayif, Amisha Parikh: Dynamic Management of Scratch-Pad Memory Space. DAC 2001:690-695
3677 Margarida F. Jacome, Gustavo de Veciana, Satish Pillai: Clustered VLIW Architectures with Predicated Switching. DAC 2001:696-701
3676 Viktor S. Lapinskii, Margarida F. Jacome, Gustavo de Veciana: High-Quality Operation Binding for Clustered VLIW Datapaths. DAC 2001:702-707
3675 Holger Keding, Martin Coors, Olaf Lüthje, Heinrich Meyr: Fast Bit-True Simulation. DAC 2001:708-713
3674 Hai Zhou, Narendra V. Shenoy, William Nicholls: Timing Analysis with Crosstalk as Fixpoints on Complete Lattice. DAC 2001:714-719
3673 Supamas Sirichotiyakul, David Blaauw, Chanhee Oh, Rafi Levy, Vladimir Zolotov, Jingyan Zuo: Driver Modeling and Alignment for Worst-Case Delay Noise. DAC 2001:720-725
3672 Ravishankar Arunachalam, Ronald D. Blanton, Lawrence T. Pileggi: False Coupling Interactions in Static Timing Analysis. DAC 2001:726-731
3671 Ki-Wook Kim, Seong-Ook Jung, Prashant Saxena, C. L. Liu, Sung-Mo Kang: Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique. DAC 2001:732-737
3670 Weidong Wang, Anand Raghunathan, Ganesh Lakshminarayana, Niraj K. Jha: Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization. DAC 2001:738-743
3669 Jörg Henkel, Haris Lekatsas: A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs. DAC 2001:744-749
3668 Youngsoo Shin, Takayasu Sakurai: Coupling-Driven Bus Design for Low-Power Application-Specific Systems. DAC 2001:750-753
3667 Clark N. Taylor, Sujit Dey, Yi Zhao: Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies. DAC 2001:754-757
3666 Suhwan Kim, Conrad H. Ziesler, Marios C. Papaefthymiou: A True Single-Phase 8-bit Adiabatic Multiplier. DAC 2001:758-763
3665 Jai-Ming Lin, Yao-Wen Chang: TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans. DAC 2001:764-769
3664 Yuchun Ma, Xianlong Hong, Sheqin Dong, Yici Cai, Chung-Kuan Cheng, Jun Gu: Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List. DAC 2001:770-775
3663 Mehmet Can Yildiz, Patrick H. Madden: Improved Cut Sequences for Partitioning Based Placement. DAC 2001:776-779
3662 Bill Halpin, C. Y. Roger Chen, Naresh Sehgal: Timing Driven Placement using Physical Net Constraints. DAC 2001:780-783
3661 Luca Benini, Luca Macchiarulo, Alberto Macii, Enrico Macii, Massimo Poncino: From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip. DAC 2001:784-789
3660 Steven E. Schulz, Georgia Marszalek, Greg Hinckley, Greg Spirakis, Karen Vahtra, John A. Darringer, J. George Janac, Handel H. Jones: Panel: What Drives EDA Innovation? DAC 2001:790-791
3659 Mehrdad Nourani, Amir Attarha: Built-In Self-Test for Signal Integrity. DAC 2001:792-797
3658 Kaustav Banerjee, Amit Mehrotra: Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects. DAC 2001:798-803
3657 Yehia Massoud, Jamil Kawa, Don MacMillen, Jacob White: Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk. DAC 2001:804-809
3656 Daniel Kroening, Wolfgang J. Paul: Automated Pipeline Design. DAC 2001:810-815
3655 Kazuyoshi Kohno, Nobu Matsumoto: A New Verification Methodology for Complex Pipeline Behavior. DAC 2001:816-821
3654 Richard Lee, Benjamin Tsien: Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System. DAC 2001:822-827
3653 Gang Quan, Xiaobo Hu: Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors. DAC 2001:828-833
3652 Qinru Qiu, Qing Wu, Massoud Pedram: Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service. DAC 2001:834-839
3651 Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh, Fadi J. Kurdahi: Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems. DAC 2001:840-845
3650 Rongtian Zhang, Kaushik Roy, Cheng-Kok Koh, David B. Janes: Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration. DAC 2001:846-851
3649 Seungbae Lee, Gi-Joon Nam, Junseok Chae, Hanseup Kim, Alan J. Drake: Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications. DAC 2001:852-857
3648 Frank Schenkel, Michael Pronath, Stephan Zizala, Robert Schwencker, Helmut E. Graeb, Kurt Antreich: Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search. DAC 2001:858-863
3647 Giovanni De Micheli: Proceedings of the 37th Conference on Design Automation, Los Angeles, CA, USA, June 5-9, 2000. DAC 2000
3646 Rodney Phelps, Michael Krasnicki, Rob A. Rutenbar, L. Richard Carley, James R. Hellums: A case study of synthesis for industrial-scale analog IP: redesign of the equalizer/filter frontend for an ADSL CODEC. DAC 2000:1-6
3645 Peter J. Vancorenland, Carl De Ranter, Michiel Steyaert, Georges G. E. Gielen: Optimal RF design using smart evolutionary algorithms. DAC 2000:7-10
3644 Carl De Ranter, B. De Muer, Geert Van der Plas, Peter J. Vancorenland, Michiel Steyaert, Georges G. E. Gielen, Willy M. C. Sansen: CYCLONE: automated design and layout of RF LC-oscillators. DAC 2000:11-14
3643 Carlo Guardiani, Sharad Saxena, Patrick McNamara, Phillip Schumaker, Dale Coder: An asymptotically constant, linearly bounded methodology for the statistical simulation of analog circuits including component mismatch effects. DAC 2000:15-18
3642 Tao Pi, C.-J. Richard Shi: Multi-terminal determinant decision diagrams: a new approach to semi-symbolic analysis of analog integrated circuits. DAC 2000:19-22
3641 In-Ho Moon, James H. Kukula, Kavita Ravi, Fabio Somenzi: To split or to conjoin: the question in image computation. DAC 2000:23-28
3640 Roderick Bloem, Kavita Ravi, Fabio Somenzi: Symbolic guided search for CTL model checking. DAC 2000:29-34
3639 Jin Yang, Andreas Tiemeyer: Lazy symbolic model checking. DAC 2000:35-38
3638 Andreas Hett, Christoph Scholl, Bernd Becker: Distance driven finite state machine traversal. DAC 2000:39-42
3637 Indradeep Ghosh, Masahiro Fujita: Automatic test pattern generation for functional RTL circuits using assignment decision diagrams. DAC 2000:43-48
3636 Ian G. Harris, Russell Tessier: Interconnect testing in cluster-based FPGA architectures. DAC 2000:49-54
3635 Ismet Bayraktaroglu, Alex Orailoglu: Improved fault diagnosis in scan-based BIST via superposition. DAC 2000:55-58
3634 Irith Pomeranz, Sudhakar M. Reddy: On diagnosis of pattern-dependent delay faults. DAC 2000:59-62
3633 Kaushik Gala, Vladimir Zolotov, Rajendran Panda, Brian Young, Junfeng Wang, David Blaauw: On-chip inductance modeling and analysis. DAC 2000:63-68
3632 Eileen You, Lakshminarasimh Varadadesikan, John MacDonald, Wieze Xie: A practical approach to parasitic extraction for design of multimillion-transistor integrated circuits. DAC 2000:69-74
3631 H. Levy, W. Scott, Don MacMillen, Jacob White: A rank-one update method for efficient processing of interconnect parasitics in timing analysis. DAC 2000:75-78
3630 Andrew B. Kahng, Sudhakar Muddu, Egino Sarto: On switch factor based analysis of coupled RC interconnects. DAC 2000:79-84
3629 Rob A. Rutenbar, Cheming Hu, Mark Horowitz, Stephen Y. Chow: Life at the end of CMOS scaling (and beyond) (panel session) (abstract only). DAC 2000:85
3628 Dirk-Jan Jongeneel, Yosinori Watanabe, Robert K. Brayton, Ralph H. J. M. Otten: Area and search space control for technology mapping. DAC 2000:86-91
3627 Congguang Yang, Maciej J. Ciesielski, Vigyan Singhal: BDS: a BDD-based logic optimization system. DAC 2000:92-97
3626 Junhyung Um, Taewhan Kim, C. L. Liu: A fine-grained arithmetic optimization technique for high-performance/low-power data path synthesis. DAC 2000:98-103
3625 Hai Zhou, D. F. Wong: Optimal low power X OR gate decomposition. DAC 2000:104-107
3624 Seapahn Meguerdichian, Miodrag Potkonjak: Watermarking while preserving the critical path. DAC 2000:108-111
3623 Miroslav N. Velev, Randal E. Bryant: Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction. DAC 2000:112-117
3622 Chung-Yang Huang, Kwang-Ting Cheng: Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques. DAC 2000:118-123
3621 Chris Wilson, David L. Dill: Reliable verification using symbolic simulation with scalar values. DAC 2000:124-129
3620 David W. Currie, Alan J. Hu, Sreeranga P. Rajan: Automatic formal verification of DSP software. DAC 2000:130-135
3619 Yervant Zorian, Erik Jan Marinissen: System chip test: how will it impact your design? DAC 2000:136-141
3618 Kwang-Ting Cheng, Sujit Dey, Mike Rodgers, Kaushik Roy: Test challenges for deep sub-micron technologies. DAC 2000:142-149
3617 Min Zhao, Rajendran Panda, Sachin S. Sapatnekar, Tim Edwards, Rajat Chaudhry, David Blaauw: Hierarchical analysis of power distribution networks. DAC 2000:150-155
3616 Sani R. Nassif, Joseph N. Kozhaya: Fast power grid simulation. DAC 2000:156-161
3615 Rajat Chaudhry, David Blaauw, Rajendran Panda, Tim Edwards: Current signature compression for IR-drop analysis. DAC 2000:162-167
3614 Ying Liu, Sani R. Nassif, Lawrence T. Pileggi, Andrzej J. Strojwas: Impact of interconnect variations on the clock skew of a gigahertz microprocessor. DAC 2000:168-171
3613 Vikas Mehrotra, Shiou Lin Sam, Duane S. Boning, Anantha Chandrakasan, Rakesh Vallishayee, Sani R. Nassif: A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance. DAC 2000:172-175
3612 Raul Camposano, Jacob Greidinger, Patrick Groeneveld, Michael Jackson, Lawrence T. Pileggi, Louis Scheffer: Design closure (panel session): hope or hype? DAC 2000:176-177
3611 Baolin Yang, Joel R. Phillips: A multi-interval Chebyshev collocation method for efficient high-accuracy RF circuit simulation. DAC 2000:178-183
3610 Joel R. Phillips: Projection frameworks for model reduction of weakly nonlinear systems. DAC 2000:184-189
3609 Chandramouli V. Kashyap, Byron Krauter: A realizable driving point model for on-chip interconnect with inductance. DAC 2000:190-195
3608 Amit Goel, William R. Lee: Formal verification of an IBM CoreConnect processor local bus arbiter core. DAC 2000:196-200
3607 Mark Aagaard, Robert B. Jones, Roope Kaivola, Katherine R. Kohatsu, Carl-Johan H. Seger: Formal verification of iterative algorithms in microprocessors. DAC 2000:201-206
3606 John Lach, William H. Mangione-Smith, Miodrag Potkonjak: Efficient error detection, localization, and correction for FPGA-based debugging. DAC 2000:207-212
3605 Shukri J. Souri, Kaustav Banerjee, Amit Mehrotra, Krishna Saraswat: Multiple Si layer ICs: motivation, performance analysis, and design implications. DAC 2000:213-220
3604 V. E. Boros, Aleksandar D. Rakic, Sri Parameswaran: High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system. DAC 2000:221-226
3603 Michael T. Niemier, Michael J. Kontz, Peter M. Kogge: A design of and design tools for a novel quantum dot based microprocessor. DAC 2000:227-232
3602 Rafi Levy, David Blaauw, Gabi Braca, Aurobindo Dasgupta, Amir Grinshpon, Chanhee Oh, Boaz Orshav, Supamas Sirichotiyakul, Vladimir Zolotov: ClariNet: a noise analysis tool for deep submicron design. DAC 2000:233-238
3601 Kenneth L. Shepard, Dae-Jin Kim: Static noise analysis for digital integrated circuits in partially-depleted silicon-on-insulator technology. DAC 2000:239-242
3600 Dinesh Somasekhar, Seung Hoon Choi, Kaushik Roy, Yibin Ye, Vivek De: Dynamic noise analysis in precharge-evaluate circuits. DAC 2000:243
3599 Janet Meiling Wang, Tuyen V. Nguyen: Extended Krylov subspace method for reduced order analysis of linear circuits with multiple sources. DAC 2000:247-252
3598 Jennifer Smith, Tom Quan, Andrew B. Kahng: EDA meets.COM (panel session): how E-services will change the EDA business model. DAC 2000:253
3597 Clayton B. McDonald, Randal E. Bryant: Symbolic timing simulation using cluster scheduling. DAC 2000:254-259
3596 Soha Hassoun: Critical path analysis using a dynamically bounded delay model. DAC 2000:260-265
3595 Ravishankar Arunachalam, Karthik Rajagopal, Lawrence T. Pileggi: TACO: timing analysis with coupling. DAC 2000:266-269
3594 David Blaauw, Rajendran Panda, Abhijit Das: Removing user specified false paths from timing graphs. DAC 2000:270-273
3593 Jason Cong, Sung Kyu Lim, Chang Wu: Performance driven multi-level and multiway partitioning with retiming. DAC 2000:274-279
3592 Ki-Wook Kim, Unni Narayanan, Sung-Mo Kang: Domino logic synthesis minimizing crosstalk. DAC 2000:280-285
3591 Chih-Wei Jim Chang, Chung-Kuan Cheng, Peter Suaris, Malgorzata Marek-Sadowska: Fast post-placement rewiring using easily detectable functional symmetries. DAC 2000:286-289
3590 Jason Cong, Hui Huang: Depth optimal incremental mapping for field programmable gate arrays. DAC 2000:290-293
3589 Haris Lekatsas, Jörg Henkel, Wayne Wolf: Code compression for low power embedded system design. DAC 2000:294-299
3588 Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino: Synthesis of application-specific memories for power optimization in embedded systems. DAC 2000:300-303
3587 Mahmut T. Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin, Wu Ye: Influence of compiler optimizations on system power. DAC 2000:304-307
3586 Catherine H. Gebotys, Robert J. Gebotys, S. Wiratunga: Power minimization derived from architectural-usage of VLIW processors. DAC 2000:308-311
3585 Robert P. Dick, Ganesh Lakshminarayana, Anand Raghunathan, Niraj K. Jha: Power analysis of embedded operating systems. DAC 2000:312-315
3584 Peter Grun, Nikil D. Dutt, Alexandru Nicolau: Memory aware compilation through accurate timing extraction. DAC 2000:316-321
3583 Stephen A. Edwards: Compiling Esterel into sequential code. DAC 2000:322-327
3582 Thierry J.-F. Omnés, Thierry Franzetti, Francky Catthoor: Interactive co-design of high throughput embedded multimedia. DAC 2000:328-331
3581 Naji Ghazal, A. Richard Newton, Jan M. Rabaey: Predicting performance potential of modern DSPs. DAC 2000:332-335
3580 Brain Dipert, Danesh Tavana, Barry K. Britton, Bill Harris, Bob Boderson, Chris Rowen: Future systems-on-chip: software of hardware design? (panel session). DAC 2000:336-337
3579 A. Richard Newton, Walden C. Rhines, Sünke Mehrgardt, Henry Samueli, Tudor Brown: Embedded systems design in the new millennium (panel session). DAC 2000:338-339
3578 Wu Ye, Narayanan Vijaykrishnan, Mahmut T. Kandemir, Mary Jane Irwin: The design and use of simplepower: a cycle-accurate energy estimation tool. DAC 2000:340-345
3577 Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: An instruction-level functionally-based energy estimation model for 32-bits microprocessors. DAC 2000:346-351
3576 Qinru Qiu, Qing Wu, Massoud Pedram: Dynamic power management of complex systems using generalized stochastic Petri nets. DAC 2000:352-356
3575 Luca Macchiarulo, Malgorzata Marek-Sadowska: Wave-steering one-hot encoded FSMs. DAC 2000:357-360
3574 Luca P. Carloni, Alberto L. Sangiovanni-Vincentelli: Performance analysis and optimization of latency insensitive systems. DAC 2000:361-367
3573 Ashok Jagannathan, Sung-Woo Hur, John Lillis: A fast algorithm for context-aware buffer insertion. DAC 2000:368-373
3572 Minghorng Lai, D. F. Wong: Maze routing with buffer insertion and wiresizing. DAC 2000:374-378
3571 Jason Cong, Xin Yuan: Routing tree construction under fixed buffer locations. DAC 2000:379-384
3570 Thorsten Adler, Hiltrud Brocke, Lars Hedrich, Erich Barke: A current driven routing and verification methodology for analog applications. DAC 2000:385-389
3569 JoAnn M. Paul, Simon N. Peffers, Donald E. Thomas: A codesign virtual machine for hierarchical, balanced hardware/software system modeling. DAC 2000:390-395
3568 Dirk Desmet, Diederik Verkest, Hugo De Man: Operating system based software generation for systems-on-chip. DAC 2000:396-401
3567 Erwin A. de Kock, W. J. M. Smits, Pieter van der Wolf, Jean-Yves Brunel, W. M. Kruijtzer, Paul Lieverse, Kees A. Vissers, Gerben Essink: YAPI: application modeling for signal processing systems. DAC 2000:402-405
3566 Jean-Yves Brunel, W. M. Kruijtzer, H. J. H. N. Kenter, Frédéric Pétrot, L. Pasquier, Erwin A. de Kock, W. J. M. Smits: COSY communication IP's. DAC 2000:406-409
3565 Pai H. Chou, Gaetano Borriello: Synthesis and optimization of coordination controllers for distributed embedded systems. DAC 2000:410-415
3564 Derek Chiou, Prabhat Jain, Larry Rudolph, Srinivas Devadas: Application-specific memory management for embedded systems using software-controlled caches. DAC 2000:416-419
3563 Reinaldo A. Bergamaschi, William R. Lee: Designing systems-on-chip using cores. DAC 2000:420-425
3562 Marinés Puig-Medina, Gülbin Ezer, Pavlos Konas: Verification of configurable processor cores. DAC 2000:426-431
3561 Krishnendu Chakrabarty: Design of system-on-a-chip test access architectures under place-and-route and power constraints. DAC 2000:432-437
3560 Richard Goering, Clifford E. Cummings, Steven E. Schulz, Simon Davidman, John Sanguinetti, Joachim Kunkel, Oz Levia: The future of system design languages (panel session). DAC 2000:438-439
3559 Gerd Vandersteen, Piet Wambacq, Yves Rolain, Petr Dobrovolný, Stéphane Donnay, Marc Engels, Ivo Bolsens: A methodology for efficient high-level dataflow simulation of mixed-signal front-ends of digital telecom transceivers. DAC 2000:440-445
3558 Marc van Heijningen, Mustafa Badaroglu, Stéphane Donnay, Marc Engels, Ivo Bolsens: High-level simulation of substrate noise generation including power supply noise coupling. DAC 2000:446-451
3557 Geert Van der Plas, Jan Vandenbussche, Walter Daems, Antal van den Bosch, Georges G. E. Gielen, Willy M. C. Sansen: Systematic design of a 14-bit 150-MS/s CMOS current-steering D/A converter. DAC 2000:452-457
3556 Yun-Chih Chang, Yao-Wen Chang, Guang-Ming Wu, Shu-Wei Wu: B*-Trees: a new representation for non-slicing floorplans. DAC 2000:458-463
3555 Yingxin Pang, Florin Balasa, Koen Lampaert, Chung-Kuan Cheng: Block placement with symmetry constraints based on the O-tree non-slicing representation. DAC 2000:464-467
3554 Pinghong Chen, Ernest S. Kuh: Floorplan sizing by linear programming approximation. DAC 2000:468-471
3553 Shih-Lian T. Ou, Massoud Pedram: Timing-driven placement based on partitioning with dynamic cut-net control. DAC 2000:472-476
3552 Andrew E. Caldwell, Andrew B. Kahng, Igor L. Markov: Can recursive bisection alone produce routable placements? DAC 2000:477-482
3551 Marco Di Natale, Alberto L. Sangiovanni-Vincentelli, Felice Balarin: Task scheduling with RT constraints. DAC 2000:483-488
3550 Jordi Cortadella, Alex Kondratyev, Luciano Lavagno, Marc Massot, Sandra Moral, Claudio Passerone, Yosinori Watanabe, Alberto L. Sangiovanni-Vincentelli: Task generation and compile-time scheduling for mixed data-control embedded software. DAC 2000:489-494
3549 Youngsoo Shin, Daehong Kim, Kiyoung Choi: Schedulability-driven performance analysis of multiple mode embedded real-time systems. DAC 2000:495-500
3548 Athanassios Boulis, Mani B. Srivastava: System design of active basestations based on dynamically reconfigurable hardware. DAC 2000:501-506
3547 Yanbing Li, Tim Callahan, Ervan Darnell, Randolph E. Harr, Uday Kurkure, Jon Stockwood: Hardware-software co-design of embedded reconfigurable architectures. DAC 2000:507-512
3546 Kanishka Lahiri, Anand Raghunathan, Ganesh Lakshminarayana, Sujit Dey: Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips. DAC 2000:513-518
3545 Sharad Malik, D. K. Arvind, Edward A. Lee, Phil Koopman, Alberto L. Sangiovanni-Vincentelli, Wayne Wolf: Embedded systems education (panel abstract). DAC 2000:519
3544 Qingjian Yu, Janet Meiling Wang, Ernest S. Kuh: Passive model order reduction algorithm based on Chebyshev expansion of impulse response of interconnect networks. DAC 2000:520-525
3543 Emad Gad, Anestis Dounavis, Michel S. Nakhla, Ramachandra Achar: Passive model order reduction of multiport distributed interconnects. DAC 2000:526-531
3542 Bernard N. Sheehan: Predicting coupled noise in RC circuits by matching 1, 2, and 3 moments. DAC 2000:532-535
3541 Jinsong Zhao: Singularity-treated quadrature-evaluated method of moments solver for 3-D capacitance extraction. DAC 2000:536-539
3540 Zhong Wang, Michael Kirkpatrick, Edwin Hsing-Mean Sha: Optimal two level partitioning and loop scheduling for hiding memory latency for DSP applications. DAC 2000:540-545
3539 M. Narasimhan, J. Ramanujam: On lower bounds for scheduling problems in high-level synthesis. DAC 2000:546-551
3538 Jens Horstmannshoff, Heinrich Meyr: Efficient building block based RTL code generation from synchronous data flow graphs. DAC 2000:552-555
3537 Peeter Ellervee, Miguel Miranda, Francky Catthoor, Ahmed Hemani: System-level data format exploration for dynamically allocated data structures. DAC 2000:556-559
3536 Daniel Foty, David Binkley: MOSFET modeling and circuit design: re-establishing a lost connection (tutorial). DAC 2000:560
3535 Brad L. Hutchings, Brent E. Nelson: Using general-purpose programming languages for FPGA design. DAC 2000:561-566
3534 Yao-Wen Chang, Yu-Tsang Chang: An architecture-driven metric for simultaneous placement and global routing for FPGAs. DAC 2000:567-572
3533 Hartej Singh, Guangming Lu, Eliseu M. Chaves Filho, Rafael Maestre, Ming-Hau Lee, Fadi J. Kurdahi, Nader Bagherzadeh: MorphoSys: case study of a reconfigurable computing system targeting multimedia applications. DAC 2000:573-578
3532 Stephan Ohr, Rob A. Rutenbar, Henry Chang, Georges G. E. Gielen, Rudolf Koch, Roy McGuffin, K. C. Murphy: Survival strategies for mixed-signal systems-on-chip (panel session). DAC 2000:579-580
3531 Darko Kirovski, David T. Liu, Jennifer L. Wong, Miodrag Potkonjak: Forensic engineering techniques for VLSI CAD tools. DAC 2000:581-586
3530 Gang Qu, Miodrag Potkonjak: Fingerprinting intellectual property using constraint-addition. DAC 2000:587-592
3529 Marcello Dalpasso, Alessandro Bogliolo, Luca Benini: Hardware/software IP protection. DAC 2000:593-596
3528 Alessandro Fin, Franco Fummi: A Web-CAD methodology for IP-core analysis and simulation. DAC 2000:597-600
3527 Gianpiero Cabodi, Stefano Quer, Fabio Somenzi: Optimizing sequential verification by retiming transformations. DAC 2000:601-606
3526 Harry Hsieh, Felice Balarin, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli: Efficient methods for embedded system design space exploration. DAC 2000:607-612
3525 Mehrdad Nourani, Joan Carletta, Christos A. Papachristou: Synthesis-for-testability of controller-datapath pairs that use gated clocks. DAC 2000:613-618
3524 Xiaoliang Bai, Sujit Dey, Janusz Rajski: Self-test methodology for at-speed test of crosstalk in chip interconnects. DAC 2000:619-624
3523 Li Chen, Sujit Dey, Pablo Sanchez, Krishna Sekar, Ying Cheng: Embedded hardware and software self-testing methodologies for processor cores. DAC 2000:625-630
3522 Amir Attarha, Mehrdad Nourani, Caro Lucas: Modeling and simulation of real defects using fuzzy logic. DAC 2000:631-636
3521 David G. Chinnery, Kurt Keutzer: Closing the gap between ASIC and custom: an ASIC perspective. DAC 2000:637-642
3520 William J. Dally, Andrew Chang: The role of custom design in ASIC Chips. DAC 2000:643-647
3519 John M. Cohn, Rob A. Rutenbar, Steve Young, Chris Malachowsky, Luis Aldaz: Case studies: Chip design on the bleeding edge (panel session abstract). DAC 2000:648
3518 Vijay Sundararajan, Sachin S. Sapatnekar, Keshab K. Parhi: MINFLOTRANSIT: min-cost flow based transistor sizing tool. DAC 2000:649-664
3517 Mahesh Ketkar, Kishore Kasamsetty, Sachin S. Sapatnekar: Convex delay models for transistor sizing. DAC 2000:655-660
3516 Mahadevamurty Nemani, Vivek Tiwari: Macro-driven circuit design methodology for high-performance datapaths. DAC 2000:661-666
3515 Ruiqi Tian, D. F. Wong, Robert Boone: Model-based dummy feature placement for oxide chemical-mechanical polishing manufacturability. DAC 2000:667-670
3514 Yu Chen, Andrew B. Kahng, Gabriel Robins, Alexander Zelikovsky: Practical iterated fill synthesis for CMP uniformity. DAC 2000:671-674
3513 João P. Marques Silva, Karem A. Sakallah: Boolean satisfiability in electronic design automation. DAC 2000:675-680
3512 Jawahar Jain, K. Mohanram, Dinos Moundanos, Ingo Wegener, Yuan Lu: Analysis of composition complexity and how to obtain smaller canonical graphs. DAC 2000:681-686
3511 Yuan Lu, Jawahar Jain, Edmund M. Clarke, Masahiro Fujita: Efficient variable ordering using aBDD based sampling. DAC 2000:687-692
3510 Andrew E. Caldwell, Yu Cao, Andrew B. Kahng, Farinaz Koushanfar, Hua Lu, Igor L. Markov, Michael Oliver, Dirk Stroobandt, Dennis Sylvester: GTX: the MARCO GSRC technology extrapolation system. DAC 2000:693-698
3509 Peter van den Hamer, W. P. M. van der Linden, Peter Bingley, N. W. Schellingerhout: A system simulation framework. DAC 2000:699-704
3508 Stephen Fenstermaker, David George, Andrew B. Kahng, Stefanus Mantik, Bart Thielges: METRICS: a system architecture for design process optimization. DAC 2000:705-710
3507 Olivier Coudert, Igor L. Markov, Christoph Meinel, Ellen Sentovich: Web-based frameworks to enable CAD RD (abstract). DAC 2000:711
3506 Stephen D. Posluszny, N. Aoki, David Boerstler, P. Coulman, Sang H. Dhong, Brian K. Flachs, H. Peter Hofstee, N. Kojima, Ohsang Kwon, K. Lee, D. Meltzer, Kevin J. Nowka, J. Park, J. Peter, Joel Silberman, Osamu Takahashi, Paul Villarrubia: Timing closure by design,  a high frequency microprocessor design methodology. DAC 2000:712-717
3505 Jen-Tien Yen, Qichao Richard Yin: Multiprocessing design verification methodology for Motorola MPC74XX PowerPC microprocessor. DAC 2000:718-723
3504 Cindy Eisner, Irit Shitsevalov, Russ Hoover, Wayne G. Nation, Kyle L. Nelson, Ken Valk: A methodology for formal design of hardware control with application to cache coherence protocols. DAC 2000:724-729
3503 Alan J. Drake, Todd D. Basso, Spencer M. Gold, Keith L. Kraver, Phiroze N. Parakh, Claude R. Gauthier, P. Sean Stetson, Richard B. Brown: CGaAs PowerPC FXU. DAC 2000:730-735
3502 N. S. Nagaraj, Andrzej J. Strojwas, Sani R. Nassif, Ray Hokinson, Tak Young, Wonjae L. Kang, David Overhauser, Sung-Mo Kang: When bad things happen to good chips (panel session). DAC 2000:736-737
3501 Joe Kanapka, Joel R. Phillips, Jacob White: Fast methods for extraction and sparsification of substrate coupling. DAC 2000:738-743
3500 Sharad Kapur, David E. Long: Large-scale capacitance calculation. DAC 2000:744-749
3499 Ching-Han Tsai, Sung-Mo Kang: Fast temperature calculation for transient electrothermal simulation by mixed frequency/time domain thermal model reduction. DAC 2000:750-755
3498 William E. Dougherty, Donald E. Thomas: Unifying behavioral synthesis and physical design. DAC 2000:756-761
3497 Hisaaki Katagiri, Keiichi Yasumoto, Akira Kitajima, Teruo Higashino, Kenichi Taniguchi: Hardware implementation of communication protocols modeled by concurrent EFSMs with multi-way synchronization. DAC 2000:762-767
3496 Zhan Yu, Kei-Yong Khoo, Alan N. Willson Jr.: The use of carry-save representation in joint module selection and retiming. DAC 2000:768-773
3495 Khaled Saab, Naim Ben Hamida, Bozena Kaminska: Closing the gap between analog and digital. DAC 2000:774-779
3494 Venkatram Krishnaswamy, Jeremy Casas, Thomas Tetzlaff: A switch level fault simulation environment. DAC 2000:780-785
3493 Kumar N. Dwarakanath, Ronald D. Blanton: Universal fault simulation using fault tuples. DAC 2000:786-789
3492 Sujit T. Zachariah, Sreejit Chakravarty, Carl D. Roth: A novel algorithm to extract two-node bridges. DAC 2000:790-793
3491 M. Srikanth Rao, S. K. Nandy: Power minimization using control generated clocks. DAC 2000:794-799
3490 Naehyuck Chang, Kwanho Kim, Jinsung Cho: Bus encoding for low-power high-performance memory systems. DAC 2000:800-805
3489 Seongsoo Lee, Takayasu Sakurai: Run-time voltage hopping for low-power real-time systems. DAC 2000:806-809
3488 Gang Qu, Naoyuki Kawabe, Kimiyoshi Usami, Miodrag Potkonjak: Function-level power estimation methodology for microprocessors. DAC 2000:810-813
3487 Dan Schweikert, Joseph B. Costello, Rajeev Madhavan, Y. C. Pati, Judy Owen, Steve Carlson, Moshe Gavrielov: Emerging companies - acquiring minds want to know (panel session). DAC 2000:814-815
3486 Mary Jane Irwin: Proceedings of the 36th Conference on Design Automation, New Orleans, LA, USA, June 21-25, 1999. DAC 1999
3485 Jing-Rebecca Li, Frank Wang, Jacob White: An Efficient Lyapunov Equation-Based Approach for Generating Reduced-Order Models of Interconnect. DAC 1999:1-6
3484 Chung-Ping Chen, D. F. Wong: Error Bounded Padé Approximation via Bilinear Conformal Transformation. DAC 1999:7-12
3483 Pavan K. Gunupudi, Michel S. Nakhla: Model-Reduction of Nonlinear Circuits Using Krylov-Space Techniques. DAC 1999:13-16
3482 Bernard N. Sheehan: ENOR: Model Order Reduction of RLC Circuits Using Nodal Equations for Efficient Factorization. DAC 1999:17-21
3481 Mukul R. Prasad, Philip Chong, Kurt Keutzer: Why is ATPG Easy? DAC 1999:22-28
3480 Rolf Drechsler, Wolfgang Günther: Using Lower Bounds During Dynamic BDD Minimization. DAC 1999:29-32
3479 Gang Qu, Jennifer L. Wong, Miodrag Potkonjak: Optimization-Intensive Watermarking Techniques for Decision Problems. DAC 1999:33-36
3478 Ali Dasdan, Sandy Irani, Rajesh K. Gupta: Efficient Algorithms for Optimum Cycle Mean and Optimum Cost to Time Ratio Problems. DAC 1999:37-42
3477 Daniel Gajski: IP-based Design Methodology. DAC 1999:43
3476 Pai H. Chou, Ross B. Ortega, Ken Hines, Kurt Partridge, Gaetano Borriello: ipChinook: an Integrated IP-based Design Framework for Distributed Embedded Systems. DAC 1999:44-49
3475 Marcello Dalpasso, Alessandro Bogliolo, Luca Benini: Virtual Simulation of Distributed IP-based Designs. DAC 1999:50-55
3474 Ganesh Lakshminarayana, Anand Raghunathan, Kamal S. Khouri, Niraj K. Jha, Sujit Dey: Common-Case Computation: A High-Level Technique for Power and Performance Optimization. DAC 1999:56-61
3473 Ching-Wei Yeh, Yin-Shuin Kang, Shan-Jih Shieh, Jinn-Shyan Wang: Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-based Designs. DAC 1999:62-67
3472 Ching-Wei Yeh, Min-Cheng Chang, Shih-Chieh Chang, Wen-Ben Jone: Gate-Level Design Exploiting Dual Supply Voltages for Power-Driven Applications. DAC 1999:68-71
3471 Vijay Sundararajan, Keshab K. Parhi: Synthesis of Low Power CMOS VLSI Circuits Using Dual Supply Voltages. DAC 1999:72-75
3470 Raul Camposano, Kurt Keutzer, Jerry Fiddler, Alberto L. Sangiovanni-Vincentelli, Jim Lansford: HW and SW in Embedded System Design: Loveboat, Shipwreck, or Ships Passing in the Night. DAC 1999:76-77
3469 Xiang-Dong Tan, C.-J. Richard Shi, Dragos Lungeanu, Jyh-Chwen Lee, Li-Pen Yuan: Reliability-Constrained Area Optimization of VLSI Power/Ground Networks via Sequence of Linear Programmings. DAC 1999:78-83
3468 Jiang Hu, Sachin S. Sapatnekar: FAR-DS: Full-Plane AWE Routing with Driver Sizing. DAC 1999:84-89
3467 Iris Hui-Ru Jiang, Jing-Yang Jou, Yao-Wen Chang: Noise-Constrained Performance Optimization by Simultaneous Gate and Wire Sizing Based on Lagrangian Relaxation. DAC 1999:90-95
3466 Hai Zhou, D. F. Wong, I-Min Liu, Adnan Aziz: Simultaneous Routing and Buffer Insertion with Restrictions on Buffer Locations. DAC 1999:96-99
3465 Prashant Saxena, C. L. Liu: Crosstalk Minimization Using Wire Perturbations. DAC 1999:100-103
3464 Erik Brunvand, Steven M. Nowick, Kenneth Y. Yun: Practical Advances in Asynchronous Design and in Asynchronous/Synchronous Interfaces. DAC 1999:104-109
3463 Alex Kondratyev, Jordi Cortadella, Michael Kishinevsky, Luciano Lavagno, Alexandre Yakovlev: Automatic Synthesis and Optimization of Partially Specified Asynchronous Systems. DAC 1999:110-115
3462 Ken S. Stevens, Shai Rotem, Steven M. Burns, Jordi Cortadella, Ran Ginosar, Michael Kishinevsky, Marly Roncken: CAD Directions for High Performance Asynchronous Circuits. DAC 1999:116-121
3461 Jörg Henkel: A Low Power Hardware/Software Partitioning Approach for Core-Based Embedded Systems. DAC 1999:122-127
3460 Luca Benini, Alberto Macii, Enrico Macii, Massimo Poncino, Riccardo Scarsi: Synthesis of Low-Overhead Interfaces for Power-Efficient Communication over Wide Buses. DAC 1999:128-133
3459 Youngsoo Shin, Kiyoung Choi: Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems. DAC 1999:134-139
3458 Wen-Tsong Shiue, Chaitali Chakrabarti: Memory Exploration for Low Power, Embedded Systems. DAC 1999:140-145
3457 Ravi Sharma: Distributed Application Development with Inferno. DAC 1999:146-150
3456 David Stepner, Nagarajan Rajan, David Hui: Embedded Application Design Using a Real-Time OS. DAC 1999:151-156
3455 Ken Arnold: The Jini Architecture: Dynamic Services in a Flexible Network. DAC 1999:157-162
3454 Dennis Abts, Mike Roberts: Verifying Large-Scale Multiprocessors Using an Abstract Verification Environment. DAC 1999:163-168
3453 Jian Shen, Jacob A. Abraham, Dave Baker, Tony Hurson, Martin Kinkade, Gregorio Gervasio, Chen-chau Chu, Guanghui Hu: Functional Verification of the Equator MAP1000 Microprocessor. DAC 1999:169-174
3452 Shmuel Ur, Yaov Yadin: Micro Architecture Coverage Directed Generation of Test Programs. DAC 1999:175-180
3451 You-Sung Chang, Seungjong Lee, In-Cheol Park, Chong-Min Kyung: Verification of a Microprocessor Using Real World Applications. DAC 1999:181-184
3450 David Van Campenhout, Trevor N. Mudge, John P. Hayes: High-Level Test Generation for Design Verification of Pipelined Microprocessors. DAC 1999:185-188
3449 Laurent Fournier, Anatoly Koyfman, Moshe Levinger: Developing an Architecture Validation Suite: Applicaiton to the PowerPC Architecture. DAC 1999:189-194
3448 Roland W. Freund: Passive Reduced-Order Models for Interconnect Simulation and Their Computation via Krylov-Subspace Algorithms. DAC 1999:195-200
3447 Ying Liu, Lawrence T. Pileggi, Andrzej J. Strojwas: Model Order-Reduction of RC(L) Interconnect Including Variational Analysis. DAC 1999:201-206
3446 Carlos P. Coelho, Joel R. Phillips, Luis Miguel Silveira: Robust Rational Function Approximation Algorithm for Model Generation. DAC 1999:207-212
3445 Reinaldo A. Bergamaschi: Behavioral Network Graph: Unifying the Domains of High-Level and Logic Synthesis. DAC 1999:213-218
3444 Jianwen Zhu, Daniel Gajski: Soft Scheduling in High Level Synthesis. DAC 1999:219-224
3443 Marek A. Perkowski, Rahul Malvi, Stan Grygiel, Michael Burns, Alan Mishchenko: Graph Coloring Algorithms for Fast Evaluation of Curtis Decompositions. DAC 1999:225-230
3442 Xun Liu, Marios C. Papaefthymiou, Eby G. Friedman: Maximizing Performance by Retiming and Clock Skew Scheduling. DAC 1999:231-236
3441 Klaus Eckl, Jean Christophe Madre, Peter Zepter, Christian Legl: A Practical Approach to Multiple-Class Retiming. DAC 1999:237-242
3440 Peichen Pan: Performance-Driven Integration of Retiming and Resynthesis. DAC 1999:243-246
3439 Luca Benini, Giovanni De Micheli, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Kernel-Based Power Optimization of RTL Components: Exact and Approximate Extraction Algorithms. DAC 1999:247-252
3438 Joseph A. Fisher: Customized Instruction-Sets for Embedded Processors. DAC 1999:253-257
3437 Samuel P. Harbison: System-Level Hardware/Software Trade-offs. DAC 1999:258-259
3436 Jonah McLeod, Nozar Azarakhsh, Glen Ewing, Paul Gingras, Scott Reedstrom, Chris Rowen: Functional Verification - Real Users, Real Problems, Real Opportunities (Panel). DAC 1999:260-261
3435 Hsiao-Pin Su, Allen C.-H. Wu, Youn-Long Lin: A Timing-Driven Soft-Macro Resynthesis Method in Interaction with Chip Floorplanning. DAC 1999:262-267
3434 Pei-Ning Guo, Chung-Kuan Cheng, Takeshi Yoshimura: An O-Tree Representation of Non-Slicing Floorplan and Its Applications. DAC 1999:268-273
3433 Florin Balasa, Koen Lampaert: Module Placement for Analog Layout Using the Sequence-Pair Representation. DAC 1999:274-279
3432 Martin Grajcar: Genetic List Scheduling Algorithm for Scheduling and Allocation on a Loosely Coupled Heterogeneous Multiprocessor System. DAC 1999:280-285
3431 Sanghun Park, Kiyoung Choi: Performance-Driven Scheduling with Bit-Level Chaining. DAC 1999:286-291
3430 Steve Haynal, Forrest Brewer: A Model for Scheduling Protocol-Constrained Components and Environments. DAC 1999:292-295
3429 Luiz C. V. dos Santos, Jochen A. G. Jess: A Reordering Technique for Efficient Code Motion. DAC 1999:296-299
3428 Yatin Vasant Hoskote, Timothy Kam, Pei-Hsin Ho, Xudong Zhao: Coverage Estimation for Symbolic Model Checking. DAC 1999:300-305
3427 Gianpiero Cabodi, Paolo Camurati, Stefano Quer: Improving Symbolic Traversals by Means of Activity Profiles. DAC 1999:306-311
3426 Shankar G. Govindaraju, David L. Dill, Jules P. Bergmann: Improved Approximate Reachability Using Auxiliary State Variables. DAC 1999:312-316
3425 Armin Biere, Alessandro Cimatti, Edmund M. Clarke, Masahiro Fujita, Yunshan Zhu: Symbolic Model Checking Using SAT Procedures instead of BDDs. DAC 1999:317-320
3424 Johnson Kin, Chunho Lee, William H. Mangione-Smith, Miodrag Potkonjak: Power Efficient Mediaprocessors: Design Space Exploration. DAC 1999:321-326
3423 Arnout Vandecappelle, Miguel Miranda, Erik Brockmeyer, Francky Catthoor, Diederik Verkest: Global Multimedia System Design Exploration Using Accurate Memory Organization Feedback. DAC 1999:327-332
3422 Lode Nachtergaele, Bart Vanhoof, Mercedes Peón, Gauthier Lafruit, Jan Bormans, Ivo Bolsens: Implementation of a Scalable MPEG-4 Wavelet-Based Visual Texture Compression System. DAC 1999:333-336
3421 Patrick Schaumont, Radim Cmar, Serge Vernalde, Marc Engels: A 10 Mbit/s Upstream Cable Modem with Automatic equalization. DAC 1999:337-340
3420 Kurt Keutzer, Kurt Wolf, David Pietromonaco, Jay Maxey, Jeff Lewis, Martin Lefebvre, Jeff Burns: Panel: Cell Libraries - Build vs Buy; Static vs Dynamic. DAC 1999:341-342
3419 George Karypis, Vipin Kumar: Multilevel k-way Hypergraph Partitioning. DAC 1999:343-348
3418 Andrew E. Caldwell, Andrew B. Kahng, Andrew A. Kennings, Igor L. Markov: Hypergraph Partitioning for VLSI CAD: Methodology for Heuristic Development, Experimentation and Reporting. DAC 1999:349-354
3417 Andrew E. Caldwell, Andrew B. Kahng, Igor L. Markov: Hypergraph Partitioning with Fixed Vertices. DAC 1999:355-359
3416 Sung-Woo Hur, John Lillis: Relaxation and Clustering in a Local Search Framework: Application to Linear Placement. DAC 1999:360-366
3415 Sumit Roy, Krishna P. Belkhale, Prithviraj Banerjee: An Approxmimate Algorithm for Delay-Constraint Technology Mapping. DAC 1999:367-372
3414 Jason Cong, Yean-Yow Hwang, Songjie Xu: Technology Mapping for FPGAs with Nonuniform Pin Delays and Fast Interconnections. DAC 1999:373-378
3413 Priyadarshan Patra, Unni Narayanan: Automated Phase Assignment for the Synthesis of Low Power Domino Circuits. DAC 1999:379-384
3412 Malay K. Ganai, Adnan Aziz, Andreas Kuehlmann: Enhancing Simulation with BDDs and ATPG. DAC 1999:385-390
3411 Valeria Bertacco, Maurizio Damiani, Stefano Quer: Cycle-Based Symbolic Simulation of Gate-Level Synchronous Circuits. DAC 1999:391-396
3410 Miroslav N. Velev, Randal E. Bryant: Exploiting Positive Equality and Partial Non-Consistency in the Formal Verification of Pipelined Microprocessors. DAC 1999:397-401
3409 Mark Aagaard, Robert B. Jones, Carl-Johan H. Seger: Parametric Representations of Boolean Constraints. DAC 1999:402-407
3408 Christopher Inacio, Herman Schmit, David Nagle, Andrew Ryan, Donald E. Thomas, Yingfai Tong, Ben Klass: Vertical Benchmarks for CAD. DAC 1999:408-413
3407 Xiaobo Hu, Garrison W. Greenwood, S. Ravichandran, Gang Quan: A Framework for User Assisted Design Space Exploration. DAC 1999:414-419
3406 Benoit Clement, Richard Hersemeule, Etienne Lantreibecq, Bernard Ramanadin, Pierre Coulomb, François Pogodalla: Fast Prototyping: A System Design Flow Applied to a Complex System-on-Chip Multiprocessor Design. DAC 1999:420-424
3405 Johann Notbauer, Thomas W. Albrecht, Georg Niedrist, Stefan Rohringer: Verification and Management of a Multimillion-Gate Embedded Core Design. DAC 1999:425-428
3404 Paul D. Franzon, Mark Basel, Aki Fujimara, Sharad Mehrotra, Ron Preston, Robin C. Sarma, Marty Walker: Parasitic Extraction Accuracy - How Much is Enough? DAC 1999:429
3403 Liqiong Wei, Zhanping Chen, Kaushik Roy, Yibin Ye, Vivek De: Mixed-Vth (MVT) CMOS Circuit Design Methodology for Low Power Applications. DAC 1999:430-435
3402 Supamas Sirichotiyakul, Tim Edwards, Chanhee Oh, Jingyan Zuo, Abhijit Dharchoudhury, Rajendran Panda, David Blaauw: Stand-by Power Minimization Through Simultaneous Threshold Voltage Selection and Circuit Sizing. DAC 1999:436-441
3401 Mark C. Johnson, Dinesh Somasekhar, Kaushik Roy: Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS. DAC 1999:442-445
3400 Masanori Hashimoto, Hidetoshi Onodera, Keikichi Tamaru: A Practical Gate Resizing Technique Considering Glitch Reduction for Low Power Design. DAC 1999:446-451
3399 Andrew R. Conn, Ibrahim M. Elfadel, W. W. Molzen, P. R. O'Brien, Philip N. Strenski, Chandramouli Visweswariah, C. B. Whan: Gradient-Based Optimization of Custom Circuits Using a Static-Timing Formulation. DAC 1999:452-459
3398 Jason Cong, Honching Li, Chang Wu: Simultaneous Circuit Partitioning/Clustering with Retiming for Performance Optimization. DAC 1999:460-465
3397 Arindam Mukherjee, Ranganathan Sudhakar, Malgorzata Marek-Sadowska, Stephen I. Long: Wave Steering in YADDs: A Novel Non-Iterative Synthesis and Layout Technique. DAC 1999:466-471
3396 Amir H. Salek, Jinan Lou, Massoud Pedram: MERLIN: Semi-Order-Independent Hierarchical Buffered Routing Tree Generation Using Local Neighborhood Search. DAC 1999:472-478
3395 Charles J. Alpert, Anirudh Devgan, Stephen T. Quay: Buffer Insertion with Accurate Gate and Interconnect Delay Computation. DAC 1999:479-484
3394 Joon-Seo Yim, Chong-Min Kyung: Reducing Cross-Coupling Among Interconnect Wires in Deep-Submicron Datapath Design. DAC 1999:485-490
3393 Sunil P. Khatri, Amit Mehrotra, Robert K. Brayton, Ralph H. J. M. Otten, Alberto L. Sangiovanni-Vincentelli: A Novel VLSI Layout Fabric for Deep Sub-Micron Applications. DAC 1999:491-496
3392 Real G. Pomerleau, Paul D. Frazon, Griff L. Bilbro: Improved Selay Prediction for On-Chip Buses. DAC 1999:497-501
3391 Chung-Ping Chen, Noel Menezes: Noise-Aware Repeater Insertion and Wire-Sizing for On-Chip Interconnect Using Hierarchical Moment-Matching. DAC 1999:502-506
3390 Jason Cong, David Zhigang Pan: Interconnect Estimation and Dlanning for Deep Submicron Designs. DAC 1999:507-510
3389 Luciano Lavagno, Ellen Sentovich: ECL: A Specification Environment for System-Level Design. DAC 1999:511-516
3388 Kai Richter, Dirk Ziegenbein, Rolf Ernst, Lothar Thiele, Jürgen Teich: Representation of Function Variants for Embedded System Optimization and Synthesis. DAC 1999:517-522
3387 Jules P. Bergmann, Mark Horowitz: Vex - A CAD Toolbox. DAC 1999:523-528
3386 Juan Antonio Carballo, Stephen W. Director: Constraint Management for Collaborative Electronic Design. DAC 1999:529-534
3385 Kristofer S. J. Pister, Albert P. Pisano, Nicholas Swart, Mike Horton, John Rychcik, John R. Gilbert, Gerry K. Fedder: MEMS CAD Beyond Multi-Million Transistors (Panel). DAC 1999:535-536
3384 Johannes Tausch, Jacob K. White: A Multiscale Method for Fast Capacitance Extraction. DAC 1999:537-542
3383 Vikram Jandhyala, Scott Savage, J. Eric Bracken, Zoltan J. Cendes: Efficient Capacitance Computation for Structures with Non-Uniform Adaptive Surface Meshes. DAC 1999:543-548
3382 Tong Li, Ching-Han Tsai, Elyse Rosenbaum, Sung-Mo Kang: Substrate Modeling and Lumped Substrate Resistance Extraction for CMOS ESD/Latchup Circuit Simulation. DAC 1999:549-554
3381 Qinru Qiu, Massoud Pedram: Dynamic Power Management Based on Continuous-Time Markov Decision Processes. DAC 1999:555-561
3380 Mauro Chinosi, Roberto Zafalon, Carlo Guardiani: Parallel Mixed-Level Power Simulation Based on Spatio-Temporal Circuit Partitioning. DAC 1999:562-567
3379 Milos D. Ercegovac, Darko Kirovski, Miodrag Potkonjak: Low-Power Behavioral Synthesis Optimization Using Multiple Precision Arithmetic. DAC 1999:568-573
3378 Daniel Geist, Giora Biran, Tamarah Arons, Michael Slavkin, Yvgeny Nustov, Monica Farkas, Karen Holtz, Andy Long, Dave King, Steve Barret: A Methodology for the Verification of a ``System on Chip''. DAC 1999:574-579
3377 Ing-Jer Huang, Tai-An Lu: ICEBERG: An Embedded In-Circuit Emulator Synthesizer for Microcontrollers. DAC 1999:580-585
3376 Christos A. Papachristou, F. Martin, Mehrdad Nourani: Microprocessor Based Testing for Core-Based System on Chip. DAC 1999:586-591
3375 Hema Kapadia, Mark Horowitz: Using Partitioning to Help Convergence in the Standard-Cell Design Automation Methodology. DAC 1999:592-597
3374 Imed Moussa, Zoltan Sugar, Rodolph Suescun, Mario Diaz-Nava, Marco Pavesi, Salvatore Crudo, Luca Gazi, Ahmed Amine Jerraya: Comparing RTL and Behavioral Design Methodologies in the Case of a 2M-Transistor ATM Shaper. DAC 1999:598-603
3373 Darko Kirovski, Miodrag Potkonjak: Engineering Change: Methodology and Applications to Behavioral and System Synthesis. DAC 1999:604-609
3372 André DeHon, John Wawrzynek: Reconfigurable Computing: What, Why, and Implications for Design Automation. DAC 1999:610-615
3371 Meenakshi Kaul, Ranga Vemuri, Sriram Govindarajan, Iyad Ouaiss: An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications. DAC 1999:616-622
3370 Alexandro M. S. Adário, Eduardo L. Roehe, Sergio Bampi: Dynamically Reconfigurable Architecture for Image Processor Applications. DAC 1999:623-628
3369 Onuttom Narayan, Jaijeet S. Roychowdhury: Multi-Time Simulation of Voltage-Controlled Oscillators. DAC 1999:629-634
3368 Dan Feng, Joel R. Phillips, Keith Nabors, Kenneth S. Kundert, Jacob White: Efficient Computation of Quasi-Periodic Circuit Operating Conditions via a Mixed Frequency/Time Approach. DAC 1999:635-640
3367 Ognen J. Nastov, Jacob White: Time-Mapped Harmonic Balance. DAC 1999:641-646
3366 Raghuram S. Tupuri, Arun Krishnamachary, Jacob A. Abraham: Test Generation for Gigahertz Processors Using an Automatic Functional Constraint Extractor. DAC 1999:647-652
3365 Ruifeng Guo, Sudhakar M. Reddy, Irith Pomeranz: Proptest: A Property Based Test Pattern Generator for Sequential Circuits Using Test Compaction. DAC 1999:653-659
3364 Vamsi Boppana, Rajarshi Mukherjee, Jawahar Jain, Masahiro Fujita, Pradeep Bollineni: Multiple Error Diagnosis Based on Xlists. DAC 1999:660-665
3363 Farzan Fallah, Pranav Ashar, Srinivas Devadas: Simulation Vector Generation from HDL Descriptions for Observability-Enhanced Statement Coverage. DAC 1999:666-671
3362 Lionel Bening: A Two-State Methodology for RTL Logic Simulation. DAC 1999:672-677
3361 Cordula Hansen, Francisco Nascimento, Wolfgang Rosenstiel: An Approach for Extracting RT Timing Information to Annotate Algorithmic VHDL Specifications. DAC 1999:678-683
3360 Miron Abramovici, José T. de Sousa, Daniel G. Saab: A Massively-Parallel Easily-Scalable Satisfiability Solver Using Reconfigurable Hardware. DAC 1999:684-690
3359 Fatih Kocan, Daniel G. Saab: Dynamic Fault Diagnosis on Reconfigurable Hardware. DAC 1999:691-696
3358 Xiaohan Zhu, Bill Lin: Hardware Compilation for FPGA-Based Configurable Computing Machines. DAC 1999:697-702
3357 D. J. Eaglesham: 0.18m CMOS and Beyond. DAC 1999:703-708
3356 Ching-Te Chuang, Ruchir Puri: SOI Digital CMOS VLSI - a Design Perspective. DAC 1999:709-714
3355 Yehea I. Ismail, Eby G. Friedman, José Luis Neves: Equivalent Elmore Delay for RLC Trees. DAC 1999:715-720
3354 Yehea I. Ismail, Eby G. Friedman: Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits. DAC 1999:721-724
3353 Abdallah Tabbara, Robert K. Brayton, A. Richard Newton: Retiming for DSM with Area-Delay Trade-Offs and Delay Constraints. DAC 1999:725-730
3352 Hakan Yalcin, Mohammad Mortazavi, Robert Palermo, Cyrus Bamji, Karem A. Sakallah: Functional Timing Analysis for IP Characterization. DAC 1999:731-736
3351 Richard Raimi, Jacob A. Abraham: Detecting False Timing Paths: Experiments on PowerPC Microprocessors. DAC 1999:737-741
3350 Han Bin Kim, Dong Sam Ha, Takeshi Takahashi: On ILP Formulations for Built-In Self-Testable Data Path Synthesis. DAC 1999:742-747
3349 Huan-Chih Tsai, Kwang-Ting Cheng, Sudipta Bhawmik: Improving the Test Quality for Scan-Based BIST Using a General Test Application Scheme. DAC 1999:748-753
3348 Irith Pomeranz, Sudhakar M. Reddy: Built-In Test Sequence Generation for Synchronous Sequential Circuits Based on Loading and Expansion of Test Subsequences. DAC 1999:754-759
3347 Yi-Min Jiang, Kwang-Ting Cheng: Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices. DAC 1999:760-765
3346 Joon-Seo Yim, Seong-Ok Bae, Chong-Min Kyung: A Floorplan-Based Planning Methodology for Power and Clock Distribution in ASICs. DAC 1999:766-771
3345 Ramesh Harjani, Bapiraju Vinnakota: Digital Aetection of Analog Parametric Faults in SC Filters. DAC 1999:772-777
3344 Dyson Wilkes, M. M. Kamal Hashmi: Application of High Level Interface-Based Design to Telecommunications System Hardware. DAC 1999:778-783
3343 Patrick Schaumont, Radim Cmar, Serge Vernalde, Marc Engels, Ivo Bolsens: Hardware Reuse at the Behavioral Level. DAC 1999:784-789
3342 Tommy Kuhn, Wolfgang Rosenstiel, Udo Kebschull: Description and Simulation of Hardware/Software Systems with Java. DAC 1999:790-793
3341 Josef Fleischmann, Klaus Buchenrieder, Rainer Kress: Java Driven Codesign and Prototyping of Networked Embedded Systems. DAC 1999:794-797
3340 Andrew B. Kahng, Y. C. Pati, Warren Grobman, Robert Pack, Lance A. Glasser: Subwavelength Lithography: How Will It Affect Your Design Flow? (Panel). DAC 1999:798
3339 Andrew B. Kahng, Y. C. Pati: Subwavelength Lithography and Its Potential Impact on Design and EDA. DAC 1999:799-804
3338 Marco Sgroi, Luciano Lavagno: Synthesis of Embedded Software Using Free-Choice Petri Nets. DAC 1999:805-810
3337 Ying Zhao, Sharad Malik: Exact Memory Size Estimation for Array Computations without Loop Unrolling. DAC 1999:811-816
3336 Steven Bashford, Rainer Leupers: Constraint Driven Code Selection for Fixed-Point DSPs. DAC 1999:817-822
3335 Alain Pegatoquet, Emmanuel Gresset, Michel Auguin, Luc Bianco: Rapid Development of Optimized DSP Code from a High Level Description Through Software Estimations. DAC 1999:823-826
3334 Asawaree Kalavade, Joe Othmer, Bryan D. Ackland, Kanwar Jit Singh: Software Environment for a Multiprocessor DSP. DAC 1999:827-830
3333 John Lach, William H. Mangione-Smith, Miodrag Potkonjak: Robust FPGA Intellectual Property Protection Through Multiple Small Watermarks. DAC 1999:831-836
3332 Arlindo L. Oliveira: Robust Techniques for Watermarking Sequential Circuit Designs. DAC 1999:837-842
3331 Andrew E. Caldwell, Hyun-Jin Choi, Andrew B. Kahng, Stefanus Mantik, Miodrag Potkonjak, Gang Qu, Jennifer L. Wong: Effective Iterative Techniques for Fingerprinting Design IP. DAC 1999:843-848
3330 Inki Hong, Miodrag Potkonjak: Behavioral Synthesis Techniques for Intellectual Property Protection. DAC 1999:849-854
3329 James Goodman, Anantha Chandrakasan, Abram P. Dancy: Design and Implementation of a Scalable Encryption Processor with Embedded Variable DC/DC Converter. DAC 1999:855-860
3328 Massoud Pedram, Qing Wu: Design Considerations for Battery-Powered Electronics. DAC 1999:861-866
3327 Tajana Simunic, Luca Benini, Giovanni De Micheli: Cycle-Accurate Simulation of Energy Consumption in Embedded Systems. DAC 1999:867-872
3326 Ahmed Hemani, Thomas Meincke, Shashi Kumar, Adam Postula, Thomas Olsson, Peter Nilsson, Johnny Öberg, Peeter Ellervee, Dan Lundqvist: Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style. DAC 1999:873-878
3325 Timothy P. Kurzweg, Steven P. Levitan, Philippe J. Marchand, Jose A. Martinez, Kurt R. Prough, Donald M. Chiarulli: A CAD Tool for Optical MEMS. DAC 1999:879-884
3324 Kaustav Banerjee, Amit Mehrotra, Alberto L. Sangiovanni-Vincentelli, Chenming Hu: On Thermal Effects in Deep Sub-Micron VLSI Interconnects. DAC 1999:885-891
3323 D. Allen, D. Behrends, B. Stanisic: Converting a 64b PowerPC Processor from CMOS Bulk to SOI Technology. DAC 1999:892-897
3322 Gangadhar Konduri, Anantha Chandrakasan: A Framework for Collaborative and Distributed Web-Based Design. DAC 1999:898-903
3321 Phillip Restle, Albert E. Ruehli, Steven G. Walker: Dealing with Inductance in High-Speed Chip Design. DAC 1999:904-909
3320 Mattan Kamon, Nuno Alexandre Marques, Yehia Massoud, Luis Miguel Silveira, Jacob White: Interconnect Analysis: From 3-D Structures to Circuit Models. DAC 1999:910-914
3319 Michael W. Beattie, Lawrence T. Pileggi: IC Analyses Including Extracted Inductance Models. DAC 1999:915-920
3318 Shannon V. Morton: On-Chip Inductance Issues in Multiconductor Systems. DAC 1999:921-926
3317 George Hadjiyiannis, Pietro Russo, Srinivas Devadas: A Methodology for Accurate Performance Evaluation in Architecture Exploration. DAC 1999:927-932
3316 Stefan Pees, Andreas Hoffmann, Vojin Zivojnovic, Heinrich Meyr: LISA - Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures. DAC 1999:933-938
3315 Hoon Choi, Ju Hwan Yi, Jong-Yeol Lee, In-Cheol Park, Chong-Min Kyung: Exploiting Intellectual Properties in ASIP Designs for Embedded DSP Software. DAC 1999:939-944
3314 Michael Krasnicki, Rodney Phelps, Rob A. Rutenbar, L. Richard Carley: MAELSTROM: Efficient Simulation-Based Synthesis for Custom Analog Cells. DAC 1999:945-950
3313 Alex Doboli, Adrián Núñez-Aldana, Nagu R. Dhanwada, Sree Ganesan, Ranga Vemuri: Behavioral Synthesis of Analog Systems Using Two-layered Design Space Exploration. DAC 1999:951-957
3312 Walter Daems, Georges G. E. Gielen, Willy M. C. Sansen: Circuit Complexity Reduction for Symbolic Analysis of Analog Integrated Circuits. DAC 1999:958-963
3311 Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar, Chris Schläger, Bassam Tabbara, Vojin Zivojnovic: Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification. DAC 1999:964-969
3310 Mike Benjamin, Daniel Geist, Alan Hartman, Gérard Mas, Ralph Smeets, Yaron Wolfsthal: A Study in Coverage-Driven Test Generation. DAC 1999:970-975
3309 Wanli Jiang, Bapiraju Vinnakota: IC Test Using the Energy Consumption Ratio. DAC 1999:976-981
3308 C. Patrick Yue, S. Simon Wong: Design Strategy of On-Chip Inductors for Highly Integrated RF Systems. DAC 1999:982-987
3307 N. R. Belk, M. R. Frei, M. Tsai, A. J. Becker, K. L. Tokuda: The Simulation and Design of Integrated Inductors. DAC 1999:988-993
3306 Maria del Mar Hershenson, Sunderarajan S. Mohan, Stephen P. Boyd, Thomas H. Lee: Optimization of Inductor Circuits via Geometric Programming. DAC 1999:994-998
3305 Richard Goering, Pierre Bricaud, James G. Dougherty, Steve Glaser, Michael Keating, Robert Payne, Davoud Samani: Panel: What is the Proper System on Chip Design Methodology. DAC 1999:999
3304 Basant R. Chawla, Randal E. Bryant, Jan M. Rabaey: Proceedings of the 35th Conference on Design Automation, Moscone center, San Francico, California, USA, June 15-19, 1998. DAC 1998
3303 Thomas Pennino: Customers, Vendors, and Universities: Determining the Future of EDA Together (Panel). DAC 1998:1
3302 Michael Kishinevsky, Jordi Cortadella, Alex Kondratyev: Asynchronous Interface Specification, Analysis and Synthesis. DAC 1998:2-7
3301 Roberto Passerone, James A. Rowson, Alberto L. Sangiovanni-Vincentelli: Automatic Synthesis of Interfaces Between Incompatible Protocols. DAC 1998:8-13
3300 James Smith, Giovanni De Micheli: Automated Composition of Hardware Components. DAC 1998:14-19
3299 Mike Chou, Jacob White: Multilevel Integral Equation Methods for the Extraction of Substrate Coupling Parameters in Mixed-Signal IC's. DAC 1998:20-25
3298 Alper Demir, Amit Mehrotra, Jaijeet S. Roychowdhury: Phase Noise in Oscillators: A Unifying Theory and Numerical Methods for Characterisation. DAC 1998:26-31
3297 Luigi Carro, Marcelo Negreiros: Efficient Analog Test Methodology Based on Adaptive Algorithms. DAC 1998:32-37
3296 Bogdan G. Arsintescu, Edoardo Charbon, Enrico Malavasi, Umakanta Choudhury, William H. Kao: General AC Constraint Transformation for Analog ICs. DAC 1998:38-43
3295 Jacob Rael, Ahmadreza Rofougaran, Asad A. Abidi: Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver. DAC 1998:44-49
3294 Jörg Hilgenstock, Klaus Herrmann, Jan Otterstedt, Dirk Niggemeyer, Peter Pirsch: A Video Signal Processor for MIMD Multiprocessing. DAC 1998:50-55
3293 Jens Peter Wittenburg, Willm Hinrichs, Johannes Kneip, Martin Ohmacht, Mladen Berekovic, Hanno Lieske, Helge Kloos, Peter Pirsch: Realization of a Programmable Parallel DSP for High Performance Image Processing Applications. DAC 1998:56-61
3292 Roy A. Sutton, Vason P. Srini, Jan M. Rabaey: A Multiprocessor DSP System Using PADDI-2. DAC 1998:62-65
3291 A. Grbic, Stephen Dean Brown, S. Caranci, R. Grindley, M. Gusat, Guy G. Lemieux, K. Loveless, Naraig Manjikian, Sinisa Srbljic, Michael Stumm, Zvonko G. Vranesic, Zeljko Zilic: Design and Implementation of the NUMAchine Multiprocessor. DAC 1998:66-69
3290 James Shin Young, Josh MacDonald, Michael Shilman, Abdallah Tabbara, Paul N. Hilfinger, A. Richard Newton: Design and Specification of Embedded Systems in Java Using Successive, Formal Refinement. DAC 1998:70-75
3289 Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Miguel Miranda, Kris Croes, Sven Wuytack, Gjalt G. de Jong, Francky Catthoor, Diederik Verkest, Paul Six, Hugo De Man: Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer. DAC 1998:76-81
3288 Ireneusz Karkowski, Henk Corporaal: Design Space Exploration Algorithm for Heterogeneous Multi-Processor Embedded System Design. DAC 1998:82-87
3287 Pai H. Chou, Gaetano Borriello: Modal Processes: Towards Enhanced Retargetability Through Control Composition of Distributed Embedded Systems. DAC 1998:88-93
3286 Kenneth L. Shepard: Design Methodologies for Noise in Digital Integrated Circuits. DAC 1998:94-99
3285 N. S. Nagaraj, Kenneth L. Shepard, Takahide Inone: Taming Noise in Deep Submicron Digital Integrated Circuits (Panel). DAC 1998:100-101
3284 Ganesh Lakshminarayana, Niraj K. Jha: FACT: A Framework for the Application of Throughput and Power Optimizing Transformations to Control-Flow Intensive Behavioral Descriptions. DAC 1998:102-107
3283 Ganesh Lakshminarayana, Anand Raghunathan, Niraj K. Jha: Incorporating Speculative Execution into Scheduling of Control-Flow Intensive Behavioral Descriptions. DAC 1998:108-113
3282 Shantanu Tarafdar, Miriam Leeser: The DT-Model: High-Level Synthesis Using Data Transfers. DAC 1998:114-117
3281 Moonwook Oh, Soonhoi Ha: Rate Optimal VLSI Design from Data Flow Graph. DAC 1998:118-121
3280 Ralph H. J. M. Otten, Robert K. Brayton: Planning for Performance. DAC 1998:122-127
3279 Amir H. Salek, Jinan Lou, Massoud Pedram: A DSM Design Flow: Putting Floorplanning, Technology-Napping, and Gate-Placement Together. DAC 1998:128-134
3278 Peter R. Sutton, Stephen W. Director: Framework Encapsulations: A New Approach to CAD Tool Interoperability. DAC 1998:134-139
3277 Ken Hines, Gaetano Borriello: A Geographically Distributed Framework for Embedded System Design and Validation. DAC 1998:140-145
3276 Francis L. Chan, Mark D. Spiller, A. Richard Newton: WELD - An Environment for Web-based Electronic Design. DAC 1998:146-151
3275 Farzan Fallah, Srinivas Devadas, Kurt Keutzer: OCCOM: Efficient Computation of Observability-Based Code Coverage Metrics for Functional Verification. DAC 1998:152-157
3274 Raanan Grinwald, Eran Harel, Michael Orgad, Shmuel Ur, Avi Ziv: User Defined Coverage - A Tool Supported Methodology for Design Verification. DAC 1998:158-163
3273 Joshua Marantz: Enhanced Visibility and Performance in Functional Verification by Reconstruction. DAC 1998:164-169
3272 Namseung Kim, Hoon Choi, Seungjong Lee, Seungwang Lee, In-Cheol Park, Chong-Min Kyung: Virtual Chip: Making Functional Models Work on Real Target Systems. DAC 1998:170-173
3271 Peter Heller: Hardware/Software Co-Design: The Next Embedded System Design Challenge (Panel). DAC 1998:174-175
3270 Inki Hong, Darko Kirovski, Gang Qu, Miodrag Potkonjak, Mani B. Srivastava: Power Optimization of Variable Voltage Core-Based Systems. DAC 1998:176-181
3269 Giuseppe A. Paleologo, Luca Benini, Alessandro Bogliolo, Giovanni De Micheli: Policy Optimization for Dynamic Power Management. DAC 1998:182-187
3268 Yanbing Li, Jörg Henkel: A Framework for Estimation and Minimizing Energy Dissipation of Embedded HW/SW Systems. DAC 1998:188-193
3267 Peixin Zhong, Pranav Ashar, Sharad Malik, Margaret Martonosi: Using Reconfigurable Computing Techniques to Accelerate Problems in the CAD Domain: A Case Study with Boolean Satisfiability. DAC 1998:194-199
3266 Rolf Drechsler, Nicole Drechsler, Wolfgang Günther: Fast Exact Minimization of BDDs. DAC 1998:200-205
3265 Uwe Hinsberger, Reiner Kolla: Boolean Matching for Large Libraries. DAC 1998:206-211
3264 Weiping Shi, Jianguo Liu, Naveen Kakani, Tiejun Yu: A Fast Hierarchical Algorithm for 3-D Capacitance Extraction. DAC 1998:212-217
3263 E. Aykut Dengi, Ronald A. Rohrer: Boundary Element Method Macromodels for 2-D Hierachical Capacitance Extraction. DAC 1998:218-223
3262 Jinsong Zhao, Wayne Wei-Ming Dai, Sharad Kapur, David E. Long: Efficient Three-Dimensional Extraction Based on Static and Full-Wave Layered Green's Functions. DAC 1998:224-229
3261 Nevine Nassif, Madhav P. Desai, Dale H. Hall: Robust Elmore Delay Models Suitable for Full Chip Timing Verification of a 600MHz CMOS Microprocessor. DAC 1998:230-235
3260 Robert M. McGraw, James H. Aylor, Robert H. Klenke: A Top-Down Design Environment for Developing Pipelined Datapaths. DAC 1998:236-241
3259 Rita Yu Chen, Robert Michael Owens, Mary Jane Irwin, Raminder Singh Bajwa: Validation of an Architectural Level Power Analysis Technique. DAC 1998:242-245
3258 Toshihiro Hattori, Yusuke Nitta, Mitsuho Seki, Susumu Narita, Kunio Uchiyama, Tsuyoshi Takahashi, Ryuichi Satomura: Design Methodology of a 200MHz Superscalar Microprocessor: SH-4. DAC 1998:246-249
3257 Stephan Ohr: How Much Analog Does a Designer Need to Know for Successful Mixed-Signal Design? (Panel). DAC 1998:250
3256 Gustavo de Veciana, Margarida F. Jacome, J.-H. Guo: Hierarchical Algorithms for Assessing Probabilistic Constraints on System Performance. DAC 1998:251-256
3255 Asawaree Kalavade, Pratyush Moghé: A Tool for Performance Estimation of Networked Embedded End-systems. DAC 1998:257-262
3254 Ali Dasdan, Dinesh Ramanathan, Rajesh K. Gupta: Rate Derivation and Its Applications to Reactive, Real-Time Embedded Systems. DAC 1998:263-268
3253 Hans Eisenmann, Frank M. Johannes: Generic Global Placement and Floorplanning. DAC 1998:269-274
3252 Phiroze N. Parakh, Richard B. Brown, Karem A. Sakallah: Congestion Driven Quadratic Placement. DAC 1998:275-278
3251 Maogang Wang, Prithviraj Banerjee, Majid Sarrafzadeh: Potential-NRG: Placement with Incomplete Data. DAC 1998:279-282
3250 Wen-Jong Fang, Allen C.-H. Wu: Performance-Driven Multi-FPGA Partitioning Using Functional Clustering and Replication. DAC 1998:283-286
3249 Jaewon Oh, Massoud Pedram: Multi-Pad Power/Ground Network Design for Uniform Distribution of Ground Bounce. DAC 1998:287-290
3248 Tong Li, Sung-Mo Kang: Layout Extraction and Verification Methodology CMOS I/O Circuits. DAC 1998:291-296
3247 Nuno Alexandre Marques, Mattan Kamon, Jacob White, Luis Miguel Silveira: A Mixed Nodal-Mesh Formulation for Efficient Extraction and Passive Reduced-Order Modeling of 3D Interconnects. DAC 1998:297-302
3246 Byron Krauter, Sharad Mehrotra: Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis. DAC 1998:303-308
3245 Lisa M. Guerra, Miodrag Potkonjak, Jan M. Rabaey: A Methodology for Guided Behavioral-Level Optimization. DAC 1998:309-314
3244 Patrick Schaumont, Serge Vernalde, Luc Rijnders, Marc Engels, Ivo Bolsens: A Programming Environment for the Design of Complex High Speed ASICs. DAC 1998:315-320
3243 Chunho Lee, Johnson Kin, Miodrag Potkonjak, William H. Mangione-Smith: Media Architecture: General Purpose vs Multiple Application-Specific Programmable Processor. DAC 1998:321-326
3242 Randal E. Bryant, Gerry Musgrave: User Experience with High Level Formal Verification (Panel). DAC 1998:327
3241 David L. Dill: What's Between Simulation and Formal Verification? (Extended Abstract). DAC 1998:328-329
3240 Jason Cong, Chang Wu: Optimal FPGA Mapping and Retiming with Efficient Initial State Computation. DAC 1998:330-335
3239 Victor N. Kravets, Karem A. Sakallah: M32: A Constructive multilevel Logic Synthesis System. DAC 1998:336-341
3238 Shih-Chieh Chang, David Ihsin Cheng: Efficient Boolean Division and Substitution. DAC 1998:342-347
3237 Yuji Kukimoto, Robert K. Brayton, Prashant Sawkar: Delay-Optimal Technology Mapping by DAG Covering. DAC 1998:348-351
3236 David S. Kung: A Fast Fanout Optimization Algorithm for Near-Continuous Buffer Libraries. DAC 1998:352-355
3235 Jason Cong, Patrick H. Madden: Performance Driven Multi-Layer General Area Routing for PCB/MCM Designs. DAC 1998:356-361
3234 Charles J. Alpert, Anirudh Devgan, Stephen T. Quay: Buffer Insertion for Noise and Delay Optimization. DAC 1998:362-367
3233 John Lillis, Premal Buch: Table-Lookup Methods for Improved Performance-Driven Routing. DAC 1998:368-373
3232 Hai Zhou, D. F. Wong: Global Routing with Crosstalk Constraints. DAC 1998:374-377
3231 Hsiao-Ping Tseng, Louis Scheffer, Carl Sechen: Timing and Crosstalk Driven Area Routing. DAC 1998:378-381
3230 Arun N. Lokanathan, Jay B. Brockman: Process Multi-Circuit Optimization. DAC 1998:382-387
3229 Rajendran Panda, Abhijit Dharchoudhury, Tim Edwards, Joe Norton, David Blaauw: Migration: A New Technique to Improve Synthesized Designs Through Incremental Customization. DAC 1998:388-391
3228 Julian Culetu, Chaim Amir, John MacDonald: A Practical Repeater Insertion Method in High Speed VLSI Circuits. DAC 1998:392-395
3227 Paolo Ienne, Alexander Grießing: Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts? DAC 1998:396-401
3226 Michael Orshansky, James C. Chen, Chenming Hu: A Statistical Performance Simulation Methodology for VLSI Circuits. DAC 1998:402-407
3225 Behzad Razavi: RF IC Design Challenges. DAC 1998:408-413
3224 Al Dunlop, Alper Demir, Peter Feldmann, Sharad Kapur, David E. Long, Robert C. Melville, Jaijeet S. Roychowdhury: Tools and Methodology for RF IC Design. DAC 1998:414-420
3223 Frank Y. Yuan: Electromagnetic Modeling and Signal Integrity Simulation of Power/Ground Networks in High Speed Digital Packages and Printed Circuit Boards. DAC 1998:421-426
3222 Darko Kirovski, Miodrag Potkonjak: Efficient Coloring of a Large Spectrum of Graphs. DAC 1998:427-432
3221 Taewhan Kim, William Jao, Steven W. K. Tjiang: Arithmetic Optimization Using Carry-Save-Adders. DAC 1998:433-438
3220 Ganesh Lakshminarayana, Niraj K. Jha: Synthesis of Power-Optimized and Area-Optimized Circuits from Hierarchical Behavioral Descriptions. DAC 1998:439-444
3219 Kavita Ravi, Kenneth L. McMillan, Thomas R. Shiple, Fabio Somenzi: Approximation and Decomposition of Binary Decision Diagrams. DAC 1998:445-450
3218 Shankar G. Govindaraju, David L. Dill, Alan J. Hu, Mark Horowitz: Approximate Reachability with BDDs Using Overlapping Projections. DAC 1998:451-456
3217 Abelardo Pardo, Gary D. Hachtel: Incremental CTL Model Checking Using BDD Subsetting. DAC 1998:457-462
3216 Rony Kay, Lawrence T. Pileggi: PRIMO: Probability Interpretation of Moments for Delay Calculation. DAC 1998:463-468
3215 Ying Liu, Lawrence T. Pileggi, Andrzej J. Strojwas: ftd: An Exact Frequency to Time Domain Conversion for Reduced Order RLC Interconnect Models. DAC 1998:469-472
3214 Fang-Jou Liu, Chung-Kuan Cheng: Extending Moment Computation to 2-Port Circuit Representations. DAC 1998:473-476
3213 Tuyen V. Nguyen, Anirudh Devgan, Ognen J. Nastov: Adjoint Transient Sensitivity Computation in Piecewise Linear Simulation. DAC 1998:477-482
3212 Kimiyoshi Usami, Mutsunori Igarashi, Takashi Ishikawa, Masahiro Kanazawa, Masafumi Takahashi, Mototsugu Hamada, Hideho Arakida, Toshihiro Terazawa, Tadahiro Kuroda: Design Methodology of Ultra Low-Power MPEG4 Codec Core Exploiting Voltage Scaling Techniques. DAC 1998:483-488
3211 Liqiong Wei, Zhanping Chen, Mark Johnson, Kaushik Roy, Vivek De: Design and Optimization of Low Voltage High Performance Dual Threshold CMOS Circuits. DAC 1998:489-494
3210 James Kao, Siva Narendra, Anantha Chandrakasan: MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns. DAC 1998:495-500
3209 A. Richard Newton: Technical Challenges of IP and System-on-Chip: The ASIC Vendor Perspective (Panel). DAC 1998:501
3208 Bill Lin: Software Synthesis of Process-Based Concurrent Programs. DAC 1998:502-505
3207 Youpyo Hong, Peter A. Beerel, Luciano Lavagno, Ellen Sentovich: Don't Care-Based BDD Minimization for Embedded Software. DAC 1998:506-509
3206 Silvina Hanono, Srinivas Devadas: Instruction Selection, Resource Allocation, and Scheduling in the AVIV Retargetable Code Generator. DAC 1998:510-515
3205 Haris Lekatsas, Wayne Wolf: Code Compression for Embedded Systems. DAC 1998:516-521
3204 Clark W. Barrett, David L. Dill, Jeremy R. Levitt: A Decision Procedure for Bit-Vector Arithmetic. DAC 1998:522-527
3203 Farzan Fallah, Srinivas Devadas, Kurt Keutzer: Functional Vector Generation for HDL Models Using Linear Programming and 3-Satisfiability. DAC 1998:528-533
3202 Li-C. Wang, Magdy S. Abadir, Nari Krishnamurthy: Automatic Generation of Assertions for Formal Verification of PowerPC Microprocessor Arrays Using Symbolic Trajectory Evaluation. DAC 1998:534-537
3201 Mark Aagaard, Robert B. Jones, Carl-Johan H. Seger: Combining Theorem Proving and Trajectory Evaluation in an Industrial Environment. DAC 1998:538-541
3200 Indradeep Ghosh, Sujit Dey, Niraj K. Jha: A Fast and Low Cost Testing Technique for Core-Based System-on-Chip. DAC 1998:542-547
3199 Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer: Introducing Redundant Computations in a Behavior for Reducing BIST Resources. DAC 1998:548-553
3198 Indradeep Ghosh, Niraj K. Jha, Sudipta Bhawmik: A BIST Scheme for RTL Controller-Data Paths Based on Symbolic Testability Analysis. DAC 1998:554-559
3197 Yehea I. Ismail, Eby G. Friedman, José Luis Neves: Figures of Merit to Characterize the Importance of On-Chip Inductance. DAC 1998:560-565
3196 Yehia Massoud, Steve S. Majors, Tareq Bustami, Jacob White: Layout Techniques for Minimizing On-Chip Interconnect Self Inductance. DAC 1998:566-571
3195 N. S. Nagaraj, Frank Cano, Haldun Haznedar, Duane Young: A Practical Approach to Static Signal Electromigration Analysis. DAC 1998:572-577
3194 Carlos Dangelo: Design Productivity: How To Measure It, How To Improve It (Panel). DAC 1998:578-579
3193 Yuji Kukimoto, Robert K. Brayton: Hierarchical Functional Timing Analysis. DAC 1998:580-585
3192 Tod Amon, Gaetano Borriello, Jiwen Liu: Making Complex Timing Relationships Readable: Presburger Formula Simplicication Using Don't Cares. DAC 1998:586-590
3191 Mahadevamurty Nemani, Farid N. Najm: Delay Estimation VLSI Circuits from a High-Level View. DAC 1998:591-594
3190 Florentin Dartu, Lawrence T. Pileggi: TETA: Transistor-Level Engine for Timing Analysis. DAC 1998:595-598
3189 C. Han Yang, David L. Dill: Validation with Guided Search of the State Space. DAC 1998:599-604
3188 Aiguo Xie, Peter A. Beerel: Efficient State Classification of Finite State Markov Chains. DAC 1998:605-610
3187 Gagan Hasteer, Anmol Mathur, Prithviraj Banerjee: An Implicit Algorithm for Finding Steady States and its Application to FSM Verification. DAC 1998:611-614
3186 Adnan Aziz, James H. Kukula, Thomas R. Shiple: Hybrid Verification Using Saturated Simulation. DAC 1998:615-618
3185 Dechang Sun, Bapiraju Vinnakota, Wanli Jiang: Fast State Verification. DAC 1998:619-624
3184 Aiman H. El-Maleh, Mark Kassab, Janusz Rajski: A Fast Sequential Learning Technique for Real Circuits with Application to Enhancing ATPG Performance. DAC 1998:625-631
3183 Shi-Yu Huang, Kwang-Ting Cheng, Kuang-Chien Chen, Juin-Yeu Joseph Lu: Fault-Simulation Based Design Error Diagnosis for Sequential Circuits. DAC 1998:632-637
3182 Scott A. Taylor, Michael Quinn, Darren Brown, Nathan Dohm, Scot Hildebrandt, James Huggins, Carl Ramey: Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor - The DEC Alpha 21264 Microprocessor. DAC 1998:638-643
3181 Yossi Malka, Avi Ziv: Design Reliability - Estimation through Statistical Analysis of Bug Discovery Data. DAC 1998:644-649
3180 Adrian Evans, Allan Silburt, Gary Vrckovnik, Thane Brown, Mario Dufresne, Geoffrey Hall, Tung Ho, Ying Liu: Functional Verification of Large ASICs. DAC 1998:650-655
3179 Erach Desai: The EDA Start-up Experience: The First Product (Panel). DAC 1998:656-657
3178 Kunle Olukotun, Mark Heinrich, David Ofelt: Digital System Simulation: Methodologies and Examples. DAC 1998:658-663
3177 Yufeng Luo, Tjahjadi Wongsonegoro, Adnan Aziz: Hybrid Techniques for Fast Functional Simulation. DAC 1998:664-667
3176 Jerry Bauer, Michael Bershteyn, Ian Kaplan, Paul Vyedin: A Reconfigurable Logic Machine for Fast Event-Driven Simulation. DAC 1998:668-671
3175 Victor Kim, Prithviraj Banerjee: Parallel Algorithms for Power Estimation. DAC 1998:672-677
3174 Zhanping Chen, Kaushik Roy: A Power Macromodeling Technique Based on Power Sensitivity. DAC 1998:678-683
3173 Qinru Qiu, Qing Wu, Massoud Pedram: Maximum Power Estimation Using the Limiting Distributions of Extreme Order Statistics. DAC 1998:684-689
3172 Byunggyu Kwak, Eun Sei Park: An Optimization-Based Error Calculation for Statistical Power Estimation of CMOS Logic Circuits. DAC 1998:690-693
3171 Rajeev Murgai, Masahiro Fujita, Arlindo L. Oliveira: Using Complementation and Resequencing to Minimize Transitions. DAC 1998:694-697
3170 Jason Helge Anderson, Stephen Dean Brown: Technology Mapping for Large Complex PLDs. DAC 1998:698-703
3169 Jason Cong, Songjie Xu: Delay-Optimal Technology Mapping for FPGAs with Heterogeneous LUTs. DAC 1998:704-707
3168 Madhukar R. Korupolu, K. K. Lee, D. F. Wong: Exact Tree-based FPGA Technology Mapping for Logic Blocks with Independent LUTs. DAC 1998:708-711
3167 Jie-Hong Roland Jiang, Jing-Yang Jou, Juinn-Dar Huang: Compatible Class Encoding in Hyper-Function Decomposition for FPGA Synthesis. DAC 1998:712-717
3166 Balakrishna Kumthekar, Luca Benini, Enrico Macii, Fabio Somenzi: In-Place Power Optimization for LUT-Based FPGAs. DAC 1998:718-721
3165 Jan-Min Hwang, Feng-Yi Chiang, TingTing Hwang: A Re-engineering Approach to Low Power FPGA Design Using SPFD. DAC 1998:722-725
3164 Michael K. Gowan, Larry L. Biro, Daniel B. Jackson: Power Considerations in the Design of the Alpha 21264 Microprocessor. DAC 1998:726-731
3163 Vivek Tiwari, Deo Singh, Suresh Rajgopal, Gaurav Mehta, Rakesh Patel, Franklin Baez: Reducing Power in High-Performance Microprocessors. DAC 1998:732-737
3162 Abhijit Dharchoudhury, Rajendran Panda, David Blaauw, Ravi Vaidyanathan, Bogdan Tutuianu, David Bearden: Design and Analysis of Power Distribution Networks in PowerPC Microprocessors. DAC 1998:738-743
3161 Gregory Steele, David Overhauser, Steffen Rochel, Syed Zakir Hussain: Full-Chip Verification Methods for DSM Power Distribution Systems. DAC 1998:744-749
3160 Prab Varma: System Chip Test Challenges, Are There Solutions Today? (Panel). DAC 1998:750-751
3159 Yervant Zorian: System-Chip Test Strategies (Tutorial). DAC 1998:752-757
3158 José C. Monteiro, Arlindo L. Oliveira: Finite State Machine Decomposition For Low Power. DAC 1998:758-763
3157 Luca Benini, Giovanni De Micheli, Antonio Lioy, Enrico Macii, Giuseppe Odasso, Massimo Poncino: Computational Kernels and their Application to Sequential Power Optimization. DAC 1998:764-769
3156 Andrew Seawright, Wolfgang Meyer: Partitioning and Optimizing Controllers Synthesized from Hierarchical High-Level Descriptions. DAC 1998:770-775
3155 Andrew B. Kahng, John Lach, William H. Mangione-Smith, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang, Gregory Wolfe: Watermarking Techniques for Intellectual Property Protection. DAC 1998:776-781
3154 Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Miodrag Potkonjak, Paul Tucker, Huijuan Wang, Gregory Wolfe: Robust IP Watermarking Methodologies for Physical Design. DAC 1998:782-787
3153 Scott Hauck, Stephen Knol: Data Security for Web-based CAD. DAC 1998:788-793
3152 Ulrich Holtmann, Peter Blinzer: Design of a SPDIF Receiver Using Protocol Compiler. DAC 1998:794-799
3151 Jin-Hyuk Yang, Byoung-Woon Kim, Sang-Jun Nam, Jang-Ho Cho, Sung-Won Seo, Chang-Ho Ryu, Young-Su Kwon, Dae-Hyun Lee, Jong-Yeol Lee, Jong-Sun Kim, Hyun-Dhong Yoon, Jae-Yeol Kim, Kun-Moo Lee, Chan-Soo Hwang, In-Hyung Kim, Jun Sung Kim, Kwang-Il Park, Kyu Ho Park, Yong Hoon Lee, Seung Ho Hwang, In-Cheol Park, Chong-Min Kyung: MetaCore: An Application Specific DSP Development System. DAC 1998:800-803
3150 Tullio Cuatto, Claudio Passerone, Luciano Lavagno, Attila Jurecska, Antonino Damiano, Claudio Sansoè, Alberto L. Sangiovanni-Vincentelli: A Case Study in Embedded System Design: An Engine Control Unit. DAC 1998:804-807
3149 Thomas W. Albrecht, Johann Notbauer, Stefan Rohringer: HW/SW CoVerification Performance Estimation and Benchmark for a 24 Embedded RISC Core Design. DAC 1998:808-811
3148 Daniel Gajski, Frank Vahid, Sanjiv Narayan, Jie Gong: System-level exploration with SpecSyn. DAC 1998:812-817
3147 Ellen J. Yoffa, Giovanni De Micheli, Jan M. Rabaey: Proceedings of the 34st Conference on Design Automation, Anaheim, California, USA, Anaheim Convention Center, June 9-13, 1997. DAC 1997
3146 Naresh Maheshwari, Sachin S. Sapatnekar: An Improved Algorithm for Minimum-Area Retiming. DAC 1997:2-7
3145 Ellen Sentovich, Horia Toma, Gérard Berry: Efficient Latch Optimization Using Exclusive Sets. DAC 1997:8-11
3144 Diana Marculescu, Radu Marculescu, Massoud Pedram: Sequence Compaction for Probabilistic Analysis of Finite-State Machines. DAC 1997:12-15
3143 Alexei L. Semenov, Alexandre Yakovlev, Enric Pastor, Marco A. Peña, Jordi Cortadella: Synthesis of Speed-Independent Circuits from STG-Unfolding Segment. DAC 1997:16-21
3142 Luca Benini, Enrico Macii, Massimo Poncino: Telescopic Units: Increasing the Average Throughput of Pipelined Designs by Adaptive Latency Control. DAC 1997:22-27
3141 Ibrahim M. Elfadel, David D. Ling: Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks. DAC 1997:28-33
3140 Kevin J. Kerns, Andrew T. Yang: Preservation of Passivity During RLC Network Reduction via Split Congruence Transformations. DAC 1997:34-39
3139 Keith Nabors, Tze-Ting Fang, Hung-Wen Chang, Kenneth S. Kundert: Lumped Interconnect Models Via Gaussian Quadrature. DAC 1997:40-45
3138 Florentin Dartu, Lawrence T. Pileggi: Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling. DAC 1997:46-51
3137 Felice Balarin, Alberto L. Sangiovanni-Vincentelli: Schedule Validation for Embedded Reactive Real-Time Systems. DAC 1997:52-57
3136 Yosef Gavriel Tirat-Gefen, Diógenes Cecilio da Silva Jr., Alice C. Parker: Incorporating Imprecise Computation into System-Level Design of Application-Specific Heterogeneous Multiprocessors. DAC 1997:58-63
3135 Marleen Adé, Rudy Lauwereins, J. A. Peperstraete: Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets. DAC 1997:64-69
3134 Stan Y. Liao, Steven W. K. Tjiang, Rajesh K. Gupta: An Efficient Implementation of Reactivity for Modeling Hardware in the Scenic Design Environment. DAC 1997:70-75
3133 Jerry Frenkil: Tools and Methodologies for Low Power Design. DAC 1997:76-81
3132 Joon-Seo Yim, Yoon-Ho Hwang, Chang-Jae Park, Hoon Choi, Woo-Seung Yang, Hun-Seung Oh, In-Cheol Park, Chong-Min Kyung: A C-Based RTL Design Verification Methodology for Complex Microprocessor. DAC 1997:83-88
3131 Jörg A. Walter, Jens Leenstra, Gerhard Döttling, Bernd Leppla, Hans-Jürgen Münster, Kevin W. Kark, Bruce Wile: Hierarchical Random Simulation Approach for the Verification of S/390 CMOS Multiprocessors. DAC 1997:89-94
3130 Rajesh Raina, Robert Bailey, Charles Njinda, Robert F. Molyneaux, Charlie Beh: Efficient Testing of Clock Regenerator Circuits in Scan Designs. DAC 1997:95-100
3129 Wen-Jong Fang, Allen C.-H. Wu, Ti-Yen Yen: A Real-Time RTL Engineering-Change Method Supporting On-Line Debugging for Logic-Emulation Applications. DAC 1997:101-106
3128 Yibin Ye, Kaushik Roy: A Graph-Based Synthesis Algorithm for AND/XOR Networks. DAC 1997:107-112
3127 Tai-Hung Liu, Khurram Sajid, Adnan Aziz, Vigyan Singhal: Optimizing Designs Containing Black Boxes. DAC 1997:113-116
3126 Stan Y. Liao, Srinivas Devadas: Solving Covering Problems Using LPR-Based Lower Bounds. DAC 1997:117-120
3125 Olivier Coudert: Exact Coloring of Real-Life Graphs is Easy. DAC 1997:121-126
3124 E. Aykut Dengi, Ronald A. Rohrer: Hierarchical 2-D Field Solution for Capacitance Extraction for VLSI Interconnect Modeling. DAC 1997:127-132
3123 Michael W. Beattie, Lawrence T. Pileggi: Bounds for BEM Capacitance Extraction. DAC 1997:133-136
3122 Zhijiang He, Mustafa Celik, Lawrence T. Pileggi: SPIE: Sparse Partial Inductance Extraction. DAC 1997:137-140
3121 Sharad Kapur, Jinsong Zhao: A Fast Method of Moments Solver for Efficient Parameter Extraction of MCMs. DAC 1997:141-146
3120 Sharad Malik, Margaret Martonosi, Yau-Tsun Steven Li: Static Timing Analysis of Embedded Software. DAC 1997:147-152
3119 Yanbing Li, Wayne Wolf: A Task-Level Hierarchical Memory Model for System Synthesis of Multiprocessors. DAC 1997:153-156
3118 Rajeshkumar S. Sambandam, Xiaobo Hu: Predicting Timing Behavior in Architectural Design Exploration of Real-Time Embedded Systems. DAC 1997:157-160
3117 Kyle L. Nelson, Alok Jain, Randal E. Bryant: Formal Verification of a Superscalar Execution Unit. DAC 1997:161-166
3116 Manish Pandey, Richard Raimi, Randal E. Bryant, Magdy S. Abadir: Formal Verification of Content Addressable Memories Using Symbolic Trajectory Evaluation. DAC 1997:167-172
3115 Jae-Young Jang, Shaz Qadeer, Matt Kaufmann, Carl Pixley: Formal Verification of FIRE: A Case Study. DAC 1997:173-177
3114 James A. Rowson, Alberto L. Sangiovanni-Vincentelli: Interface-Based Design. DAC 1997:178-183
3113 Robert H. Klenke, Moshe Meyassed, James H. Aylor, Barry W. Johnson, Ramesh Rao, Anup Ghosh: An Integrated Design Environment for Performance and Dependability Analysis. DAC 1997:184-189
3112 Ole Bentz, Jan M. Rabaey, David Lidsky: A Dynamic Design Estimation and Exploration Environment. DAC 1997:190-195
3111 Srilatha Manne, Dirk Grunwald, Fabio Somenzi: Remembrance of Things Past: Locality and Memory in BDDs. DAC 1997:196-201
3110 Christoph Meinel, Fabio Somenzi, Thorsten Theobald: Linear Sifting of Decision Diagrams. DAC 1997:202-207
3109 Youpyo Hong, Peter A. Beerel, Jerry R. Burch, Kenneth L. McMillan: Safe BDD Minimization Using Don't Cares. DAC 1997:208-213
3108 John Lillis, Chung-Kuan Cheng: Timing Optimization for Multi-Source Nets: Characterization and Optimal Repeater Insertion. DAC 1997:214-219
3107 Yuji Kukimoto, Robert K. Brayton: Exact Required Time Analysis via False Path Detection. DAC 1997:220-225
3106 Tod Amon, Gaetano Borriello, Taokuan Hu, Jiwen Liu: Symbolic Timing Verification of Timing Diagrams using Presburger Formulas. DAC 1997:226-231
3105 Peter Marwedel: Code Generation for Core Processors. DAC 1997:232-237
3104 Ajay J. Daga, Peter Suaris: Interface Timing Verification Drives System Design. DAC 1997:240-245
3103 Barry Shackleford, Mitsuhiro Yasuda, Etsuko Okushi, Hisao Koizumi, Hiroyuki Tomiyama, Hiroto Yasuura: Memory-CPU Size Optimization for Embedded System Designs. DAC 1997:246-251
3102 Miodrag Potkonjak, Kyosun Kim, Ramesh Karri: Methodology for Behavioral Synthesis-Based Algorithm-Level Design Space Exploration: DCT Case Study. DAC 1997:252-257
3101 Robert P. Kurshan: Formal Verification in a Commercial Setting. DAC 1997:258-262
3100 Andreas Kuehlmann, Florian Krohm: Equivalence Checking Using Cuts and Heaps. DAC 1997:263-268
3099 Jaijeet S. Roychowdhury: Efficient Methods for Simulating Highly Nonlinear Multi-Rate Circuits. DAC 1997:269-274
3098 Michael W. Tian, C.-J. Richard Shi: Rapid Frequency-Domain Analog Fault Simulation Under Parameter Tolerances. DAC 1997:275-280
3097 Salvador Mir, Adoración Rueda, Thomas Olbrich, Eduardo J. Peralías, José Luis Huertas: SWITTEST: Automatic Switch-Level Fault Simulation and Test Evaluation of Switched-Capacitor Systems. DAC 1997:281-286
3096 Ashok Sudarsanam, Stan Y. Liao, Srinivas Devadas: Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. DAC 1997:287-292
3095 Markus Willems, Volker Bürsgens, Holger Keding, Thorsten Grötker, Heinrich Meyr: System Level Fixed-Point Design Based on an Interpolative Approach. DAC 1997:293-298
3094 George Hadjiyiannis, Silvina Hanono, Srinivas Devadas: ISDL: An Instruction Set Description Language for Retargetability. DAC 1997:299-302
3093 Mark R. Hartoog, James A. Rowson, Prakash D. Reddy, Soumya Desai, Douglas D. Dunlop, Edwin A. Harcourt, Neeti Khullar: Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign. DAC 1997:303-306
3092 Hugo De Man: Education for the Deep Submicron Age: Business as Usual? DAC 1997:307-312
3091 Robert W. Brodersen: InfoPad - An Experiment in System Level Design and Integration. DAC 1997:313-314
3090 Asim Smailagic, Daniel P. Siewiorek, Richard Martin, John Stivoric: Very Rapid Prototyping of Wearable Computers: A Case Study of Custom versus Off-the-Shelf Design Methodologies. DAC 1997:315-320
3089 Hans T. Heineken, Jitendra Khare, Wojciech Maly, Pranab K. Nag, Charles H. Ouyang, Witold A. Pleskacz: CAD at the Design-Manufacturing Interface. DAC 1997:321-326
3088 Mohankumar Guruswamy, Robert L. Maziasz, Daniel Dulitz, Srilata Raman, Venkat Chiluvuri, Andrea Fernandez, Larry G. Jones: CELLERITY: A Fully Automatic Layout Synthesis System for Standard Cell Libraries. DAC 1997:327-332
3087 Donald G. Baltus, Thomas Varga, Robert C. Armstrong, John Duh, T. G. Matheson: Developing a Concurrent Methodology for Standard-Cell Library Generation. DAC 1997:333-336
3086 John F. Croix, D. F. Wong: A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis. DAC 1997:337-340
3085 Jian Li, Rajesh K. Gupta: Limited Exception Modeling and Its Use in Presynthesis Optimizations. DAC 1997:341-346
3084 Inki Hong, Darko Kirovski, Miodrag Potkonjak: Potential-Driven Statistical Ordering of Transformations. DAC 1997:347-352
3083 Kyosun Kim, Ramesh Karri, Miodrag Potkonjak: Synthesis of Application Specific Programmable Processors. DAC 1997:353-358
3082 Jeffrey Walrath, Ranga Vemuri: Symbolic Evaluation of Performance Models for Tradeoff Visualization. DAC 1997:359-364
3081 Subodh Gupta, Farid N. Najm: Power Macromodeling for High Level Power Estimation. DAC 1997:365-370
3080 Chih-Shun Ding, Qing Wu, Cheng-Ta Hsieh, Massoud Pedram: Statistical Estimation of the Cumulative Distribution Function for Power Dissipation in VLSI Cirucits. DAC 1997:371-376
3079 Li-Pen Yuan, Chin-Chi Teng, Sung-Mo Kang: Statistical Estimation of Average Power Dissipation in Sequential Circuits. DAC 1997:377-382
3078 Angela Krstic, Kwang-Ting Cheng: Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits. DAC 1997:383-388
3077 Claudio Passerone, Luciano Lavagno, Massimiliano Chiodo, Alberto L. Sangiovanni-Vincentelli: Fast Hardware/Software Co-Simulation for Virtual Prototyping and Trade-Off Analysis. DAC 1997:389-394
3076 Ken Hines, Gaetano Borriello: Dynamic Communication Models in Embedded System Co-Simulation. DAC 1997:395-400
3075 Pankaj Pant, Vivek De, Abhijit Chatterjee: Device-Circuit Optimization for Minimal Energy and Power Consumption in CMOS Random Logic Networks. DAC 1997:403-408
3074 James Kao, Anantha Chandrakasan, Dimitri Antoniadis: Transistor Sizing Issues and Tool For Multi-Threshold CMOS Technology. DAC 1997:409-414
3073 Thucydides Xanthopoulos, Yoshifumi Yaoi, Anantha Chandrakasan: Architectural Exploration Using Verilog-Based Power Estimation: A Case Study of the IDCT. DAC 1997:415-420
3072 Chi-Ying Tsui, Kai-Keung Chan, Qing Wu, Chih-Shun Ding, Massoud Pedram: A Power Estimation Framework for Designing Low Power Portable Video Applications. DAC 1997:421-424
3071 Qi Wang, Sarma B. K. Vrudhula, Shantanu Ganguly: An Investigation of Power Delay Trade-Offs on PowerPC Circuits. DAC 1997:425-428
3070 Anand Raghunathan, Sujit Dey, Niraj K. Jha, Kazutoshi Wakabayashi: Power Management Techniques for Control-Flow Intensive Designs. DAC 1997:429-434
3069 Catherine H. Gebotys: Low Energy Memory and Register Allocation Using Network Flow. DAC 1997:435-440
3068 Daehong Kim, Kiyoung Choi: Power-conscious High Level Synthesis Using Loop Folding. DAC 1997:441-445
3067 Martin Lefebvre, David Marple, Carl Sechen: The Future of Custom Cell Generation in Physical Synthesis. DAC 1997:446-451
3066 Avaneendra Gupta, John P. Hayes: CLIP: An Optimizing Layout Generator for Two-Dimensional CMOS Cells. DAC 1997:452-455
3065 Jaewon Kim, Sung-Mo Kang: An Efficient Transistor Folding Algorithm for Row-Based CMOS Layout Design. DAC 1997:456-459
3064 John Lakos: Technology Retargeting for IC Layout. DAC 1997:460-465
3063 Douglas Chang, Mike Tien-Chien Lee, Malgorzata Marek-Sadowska, Takashi Aikyo, Kwang-Ting Cheng: A Test Synthesis Approach to Reducing BALLAST DFT Overhead. DAC 1997:466-471
3062 Kun-Han Tsai, Sybille Hellebrand, Janusz Rajski, Malgorzata Marek-Sadowska: STARBIST: Scan Autocorrelated Random Pattern Generation. DAC 1997:472-477
3061 Huan-Chih Tsai, Kwang-Ting Cheng, Chih-Jen Lin, Sudipta Bhawmik: A Hybrid Algorithm for Test Point Selection for Scan-Based BIST. DAC 1997:478-483
3060 Wolfgang Meyer, Andrew Seawright, Fumiya Tada: Design and Synthesis of Array Structured Telecommunication Processing Applications. DAC 1997:486-491
3059 C. Hein, J. Pridgen, W. Kline: RASSP Virtual Prototyping of DSP Systems. DAC 1997:492-497
3058 Claus Schneider: A Parallel/Serial Trade-Off Methodology for Look-Up Table Based Decoders. DAC 1997:498-503
3057 Enrico Macii, Massoud Pedram, Fabio Somenzi: High-Level Power Modeling, Estimation, and Optimization. DAC 1997:504-511
3056 Ming-Ter Kuo, Chung-Kuan Cheng: A Network Flow Approach for Hierarchical Tree Partitioning. DAC 1997:512-517
3055 Wen-Jong Fang, Allen C.-H. Wu: Multi-Way FPGA Partitioning by Fully Exploiting Design Hierarchy. DAC 1997:518-521
3054 Helena Krupnova, Ali Abbara, Gabriele Saucier: A Hierarchy-Driven FPGA Partitioning Method. DAC 1997:522-525
3053 George Karypis, Rajat Aggarwal, Vipin Kumar, Shashi Shekhar: Multilevel Hypergraph Partitioning: Application in VLSI Domain. DAC 1997:526-529
3052 Charles J. Alpert, Jen-Hsin Huang, Andrew B. Kahng: Multilevel Circuit Partitioning. DAC 1997:530-533
3051 Indradeep Ghosh, Anand Raghunathan, Niraj K. Jha: Hierarchical Test Generation and Design for Testability of ASPPs and ASIPs. DAC 1997:534-539
3050 Laurence Goodby, Alex Orailoglu: Frequency-Domain Compatibility in Digital Filter BIST. DAC 1997:540-545
3049 Mehrdad Nourani, Joan Carletta, Christos A. Papachristou: A Scheme for Integrated Controller-Datapath Fault Testing. DAC 1997:546-551
3048 Hemang Lavana, Amit Khetawat, Franc Brglez, Krzysztof Kozminski: Executable Workflows: A Paradigm for Collaborative Design on the Internet. DAC 1997:553-558
3047 Donald R. Cottrell: Electronic Component Information Exchange (ECIX). DAC 1997:559-563
3046 Bernd Schürmann, Joachim Altmeyer: Modeling Design Tasks and Tools: The Link Between Product and Flow Model. DAC 1997:564-569
3045 Radu Marculescu, Diana Marculescu, Massoud Pedram: Hierarchical Sequence Compaction for Power Estimation. DAC 1997:570-575
3044 Cheng-Ta Hsieh, Massoud Pedram, Gaurav Mehta, Fred Rastgar: Profile-Driven Program Synthesis for Evaluation of System Power Dissipation. DAC 1997:576-581
3043 Sumant Ramprasad, Naresh R. Shanbhag, Ibrahim N. Hajj: Analytical Estimation of Transition Activity From Word-Level Signal Statistics. DAC 1997:582-587
3042 Charles J. Alpert, Anirudh Devgan: Wire Segmenting for Improved Buffer Insertion. DAC 1997:588-593
3041 Andrew B. Kahng, Chung-Wen Albert Tsao: More Practical Bounded-Skew Clock Routing. DAC 1997:594-599
3040 Chin-Chih Chang, Jason Cong: An Efficient Approach to Multi-Layer Layer Assignment with Application to Via Minimization. DAC 1997:600-603
3039 Chung-Ping Chen, D. F. Wong: Optimal Wire-Sizing Function with Fringing Capacitance Consideration. DAC 1997:604-607
3038 Irith Pomeranz, Sudhakar M. Reddy: Fault Simulation under the Multiple Observation Time Approach using Backward Implications. DAC 1997:608-613
3037 Seongmoon Wang, Sandeep K. Gupta: ATPG for Heat Dissipation Minimization During Scan Testing. DAC 1997:614-619
3036 Oriol Roig, Jordi Cortadella, Marco A. Peña, Enric Pastor: Automatic Generation of Synchronous Test Patterns for Asynchronous Circuits. DAC 1997:620-625
3035 Jason Cong, Lei He, Andrew B. Kahng, David Noice, Nagesh Shirali, Steve H.-C. Yen: Analysis and Justification of a Simple, Practical 2 1/2-D Capacitance Extraction Methodology. DAC 1997:627-632
3034 Cristiano Forzan, Bruno Franzini, Carlo Guardiani: Accurate and Efficient Macromodel of Submicron Digital Standard Cells. DAC 1997:633-637
3033 Howard H. Chen, David D. Ling: Power Supply Noise Analysis Methodology for Deep-Submicron VLSI Chip Design. DAC 1997:638-643
3032 Jason Cong, Chang Wu: FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits. DAC 1997:644-649
3031 Rajendran Panda, Farid N. Najm: Technology-Dependent Transformations for Low-Power Synthesis. DAC 1997:650-655
3030 Chau-Shen Chen, TingTing Hwang, C. L. Liu: Low Power FPGA Design - A Re-engineering Approach. DAC 1997:656-661
3029 Yi-Min Jiang, Angela Krstic, Kwang-Ting Cheng, Malgorzata Marek-Sadowska: Post-Layout Logic Restructuring for Performance Optimization. DAC 1997:662-665
3028 Masako Murofushi, Takashi Ishioka, Masami Murakata, Takashi Mitsuhashi: Layout Driven Re-synthesis for Low Power Consumption LSIs. DAC 1997:666-669
3027 William C. Tang: Overview of Microelectromechanical Systems and Design Processes. DAC 1997:670-673
3026 Jean-Michel Karam, Bernard Courtois, Hicham Boutamine, P. Drake, András Poppe, Vladimir Székely, Márta Rencz, Klaus Hofmann, Manfred Glesner: CAD and Foundries for Microsystems. DAC 1997:674-679
3025 Tamal Mukherjee, Gary K. Fedder: Structured Design of Microelectromechanical Systems. DAC 1997:680-685
3024 Narayan R. Aluru, James White: Algorithms for Coupled Domain MEMS Simulation. DAC 1997:686-690
3023 Jörg Henkel, Rolf Ernst: A Hardware/Software Partitioner Using a Dynamically Determined Granularity. DAC 1997:691-696
3022 Darko Kirovski, Miodrag Potkonjak: System-Level Synthesis of Low-Power Hard Real-Time Systems. DAC 1997:697-702
3021 Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. Jha: COSYN: Hardware-Software Co-Synthesis of Embedded Systems. DAC 1997:703-708
3020 Samir Agrawal, Rajesh K. Gupta: Data-Flow Assisted Behavioral Partitioning for Embedded Systems. DAC 1997:709-712
3019 Smita Bakshi, Daniel Gajski: Hardware/Software Partitioning and Pipelining. DAC 1997:713-716
3018 Wayne Wei-Ming Dai: Chip Parasitic Extraction and Signal Integrity Verification (Extended Abstract). DAC 1997:717-719
3017 William J. Grundmann, Dan Dobberpuhl, Randy L. Allmon, Nicholas L. Rethman: Designing High Performance CMOS Microprocessors Using Full Custom Techniques. DAC 1997:722-727
3016 Gianpiero Cabodi, Paolo Camurati, Luciano Lavagno, Stefano Quer: Disjunctive Partitioning and Partial Iterative Squaring: An Effective Approach for Symbolic Traversal of Large Circuits. DAC 1997:728-733
3015 Gagan Hasteer, Anmol Mathur, Prithviraj Banerjee: An Efficient Assertion Checker for Combinational Properties. DAC 1997:734-739
3014 Aarti Gupta, Sharad Malik, Pranav Ashar: Toward Formalizing a Validation Methodology Using Simulation Coverage. DAC 1997:740-745
3013 Jens Vygen: Algorithms for Large-Scale Flat Placement. DAC 1997:746-751
3012 Charles J. Alpert, Tony F. Chan, Dennis J.-H. Huang, Igor L. Markov, Kenneth Yan: Quadratic Placement Revisited. DAC 1997:752-757
3011 Majid Sarrafzadeh, David A. Knol, Gustavo E. Téllez: Unification of Budgeting and Placement. DAC 1997:758-761
3010 Jin Xu, Pei-Ning Guo, Chung-Kuan Cheng: Cluster Refinement for Block Placement. DAC 1997:762-765
3009 Steven P. Levitan, Philippe J. Marchand, Timothy P. Kurzweg, M. A. Rempel, Donald M. Chiarulli, C. Fan, F. B. McCormick: Computer-Aided Design of Free-Space Opto-Electronic Systems. DAC 1997:768-773
3008 Matthias Bauer, Wolfgang Ecker: Hardware/Software Co-Simulation in a VHDL-Based Test Bench Approach. DAC 1997:774-779
3007 Clifford Liem, Marco Cornero, Miguel Santana, Pierre G. Paulin, Ahmed Amine Jerraya, Jean-Marc Gentit, Jean Lopez, Xavier Figari, Laurent Bergher: Am Embedded System Case Study: The Firm Ware Development Environment for a Multimedia Audio Processor. DAC 1997:780-785
3006 Thomas Pennino, Ellen J. Yoffa: Proceedings of the 33st Conference on Design Automation, Las Vegas, Nevada, USA, Las Vegas Convention Center, June 3-7, 1996. DAC 1996
3005 Mattan Kamon, Steve S. Majors: Package and Interconnect Modeling of the HFA3624, a 2.4GHz RF to IF Converter. DAC 1996:2-7
3004 Janardhan H. Satyanarayana, Keshab K. Parhi: HEAT: Hierarchical Energy Analysis Tool. DAC 1996:9-14
3003 Andrew Wolfe: Opportunities and Obstacles in Low-Power System-Level CAD. DAC 1996:15-20
3002 Sasan Iman, Massoud Pedram: POSE: Power Optimization and Synthesis Environment. DAC 1996:21-26
3001 David Lidsky, Jan M. Rabaey: Early Power Exploration - A World Wide Web Application. DAC 1996:27-32
3000 Raul Camposano: Behavioral Synthesis. DAC 1996:33-34
2999 Ehat Ercanli, Christos A. Papachristou: A Register File and Scheduling Model for Application Specific Processor Synthesis. DAC 1996:35-40
2998 Mahesh Mehendale, G. Venkatesh, Sunil D. Sherlekar: Optimized Code Generation of Multiplication-free Linear Transforms. DAC 1996:41-46
2997 Chuck Monahan, Forrest Brewer: Concurrent Analysis Techniques for Data Path Timing Optimization. DAC 1996:47-50
2996 Jian Li, Rajesh K. Gupta: HDL Optimization Using Timed Decision Tables. DAC 1996:51-54
2995 Eric Verlind, Gjalt G. de Jong, Bill Lin: Efficient Partial Enumeration for Timing Analysis of Asynchronous Systems. DAC 1996:55-58
2994 Alexei L. Semenov, Alexandre Yakovlev: Verification of asynchronous circuits using Time Petri Net unfolding. DAC 1996:59-62
2993 Jordi Cortadella, Michael Kishinevsky, Alex Kondratyev, Luciano Lavagno, Alexandre Yakovlev: Methodology and Tools for State Encoding in Asynchronous Circuit Synthesis. DAC 1996:63-66
2992 Prabhakar Kudva, Ganesh Gopalakrishnan, Hans M. Jacobson: A Technique for Synthesizing Distributed Burst-mode Circuits. DAC 1996:67-70
2991 Michael Theobald, Steven M. Nowick, Tao Wu: Espresso-HF: A Heuristic Hazard-Free Minimizer for Two-Level Logic. DAC 1996:71-76
2990 Prabhakar Kudva, Ganesh Gopalakrishnan, Hans M. Jacobson, Steven M. Nowick: Synthesis for Hazard-free Customized CMOS Complex-Gate Networks Under Multiple-Input Changes. DAC 1996:77-82
2989 Frank M. Johannes: Partitioning of VLSI Circuits and Systems. DAC 1996:83-87
2988 Jianmin Li, John Lillis, Lung-Tien Liu, Chung-Kuan Cheng: New Spectral Linear Placement and Clustering Approach. DAC 1996:88-93
2987 Michael D. Hutton, Jerry P. Grossman, Jonathan Rose, Derek G. Corneil: Characterization and Parameterized Random Generation of Digital Circuits. DAC 1996:94-99
2986 Shantanu Dutt, Wenyong Deng: A Probability-Based Approach to VLSI Circuit Partitioning. DAC 1996:100-105
2985 Alberto L. Sangiovanni-Vincentelli, Patrick C. McGeer, Alexander Saldanha: Verification of Electronic Systems. DAC 1996:106-111
2984 Anantha Chandrakasan, Isabel Yang, Carlin Vieri, Dimitri Antoniadis: Design Considerations and Tools for Low-voltage Digital System Design. DAC 1996:113-118
2983 Bernhard Wunder, Gunther Lehmann, Klaus D. Müller-Glaser: VAMP: A VHDL-Based Concept for Accurate Modeling and Post Layout Timing Simulation of Electronic Systems. DAC 1996:119-124
2982 Madhav P. Desai, Yao-Tsung Yen: A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation. DAC 1996:125-130
2981 Kenneth D. Wagner, Sujit Dey: High-Level Synthesis for Testability: A Survey and Perspective. DAC 1996:131-136
2980 Balakrishnan Iyer, Ramesh Karri: Introspection: A Low Overhead Binding Technique During Self-Diagnosing Microarchitecture Synthesis. DAC 1996:137-142
2979 Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer: Lower Bounds on Test Resources for Scheduled Data Flow Graphs. DAC 1996:143-148
2978 Antonio R. W. Todesco, Teresa H. Y. Meng: Symphony: A Simulation Backplane for Parallel Mixed-Mode Co-Simulation of VLSI Systems. DAC 1996:149-154
2977 Peter Dahlgren: Oscillation Control in Logic Simulation using Dynamic Dominance Grahps. DAC 1996:155-160
2976 Shi-Yu Huang, Kuang-Chien Chen, Kwang-Ting Cheng, Tien-Chien Lee: Compact Vector Generation for Accurate Power Simulation. DAC 1996:161-164
2975 Chi-Ying Tsui, Radu Marculescu, Diana Marculescu, Massoud Pedram: Improving the Efficiency of Power Simulators by Input Vector Compaction. DAC 1996:165-168
2974 Idalina Videira, Paulo Veríssimo, Helena Sarmento: Efficient Communication in a Design Environment. DAC 1996:169-174
2973 Peter R. Sutton, Stephen W. Director: A Description Language for Design Process Management. DAC 1996:175-180
2972 John W. Hagerman, Stephen W. Director: Improved Tool and Data Selection in Task Management. DAC 1996:181-184
2971 Eric W. Johnson, Luis A. Castillo, Jay B. Brockman: Application of a Markov Model to the Measurement, Simulation, and Diagnosis of an Iterative Design Process. DAC 1996:185-188
2970 Richard L. Rudell: Tutorial: Design of a Logic Synthesis System. DAC 1996:191-196
2969 Olivier Coudert: On Solving Covering Problems. DAC 1996:197-202
2968 Sungju Park: A New Complete Diagnosis Patterns for Wiring Interconnects. DAC 1996:203-208
2967 Chih-Ang Chen, Sandeep K. Gupta: A Satisfiability-Based Test Generator for Path Delay Faults in Combinational Circuts. DAC 1996:209-214
2966 Irith Pomeranz, Sudhakar M. Reddy: On Static Compaction of Test Sequences for Synchronous Sequential Circuits. DAC 1996:215-220
2965 Bulent Basaran, Rob A. Rutenbar: An O(n) Algorithm for Transistor Stacking with Performance Constraints. DAC 1996:221-226
2964 Paolo Miliozzi, Iasson Vassiliou, Edoardo Charbon, Enrico Malavasi, Alberto L. Sangiovanni-Vincentelli: Use of Sensitivities and Generalized Substrate Models in Mixed-Signal IC Design. DAC 1996:227-232
2963 Sanjay Sawant, Paul Giordano: RTL Emulation: The Next Leap in System Verification. DAC 1996:233-235
2962 Carsten Borchers, Lars Hedrich, Erich Barke: Equation-Based Behavioral Model Generation for Nonlinear Analog Circuits. DAC 1996:236-239
2961 Chien-Chung Tsai, Malgorzata Marek-Sadowska: Multilevel Logic Synthesis for Arithmetic Functions. DAC 1996:242-247
2960 Jeffery P. Hansen, Masatoshi Sekine: Synthesis by Spectral Translation Using Boolean Decision Diagrams. DAC 1996:248-253
2959 Shashidhar Thakur, D. F. Wong, Shankar Krishnamoorthy: Delay Minimal Decomposition of Multiplexers in Technology Mapping. DAC 1996:254-257
2958 Shi-Yu Huang, Kuang-Chien Chen, Kwang-Ting Cheng: Error Correction Based on Verification Techniques. DAC 1996:258-261
2957 Chau-Shen Chen, Kuang-Hui Lin, TingTing Hwang: Layout Driven Selecting and Chaining of Partial Scan. DAC 1996:262-267
2956 Chih-Chang Lin, Malgorzata Marek-Sadowska, Kwang-Ting Cheng, Mike Tien-Chien Lee: Test Point Insertion: Scan Paths through Combinational Logic. DAC 1996:268-273
2955 Huoy-Yu Liou, Ting-Ting Y. Lin, Chung-Kuan Cheng: Area Efficient Pipelined Pseudo-Exhaustive Testing with Retiming. DAC 1996:274-279
2954 Kevin J. Kerns, Andrew T. Yang: Stable and Efficient Reduction of Large, Multiport RC Networks by Pole Analysis via Congruence Transformations. DAC 1996:280-285
2953 Jaijeet S. Roychowdhury, Robert C. Melville: Homotopy Techniques for Obtaining a DC Solution of Large-Scale MOS Circuits. DAC 1996:286-291
2952 Ricardo Telichevesky, Kenneth S. Kundert, Jacob White: Efficient AC and Noise Analysis of Two-Tone RF Circuits. DAC 1996:292-297
2951 L. Richard Carley, Georges G. E. Gielen, Rob A. Rutenbar, Willy M. C. Sansen: Synthesis Tools for Mixed-Signal ICs: Progress on Frontend and Backend Strategies. DAC 1996:298-303
2950 Anoosh Hosseini, Dimitrios Mavroidis, Pavlos Konas: Code Generation and Analysis for the Functional Verification of Microprocessors. DAC 1996:305-310
2949 Val Popescu, Bill McNamara: Innovative Verification Strategy Reduces Design Cycle Time for High-End Sparc Processor. DAC 1996:311-314
2948 Gopi Ganapathy, Ram Narayan, Glenn Jorden, Denzil Fernandez, Ming Wang, Jim Nishimura: Hardware Emulation for Functional Verification of K5. DAC 1996:315-318
2947 James Monaco, David Holloway, Rajesh Raina: Functional Verification Methodology for the PowerPC 604 Microprocessor. DAC 1996:319-324
2946 Michael Kantrowitz, Lisa M. Noack: I'm Done Simulating: Now What? Verification Coverage Analysis and Correctness Checking of the DECchip 21164 Alpha Microprocessor. DAC 1996:325-330
2945 Anand Raghunathan, Sujit Dey, Niraj K. Jha: Glitch Analysis and Reduction in Register Transfer Level. DAC 1996:331-336
2944 Christos A. Papachristou, Mark Spining, Mehrdad Nourani: An Effective Power Management Scheme for RTL Design Based on Multiple Clocks. DAC 1996:337-342
2943 Mani B. Srivastava, Miodrag Potkonjak: Power Optimization in Programmable Processors and ASIC Implementations of Linear Systems: Transformation-based Approach. DAC 1996:343-348
2942 José Monteiro, Srinivas Devadas, Pranav Ashar, Ashutosh Mauskar: Scheduling Techniques to Enable Power Management. DAC 1996:349-352
2941 Aurobindo Dasgupta, Ramesh Karri: Electromigration Reliability Enhancement via Bus Activity Distribution. DAC 1996:353-356
2940 Byron Krauter, Yu Xia, E. Aykut Dengi, Lawrence T. Pileggi: A Sparse Image Method for BEM Capacitance Extraction. DAC 1996:357-362
2939 Narayan R. Aluru, V. B. Nadkarni, James White: A Parallel Precorrected FFT Based Capacitance Extraction Program for Signal Integrity Analysis. DAC 1996:363-366
2938 Johannes Tausch, Jacob K. White: Multipole Accelerated Capacitance Calculation for Structures with Multiple Dielectrics with high Permittivity Ratios. DAC 1996:367-370
2937 Weikai Sun, Wayne Wei-Ming Dai, Wei Hong II: Fast Parameters Extraction of General Three-Dimension Interconnects Using Geometry Independent Measured Equation of Invariance. DAC 1996:371-376
2936 Joel R. Philips, Eli Chiprout, David D. Ling: Efficient Full-Wave Electromagnetic Analysis via Model-Order Reduction of Fast Integral Transforms. DAC 1996:377-382
2935 Joe G. Xi, Wayne Wei-Ming Dai: Useful-Skew Clock Routing With Gate Sizing for Low Power Design. DAC 1996:383-388
2934 Madhav P. Desai, Radenko Cvijetic, James Jensen: Sizing of Clock Distribution Networks for High Performance CPU Chips. DAC 1996:389-394
2933 John Lillis, Chung-Kuan Cheng, Ting-Ting Y. Lin, Chin-Yen Ho: New Performance Driven Routing Techniques With Explicit Area/Delay Tradeoff and Simultaneous Wire Sizing. DAC 1996:395-400
2932 Jaewon Oh, Iksoo Pyo, Massoud Pedram: Constructing Lower and Upper Bounded Delay Routing Trees Using Linear Programming. DAC 1996:401-404
2931 Chung-Ping Chen, Yao-Wen Chang, D. F. Wong: Fast Performance-Driven Optimization for Buffered Clock Trees Based on Lagrangian Relaxation. DAC 1996:405-408
2930 Robert C. Hutchins, Shankar Hemmady: How to Write Awk and Perl Scripts to Enable Your EDA Tools to Work Together. DAC 1996:409-414
2929 K. D. Jones, J. P. Privitera: The Automatic Generation of Functional Test Vectors for Rambus Designs. DAC 1996:415-420
2928 Françoise Casaubieilh, Anthony McIsaac, Mike Benjamin, Mike Bartley, François Pogodalla, Frédéric Rocheteau, Mohamed Belhadj, Jeremy Eggleton, Gérard Mas, Geoff Barrett, Christian Berthet: Functional Verification Methodology of Chameleon Processor. DAC 1996:421-426
2927 Stephen Dean Brown, Naraig Manjikian, Zvonko G. Vranesic, S. Caranci, A. Grbic, R. Grindley, M. Gusat, K. Loveless, Zeljko Zilic, Sinisa Srbljic: Experience in Designing a Large-scale Multiprocessor using Field-Programmable Devices and Advanced CAD Tools. DAC 1996:427-432
2926 Alessandro Bogliolo, Luca Benini, Bruno Riccò: Power Estimation of Cell-Based CMOS Circuits. DAC 1996:433-438
2925 David Ihsin Cheng, Kwang-Ting Cheng, Deborah C. Wang, Malgorzata Marek-Sadowska: A New Hybrid Methodology for Power Estimation. DAC 1996:439-444
2924 Yong Je Lim, Kyung-Im Son, Heung-Joon Park, Mani Soma: A Statistical Approach to the Estimation of Delay Dependent Switching Activities in CMOS Combinational Circuits. DAC 1996:445-450
2923 Sunil P. Khatri, Amit Narayan, Sriram C. Krishnan, Kenneth L. McMillan, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Engineering Change in a Non-Deterministic FSM Setting. DAC 1996:451-456
2922 Mahesh A. Iyer, David E. Long, Miron Abramovici: Identifying Sequential Redundancies Without Search. DAC 1996:457-462
2921 Hiroyuki Higuchi, Yusuke Matsunaga: A Fast State Reduction Algorithm for Incompletely Specified Finite State Machines. DAC 1996:463-466
2920 Fabrizio Ferrandi, Franco Fummi, Enrico Macii, Massimo Poncino, Donatella Sciuto: Symbolic Optimization of FSM Networks Based on Sequential ATPG Techniques. DAC 1996:467-470
2919 Andreas Koch: Module Compaction in FPGA-based Regular Datapaths. DAC 1996:471-476
2918 Ming-Ter Kuo, Lung-Tien Liu, Chung-Kuan Cheng: Network Partitioning into Tree Hierarchies. DAC 1996:477-482
2917 Danny Z. Chen, Xiaobo Hu: Efficient Approximation Algorithms for Floorplan Area Minimization. DAC 1996:483-486
2916 Chung-Ping Chen, Yao-Ping Chen, D. F. Wong: Optimal Wire-Sizing Formular Under the Elmore Delay Model. DAC 1996:487-490
2915 Tetsuya Fujimoto, Takashi Kambe: VLSI Design and System Level Verification for the Mini-Disc. DAC 1996:491-496
2914 Hisakazu Edamatsu, Satoshi Ikawa, Katsuya Hasegawa: Design Methodologies for consumer-use video signal processing LSIs. DAC 1996:497-502
2913 Yasunori Miyahara, Yoshimoto Oumi, Seijiro Moriyama: Design Methodology for Analog High Frequency ICs. DAC 1996:503-508
2912 Mike Murray, Uwe B. Meding, Bill Berg, Yatin Trivedi, Bill McCaffrey, Ted Vucurevich: Issues and Answers in CAD Tool Interoperability. DAC 1996:509-514
2911 Jay K. Adams, Donald E. Thomas: The Design of Mixed Hardware/Software Systems. DAC 1996:515-520
2910 Steven Vercauteren, Bill Lin, Hugo De Man: Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. DAC 1996:521-526
2909 Nguyen-Ngoc Bình, Masaharu Imai, Akichika Shiomi, Nobuyuki Hikichi: A Hardware/Software Partitioning Algorithm for Designing Pipelined ASIPs with Least Gate Counts. DAC 1996:527-532
2908 Andrew B. Kahng, Sudhakar Muddu: Analysis of RC Interconnections Under Ramp Input. DAC 1996:533-538
2907 Bernard N. Sheehan: An AWE Technique for Fast Printed Circuit Board Delays. DAC 1996:539-543
2906 Florentin Dartu, Bogdan Tutuianu, Lawrence T. Pileggi: RC-Interconnect Macromodels for Timing Simulation. DAC 1996:544-547
2905 Yi-Kan Cheng, Chin-Chi Teng, Abhijit Dharchoudhury, Elyse Rosenbaum, Sung-Mo Kang: iCET: A Complete Chip-Level Thermal Reliability Diagnosis Tool for CMOS VLSI Chips. DAC 1996:548-551
2904 Jerry R. Burch: Techniques for Verifying Superscalar Microprocessors. DAC 1996:552-557
2903 Jeremy R. Levitt, Kunle Olukotun: A Scalable Formal Verification Methodology for Pipelined Microprocessors. DAC 1996:558-563
2902 C. Norris Ip, David L. Dill: State Reduction Using Reversible Rules. DAC 1996:564-567
2901 Felice Balarin, Harry Hsieh, Attila Jurecska, Luciano Lavagno, Alberto L. Sangiovanni-Vincentelli: Formal Verification of Embedded Systems based on CFSM Networks. DAC 1996:568-571
2900 Elisabeth Berrebi, Polen Kission, Serge Vernalde, S. De Troch, Jean-Claude Herluison, Jean Fréhel, Ahmed Amine Jerraya, Ivo Bolsens: Combined Control Flow Dominated and Data Flow Dominated High-Level Synthesis. DAC 1996:573-578
2899 J. Huisken, F. Welten: FADIC: Architectural Synthesis applied in IC Design. DAC 1996:579-584
2898 Mike Tien-Chien Lee, Yu-Chin Hsu, Ben Chen, Masahiro Fujita: Domain-Specific High-Level Modeling and Synthesis for ATM Switch Design Using VHDL. DAC 1996:585-590
2897 Guido Araujo, Sharad Malik, Mike Tien-Chien Lee: Using Register-Transfer Paths in Code Generation for Heterogeneous Memory-Register Architectures. DAC 1996:591-596
2896 Clifford Liem, Pierre G. Paulin, Ahmed Amine Jerraya: Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures. DAC 1996:597-600
2895 Rajesh K. Gupta: Analysis of Operation Delay and Execution Rate Constraints for Embedded Systems. DAC 1996:601-604
2894 Kei Suzuki, Alberto L. Sangiovanni-Vincentelli: Efficient Software Performance Estimation Methods for Hardware/Software Codesign. DAC 1996:605-610
2893 Bogdan Tutuianu, Florentin Dartu, Lawrence T. Pileggi: An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response. DAC 1996:611-616
2892 V. Chandramouli, Karem A. Sakallah: Modeling the Effects of Temporal Proximity of Input Transitions on Gate Propagation Delay and Transition Time. DAC 1996:617-622
2891 José Luis Neves, Eby G. Friedman: Optimal Clock Skew Scheduling Tolerant to Process Variations. DAC 1996:623-628
2890 Yusuke Matsunaga: An Efficient Equivalence Checker for Combinational Circuits. DAC 1996:629-634
2889 Jagesh V. Sanghavi, Rajeev K. Ranjan, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: High Performance BDD Package By Exploiting Memory Hiercharchy. DAC 1996:635-640
2888 Tony Stornetta, Forrest Brewer: Implementation of an Efficient Parallel BDD Package. DAC 1996:641-644
2887 Edmund M. Clarke, Manpreet Khaira, Xudong Zhao: Word Level Model Checking - Avoiding the Pentium FDIV Error. DAC 1996:645-648
2886 Manish Pandey, Richard Raimi, Derek L. Beatty, Randal E. Bryant: Formal Verification of PowerPC Arrays Using Symbolic Trajectory Evaluation. DAC 1996:649-654
2885 Ilan Beer, Shoham Ben-David, Cindy Eisner, Avner Landver: RuleBase: An Industry-Oriented Formal Verification Tool. DAC 1996:655-660
2884 Randal E. Bryant: Bit-Level Analysis of an SRT Divider Circuit. DAC 1996:661-665
2883 Ásgeir Th. Eiríksson: Integrating Formal Verification Methods with A Conventional Project Design Flow. DAC 1996:666-671
2882 Bill Lin: A System Design Methodology for Software/Hardware Co-Development of Telecommunication Network Applications. DAC 1996:672-677
2881 Steven Vercauteren, Bill Lin, Hugo De Man: A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures. DAC 1996:678-683
2880 Benny Schnaider, Einat Yogev: Software Development in a Hardware Simulation Environment. DAC 1996:684-689
2879 Vojin Zivojnovic, Heinrich Meyr: Compiled HW/SW Co-Simulation. DAC 1996:690-695
2878 Diana Marculescu, Radu Marculescu, Massoud Pedram: Stochastic Sequential Machine Synthesis Targeting Constrained Sequence Generation. DAC 1996:696-701
2877 Huzefa Mehta, Robert Michael Owens, Mary Jane Irwin: Energy Characterization based on Clustering. DAC 1996:702-707
2876 Soha Hassoun, Carl Ebeling: Architectural Retiming: Pipelining Latency-Constrained Circuts. DAC 1996:708-713
2875 Kumar N. Lalgudi, Marios C. Papaefthymiou, Miodrag Potkonjak: Optimizing Systems for Effective Block-Processing: The k-Delay Problem. DAC 1996:714-719
2874 Peichen Pan, C. L. Liu: Optimal Clock Period FPGA Technology Mapping for Sequential Circuits. DAC 1996:720-725
2873 Jason Cong, Yean-Yow Hwang: Structural Gate Decomposition for Depth-Optimal Technology Mapping in LUT-based FPGA Design. DAC 1996:726-729
2872 Christian Legl, Bernd Wurth, Klaus Eckl: A Boolean Approach to Performance-Directed Technology Mapping for LUT-Based FPGA Designs. DAC 1996:730-733
2871 Olivier Coudert, Ramsey W. Haddad, Srilatha Manne: New Algorithms for Gate Sizing: A Comparative Study. DAC 1996:734-739
2870 Koichi Sato, Masamichi Kawarabayashi, Hideyuki Emura, Naotaka Maeda: Post-Layout Optimization for Deep Submicron Design. DAC 1996:740-745
2869 Cyrus Bamji, Enrico Malavasi: Enhanced Network Flow Algorithm for Yield Optimization. DAC 1996:746-751
2868 Chin-Chi Teng, Yi-Kan Cheng, Elyse Rosenbaum, Sung-Mo Kang: Hierarchical Electromigration Reliability Diagnosis for VLSI Interconnects. DAC 1996:752-757
2867 Arjan J. van Genderen, N. P. van der Meijs: Using Articulation Nodes to Improve the Efficiency of Finite-Element based Resistance Extraction. DAC 1996:758-763
2866 P. J. H. Elias, N. P. van der Meijs: Extracting Circuit Models for Large RC Interconnections that are Accurate up to a Predefined Signal Frequency. DAC 1996:764-769
2865 Douglas J. Smith: VHDL & Verilog Compared & Contrasted - Plus Modeled Example Written in VHDL, Verilog and C. DAC 1996:771-776
2864 Hans Sahm, Claus Mayer, Jörg Pleickhardt, Johannes Schuck, Stefan Späth: VDHL Development System and Coding Standard. DAC 1996:777-782
2863 De-Sheng Chen, Majid Sarrafzadeh: An Exact Algorithm for Low Power Library-Specific Gate Re-Sizing. DAC 1996:783-788
2862 Bernhard Rohfleisch, Alfred Kölbl, Bernd Wurth: Reducing Power Dissipation after Technology Mapping by Structural Transformations. DAC 1996:789-794
2861 Xiangfeng Chen, Peichen Pan, C. L. Liu: Desensitization for Power Reduction in Sequential Circuits. DAC 1996:795-800
2860 Luc Burgun, Frédéric Reblewski, Gérard Fenelon, Jean Barbier, Olivier Lepape: Serial Fault Emulation. DAC 1996:801-806
2859 Dong Xiang, Srikanth Venkataraman, W. Kent Fuchs, Janak H. Patel: Partial Scan Design Based on Circuit State Information. DAC 1996:807-812
2858 Laurence Goodby, Alex Orailoglu: Pseudorandom-Pattern Test Resistance in High-Performance DSP Datapaths. DAC 1996:813-818
2857 Aurobindo Dasgupta, Ramesh Karri: Hot-Carrier Reliability Enhancement via Input Reordering and Transistor Sizing. DAC 1996:819-824
2856 Arun N. Lokanathan, Jay B. Brockman, John E. Renaud: A Methodology for Concurrent Fabrication Process/Cell Library Optimization. DAC 1996:825-830
2855 Mien Li, Linda S. Milor: Computing Parametric Yield Adaptively Using Local Linear Models. DAC 1996:831-836
2854 Bryan Preas: Proceedings of the 32st Conference on Design Automation, San Francisco, California, USA, Moscone Center, June 12-16, 1995. DAC 1995
2853 Marc Tremblay, Guillermo Maturana, Atsushi Inoue, Leslie Kohn: A Fast and Flexible Performance Simulator for Micro-Architecture Trade-off Analysis on UltraSPARC-I. DAC 1995:2-6
2852 Lawrence Yang, David Gao, Jamshid Mostoufi, Raju Joshi, Paul Loewenstein: System Design Methodology of UltraSPARC-I. DAC 1995:7-12
2851 James Gateley, Miriam Blatt, Dennis Chen, Scott Cooke, Piyush Desai, Manjunath Doreswamy, Mark Elgood, Gary Feierbach, Tim Goldsbury, Dale Greenley, Raju Joshi, Mike Khosraviani, Robert Kwong, Manish Motwani, Chitresh Narasimhaiah, Sam J. Nicolino Jr., Tooru Ozeki, Gary Peterson, Chris Salzmann, Nasser Shayesteh, Jeffrey Whitman, Pak Wong: UltraSPARC-I Emulation. DAC 1995:13-18
2850 A. Cao, A. Adalal, J. Bauman, P. Delisle, P. Dedood, P. Donehue, M. Dell'OcaKhouja, T. Doan, Manjunath Doreswamy, P. Ferolito, O. Geva, D. Greenhill, S. Gopaladhine, J. Irwin, L. Lev, J. MacDonald, M. Ma, Samir Mitra, P. Patel, A. Prabhu, R. Puranik, S. Rozanski, N. Ross, P. Saggurti, S. Simovich, R. Sunder, B. Sur, W. Vercruysse, Michelle Wong, P. Yip, Robert K. Yu, J. Zhou, Gregory B. Zyner: CAD Methodology for the Design of UltraSPARC-I Microprocessor at Sun Microsystems Inc. DAC 1995:19-22
2849 Srilatha Manne, Abelardo Pardo, R. Iris Bahar, Gary D. Hachtel, Fabio Somenzi, Enrico Macii, Massimo Poncino: Computing the Maximum Power Cycles of a Sequential Circuit. DAC 1995:23-28
2848 Jui-Ming Chang, Massoud Pedram: Register Allocation and Binding for Low Power. DAC 1995:29-35
2847 Amir H. Farrahi, Gustavo E. Téllez, Majid Sarrafzadeh: Memory Segmentation to Exploit Sleep Mode Operation. DAC 1995:36-41
2846 Raul San Martin, John P. Knight: Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level. DAC 1995:42-47
2845 Kuo-Hua Wang, TingTing Hwang: Boolean Matching for Incompletely Specified Functions. DAC 1995:48-53
2844 Bernd Wurth, Klaus Eckl, Kurt Antreich: Functional Multiple-Output Decomposition: Theory and an Implicit Algorithm. DAC 1995:54-59
2843 Ted Stanion, Carl Sechen: A Method for Finding Good Ashenhurst Decompositions and Its Application to FPGA Synthesis. DAC 1995:60-64
2842 Wen-Zen Shen, Juinn-Dar Huang, Shih-Min Chao: Lambda Set Selection in Roth-Karp Decomposition for LUT-Based FPGA Technology Mapping. DAC 1995:65-69
2841 Hirendu Vaishnav, Massoud Pedram: Minimizing the Routing Cost During Logic Extraction. DAC 1995:70-75
2840 Stephen T. Frezza, Steven P. Levitan, Panos K. Chrysanthis: Requirements-Based Design Evaluation. DAC 1995:76-81
2839 Eric W. Johnson, Jay B. Brockman: Incorporating Design Schedule Management into a Flow Management System. DAC 1995:82-87
2838 Joachim Altmeyer, Bernd Schürmann, Martin Schütze: Generating ECAD Framework Code from Abstract Models. DAC 1995:88-93
2837 Ansgar Bredenfeld, Raul Camposano: Tool Integration and Construction Using Generated Graph-Based Design Representations. DAC 1995:94-99
2836 Tai Ly, David Knapp, Ron Miller, Don MacMillen: Scheduling Using Behavioral Templates. DAC 1995:101-106
2835 Miodrag Potkonjak, Mani B. Srivastava: Rephasing: A Transformation Technique for the Manipulation of Timing Constraints. DAC 1995:107-112
2834 Y. G. DeCastelo-Vide-e-Souza, Miodrag Potkonjak, Alice C. Parker: Optimal ILP-Based Approach for Throughput Optimization Using Simultaneous Algorithm/Architecture Matching and Retiming. DAC 1995:113-118
2833 Uwe Sparmann, D. Luxenburger, Kwang-Ting Cheng, Sudhakar M. Reddy: Fast Identification of Robust Dependent Path Delay Faults. DAC 1995:119-125
2832 Irith Pomeranz, Sudhakar M. Reddy: On Synthesis-for-Testability of Combinational Logic Circuits. DAC 1995:126-132
2831 Srikanth Venkataraman, Ismed Hartanto, W. Kent Fuchs, Elizabeth M. Rudnick, Sreejit Chakravarty, Janak H. Patel: Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits Using Compact Lists. DAC 1995:133-138
2830 Roger D. Chamberlain: Parallel Logic Simulation of VLSI Systems. DAC 1995:139-143
2829 Peter A. Walker, Sumit Ghosh: Asynchronous, Distributed Event Driven Simulation Algorithm for Execution of VHDL on Parallel Processors. DAC 1995:144-150
2828 Robert S. French, Monica S. Lam, Jeremy R. Levitt, Kunle Olukotun: A General Method for Compiling Event-Driven Simulations. DAC 1995:151-156
2827 Wei-Kai Cheng, Youn-Long Lin: A Transformation-Based Approach for Storage Optimization. DAC 1995:158-163
2826 Tsung-Yi Wu, Youn-Long Lin: Register Minimization beyond Sharing among Variables. DAC 1995:164-169
2825 Elof Frank, Salil Raje, Majid Sarrafzadeh: Constrained Register Allocation in Bus Architectures. DAC 1995:170-175
2824 Aiman H. El-Maleh, Thomas E. Marchok, Janusz Rajski, Wojciech Maly: On Test Set Preservation of Retimed Circuits. DAC 1995:176-182
2823 Elizabeth M. Rudnick, Janak H. Patel: Combining Deterministic and Genetic Approaches for Sequential Circuit Test Generation. DAC 1995:183-188
2822 Peichen Pan, C. L. Liu: Partial Scan with Pre-selected Scan Signals. DAC 1995:189-194
2821 Charles J. Alpert, So-Zen Yao: Spectral Partitioning: The More Eigenvectors, The Better. DAC 1995:195-200
2820 Prashant Sawkar, Donald E. Thomas: Multi-way Partitioning for Minimum Delay for Look-Up Table Based FPGAs. DAC 1995:201-205
2819 Lung-Tien Liu, Ming-Ter Kuo, Chung-Kuan Cheng, T. C. Hu: Performance-Driven Partitioning Using a Replication Graph Approach. DAC 1995:206-210
2818 William Swartz, Carl Sechen: Timing Driven Placement for Large Standard Cell Circuits. DAC 1995:211-215
2817 Lars W. Hagen, Dennis J.-H. Huang, Andrew B. Kahng: Quantified Suboptimality of VLSI Layout Heuristics. DAC 1995:216-221
2816 Thomas W. Albrecht: Concurrent Design Methodology and Configuration Management of the SIEMENS EWSD - CCS7E Processor System Simulation. DAC 1995:222-227
2815 Peter Zepter, Thorsten Grötker, Heinrich Meyr: Digital Receiver Design Using VHDL Generation from Data Flow Graphs. DAC 1995:228-233
2814 Charles H. Malley, Max Dieudonné: Logic Verification Methodology for PowerPC Microprocessors. DAC 1995:234-240
2813 Srinivas Devadas, Sharad Malik: A Survey of Optimization Techniques Targeting Low Power VLSI Circuits. DAC 1995:242-247
2812 Sasan Iman, Massoud Pedram: Logic Extraction and Factorization for Low Power. DAC 1995:248-253
2811 Luciano Lavagno, Patrick C. McGeer, Alexander Saldanha, Alberto L. Sangiovanni-Vincentelli: Timed Shannon Circuits: A Power-Efficient Design Style and Synthesis Tool. DAC 1995:254-260
2810 Ajay Chandna, C. David Kibler, Richard B. Brown, Mark Roberts, Karem A. Sakallah: The Aurora RAM Compiler. DAC 1995:261-266
2809 Sanjay Rekhi, J. Donald Trotter, Daniel H. Linder: Automatic Layout Synthesis of Leaf Cells. DAC 1995:267-272
2808 N. P. van der Meijs, Arjan J. van Genderen: Delayed Frontal Solution for Finite-Element Based Resistance Extraction. DAC 1995:273-278
2807 Aharon Aharon, Dave Goodman, Moshe Levinger, Yossi Lichtenstein, Yossi Malka, Charlotte Metzger, Moshe Molcho, Gil Shurek: Test Program Generation for Functional Verification of PowerPC Processors in IBM. DAC 1995:279-285
2806 David Knapp, Tai Ly, Don MacMillen, Ron Miller: Behavioral Synthesis Methodology for HDL-Based Specification and Validation. DAC 1995:286-291
2805 Massimo Bombana, Patrizia Cavalloro, Salvatore Conigliaro, Roger B. Hughes, Gerry Musgrave, Giuseppe Zaza: Design-Flow and Synthesis for ASICs: A Case Study. DAC 1995:292-297
2804 Jörg Bormann, Jörg Lohse, Michael Payer, Gerd Venzl: Model Checking in Industrial Hardware Design. DAC 1995:298-303
2803 Kumar N. Lalgudi, Marios C. Papaefthymiou: DELAY: An Efficient Tool for Retiming with Realistic Delay Modeling. DAC 1995:304-309
2802 Rahul B. Deokar, Sachin S. Sapatnekar: A Fresh Look at Retiming Via Clock Skew Optimization. DAC 1995:310-315
2801 Vigyan Singhal, Carl Pixley, Richard L. Rudell, Robert K. Brayton: The Validity of Retiming Sequential Circuits. DAC 1995:316-321
2800 Ireneusz Karkowski, Ralph H. J. M. Otten: Retiming Synchronous Circuitry with Imprecise Delays. DAC 1995:322-326
2799 Shihming Liu, Massoud Pedram, Alvin M. Despain: A Fast State Assignment Procedure for Large FSMs. DAC 1995:327-332
2798 Mark Kassab, Nilanjan Mukherjee, Janusz Rajski, Jerzy Tyszer: Software Accelerated Functional Fault Simulation for Data-Path Architectures. DAC 1995:333-338
2797 Rolf Krieger, Bernd Becker, Martin Keim: Symbolic Fault Simulation for Sequential Circuits and the Multiple Observation Time Test Strategy. DAC 1995:339-344
2796 Haluk Konuk, F. Joel Ferguson, Tracy Larrabee: Accurate and Efficient Fault Simulation of Realistic CMOS Network Breaks. DAC 1995:345-351
2795 Lluis Ribas, Jordi Carrabina: Analysis of Switch-Level Faults by Symbolic Simulation. DAC 1995:352-357
2794 Byron Krauter, Rohini Gupta, John Willis, Lawrence T. Pileggi: Transmission Line Synthesis. DAC 1995:358-363
2793 Rohini Gupta, Byron Krauter, Bogdan Tutuianu, John Willis, Lawrence T. Pileggi: The Elmore Delay as a Bound for RC Trees with Generalized Input Signals. DAC 1995:364-369
2792 Vasant B. Rao: Delay Analysis of the Distributed RC Line. DAC 1995:370-375
2791 Luis Miguel Silveira, Mattan Kamon, Jacob White: Efficient Reduced-Order Modeling of Frequency-Dependent Coupling Inductances Associated with 3-D Interconnect Structures. DAC 1995:376-380
2790 Sharad Mehrotra, Paul D. Franzon, Michael B. Steer: Performance Driven Global Routing and Wiring Rule Generation for High Speed PCBs and MCMs. DAC 1995:381-387
2789 Chuck Monahan, Forrest Brewer: Symbolic Modeling and Evaluation of Data Paths. DAC 1995:389-394
2788 Ishwar Parulkar, Sandeep K. Gupta, Melvin A. Breuer: Data Path Allocation for Synthesizing RTL Designs with Low BIST Area Overhead. DAC 1995:395-401
2787 Donald S. Gelosh, Dorothy E. Setliff: Deriving Efficient Area and Delay Estimates by Modeling Layout Tools. DAC 1995:402-407
2786 Jochen Bern, Christoph Meinel, Anna Slobodová: Efficient OBDD-Based Boolean Manipulation in CAD beyond Current Limits. DAC 1995:408-413
2785 Subodh M. Reddy, Wolfgang Kunz, Dhiraj K. Pradhan: Novel Verification Framework Combining Structural and OBDD Methods in a Synthesis Environment. DAC 1995:414-419
2784 Jawahar Jain, Rajarshi Mukherjee, Masahiro Fujita: Advanced Verification Techniques Based on Learning. DAC 1995:420-426
2783 Edmund M. Clarke, Orna Grumberg, Kenneth L. McMillan, Xudong Zhao: Efficient Generation of Counterexamples and Witnesses in Symbolic Model Checking. DAC 1995:427-432
2782 Wim Kruiskamp, Domine Leenaerts: DARWIN: CMOS Opamp Synthesis by Means of a Genetic Algorithm. DAC 1995:433-438
2781 Ivan L. Wemple, Andrew T. Yang: Mixed-Signal Switching Noise Analysis Using Voronoi-Tessellated Substrate Macromodels. DAC 1995:439-444
2780 Koen Lampaert, Georges G. E. Gielen, Willy M. C. Sansen: Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits. DAC 1995:445-449
2779 Bapiraju Vinnakota, Ramesh Harjani, Nicholas J. Stessman: System-Level Design for Test of Fully Differential Analog Circuits. DAC 1995:450-454
2778 Yau-Tsun Steven Li, Sharad Malik: Performance Analysis of Embedded Software Using Implicit Path Enumeration. DAC 1995:456-461
2777 Pai H. Chou, Gaetano Borriello: Interval Scheduling: Fine-Grained Code Scheduling for Embedded Systems. DAC 1995:462-467
2776 Sanjiv Narayan, Daniel Gajski: Interfacing Incompatible Protocols Using Interface Process Generation. DAC 1995:468-473
2775 Peter Feldmann, Roland W. Freund: Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm. DAC 1995:474-479
2774 Ricardo Telichevesky, Kenneth S. Kundert, Jacob White: Efficient Steady-State Analysis Based on Matrix-Free Krylov-Subspace Methods. DAC 1995:480-484
2773 Mike Chou, Tom Korsmeyer, Jacob White: Transient Simulations of Three-Dimensional Integrated Circuit Interconnect Using a Mixed Surface-Volume Approach. DAC 1995:485-490
2772 Joe G. Xi, Wayne Wei-Ming Dai: Buffer Insertion and Sizing Under Process Variations for Low Power Clock Distribution. DAC 1995:491-496
2771 Ashok Vittal, Malgorzata Marek-Sadowska: Power Optimal Buffered Clock Tree Design. DAC 1995:497-502
2770 Ashok Vittal, Malgorzata Marek-Sadowska: Power Distribution Topology Design. DAC 1995:503-507
2769 Dennis J.-H. Huang, Andrew B. Kahng, Chung-Wen Albert Tsao: On the Bounded-Skew Clock and Steiner Routing Problems. DAC 1995:508-513
2768 Asim Smailagic, Daniel P. Siewiorek, Drew Anderson, Chris Kasabach, Thomas L. Martin, John Stivoric: Benchmarking An Interdisciplinary Concurrent Design Methodology for Electronic/Mechanical Systems. DAC 1995:514-519
2767 Giovanni Mancini, Dave Yurach, Spiros Boucouris: A Methodology for HW-SW Codesign in ATM. DAC 1995:520-527
2766 Allan Silburt, Ian Perryman, Janick Bergeron, Stacy Nichols, Mario Dufresne, Greg Ward: Accelerating Concurrent Hardware Design with Behavioural Modelling and System Simulation. DAC 1995:528-533
2765 Randal E. Bryant, Yirng-An Chen: Verification of Arithmetic Circuits with Binary Moment Diagrams. DAC 1995:535-541
2764 Shinji Kimura: Residue BDD and Its Application to the Verification of Arithmetic Circuits. DAC 1995:542-545
2763 Zheng Zhou, Wayne Burleson: Equivalence Checking of Datapaths Based on Canonical Arithmetic Expressions. DAC 1995:546-551
2762 Wai-Kei Mak, D. F. Wong: On Optimal Board-Level Routing for FPGA-Based Logic Emulation. DAC 1995:552-556
2761 Yuh-Sheng Lee, Allen C.-H. Wu: A Performance and Routability Driven Router for FPGAs Considering Path Delays. DAC 1995:557-561
2760 Michael J. Alexander, Gabriel Robins: New Performance-Driven FPGA Routing Algorithms. DAC 1995:562-567
2759 Yu-Liang Wu, Malgorzata Marek-Sadowska: Orthogonal Greedy Coupling - A New Optimization Approach to 2-D FPGA Routing. DAC 1995:568-573
2758 Steven Trimberger: Effects of FPGA Architecture on FPGA Routing. DAC 1995:574-578
2757 Mário J. Silva, Randy H. Katz: The Case for Design Using the World Wide Web. DAC 1995:579-585
2756 Massimiliano Chiodo, Paolo Giusto, Attila Jurecska, Luciano Lavagno, Harry Hsieh, Kei Suzuki, Alberto L. Sangiovanni-Vincentelli, Ellen Sentovich: Synthesis of Software Programs for Embedded Control Applications. DAC 1995:587-592
2755 Adwin H. Timmer, Marino T. J. Strik, Jef L. van Meerbergen, Jochen A. G. Jess: Conflict Modelling and Instruction Scheduling in Code Generation for In-House DSP Cores. DAC 1995:593-598
2754 Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang, Albert Wang: Code Optimization Techniques for Embedded DSP Microprocessors. DAC 1995:599-604
2753 Ulrich Bieker, Peter Marwedel: Retargetable Self-Test Program Generation Using Constraint Logic Programming. DAC 1995:605-611
2752 Farid N. Najm: Feedback, Correlation, and Delay Concerns in the Power Estimation of VLSI Circuits. DAC 1995:612-617
2751 Huzefa Mehta, Manjit Borah, Robert Michael Owens, Mary Jane Irwin: Accurate Estimation of Combinational Circuit Activity. DAC 1995:618-622
2750 Farid N. Najm, Michael Y. Zhang: Extreme Delay Sensitivity and the Worst-Case Switching Activity in VLSI Circuits. DAC 1995:623-627
2749 Radu Marculescu, Diana Marculescu, Massoud Pedram: Efficient Power Estimation for Highly Correlated Input Streams. DAC 1995:628-634
2748 Farid N. Najm, Shashank Goel, Ibrahim N. Hajj: Power Estimation in Sequential Circuits. DAC 1995:635-640
2747 Olivier Coudert, Jean Christophe Madre: New Ideas for Solving Covering Problems. DAC 1995:641-646
2746 Chih-Chang Lin, Kuang-Chien Chen, Shih-Chieh Chang, Malgorzata Marek-Sadowska, Kwang-Ting Cheng: Logic Synthesis for Engineering Change. DAC 1995:647-652
2745 Yuichi Nakamura, Takeshi Yoshimura: A Partitioning-Based Logic Optimization Method for Large Scale Circuits with Boolean Matrix. DAC 1995:653-657
2744 Masayuki Yuguchi, Yuichi Nakamura, Kazutoshi Wakabayashi, Tomoyuki Fujita: Multi-Level Logic Minimization Based on Multi-Signal Implications. DAC 1995:658-662
2743 Shih-Chieh Chang, Malgorzata Marek-Sadowska, Kwang-Ting Cheng: An Efficient Algorithm for Local Don't Care Sets Calculation. DAC 1995:663-667
2742 Bernhard Rohfleisch, Bernd Wurth, Kurt Antreich: Logic Clause Analysis for Delay Optimization. DAC 1995:668-672
2741 Reinaldo A. Bergamaschi: Productivity Issues in High-Level Design: Are Tools Solving the Real Problems? DAC 1995:674-677
2740 Cristian A. Giumale, Hilary J. Kahn: Information Models of VHDL. DAC 1995:678-683
2739 Neal S. Stollon, John D. Provence: Measures of Syntactic Complexity for Modeling Behavioral VHDL. DAC 1995:684-689
2738 Noel Menezes, Satyamurthy Pullela, Lawrence T. Pileggi: Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization. DAC 1995:690-695
2737 Jin-fuw Lee, Donald T. Tang: An Algorithm for Incremental Timing Analysis. DAC 1995:696-701
2736 Alessandro Dal Fabbro, Bruno Franzini, Luigi Croce, Carlo Guardiani: An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard Cells. DAC 1995:702-706
2735 Samir Jain, Randal E. Bryant, Alok Jain: Automatic Clock Abstraction from Sequential Circuits. DAC 1995:707-711
2734 Bill Lin, Gjalt G. de Jong, Tilman Kolks: Hierarchical Optimization of Asynchronous Circuits. DAC 1995:712-717
2733 Milton H. Sawasaki, Chantal Ykman-Couvreur, Bill Lin: Externally Hazard-Free Implementations of Asynchronous Circuits. DAC 1995:718-724
2732 Peter Vanbekbergen, Albert Wang, Kurt Keutzer: A Design and Validation System for Asynchronous Circuits. DAC 1995:725-730
2731 Michael J. Lorenzetti: Proceedings of the 31st Conference on Design Automation, San Diego, California, USA, June 6-10, 1994. DAC 1994
2730 Pai H. Chou, Gaetano Borriello: Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems. DAC 1994:1-4
2729 Ing-Jer Huang, Alvin M. Despain: Synthesis of Instruction Sets for Pipelined Microprocessors. DAC 1994:5-11
2728 José C. Monteiro, Srinivas Devadas, Bill Lin: A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits. DAC 1994:12-17
2727 Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain: Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs. DAC 1994:18-23
2726 Emil S. Ochotta, Rob A. Rutenbar, L. Richard Carley: ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits. DAC 1994:24-30
2725 Edoardo Charbon, Enrico Malavasi, Davide Pandini, Alberto L. Sangiovanni-Vincentelli: Simultaneous Placement and Module Optimization of Analog IC's. DAC 1994:31-35
2724 Sharad Mehrotra, Paul D. Franzon, Wentai Liu: Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits. DAC 1994:36-40
2723 Ajit M. Prabhu: Management Issues in Eda. DAC 1994:41-47
2722 Joseph B. Costello, Walden C. Rhines, Aart J. de Geus, Alain Hanover, Doug Fairbairn, Rick Carlson, Ronald Collett: Executive Perspective and Vision of the Future of EDA (Panel). DAC 1994:48
2721 Gjalt G. de Jong, Bill Lin: A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules. DAC 1994:49-55
2720 Alex Kondratyev, Michael Kishinevsky, Bill Lin, Peter Vanbekbergen, Alexandre Yakovlev: Basic Gate Implementation of Speed-Independent Circuits. DAC 1994:56-62
2719 Ruchir Puri, Jun Gu: A Modular Partitioning Approach for Asynchronous Circuit Synthesis. DAC 1994:63-69
2718 Christian D. Nielsen, Michael Kishinevsky: Performance Analysis Based on Timing Simulation. DAC 1994:70-76
2717 Pranav Ashar, Sharad Malik: Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications. DAC 1994:77-80
2716 Srimat T. Chakradhar, Arun Balakrishnan, Vishwani D. Agrawal: An Exact Algorithm for Selecting Partial Scan Flip-Flops. DAC 1994:81-86
2715 Srimat T. Chakradhar, Sujit Dey: Resynthesis and Retiming for Optimum Partial Scan. DAC 1994:87-93
2714 Wen-Chang Fang, Sandeep K. Gupta: Clock Grouping: A Low Cost DFT Methodology for Delay Testing. DAC 1994:94-99
2713 William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Exact Minimum Cycle Times for Finite State Machines. DAC 1994:100-105
2712 Elizabeth A. Walkup, Gaetano Borriello: Interface Timing Verification with Application to Synthesis. DAC 1994:106-112
2711 Anurag P. Gupta, Daniel P. Siewiorek: Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs. DAC 1994:113-119
2710 Ajay J. Daga, William P. Birmingham: The Minimization and Decomposition of Interface State Machines. DAC 1994:120-125
2709 Horng-Fei Jyu, Sharad Malik: Statistical Delay Modeling in Logic Design and Synthesis. DAC 1994:126-130
2708 Sean Murphy: Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards. DAC 1994:131-134
2707 Wojciech Maly: Cost of Silicon Viewed from VLSI Design Perspective. DAC 1994:135-142
2706 Ingrid Verbauwhede, Chris J. Scheers, Jan M. Rabaey: Memory Estimation for High Level Synthesis. DAC 1994:143-148
2705 David J. Kolson, Alexandru Nicolau, Nikil D. Dutt: Minimization of Memory Traffic in High-Level Synthesis. DAC 1994:149-154
2704 Mohammed Aloqeely, C. Y. Roger Chen: Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms. DAC 1994:155-160
2703 Dennis S. Fernandez: Intellectual Property Protection in the EDA Industry. DAC 1994:161-163
2702 William M. van Cleemput, Ewald Detjens, Herman Beke, George C. Chen, Joseph Hustein, William Lattin, Dennis S. Fernandez: Software Patents and Their Potential Impact on the EDA Community (Panel). DAC 1994:164
2701 Kai Zhu, D. F. Wong: Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs. DAC 1994:165-170
2700 Yachyang Sun, C. L. Liu: Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture. DAC 1994:171-176
2699 Ikuo Harada, Hitoshi Kitazawa: A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's. DAC 1994:177-181
2698 Sreekrishna Madhwapathy, Naveed A. Sherwani, Siddharth Bhingarde, Anand Panyam: A Unified Approach to Multilayer Over-the-Cell Routing. DAC 1994:182-187
2697 Geoffrey Bunza, Steve Schulz, Tommy Jansson, Alex Silbey, Steve Ma, Edward H. Frank: PESDA and Design Abstraction: How High is Up? (Panel). DAC 1994:188
2696 Miodrag Potkonjak, Mani B. Srivastava, Anantha Chandrakasan: Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching. DAC 1994:189-194
2695 Subhrajit Bhattacharya, Sujit Dey, Franc Brglez: Clock Period Optimization During Resource Sharing and Assignment. DAC 1994:195-200
2694 Miodrag Potkonjak, Sujit Dey: Optimizing Resource Utilization and Testability Using Hot Potato Techniques. DAC 1994:201-205
2693 Ian G. Harris, Alex Orailoglu: Microarchitectural Synthesis of VLSI Designs with High Test Concurrency. DAC 1994:206-211
2692 Masahiro Tomita, Tamotsu Yamamoto, Fuminori Sumikawa, Kotaro Hirano: Rectification of Multiple Logic Design Errors in Multiple Output Circuits. DAC 1994:212-217
2691 Andreas Kuehlmann, David Ihsin Cheng, Arvind Srinivasan, David P. LaPotin: Error Diagnosis for Transistor-Level Verification. DAC 1994:218-224
2690 Thomas R. Shiple, Ramin Hojati, Alberto L. Sangiovanni-Vincentelli, Robert K. Brayton: Heuristic Minimization of BDDs Using Don't Cares. DAC 1994:225-231
2689 Kai Zhu, D. F. Wong: Clock Skew Minimization During FPGA Placement. DAC 1994:232-237
2688 Roman Kuznar, Franc Brglez, Baldomir Zajc: Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect. DAC 1994:238-243
2687 Nan-Chi Chou, Lung-Tien Liu, Chung-Kuan Cheng, Wei-Jin Dai, Rodney Lindelof: Circuit Partitioning for Huge Logic Emulation Systems. DAC 1994:244-249
2686 Pravil Gupta, Chih-Tung Chen, J. C. DeSouza-Batista, Alice C. Parker: Experience with Image Compression Chip Design using Unified System Construction Tools. DAC 1994:250-256
2685 Wang Tek Kee, Dennis Sng, Jacob Gan, Low Kin Kiong: The Use of CAD Frameworks in a CIM Environment. DAC 1994:257-261
2684 Hidekazu Terai, Kazutoshi Gemma, Yohsuke Nagao, Yasuo Satoh, Yasuhiro Ohno: Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1. DAC 1994:262-269
2683 Gary D. Hachtel, Enrico Macii, Abelardo Pardo, Fabio Somenzi: Probabilistic Analysis of Large Finite State Machines. DAC 1994:270-275
2682 Alan J. Hu, Gary York, David L. Dill: New Techniques for Efficient Verification with Implicitly Conjoined BDDs. DAC 1994:276-282
2681 Adnan Aziz, Serdar Tasiran, Robert K. Brayton: BDD Variable Ordering for Interacting Finite State Machines. DAC 1994:283-288
2680 Gianpiero Cabodi, Paolo Camurati, Stefano Quer: Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths. DAC 1994:289-293
2679 Jacob A. Abraham, Sandip Kundu, Janak H. Patel, Manuel A. d'Abreu, Bulent I. Dervisoglu, Marc E. Levitt, Hector R. Sucar, Ron G. Walther: Microprocessor Testing: Which Technique is Best? (Panel). DAC 1994:294
2678 Sanko Lan, Avi Ziv, Abbas El Gamal: Placement and Routing for a Field Programmable Multi-Chip Module. DAC 1994:295-300
2677 Sudip Nag, Rob A. Rutenbar: Performance-Driven Simultaneous Place and Route for Row-Based FPGAs. DAC 1994:301-307
2676 Shih-Chieh Chang, Kwang-Ting Cheng, Nam Sung Woo, Malgorzata Marek-Sadowska: Layout Driven Logic Synthesis for FPGAs. DAC 1994:308-313
2675 Kenneth L. McMillan: Fitting Formal Methods into the Design Cycle. DAC 1994:314-319
2674 Ronald Collett, Mike Gianfagna, Michel Courtoy, Martin Baynes, Johan Van Ginderdeuren, Kenneth L. McMillan, Stephen Ricca, Alberto L. Sangiovanni-Vincentelli, Steve Sapiro, Naeem Zafar: Panel: Complex System Verification: The Challenge Ahead. DAC 1994:320
2673 Andisheh Sarabi, Ning Song, Malgorzata Chrzanowska-Jeske, Marek A. Perkowski: A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays. DAC 1994:321-326
2672 Lalgudi N. Kannan, Peter Suaris, Hong-Gee Fang: A Methodology and Algorithms for Post-Placement Delay Optimization. DAC 1994:327-332
2671 Sasan Iman, Massoud Pedram, Kamal Chaudhary: Technology Mapping Using Fuzzy Logic. DAC 1994:333-338
2670 Chien-Chung Tsai, Malgorzata Marek-Sadowska: Boolean Matching Using Generalized Reed-Muller Forms. DAC 1994:339-344
2669 Ishwar Parulkar, Melvin A. Breuer, Charles Njinda: Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST. DAC 1994:345-356
2668 Krishnendu Chakrabarty, John P. Hayes: DFBT: A Design-for-Testability Method Based on Balance Testing. DAC 1994:351-357
2667 Irith Pomeranz, Sudhakar M. Reddy: Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points. DAC 1994:358-364
2666 Kwang-Ting Cheng, Hsi-Chuan Chen: Generation of High Quality Non-Robust Tests for Path Delay Faults. DAC 1994:365-369
2665 Jui-Ching Shyur, Hung-Pin Chen, Tai-Ming Parng: On Testing Wave Pipelined Circuits. DAC 1994:370-374
2664 Masato Edahiro: An Efficient Zero-Skew Routing Algorithm. DAC 1994:375-380
2663 Kenneth D. Boese, Andrew B. Kahng, Bernard A. McCoy, Gabriel Robins: Rectilinear Steiner Trees with Minimum Elmore Delay. DAC 1994:381-386
2662 Sachin S. Sapatnekar: RC Interconnect Optimization Under the Elmore Delay Model. DAC 1994:387-391
2661 Ashok Vittal, Malgorzata Marek-Sadowska: Minimal Delay Interconnect Design Using Alphabetic Trees. DAC 1994:392-396
2660 Qiong Yu, Sandeep Badida, Naveed A. Sherwani: Algorithmic Aspects of Three Dimensional MCM Routing. DAC 1994:397-401
2659 Hua Xue, Ed P. Huijbregts, Jochen A. G. Jess: Routing for Manufacturability. DAC 1994:402-406
2658 Andrew J. Graham, Richard Goldman, Wen-Tsuen Chen, Kerry Hanson, Nikolay G. Malishev, Shin-ichi Nakayama: Technology Summit - A View from the Top (Panel). DAC 1994:407
2657 Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Optimum Functional Decomposition Using Encoding. DAC 1994:408-414
2656 Rolf Drechsler, Andisheh Sarabi, Michael Theobald, Bernd Becker, Marek A. Perkowski: Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams. DAC 1994:415-419
2655 Shin-ichi Minato: Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs. DAC 1994:420-424
2654 Alexander Saldanha, Heather Harkness, Patrick C. McGeer, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Performance Optimization Using Exact Sensitization. DAC 1994:425-429
2653 Kazuo Iwama, Kensuke Hino: Random Generation of Test Instances for Logic Optimizers. DAC 1994:430-434
2652 Kurt Keutzer: Hardware-Software Co-Design and ESDA. DAC 1994:435-436
2651 Asawaree Kalavade, Edward A. Lee: Manifestations of Heterogeneity in Hardware/Software Co-Design. DAC 1994:437-438
2650 James A. Rowson: Hardware/Software Co-Simulation. DAC 1994:439-440
2649 S. C. Prasad, P. Anirudhan, Patrick W. Bosshart: A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes. DAC 1994:441-446
2648 Oz Levia, Serge Maginot, Jacques Rouillard: Lessons in Language Design: Cost/Benefit analysis of VHDL Features. DAC 1994:447-453
2647 Adnan Aziz, Felice Balarin, Szu-Tsung Cheng, Ramin Hojati, Timothy Kam, Sriram C. Krishnan, Rajeev K. Ranjan, Thomas R. Shiple, Vigyan Singhal, Serdar Tasiran, Huey-Yih Wang, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: HSIS: A BDD-Based Environment for Formal Verification. DAC 1994:454-459
2646 P. H. Kelly, Kevin J. Page, Paul M. Chau: Rapid Prototyping of ASIC Based Systems. DAC 1994:460-465
2645 Polen Kission, Hong Ding, Ahmed Amine Jerraya: Structured Design Methodology for High-Level Design. DAC 1994:466-471
2644 Reid A. Baldwin, Moon-Jung Chung: Design Methodology Management Using Graph Grammars. DAC 1994:472-478
2643 Ivan P. Radivojevic, Forrest Brewer: Incorporating Speculative Execution in Exact Control-Dependent Scheduling. DAC 1994:479-484
2642 Nelson L. Passos, Edwin Hsing-Mean Sha, Steven C. Bass: Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation. DAC 1994:485-490
2641 Subhrajit Bhattacharya, Sujit Dey, Franc Brglez: Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications. DAC 1994:491-496
2640 Maria Domenica Di Benedetto, Pasquale Lucibello, Alberto L. Sangiovanni-Vincentelli, K. Yamaguchi: Chain Closure: A Problem in Molecular CAD. DAC 1994:497-502
2639 Patrick C. McGeer, Steven Trimberger, Erik Carlson, Dave Hightower, Ulrich Lauther, Alberto L. Sangiovanni-Vincentelli: DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel). DAC 1994:503
2638 Irith Pomeranz, Sudhakar M. Reddy: On Improving Fault Diagnosis for Synchronous Sequential Circuits. DAC 1994:504-509
2637 Takaharu Nagumo, Masahiko Nagai, Takao Nishida, Masayuki Miyoshi, Shunsuke Miyamoto: VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults. DAC 1994:510-515
2636 Keerthi Heragu, Michael L. Bushnell, Vishwani D. Agrawal: An Efficient Path Delay Fault Coverage Estimator. DAC 1994:516-521
2635 Manfred Henftling, Hannes C. Wittmann, Kurt Antreich: Path Hashing to Accelerate Delay Fault Simulation. DAC 1994:522-526
2634 Kenneth A. Radtke: The AT&T 5ESS Hardware Design Environment: A Large System's Hardware design Process. DAC 1994:527-531
2633 Albert E. Casavant: MIST - A Design Aid for Programmable Pipelined Processors. DAC 1994:532-536
2632 Hong Shin Jun, Sun Young Hwang: Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals. DAC 1994:537-541
2631 Yaw Fann, Minjoong Rim, Rajiv Jain: Global Scheduling for High-Level Synthesis Applications. DAC 1994:542-546
2630 Sanjiv Narayan, Daniel Gajski: Protocol Generation for Communication Channels. DAC 1994:547-551
2629 Ramesh Karri, Alex Orailoglu: Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis. DAC 1994:552-556
2628 Lawrence F. Arnstein, Donald E. Thomas: The Attributed-Behavior Abstraction and Synthesis Tools. DAC 1994:557-561
2627 Nikil D. Dutt, David Agnew, Raul Camposano, Antun Domic, Manfred Wiesel, Hiroto Yasuura: Design Reuse: Fact or Fiction? (Panel). DAC 1994:562
2626 Andrew B. Kahng, Sudhakar Muddu: Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model. DAC 1994:563-569
2625 Vladimir Koval, Igor W. Farmaga, Andrzej J. Strojwas, Stephen W. Director: MONSTR: A Complete Thermal Simulator of Electronic Systems. DAC 1994:570-575
2624 Florentin Dartu, Noel Menezes, Jessica Qian, Lawrence T. Pillage: A Gate-Delay Model for high-Speed CMOS Circuits. DAC 1994:576-580
2623 Chung-Jung Chen, Wu-Shiung Feng: Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation. DAC 1994:581-585
2622 Thomas F. Fox: The Design of High-Performance Microprocessors at Digital. DAC 1994:586-591
2621 Tadahiko Nishimukai: Hitachi-PA/50, SH Series Microcontroller. DAC 1994:592-593
2620 Matthias Schöbinger, Tobias G. Noll: Low Power CMOS Design Strategies. DAC 1994:594-595
2619 Derek L. Beatty, Randal E. Bryant: Formally Verifying a Microprocessor Using a Simulation Methodology. DAC 1994:596-602
2618 Vishal Bhagwati, Srinivas Devadas: Automatic Verification of Pipelined Microprocessors. DAC 1994:603-608
2617 Eric Verlind, Tilman Kolks, Gjalt G. de Jong, Bill Lin, Hugo De Man: A Time Abstraction Method for Efficient Verification of Communicating Systems. DAC 1994:609-614
2616 A. S. Krishnakumar, Kwang-Ting Cheng: On the Computation of the Set of Reachable States of Hybrid Models. DAC 1994:615-621
2615 Tuyen V. Nguyen: Efficient Simulation of Lossy and Dispersive Transmission Lines. DAC 1994:622-627
2614 Monjurul Haque, Ali El-Zein, Salim Chowdhury: A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections. DAC 1994:628-633
2613 Luis Miguel Silveira, Ibrahim M. Elfadel, Jacob White, Moni Chilukuri, Kenneth S. Kundert: An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data. DAC 1994:634-639
2612 Rohini Gupta, Lawrence T. Pillage: OTTER: Optimal Termination of Transmission Lines Excluding Radiation. DAC 1994:640-645
2611 Bernhard M. Riess, Konrad Doll, Frank M. Johannes: Partitioning Very Large Circuits Using Analytical Placement Techniques. DAC 1994:646-651
2610 Charles J. Alpert, Andrew B. Kahng: Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming. DAC 1994:652-657
2609 Lung-Tien Liu, Minshine Shih, Chung-Kuan Cheng: Data Flow Partitioning for Clock Period and Latency Minimization. DAC 1994:658-663
2608 Thang Nguyen Bui, Byung Ro Moon: A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs. DAC 1994:664-669
2607 Jason Cong, Zheng Li, Rajive Bagrodia: Acyclic Multi-Way Partitioning of Boolean Networks. DAC 1994:670-675
2606 Kella Knack, Gordan Hyland, Jim Jasmin, John Frediani, Tom Reiner, Steven Trimberger, Gabriele Saucier: Design Automation Tools for FPGA Design (Panel). DAC 1994:676
2605 Huey-Yih Wang, Robert K. Brayton: Permissible Observability Relations in FSM Networks. DAC 1994:677-683
2604 Timothy Kam, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: A Fully Implicit Algorithm for Exact State Minimization. DAC 1994:684-690
2603 Shankar Krishnamoorthy, Frederic Mailhot: Boolean Matching of Sequential Elements. DAC 1994:691-697
2602 Elizabeth M. Rudnick, Janak H. Patel, Gary S. Greenstein, Thomas M. Niermann: Sequential Circuit Test Generation in a Genetic Algorithm Framework. DAC 1994:698-704
2601 João P. Marques Silva, Karem A. Sakallah: Dynamic Search-Space Pruning Techniques in Path Sensitization. DAC 1994:705-711
2600 Bapiraju Vinnakota, Jason Andrews: Functional Test Generation for FSMs by Fault Extraction. DAC 1994:712-715
2599 Steven Parkes, Prithviraj Banerjee, Janak H. Patel: ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation. DAC 1994:717-721
2598 Peter Dahlgren, Peter Lidén: Modeling of Intermediate Node States in switch-Level Networks. DAC 1994:722-727
2597 Michael G. Xakellis, Farid N. Najm: Statistical Estimation of the Switching Activity in Digital Circuits. DAC 1994:728-733
2596 Bhanu Kapoor: Improving the Accuracy of Circuit Activity Measurement. DAC 1994:734-739
2595 Alfred E. Dunlop: Proceedings of the 30th Design Automation Conference. Dallas, Texas, USA, June 14-18, 1993. DAC 1993
2594 Tam Anh Chu, Narayana Mani, Clement K. C. Leung: An Efficient Critical Race-Free State Assignment Technique for Asynchronous Finite State Machines. DAC 1993:2-6
2593 Cho W. Moon, Robert K. Brayton: Elimination of Dynamic hazards by Factoring. DAC 1993:7-13
2592 Régis Leveugle: Optimized State Assignment of single fault Tolerant FSMs Based on SEC Codes. DAC 1993:14-18
2591 Alice M. Tokarnia: Minimal Shift Counters and Frequency Division. DAC 1993:19-24
2590 Hyunwoo Cho, Gary D. Hachtel, Enrico Macii, Bernard Plessier, Fabio Somenzi: Algorithms for Approximate FSM Traversal. DAC 1993:25-30
2589 Miles Ohlrich, Carl Ebeling, Eka Ginting, Lisa Sather: SubGemini: Identifying SubCircuits using a Fast Subgraph Isomorphism Algorithm. DAC 1993:31-37
2588 Lorenz Ladage, Rainer Leupers: Resistance Extraction using a Routing Algorithm. DAC 1993:38-42
2587 Glenn G. Lai, Donald S. Fussell, D. F. Wong: HV/VH Trees: A New Spatial Data Structure for Fast Region Queries. DAC 1993:43-47
2586 Emil F. Girczyc, Steve Carlson: Increasing Design Quality and Engineering Productivity through Design Reuse. DAC 1993:48-53
2585 Edmund M. Clarke, Kenneth L. McMillan, Xudong Zhao, Masahiro Fujita, J. Yang: Spectral Transforms for Large Boolean Functions with Applications to Technology Mapping. DAC 1993:54-60
2584 Polly Siegel, Giovanni De Micheli, David L. Dill: Automatic Technology Mapping for Generalized Fundamental-Mode Asynchronous Designs. DAC 1993:61-67
2583 Chi-Ying Tsui, Massoud Pedram, Alvin M. Despain: Technology Decomposition and Mapping Targeting Low Power Dissipation. DAC 1993:68-73
2582 Vivek Tiwari, Pranav Ashar, Sharad Malik: Technology Mapping for Lower Power. DAC 1993:74-79
2581 Irith Pomeranz, Sudhakar M. Reddy: INCREDYBLE-TG: INCREmental DYnamic test generation based on LEarning. DAC 1993:80-85
2580 Kwang-Ting Cheng, A. S. Krishnakumar: Automatic Functional Test Generation Using the Extended Finite State Machine Model. DAC 1993:86-91
2579 Jean François Santucci, Anne-Lise Courbis, Norbert Giambiasi: Speed up of Behavioral ATPG using a Heuristic Criterion. DAC 1993:92-96
2578 Akira Motohara, Toshinori Hosokawa, Michiaki Muraoka, Hidetsugu Maekawa, Kazuhiro Kayashima, Yasuharu Shimeki, Seichi Shin: A State Traversal Algorithm Using a State Covariance Matrix. DAC 1993:97-101
2577 Seiji Kajihara, Irith Pomeranz, Kozo Kinoshita, Sudhakar M. Reddy: Cost-Effective Generation of Minimal Test Sets for Stuck-at Faults in Combinational Logic Circuits. DAC 1993:102-106
2576 Prathima Agrawal, Vishwani D. Agrawal, Joan Villoldo: Sequential Circuit Test Generation on a Distributed System. DAC 1993:107-111
2575 Hoon Chang, Jacob A. Abraham: VIPER: An Efficient Vigorously Sensitizable Path Extractor. DAC 1993:112-117
2574 Shiang-Tang Huang, Tai-Ming Parng, Jyuo-Min Shyu: A Polynomial-Time Heuristic Approach to Approximate a Solution to the False Path Problem. DAC 1993:118-122
2573 Masamichi Kawarabayashi, Narendra V. Shenoy, Alberto L. Sangiovanni-Vincentelli: A Verification Technique for Gated Clock. DAC 1993:123-127
2572 William K. C. Lam, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Circuit Delay Models and Their Exact Computation Using Timed Boolean Functions. DAC 1993:128-134
2571 Wen-Ben Jone, Chen-Liang Fang: Timing Optimization By Gate Resizing And Critical Path Identification. DAC 1993:135-140
2570 Kurt Keutzer: What is the Next Big Productivity Boost for Designers? (Panel Abstract). DAC 1993:141
2569 Helmut E. Graeb, Claudia U. Wieser, Kurt Antreich: Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances. DAC 1993:142-147
2568 N. S. Nagaraj: A New Optimizer for Performance Optimization of Analog Integrated Circuits. DAC 1993:148-153
2567 Abhijit Dharchoudhury, Sung-Mo Kang: Performance-Constrained Worst-Case Variability Minimization of VLSI Circuits. DAC 1993:154-158
2566 Edward W. Y. Liu, Henry C. Chang, Alberto L. Sangiovanni-Vincentelli: Analog System Verification in the Presence of Parasitics Using Behavioral Simulation. DAC 1993:159-163
2565 Jonathan Rose: Logic Emulation: A Niche or a Future Standard for Design Verification? (Panel Abstract). DAC 1993:164
2564 Satyamurthy Pullela, Noel Menezes, Lawrence T. Pillage: Reliable Non-Zero Skew Clock Trees Using Wire Width Optimization. DAC 1993:165-170
2563 Andrew Lim, Siu-Wing Cheng, Ching-Ting Wu: Performance Oriented Rectilinear Steiner Trees. DAC 1993:171-176
2562 Xianlong Hong, Tianxiong Xue, Ernest S. Kuh, Chung-Kuan Cheng, Jin Huang: Performance-Driven Steiner Tree Algorithm for Global Routing. DAC 1993:177-181
2561 Kenneth D. Boese, Andrew B. Kahng, Gabriel Robins: High-Performance Routing Trees With Identified Critical Sinks. DAC 1993:182-187
2560 Ing-Yi Chen, Geng-Lin Chen, Fredrick J. Hill, Sy-Yen Kuo: The Sea-of-Wires Array Aynthesis System. DAC 1993:188-193
2559 Ranga Vemuri, Paddy Mamtora, Praveen Sinha, Nand Kumar, Jayanta Roy, Raghu Vutukuru: Experiences in Functional Validation of a High Level Synthesis System. DAC 1993:194-201
2558 Nam Sung Woo, Jaeseok Kim: An Efficient Method of Partitioning Circuits for Multiple-FPGA Implementation. DAC 1993:202-207
2557 Prashant Sawkar, Donald E. Thomas: Performance Directed Technology Mapping for Look-Up Table Based FPGAs. DAC 1993:208-212
2556 Jason Cong, Yuzheng Ding: On Area/Depth Trade-off in LUT-Based FPGA Technology Mapping. DAC 1993:213-218
2555 Mahesh Mehendale: MIM: Logic Module Independent Technology Mapping for Design and Evaluation of Antifuse-based FPGAs. DAC 1993:219-223
2554 Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Sequential Synthesis for Table Look Up Programmable Gate Arrays. DAC 1993:224-229
2553 Hirendu Vaishnav, Massoud Pedram: Routability-Driven Fanout Optimization. DAC 1993:230-235
2552 Vivek Chickermane, Elizabeth M. Rudnick, Prithviraj Banerjee, Janak H. Patel: Non-Scan Design-for-Testability Techniques for Sequential Circuits. DAC 1993:236-241
2551 Rajagopalan Srinivasan, Sandeep K. Gupta, Melvin A. Breuer: An Efficient Partitioning Strategy for Pseudo-Exhaustive Testing. DAC 1993:242-248
2550 Dimitrios Kagaris, Spyros Tragoudas: Partial Scan with Retiming. DAC 1993:249-254
2549 Prashant S. Parikh, Miron Abramovici: A Cost-Based Approach to Partial Scan. DAC 1993:255-259
2548 Yusuke Matsunaga, Patrick C. McGeer, Robert K. Brayton: On Computing the Transitive Closure of a State Transition Relation. DAC 1993:260-265
2547 Alan J. Hu, David L. Dill: Reducing BDD Size by Exploiting Functional Dependencies. DAC 1993:266-271
2546 Shin-ichi Minato: Zero-Suppressed BDDs for Set Manipulation in Combinatorial Problems. DAC 1993:272-277
2545 Rachel Y. W. Lau, Hilary J. Kahn: Information Modelling of EDIF. DAC 1993:278-283
2544 Stephen R. Pollock: Life Expectancy of Standards (Panel Abstract). DAC 1993:284
2543 Mehrdad Nourani, Christos A. Papachristou: A Layout Estimation Algorithm for RTL Datapaths. DAC 1993:285-291
2542 Tien-Chien Lee, Niraj K. Jha, Wayne Wolf: Behavioral Synthesis of Highly Testable Data Paths under the Non-Scan and Partial Scan Environments. DAC 1993:292-297
2541 Taewhan Kim, C. L. Liu: Utilization of Multiport Memories in Data Path Synthesis. DAC 1993:298-302
2540 Debabrata Ghosh, S. K. Nandy, P. Sadayappan, K. Parthasarathy: Architectural Synthesis of Performance-Driven Multipliers with Accumulator Interleaving. DAC 1993:303-307
2539 Wayne Wolf: Embedded Systems and Hardware-Software Co-Design: Panacea or Pandora's Box? (Panel Abstract). DAC 1993:308
2538 Rajmohan Rajaraman, D. F. Wong: Optimal Clustering for Delay Minimization. DAC 1993:309-314
2537 Roman Kuznar, Franc Brglez, Krzysztof Kozminski: Cost Minimization of Partitions into Multiple Devices. DAC 1993:315-320
2536 Sudip Nag, Kaushik Roy: Iterative Wirability and Performance Improvement for FPGAs. DAC 1993:321-325
2535 Pak K. Chan, Martine D. F. Schlag, Jason Y. Zien: On Routability Prediction for Field-Programmable Gate Arrays. DAC 1993:326-330
2534 Ralph D. Nurnberger: The Clinton/Gore Technology Policies. DAC 1993:331-335
2533 Haigeng Wang, Nikil D. Dutt, Alexandru Nicolau, Kai-Yeung Siu: High-Level Synthesis of Scalable Architectures for IIR Filters using Multichip Modules. DAC 1993:336-342
2532 Abhijit Chatterjee, Rabindra K. Roy: An Architectural Transformation Program for Optimization of Digital Systems by Multi-Level Decomposition. DAC 1993:343-348
2531 Alok Sharma, Rajiv Jain: InSyn: Integrated Scheduling for DSP Applications. DAC 1993:349-354
2530 Alok Sharma, Rajiv Jain: Estimating Architectural Resources and Performance for High-Level Synthesis Applications. DAC 1993:355-360
2529 Bradley S. Carlson, C. Y. Roger Chen: Performance Enhancement of CMOS VLSI Circuits by Transistor Reordering. DAC 1993:361-366
2528 Dah-Cherng Yuan, Lawrence T. Pillage, Joseph T. Rahmeh: Evaluation of Parts by Mixed-Level DC-Connected Components in Logic Simulation. DAC 1993:367-372
2527 Benoit A. Gennart: Comparative Design Validation Based on Event Pattern Mappings. DAC 1993:373-378
2526 Georgios I. Stamoulis, Ibrahim N. Hajj: Improved Techniques for Probabilistic Simulation Including Signal Correlation Effects. DAC 1993:379-383
2525 Harish Kriplani, Farid N. Najm, Ping Yang, Ibrahim N. Hajj: Resolving Signal Correlations for Estimating Maximum Currents in CMOS Combinational Circuits. DAC 1993:384-388
2524 Cyrus Bamji, Ravi Varadarajan: MSTC: A Method for Identifying Overconstraints during Hierarchical Compaction. DAC 1993:389-394
2523 So-Zen Yao, Chung-Kuan Cheng, Debaprosad Dutt, Surendra Nahar, Chi-Yuan Lo: Cell-Based Hierarchical Pitchmatching Compaction Using Minimal LP. DAC 1993:395-400
2522 Peichen Pan, Sai-keung Dong, C. L. Liu: Optimal Graph Constraint Reduction for Symbolic Layout Compaction. DAC 1993:401-406
2521 Joseph Dao, Nobu Matsumoto, Tsuneo Hamai, Chusei Ogawa, Shojiro Mori: A Compaction Method for Full Chip VLSI Layouts. DAC 1993:407-412
2520 Viraphol Chaiyakul, Daniel Gajski, Loganath Ramachandran: High-Level Transformations for Minimizing Syntactic Variances. DAC 1993:413-418
2519 Christos A. Papachristou, Haidar Harmanani, Mehrdad Nourani: An Approach for Redesigning in Data Path Synthesis. DAC 1993:419-423
2518 Andrew Seawright, Forrest Brewer: High-Level Symbolic Construction Technique for High Performance Sequential Synthesis. DAC 1993:424-428
2517 Ramesh Karri, Alex Orailoglu: High-Level Synthesis of Fault-Secure Microarchitectures. DAC 1993:429-433
2516 Manjote S. Haworth, William P. Birmingham: Towards Optimal System-Level Design. DAC 1993:434-438
2515 Irith Pomeranz, Sudhakar M. Reddy, Prasanti Uppaluri: NEST: A Non-Enumerative Test Generation Method for Path Delay Faults in Combinational Circuits. DAC 1993:439-445
2514 William K. C. Lam, Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Delay Fault Coverage and Performance Tradeoffs. DAC 1993:446-452
2513 Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell: Design for Testability for Path Delay faults in Sequential Circuits. DAC 1993:453-457
2512 Brian Chess, Tracy Larrabee: Bridge Fault simulation strategies for CMOS integrated Circuits. DAC 1993:458-462
2511 June-Kyung Rho, Fabio Somenzi, Carl Pixley: Minimum Length Synchronizing Sequences of Finite State Machine. DAC 1993:463-468
2510 Jeffrey J. Joyce, Carl-Johan H. Seger: Linking BDD-Based Symbolic Evaluation to Interactive Theorem-Proving. DAC 1993:469-474
2509 Ramin Hojati, Thomas R. Shiple, Robert K. Brayton, Robert P. Kurshan: A Unified Approach to Language Containment and Fair CTL Model Checking. DAC 1993:475-481
2508 William S. Johnson: Are EDA Platform Preferences About to Shift? (Panel Abstract). DAC 1993:482
2507 Srimat T. Chakradhar, Sujit Dey, Miodrag Potkonjak, Steven G. Rothweiler: Sequential Circuit Delay optimization Using Global Path Delays. DAC 1993:483-489
2506 Narendra V. Shenoy, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Resynthesis of Multi-Phase Pipelines. DAC 1993:490-496
2505 Marios C. Papaefthymiou, Keith H. Randall: TIM: A Timing Package for Two-Phase, Level-Clocked Circuitry. DAC 1993:497-502
2504 Pi-Yu Chung, Yi-Min Wang, Ibrahim N. Hajj: Diagnosis and Correction of Logic Design Errors in Digital Circuits. DAC 1993:503-508
2503 Naveena Nagi, Abhijit Chatterjee, Jacob A. Abraham: DRAFTS: Discretized Analog Circuit Fault Simulator. DAC 1993:509-514
2502 Wolfgang Meyer, Raul Camposano: Fast Hierarchical Multi-Level Fault Simulation of Sequential Circuits with Switch-Level Accuracy. DAC 1993:515-519
2501 Sreejit Chakravarty, Yiming Gong: An Algorithm for Diagnosing Two-Line Bridging Faults in Combinational Circuits. DAC 1993:520-524
2500 Tsu-chang Lee: A Bounded 2D Contour Searching Algorithm for Floorplan Design with Arbitrarily Shaped Rectilinear and Soft Modules. DAC 1993:525-530
2499 Takeo Hamada, Chung-Kuan Cheng, Paul M. Chau: Prime: A Timing-Driven Placement Tool using A Piecewise Linear Resistive Network Approach. DAC 1993:531-536
2498 Jun Dong Cho, Majid Sarrafzadeh: A Nuffer Distribution Algorithm for High-Speed Clock Routing. DAC 1993:537-543
2497 Masato Mogaki, Yoichi Shiraishi, Mitsuyuki Kimura, Tetsuro Hino: Cooperative Approach to a Practical Analog LSI Layout System. DAC 1993:544-549
2496 Gopi Ganapathy, Jacob A. Abraham: Selective Pseudo Scan: Combinational ATPG with Reduced Scan in a Full Custom RISC Microprocessor. DAC 1993:550-555
2495 Kenneth W. Wan, Roshan A. Gidwani: ABLE: AMD Backplane for Layout Engines. DAC 1993:556-560
2494 Steven G. Duvall: Practical Statistical Design of Complex Integrated Circuit Products. DAC 1993:561-565
2493 Liang-Fang Chao, Andrea S. LaPaugh, Edwin Hsing-Mean Sha: Rotation Scheduling: A Loop Pipelining Algorithm. DAC 1993:566-572
2492 Zia Iqbal, Miodrag Potkonjak, Sujit Dey, Alice C. Parker: Critical Path Minimization Using Retiming and Algebraic Speed-Up. DAC 1993:573-577
2491 S. H. Huang, Y. L. Jeang, C. T. Hwang, Y. C. Hsu, J. F. Wang: A Tree-Based Scheduling Algorithm for Control-Dominated Circuits. DAC 1993:578-582
2490 Richard J. Cloutier, Donald E. Thomas: Synthesis of Pipelined Instruction Set Processors. DAC 1993:583-588
2489 Michael C. McFarland: Military to Commercial Conversion: Is it Necessary, Is it Practical, Is it Possible? (Panel Abstract). DAC 1993:589
2488 Kei-Yong Khoo, Jason Cong: An Efficient Multilayer MCM Router Based on Four-Via Routing. DAC 1993:590-595
2487 Jin Huang, Xianlong Hong, Chung-Kuan Cheng, Ernest S. Kuh: An Efficient Timing-Driven Global Routing Algorithm. DAC 1993:596-600
2486 Forbes D. Lewis, Wang Chia-Chi Pong: A Negative Reinforcement Method for PGA Routing. DAC 1993:601-605
2485 Jason Cong, Kwok-Shing Leung, Dian Zhou: Performance-Driven Interconnect Design Based on Distributed RC Delay Model. DAC 1993:606-611
2484 Masato Edahiro: A Clustering-Based Optimization Algorithm in Zero-Skew Routings. DAC 1993:612-616
2483 Ronald Collett: Multi-vendor Tool Integration Experiences (Panel Abstract). DAC 1993:617
2482 Patrick C. McGeer, Jagesh V. Sanghavi, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Espresso-Signature: A New Exact Minimizer for Logic Functions. DAC 1993:618-624
2481 Olivier Coudert, Jean Christophe Madre, Henri Fraisse: A New Viewpoint on Two-Level Logic Minimization. DAC 1993:625-630
2480 Maurizio Damiani, Jerry Chih-Yuan Yang, Giovanni De Micheli: Optimization of Combinational Logic Circuits Based on Compatible Gates. DAC 1993:631-636
2479 Hans Eveking, Stefan Höreth: Optimization and Resynthesis of Complex Data-Paths. DAC 1993:637-641
2478 Yung-Te Lai, Massoud Pedram, Sarma B. K. Vrudhula: BDD Based Decomposition of Logic Functions with Application to FPGA Synthesis. DAC 1993:642-647
2477 Peter R. Sutton, Jay B. Brockman, Stephen W. Director: Design Management Using Dynamically Defined Flows. DAC 1993:648-653
2476 Mário J. Silva, Randy H. Katz: Active Documentation: A New Interface for VLSI Design. DAC 1993:654-660
2475 Ram Mandayam, Ranga Vemuri: Performance Specification Using Attributed Grammars. DAC 1993:661-667
2474 Cristian A. Giumale, Hilary J. Kahn: An Information Model of Time. DAC 1993:668-672
2473 Yehuda Kra: A Cross-Debugging Method for Hardware/Software Co-design Environments. DAC 1993:673-677
2472 Mattan Kamon, Michael J. Tsuk, Jacob White: FastHenry: A Multipole-Accelerated 3-D Inductance Extraction Program. DAC 1993:678-683
2471 Tai-Yu Chou, Jay Cosentino, Zoltan J. Cendes: High-Speed Interconnect Modeling and High-Accuracy Simulation Using SPICE and Finite Element Methods. DAC 1993:684-690
2470 Mysore Sriram, Sung-Mo Kang: Fast Approximation of the Transient Response of Lossy Transmision Line Trees. DAC 1993:691-696
2469 Monjurul Haque, Salim Chowdhury: Analysis and Reliable Design of ECL Circuits with Distributed RLC Interconnections. DAC 1993:697-701
2468 Hansruedi Heeb, Saila Ponnapalli, Albert E. Ruehli: Frequency Domain Microwave Modeling Using Retarded Partial Element Equivalent Circuits. DAC 1993:702-706
2467 Valery Yarnikh: The State of CAD and VLSI in Russia. DAC 1993:707-708
2466 Yuri Tatarnikov: The State of VHDL in Russia. DAC 1993:709-711
2465 Alexander Birger: The State of Simulation in Russia. DAC 1993:712-715
2464 Valery M. Mikhov: The State of EDA in Russian Universities. DAC 1993:716-719
2463 Andrew T. Yang, Yu Liu, Jack T. Yao, R. R. Daniels: An Efficient Non-Quasi-Static Diode Model for Circuit Simulation. DAC 1993:720-725
2462 Haifang Liao, Wayne Wei-Ming Dai, Rui Wang, Fung-Yuel Chang: S-Parameter Based Macro Model of Distributed-Lumped Networks Using Exponentially Decayed Polynomial Function. DAC 1993:726-731
2461 Eli Chiprout, Michel S. Nakhla: Addressing High-Speed Interconnect Issues in Asymptotic Waveform Evaluation. DAC 1993:732-736
2460 Chandramouli Visweswariah, Jalal A. Wehbeh: Incremental Event-Driven Simulation of Digital FET Circuits. DAC 1993:737-741
2459 John A. Darringer: Where in the World Should CAD Software be Made? (Panel Abstract). DAC 1993:742
2458 Charles J. Alpert, Andrew B. Kahng: Geometric Embeddings for Faster and Better Multi-Way Netlist Partitioning. DAC 1993:743-748
2457 Pak K. Chan, Martine D. F. Schlag, Jason Y. Zien: Spectral K-Way Ratio-Cut Partitioning and Clustering. DAC 1993:749-754
2456 Jason Cong, M'Lissa Smith: A Parallel Bottom-Up Clustering Algorithm with Applications to Circuit Partitioning in VLSI Design. DAC 1993:755-760
2455 Minshine Shih, Ernest S. Kuh: Quadratic Boolean Programming for Performance-Driven System Partitioning. DAC 1993:761-765
2454 Romesh Wadhwani: The Key to EDA Results: Component & Library Management (Panel Abstract). DAC 1993:766
2453 Daniel G. Schweikert: Proceedings of the 29th Design Automation Conference, Anaheim, California, USA, June 8-12, 1992. DAC 1992
2452 Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj: Maximum Current Estimation in CMOS Circuits. DAC 1992:2-7
2451 Yun-Cheng Ju, Resve A. Saleh: Incremental Circuit Simulation Using Waveform Relaxation. DAC 1992:8-11
2450 T. A. Johnson, Albert E. Ruehli: Parallel Waveform Relaxation of Circuits with Global Feedback Loops. DAC 1992:12-15
2449 Kwang-Ting Cheng, Hi-Keung Tony Ma: On the Over-Specification Problem in Sequential ATPG Algorithms. DAC 1992:16-21
2448 Miron Abramovici, Krishna B. Rajan, David T. Miller: Freeze!: A New Approach for Testing Sequential Circuits. DAC 1992:22-25
2447 Kuen-Jong Lee, Charles Njinda, Melvin A. Breuer: SWiTEST: A Switch Level Test Generation System for CMOS Combinational Circuits. DAC 1992:26-29
2446 Andisheh Sarabi, Marek A. Perkowski: Fast Exact and Quasi-Minimal Minimization of Highly Testable Fixed-Polarity AND/XOR Canonical Networks. DAC 1992:30-35
2445 Olivier Coudert, Jean Christophe Madre: Implicit and Incremental Computation of Primes and Essential Primes of Boolean Functions. DAC 1992:36-39
2444 Bill Lin, Olivier Coudert, Jean Christophe Madre: Symbolic Prime Generation for Multiple-Valued Functions. DAC 1992:40-44
2443 Dwight D. Hill, Ewald Detjens: FPGA Design Principles (A Tutorial). DAC 1992:45-46
2442 Jason Cong, Lars W. Hagen, Andrew B. Kahng: Net Partitions Yield Better Module Partitions. DAC 1992:47-52
2441 Minshine Shih, Ernest S. Kuh, Ren-Song Tsay: Performance-Driven System Partitioning on Multi-Chip Modules. DAC 1992:53-56
2440 Takeo Hamada, Chung-Kuan Cheng, Paul M. Chau: A Wire Length Estimation Technique Utilizing Neighborhood Density Equations. DAC 1992:57-61
2439 Ting-Chi Wang, D. F. Wong: A Graph Theoretic Technique to Speed up Floorplan Area Optimization. DAC 1992:62-68
2438 Susmita Sur-Kolay, Bhargab B. Bhattacharya: Canonical Embedding of Rectangular Duals with Applications to VLSI Floorplanning. DAC 1992:69-74
2437 Jaijeet S. Roychowdhury, A. Richard Newton, Donald O. Pederson: Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time. DAC 1992:75-80
2436 Shen Lin, Ernest S. Kuh: Transient Simulation of Lossy Interconnect. DAC 1992:81-86
2435 Vivek Raghavan, J. Eric Bracken, Ronald A. Rohrer: AWESpice: A General Tool for the Accurate and Efficient Simulation of Interconnect Problems. DAC 1992:87-92
2434 David D. Ling, S. Kim, J. White: A Boundary-Element Approach to Transient simulation of Three-Dimensional Integrated Circuit Interconnect. DAC 1992:93-98
2433 Mehrdad Nourani, Christos A. Papachristou: Move Frame Scheduling and Mixed Scheduling-Allocation for the Automated Synthesis of Digital Systems. DAC 1992:99-105
2432 Minjoong Rim, Rajiv Jain: Representing Conditional Branches for High-Level Synthesis Applications. DAC 1992:106-111
2431 Kazutoshi Wakabayashi, Hirohito Tanaka: Global Scheduling Independent of Control Dependencies Based on Condition Vectors. DAC 1992:112-115
2430 Catherine H. Gebotys: Optimal Scheduling and Allocation of Embedded VLSI Chips. DAC 1992:116-119
2429 Minjoong Rim, Rajiv Jain, Renato De Leone: Optimal Allocation and Binding in High-Level Synthesis. DAC 1992:120-123
2428 Werner Geurts, Francky Catthoor, Hugo De Man: Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing. DAC 1992:124-127
2427 Peter Hillen: Is Technology-Independent Design Really Practical? (Panel Abstract). DAC 1992:128
2426 David Becker, Raj K. Singh, Stephen G. Tell: An Engineering Environment for Hardware/Software Co-Simulation. DAC 1992:129-134
2425 Ing-Jer Huang, Alvin M. Despain: High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers. DAC 1992:135-140
2424 Sungho Kim, Prithviraj Banerjee, Vivek Chickermane, Janak H. Patel: APT: An Area-Performance-Testability Driven Placement Algorithm. DAC 1992:141-146
2423 Tong Gao, Pravin M. Vaidya, C. L. Liu: A Performance Driven Macro-Cell Placement Algorithm. DAC 1992:147-152
2422 Rung-Bin Lin, Eugene Shragowitz: Fuzzy Logic Approach to Placement Problem. DAC 1992:153-158
2421 Debashis Bhattacharya, Prathima Agrawal, Vishwani D. Agrawal: Delay Fault Test Generation for Scan/Hold Circuits Using Boolean Expressions. DAC 1992:159-164
2420 Tapan J. Chakraborty, Vishwani D. Agrawal, Michael L. Bushnell: Delay Fault Models and Test Generation for Random Logic Sequential Circuits. DAC 1992:165-172
2419 Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Equivalence of Robust Delay-Fault and Single Stuck-Fault Test Generation. DAC 1992:173-176
2418 Irith Pomeranz, Sudhakar M. Reddy: At-Speed Delay Testing of Synchronous Sequential Circuits. DAC 1992:177-181
2417 Wayne Wolf, Andrés Takach, Chun-Yao Huang, Richard Manno, Ephrem Wu: The Princeton University Behavioral Synthesis System. DAC 1992:182-187
2416 A. Stoll, Peter Duzy: High-Level Synthesis from VHDL with Exact Timing Constraints. DAC 1992:188-193
2415 Andrew Seawright, Forrest Brewer: Synthesis from Production-Based Specifications. DAC 1992:194-199
2414 Ronald Collet: Which ASIC Technology Will Dominate the 1990's (Panel Abstract). DAC 1992:200
2413 Eli Chiprout, Michel S. Nakhla: Generalized Moment-Matching Methods for Transient Analysis of Interconnect Networks. DAC 1992:201-206
2412 Demos F. Anastasakis, Nanda Gopal, Seok-Yoon Kim, Lawrence T. Pillage: On the Stability of Moment-Matching Approximations in Asymptotic Waveform Evaluation. DAC 1992:207-212
2411 John Y. Lee, Ronald A. Rohrer: AWEsymbolic: Compiled Analysis of Linear(ized) Circuits using Asymptotic Waveform Evaluation. DAC 1992:213-218
2410 Frank Vahid, Daniel Gajski: Specification Partitioning for System Design. DAC 1992:219-224
2409 Rajesh K. Gupta, Claudionor José Nunes Coelho Jr., Giovanni De Micheli: Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components. DAC 1992:225-230
2408 Yung-Hua Hung, Alice C. Parker: High-Level Synthesis with Pin Constraints for Multiple-Chip Designs. DAC 1992:231-234
2407 D. Sreenivasa Rao, Fadi J. Kurdahi: Partitioning by Regularity Extraction. DAC 1992:235-238
2406 Meng-Lin Yu, P. A. Subrahmanyam: A Path-Oriented Approach for Reducing Hazards in Asynchronous Designs. DAC 1992:239-244
2405 Alexander Saldanha, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Circuit Structure Relations to Redundancy and Delay: The KMS Algorithm Revisited. DAC 1992:245-248
2404 Hsi-Chuan Chen, David Hung-Chang Du, Siu-Wing Cheng: Circuit Enhancement by Eliminating Long False Paths. DAC 1992:249-252
2403 Abhijit Ghosh, Srinivas Devadas, Kurt Keutzer, Jacob White: Estimation of Average Switching Activity in Combinational and Sequential Circuits. DAC 1992:253-259
2402 William Lattin: Why Data Models Will Become the Fastest Growing Segment of the EDA Market (Panel Abstract). DAC 1992:260
2401 Jaushin Lee, Janak H. Patel: Hierarchical Test Generation under Intensive Global Functional Constraints. DAC 1992:261-266
2400 Jean François Santucci, Gérard Dray, Norbert Giambiasi, Marc Boumédine: A Methodology to Reduce the Computational Cost of Behavioral Test Pattern Generation. DAC 1992:267-272
2399 Praveen Vishakantaiah, Jacob A. Abraham, Magdy S. Abadir: Automatic Test Knowledge Extraction from VHDL (ATKET). DAC 1992:273-278
2398 Ganesh Krishnamoorthy, John A. Nestor: Data Path Allocation using an Extended Binding Model. DAC 1992:279-284
2397 Brent Gregory, Don MacMillen, Dennis Fogg: ISIS: A System for Performance Driven Resource Sharing. DAC 1992:285-290
2396 Elke A. Rundensteiner, Daniel Gajski: Functional Synthesis Using Area and Delay Optimization. DAC 1992:291-296
2395 Rick Potter: Why it doesn't work for CAD (Panel Abstract). DAC 1992:297
2394 Gerry Langeler: Directions to Watch in Design Technology (Tutorial Abstract). DAC 1992:298
2393 Pradeep Batra, David Cooke: Hcompare: A Hierarchical Netlist Comparison Program. DAC 1992:299-304
2392 Georg Peltz: An Interpreter for General Netlist Design Rule Checking. DAC 1992:305-310
2391 Cyrus Bamji, Ravi Varadarajan: Hierarchical Pitchmatching Compaction Using Minimum Design. DAC 1992:311-317
2390 David G. Boyer: Process Independent Constraint Graph Compaction. DAC 1992:318-322
2389 Wonjong Kim, Joohack Lee, Hyunchul Shin: A New Hierarchical Layout Compactor Using Simplified Graph Models. DAC 1992:323-326
2388 Dong-Ho Lee, Sudhakar M. Reddy: On Efficient Concurrent Fault Simulation for Synchronous Sequential Circuits. DAC 1992:327-331
2387 Soumitra Bose, Prathima Agrawal: Concurrent Fault Simulation of Logic Gates and Memory Blocks on Message Passing Multicomputers. DAC 1992:332-335
2386 Hyung Ki Lee, Dong Sam Ha: HOPE: An Efficient Parallel Fault Simulator for Synchronous Sequential Circuits. DAC 1992:336-340
2385 Amitava Majumdar, Sarma Sastry: On the Distribution of Fault Coverage and Test length in Random Testing of Combinational Circuits. DAC 1992:341-346
2384 Ken Kubiak, Steven Parkes, W. Kent Fuchs, Resve A. Saleh: Exact Evaluation of Diagnostic Test Resolution. DAC 1992:347-352
2383 Sreejit Chakravarty, Minsheng Liu: Algorithms for Current Monitor Based Diagnosis of Bridging and Leakage Faults. DAC 1992:353-356
2382 Patrick Girard, Christian Landrault, Serge Pravossoudovitch: A Novel Approach to Delay-Fault Diagnosis. DAC 1992:357-360
2381 Kevin Chung, Jonathan Rose: TEMPT: Technology Mapping for the Exploration of FPGA Architectures with Hard-Wired Connections. DAC 1992:361-367
2380 Prashant Sawkar, Donald E. Thomas: Area and Delay Mapping for Table-Look-Up Based Field Programmable Gate Arrays. DAC 1992:368-373
2379 Ulf Schlichtmann, Franc Brglez, Michael Hermann: Characterization of Boolean Functions for Rapid Matching in FPGA Technology Mapping. DAC 1992:374-379
2378 Rajeev Murgai, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: An Improved Synthesis Algorithm for Multiplexor-Based PGA's. DAC 1992:380-386
2377 Patrick M. Hefferan, Steve Sapiro: Acquiring and Maintaining State-of-the-Art DA Systems. DAC 1992:387-392
2376 Ichiang Lin, John A. Ludwig, Kwok Eng: Analyzing Cycle Stealing on Synchronous Circuits with Level-Sensitive Latches. DAC 1992:393-398
2375 Thomas G. Szymanski: Computing Optimal Clock Schedules. DAC 1992:399-404
2374 Narendra V. Shenoy, Kanwar Jit Singh, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: On the Temporal Equivalence of Sequential Circuits. DAC 1992:405-409
2373 Tod Amon, Gaetano Borriello: An Approach to Symbolic Timing Verification. DAC 1992:410-413
2372 Benoit A. Gennart, David C. Luckham: Validating Discrete Event Simulations Using Event Pattern Mappings. DAC 1992:414-419
2371 Yun Sik Lee, Peter M. Maurer: Two New Techniques for Compiled Multi-Delay Logic Simulation. DAC 1992:420-423
2370 Larry G. Jones: Zero Delay versus Positive Delay in an Incremental Switch-Level Simulator. DAC 1992:424-427
2369 Fumiyasu Hirose: Performance Evaluation of an Event-Driven Logic Simulation Machine. DAC 1992:428-431
2368 D. A. Zein, O. P. Engel, Gary S. Ditlow: HLSIM - A New Hierarchical Logic Simulator and Netlist Converter. DAC 1992:432-437
2367 Wen-Jun Hsu, Wen-Zen Shen: Coalgebraic Division for Multilevel Logic Synthesis. DAC 1992:438-442
2366 Kuang-Chien Chen, Masahiro Fujita: Efficient Sum-to-One Subsets Algorithm for Logic Optimization. DAC 1992:443-448
2365 Abdul A. Malik: Optimization of Primitive Gate Networks Using Multiple Output Two-Level Minimization. DAC 1992:449-453
2364 Michael J. Batek, John P. Hayes: Test-Set Preserving Logic Transformations. DAC 1992:454-458
2363 Ronald Collet: Design and Integration Services (Panel Abstract). DAC 1992:459
2362 Albert E. Ruehli, Hansruedi Heeb: Challenges and Advances in Electrical Interconnect Analysis. DAC 1992:460-465
2361 Paul D. Franzon, Slobodan Simovich, Michael B. Steer, Mark Basel, Sharad Mehrotra, Tom Mills: Tools to Aid in Wiring Rule Generation for High Speed Interconnects. DAC 1992:466-471
2360 Norman H. Chang, Keh-Jeng Chang, John Leo, Ken Lee, Soo-Young Oh: IPDA: Interconnect Performance Design Assistant. DAC 1992:472-477
2359 Wing Ning Li, Andrew Lim, Prathima Agrawal, Sartaj Sahni: On the Circuit Implementation Problem. DAC 1992:478-483
2358 David S. Kung, Robert F. Damiano, Theresa A. Nix, David J. Geiger: BDDMAP: A Technology Mapper Based on a New Covering Algorithm. DAC 1992:484-487
2357 John P. Fishburn: LATTIS: An Iterative Speedup Heuristic for Mapped Logic. DAC 1992:488-491
2356 Kamal Chaudhary, Massoud Pedram: A Near Optimal Algorithm for Technology Mapping Minimizing Area under Delay Constraints. DAC 1992:492-498
2355 Arny Goldfein: Why is Today's CAD Inadequate for Designing Tomorrow's Computers (Panel Abstract). DAC 1992:499
2354 Margarida F. Jacome, Stephen W. Director: Design Process Management for CAD Frameworks. DAC 1992:500-505
2353 Robert Beggs, John Sawaya, Catharine Ciric, Julius Etzl: Automated Design Decision Support System. DAC 1992:506-511
2352 Iksoo Pyo, Ching-Long Su, Ing-Jer Huang, Kuo-Rueih Pan, Yong-Seon Koh, Chi-Ying Tsui, Hsu-Tsun Chen, Gino Cheng, Shihming Liu, Shiqun Wu, Alvin M. Despain: Application-Driven Design Automation for Microprocessor Design. DAC 1992:512-517
2351 Ting-Hai Chao, Yu-Chin Hsu, Jan-Ming Ho: Zero Skew Clock Net Routing. DAC 1992:518-523
2350 Takashi Mitsuhashi, Ernest S. Kuh: Power and Ground Network Topology Optimization for Cell Based VLSIs. DAC 1992:524-529
2349 Xianlong Hong, Jin Huang, Chung-Kuan Cheng, Ernest S. Kuh: FARM: An Efficient Feed-Through Pin Assignment Algorithm. DAC 1992:530-535
2348 Jon Frankle: Iterative and Adaptive Slack Allocation for Performance-Driven Layout and FPGA Routing. DAC 1992:536-542
2347 Siu-Wing Cheng, Hsi-Chuan Chen, David Hung-Chang Du, Andrew Lim: The Role of Long and Short Paths in Circuit Performance Optimization. DAC 1992:543-548
2346 Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert Wang: Certified Timing Verification and the Transition Delay of a Logic Circuit. DAC 1992:549-555
2345 Maurizio Damiani, Giovanni De Micheli: Recurrence Equations and the Optimization of Synchronous Logic Circuits. DAC 1992:556-561
2344 Srimat T. Chakradhar, Suman Kanjilal, Vishwani D. Agrawal: Finite State Machine Synthesis with Fault Tolerant Test Function. DAC 1992:562-567
2343 Luciano Lavagno, Cho W. Moon, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Solving the State Assignment Problem for Signal Transition Graphs. DAC 1992:568-572
2342 Irith Pomeranz, Kwang-Ting Cheng: State Assignment Using Input/Output Functions. DAC 1992:573-577
2341 L. Lanzo: Frameworks - User's Perspective (Panel Abstract). DAC 1992:578
2340 Sung-Chuan Fang, Wu-Shiung Feng, Shian-Lang Lee: A New Efficient Approach to Multilayer Channel Routing Problem. DAC 1992:579-584
2339 Takashi Fujii, Yoko Mima, Tsuneo Matsuda, Takeshi Yoshimura: A Multi-Layer Channel Router with New Style of Over-the-Cell Routing. DAC 1992:585-588
2338 Tai-Tsung Ho: New Models for Four- and Five-Layer Channel Routing. DAC 1992:589-593
2337 Cliff Yungchin Hou, C. Y. Roger Chen: A Pin Permutation Algorithm for Improving Over-the-Cell Channel Routing. DAC 1992:594-599
2336 Sivakumar Natarajan, Naveed A. Sherwani, Nancy D. Holmes, Majid Sarrafzadeh: Over-the-Cell Channel Routing for High Performance Circuits. DAC 1992:600-603
2335 Bo Wu, Naveed A. Sherwani, Nancy D. Holmes, Majid Sarrafzadeh: Over-the-Cell Routers for New Cell Model. DAC 1992:604-607
2334 Yung-Te Lai, Sarma Sastry: Edge-Valued Binary Decision Diagrams for Multi-Level Hierarchical Verification. DAC 1992:608-613
2333 Gianpiero Cabodi, Paolo Camurati, Fulvio Corno, Silvano Gai, Paolo Prinetto, Matteo Sonza Reorda: A New Model for Improving symbolic Product Machine Traversal. DAC 1992:614-619
2332 Carl Pixley, Seh-Woong Jeong, Gary D. Hachtel: Exact Calculation of Synchronization Sequences Based on Binary Decision Diagrams. DAC 1992:620-623
2331 M. Ray Mercer, Rohit Kapur, Don E. Ross: Functional Approaches to Generating Orderings for Efficient Symbolic Representations. DAC 1992:624-627
2330 June-Kyung Rho, Fabio Somenzi: Inductive Verification of Iterative Systems. DAC 1992:628-633
2329 Yew-Hong Leong, William P. Birmingham: The Automatic Generation of Bus-Interface Models. DAC 1992:634-637
2328 Usha Prabhu, Barry M. Pangrle: Superpipelined Control and Data Path Synthesis. DAC 1992:638-643
2327 Rajiv Dutta, Jayanta Roy, Ranga Vemuri: Distributed Design-Space Exploration for High-Level Synthesis Systems. DAC 1992:644-650
2326 Ruchir Puri, Jun Gu: An Efficient algorithm for Microword Length Minimization. DAC 1992:651-656
2325 Reinaldo A. Bergamaschi, Donald Lobo, Andreas Kuehlmann: Control Optimization in High-Level Synthesis Using Behavioral Don't Cares. DAC 1992:657-661
2324 Ramesh Karri, Alex Orailoglu: Transformation-Based High-Level Synthesis of Fault-Tolerant ASICs. DAC 1992:662-665
2323 Hilary J. Kahn, Richard Goldman: The Electronic Design Interchange Format EDIF: Present and Future. DAC 1992:666-671
2322 Todd J. Scallan: CAD Framework Initiative - A User Perspective. DAC 1992:672-675
2321 Ryosuke Okuda, Sumio Oguri: An Efficient Routing Algorithm for SOG Cell Generation on a Dense Gate-Isolated Layout Style. DAC 1992:676-681
2320 Youlin Liao, Stan Chow: Routing Considerations in Symbolic Layout Synthesis. DAC 1992:682-686
2319 Soohong Kim, Robert Michael Owens, Mary Jane Irwin: Experiments with a Performance Driven Module Generator. DAC 1992:687-690
2318 Mikael Palczewski: Plane Parallel a Maze Router and Its Application to FPGAs. DAC 1992:691-697
2317 Prabir C. Maulik, L. Richard Carley, Rob A. Rutenbar: A Mixed-Integer Nonlinear Programming Approach to Analog Circuit Synthesis. DAC 1992:698-703
2316 Abhijit Dharchoudhury, Sung-Mo Kang: An Integrated Approach to Realistic Worst-Case Design Optimization of MOS Analog Circuits. DAC 1992:704-709
2315 Keith Nabors, Jacob White: Multipole-Accelerated 3-D Capacitance Extraction Algorithms for Structures with Conformal Dielectrics. DAC 1992:710-715
2314 John P. Eurich: The State of EDA Standards (Panel Abstract). DAC 1992:716
2313 Charles A. Shaw: Manufacturing Interface (Panel Abstract). DAC 1992:717
2312 A. Richard Newton: Proceedings of the 28th Design Automation Conference, San Francisco, California, USA, June 17-21, 1991. DAC 1991
2311 Catherine H. Gebotys, Mohamed I. Elmasry: Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis. DAC 1991:2-7
2310 Shiv Prakash, Alice C. Parker: Synthesis of Application-Specific Multiprocessor Architectures. DAC 1991:8-13
2309 Louis J. Hafer: Constraint improvements for MILP-based hardware synthesis. DAC 1991:14-19
2308 Yung-Ho Shih, Sung-Mo Kang: ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach. DAC 1991:20-25
2307 Alexander D. Stein, Tuyen V. Nguyen, Binay J. George, Ronald A. Rohrer: ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits. DAC 1991:26-31
2306 Chandramouli Visweswariah, Ronald A. Rohrer: Efficient Simulation of Bipolar Digital ICs. DAC 1991:32-37
2305 Harvey Jones: Global Stratgies for Electronic Design (Panel Abstract). DAC 1991:38
2304 Wayne Wei-Ming Dai, Tal Dayan, David Staepelaere: Topological Routing in SURF: Generating a Rubber-Band sketch. DAC 1991:39-44
2303 Wayne Wei-Ming Dai, Raymond Kong, Masao Sato: Routability of a Rubber-Band Sketch. DAC 1991:45-48
2302 Deborah C. Wang: Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing. DAC 1991:49-53
2301 Manuela Raith, Marc Bartholomeus: A New Hypergraph Based Rip-Up and Reroute Strategy. DAC 1991:54-59
2300 Sung-Chuan Fang, Kuo-En Chang, Wu-Shiung Feng, Sao-Jie Chen: Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems. DAC 1991:60-65
2299 Andrzej Krasniewski: Logic Synthesis for Efficient Pseudoexhaustive Testability. DAC 1991:66-72
2298 Weiwei Mao, Michael D. Ciletti: Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage. DAC 1991:73-79
2297 Kwang-Ting Cheng, Srinivas Devadas, Kurt Keutzer: Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology. DAC 1991:80-86
2296 Thomas W. Williams, Bill Underwood, M. Ray Mercer: The Interdependence Between Delay-Optimization of Synthesized Networks and Testing. DAC 1991:87-92
2295 M. Crastes, K. Sakouti, Gabriele Saucier: A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings. DAC 1991:93-98
2294 Massoud Pedram, Narasimha B. Bhat: Layout Driven Technology Mapping. DAC 1991:99-105
2293 Van Morgan, David Gregory: An ECL Logic Synthesis System. DAC 1991:106-111
2292 Ko Yoshikawa, Hiroshi Ichiryu, Hisato Tanishita, Shigenobu Suzuki, Nobuyoshi Nomizu, Akira Kondoh: Timing Optimization on Mapped Circuits. DAC 1991:112-117
2291 Gennady G. Kazyonnov: Design Automation in the Soviet Union: History and Status (Abstract). DAC 1991:118
2290 Andrew Rappaport: Implementing the Vision: Electronic Design in the 1990's (Panel Abstract). DAC 1991:119
2289 Min-Siang Lin, Hourng-Wern Perng, Chi-Yi Hwang, Youn-Long Lin: Channel Density Reduction by Routing Over The Cells. DAC 1991:120-125
2288 Nancy D. Holmes, Naveed A. Sherwani, Majid Sarrafzadeh: New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals. DAC 1991:126-131
2287 Richard J. Enbody, Gary Lynn, Kwee Heong Tan: Routing the 3-D Chip. DAC 1991:132-137
2286 E. Vandris, Gerald E. Sobelman: Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation. DAC 1991:138-143
2285 Vijay Pitchumani, Pankaj Mayor, Nimish Radia: A System for Fault Diagnosis and Simulation of VHDL Descriptions. DAC 1991:144-150
2284 Yoshihiro Kitamura: Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT. DAC 1991:151-154
2283 Srinivas Patil, Prithviraj Banerjee, Janak H. Patel: Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors. DAC 1991:155-159
2282 Pier Luca Montessoro, Silvano Gai: Creator: General and Efficient Multilevel Concurrent Fault Simulation. DAC 1991:160-163
2281 Kwang-Ting Cheng: On Removing Redundancy in Sequential Circuits. DAC 1991:164-169
2280 Alexander Saldanha, Tiziano Villa, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: A Framework for Satisfying Input and Output Encoding Constraints. DAC 1991:170-175
2279 Maciej J. Ciesielski, Jia-Jye Shen, Marc Davio: A Unified Approach to Input-Output Encoding for FSM State Assignment. DAC 1991:176-181
2278 Martin Geiger, Thomas Müller-Wipperfürth: FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs. DAC 1991:182-185
2277 Michael C. McFarland: Intellectual Property (Panel Abstract). DAC 1991:186
2276 Dwight D. Hill: A CAD System for the Design of Field Programmable Gate Arrays. DAC 1991:187-192
2275 Hidekazu Terai, Fumio Goto, Katsuro Wakai, Tokinori Kozawa, Mitsugu Edagawa, Satoshi Hososaka, Masahiro Hashimoto: Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers. DAC 1991:193-198
2274 Charles R. Yount, Daniel P. Siewiorek: SIDECAR: Design Support for Reliability. DAC 1991:199-204
2273 Wing Yee Au, Daniel Weise, Scott Seligman: Automatic Generation of Compiled Simulations through Program Specialization. DAC 1991:205-210
2272 Larry G. Jones: Accelerating Switch-Level Simulation by Function Caching. DAC 1991:211-214
2271 Marko P. Chew, Andrzej J. Strojwas: Utilizing Logic Information in Multi-Level Timing Simulation. DAC 1991:215-218
2270 Alok Jain, Randal E. Bryant: Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators. DAC 1991:219-222
2269 Jack V. Briner Jr., John L. Ellis, Gershon Kedem: Breaking the Barrier of Parallel Simulation of Digital Systems. DAC 1991:223-226
2268 Robert J. Francis, Jonathan Rose, Zvonko G. Vranesic: Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs. DAC 1991:227-233
2267 Silvia Ercolani, Giovanni De Micheli: Technology Mapping for Electrically Programmable Gate Arrays. DAC 1991:234-239
2266 Kevin Karplus: Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays. DAC 1991:240-243
2265 Kevin Karplus: Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays. DAC 1991:244-247
2264 Nam Sung Woo: A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility. DAC 1991:248-251
2263 Wojciech Maly: What is Design for Manufacturability (DFM)? (Panel Abstract). DAC 1991:252
2262 Yasushi Ogawa, Tsutomu Itoh, Yoshio Miki, Tatsuki Ishii, Yasuo Sato, Reiji Toyoshima: Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design. DAC 1991:253-258
2261 Christian Masson, Remy Escassut, Denis Barbier, Daniel Winer, Gregory Chevallier: Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System. DAC 1991:259-264
2260 Krzysztof Kozminski: Benchmarks for Layout Synthesis - Evolution and Current Status. DAC 1991:265-270
2259 Scott Chiu, Christos A. Papachristou: A Design for Testability Scheme with Applications to Data Path Synthesis. DAC 1991:271-277
2258 Tapan J. Chakraborty, Sudipta Bhawmik, Robert Bencivenga, Chih-Jen Lin: Enhanced Controllability for IDDQ Test Sets Using Partial Scan. DAC 1991:278-281
2257 Susheel J. Chandra, Tom Ferry, Tushar Gheewala, Kerry Pierce: ATPG Based on a Novel Grid-Addressable Latch Element. DAC 1991:282-286
2256 Chien-In Henry Chen: Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit. DAC 1991:287-290
2255 David M. Wu, Charles E. Radke: Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits. DAC 1991:291-295
2254 Kuan-Jen Lin, Chen-Shang Lin: Automatic Synthesis of Asynchronous Circuits. DAC 1991:296-301
2253 Luciano Lavagno, Kurt Keutzer, Alberto L. Sangiovanni-Vincentelli: Algorithms for Synthesis of Hazard-Free Asynchronous Circuits. DAC 1991:302-308
2252 Maureen Ladd, William P. Birmingham: Synthesis of Multiple-Input Change Asynchronous Finite state Machines. DAC 1991:309-314
2251 A. Richard Newton: Framework Standards: How Important are They? (Panel Abstract). DAC 1991:315
2250 Robert C. Carden IV, Chung-Kuan Cheng: A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm. DAC 1991:316-321
2249 Andrew B. Kahng, Jason Cong, Gabriel Robins: High-Performance Clock Routing Based on Recursive Geometric Aatching. DAC 1991:322-327
2248 Yang Cai, D. F. Wong: On Minimizing the Number of L-Shaped Channels. DAC 1991:328-334
2247 Mohankumar Guruswamy, D. F. Wong: A General Multi-Layer Area Router. DAC 1991:335-340
2246 Irith Pomeranz, Sudhakar M. Reddy: On Achieving a Complete Fault Coverage for Sequential Machines Using the Transition Fault Model. DAC 1991:341-346
2245 Stephen Pateras, Janusz Rajski: Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits. DAC 1991:347-352
2244 Srimat T. Chakradhar, Vishwani D. Agrawal: A Transitive Closure Based Algorithm for Test Generation. DAC 1991:353-358
2243 Srinivas Devadas, Kurt Keutzer, Sharad Malik: A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults. DAC 1991:359-365
2242 David C. Ku, Dave Filo, Giovanni De Micheli: Control Optimization Based on Resynchronization of Operations. DAC 1991:366-371
2241 Bernhard Eschermann, Hans-Joachim Wunderlich: A Unified Approach for the Synthesis of Self-Testable Finite State Machines. DAC 1991:372-377
2240 Christos A. Papachristou, Scott Chiu, Haidar Harmanani: A Data Path Synthesis Method for Self-Testable Designs. DAC 1991:378-384
2239 Vijay Raghavendra, Chidchanok Lursinsap: Automated Micro-Roll-back Self-Recovery Synthesis. DAC 1991:385-390
2238 Holger Busch, Gerd Venzl: Proof-Aided Design of Verified Hardware. DAC 1991:391-396
2237 Randal E. Bryant, Derek L. Beatty, Carl-Johan H. Seger: Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation. DAC 1991:397-402
2236 Jerry R. Burch, Edmund M. Clarke, David E. Long: Representing Circuits More Efficiently in Symbolic Model Checking. DAC 1991:403-407
2235 Jerry R. Burch: Using BDDs to Verify Multipliers. DAC 1991:408-412
2234 Hiroyuki Ochi, Nagisa Ishiura, Shuzo Yajima: Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing. DAC 1991:413-416
2233 Kenneth M. Butler, Don E. Ross, Rohit Kapur, M. Ray Mercer: Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams. DAC 1991:417-420
2232 Ching-Wei Yeh, Chung-Kuan Cheng, Ting-Ting Y. Lin: A General Purpose Multiple Way Partitioning Algorithm. DAC 1991:421-426
2231 Georg Sigl, Konrad Doll, Frank M. Johannes: Analytical Placement: A Linear or a Quadratic Objective Function? DAC 1991:427-432
2230 Hidetoshi Onodera, Yo Taniguchi, Keikichi Tamaru: Branch-and-Bound Placement for Building Block Layout. DAC 1991:433-439
2229 Wen Ching Wu, Chung-Len Lee: A Probabilistic Testability Measure for Delay Faults. DAC 1991:440-445
2228 Peter A. Beerel, Teresa H. Y. Meng: Testability of Asynchronous Timed Control Circuits with Delay Assumptions. DAC 1991:446-451
2227 Sarma Sastry, Amitava Majumdar: A Branching Process Model for Observability Analysis of Combinational Circuits. DAC 1991:452-457
2226 Kuang-Chien Chen, Yusuke Matsunaga, Saburo Muroga, Masahiro Fujita: A Resynthesis Approach for Network Optimization. DAC 1991:458-463
2225 Johnson Chan Limqueco, Saburo Muroga: Logic Optimization of MOS Networks. DAC 1991:464-469
2224 Søren Søe, Kevin Karplus: Logic Minimization using Two-column Rectangle Replacement. DAC 1991:470-473
2223 Gerd Venzl: Are Formal Methods in Design for Real? (Panel Abstract). DAC 1991:474
2222 King C. Ho, Sarma Sastry: Flexible Transistor Matrix (FTM). DAC 1991:475-480
2221 Chi-Yi Hwang, Yung-Ching Hsieh, Youn-Long Lin, Yu-Chin Hsu: An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation. DAC 1991:481-486
2220 Robert L. Maziasz, John P. Hayes: Exact Width and Height Minimization of CMOS Cells. DAC 1991:487-493
2219 Scott D. Huss, Ronald S. Gyurcsik: Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time. DAC 1991:494-499
2218 George Gad-El-Karim, Ronald S. Gyurcsik: Generation of Performance Sensitivities for Analog Cell Layout. DAC 1991:500-505
2217 Louis-Oliver Donzelle, Pierre-François Dubois, B. Hennion, J. Parissis, P. Senn: A Constraint Based Approach to Automatic Design of Analog Cells. DAC 1991:506-509
2216 Masato Mogaki, Naoki Kato, Naomi Shimada, Yuriko Yamada: A Layout Improvement Method Based on Constraint Propagation for Analog LSI's. DAC 1991:510-513
2215 Kayhan Küçükçakar, Alice C. Parker: CHOP: A Constraint-Driven System-Level Partitioner. DAC 1991:514-519
2214 Thomas E. Fuhrman: Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World. DAC 1991:520-525
2213 Nikil D. Dutt, James R. Kipps: Bridging High-Level Synthesis to RTL Technology Libraries. DAC 1991:526-529
2212 Alice C. Parker, Pravil Gupta, Agha Hussain: The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve. DAC 1991:530-534
2211 Li-Ren Liu, David Hung-Chang Du, Hsi-Chuan Chen: An Efficient Parallel Critical Path Algorithm. DAC 1991:535-540
2210 Yun-Cheng Ju, Resve A. Saleh: Incremental Techniques for the Identification of Statically Sensitizable Critical Paths. DAC 1991:541-546
2209 Hsi-Chuan Chen, David Hung-Chang Du, Li-Ren Liu: Critical Path Selection for Performance Optimization. DAC 1991:547-550
2208 Jengwei Pan, Larry L. Biro, Joel Grodstein, William J. Grundmann, Yao-Tsung Yen: Timing Verification on a 1.2M-Device Full-Custom CMOS Design. DAC 1991:551-554
2207 Curtis L. Ratzlaff, Nanda Gopal, Lawrence T. Pillage: RICE: Rapid Interconnect Circuit Evaluator. DAC 1991:555-560
2206 Vivek Raghavan, Ronald A. Rohrer: A New Nonlinear Driver Model for Interconnect Analysis. DAC 1991:561-566
2205 Heinz Mattes, Wolfgang Weisenseel, Gerhard Bischof, Reimund Dachauer: Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves. DAC 1991:567-572
2204 Goodwin R. Chin, Walter C. Dietrich Jr., Duane S. Boning, Alexander S. Wong, Andrew R. Neureuther, Robert W. Dutton: Linking TCAD to EDA - Benefits and Issues. DAC 1991:573-578
2203 D. M. H. Walker, Chris S. Kellen, Andrzej J. Strojwas: A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator. DAC 1991:579-584
2202 Lifeng Wu, Zhilian Yang, Zhiping Yu, Zhijian Li: GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process. DAC 1991:585-590
2201 Reinaldo A. Bergamaschi, Raul Camposano, Michael Payer: Data-Path Synthesis Using Path Analysis. DAC 1991:591-596
2200 Stefaan Note, Werner Geurts, Francky Catthoor, Hugo De Man: Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications. DAC 1991:597-602
2199 C. Y. Roger Chen, Michael Z. Moricz: Datapath Scheduling for Two-Level Pipelining. DAC 1991:603-606
2198 Barry M. Pangrle, Forrest Brewer, Donald Lobo, Andrew Seawright: Relevant Issues in High-Level Connectivity Synthesis. DAC 1991:607-610
2197 Alberto L. Sangiovanni-Vincentelli: Testability Solutions: Who Really Wants Them? (Panel Abstract). DAC 1991:611
2196 Jacques Benkoski, Andrzej J. Strojwas: The Role of Timing Verification in Layout Synthesis. DAC 1991:612-619
2195 Ren-Song Tsay, Jürgen Koehl: An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement. DAC 1991:620-625
2194 Wing K. Luk: A Fast Physical Constraint Generator for Timing Driven Layout. DAC 1991:626-631
2193 Suphachai Sutanthavibul, Eugene Shragowitz: Dynamic Prediction of Critical Paths and Nets for Constructive Timing-Driven Placement. DAC 1991:632-635
2192 Arvind Srinivasan: An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs. DAC 1991:636-639
2191 Donald A. Joy, Maciej J. Ciesielski: Placement for Clock Period Minimization With Multiple Wave Propagation. DAC 1991:640-643
2190 Farid N. Najm: Transition Density, A Stochastic Measure of Activity in Digital Circuits. DAC 1991:644-649
2189 Yutaka Deguchi, Nagisa Ishiura, Shuzo Yajima: Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits. DAC 1991:650-655
2188 Tod Amon, Gaetano Borriello: OEsim: A Simulator for Timing Behavior. DAC 1991:656-661
2187 Dimitris Doukas, Andrea S. LaPaugh: CLOVER: A Timing Constraints Verification System. DAC 1991:662-667
2186 Jen-Pin Weng, Alice C. Parker: 3D Scheduling: High-Level Synthesis with Floorplanning. DAC 1991:668-673
2185 Tai A. Ly, Jack T. Mowchenko: Bottom Up Synthesis Based on Fuzzy Schedules. DAC 1991:674-679
2184 In-Cheol Park, Chong-Min Kyung: Fast and Near Optimal Scheduling in Automatic Data Path Aynthesis. DAC 1991:680-685
2183 Rajiv Jain, Ashutosh Mujumdar, Alok Sharma, Hueymin Wang: Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics. DAC 1991:686-689
2182 Tod Amon, Gaetano Borriello: Sizing Synchronization Queues: A Case Study in Higher Level Synthesis. DAC 1991:690-693
2181 Wayne Allen, Douglas Rosenthal, Kenneth W. Fiduk: The MCC CAD Framework Methodology Management System. DAC 1991:694-698
2180 Steve Banks, Catherine Bunting, Russ Edwards, Laura Fleming, Peter Hackett: A Configuration Management System in a Data Management Framework. DAC 1991:699-703
2179 Flávio Rech Wagner, Arnaldo Hilário Viegas de Lima: Design Version Management in the GARDEN Framework. DAC 1991:704-710
2178 K. Olav ten Bosch, Peter Bingley, Pieter van der Wolf: Design Flow Management in the NELSIS CAD Framework. DAC 1991:711-716
2177 Jerry P. Hwang: REX - A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis. DAC 1991:717-722
2176 Matthias C. Utesch: A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions. DAC 1991:723-726
2175 Paul de Dood, John Wawrzynek, Erwin Liu, Roberto Suaya: A Two-Dimensional Topological Compactor With Octagonal Geometry. DAC 1991:727-731
2174 Andrew J. Harrison: VLSI Layout Compaction Using Radix Priority Search Trees. DAC 1991:732-735
2173 Debaprosad Dutt, Chi-Yuan Lo: On Minimal Closure Constraint Generation for Symbolic Cell Assembly. DAC 1991:736-739
2172 Jaijeet S. Roychowdhury, Donald O. Pederson: Efficient Transient Simulation of Lossy Interconnect. DAC 1991:740-745
2171 J. S. Barkatullah, S. Chowdhury: A Transmission Line Simulator for GaAs Integrated Circuits. DAC 1991:746-751
2170 Andrew T. Yang, C. H. Chan, Jack T. Yao, R. R. Daniels, J. P. Harrang: Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters. DAC 1991:752-757
2169 Xiaobo Hu, Ronald G. Harber, Steven C. Bass: Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems. DAC 1991:758-763
2168 Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin: Scheduling for Functional Pipelining and Loop Winding. DAC 1991:764-769
2167 Alexandru Nicolau, Roni Potasman: Incremental Tree Height Reduction for High Level Synthesis. DAC 1991:770-774
2166 Donald Lobo, Barry M. Pangrle: Redundant Operator Creation: A Scheduling Optimization Technique. DAC 1991:775-778
2165 Jonathan Rose: Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract). DAC 1991:779
2164 Richard C. Smith: Proceedings of the 27th ACM/IEEE Design Automation Conference. Orlando, Florida, USA, June 24-28, 1990. DAC 1990
2163 James Armstrong, Chang Cho, Sandeep Shah, Chakravarthy Kosaraju: The VHDL Validation Suite. DAC 1990:2-7
2162 Nagisa Ishiura, Hiroto Yasuura, Shuzo Yajima: NES: The Behavioral Model for the Formal Semantics of a Hardware Design Language UDL/I. DAC 1990:8-13
2161 Nikil D. Dutt, Tedd Hadley, Daniel Gajski: An Intermediate Representation for Behavioral Synthesis. DAC 1990:14-19
2160 Ralph-Michael Kling, Prithviraj Banerjee: Optimization by Simulated Evolution with Applications to Standard Cell Placement. DAC 1990:20-25
2159 Youssef Saab, Vasant B. Rao: Stochastic Evolution: a Fast Effective Heuristic for Some Generic Layout Problems. DAC 1990:26-31
2158 Michael Upton, Khosrow Samii, Stephen Sugiyama: Integrated Placement for Mixed Macro Cell and Standard Cell Designs. DAC 1990:32-35
2157 Abhijit Chatterjee, Richard I. Hartley: A New Simultaneous Circuit Partitioning and Chip Placement Approach Based on Simulated Annealing. DAC 1990:36-39
2156 Karl S. Brace, Richard L. Rudell, Randal E. Bryant: Efficient Implementation of a BDD Package. DAC 1990:40-45
2155 Jerry R. Burch, Edmund M. Clarke, Kenneth L. McMillan, David L. Dill: Sequential Circuit Verification Using Symbolic Model Checking. DAC 1990:46-51
2154 Shin-ichi Minato, Nagisa Ishiura, Shuzo Yajima: Shared Binary Decision Diagram with Attributed Edges for Efficient Boolean function Manipulation. DAC 1990:52-57
2153 Petra Michel: Women in the Microelectronics Industry (Panel Abstract). DAC 1990:58
2152 David C. Ku, Giovanni De Micheli: Relative Scheduling Under Timing Constraints. DAC 1990:59-64
2151 Cheng-Tsung Hwang, Yu-Chin Hsu, Youn-Long Lin: Optimum and Heuristic Data Path Scheduling Under Resource Constraints. DAC 1990:65-70
2150 Richard J. Cloutier, Donald E. Thomas: The Combination of Scheduling, Allocation, and Mapping in a Single Algorithm. DAC 1990:71-76
2149 Christos A. Papachristou, Haluk Konuk: A Linear Program Driven Scheduling and Allocation Method Followed by an Interconnect Optimization Algorithm. DAC 1990:77-83
2148 Wilm E. Donath, Reini J. Norman, Bhuwan K. Agrawal, Stephen E. Bello, Sang-Yong Han, Jerome M. Kurtzberg, Paul Lowy, Roger I. McMillan: Timing Driven Placement Using Complete Path Delays. DAC 1990:84-89
2147 Suphachai Sutanthavibul, Eugene Shragowitz: An Adaptive Timing-Driven Layout for High Speed VLSI. DAC 1990:90-95
2146 Masayuki Terai, Kazuhiro Takahashi, Koji Sato: A New Min-Cut Placement Algorithm for Timing Assurance Layout Design Meeting Net Length Constraint. DAC 1990:96-102
2145 Ichiang Lin, David Hung-Chang Du: Performance-Driven Constructive Placement. DAC 1990:103-106
2144 Daniel R. Brasen, Michael L. Bushnell: MHERTZ: A New Optimization Algorithm for Floorplanning and Global Routing. DAC 1990:107-110
2143 Karem A. Sakallah, Trevor N. Mudge, Kunle Olukotun: Analysis and Design of Latch-Controlled Synchronous Digital Circuits. DAC 1990:111-117
2142 Alan R. Martello, Steven P. Levitan, Donald M. Chiarulli: Timing Verification Using HDTV. DAC 1990:118-123
2141 Patrick C. McGeer, Robert K. Brayton: Timing Analysis in Precharge/Unate Networks. DAC 1990:124-129
2140 Nagisa Ishiura, Yutaka Deguchi, Shuzo Yajima: Coded Time-Symbolic Simulation Using Shared Binary Decision Diagram. DAC 1990:130-135
2139 Andrea Casotto, A. Richard Newton, Alberto L. Sangiovanni-Vincentelli: Design Management Based on Design Traces. DAC 1990:136-141
2138 Pieter van der Wolf, G. W. Sloof, Peter Bingley, Patrick Dewilde: Meta Data Management in the NELSIS CAD Framework. DAC 1990:142-149
2137 Gwo-Dong Chen, Daniel Gajski: An Intelligent Component Database for Behavioral Synthesis. DAC 1990:150-155
2136 Lung-Chun Liu: Design Data Management in a CAD Framework Environment. DAC 1990:156-161
2135 Douglas M. Grant, Peter B. Denyer: Memory, Control and Communications Synthesis for Scheduled Algorithms. DAC 1990:162-167
2134 Tai A. Ly, W. Lloyd Elwood, Emil F. Girczyc: A Generalized Interconnect Model for Data Path Synthesis. DAC 1990:168-173
2133 Kristen N. McNall, Albert E. Casavant: Automatic Operator Configuration in the Synthesis of Pipelined Architectures. DAC 1990:174-179
2132 Ting-Chi Wang, D. F. Wong: An Optimal Algorithm for Floorplan Area Optimization. DAC 1990:180-186
2131 Suphachai Sutanthavibul, Eugene Shragowitz, J. Ben Rosen: An Analytical Approach to Floorplan Design and Optimization. DAC 1990:187-192
2130 Deborah C. Wang: Pad Placement and Ring Routing for Custom Chip Layout. DAC 1990:193-199
2129 Mike Spreitzer: Comparing Structurally Different Views of a VLSI Design. DAC 1990:200-212
2128 Abhijit Ghosh, Srinivas Devadas, A. Richard Newton: Verification of Interacting Sequential Circuits. DAC 1990:213-219
2127 Basant R. Chawla: Distributed Computing Environment for Design Automation in the 90's (Panel Abstract). DAC 1990:220
2126 Srinivas Devadas, Kurt Keutzer: Synthesis and Optimization Procedures for Robustly Delay-Fault Testable Combinational Logic Circuits. DAC 1990:221-227
2125 Kurt Keutzer, Sharad Malik, Alexander Saldanha: Is Redundancy Necessary to Reduce Delay. DAC 1990:228-234
2124 Vishwani D. Agrawal, Kwang-Ting Cheng: Test Function Specification in Synthesis. DAC 1990:235-240
2123 Antun Domic: Layout Synthesis of MOS Digital Cells. DAC 1990:241-245
2122 Goro Suzuki, Yoshio Okamura: A Practical Online Design Rule Checking System. DAC 1990:246-252
2121 Erik C. Carlson, Rob A. Rutenbar: Design and Performance Evaluation of New Massively Parallel VLSI Mask Verification Algorithms in JIGSAW. DAC 1990:253-259
2120 Bruce A. Tonkin: Circuit Extraction on a Message-Based Multiprocessor. DAC 1990:260-265
2119 Timothy J. Barnes: SKILL: A CAD System Extension Language. DAC 1990:266-271
2118 Marwan A. Jabri: BREL - a Prolog Knowledge-based System Shell for VLSI CAD. DAC 1990:272-277
2117 Kenneth W. Fiduk, Sally Kleinfeldt, Marta Kosarchyn, Eileen B. Perez: Design Methodology Management - a CAD Framework Initiative Perspective. DAC 1990:278-283
2116 Hitomi Sato, Yoshihiro Yasue, Yusuke Matsunaga, Masahiro Fujita: Boolean Resubstitution with Permissible Functions and Binary Decision Diagrams. DAC 1990:284-289
2115 Abdul A. Malik, Robert K. Brayton, A. Richard Newton, Alberto L. Sangiovanni-Vincentelli: Reduced Offsets for Two-Level Multi-Valued Logic Minimization. DAC 1990:290-296
2114 Hamid Savoj, Robert K. Brayton: The Use of Observability and External Don't Cares for the Simplification of Multi-Level Networks. DAC 1990:297-301
2113 Kwang-Ting Cheng, Vishwani D. Agrawal: An Entropy Measure for the Complexity of Multi-Output Boolean Functions. DAC 1990:302-305
2112 H. Cai, Stefaan Note, Paul Six, Hugo De Man: A Data Path Layout Assembler for High Performance DSP Circuits. DAC 1990:306-311
2111 Dwight D. Hill, Don Shugard: Global Routing Considerations in a Cell Synthesis System. DAC 1990:312-316
2110 Dwight D. Hill, Bryan Preas: Benchmarks for Cell Synthesis. DAC 1990:317-320
2109 Tsuneo Okubo, Takashi Watanabe, Kou Wada: New Algorithm for Overlapping Cell Treatment in Hierarchical CAD Data/Electron Beam Exposure Data Conversion. DAC 1990:321-326
2108 Chin-Long Wey, Jyhyeung Ding, Tsin-Yuan Chang: Design of Repairable and Fully Diagnosable Folded PLAs for Yield Enhancement. DAC 1990:327-332
2107 D. David Forsythe, Atul P. Agarwal, Chune-Sin Yeh, Sheldon Aronowitz, Bhaskar Gadepally: NASFLOW, a Simulation Tool for Silicon Technology Development. DAC 1990:333-337
2106 Alberto L. Sangiovanni-Vincentelli: Testing Strategies for the 1990's (Panel Abstract). DAC 1990:338
2105 Kuang-Chien Chen, Saburo Muroga: Timing Optimization for Multi-Level Combinational Networks. DAC 1990:339-344
2104 Naohiro Kageyama, Chihei Miura, Tsuguo Shimizu: Logic Optimization Algorithm by Linear Programming Approach. DAC 1990:345-348
2103 Shen Lin, Malgorzata Marek-Sadowska, Ernest S. Kuh: Delay and Area Optimization in Standard-Cell Design. DAC 1990:349-352
2102 Pak K. Chan: Algorithms for Library-Specific Sizing of Combinational Logic. DAC 1990:353-356
2101 Kanwar Jit Singh, Alberto L. Sangiovanni-Vincentelli: A Heuristic Algorithm for the Fanout Problem. DAC 1990:357-360
2100 John P. Fishburn: A Depth-Decreasing Heuristic for Combinational Logic: Or How To Convert a Ripple-Carry Adder Into A Carry-Lookahead Adder Or Anything in-between. DAC 1990:361-364
2099 Pierre Abouzeid, K. Sakouti, Gabriele Saucier, Franck Poirot: Multilevel Synthesis Minimizing the Routing Factor. DAC 1990:365-368
2098 Akira Onozawa: Layout Compaction with Attractive and Repulsive Constraints. DAC 1990:369-374
2097 David Marple: A Hierarchy Preserving Hierarchical Compactor. DAC 1990:375-381
2096 Chi-Yuan Lo, Ravi Varadarajan: An O(n1.5logn) 1-d Compaction Algorithm. DAC 1990:382-387
2095 Nobu Matsumoto, Yoko Watanabe, Kimiyoshi Usami, Yukio Sugeno, Hiroshi Hatada, Shojiro Mori: Datapath Generator Based on Gate-Level Symbolic Layout. DAC 1990:388-393
2094 Gih-Guang Hung, Yen-Cheng Wen, Kyle Gallivan, Resve A. Saleh: Parallel Circuit Simulation Using Hierarchical Relaxation. DAC 1990:394-399
2093 Gung-Chung Yang: PARASPICE: A Parallel Circuit Simulator for Shared-Memory Multiprocessors. DAC 1990:400-405
2092 Steven Paul McCormick, Jonathan Allen: Waveform Moment Methods for Improved Interconnection Analysis. DAC 1990:406-412
2091 K. Adamiak, R. Allen, J. Poltz, C. Rebizant, A. Wexler: System Simulation of Printed Circuit Boards Including Packages and Connectors. DAC 1990:413-418
2090 Wayne Bower, Carl Seaquist, Wayne Wolf: A Framework for Industrial Layout Generators. DAC 1990:419-424
2089 Jiri Soukup: Organized C: A Unified Method of Handling Data in CAD Algorithms and Databases. DAC 1990:425-430
2088 Moon-Jung Chung, Sangchul Kim: An Object-Oriented VHDL Design Environment. DAC 1990:431-436
2087 S. J. Feghhi, Michael M. Marefat, Rangasami L. Kashyap: An Object-Oriented Kernel for an Integrated Design and Process Planning System. DAC 1990:437-443
2086 Roni Potasman, Joseph Lis, Alexandru Nicolau, Daniel Gajski: Percolation Based Synthesis. DAC 1990:444-449
2085 Raul Compasano, Reinaldo A. Bergamaschi: Synthesis Using Path-Based scheduling: algorithms and Exercises. DAC 1990:450-455
2084 Josef Scheichenzuber, Werner Grass, Ulrich Lauther, Sabine März: Global Hardware Synthesis from Behavioral Dataflow Descriptions. DAC 1990:456-461
2083 Uminder Singh, C. Y. Roger Chen: A Transistor Reordering Technique for Gate Matrix Layout. DAC 1990:462-467
2082 Knut M. Just, Edgar Auer, Werner L. Schiele, Alexander Schwaferts: PALACE: A Kayout Generator for SCVS Logic Blocks. DAC 1990:468-473
2081 Yung-Ching Hsieh, Chi-Yi Hwang, Youn-Long Lin, Yu-Chin Hsu: LiB: A Cell Layout Generator. DAC 1990:474-479
2080 Peter M. Maurer, Zhicheng Wang: Techniques for Unit-Delay Compiled Simulation. DAC 1990:480-484
2079 K. Subramanian, Mehdi R. Zargham: Distributed and Parallel Demand Driven Logic Simulation. DAC 1990:485-490
2078 Zhicheng Wang, Peter M. Maurer: LECSIM: A Levelized Event Driven Compiled Logic Simulation. DAC 1990:491-496
2077 A. Richard Newton: Standards, Openness and Design Environments in Electronic Design Automation (Panel Abstract). DAC 1990:497-498
2076 Chu-Yi Huang, Yen-Shen Chen, Youn-Long Lin, Yu-Chin Hsu: Data Path Allocation Based on Bipartite Weighted Matching. DAC 1990:499-504
2075 Nam Sung Woo: A Global, Dynamic Register Allocation and Binding for a Data Path Synthesis System. DAC 1990:505-510
2074 Kayhan Küçükçakar, Alice C. Parker: Data Path Tradeoffs Using MABAL. DAC 1990:511-516
2073 Randal E. Bryant: Symbolic Simulation - Techniques and Applications. DAC 1990:517-521
2072 Eun Sei Park, M. Ray Mercer: An Efficient Delay Test Generation System for Combinational Logic Circuits. DAC 1990:522-528
2071 Noriyuki Ito: Automatic Incorporation of On-Chip Testability Circuits. DAC 1990:529-534
2070 Thomas M. Niermann, Wu-Tung Cheng, Janak H. Patel: Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator. DAC 1990:535-540
2069 William Lattin: Integration of Hardware and Software in Embedded Systems Design (Panel Abstract). DAC 1990:541
2068 Mauricio Breternitz Jr., John Paul Shen: Architecture Synthesis of High-Performance Application-Specific Processors. DAC 1990:542-548
2067 Robin C. Sarma, Mark D. Dooley, N. Craig Newman, Graham Hetherington: High-Level Synthesis: Technology Transfer to Industry. DAC 1990:549-554
2066 Patrick Edmond, Anurag P. Gupta, Daniel P. Siewiorek, Audrey A. Brennan: ASSURE: Automated Design for Dependability. DAC 1990:555-560
2065 Umakanta Choudhury, Alberto L. Sangiovanni-Vincentelli: Constraint Generation for Routing Analog Circuits. DAC 1990:561-566
2064 Jonathan W. Greene, Vwani P. Roychowdhury, Sinan Kaptanoglu, Abbas El Gamal: Segmented Channel Routing. DAC 1990:567-572
2063 Michael A. B. Jackson, Arvind Srinivasan, Ernest S. Kuh: Clock Routing for High-Performance ICs. DAC 1990:573-579
2062 Abhijit Ghosh, Srinivas Devadas, A. Richard Newton: Sequential Test Generation at the Register-Transfer and Logic Levels. DAC 1990:580-586
2061 P. C. Ward, James R. Armstrong: Behavioral Fault Simulation in VHDL. DAC 1990:587-593
2060 Ramachandra P. Kunda, Jacob A. Abraham, Bharat Deep Rathi, Prakash Narain: Speed Up of Test Generation Using High-Level Primitives. DAC 1990:594-599
2059 Kurt Keutzer: Impact and Evaluation of Competing Implementation Media for ASIC's (Panel Abstract). DAC 1990:600
2058 Pranav Ashar, Srinivas Devadas, A. Richard Newton: A Unified Approach to the Decomposition and Re-Decomposition of Sequential Machines. DAC 1990:601-606
2057 Sujit Dey, Franc Brglez, Gershon Kedem: Corolla Based Circuit Partitioning and Resynthesis. DAC 1990:607-612
2056 Robert J. Francis, Jonathan Rose, Kevin Chung: Chortle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays. DAC 1990:613-619
2055 Rajeev Murgai, Yoshihito Nishizaki, Narendra V. Shenoy, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Logic Synthesis for Programmable Gate Arrays. DAC 1990:620-625
2054 Werner L. Schiele, Thomas Krüger, Knut M. Just, F. H. Kirsch: A Gridless Router for Industrial Design Rules. DAC 1990:626-631
2053 Ramin Hojati: Layout Optimization by Pattern Modification. DAC 1990:632-637
2052 Yang Cai, D. F. Wong: A Channel/Switchbox Definition Algorithm for Building-Block Layout. DAC 1990:638-641
2051 Masato Edahiro, Takeshi Yoshimura: New Placement and Global Routing Algorithms for Standard Cell Layouts. DAC 1990:642-645
2050 Masao Sato, Kazuto Kubota, Tatsuo Ohtsuki: A Hardware Implementation of Gridless Routing Based on Content Addressable Memory. DAC 1990:646-649
2049 Randall J. Brouwer, Prithviraj Banerjee: PHIGURE: A Parallel Hierarchical Global Router. DAC 1990:650-653
2048 Srimat T. Chakradhar, Vishwani D. Agrawal, Michael L. Bushnell: Automatic Test Generation Using Quadratic 0-1 Programming. DAC 1990:654-659
2047 Hyung Ki Lee, Dong Sam Ha: SOPRANO: An Efficient Automatic Test Pattern Generator for Stuck-Open Faults in CMOS Combinational Circuits. DAC 1990:660-666
2046 John Giraldi, Michael L. Bushnell: EST: The New Frontier in Automatic Test-Pattern Generation. DAC 1990:667-672
2045 Kenneth M. Butler, M. Ray Mercer: The Influences of Fault Type and Topology on Fault Model Performance and the Implications to Test and Testable Design. DAC 1990:673-678
2044 Tim Andrews: Object Databases in Electronic Design: Implementation Experiences (Panel Abstract). DAC 1990:679
2043 Gregory S. Whitcomb, A. Richard Newton: Abstract Data Types and High-Level Synthesis. DAC 1990:680-685
2042 Ajay J. Daga, William P. Birmingham: Failure Recovery in the MICON System. DAC 1990:686-691
2041 Wayne Wolf: The FSM Network Model for Behavioral Synthesis of Control-Dominated Machines. DAC 1990:692-697
2040 Roshan A. Gidwani, Naveed A. Sherwani: MISER: An Integrated Three Layer Gridless Channel Router and Compactor. DAC 1990:698-703
2039 Evagelos Katsadas, Edwin Kinnen: A Multi-Layer Router Utilizing Over-Cell Areas. DAC 1990:704-708
2038 Jason Cong, Bryan Preas, C. L. Liu: General Models and Algorithms for Over-the-Cell Routing in Standard Cell Design. DAC 1990:709-715
2037 Tyh-Song Hwang, Chung-Len Lee, Wen-Zen Shen, Ching Ping Wu: A Parallel Pattern Mixed-Level Fault Simulator. DAC 1990:716-719
2036 T. Ramakrishnan, L. Kinney: Extension of the Critical Path Tracing Algorithm. DAC 1990:720-723
2035 Shambhu J. Upadhyaya, John A. Thodiyil: BIST PLAs, Pass or Fail - A Case Study. DAC 1990:724-727
2034 Weiwei Mao, Michael D. Ciletti: A Variable Observation Time Method for Testing Delay Faults. DAC 1990:728-731
2033 T. Y. Kuo, J. Y. Lee, J. F. Wang: A Fault Analysis Method for Synchronous Sequential Circuits. DAC 1990:732-735
2032 Sreejit Chakravarty: On Synthesizing and Identifying Stuck-Open Testable CMOS Combinational Circuits (extended abstract). DAC 1990:736-739
2031 Donald E. Thomas: Proceedings of the 26th ACM/IEEE Design Automation Conference, Las Vegas, Nevada, USA, June 25-29, 1989. DAC 1989
2030 Pierre G. Paulin, John P. Knight: Scheduling and Binding Algorithms for High-Level Synthesis. DAC 1989:1-6
2029 M. Potkonjack, Jan M. Rabaey: A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs. DAC 1989:7-12
2028 P. Sadayappan, V. Visvanathan: Efficient Sparse Matrix Factorization for Circuit Simulation on Vector Supercomputers. DAC 1989:13-18
2027 A. P.-C. Ng, V. Visvanathan: A Framework for Scheduling Multi-Rate Circuit Simulation. DAC 1989:19-24
2026 Patrick Odent, Luc J. M. Claesen, Hugo De Man: Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator. DAC 1989:25-30
2025 G. D. Adams, Carlo H. Séquin: Template Style Considerations for Sea-of-Gates Layout Generation. DAC 1989:31-36
2024 Ichiang Lin, David Hung-Chang Du, Steve H.-C. Yen: Gate Matrix Layout Synthesis with Two-Dimensional Folding. DAC 1989:37-42
2023 David Marple: Transistor Size Optimization in the Tailor Layout System. DAC 1989:43-48
2022 Osamu Karatsu: VLSI Design Language Standardization Effort in Japan. DAC 1989:50-55
2021 Rajiv Jain, Kayhan Küçükçakar, Mitch J. Mlinar, Alice C. Parker: Experience with ADAM Synthesis System. DAC 1989:56-61
2020 Elizabeth D. Lagnese, Donald E. Thomas: Architectural Partitioning for System Level Design. DAC 1989:62-67
2019 M. Balakrishnan, Peter Marwedel: Integrated Scheduling and Binding: A Synthesis Approach for Design Space Exploration. DAC 1989:68-74
2018 S. Hayati, A. Parker: Automatic Production of Controller Specifications from Control and Timing Behavioral Descriptions. DAC 1989:75-80
2017 Larry Soulé, Anoop Gupta: Characterization of Parallelism and Deadlocks in Distributed Digital Logic Simulation. DAC 1989:81-86
2016 Zhicheng Wang, Peter M. Maurer: Scheduling High-Level Blocks for Functional Simulation. DAC 1989:87-90
2015 Saul A. Kravitz, Randal E. Bryant, Rob A. Rutenbar: Massively Parallel Switch-Level Simulation: A Feasibility Study. DAC 1989:91-97
2014 M. J. Chung, Y. Chung: Data Parallel Simulation Using Time-Warp on the Connection Machine. DAC 1989:98-103
2013 M. T. Trick, Stephen W. Director: LASSIE: Structure to Layout for Behavioral Synthesis Tools. DAC 1989:104-109
2012 Wing K. Luk, Alvar A. Dean: Multi-Stack Optimization for Data-Path Chip (Microprocessor) Layout. DAC 1989:110-115
2011 B. Lokanathan, Edwin Kinnen: Performance optimized floor planning by graph planarization. DAC 1989:116-121
2010 Mitsuru Igusa, Mark Beardslee, Alberto L. Sangiovanni-Vincentelli: ORCA a Sea-of-Gates Place and Route System. DAC 1989:122-127
2009 Michael C. McFarland: The Social Implications of Computerization: Making the Technology Humane. DAC 1989:129-134
2008 William P. Birmingham, Anurag P. Gupta, Daniel P. Siewiorek: The MICON System for Computer Design. DAC 1989:135-140
2007 Edward A. Lee, E. Goei, H. Heine, W. Ho, S. Bhattacharyya, Jeffery C. Bier, E. Guntvedt: GABRIEL: A Design Environment for Programmable DSPs. DAC 1989:141-146
2006 A. Kumar, S. Kumar, P. Kulshreshtha, S. Ghose: Automatic Synthesis of Microprogrammed Control Units from Behavioral Descriptions. DAC 1989:147-154
2005 P. Groenveld: On Global Wire Ordering for Macro-Cell Routing. DAC 1989:155-160
2004 Jan-Ming Ho, Gopalakrishnan Vijayan, C. K. Wong: A New Approach to the Rectilinear Steiner Tree Problem. DAC 1989:161-166
2003 Naveed A. Sherwani, Jitender S. Deogun: A New Heuristic for Single Row Routing Problems. DAC 1989:167-172
2002 A. Salz, Mark Horowitz: IRSIM: An Incremental MOS Switch-Level Simulator. DAC 1989:173-178
2001 David Blaauw, Daniel G. Saab, Robert B. Mueller-Thuns, Jacob A. Abraham, Joseph T. Rahmeh: Automatic Generation of Behavioral Models from Switch-Level Descriptions. DAC 1989:179-184
2000 K. A. Tamura: Locating Functional Errors in Logic Circuits. DAC 1989:185-191
1999 Anthony I. Wasserman: CASE Environments for Design Automation. DAC 1989:193-196
1998 James Daniell, Stephen W. Director: An Object Oriented Approach to CAD Tool Control within a Design Framework. DAC 1989:197-202
1997 Claudia S. Frydman, Norbert Giambiasi, M. Gatumel, P. Bayle: DeBuMA: Description, Building and Management of Applications. DAC 1989:203-208
1996 E. C. VanHorn, Roy R. Rezac: Experience with D-BUS Architecture for a Design Automation Framework. DAC 1989:209-214
1995 TingTing Hwang, Robert Michael Owens, Mary Jane Irwin: Multi-Level Logic Synthesis Using Communication Complexity. DAC 1989:215-220
1994 Patrick C. McGeer, Robert K. Brayton: Efficient Prime Factorization of Logic Expressions. DAC 1989:221-225
1993 Alan J. Coppola: New Methods in the Analysis of Logic Minimization Data and Algorithms. DAC 1989:226-231
1992 C. C. Chen, S.-L. Chow: The Layout Synthesizer: An Automatic Netlist-to-Layout System. DAC 1989:232-238
1991 Chong-Leong Ong, Jeong-Tyng Li, Chi-Yuan Lo: GENAC: An Automatic Cell Synthesis Tool. DAC 1989:239-244
1990 Asim J. Al-Khalili, Yong Zhu, Dhamin Al-Khalili: A Module Generator for Optimized CMOS Buffers. DAC 1989:245-250
1989 Marianne Winslett, David W. Knapp, K. Hall, Gio Wiederhold: Use of Change Coordination in an Information-rich Design Environment. DAC 1989:252-257
1988 Alexandros Biliris: Database Support for Evolving Design Objects. DAC 1989:258-263
1987 Mário J. Silva, David Gedye, Randy H. Katz, R. Newton: Protection and Versioning for OCT. DAC 1989:264-269
1986 Srinivas Devadas: Approaches to Multi-level Sequential Logic Synthesis. DAC 1989:270-276
1985 Alexander Saldanha, Albert R. Wang, Robert K. Brayton, Alberto L. Sangiovanni-Vincentelli: Multi-level Logic Simplification Using Don't Cares and Filters. DAC 1989:277-282
1984 Rajeev Goré, Kotagiri Ramamohanarao: Automatic Synthesis of Boolean Equations Using Programmable Array Logic. DAC 1989:283-289
1983 H. Shin, Chi-Yuan Lo: An Efficient Two-Dimensional Layout Compaction Algorithm. DAC 1989:290-295
1982 J. Waterkamp, R. Wicke, R. Brück, M. Reinhardt, G. Schrammeck: Technology Tracking of Non Manhattan VLSI Layout. DAC 1989:296-301
1981 Chi-Yuan Lo: Automatic Tub Region Generation for Symbolic Layout Compaction. DAC 1989:302-306
1980 Kurt Keutzer: Three Competing Design Methodologies for ASIC's: Architectual Synthesis, Logic Synthesis, Logic Synthesis and Module Generation. DAC 1989:308-313
1979 Srinivas Devadas: General Decomposition of Sequential Machines: Relationships to State Assignment. DAC 1989:314-320
1978 Gabriele Saucier, Christopher Duff, Franck Poirot: State Assignment Using a New Embedding Method Based on an Intersecting Cube Theory. DAC 1989:321-326
1977 Tiziano Villa, Alberto L. Sangiovanni-Vincentelli: NOVA: State Assignment of Finite State Machines for Optimal Two-level Logic Implementations. DAC 1989:327-332
1976 Pierre G. Paulin: Horizontal Partitioning of PLA-based Finite State Machines. DAC 1989:333-338
1975 Srinivas Patil, Prithviraj Banerjee: A Parallel Branch and Bound Algorithm for Test Generation. DAC 1989:339-343
1974 Hyung Ki Lee, Dong Sam Ha, K. Kim: Test Generation of Stuck-open Faults Using Stuck-at Test Sets in CMOS Combinational Circuits. DAC 1989:345-350
1973 C. Thomas Glover, M. Ray Mercer: A Deterministic Approach to Adjacency Testing for Delay Faults. DAC 1989:351-356
1972 Michael H. Schulz, Franz Fink, Karl Fuchs: Parallel Pattern Fault Simulation of Path Delay Faults. DAC 1989:357-363
1971 Somchai Prasitjutrakul, William J. Kubitz: Path-Delay Constrained Floorplanning: A Mathematical Programming Approach for Initial Placement. DAC 1989:364-369
1970 Michael A. B. Jackson, Ernest S. Kuh: Performance-driven Placement of Cell Based IC's. DAC 1989:370-375
1969 Alexander Herrigel, Wolfgang Fichtner: An Analytic Optimization Technique for Placement of Macro-Cells. DAC 1989:376-381
1968 Sarma Sastry, Jen-I Pi: An Investigation into Statistical Properties of Partitioning and Floorplanning Problems. DAC 1989:382-387
1967 R. H. Bruce, W. P. Meuli, J. Ho: Multi Chip Modules. DAC 1989:389-393
1966 Bryan Preas, Massoud Pedram, D. Curry: Automatic Layout of Silicon-on-Silicon Hybrid Packages. DAC 1989:394-399
1965 Ran Libeskind-Hadas, C. L. Liu: Solutions to the Module Orientation and Rotation Problems by Neural Computation Networks. DAC 1989:400-405
1964 Jih-Shyr Yih, Pinaki Mazumder: A Neural Network Design for Circuit Partitioning. DAC 1989:406-411
1963 M. L. Yu: A Study of the Applicability of Hopfield Decision Neural Nets to VLSI CAD. DAC 1989:412-417
1962 K. Cho, Randal E. Bryant: Test Pattern Generation for Sequential MOS Circuits by Symbolic Fault Simulation. DAC 1989:418-423
1961 Wu-Tung Cheng, Meng-Lin Yu: Differential Fault Simulation - a Fast Method Using Minimal Memory. DAC 1989:424-428
1960 F. E. Norrod: An Automatic Test Generation Algorithm for Hardware Description Languages. DAC 1989:429-434
1959 Heh-Tyan Liaw, K.-T. Tran, Chen-Shang Lin: VVDS: A Verification/Diagnosis System for VHDL. DAC 1989:435-440
1958 Lothar Nowak, Peter Marwedel: Verification of Hardware Descriptions by Retargetable Code Generation. DAC 1989:441-447
1957 Cyrus Bamji, Jonathan Allen: GRASP: A Grammar-based Schematic Parser. DAC 1989:448-453
1956 Andrzej J. Strojwas: Design for Manufacturability and Yield. DAC 1989:454-459
1955 Aangelo C. Hung, Philip M. Reddy, Paul J. Hammer: MIOS: A Flexible System for PCB Manufacturing. DAC 1989:460-465
1954 William D. Smith, David A. Duff, M. Dragomirecky, J. Caldwell, Michael J. Hartman, Jeffrey R. Jasica, Manuel A. d'Abreu: FACE Core Environment: The Model and Its Application in CAE/CAD Tool Development. DAC 1989:466-471
1953 Klaus D. Müller-Glaser, J. Bortolazzi: An Approach to Intelligent Assistance for the Specification of ASIC Design Using Objects and Rules. DAC 1989:472-477
1952 Júlio S. Aude, Hilary J. Kahn: Representation and Use of Design Rules within a Technology Adaptable CAD System. DAC 1989:478-484
1951 Pak K. Chan, Kevin Karplus: Computing Signal Delay in General RC Networks by Tree/Link Partitioning. DAC 1989:485-490
1950 Serge Gaiotti, Michel Dagenais, Nicholas C. Rumin: Worst-case Delay Estimation of Transistor Groups. DAC 1989:491-495
1949 Nagisa Ishiura, M. Takahashi, Shuzo Yajima: Time-Symbolic Simulation for Accurate Timing Verification of Asynchronous Behavior of Logic Circuits. DAC 1989:497-502
1948 Charles R. Bonapace, Chi-Yuan Lo: An O(nlogm) Algorithm for VLSI Design Rule Checking. DAC 1989:503-507
1947 Nils Hedenstierna, Kjell O. Jeppson: The Use of Inverse Layout Trees for Hierarchical Design Rule Checking. DAC 1989:508-512
1946 Ivo Bolsens, W. De Rammelaere, Luc J. M. Claesen, Hugo De Man: Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour. DAC 1989:513-518
1945 Takuji Ogihara, K. Muroi, Genichi Yonemori, Shinichi Murai: MULTES/IS: An Effective and Reliable Test Generation System for Partial Scan and Non-Scan Synchronous Circuits. DAC 1989:519-524
1944 Wen-Ben Jone, Christos A. Papachristou: A Coordinated Approach to Partitioning and Test Pattern Generation for Pseudoexhaustive Testing. DAC 1989:525-534
1943 Wen-Ben Jone, Christos A. Papachristou, M. Pereira: A Scheme for Overlaying Concurrent Testing of VLSI Circuits. DAC 1989:531-536
1942 O. A. Buset, Mohamed I. Elmasry: ACE: A Hierarchical Graphical Interface for Architectual Synthesis. DAC 1989:537-542
1941 Dorothy E. Setliff, Rob A. Rutenbar: ELF: A Tool for Automatic Synthesis of Custom Physical CAD Software. DAC 1989:543-548
1940 M. Dragomirecky, Ephraim P. Glinert, Jeffrey R. Jasica, David A. Duff, William D. Smith, Manuel A. d'Abreu: High-Level Graphical User Interface Management in the FACE Synthesis Environment. DAC 1989:549-554
1939 David Hung-Chang Du, S. H. Yen, Subbarao Ghanta: On the General False Path Problem in Timing Analysis. DAC 1989:555-560
1938 Patrick C. McGeer, Robert K. Brayton: Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network. DAC 1989:561-567
1937 S. Perremans, Luc J. M. Claesen, Hugo De Man: Static Timing Analysis of Dynamically Sensitizable Paths. DAC 1989:568-573
1936 Carol V. Gura, Jacob A. Abraham: Average Interconnection Length and Interconnection Distribution Based on Rent's Rule. DAC 1989:574-577
1935 Xueqing Zhang, Lawrence T. Pillage, Ronald A. Rohrer: Efficient Final Placement Based on Nets-as-Points. DAC 1989:578-581
1934 Marwan A. Jabri, David J. Skellern: PIAF: A Knowledge-based/Algorithm Top-Down Floorplanning System. DAC 1989:582-585
1933 D. F. Wong, P. S. Sakhamuri: Efficient Floorplan Area Optimization. DAC 1989:586-589
1932 Jeff S. Sargent, Prithviraj Banerjee: A Parallel Row-based Algorithm for Standard Cell Placement with Integrated Error Control. DAC 1989:590-593
1931 John D. Gabbe, P. A. Subrahmanyam: A Note on Clustering Modules for Floorplanning. DAC 1989:594-597
1930 David Knapp: An Interactive Tool for Register-level Structure Optimization. DAC 1989:598-601
1929 Nam Sung Woo, H. Shin: A Technology-adaptive Allocation of Functional Units and Connections. DAC 1989:602-605
1928 Joseph Lis, Daniel Gajski: VHDL Synthesis Using Structured Modeling. DAC 1989:606-609
1927 William P. Birmingham, Daniel P. Siewiorek: Capturing Designer Expertise the CGEN System. DAC 1989:610-613
1926 David L. Hwang, Thomas L. Wernimont, W. Kent Fuchs: Evaluation of a Reconfigurable Architecture for Digital Beamforming Using the OODRA Workbench. DAC 1989:614-617
1925 M. Rumsey, J. Sackett: An ASIC Methodology for Mixed Analog-Digital Simulation. DAC 1989:618-621
1924 R. F. Milsom, K. J. Scott, S. G. Clark, J. C. McEntegart, S. Ahmed, F. N. Soper: FACET: A CAE System for RF Analogue Simulation Including Layout. DAC 1989:622-625
1923 Zhiping Yu, Weijian Zhao, Zhilian Yang, Y. Edmund Lien: A Novel Algorithm for Improving Convergence Behavior of Circuit Simulators. DAC 1989:626-629
1922 Andrew T. Yang, S. M. Kang: iSMILE: A Novel Circuit Simulation Program with Emphasis on New Device Model Development. DAC 1989:630-633
1921 Lawrence T. Pillage, Xueqing Huang, Ronald A. Rohrer: AWEsim: Asymptotic Waveform Evaluation for Timing Analysis. DAC 1989:634-637
1920 Kaushik Roy, Jacob A. Abraham: A Novel Approach to Accurate Timing Verification Using RTL Descriptions. DAC 1989:638-641
1919 A. K. George: Evaluating Hardware Models in DIGITAL's System Simulation Environment. DAC 1989:642-644
1918 Prathima Agrawal, R. Tutundjian, William J. Dally: Algorithms for Accuracy Enhancement in a Hardware Logic Simulator. DAC 1989:645-648
1917 S. H. Yen, David Hung-Chang Du, Subbarao Ghanta: Efficient Algorithms for Extracting the K most Critical Paths in Timing Analysis. DAC 1989:649-654
1916 N. Weiner, Alberto L. Sangiovanni-Vincentelli: Timing Analysis in a Logic Synthesis Environment. DAC 1989:655-661
1915 Jacques Wenin, Johan Verhasselt, Marc Van Camp, Jean Leonard, Pierre Guebels: Rule-based VLSI Verification System Constrained by Layout Parasitics. DAC 1989:662-667
1914 Jacques Benkoski, Andrzej J. Strojwas: Timing Verification by Formal Signal Interaction Modeling in a Multi-level Timing Simulator. DAC 1989:668-673
1913 Narasimha B. Bhat, S. K. Nandy: Special Purpose Architecture for Accelerating Bitmap DRC. DAC 1989:674-677
1912 N. P. van der Meijs, Arjan J. van Genderen: An Efficient Finite Element Method for Submicron IC Capacitance Extraction. DAC 1989:678-681
1911 Kuang-Wei Chiang: Resistance Extraction and Resistance Calculation in GOALIE? DAC 1989:682-685
1910 L. Stok, G. P. Koster: From Network to Artwork. DAC 1989:686-689
1909 W.-J. Lue, Lawrence P. McNamee: Extracting Schematic-like Information from CMOS Circuit Net-lists. DAC 1989:690-693
1908 I. Vandeweerd, Kris Croes, Luc Rijnders, Paul Six, Hugo De Man: REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures. DAC 1989:694-697
1907 Mary Jane Irwin, Robert Michael Owens: A Comparison of Four Two-dimensional Gate Matrix Layout Tools. DAC 1989:698-701
1906 Knut M. Just, Werner L. Schiele, Thomas Krüger: Plowing: Modifying Cells and Routing 45: 9D - Layouts. DAC 1989:702-705
1905 T. Ghewala: CrossCheck: A Cell Based VLSI Testability Solution. DAC 1989:706-709
1904 V. G. Hemmady, Sudhakar M. Reddy: On the Repair of Redundant RAMs. DAC 1989:710-713
1903 Rochit Rajsuman, Anura P. Jayasumana, Yashwant K. Malaiya: CMOS Stuck-open Fault Detection Using Single Test Patterns. DAC 1989:714-717
1902 Bulent I. Dervisoglu, M. A. Keil: ATLAS/ELA: Scan-based Software Tools for Reducing System Debug Time in a State-of-the-art Workstation. DAC 1989:718-721
1901 U. J. Davé, Janak H. Patel: A Functional-Level Test Generation Methodology Using Two-level Representations. DAC 1989:722-725
1900 J. F. Wang, T. Y. Kuo, J. Y. Lee: A New Approach to Derive Robust Sets for Stuck-open Faults in CMOS Combinational Logic Circuits. DAC 1989:726-729
1899 Weiwei Mao, Michael D. Ciletti: A Simplified Six-waveform Type Method for Delay Fault Testing. DAC 1989:730-733
1898 Vinod Narayanan, Vijay Pitchumani: A Massively Parallel Algorithm for Fault Simulation on the Connection Machine. DAC 1989:734-737
1897 A. J. van der Hoeven, A. A. de Lange, Ed F. Deprettere, Patrick Dewilde: A New Model for the High Level Description and Simulation of VLSI Networks. DAC 1989:738-741
1896 Walling R. Cyre: Toward Synthesis from English Descriptions. DAC 1989:742-745
1895 Steven S. Leung: Behavioral Modeling of Transmission Gates in VHDL. DAC 1989:746-749
1894 Paul R. Jordan, Ronald D. Williams: COMP: A VHDL Composition System. DAC 1989:750-753
1893 Nikil D. Dutt, Daniel Gajski: Designer Controlled Behavioral Synthesis. DAC 1989:754-757
1892 J. Blanks: Partitioning by Probability Condensation. DAC 1989:758-761
1891 Andrew B. Kahng: Fast Hypergraph Partition. DAC 1989:762-766
1890 Youssef Saab, Vasant B. Rao: An Evolution-Based Approach to Partitioning ASIC Systems. DAC 1989:767-770
1889 Gopalakrishnan Vijayan: Min-cost Partitioning on a Tree Structure and Applications. DAC 1989:771-774
1888 Thang Nguyen Bui, C. Heigham, Curt Jones, Frank Thomson Leighton: Improving the Performance of the Kernighan-Lin and Simulated Annealing Graph Bisection Algorithms. DAC 1989:775-778
1887 S. Ganguly, Vijay Pitchumani: Compaction of a Routed Channel on the Connection Machine. DAC 1989:779-782
1886 Rajiv Dutta, Malgorzata Marek-Sadowska: Automatic Sizing of Power/Ground (P/G) Networks in VLSI. DAC 1989:783-786
1885 S. Chowdhury: Optimum Design of Reliable IC Power Networks Having General Graph Topologies. DAC 1989:787-790
1884 Yasuyuki Fujihara, Yutaka Sekiyama, Y. Ishibashi, M. Yanaka: DYNAJUST: An Efficient Automatic Routing Technique Optimizing Delay Conditions. DAC 1989:791-794
1883 Anucha Pitaksanonkul, Suchai Thanawastien, Chidchanok Lursinsap, J. A. Gandhi: DTR: A Defect-Tolerant Routing Algorithm. DAC 1989:795-798
1882 Khe-Sing The, D. F. Wong, Jason Cong: VIA Minimization by Layout Modification. DAC 1989:799-802
1881 W. Li, H. Switzer: A Unified Data Exchange Environment Based on EDIF. DAC 1989:803-806
1880 Julia Miller, K. Groning, Gerhard Schulz, C. White: The Object-Oriented Integration Methodology of the Cadlab Work Station Design Environment. DAC 1989:807-810
1879 P. Kollaritsch, S. Lusky, D. Matzke, D. Smith, P. Stanford: A Unified Design Representation Can Work. DAC 1989:811-813
1878 Ernst Siepmann, Gerhard Zimmermann: An Object-Oriented Datamodel for the VLSI Design System PLAYOUT. DAC 1989:814-817
1877 M. Roberts: CEDIF: A Data Driven EDIF Reader. DAC 1989:818-821
1876 L. G. Jones: Fast Online/Offline Netlist Compilation of Hierarchical Schematics. DAC 1989:822-825
1875 Gert Goossens, Joos Vandewalle, Hugo De Man: Loop Optimization in Register-Transfer Scheduling for DSP-Systems. DAC 1989:826-831
1874 Hiroto Yasuura, Nagisa Ishiura: Semantics of a Hardware Design Language for Japanese Standardization. DAC 1989:836-839
1873 Dennis W. Shaklee, A. Richard Newton: Proceedings of the 25th ACM/IEEE Conference on Design Automation, DAC '88, Anaheim, CA, USA, June 12-15, 1988. DAC 1988
1872 Ian M. Ross: Future Developments in Information Technology (abstract). DAC 1988:1
1871 A. Richard Newton: Twenty-Five Years of Electronic Design Automation. DAC 1988:2
1870 Charles E. Stroud: An Automated BIST Approach for General Sequential Logic Synthesis. DAC 1988:3-8
1869 Kwanghyun Kim, Joseph G. Tront, Dong Sam Ha: Automatic Insertion of BIST Hardware Using VHDL. DAC 1988:9-15
1868 Catherine H. Gebotys, Mohamed I. Elmasry: VLSI Design Synthesis with Testability. DAC 1988:16-21
1867 Norbert Wehn, Manfred Glesner, K. Caesar, P. Mann, A. Roth: A Defect-Tolerant and Fully Testable PLA. DAC 1988:22-33
1866 Ramón D. Acosta, Mark Alexandre, Gary Imken, Bill Read: The Role of VHDL in the MCC CAD System. DAC 1988:34-39
1865 David R. Coelho: VHDL: A Call for Standards. DAC 1988:40-47
1864 Larry M. Augustin, Benoit A. Gennart, Youm Huh, David C. Luckham, Alec G. Stanculescu: Verification of VHDL Designs Using VAL. DAC 1988:48-53
1863 Xinghao Chen, Michael L. Bushnell: A Module Area Estimator for VLSI Layout. DAC 1988:54-59
1862 Gerhard Zimmermann: A New Area and Shape Function Estimation Technique for VLSI Layouts. DAC 1988:60-65
1861 Shmuel Wimer, Israel Koren, Israel Cederbaum: Optimal Aspect Ratios of Building Blocks in VLSI. DAC 1988:66-72
1860 Carl Sechen: Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing. DAC 1988:73-80
1859 Barry Whalen: Automating the Design of Electronic Packaging (tutorial). DAC 1988:81
1858 David A. Hodges: Opportunities in Computer Integrated Manufacturing. DAC 1988:82-83
1857 Vishwani D. Agrawal, Kwang-Ting Cheng, Prathima Agrawal: Contest: A Concurrent Test Generator for Sequential Circuits. DAC 1988:84-89
1856 C. Thomas Glover, M. Ray Mercer: A Method of Delay Fault Test Generation. DAC 1988:90-95
1855 Wu-Tung Cheng: Split Circuit Model for Test Generation. DAC 1988:96-101
1854 Jean-Loup Baer, Meei-Chiueh Liem, Larry McMurchie, Rudolf Nottrott, Lawrence Snyder, Wayne Winder: A Notation for Describing Multiple Views of VLSI Circuits. DAC 1988:102-107
1853 Paul J. Drongowski, Jwahar R. Bami, Ranganathan Ramaswamy, Sundar Iyengar, Tsu-Hua Wang: A Graphical Hardware Design Language. DAC 1988:108-114
1852 Gotaro Odawara, Masahiro Tomita, Kazuhiko Hattori, Osamu Okuzawa, Toshiaki Hirata, Masayasu Ochiai: A Human Machine Interface for Silicon Compilation. DAC 1988:115-120
1851 C. P. Ravi Kumar, Sarma Sastry: Parallel Placement on Reduced Array Architecture. DAC 1988:121-127
1850 Mehdi R. Zargham: Parallel Channel Routing. DAC 1988:128-133
1849 Erik C. Carlson, Rob A. Rutenbar: Mask Verification on the Connection Machine. DAC 1988:134-140
1848 Andrew Rappaport: Future Computing Environments for DA (panel). DAC 1988:141
1847 Wing Ning Li, Sudhakar M. Reddy, Sartaj Sahni: On Path Selection in Combinational Logic Circuits. DAC 1988:142-147
1846 James J. Cherry: Pearl: A CMOS Timing Analyzer. DAC 1988:148-153
1845 David E. Wallace, Carlo H. Séquin: ATV: An Abstract Timing Verifier. DAC 1988:154-159
1844 Mary L. Bailey, Lawrence Snyder: An Empirical Study of On-chip Parallelism. DAC 1988:160-165
1843 Larry Soulé, Tom Blank: Parallel Logic Simulation on General Purpose Machines. DAC 1988:166-171
1842 David M. Lewis: A Programmable Hardware Accelerator for Compiled Electrical Simulation. DAC 1988:172-177
1841 Walter Heyns, K. Van Nieuwenhove: Recursive Channel Router. DAC 1988:178-182
1840 H. Cai: Multi-Pads, Single Layer Power Net Routing in VLSI Circuits. DAC 1988:183-188
1839 Jonathan Rose: LocusRoute: A Parallel Global Router for Standard Cells. DAC 1988:189-195
1838 Tom Blank: Behavioral Modeling for System Design (panel). DAC 1988:196
1837 Victoria Stavridou, Howard Barringer, David A. Edwards: Formal Specification and Verification of Hardware: A Comparative Case Study. DAC 1988:197-204
1836 Jean Christophe Madre, Jean-Paul Billon: Proving Circuit Correctness Using Formal Comparison Between Expected and Extracted Behaviour. DAC 1988:205-210
1835 Paliath Narendran, Jonathan Stillman: Formal Verification of the Sobel Image Processing Chip. DAC 1988:211-217
1834 Daniel K. Beece, George Deibert, Georgina Papp, Frank Villante: The IBM Engineering Verification Engine. DAC 1988:218-224
1833 Minoru Saitoh, Kenji Iwata, Akiko Nokamura, Makoto Kakegawa, Junichi Masuda, Hirofumi Hamamura, Fumiyasu Hirose, Nobuaki Kawato: Logic Simulation System Using Simulation Processor (SP). DAC 1988:225-230
1832 Yoshiharu Kazama, Yoshiaki Kinoshita, Motonobu Nagafuji, Hiroshi Murayama: Algorithm for Vectorizing Logic Simulation and Evaluation of VELVET Performance. DAC 1988:231-236
1831 Richard Barth, Bertrand Serlet: A Structural Representation for VLSI Design. DAC 1988:237-242
1830 Richard Barth, Bertrand Serlet, Pradeep S. Sindhu: Parameterized Schematics. DAC 1988:243-249
1829 Richard Barth, Louis Monier, Bertrand Serlet: Patchwork: Layout from Schematic Annotations. DAC 1988:250-255
1828 Wayne Wolf: What Is a Design Automation Framework, Anyway? (panel). DAC 1988:256
1827 Gwo-Dong Chen, Tai-Ming Parng: A Database Management System for a VLSI Design System. DAC 1988:257-262
1826 Ying-Kuei Yang: An Enhanced Data Model for CAD/CAM Database Systems. DAC 1988:263-268
1825 David Gedye, Randy H. Katz: Browsing in Chip Design Database. DAC 1988:269-274
1824 Hong-Tai Chou, Won Kim: Versions and Change Notification in an Object-Oriented Database System. DAC 1988:275-281
1823 Foong-Charn Chang, Chin-Fu Chen, Prasad Subramaniam: An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits. DAC 1988:282-287
1822 Daniel G. Saab, Andrew T. Yang, Ibrahim N. Hajj: Delay Modeling and Time of Bipolar Digital Circuits. DAC 1988:288-293
1821 Richard Burch, Farid N. Najm, Ping Yang, Dale E. Hocevar: Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits. DAC 1988:294-299
1820 Carol V. Gura, Jacob A. Abraham: Improved Methods of Simulating RLC Couple and Uncoupled Transmission Lines Based on the Method of Characteristics. DAC 1988:300-305
1819 Jimmy Lam, Jean-Marc Delosme: Performance of a New Annealing Schedule. DAC 1988:306-311
1818 Sivanarayana Mallela, Lov K. Grover: Clustering Based Simulated Annealing for Standard Cell Placement. DAC 1988:312-317
1817 Ren-Song Tsay, Ernest S. Kuh, Chi-Ping Hsu: Proud: A Fast Sea-of-Gates Placement Algorithm. DAC 1988:318-323
1816 Lawrence T. Pillage, Ronald A. Rohrer: A Quadratic Metric with a Simple Solution Scheme for Initial Placement. DAC 1988:324-329
1815 Michael C. McFarland, Alice C. Parker, Raul Camposano: Tutorial on High-Level Synthesis. DAC 1988:330-336
1814 Donald E. Thomas, Elizabeth M. Dirkes, Robert A. Walker, Jayanth V. Rajan, John A. Nestor, Robert L. Blackburn: The System Architect's Workbench. DAC 1988:337-343
1813 Denise J. Ecklund, Fred M. Tonge: A Context Mechanism to Control Sharing in a Design Database. DAC 1988:344-350
1812 Pieter van der Wolf, T. G. R. van Leuken: Object Type Oriented Data Modeling for VLSI Data Management. DAC 1988:351-356
1811 Ing Widya, T. G. R. van Leuken, Pieter van der Wolf: Concurrency Control in a VLSI Design Database. DAC 1988:357-362
1810 Agnieszka Konczykowska, M. Bon: Automated Design Software for Switched-Capacitor IC's with Symbolic Simulator SCYMBAL. DAC 1988:363-368
1809 E. Berkcan, Manuel A. d'Abreu, W. Laughton: Analog Compilation Based on Successive Decompositions. DAC 1988:369-375
1808 Chandramouli Visweswariah, Rakesh Chadha, Chin-Fu Chen: Model Development and Verification for High Level Analog Blocks. DAC 1988:376-382
1807 David G. Boyer: Symbolic Layout Compaction Review. DAC 1988:383-389
1806 Werner L. Schiele: Compaction with Incremental Over-Constraint Resolution. DAC 1988:390-395
1805 David Marple, Michiel Smulders, Henk Hegen: An Efficient Compactor for 45° Layout. DAC 1988:396-402
1804 Nels Vander Zanden, Daniel Gajski: MILO: A Microarchitecture and Logic Optimizer. DAC 1988:403-408
1803 Ruey-Sing Wei, Steven G. Rothweiler, Jing-Yang Jou: BECOME: Behavior Level Circuit Synthesis Based on Structure Mapping. DAC 1988:409-414
1802 Chia-Jeng Tseng, Ruey-Sing Wei, Steven G. Rothweiler, Michael M. Tong, Ajoy K. Bose: Bridge: A Versatile Behavioral Synthesis System. DAC 1988:415-420
1801 Chin-Long Wey, Tsin-Yuan Chang: PLAYGROUND: Minimization of PLAs with Mixed Ground True Outputs. DAC 1988:421-426
1800 Martin Helliwell, Marek A. Perkowski: A Fast Algorithm to Minimize Multi-Output Mixed-Polarity Generalized Reed-Muller Forms. DAC 1988:427-432
1799 Wayne Wolf, Kurt Keutzer, Janaki Akella: A Kernel-Finding State Assignment Algorithm for Multi-Level Logic. DAC 1988:433-438
1798 Yoichi Shiraishi, Jun'ya Sakemi, Makoto Kutsuwada, Akira Tsukizoe, Takashi Satoh: A High Packing Density Module Generator for CMOS Logic Cells. DAC 1988:439-444
1797 Donald G. Baltus, Jonathan Allen: SOLO: A Generator of Efficient Layouts from Optimized MOS Circuit Schematics. DAC 1988:445-452
1796 Fred W. Obermeier, Randy H. Katz: An Electrical Optimizer that Considers Physical Layout. DAC 1988:453-459
1795 Don Stark, Mark Horowitz: Analyzing CMOS Power Supply Networks Using Ariel. DAC 1988:460-464
1794 Volker Henkel, Ulrich Golze: RISCE - A Reduced Instruction Set Circuit Extractor for Hierarchical VLSI Layout Verification. DAC 1988:465-470
1793 Kuang-Wei Chiang, Surendra Nahar, Chi-Yuan Lo: Time Efficient VLSI Artwork Analysis Algorithms in GOALIE2. DAC 1988:471-475
1792 Randal E. Bryant: CAD Tool Needs for System Designers. DAC 1988:476
1791 Gaetano Borriello, Ewald Detjens: High-Level Synthesis: Current Status and Future Directions. DAC 1988:477-482
1790 Giovanni De Micheli, David C. Ku: HERCULES - a System for High-Level Synthesis. DAC 1988:483-488
1789 Raul Camposano: Design Process Model in the Yorktown Silicon Compiler. DAC 1988:489-494
1788 Derek L. Beatty, Randal E. Bryant: Fast Incremental Circuit Analysis Using Extracted Hierarchy. DAC 1988:495-500
1787 Kiyoung Choi, Sun Young Hwang, Tom Blank: Incremental-in-time Algorithm for Digital Simulation. DAC 1988:501-505
1786 Dan Adler: A Dynamically-Directed Switch Model for MOS Logic Simulation. DAC 1988:506-511
1785 Makoto Takashima, Atsuhiko Ikeuchi, Shoichi Kojima, Toshikazu Tanaka, Tamaki Saitou, Jun-ichi Sakata: A Circuit Comparison System with Rule-Based Functional Isomorphism Checking. DAC 1988:512-516
1784 Michael Boehner: LOGEX - an Automatic Logic Extractor Form Transistor to Gate Level for CMOS Technology. DAC 1988:517-522
1783 Alexander C. Papaspyrdis: A Prolog-Based Connectivity Verification Tool. DAC 1988:523-527
1782 Alfred E. Dunlop: Will Cell Generation Displace Standard Cells? DAC 1988:528
1781 Robert L. Blackburn, Donald E. Thomas, Patti M. Koenig: CORAL II: Linking Behavior and Structure in an IC Design System. DAC 1988:529-535
1780 Barry M. Pangre: Splicer: A Heuristic Approach to Connectivity Binding. DAC 1988:536-541
1779 Rajiv Jain, Alice C. Parker, Nohbyung Park: Module Selection for Pipelined Synthesis. DAC 1988:542-547
1778 Rami R. Razouk: The Use of Petri Nets for Modeling Pipelined Processors. DAC 1988:548-553
1777 Yue-Sun Kuo, T. C. Chern, Wei-Kuan Shih: Fast Algorithm for Optimal Layer Assignment. DAC 1988:554-559
1776 H. Cai: Connectivity Biased Channel Construction and Ordering for Building-Block Layout. DAC 1988:560-565
1775 Xianji Yao, Masaaki Yamada, C. L. Liu: A New Approach to the Pin Assignment Problem. DAC 1988:566-572
1774 Xiao-Ming Xiong, Ernest S. Kuh: The Constrained Via Minimization Problem for PCB and VLSI Design. DAC 1988:573-578
1773 Chien-Hung Chao, F. Gail Gray: Micro-operation Perturbations in Chip Level Fault Modeling. DAC 1988:579-582
1772 Fredrick J. Hill, Eltayeb Abuelyamen, Wei-Kang Huang, Guo-Qiang Shen: A New Two Task Algorithm for Clock Mode Fault Simulation in Sequential Circuits. DAC 1988:583-586
1771 Mehmet A. Cirit: Switch Level Random Pattern Testability Analysis. DAC 1988:587-590
1770 Weiwei Mao, Michael D. Ciletti: Dytest: A Self-Learning Algorithm Using Dynamic Testability Measures to Accelerate Test Generation. DAC 1988:591-596
1769 Rhonda Kay Gaede, Don E. Ross, M. Ray Mercer, Kenneth M. Butler: CATAPULT: Concurrent Automatic Testing Allowing Parallelization and Using Limited Topology. DAC 1988:597-600
1768 Dov Harel, Balakrishnan Krishnamurthy: A Graph Compaction Approach to Fault Simulation. DAC 1988:601-604
1767 Chen-Shang Lin, Hong-Fa Ho: Automatic Functional Test Program Generation for Microprocessors. DAC 1988:605-608
1766 Sy-Yen Kuo, W. Kent Fuchs: Spare Allocation and Reconfiguration in Large Area VLSI. DAC 1988:609-612
1765 Steve Meyer: A Data Structure for Circuit Net Lists. DAC 1988:613-616
1764 Michel Heydemann, Alain Plaignaud, Daniel Dure: The Architecture of a Highly Integrated Simulation System. DAC 1988:617-621
1763 William C. Diss: Circuit Compilers don't have to be Slow. DAC 1988:622-627
1762 Tai A. Ly, Emil F. Girczyc: Constraint Propagation in an Object-Oriented IC Design Environment. DAC 1988:628-633
1761 Sheldon S. L. Chang: Design Automation for the Component Parts Industry. DAC 1988:634-637
1760 Marwan A. Jabri: Automatic Building of Graphs for Rectangular Dualisation. DAC 1988:638-641
1759 Yasushi Ogawa, Hidekazu Terai, Tokinori Kozawa: Automatic Layout Procedures for Serial Routing Devices. DAC 1988:642-645
1758 Richard I. Hartley, Peter F. Corbett: A Digit-Serial Silicon Compiler. DAC 1988:646-649
1757 Pao-Po Hou, Robert Michael Owens, Mary Jane Irwin: DECOMPOSER: A Synthesizer for Systolic Systems. DAC 1988:650-653
1756 Thomas Bergstraesser, Jürgen Gessner, Karlheinz Hafner, Stefan Wallstab: SMART: Tools and Methods for Synthesis of VLSI Chips with Processor Architecture. DAC 1988:654-657
1755 Atreyi Chakraverti, Moon-Jung Chung: Routing Algorithm for Gate Array Macro Cells. DAC 1988:658-662
1754 Jingsheng Cong, D. F. Wong: How to Obtain More Compactable Channel Routing Solutions. DAC 1988:663-666
1753 R. Eric Lunow: A Channelless, Multilayer Router. DAC 1988:667-671
1752 Michael H. Arnold, Walter S. Scott: An Interactive Maze Router with Hints. DAC 1988:672-676
1751 Chung-Kuan Cheng, David N. Deutsch: Improved Channel Routing by Via Minimization and Shifting. DAC 1988:677-680
1750 Inderpal S. Bhandari, Mark Hirsch, Daniel P. Siewiorek: The Min-cut Shuffle: Toward a Solution for the Global Effect Problem of Min-cut Placement. DAC 1988:681-685
1749 Patrick A. Duba, Rabindra K. Roy, Jacob A. Abraham, William A. Rogers: Fault Simulation in a Distributed Environment. DAC 1988:686-691
1748 Silvano Gai, Pier Luca Montessoro, Fabio Somenzi: The Performance of the Concurrent Fault Simulation Algorithms in MOZART. DAC 1988:692-697
1747 Akira Motohara, Motohide Murakami, Miki Urano, Yasuo Masuda, Masahide Sugano: An Approach to Fast Hierarchical Fault Simulation. DAC 1988:698-703
1746 Jacob Savir: Why Partial Design Verification Works Better Than It Should. DAC 1988:704-707
1745 Richard H. Lathrop, Robert J. Hall, Gavan Duffy, K. Mark Alexander, Robert S. Kirk: Advances in Functional Abstraction from Structure. DAC 1988:708-711
1744 Craig Hansen: Hardware Logic Simulation by Compilation. DAC 1988:712-716
1743 Yoshio Takamine, Shunsuke Miyamoto, Shigeo Nagashima, Masayuki Miyoshi, Shun Kawabe: Clock Event Suppression Algorithm of VELVET and Its Application to S-820 Development. DAC 1988:716-719
1742 H. C. Yen, Subbarao Ghanta, David Hung-Chang Du: A Path Selection Algorithm for Timing Analysis. DAC 1988:720-723
1741 Steven K. Sherman: Algorithms for Timing Requirement Analysis and Generation. DAC 1988:724-727
1740 A. O'Neill, D. Thomas: Proceedings of the 24th ACM/IEEE Design Automation Conference. Miami Beach, FL, June 28 - July 1, 1987. DAC 1987
1739 L.-T. Wang, Nathan E. Hoover, Edwin H. Porter, John J. Zasio: SSIM: A Software Levelized Compiled-Code Simulator. DAC 1987:2-8
1738 Randal E. Bryant, Derek L. Beatty, Karl S. Brace, K. Cho, Thomas J. Sheffler: COSMOS: A Compiled Simulator for MOS Circuits. DAC 1987:9-16
1737 S. B. Tan, K. Totton, Keith Baker, Prab Varma, R. Porter: A Fast Signature Simulation Tool for Built-In Self-Testing Circuits. DAC 1987:17-25
1736 Nikrouz Faroughi, Michael A. Shanblatt: An Improved Systematic Method for Constructing Systolic Arrays from Algorithms. DAC 1987:26-34
1735 Rajiv Jain, Alice C. Parker, Nohbyung Park: Predicting Area-Time Tradeoffs for Pipelined Design. DAC 1987:35-41
1734 Ramesh Harjani, Rob A. Rutenbar, L. Richard Carley: A Prototype Framework for Knowledge-Based Analog Circuit Synthesis. DAC 1987:42-49
1733 M. C. Chi: An Automatic Rectilinear Partitioning Procedure for Standard Cells. DAC 1987:50-55
1732 Lov K. Grover: Standard Cell Placement Using Simulated Sintering. DAC 1987:56-59
1731 Ralph-Michael Kling, Prithviraj Banerjee: ESP: A New Standard Cell Placement Package Using Simulated Evolution. DAC 1987:60-66
1730 V. Masurkar: Requirements for a Practical Software Engineering Environment. DAC 1987:67-73
1729 Jonathan B. Rosenberg: The Making of VIVID: A Software Engineering Perspective. DAC 1987:74-81
1728 N. J. Elias: A Case Study in Silicon Compilation Software Engineering, HVDEV High Voltage Device Layout Generator. DAC 1987:82-88
1727 Andrei Vladimirescu, David Weiss, Manolis Katevenis, Zvika Bronstein, Alon Kifir, Karja Danuwidjaja, K. C. Ng, Niraj Jain, Steve Lass: A Vector Hardware Accelerator with Circuit Simulation Emphasis. DAC 1987:89-94
1726 M. T. Smith: A Hardware Switch Level Simulator for Large MOS Circuits. DAC 1987:95-100
1725 Prathima Agrawal, William J. Dally, Ahmed K. Ezzat, W. C. Fischer, H. V. Jagadish, A. S. Krishnakumar: Architecture and Design of the MARS Hardware Accelerator. DAC 1987:101-107
1724 Donald M. Webber, Alberto L. Sangiovanni-Vincentelli: Circuit Simulation on the Connection Machine. DAC 1987:108-113
1723 Kye S. Hedlund: Aesop: A Tool for Automated Transistor Sizing. DAC 1987:114-120
1722 Mehmet A. Cirit: Transistor Sizing in CMOS Circuits. DAC 1987:121-124
1721 M. Hofmann, J. K. Kim: Delay Optimization of Combinational Static CMOS Logic. DAC 1987:125-132
1720 Robert E. Canright, A. R. Helland: Reflections of High Speed Signals Analyzed as a Delay in Timing for Clocked Logic. DAC 1987:133-139
1719 J. Royle, Mikael Palczewski, H. VerHeyen, N. Naccache, Jiri Soukup: Geometrical Compaction in One Dimension for Channel Routing. DAC 1987:140-145
1718 D. B. Polkl: A Three-Layer Gridless Channel Router with Compaction. DAC 1987:146-151
1717 H. H. Chen: Routing L-Shaped Channels in Nonslicing-Structure Placement. DAC 1987:152-158
1716 Nicholas J. Naclerio, Sumio Masuda, Kazuo Nakajima: Via Minimization for Gridless Layouts. DAC 1987:159-165
1715 Louise Trevillyan: An Overview of Logic Synthesis Systems. DAC 1987:166-172
1714 Wojciech Maly: Realistic Fault Modeling for VLSI Testing. DAC 1987:173-180
1713 Steven P. Smith, M. Ray Mercer, B. Brodk: Demand Driven Simulation: BACKSIM. DAC 1987:181-187
1712 J. W. Smith, K. S. Smith, Robert J. Smith II: Faster Architectural Simulation Through Parallelism. DAC 1987:189-194
1711 Pierre G. Paulin, John P. Knight: Force-Directed Scheduling in Automatic Data Path Synthesis. DAC 1987:195-202
1710 Forrest Brewer, Daniel Gajski: Knowledge Based Control in Micro-Architecture Design. DAC 1987:203-209
1709 Fadi J. Kurdahi, Alice C. Parker: REAL: a program for REgister ALlocation. DAC 1987:210-215
1708 R. K. McGehee: A Practical Moat Router. DAC 1987:216-222
1707 S. Chowdhury: An Automated Design of Minimum-Area IC Power/Ground Nets. DAC 1987:223-229
1706 Steven T. Healey, William J. Kubitz: Abstract Routing of Logic Networks for Custom Module Generation. DAC 1987:230-236
1705 Michael H. Schultz, Franc Brglez: Accelerated Transition Fault Simulation. DAC 1987:237-243
1704 Rochit Rajsuman, Yashwant K. Malaiya, Anura P. Jayasumana: On Accuracy of Switch-Level Modeling of Bridging Faults in Complex Gates. DAC 1987:244-250
1703 S. E. Concina, G. S. Liu: Integrating Design Information for IC Diagnosis. DAC 1987:251-257
1702 Robert M. McDermott, D. Stern: Switch Directed Dynamic Causal Networks - a Paradigm for Electronic System Diagnosis. DAC 1987:258-264
1701 Daniel Weise: Functional Verification of MOS Circuits. DAC 1987:265-270
1700 Srinivas Devadas, Hi-Keung Tony Ma, A. Richard Newton: On the Verification of Sequential Machines at Differing Levels of Abstraction. DAC 1987:271-276
1699 Mandalagiri S. Chandrasekhar, J. P. Privitera, K. W. Conradt: Application of Term Rewriting Techniques to Hardware Design Verification. DAC 1987:277-282
1698 Hi-Keung Tony Ma, Srinivas Devadas, Alberto L. Sangiovanni-Vincentelli, R. Wei: Logic Verification Algorithms and Their Parallel Implementation. DAC 1987:283-290
1697 C. W. Carpenter, Mark Horowitz: Generating Incremental VLSI Compaction Spacing Constraints. DAC 1987:291-297
1696 Xiao-Ming Xiong, Ernest S. Kuh: Nutcracker: An Efficient and Intelligent Channel Spacer. DAC 1987:298-304
1695 Lars S. Nyland, Stephen W. Daniel, C. Durward Rogers: Improving Virtual-Grid Compaction Through Grouping. DAC 1987:305-310
1694 Bill Lin, A. Richard Newton: KAHLUA: A Hierarchical Circuit Disassembler. DAC 1987:311-317
1693 Bryan Preas: Benchmarks for Cell-Based Layout Systems. DAC 1987:319-320
1692 Rajiv Bhateja, Randy H. Katz: VALKYRIE: A Validation Subsystem of a Version Server for Computer-Aided Design Data. DAC 1987:321-327
1691 Arnon Rosenthal, Sandra Heiler: Querying Part Hierarchies: A Knowledge-Based Approach. DAC 1987:328-334
1690 Sandra Heiler, Umeshwar Dayal, Jack A. Orenstein, S. Radke-Sproull: An Object-Oriented Approach to Data Management: Why Design Databases Need It. DAC 1987:335-340
1689 Kurt Keutzer: DAGON: Technology Binding and Local Optimization by DAG Matching. DAC 1987:341-347
1688 J. A. Beekman, Robert Michael Owens, Mary Jane Irwin: Mesh Arrays and LOGICIAN: A Tool for Their Efficient Generation. DAC 1987:357-362
1687 Steven J. Friedman, Kenneth J. Supowit: Finding the Optimal Variable Ordering for Binary Decision Diagrams. DAC 1987:358-359
1686 J. Apte, Gershon Kedem: Strip Layout: A New Layout Methodology for Standard Circuit Modules. DAC 1987:363-369
1685 Johannes Schuck, Norbert Wehn, Manfred Glesner, G. Kamp: The ALGIC Silicon Compiler System: Implementation, Design Experience and Results. DAC 1987:370-375
1684 Wayne Wei-Ming Dai, Masao Sato, Ernest S. Kuh: A Dynamic and Efficient Representation of Building-Block Layout. DAC 1987:376-384
1683 Chun-Yeh Liu, Kewal K. Saluja, Shambhu J. Upadhyaya: BIST-PLA: A Built-in Self-Test Design of Large Programmable Logic Arrays. DAC 1987:385-391
1682 Hans-Joachim Wunderlich: On Computing Optimized Input Probabilities for Random Tests. DAC 1987:392-398
1681 Philip S. Yu, C. Mani Krishna, Yann-Hang Lee: VLSI Circuit Testing Using an Adaptive Optimization Model. DAC 1987:399-406
1680 Andrzej Krasniewski, Slawomir Pilarski: Circular Self-Test Path: A Low-Cost BIST Technique. DAC 1987:407-415
1679 John J. Granacki Jr., Alice C. Parker: PHRAN-SPAN: A Natural Language Interface for System Specifications. DAC 1987:416-422
1678 W. Lee, G. Liu, K. Peterson: TED: A Graphical Technology Description Editor. DAC 1987:423-428
1677 W. Lee: ?: A Context-Sensitive Help System Based on Hypertext. DAC 1987:429-435
1676 R. K. Chun, K.-J. Chang, Lawrence P. McNamee: VISION: VHDL Induced Schematic Imaging on Net-Lists. DAC 1987:436-442
1675 D. L. Johannsen, S. K. Tsubota, K. McElvain: An Intelligent Compiler Subsystem for a Silicon Compiler. DAC 1987:443-450
1674 Bertrand Serlet: Fast, Small, and Static Combinatorial CMOS Circuits. DAC 1987:451-458
1673 P. A. Subrahmanyam: LCS - A Leaf Cell Synthesizer Employing Formal Deduction Techniques. DAC 1987:459-465
1672 J. S. J. Chen, D. Y. Chen: A Design Rule Independent Cell Compiler. DAC 1987:466-471
1671 M. Shahdad: An Interface between VHDL and EDIF. DAC 1987:472-478
1670 Curtis H. Parks: Tutorial: Reading and Reviewing the Common Schema for Electrical Design and Analysis. DAC 1987:479-483
1669 L. F. Saunders: The IBM VHDL Design System. DAC 1987:484-490
1668 J. Hines: Where VHDL Fits Within the CAD Environment. DAC 1987:491-494
1667 Susheel J. Chandra, Janak H. Patel: A Hierarchical Approach Test Vector Generation. DAC 1987:495-501
1666 Tom E. Kirkland, M. Ray Mercer: A Topological Search Algorithm for ATPG. DAC 1987:502-508
1665 M. Ladjadj, J. F. McDonald: Benchmark Runs of the Subscripted D-Algorithm with Observation Path Mergers on the Brglez-Fujiwara Circuits. DAC 1987:509-515
1664 Robert Michael Owens, Mary Jane Irwin: An Overview of the Penn State Design System. DAC 1987:516-522
1663 Shigenobu Suzuki, Tatsushige Bitoh, Masao Kakimoto, Kazutoshi Takahashi, Takao Sugimoto: TRIP: An Automated Technology Mapping System. DAC 1987:523-529
1662 Takuji Ogihara, H. Toyoshima, Shinichi Murai: ASTA: LSI Design Management System. DAC 1987:530-536
1661 D. F. Wong, C. L. Liu: Array Optimization for VLSI Synthesis. DAC 1987:537-543
1660 R. L. Maiasz, John P. Hayes: Layout Optimization of CMOS Functional Cells. DAC 1987:544-551
1659 Y.-C. Chang, S. C. Chang, L.-H. Hsu: Automated Layout Generation Using Gate Matrix Approach. DAC 1987:552-558
1658 Ronald Waxman: The Design Automation Standards Environment. DAC 1987:559-561
1657 L. O'Connell: Design Automation Standards Need Integration. DAC 1987:562-562
1656 R. J. Pachter: Design Automation Standards - Perspectives from a Down-the-Road End User. DAC 1987:563-564
1655 M. L. Brei: Needed: A Meta-Language for Evaluating the Expressiveness of EDIF, IGES, VHDL and Other Representation Mechanisms. DAC 1987:565-565
1654 Shun-Lin Su, Vasant B. Rao, Timothy N. Trick: HPEX: A Hierarchical Parasitic Circuit Extractor. DAC 1987:566-569
1653 Don Stark, Mark Horowitz: RED: Resistance Extraction for Digital Simulation. DAC 1987:570-573
1652 Jung-Gen Wu, William P.-C. Ho, Yu Hen Hu, David Y. Y. Yun, H. J. Yu: Function Search from Behavioral Description of a Digital System. DAC 1987:574-579
1651 Christopher Kingsley: The Implementation of a State Machine Compiler. DAC 1987:580-583
1650 Edward P. Stabler, Haluk Bingol: Boolean Comparison by Simulation. DAC 1987:584-587
1649 Larry Soulé, R. Blank: Statistics for Parallelism and Abstraction Level in Digital Simulation. DAC 1987:588-591
1648 Steven S. Leung, Michael A. Shanblatt: A Conceptual Framework for Designing ASIC Hardware. DAC 1987:592-595
1647 Dick C. A. Bulterman: CASE: An Integrated Design Environment for Algorithm-Driven Architectures. DAC 1987:596-599
1646 R. Galivanche, Sudhakar M. Reddy: A Parallel PLA Minimization Program. DAC 1987:600-607
1645 Chidchanok Lursinsap, Daniel Gajski: Improving a PLA Area by Pull-Up Transistor Folding. DAC 1987:608-614
1644 L. B. Nguyen, M. A. Perkowdki, N. B. Goldstein: PALMINI - Fast Boolean Minimizer for Personal Computers. DAC 1987:615-621
1643 Chin-Long Wey: On Yield Consideration for the Design of Redundant Programmable Logic Arrays. DAC 1987:622-628
1642 D. Kaplan: Routing with a Scanning Window-8Ma Unified Approach. DAC 1987:629-632
1641 C. H. Ng: A gridless Variable-Width Channel Router for Marco Cell Design. DAC 1987:633-636
1640 Richard J. Enbody, H. C. Du: General Purpose Router. DAC 1987:637-640
1639 Y. C. Hsu, Y. Pan, William J. Kubitz: A Path Selection Global Router. DAC 1987:641-644
1638 P. C. Shah, Hosaker N. Mahabala: A New Compaction Scheme Based on Compression Ridges. DAC 1987:645-648
1637 Bernd Becker, Günter Hotz, Reiner Kolla, Paul Molitor, Hans-Georg Osthof: Hierarchical Design Based on a Calculus of Nets. DAC 1987:649-653
1636 E. F. M. Kouka, Gabriele Saucier: An Application of Exploratory Data Analysis Techniques to Floorplan Design. DAC 1987:654-658
1635 W.-J. Lue, Lawrence P. McNamee: PLAY: Pattern-Based Symbolic Cell Layout: Part I: Transistor Placement. DAC 1987:659-665
1634 T. Cesear, E. Iodice, C. Tsareff: PAMS: An Expert System for Parameterized Module Synthesis. DAC 1987:666-671
1633 Y.-L. S. Lin, Daniel Gajski: LES: A Layout Expert System. DAC 1987:672-678
1632 R. L. Steele: An Expert System Application in Semicustom VLSI Design. DAC 1987:679-688
1631 Pinaki Mazumder, Janak H. Patel, W. Kent Fuchs: Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories. DAC 1987:689-694
1630 Balakrishnan Krishnamurthy: A Dynamic Programming Approach to the Test Point Insertion Problem. DAC 1987:695-705
1629 D. Praizler, G. Fritz: A Parts Selection Expert System to Increase Manufacturability. DAC 1987:706-712
1628 J. Y. Tou, W. H. Ki, K. C. Fan, C. L. Huang: Knowledge Based Approach for the Verification of CAD Database Generated by an Automated Schematic Capture System. DAC 1987:713-720
1627 E. Rosenberg: A New Interactive Supply/Demand Router with Rip-Up Capability for Printed Circuit Boards. DAC 1987:721-726
1626 Jeremy Dion: Fast Printed Circuit Board Routing. DAC 1987:727-734
1625 R. Forbes: Heuristic Acceleration of Force-Directed Placement. DAC 1987:735-740
1624 J. D. Morison, N. E. Peeling, T. L. Thorp, E. V. Whiting: EASE: A Design Support Environment for the HDDL ELLA. DAC 1987:741-749
1623 L.-P. Demers, P. Jacques, S. Fauvel, Eduard Cerny: CHESHIRE: An Object-Oriented Integration of VLSI CAD Tools. DAC 1987:750-756
1622 Emil F. Girczyc, Tai A. Ly: STEM: An IC Design Environment Based on the Smalltalk Model-View-Controller Construct. DAC 1987:757-763
1621 Anthony J. Gadient, J. L. Ebel: Rational for and Organization of the Engineering Information System Program. DAC 1987:764-769
1620 Ali A. Minai, Ronald D. Williams, F. W. Blake: A Discrete Heuristics Approach to Predictive Evaluation of Semi-Custom IC Layouts. DAC 1987:770-776
1619 Gotaro Odawara, T. Hamuro, Kazuhiko Iijima, T. Yoshino, Y. Dai: A Rule-Based Placement System for Printed Wiring Boards. DAC 1987:777-785
1618 Ching-Farn Eric Wu, Anthony S. Wojcik, Lionel M. Ni: A Rule-Based Circuit Representation for Automated CMOS Design and Verification. DAC 1987:786-792
1617 T. D. Spiers, D. A. Edwards: A High Performance Routing Engine. DAC 1987:793-799
1616 Youngju Won, Sartaj Sahni, Yacoub M. El-Ziq: A Hardware Accelerator for Maze Routing. DAC 1987:800-806
1615 M. Jones, Prithviraj Banerjee: Performance of a Parallel Algorithm for Standard Cell Placement on the Intel Hypercube. DAC 1987:807-813
1614 Kunle Olukotun, Trevor N. Mudge: A Preliminary Investigation into Parallel Routing on a Hypercube Computer. DAC 1987:814-820
1613 Richard H. Lathrop, Robert J. Hall, Robert S. Kirk: Functional Abstraction from Structure in VLSI Simulation Models. DAC 1987:822-828
1612 S. Koeppe: Optimal Layout to Avoid CMOS Stuck-Open Faults. DAC 1987:829-835
1611 Don Thomas: Proceedings of the 23rd ACM/IEEE Design Automation Conference. Las Vegas, NV, June, 1986. DAC 1986
1610 Robert M. Williams: IBM perspectives on the electrical design automation industry (keynote address). DAC 1986:1
1609 Robert J. Smith II: Fundamentals of parallel logic simulation. DAC 1986:2-12
1608 Kenneth F. Wong, Mark A. Franklin, Roger D. Chamberlain, B. L. Shing: Statistics on logic simulation. DAC 1986:13-19
1607 Edward H. Frank: Exploiting parallelism in a switch-level simulation machine. DAC 1986:20-26
1606 Randy H. Katz, M. Anwarrudin, Ellis E. Chang: A version server for computer-aided design data. DAC 1986:27-33
1605 Dominique Rieu, Gia Toan Nguyen: Semantics of CAD objects for generalized databases. DAC 1986:34-40
1604 Shlomo Weiss, Katie Rotzell, Tom Rhyne, Arny Goldfein: DOSS: a storage system for design data. DAC 1986:41-47
1603 David Knapp, Alice C. Parker: A design utility manager: the ADAM planning engine. DAC 1986:48-54
1602 Michael L. Bushnell, Stephen W. Director: VLSI CAD tool integration using the Ulysses environment. DAC 1986:55-61
1601 Forrest Brewer, Daniel Gajski: An expert-system paradigm for design. DAC 1986:62-68
1600 J. M. Hancock, S. DasGupta: Tutorial on parallel processing for design automation applications (tutorial session). DAC 1986:69-77
1599 Aart J. de Geus: Logic synthesis and optimization benchmarks for the 1986 Design Automation Conference. DAC 1986:78
1598 David Gregory, Karen A. Bartlett, Aart J. de Geus, Gary D. Hachtel: SOCRATES: a system for automatically synthesizing and optimizing combinational logic. DAC 1986:79-85
1597 Tsutomu Sasao: MACDAS: multi-level AND-OR circuit synthesis using two-variable function generators. DAC 1986:86-93
1596 William H. Joyner Jr., Louise Trevillyan, Daniel Brand, Theresa A. Nix, Steven C. Gundersen: Technology adaption in logic synthesis. DAC 1986:94-100
1595 D. F. Wong, C. L. Liu: A new algorithm for floorplan design. DAC 1986:101-107
1594 Jayaram Bhasker, Sartaj Sahni: A linear algorithm to find a rectangular dual of a planar triangulated graph. DAC 1986:108-114
1593 Hyunchul Shin, Alberto L. Sangiovanni-Vincentelli, Carlo H. Séquin: Two-dimensional compaction by ``zone refining''. DAC 1986:115-122
1592 Sching L. Lin, Jonathan Allen: Minplex - a compactor that minimizes the bounding rectangle and individual rectangles in a layout. DAC 1986:123-130
1591 Venkat V. Venkataraman, Craig D. Wilcox: GEMS: an automatic layout tool for MIMOLA schematics. DAC 1986:131-137
1590 Akira Sugimoto, Shigeru Abe, Masahiro Kuroda, Yukio Kato: An object-oriented visual simulator for microprogram development. DAC 1986:138-144
1589 Alberto Di Janni: A monitor for complex CAD systems. DAC 1986:145-151
1588 Katherine Hammer, Dan Radin, Tom Rhyne, John Hardin, Tina Timmerman: Automating the generation of interactive interfaces. DAC 1986:152-158
1587 Dan Adler: SIMMOS: a multiple-delay switch-level simulator. DAC 1986:159-163
1586 Zeev Barzilai, Daniel K. Beece, Leendert M. Huisman, Vijay S. Iyengar, Gabriel M. Silberman: SLS - a fast switch level simulator for verification and fault coverage analysis. DAC 1986:164-170
1585 William S. Beckett: MOS circuit models in Network C. DAC 1986:171-178
1584 Luís M. Vidigal, Sani R. Nassif, Stephen W. Director: CINNAMON: coupled integration and nodal analysis of MOS networks. DAC 1986:179-185
1583 Peter Odryna, Kevin Nazareth, Carl Christensen: A workstation-mixed model circuit simulator. DAC 1986:186-192
1582 Yue-Sun Kuo, W. K. Chou: Generating essential primes for a Boolean function with multiple-valued inputs. DAC 1986:193-199
1581 Kenneth J. Supowit, Steven J. Friedman: A new method for verifying sequential circuits. DAC 1986:200-207
1580 Gotaro Odawara, Masahiro Tomita, Osamu Okuzawa, Tomomichi Ohta, Zhen-quan Zhuang: A logic verifier based on Boolean comparison. DAC 1986:208-214
1579 S. Bapat, G. Venkatesh: Reasoning about digital systems using temporal logic. DAC 1986:215-219
1578 Manfred Glesner, Johannes Schuck, R. B. Steck: SCAT - a new statistical timing verifier in a silicon compiler system. DAC 1986:220-226
1577 Seung Ho Hwang, Young Hwan Kim, A. Richard Newton: An accuration delay modeling technique for switch-level timing verification. DAC 1986:227-233
1576 Andrzej J. Strojwas, Clark Beck, Dennis Buss, Tülin Erdim Mangir, Charles H. Stapper: Yield of VLSI circuits: myths vs reality (panel). DAC 1986:234-235
1575 Weiwei Mao, Xieting Ling: Robust test generation algorithm for stuck-open fault in CMOS circuits. DAC 1986:236-242
1574 Hsi-Ching Shih, Jacob A. Abraham: Transistor-level test generation for physical failures in CMOS circuits. DAC 1986:243-249
1573 Ralph Marlett: An effective test generation system for sequential circuits. DAC 1986:250-256
1572 Daniel S. Barclay, James R. Armstrong: A heuristic chip-level test generation algorithm. DAC 1986:257-262
1571 Pierre G. Paulin, John P. Knight, Emil F. Girczyc: HAL: a multi-paradigm approach to automatic data path synthesis. DAC 1986:263-270
1570 Peter Marwedel: A new synthesis for the MIMOLA software system. DAC 1986:271-277
1569 Zebo Peng: Synthesis of VLSI systems with the CAMAD design aid. DAC 1986:278-284
1568 R. Brück, Bernd Kleinjohann, Thomas Kathöfer, Franz J. Rammig: Synthesis of concurrent modular controllers from algorithmic descriptions. DAC 1986:285-292
1567 Surendra Nahar, Sartaj Sahni, Eugene Shragowitz: Simulated annealing and combinatorial optimization. DAC 1986:293-299
1566 Antoni A. Szepieniec: Integrated placement/routing in sliced layouts. DAC 1986:300-307
1565 Knut M. Just, Jürgen M. Kleinhans, Frank M. Johannes: On the relative placement and the transportation problem for standard-cell layout. DAC 1986:308-313
1564 Mark R. Hartoog: Analysis of placement procedures for VLSI standard cell layout. DAC 1986:314-319
1563 Moe Shahdad: An overview of VHDL language and technology. DAC 1986:320-326
1562 John P. Eurich: A tutorial introduction to the electronic design interchange format (tutorial session). DAC 1986:327-333
1561 Wilfried Daehn: A unified treatment of PLA faults by Boolean differences. DAC 1986:334-338
1560 Michiel M. Ligthart, Emile H. L. Aarts, Frans P. M. Beenker: Design-for-testability of PLA's using statistical cooling. DAC 1986:339-345
1559 M. Ladjadj, J. F. McDonald, D.-H. Ho, W. Murray: Use of the subscripted DALG in submodule testing with applications in cellular arrays. DAC 1986:346-353
1558 Yasuhiro Ohno, Masayuki Miyoshi, Norio Yamada, Toshihiko Odaka, Tokinori Kozawa, Kooichiro Ishihara: Principles of design automatioon system for very large scale computer design. DAC 1986:354-359
1557 Masayuki Miyoshi, Yoshio Ooshima, Atsushi Sugiyama, Nobuhiko Onizuka, Nobutaka Amano: An extensive logic simulation method of very large scale computer design. DAC 1986:360-365
1556 Yooji Tsuchiya, Masato Morita, Yukio Ikariya, Eiichi Tsurumi, Teruo Mori, Tamoatsu Yanagita: Establishment of higher level logic design for very large scale computer. DAC 1986:366-371
1555 Roger J. Pachter, Robert Smith, Ronald Waxman, J. Hines, H. G. Adhead, L. O'Connell, M. Shahdad, John P. Eurich: Computer aided (CA) tools integration and related standards development (panel session). DAC 1986:372-373
1554 David R. Tryon: Self-testing with correlated faults. DAC 1986:374-377
1553 Gerd Krüger: Automatic generation of self-test programs - a new feature of the MIMOLA design system. DAC 1986:378-384
1552 Sy-Yen Kuo, W. Kent Fuchs: Efficient spare allocation in reconfigurable arrays. DAC 1986:385-390
1551 T. Shinsha, T. Kubo, Y. Sakataya, J. Koshishita, Koichiro Ishihara: Incremental logic synthesis through gate logic structure identification. DAC 1986:391-397
1550 Reiji Toyoshima, Yoshimitsu Takiguchi, Kazumi Matsumoto, Hidetomo Hongou, Mashiro Hashimoto, Ryotaro Kamikawai, Katsuhiko Takizawa: An effective delay analysis system for a large scale computer design. DAC 1986:398-403
1549 Yasushi Ogawa, Tatsuki Ishii, Yoichi Shiraishi, Hidekazu Terai, Tokinori Kozawa, Kyoji Yuyama, Kyoji Chiba: Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs. DAC 1986:404-410
1548 Surendra Nahar, Sartaj Sahni: A time and space efficient net extractor. DAC 1986:411-417
1547 R. D. Freeman, S. M. Kang, C. G. Lin-Hendel, M. L. Newby: Automated extraction of SPICE circuit models from symbolic gate matrix layout with pruning. DAC 1986:418-424
1546 Ahsan Bootehsaz, Robert A. Cottrel: A technology independent approach to hierarchical IC layout extraction. DAC 1986:425-431
1545 Carl Sechen, Alberto L. Sangiovanni-Vincentelli: TimberWolf3.2: a new standard cell placement and global routing package. DAC 1986:432-439
1544 Peter S. Hauge, Ellen J. Yoffa: Vanguard: a chip physical design system. DAC 1986:440-446
1543 David E. Krekelberg, Eugene Shragowitz, Gerald E. Sobelman, Li-Shin Lin: Automated layout synthesis in the YASC silicon compiler. DAC 1986:447-453
1542 Nohbyung Park, Alice C. Parker: Sehwa: a program for synthesis of pipelines. DAC 1986:454-460
1541 Alice C. Parker, Jorge T. Pizarro, Mitch J. Mlinar: MAHA: a program for datapath synthesis. DAC 1986:461-466
1540 Fadi J. Kurdahi, Alice C. Parker: PLEST: a program for area estimation of VLSI integrated circuits. DAC 1986:467-473
1539 Michael C. McFarland: Using bottom-up design techniques in the synthesis of digital hardware from abstract behavioral descriptions. DAC 1986:474-480
1538 W. K. Luk, Donald T. Tang, C. K. Wong: Hierarchial global wiring for custom chip design. DAC 1986:481-489
1537 Charles H. Ng: An industrial world channel router for non-rectangular channels. DAC 1986:490-494
1536 Douglas Braun, Jeffrey L. Burns, Srinivas Devadas, Hi-Keung Tony Ma, Kartikeya Mayaram, Fabio Romeo, Alberto L. Sangiovanni-Vincentelli: Chameleon: a new multi-layer channel router. DAC 1986:495-502
1535 Alex Orailoglu, Daniel Gajski: Flow graph representation. DAC 1986:503-509
1534 Júlio S. Aude, Hilary J. Kahn: A design rule database system to support technology-adaptable applications. DAC 1986:510-516
1533 John Ivie, Kwok-Woon Larry Lai: STL - a high level language for simulation and test. DAC 1986:517-523
1532 Jon A. Solworth: GENERIC: a silicon compiler support language. DAC 1986:524-530
1531 William P. Birmingham, Rostam Joobbani, Jin Kim: Knowlege-based expert systems and their application (tutorial session. DAC 1986:531-539
1530 Hans-Joachim Wunderlich, Wolfgang Rosenstiel: On fault modeling for dynamic MOS circuits. DAC 1986:540-546
1529 Sanjay J. Patel, Janak H. Patel: Effectiveness of heuristics measures for automatic test pattern generation. DAC 1986:547-552
1528 Hi-Keung Tony Ma, Alberto L. Sangiovanni-Vincentelli: Mixed-level fault coverage estimation. DAC 1986:553-559
1527 Wojciech Maly: Optimal order of the VLSI IC testing sequence. DAC 1986:560-566
1526 Saul A. Kravitz, Rob A. Rutenbar: Multiprocessor-based placement by simulated annealing. DAC 1986:567-573
1525 Takumi Watanabe, Yoshi Sugiyama: A new routing algorithm and its hardware implementation. DAC 1986:574-580
1524 Shigeru Takasaki, Tohru Sasaki, Nobuyoshi Nomizu, Hiroshi Ishikura, Nobuhiko Koike: HAL II: a mixed level hardware logic simulation system. DAC 1986:581-587
1523 George K. Jacob, A. Richard Newton, Donald O. Pederson: An empirical analysis of the performance of a multiprocessor-based circuit simulator. DAC 1986:588-593
1522 Takao Saito, Hiroyuki Sugimoto, Masami Yamazaki, Nobuaki Kawato: A rule-based logic circuit synthesis system for CMOS gate arrays. DAC 1986:594-600
1521 Hiroyuki Watanabe, Bryan D. Ackland: Flute - a floorplanning agent for full custom VLSI design. DAC 1986:601-607
1520 T. Watanabe, T. Masuishi, T. Nishiyama, N. Horie: Knowledge-based optimal IIL generator from conventional logic circuit descriptions. DAC 1986:608-614
1519 Edward J. DeJesus, James P. Callan, Curtis R. Whitehead: PEARL: an expert system for power supply layout. DAC 1986:615-621
1518 Bryan Preas, Patrick G. Karger: Automatic placement a review of current techniques (tutorial session). DAC 1986:622-629
1517 Howard S. Rifkin, William R. Heller, Steve Law, Misha Burich, Alberto L. Sangiovanni-Vincentelli: Floor planning systems (panel session). DAC 1986:630
1516 Srinivas Devadas, A. Richard Newton: GENIE: a generalized array optimizer for VLSI synthesis. DAC 1986:631-637
1515 Christine M. Gerveshi: Comparison of CMOS PLA and polycell representations of control logic. DAC 1986:638-642
1514 Alan J. Coppola: An implementation of a state assignment heuristic. DAC 1986:643-649
1513 Edmund M. Clarke, Yulin Feng: Escher - a geometrical layout system for recursively defined circuits. DAC 1986:650-653
1512 Patrice Frison, Eric Gautrin: MADMACS: a new VLSI layout macro editor. DAC 1986:654-658
1511 Antony P.-C. Ng, Clark D. Thompson, Prabhakar Raghavan: A language for describing rectilinear Steiner tree configurations. DAC 1986:659-662
1510 S. K. Nandy, L. V. Ramakrishnan: Dual quadtree representation for VLSI designs. DAC 1986:663-666
1509 Richard H. Lathrop, Robert S. Kirk: Precedent-based manipulation of VLSI structures. DAC 1986:667-670
1508 W. Stephen Adolph, Hassan K. Reghbati, Amar Sanmugasunderam: A frame based system for representing knowledge about VLSI design: a proposal. DAC 1986:671-676
1507 Sumit Ghosh: A rule-based approach to unifying functional and fault simulation and timing verification. DAC 1986:677-682
1506 David E. Wallace, Carlo H. Séquin: Plug-in timing models for an abstract timing verifier. DAC 1986:683-689
1505 Jonathan D. Pincus, Alvin M. Despain: Delay reduction using simulated annealing. DAC 1986:690-695
1504 J. Fernando Naveda, K. C. Chang, David Hung-Chang Du: A new approach to multi-layer PCB routing with short vias. DAC 1986:696-701
1503 K. C. Chang, David Hung-Chang Du: A preprocessor for the via minimization problem. DAC 1986:702-707
1502 Richard J. Enbody, David Hung-Chang Du: Near-optimal n-layer channel routing. DAC 1986:708-714
1501 Ahmed Amine Jerraya, P. Varinot, R. Jamier, Bernard Courtois: Principles of the SYCO compiler. DAC 1986:715-721
1500 Tom Marshburn, Ivy Lui, Rick Brown, Dan Cheung, Gary Lum, Peter Cheng: DATAPATH: a CMOS data path silicon assembler. DAC 1986:722-729
1499 Paul Six, Luc J. M. Claesen, Jan M. Rabaey, Hugo De Man: An intelligent module generator environment. DAC 1986:730-735
1498 Rathin Putatunda, David Smith, Stephen McNeary, James Crabbe: HAPPI: a chip compiler based on double-level-metal technology. DAC 1986:736-743
1497 Wayne Wolf: An object-oriented, procedural database for VLSI chip planning. DAC 1986:744-751
1496 J. Gonzalez-Sustaeta, Alejandro P. Buchmann: An automated database design tool using the ELKA conceptual model. DAC 1986:752-759
1495 Christian Jullien, André Leblond, Jacques Lecourvoisier: A database interface for an integrated CAD system. DAC 1986:760-767
1494 Robert P. Larsen: Rules-based object clustering: a data structure for symbolic VLSI synthesis and analysis. DAC 1986:768-777
1493 Robert E. Canright: Simulating and controlling the effects of transmission line impedance mismatches. DAC 1986:778-785
1492 Kuniaki Kishida, F. Shirotori, Y. Ikemoto, Shun Ishiyama, Terumine Hayashi: A delay test system for high speed logic LSI's. DAC 1986:786-790
1491 Toshihiko Tada, Akihiko Hanafusa: Router system for printed wiring boards of very high-speed, very large-scale computers. DAC 1986:791-797
1490 John Kessenich, Gary Jackoway: Global forced hierarchical router. DAC 1986:798-802
1489 Kaoru Kawamura, Masanobu Umeda, Hiroshi Shiraishi: Hierarchical dynamic router. DAC 1986:803-809
1488 Vijay S. Bobba, J. W. Smith: A parameter-driven router. DAC 1986:810-818
1487 Pat Lamey: Early verification of prototype tooling for IC designs. DAC 1986:819-822
1486 J. G. Xiong: Algorithms for global routing. DAC 1986:824-830
1485 Hillel Ofek, Lawrence A. O'Neill: Proceedings of the 22nd ACM/IEEE conference on Design automation, DAC 1985, Las Vegas, Nevada, USA, 1985. DAC 1985
1484 Tariq Samad, Stephen W. Director: Towards a natural language interface for CAD. DAC 1985:2-8
1483 Alberto Di Janni, Margherita Italiano: Unified user interface for a CAD system. DAC 1985:9-15
1482 Cyrus Bamji, Charles E. Hauck, Jonathan Allen: A design by example regular structure generator. DAC 1985:16-22
1481 S. C. Hughes, D. B. Lewis, C. J. Rimkus: A technique for distributed execution of design automation tools. DAC 1985:23-30
1480 Ellen J. Yoffa, Peter S. Hauge: ACORN: a local customization approach to DCVS physical design. DAC 1985:32-38
1479 Tak-Kwong Ng, S. Lennart Johnsson: Generation of layouts from MOS circuit schematics: a graph theoretic approach. DAC 1985:39-45
1478 Shigeo Noda, Hitoshi Yoshizawa, Etsuko Fukuda, Haruo Kato, Hiroshi Kawanishi, Takashi Fujii: Automatic layout algorithms for function blocks of CMOS gate arrays. DAC 1985:46-52
1477 Gabriele Saucier, Ghislaine Thuau: Systematic and optimized layout of MOS cells. DAC 1985:53-61
1476 C. Durward Rogers, Jonathan B. Rosenberg, Stephen W. Daniel: MCNC's vertically integrated symbolic design system. DAC 1985:62-68
1475 George Entenman, Stephen W. Daniel: A fully automatic hierarchical compactor. DAC 1985:69-75
1474 Phillip Smtih, Stephen W. Daniel: The VIVID system approach to technology independence: the matster technology file system. DAC 1985:76-81
1473 Jonathan B. Rosenberg: Auto-interactive schematics to layout translation. DAC 1985:82-87
1472 Al Lowenstein, Greg Winter: Importance of standards (tutorial session). DAC 1985:88-93
1471 Roger J. Pachter: Computer aided (CA) tools integration and related standards development in a multi-vendor universe (panel session). DAC 1985:94-95
1470 John A. Pierro, George F. Donnellan: Mechanical design/analysis integration on Apollo workstations. DAC 1985:96-101
1469 Raj Abraham: Custom microcomputers for CAD optimization software. DAC 1985:102-110
1468 Yehuda E. Kalay: A database management approach to CAD/CAM systems integration. DAC 1985:111-116
1467 Malgorzata Marek-Sadowska: Two-dimensional router for double layer layout. DAC 1985:117-123
1466 Michael Burstein, Mary N. Youssef: Timing influenced layout design. DAC 1985:124-130
1465 J. N. Song, Y. K. Chen: An algorithm for one and half layer channel routing. DAC 1985:131-136
1464 B. Hennion, P. Senn, D. Coquelle: A new algorithm for third generation circuit simulators: the one-step relaxation method. DAC 1985:137-143
1463 Mark D. Matson: Macromodeling of digital MOS VLSI Circuits. DAC 1985:141-151
1462 Michiaki Muraoka, Hirokazu Iida, Hideyuki Kikuchihara, Michio Murakami, Kazuyuki Hirakawa: ACTAS: an accurate timing analysis system for VLSI. DAC 1985:152-158
1461 Cecelia Jankowski: Engineering workstation applications to systems design (panel session): life above the IC. DAC 1985:159-160
1460 J. P. Simmons Jr.: Early verification of prototype tooling for IC designs (tutorial). DAC 1985:161
1459 Steven T. Healey, Daniel D. Gajski: Decomposition of logic networks into silicon. DAC 1985:162-168
1458 Christopher Rowen, John L. Hennessy: SWAMI: a flexible logic implementation system. DAC 1985:169-175
1457 David E. Krekelberg, Gerald E. Sobelman, Chu S. Jhon: Yet another silicon compiler. DAC 1985:176-182
1456 José Monteiro da Mata: ALLENDE: a procedural language for the hierarchical specification of VLSI layouts. DAC 1985:183-189
1455 H. S. Fung, S. Hirschhorn, R. Kulkarni: Design for testability in a silicon compilation environment. DAC 1985:190-196
1454 Ruey-Sing Wei, Alberto L. Sangiovanni-Vincentelli: PLATYPUS: a PLA test pattern generation tool. DAC 1985:197-203
1453 Hans-Joachim Wunderlich: PROTEST: a tool for probabilistic testability analysis. DAC 1985:204-211
1452 Takuji Ogihara, Shuichi Saruyama, Shinichi Murai: PATEGE: an automatic DC parametric test generation system for series gated ECL circuits. DAC 1985:212-218
1451 Prathima Agrawal, Frederick L. Cohen, Chet A. Palesko, Hung-Fai Stephen Law, Mark Miller, Mike Price, David W. Smith, Nicholas P. Van Brunt: Workstations (panel discussion): a complete solution to the VLSI designer? DAC 1985:219-225
1450 Francine S. Frome: Course, video, and manual dexterity (tutorial): tailoring training to CAD users. DAC 1985:226-231
1449 Timothy Blackman, Jeffrey R. Fox, Christopher Rosebrugh: The Silc silicon compiler: language and features. DAC 1985:232-237
1448 F. Meshkinpour, Milos D. Ercegovac: A functional language for description and design of digital systems: sequential constructs. DAC 1985:238-244
1447 Warren E. Cory: Layla: a VLSI layout language. DAC 1985:245-251
1446 Thaddeus J. Kowalski, Donald E. Thomas: The VLSI design automation assistant: what's in a knowledge base. DAC 1985:252-258
1445 Melvin A. Breuer, Xi-an Zhu: A knowledge based system for selecting a test methodology for a PLA. DAC 1985:259-265
1444 Rostam Joobbani, Daniel P. Siewiorek: WEAVER: a knowledge-based routing expert. DAC 1985:266-272
1443 Neil Bergmann: Generalised CMOS-a technology independent CMOS IC design style. DAC 1985:273-278
1442 Kung-Chao Chu, Y. Edmund Lien: Technology tracking for VLSI layout design tools. DAC 1985:279-285
1441 Walter S. Scott, John K. Ousterhout: Magic's circuit extractor. DAC 1985:286-292
1440 Louis Scheffer, Ronny Soetarman: Hierarchical analysis of IC artwork with user defined abstraction rules. DAC 1985:293-298
1439 George E. Bier, Andrew R. Pleszkun: An algorithm for design rule checking on a multiprocessor. DAC 1985:299-304
1438 Erich Barke: Resistance calculation from mask artwork data by finite element method. DAC 1985:305-311
1437 Thomas R. Smith: A data architecture for an uncertain design and manufacturing environment. DAC 1985:312-318
1436 Andrzej J. Strojwas: CMU-CAM system. DAC 1985:319-325
1435 Keith S. Reid-Green: Cost-effective computer-aided manufacturing of prototype parts. DAC 1985:326-329
1434 Kai-Hsiung Chang, William G. Wee: A knowledge based planning system for mechanical assembly usign robots. DAC 1985:330-336
1433 Susan L. Taylor, Roderic Beresford, Theodore Sabety: Layout design-lessons from the Jedi designer (tutorial session). DAC 1985:337
1432 Winfried Hahn, Kristian Fischer: MuSiC: an event-flow computer for fast simulation of digital systems. DAC 1985:338-344
1431 David M. Lewis: A hardware engine for analogue mode simulation of MOS digital circuits. DAC 1985:345-351
1430 Patrick M. Hefferan, Robert J. Smith II, Val Burdick, Donald L. Nelson: The STE-264 accelerated electronic CAD system. DAC 1985:352-358
1429 Philip M. Spira, Carl Hage: Hardware acceleration of gate array layout. DAC 1985:359-366
1428 Jayanth V. Rajan, Donald E. Thomas: Synthesis by delayed binding of decisions. DAC 1985:367-373
1427 Robert L. Blackburn, Donald E. Thomas: Linking the behavioral and structural dominis of representation in a synthesis system. DAC 1985:374-380
1426 Kumar Ramayya, Anshul Kumar, Surendra Prasad: An automated data path synthesizer for a canonic structure, implementable in VLSI. DAC 1985:381-387
1425 Anjali Arya, Anshul Kumar, V. V. Swaminathan, Amit Misra: Automatic generation of digital system schematic diagrams. DAC 1985:388-395
1424 Y. Eric Cho: A subjective review of compaction (tutorial session). DAC 1985:396-404
1423 Michael R. Wayne, Susan M. Braun: Looking for Mr Turnkey. DAC 1985:405-409
1422 Marianne Winslett, Richard Berlin, Thomas H. Payne, Gio Wiederhold: Relational and entity-relationship model databases and specialized design files in VLSI design. DAC 1985:410-416
1421 Connie U. Smith, Geoffrey A. Frank, John L. Cuadrado: An architecture design and assessment system for software/hardware codesign. DAC 1985:417-424
1420 Steve Perry, Mike Mitchell, David J. Pilling: Yield analysis modeling. DAC 1985:425-428
1419 Takeshi Sakata, Aritoyo Kishimoto: A circuit comparison system for bipolar linear LSI. DAC 1985:429-434
1418 Russel L. Steinweg, Susan J. Aguirre, Kerry Pierce, Scott Nance: Silicon compilation of gate array bases. DAC 1985:435-438
1417 M. Iachponi, D. Vail, S. Bierly, A. Ignatowski: A hierarchical gate array architecture and design methodology. DAC 1985:439-442
1416 C. P. Hsu, B. N. Tien, K. Chow, R. A. Perry, J. Tang: ALPS2: a standard cell layout system for double-layer metal technology. DAC 1985:443-448
1415 Hart Anway, Greg Farnham, Rebecca Reid: PLINT layout system for VLSI chips. DAC 1985:449-452
1414 Robert A. Walker, Donald E. Thomas: A model of design representation and synthesis. DAC 1985:453-459
1413 N. Giambiasi, B. MacGee, R. L'Bath, L. Demians d'Archimbaud, C. Delorme, P. Roux: An adaptive and evolutive tool for describing general hierarchical models, based on frames and demons. DAC 1985:460-467
1412 James C. Althoff, Robert D. Shur: A behavioral modeling system for cell compilers. DAC 1985:468-474
1411 Raul Camposano: Synthesis techniques for digital systems design. DAC 1985:475-481
1410 Charles W. Rose, Marcus Buchnen, Yatin Trivedi: Integrating stochastic performance analysis with system design tools. DAC 1985:482-488
1409 Nohbyung Park, Alice C. Parker: Synthesis of optimal clocking schemes. DAC 1985:489-495
1408 Rob A. Rutenbar: Future directions for DA machine research (panel session). DAC 1985:496-497
1407 Robert P. Collins, William J. Ketelhut: The impact of technological advances on programmable controller s(tutorial session). DAC 1985:498-502
1406 Hidekazu Terai, Michiyoshi Hayase, Tokinori Kozawa: A routing procedure for mixed array of custom macros and standard cells. DAC 1985:503-508
1405 A. C. Finch, K. J. Mackenzie, G. J. Balsdon, G. Symonds: A method for gridless routing of printed circuit boards. DAC 1985:509-515
1404 Sangyong Han, Sartaj Sahni: Layering algorithms for single row routing. DAC 1985:516-522
1403 Robert Leonard Joseph: An expert systems approach to completing partially routed printed circuit boards. DAC 1985:523-528
1402 W. M. Budney, S. K. Holewa: MIDAS: integrated CAD for total system design. DAC 1985:529-535
1401 Shigenobu Suzuki, Kazutoshi Takahashi, Takao Sugimoto, Mikio Kuwata: Integrated design system for supercomputer SX-1/SX-2. DAC 1985:536-542
1400 A. F. Hutchings, R. J. Bonneau, W. M. Fisher: Integrated VLSI CAD systems at Digital Equipment Corporation. DAC 1985:543-548
1399 N. J. Elias, R. J. Byrne, A. D. Close, Robert M. McDermott: The ITT VLSI design system: CAD integration in a multi-national environment. DAC 1985:549-553
1398 John Lowell: Computer aided design for analog applications (panel session): an assessment. DAC 1985:554
1397 E. T. Grinthal: Software quality assurance for CAD (tutorial). DAC 1985:555-561
1396 Christopher W. Pidgeon, Peter A. Freeman: Development concerns for a software design quality expert system. DAC 1985:562-568
1395 Howard B. Schutzman: ICHABOD: a data base manager for design automation applications. DAC 1985:569-576
1394 G. P. Barabino, G. S. Barabino, G. Bisio, M. Marchesi: A module for improving data access and management in an integrated CAD environment. DAC 1985:577-583
1393 Gary B. Goates, Patrick M. Hefferan, Robert J. Smith II, Randy Harris: Star's envoling design environment: a user's perspective on CAE. DAC 1985:584-590
1392 Natalie Royal, John Hunter, Irene Buchanan: A case study in process independence. DAC 1985:591-596
1391 John P. Gray, John Hunter: Portability in silicon CAE. DAC 1985:597-601
1390 Lu Sha, Robert W. Dutton: An analytical algorithm for placement of arbitrarily sized rectangular blocks. DAC 1985:602-608
1389 John P. Blanks: Near-optimal placement using a quadratic objective function. DAC 1985:609-615
1388 Gotaro Odawara, Kazuhiko Iijima, Kazutoshi Wakabayashi: Knowledge-based placement technique for printed wiring boards. DAC 1985:616-622
1387 C. Roy, L.-P. Demers, Eduard Cerny, Jan Gecsei: An object-oriented swicth-level simulator. DAC 1985:623-629
1386 Richard H. Lathrop, Robert S. Kirk: An extensible object-oriented mixed-mod functional simulation system. DAC 1985:630-636
1385 V. Ashok, Roger L. Costello, P. Sadayappan: Modeling switch-level simulation using data flow. DAC 1985:637-644
1384 Robert V. Zara, David R. Henke: Building a layered database for design automation. DAC 1985:645-651
1383 Paul McLellan: Effective data management for VLSI design. DAC 1985:652-657
1382 Eric Schell, M. Ray Mercer: CADTOOLS: a CAD algorithm development system. DAC 1985:658-666
1381 Michel Dagenais, Vinod K. Agarwal, Nicholas C. Rumin: The McBOOLE logic minimizer. DAC 1985:667-673
1380 Prathima Agrawal, Vishwani D. Agrawal, Nripendra N. Biswas: Multiple output minimization. DAC 1985:674-680
1379 Kye S. Hedlund: Electrical optimization of PLAs. DAC 1985:681-687
1378 Randal E. Bryant: Symbolic manipulation of Boolean functions using a graphical representation. DAC 1985:688-694
1377 Yiwan Wong: Hierarchical circuit verification. DAC 1985:695-701
1376 J. Doug Tygar, Ron Ellickson: Efficient netlist comparison using hierarchy and randomization. DAC 1985:702-708
1375 Nandakumar N. Tendolkar: Analysis of timing failures due to random AC defects in VLSI modules. DAC 1985:709-714
1374 Randal E. Bryant, Michael Dd. Schuster: Performance evaluation of FMOSSIM, a concurrent switch-level fault simulator. DAC 1985:715-719
1373 Anil K. Gupta, James R. Armstrong: Functional fault modeling and simulation for VLSI devices. DAC 1985:720-726
1372 John J. Granacki, David Knapp, Alice C. Parker: The ADAM advanced design automation system: overview, planner and natural language interface. DAC 1985:727-730
1371 Gotaro Odawara, Masahiro Tomita, Ichiro Ogata: Diagrammatic function description of microprocessor and data-flow processor. DAC 1985:731-734
1370 Edward H. Frank: Switch-level simulation of VLSI using a special-purpose data-driven computer. DAC 1985:735-738
1369 Peter J. M. van Laarhoven, Emile H. L. Aarts, Marc Davio: PHIPLA-a new algorithm for logic minimization. DAC 1985:739-743
1368 Yue-Sun Kuo, C. Chen, T. C. Hu: A heuristic algorithm for PLA block folding. DAC 1985:744-747
1367 Surendra Nahar, Sartaj Sahni, Eugene Shragowitz: Experiments with simulated annealing. DAC 1985:748-752
1366 Robert V. Zara, Kevin Rose, Ghulam Nurie, Harish Sarin: An abstract machine data structure for non-procedural functional models. DAC 1985:753-756
1365 Vighneswara Row Mokkarala, Antony Fan, Ravi Apte: A unified approach to simulation and timing verification at the functional level. DAC 1985:757-761
1364 Thomas J. Schaefer: A transistor-level logic-with-timing simulator for MOS circuits. DAC 1985:762-765
1363 Yoshiyuki Koseki, Teruhiko Yamada: PLAYER: a PLA design system for VLSI's. DAC 1985:766-769
1362 Robert Dwyer, Stephen Morris, Edward Bard, Daniel Green: The integration of an advanced gate array router into a fully automated design system. DAC 1985:770-772
1361 Louise T. Lemaire: GAMMA: a fast prototype design, build, and test process. DAC 1985:773-776
1360 Dwight D. Hill, John P. Fishburn, Mary Diane Palmer Leland: Effective use of virtual grid compaction in macro-module generators. DAC 1985:777-780
1359 William H. Kao, Nader Fathi, Chia-Hao Lee: Algorithms for automatic transistor sizing in CMOS digital circuits. DAC 1985:781-784
1358 Hiroshi Andou, Ichiro Yamamoto, Yuuko Mori, Yutaka Koike, Kimikatsu Shouji, Kazuyuki Hirakawa: Automatic routing algorithm for VLSI. DAC 1985:785-788
1357 Stef van Vlierberghe, Jeff Rijmenants, Walter Heyns: Symbolic hierarchical artwork generation system. DAC 1985:789-793
1356 Salim U. Chowdhury, Melvin A. Breuer: The construction of minimal area power and ground nets for VLSI circuits. DAC 1985:794-797
1355 Fred W. Obermeier, Randy H. Katz: PLA driver selection: an analytic approach. DAC 1985:798-802
1354 Semyon Shteingart, Andrew W. Nagle, John Grason: RTG: automatic register level test generator. DAC 1985:803-807
1353 Andrzej Krasniewski, Alexander Albicki: Simulation-free estimation of speed degradation in NMOS self-testing circuits for CAD applications. DAC 1985:808-811
1352 Masayuki Miyoshi, Yoshiharu Kazama, Osamu Tada, Yasuo Nagura, Nobutaka Amano: Speed up techniques of logic simulation. DAC 1985:812-815
1351 Edward Chan: Development of a timing analysis program for multiple clocked network. DAC 1985:816-819
1350 C. Delorme, P. Roux, L. Demians d'Archimbaud, N. Giambiasi, R. L'Bath, B. MacGee, R. Charroppin: A functional partitioning expert system for test sequences generation. DAC 1985:820-824
1349 Madhukar K. Reddy, Sudhakar M. Reddy, Prathima Agrawal: Transistor level test generation for MOS circuits. DAC 1985:825-828
1348 Beth W. Tucker: Electronic CAD/CAM-is it revolution or evolution (tutorial session). DAC 1985:830-834
1347 Patricia H. Lambert, Hillel Ofek, Lawrence A. O'Neill, Pat O. Pistilli, Paul Losleben, J. D. Nash, Dennis W. Shaklee, Bryan T. Preas, Harvey N. Lerman: Proceedings of the 21st Design Automation Conference, DAC '84, Albuquerque, New Mexico, June 25-27, 1984 DAC 1984
1346 Masato Kawai, John P. Hayes: An experimental MOS fault simulation program CSASIM. DAC 1984:2-9
1345 Chin-Fu Chen, Chi-Yuan Lo, Hao N. Nham, Prasad Subramaniam: The second generation motis mixed-mode simulator. DAC 1984:10-17
1344 Sunil K. Jain, Vishwani D. Agrawal: STAFAN: An alternative to fault simulation. DAC 1984:18-23
1343 Mahesh H. Doshi, Roderick B. Sullivan, Donald M. Schuler: THEMIS logic simulator - a mix mode, multi-level, hierarchical, interactive digital circuit simulator. DAC 1984:24-31
1342 Guy Dupenloup: A wire routing scheme for double-layer cell arrays. DAC 1984:32-37
1341 Takeshi Yoshimura: An efficient channel router. DAC 1984:38-44
1340 Gary W. Clow: A global routing algorithm for general cells. DAC 1984:45-51
1339 Charles H. Ng: A symbolic-interconnect router for custom IC design. DAC 1984:52-58
1338 Pedro Veiga, Mário Lança: HARPA: A hierarchical multi-level hardware description language. DAC 1984:59-65
1337 W. H. Evans, Jean-Claude Ballegeer, Nguyen H. Duyet: ADL: An algorithmic design language for integrated circuit synthesis. DAC 1984:66-72
1336 Gotaro Odawara, Jun Sato, Masahiro Tomita: A symbolic functional description language. DAC 1984:73-80
1335 Eric Slutz, Glen Okita, Jeanne Wiseman: Block description language (BDL): A structural description language. DAC 1984:81-85
1334 Daniel D. Gajski: Silicon compilers and expert systems for VLSI. DAC 1984:86-87
1333 Frederick Hinchliffe II, R. V. Alessi, J. Bunik, P. Catapano, M. Kubota, R. H. Dean, E. Dorsey, M. Leddell: Workshop introduction to gate array placement and routing packages. DAC 1984:89
1332 Kung-chao Chu, Ramautar Sharma: A technology independent MOS multiplier generator. DAC 1984:90-97
1331 Patrick A. D. Powell, Mohamed I. Elmasry: The icewater language and interpreter. DAC 1984:98-102
1330 Chidchanok Lursinsap, Daniel Gajski: Cell compilation with constraints. DAC 1984:103-108
1329 George D. M. Ross: Efficient implementation of experimental design systems. DAC 1984:109
1328 Martin Hardwick: Extending the relational database data model for design applications. DAC 1984:110-116
1327 Lee A. Hollaar, Brent E. Nelson, Tony M. Carter, Raymond A. Lorie: The structure and operation of a relational database system in a cell-oriented integrated circuit design system. DAC 1984:117-125
1326 Christopher Kingsley: A hiererachical, error-tolerant compactor. DAC 1984:126-132
1325 Alfred E. Dunlop, Vishwani D. Agrawal, David N. Deutsch, M. F. Jukl, Patrick Kozak, Manfred Wiesel: Chip layout optimization using critical path weighting. DAC 1984:133-136
1324 Hajimu Mori: Interactive compaction router for VLSI layout. DAC 1984:137-143
1323 Paul W. Horstmann, Edward P. Stabler: Computer aided design (CAD) using logic programming. DAC 1984:144-151
1322 John K. Ousterhout, Gordon T. Hamachi, Robert N. Mayo, Walter S. Scott, George S. Taylor: Magic: A VLSI layout system. DAC 1984:152-159
1321 George S. Taylor, John K. Ousterhout: Magic's incremental design-rule checker. DAC 1984:160-165
1320 Walter S. Scott, John K. Ousterhout: Plowing: Interactive stretching and compaction in magic. DAC 1984:166-172
1319 Gordon T. Hamachi, John K. Ousterhout: A switchbox router with obstacle avoidance. DAC 1984:173-179
1318 Magdy S. Abadir, Hassan K. Reghbati: Test generation for LSI: A case study. DAC 1984:180-195
1317 Mark G. Karpovsky, Rodney Van Meter: An approach to the testing of microprocessors. DAC 1984:196-202
1316 Subrata Dasgupta, M. C. Graf, Robert A. Rasmussen, Ron G. Walther, Tom W. Williams: Chip partitioning aid: A design technique for partitionability and testability in VLSI. DAC 1984:203-208
1315 Erwin Trischler: An integrated design for testability and automatic test pattern generation system: An overview. DAC 1984:209-215
1314 Ralph K. Cavin III: Introduction to the SRC design sciences program. DAC 1984:216-217
1313 R. Smith: Basic turorial layout tools - what really is there. DAC 1984:219
1312 Gerard H. van der Heiden, Etienne Grandjean: Ergonomic studies in computer aided design. DAC 1984:220-227
1311 Masahiko Kawamura, Haruo Takagi, Kanji Hirabayashi: Functional verification of memory circuits from mask artwork data. DAC 1984:228-234
1310 P. T. Chapman, K. Clark Jr.: The scan line approach to design rules checking: Computational experiences. DAC 1984:235-241
1309 Rajiv Kane, Sartaj Sahni: A systolic design rule checker. DAC 1984:243-250
1308 George J. Milne: A model for hardware description and verification. DAC 1984:251-257
1307 R. Alali, C. Durante, J. J. Mercier: A model for non interpreted structures of logical systems. DAC 1984:258-264
1306 Karl J. Lieberherr: Towards a standard hardware description language. DAC 1984:265-272
1305 Curtis H. Parks: IGES as an interchange format for integrated circuit design. DAC 1984:273-274
1304 Barry Jackson: A designing system for multi-family housing. DAC 1984:275-281
1303 Lloyd Wilkins: Module design verification system. DAC 1984:282-287
1302 Lynne A. Price: Studying the mouse for CAD systems. DAC 1984:288-293
1301 Mikhail Lotvin, Belinda Juran, Reeni Goldin: Amoeba: A symbolic VLSI layout system. DAC 1984:294-300
1300 William H. Kao, Mohammad H. Movahed-Ezazi, Mark L. Sabiers: ARIES: A workstation based, schematic driven system for circuit design. DAC 1984:301-307
1299 Jean-Pierre Dussault, Chi-Chang Liaw, Michael M. Tong: A high level synthesis tool for MOS chip design. DAC 1984:308-314
1298 Chia-Jeng Tseng, Daniel P. Siewiorek: Emerald: A bus style designer. DAC 1984:315-321
1297 T. Shinsha, T. Kubo, M. Hikosaka, K. Akiyama, Koichiro Ishihara: Polaris: Polarity propagation algorithm for combinational logic synthesis. DAC 1984:322-328
1296 Alice C. Parker, Fadi J. Kurdahi, Mitch J. Mlinar: A general methodology for synthesis and verification of register-transfer designs. DAC 1984:329-335
1295 M. E. Glazier, Anthony P. Ambler: Ultimate: A hardware logic simulation engine. DAC 1984:336-342
1294 Manuel A. d'Abreu, K. L. Cheong, C. T. Flanagan: Oracle - a simulator for Bipolar and MOS IC design. DAC 1984:343-349
1293 Jeffrey T. Deutsch, A. Richard Newton: A multiprocessor implementation of relaxation-based electrical circuit simulation. DAC 1984:350-357
1292 Daniel Etiemble, V. Adeline, Nguyen H. Duyet, J. C. Ballegeer: Micro-computer oriented algorithms for delay evaluation of MOS gates. DAC 1984:358-364
1291 John C. Foster: A unified CAD system for electronic design. DAC 1984:365-369
1290 Herbert Y. Chang, Richard N. Talmadge: Engineering design aspects. DAC 1984:370-373
1289 Charles W. Rosenthal: Physical design and manufacturing information aspects aspects of the AT & T bell laboratories CAD system. DAC 1984:374-383
1288 John Colton, Frank E. Swiatek, D. H. Edwards: Users view. DAC 1984:384
1287 A. Zingale, F. Kohn, F. Lynch, D. Kalbarsh: Workshop the semi-custom revolution: How to thrive or survive. DAC 1984:385
1286 Frederick Hinchliffe II: Commercial gate array physical design automation packages. DAC 1984:386-387
1285 Rachel R. Chen, Yoji Kajitani: The channel expansion problem in layout design. DAC 1984:388-391
1284 Bill D. Richard: A standard cell initial placement strategy. DAC 1984:392-398
1283 Michael Palczewski: Performance of algorithms for initial placement. DAC 1984:399-404
1282 John Alan Roach: The rectangle placement language. DAC 1984:405-411
1281 Louis I. Steinberg, Tom M. Mitchell: A knowledge based approach to VLSI CAD the redesign system. DAC 1984:412-418
1280 Van E. Kelly: The CRITTER system: Automated critiquing of digital circuit designs. DAC 1984:419-425
1279 J. L. Lewandowski, Chang L. Liu: A branch and bound algorithm for optimal pla folding. DAC 1984:426-433
1278 M. J. Meyer, Prathima Agrawal, R. G. Pfister: A VLSI FSM design system. DAC 1984:434-440
1277 Theodore Sabety, David Elliot Shaw, Brian Mathies: The semi-automatic generation of processing element control paths for highly parallel machines. DAC 1984:441-446
1276 Vincent J. Freund Jr.: Managing a large volume of design/manufacturing/test data in a chip and module factory. DAC 1984:447-451
1275 W. J. Guillaume, A. Kurylo: MINUPROX - an advanced proximity correction technique for the IBM EL-2 electron beam tool. DAC 1984:452-453
1274 H. D. Schnurmann, L. J. Vidunas, R. M. Peters: An automated system for testing LSI memory chips. DAC 1984:454-458
1273 Stephen Nachtsheim: The Intel design automation system. DAC 1984:459-465
1272 Kirk Sherhart, Mark Vershel, Judy Owen: The engineering design environment. DAC 1984:466-472
1271 Kit Tham, Rob Willoner, David Wimp: Functional design verification by multi-level simulation. DAC 1984:473-478
1270 Jerry Mar, You-Pang Wei: Performance verification of circuits. DAC 1984:479-483
1269 Todd J. Wagner: Hierarchical layout verification. DAC 1984:484-489
1268 Catherine Bellon, Raoul Velazco: Taking into account asynchronous signals in functional test of complex circuits. DAC 1984:490-496
1267 Gabriele Saucier, Catherine Bellon: VLSI test expertise system using a control flow model. DAC 1984:497-503
1266 Sudhakar M. Reddy, Vishwani D. Agrawal, Sunil K. Jain: A gate level model for CMOS combinational logic circuits with application to fault detection. DAC 1984:504-509
1265 Karl J. Lieberherr: Parameterized random testing. DAC 1984:510-516
1264 Stephen Y. H. Su, Tonysheng Lin: Functional testing techniques for digital LSI/VLSI systems. DAC 1984:517-528
1263 Lance A. Glasser, Lennox Hoyte: Delay and power optimization in VLSI circuits. DAC 1984:529-535
1262 Aart J. de Geus, J. B. Reed, M. Rekhson, G. Wikle: IDA: Interconnect delay analysis for integrated circuits. DAC 1984:536-541
1261 John K. Ousterhout: Switch-level delay models for digital MOS VLSI. DAC 1984:542-548
1260 Tsuyoshi Takahashi, Satoshi Kojima, Osamu Yamashiro, Kazuhiko Eguchi, Hideki Fukuda: An MOS digital network model on a modified thevenin equivalent for logic simulation. DAC 1984:549-555
1259 Al Dewey: The VHSIC hardware description language (VHDL) program. DAC 1984:556-557
1258 Ann R. Lanfri: Phled45: An enhanced version of caesar supporting 45° geometries. DAC 1984:558-564
1257 Masaru Ozaki, Miho Watanabe, Morio Kakinuma, Mikio Ikeda, Koji Sato: MGX: An integrated symbolic layout system for VLSI. DAC 1984:572-579
1256 K. Anderson, R. Powell: UTMC's LSI CAD system - highland. DAC 1984:580-586
1255 Peter Marwedel: The mimola design system: Tools for the design of digital processors. DAC 1984:587-593
1254 C. L. Wardle, Charles R. Watson, C. A. Wilson, J. Craig Mudge, Bradley J. Nelson: A declarative design approach for combining macrocells by directed placement and constructive routing. DAC 1984:594-601
1253 Lawrence Snyder: A model for university, industry and government cooperation. DAC 1984:602-603
1252 J. Scott: Tutorial - mechanical workstation software computer aided engineering in the mechanical design process. DAC 1984:605
1251 Guy D. Haas: Computervision's direction in workstation technology. DAC 1984:606-609
1250 F. Luellau, T. Hoepken, Erich Barke: A technology independent block extraction algorithm. DAC 1984:610-615
1249 Steven Paul McCormick: EXCL: A circuit extractor for IC designs. DAC 1984:616-623
1248 J. L. Kors, M. Israel: An interactive electrical graph extractor. DAC 1984:624-628
1247 Jinglun Zhang, Renhua Wang: Some consideration on the data model of geometric data bases. DAC 1984:629-633
1246 John R. Dixon, Melvin K. Simmons, Paul R. Cohen: An architecture for application of artificial intelligence to design. DAC 1984:634-640
1245 Anthony S. Wojcik, Joseph Kljaich Jr., Nagendra C. E. Srinivas: A formal design verification system based on an automated reasoning system. DAC 1984:641-647
1244 Ram Banin: Hardware accelerators in the design automation environment. DAC 1984:648
1243 Anthony Zingale: The semi-custom revolution: How to thrive or survive. DAC 1984:649-650
1242 Lev A. Markov, Jeffrey R. Fox, John H. Blank: Optimization techniques for two-dimensional placement. DAC 1984:652-654
1241 Krzysztof Kozminski, Edwin Kinnen: An algorithm for finding a rectangular dual of a planar graph for use in area planning for VLSI integrated circuits. DAC 1984:655-656
1240 Bou Nin Tien, B. S. Ting, J. Cheam, Kenneth S. K. Chow, Scott C. Evans: GALA - an automatic layout system for high density CMOS gate arrays. DAC 1984:657-662
1239 Sany M. Leinwand, Yen-Tai Lai: An algorithm for building rectangular floor-plans. DAC 1984:663-664
1238 Prakash Rao, R. Ramnarayan, Gerhard Zimmermann: Spider, a chip planner for ISL technology. DAC 1984:665-666
1237 Tokinori Kozawa, Chihei Miura, Hidekazu Terai: Combine and top down block placement algorithm for hierarchical logic VLSI layout. DAC 1984:667-669
1236 John P. Blanks: Initial placement of gate arrays using least-squares methods. DAC 1984:670-671
1235 Jack A. Hudson, John A. Wisniewski, Randy C. Peters: Module positioning algorithms for rectilinear macrocell assemblies. DAC 1984:672-675
1234 Vijay K. Raj, Barry M. Pangrle, Daniel D. Gajski: Microprocessor synthesis. DAC 1984:676-678
1233 G. Persky, L. V. Tran: Topological routing of multi-bit data buses. DAC 1984:679-682
1232 John D. Crawford: An electronic design interchange format. DAC 1984:683-685
1231 R. A. Kriete, R. K. Nettleton: A VLSI design methodology based on parametric macro cells. DAC 1984:686-688
1230 Antonio Martínez, Scott Nance: Methodology for compiler generated silicon structures. DAC 1984:689-691
1229 Randy H. Katz, Shlomo Weiss: Design transaction management. DAC 1984:692-693
1228 V. Ashok, Walter Lee McKnight, Jayashree Ramanathan: Uniform support for information handling and problem solving required by the VLSI design process. DAC 1984:694-696
1227 Stephen Trimberger: VTIcompose - a powerful graphical chip assembly tool. DAC 1984:697-698
1226 Nripendra N. Biswas: Computer aided minimization procedure for boolean functions. DAC 1984:699-702
1225 Andrzej Wieclawski, Marek A. Perkowski: Optimization of negative gate networks realized in weinberger-LIKF layout in a boolean level silicon compiler. DAC 1984:703-704
1224 Chu S. Jhon, Robert M. Keller: Deadlock analysis in the design of data-flow circuits. DAC 1984:705-707
1223 Ola A. Marvik: A method for IC layout verification. DAC 1984:708-709
1222 Sarma Sastry, Alice C. Parker: On the relation between wire length distributions and placement of logic on master slice ICs. DAC 1984:710-711
1221 Charles E. Radke: Proceedings of the 20th Design Automation Conference, DAC '83, Miami Beach, Florida, USA, June 27-29, 1983 DAC 1983
1220 John S. Mayo: Design automation - lessons of the past, challenges for the future. DAC 1983:1-2
1219 Robert J. Camoin: Central DA and its role: An executive view. DAC 1983:3
1218 Winfried Hahn: Computer Design Language - Version Munich (CDLM) a modern multi-level language. DAC 1983:4-11
1217 Peter Robinson, Jeremy Dion: Programmimg languages for hardware description. DAC 1983:12-16
1216 Karl J. Lieberherr, Svend E. Knudsen: Zeus: A hardware description language for VLSI. DAC 1983:17-23
1215 Adam Pawlak: Microprocessor systems modeling with MODLAN. DAC 1983:24
1214 Randy H. Katz, Shlomo Weiss: Chip assemblers: Concepts and capabilities. DAC 1983:25-30
1213 Jonathan B. Rosenberg, David G. Boyer, John A. Dallen, Stephen W. Daniel, Charles J. Poirier, John Poulton, C. Durward Rogers, Neil Weste: A vertically integrated VLSI design environment. DAC 1983:31-38
1212 K. Ahdoot, Rita R. Alvarodiaz, L. Crawley: IBM FSD VLSI chip design methodology. DAC 1983:39-45
1211 N. J. Elias, Arthur W. Wetzel: The IC Module Compiler, a VLSI system design aid. DAC 1983:46-49
1210 Kuang-Wei Chiang, Zvonko G. Vranesic: On fault detection in CMOS logic networks. DAC 1983:50-56
1209 Fabio Somenzi, Silvano Gai, Marco Mezzalama, Paolo Prinetto: A new integrated system for PLA testing and verification. DAC 1983:57-63
1208 Sunil K. Jain, Vishwani D. Agrawal: Test generation for MOS circuits using D-algorithm. DAC 1983:64-70
1207 Takuji Ogihara, Shinichi Murai, Yuzo Takamatsu, Kozo Kinoshita, Hideo Fujiwara: Test generation for scan design circuits with tri-state modules and bidirectional terminals. DAC 1983:71-78
1206 Steve Sapiro: Engineering Workstations: Tools or toys? DAC 1983:79-80
1205 J. Robert Logan: Design/synthesis workshop session. DAC 1983:81-82
1204 John A. Board Jr., Peter N. Marinos: An interactive simulation facility for the evaluation of shared-resource architectures (Parallel ARchitecture SIMulator - PARSIM). DAC 1983:83-92
1203 Andrew Sangster, John Monahan: Aquarius: Logic simulation on an Engineering Workstation. DAC 1983:93-99
1202 Piet Stevens, Guido Arnout: BIMOS, an MOS oriented multi-level logic simulator. DAC 1983:100-106
1201 Yuh-Zen Liao, Chak-Kuen Wong: An algorithm to compact a VLSI symbolic layout with mixed constraints. DAC 1983:107-112
1200 Gershon Kedem, Hiroyuki Watanabe: Graph-optimization techniques for IC layout and compaction. DAC 1983:113-120
1199 Werner L. Schiele: Improved compaction by minimized length of wires. DAC 1983:121-127
1198 Hriday R. Prasad: Tutorial - Group Technology. DAC 1983:128
1197 F. W. Day: Computer Aided Software Engineering (CASE). DAC 1983:129-136
1196 Charles L. Leath, Steven J. Ollanik: Software architecture for the implementation of a Computer-Aided Engineering system. DAC 1983:137-142
1195 David Kramlich, Gretchen P. Brown, Richard T. Carling, Christopher F. Herot: Program visualization: Graphics support for software development. DAC 1983:143-149
1194 Tohru Sasaki, Nobuhiko Koike, Kenji Ohmori, Kyoji Tomita: HAL: A block level HArdware Logic simulator. DAC 1983:150-156
1193 Zeev Barzilai, Leendert M. Huisman, Gabriel M. Silberman, Donald T. Tang, Lin S. Woo: Simulating pass transistor circuits using logic simulation machines. DAC 1983:157-163
1192 Kenneth J. Supowit, Eric A. Slutz: Placement algorithms for custom VLSI. DAC 1983:164-170
1191 Alexander Iosupovicz, Clarence King, Melvin A. Breuer: A module interchange placement machine. DAC 1983:171-174
1190 Tokinori Kozawa, Hidekazu Terai, Tatsuki Ishii, Michiyoshi Hayase, Chihei Miura, Yasushi Ogawa, Kuniaki Kishida, Norio Yamada, Yasuhiro Ohno: Automatic placement algorithms for high packing density V L S I. DAC 1983:175-181
1189 Dah-Juh Chyan, Melvin A. Breuer: A placement algorithm for array processors. DAC 1983:182-188
1188 Francine S. Frome: Incorporating the human factor in color CAD systems. DAC 1983:189-195
1187 Nandakumar N. Tendolkar: Diagnosis of TCM failures in the IBM 3081 Processor complex. DAC 1983:196-200
1186 E. Kofi Vida-Torku, Charles E. Radke: Quality level and fault coverage for multichip modules. DAC 1983:201-206
1185 Kwok-Woon Lai, Daniel P. Siewiorek: Functional testing of digital systems. DAC 1983:207-213
1184 Miron Abramovici, Premachandran R. Menon, David T. Miller: Critical path tracing - an alternative to fault simulation. DAC 1983:214-220
1183 Zerksis D. Umrigar, Vijay Pitchumani: Formal verification of a real-time hardware design. DAC 1983:221-227
1182 Anthony S. Wojcik: Formal design verification of digital systems. DAC 1983:228-234
1181 Robert Brian Cutler: Automating mask layout and specification panel session. DAC 1983:235-236
1180 Larry N. Dunn: An overview of the design and verification subsystem of the Engineering Design System. DAC 1983:237-238
1179 Frank Rubin, Paul W. Horstmann: A logic design front-end for improved engineering productivity. DAC 1983:239-245
1178 C. J. Rimkus, Michael R. Wayne, D. D. Cheng, F. J. Magistro: Structured design verification: Function and timing. DAC 1983:246-252
1177 J. B. Bendas: Design through transformation. DAC 1983:253-256
1176 Hans-Jürgen Rothermel, Dieter A. Mlynski: Routing method for VLSI design using irregular cells. DAC 1983:257-262
1175 Kenneth J. Supowit: Reducing channel density in standard cell layout. DAC 1983:263-269
1174 Robert N. Mayo, John K. Ousterhout: Pictures with parentheses: Combining graphics and procedures in a VLSI layout tool. DAC 1983:270-276
1173 James R. Warner: Importance of device independence to the CADCAM industry. DAC 1983:277-278
1172 Kaoru Okazaki, Tomoko Moriya, Toshihiko Yahara: A multiple media delay simulator for MOS LSI circuits. DAC 1983:279-285
1171 Patrick Kozak, Ajoy K. Bose, A. Gupta: Design aids for the simulation of bipolar gate arrays. DAC 1983:286-292
1170 Vijaya Ramachandran: An improved switch-level simulator for MOS circuits. DAC 1983:293-299
1169 Dilip K. Bhavsar: Design For Test Calculus: An algorithm for DFT rules checking. DAC 1983:300-307
1168 C. Benmehrez, J. F. McDonald: Measured performance of a programmed implementation of the subscripted D-Algorithm. DAC 1983:308-315
1167 Charles Paulson: Classes of diagnostic tests. DAC 1983:316-322
1166 E. Kofi Vida-Torku, Beverly Messick Huey: Petri Net based search directing heuristics for test generation. DAC 1983:323-330
1165 Mark Hofmann, Ulrich Lauther: HEX: An instruction-driven approach to feature extraction. DAC 1983:331-336
1164 Gary M. Tarolli, William J. Herman: Hierarchical circuit extraction with detailed parasitic capacitance. DAC 1983:337-345
1163 J. D. Bastian, M. Ellement, Priscilla J. Fowler, C. E. Huang, Lawrence P. McNamee: Symbolic Parasitic Extractor for Circuit Simulation (SPECS). DAC 1983:346-352
1162 Erich Barke: A layout verification system for analog bipolar integrated circuits. DAC 1983:353-359
1161 Shinji Tokumasu, Yoshio Kunitomo, Yoshimi Ohta, Shigeru Yamamoto, Norihiro Nakajima: Solid model in geometric modelling system: HICAD. DAC 1983:360-366
1160 Yung-Chia Lee, King-Sun Fu: Integration of solid modeling and data base management for CAD/CAM. DAC 1983:367-373
1159 Carlo H. Séquin, Paul S. Strauss: UNIGRAFIX. DAC 1983:374-381
1158 M. Bouyat, H. Botta, J. C. Vignat: VERDI: A computer aided design system for development and city planning. DAC 1983:382-385
1157 Ronald Waxman, Melvin F. Heilweil, Tom Reinke, Robert Smith, Gayla J. Von Ehr: Workshop - technology design rules for design automation. DAC 1983:387-388
1156 Melvin F. Heilweil: Technology rules- the other side of technology dependent code. DAC 1983:389
1155 Robert J. Smith II: Technology-independent circuit layout. DAC 1983:390-393
1154 Thomas R. Reinke: Technology design rules - a user's perspective. DAC 1983:394
1153 Gayla J. Von Ehr: Position paper role of technology design rules in Design Automation. DAC 1983:395
1152 James H. Shelly, David R. Tryon: Statistical techniques of timing verification. DAC 1983:396-402
1151 Eiji Tamura, Kimihiro Ogawa, Toshio Nakano: Path delay analysis for hierarchical building block layout system. DAC 1983:403-410
1150 Norman P. Jouppi: Timing analysis for nMOS VLSI. DAC 1983:411-418
1149 John J. Granacki, Alice C. Parker: The effect of register-transfer design tradeoffs on chip area and performance. DAC 1983:419-424
1148 David C. Smith, Richard Noto, Fred Borgini, Shanti S. Sharma, Joseph C. Werbickas: VGAUA: The Variable Geometry Automated Universal Array layout System. DAC 1983:425-429
1147 M. W. Stebnisky, M. J. McGinnis, Joseph C. Werbickas, Rathin Putatunda, A. Feller: APSS: An automatic PLA synthesis system. DAC 1983:430-435
1146 Mikko Tervonen, Hannu Lehikoinen, Timo Mukari: Integrated computer aided design, documentation and manufacturing system for PCB electronics. DAC 1983:436-443
1145 John D. Litke: Minimizing PWB NC drilling. DAC 1983:444-447
1144 J. Drier: Simplification of CNC programming for PWB routing. DAC 1983:448
1143 Gotaro Odawara, Kazuhiko Iijima, Tetsuro Kiyomatsu: Partitioning and placement technique for bus-structured PWB. DAC 1983:449-456
1142 Sungho Kang: Linear ordering and application to placement. DAC 1983:457-464
1141 Kunio Fukunaga, Shoichiro Yamada, Harold S. Stone, Tamotsu Kasai: Placement of circuit modules using a graph space approach. DAC 1983:465-471
1140 Michael C. McFarland: Computer-aided partitioning of behavioral hardware descriptions. DAC 1983:472-478
1139 Thaddeus J. Kowalski, Donald E. Thomas: The VLSI Design Automation Assistant: Prototype system. DAC 1983:479-483
1138 Charles Y. Hitchcock III, Donald E. Thomas: A method of automatic data path synthesis. DAC 1983:484-489
1137 Chia-Jeng Tseng, Daniel P. Siewiorek: Facet: A procedure for the automated synthesis of digital systems. DAC 1983:490-496
1136 Charles W. Rose, Greg Ordy, Frederic I. Parke: NmPc: A retrospective. DAC 1983:497-505
1135 Roy L. Druian: Functional models for VLSI design. DAC 1983:506-514
1134 Raymond Cheng, Brian Griffin, Kun Katsumata, John Welsh: Functional simulation shortens the development cycle of a new computer. DAC 1983:515-519
1133 Greg Ordy, Charles W. Rose: The N.2 System. DAC 1983:520-526
1132 Paul Bassett: Computer Aided Programming. DAC 1983:527-529
1131 Giovanni De Micheli, Alberto L. Sangiovanni-Vincentelli: PLEASURE: a computer program for simple/multiple constrained/unconstrained folding of Programmable Logic Arrays. DAC 1983:530-537
1130 Wentai Liu, Daniel E. Atkins: Bounds on the saved area ratio due to PLA folding. DAC 1983:538-544
1129 Jorge Martínez-Carballido, V. Michael Powers: PRONTO: Quick PLA product reduction. DAC 1983:545-552
1128 T. C. Hu, Yue-Sun Kuo: Optimum reduction of programmable logic array. DAC 1983:553-558
1127 Ernest L. Hall: Robots in design (Panel Discussion). DAC 1983:559
1126 James Cohoon, Sartaj Sahni: Heuristics for the Circuit Realization Problem. DAC 1983:560-566
1125 Jose S. Metos, John V. Oldfield: Binary Decision Diagrams: From abstract representations to physical implementations. DAC 1983:567-570
1124 Henry L. Nattrass, Glen K. Okita: Some Computer Aided Engineering System design principles. DAC 1983:571-577
1123 Chi-Ping Hsu: General river routing algorithm. DAC 1983:578-583
1122 Hon Wai Leong, Chang L. Liu: A new channel routing problem. DAC 1983:584-590
1121 Michael Burstein, Richard N. Pelavin: Hierarchical channel router. DAC 1983:591-597
1120 Stanley Wong: The relational data model for CAD(Tutorial/Panel/Workshop): Close encounters of the third normal form. DAC 1983:598
1119 Mark N. Haynie: Tutorial: The relational data model for Design Automation. DAC 1983:599-607
1118 Dwight D. Hill: Edisim and Edicap: Graphical simulator interfaces. DAC 1983:608-614
1117 Peter Flake, Philip Moorby, Gerry Musgrave: An algebra for logic strength simulation. DAC 1983:615-618
1116 Chi-Yuan Lo, Hao N. Nham, Ajoy K. Bose: A data structure for MOS circuits. DAC 1983:619-624
1115 Al Dewey: VHSIC hardware description (VHDL) development program. DAC 1983:625-628
1114 J. R. Grierson, B. Cosgrove, Daniel Richert, R. E. Halliwell, Harold Kirk, John C. Knight, John A. McLean, J. M. McGrail, C. O. Newton: The UK5000 - successful collaborative development of an integrated design system for a 5000 gate CMOS array with built-in test. DAC 1983:629-636
1113 Harold Kirk, P. D. Crowhurst, J. A. Skingley, J. Dan Bowman, G. L. Taylor: Placement of irregular circuit elements on non-uniform gate arrays. DAC 1983:637-643
1112 B. D. Prazic, M. A. Bozier: Automatic routing of double layer gate arrays using a moving cursor. DAC 1983:644-650
1111 C. O. Newton, Patricia A. Young: Optimisation of global routing for the UK5000 gate array by iteration. DAC 1983:651-657
1110 Peter Robinson: Automatic layout for gate arrays with one layer of metal. DAC 1983:658-664
1109 Howard E. Krohn: An over-cell gate array channel router. DAC 1983:665-670
1108 Abbas El Gamal, Zahir A. Syed: A new statistical model for gate array routing. DAC 1983:671-674
1107 P. Jennings: A topology for semicustom array-structured LSI devices, and their automatic customisation. DAC 1983:675-681
1106 Neil DalCero: Automatic batch processing in multilayer ceramic metallization. DAC 1983:682-685
1105 Richard L. Simon: CAD/CAM - the foundation for Computer Integrated Manufacturing. DAC 1983:686-700
1104 Sunil K. Jain, Alfred K. Susskind: Test strategy for microprocessers. DAC 1983:703-708
1103 Ernst Ulrich: A design verification methodology based on concurrent simulation and clock suppression. DAC 1983:709-712
1102 Andrea S. LaPaugh, Richard J. Lipton: Total stuct-at-fault testing by circuit transformation. DAC 1983:713-716
1101 John M. Acken: Testing for bridging faults (shorts) in CMOS circuits. DAC 1983:717-718
1100 Gregory D. Jordan, Brij B. Popli: ILS - interactive logic simulator. DAC 1983:719-720
1099 Anoop Gupta: ACE: A Circuit Extractor. DAC 1983:721-725
1098 Akira Tsukizoe, Jun'ya Sakemi, Tokinori Kozawa, Hiroshi Fukuda: MACH : a high-hitting pattern checker for VLSI mask data. DAC 1983:726-731
1097 Ning-Sang Chang, Ravi Apte: Consistency checking for MOS/VLSI circuits. DAC 1983:732-733
1096 Thomas G. Szymanski, Christopher J. Van Wyk: Space efficient algorithms for VLSI artwork analysis. DAC 1983:734-739
1095 Ralph McGarity, Daniel P. Siewiorek: Experiments with the SLIM Circuit Compactor. DAC 1983:740-746
1094 André Leblond: CAF: A computer-assisted floorplanning tool. DAC 1983:747-753
1093 Anderew S. Moulton: Laying the power and ground wires on a VLSI chip. DAC 1983:754-755
1092 Rossane Wyleczuk, Lynn Meyer, Gigi Babcock: The Transfer of University Software for Industry Use. DAC 1983:756-761
1091 Carlo Batini, C. Costa: A graphical tool for conceptual design of data base applications. DAC 1983:762-773
1090 James H. Tomkinson: UCAD: Building Design Automation with general purpose software tools on UNIX. DAC 1983:774-787
1089 Robert A. Walker, Donald E. Thomas: Behavioral level transformation in the CMU-DA system. DAC 1983:788-789
1088 Shmuel Wimer, N. Sharfman: HOPLA-PLA optimization and synthesis. DAC 1983:790-794
1087 Samuel Chuquillanqui: Internal connection problem in large optimized PLAs. DAC 1983:795-802
1086 Adam Pawlak: Microprocessor systems modeling with MODLAN. DAC 1983:804-811
1085 James S. Crabbe, Charles E. Radke, Hillel Ofek: Proceedings of the 19th Design Automation Conference, DAC '82, Las Vegas, Nevada, USA, June 14-16, 1982 DAC 1982
1084 Melvin A. Breuer: A survey of the state-of-the-art of design automation an invited presentation. DAC 1982:1
1083 Harold R. Marcotte: Robotics: The new automation tool. DAC 1982:2-8
1082 Thomas W. Williams: Design for testability. DAC 1982:9
1081 Lawrence A. O'Neill: A retrospective on software engineering in design automation. DAC 1982:10-14
1080 Robert Alan Friendenson, J. R. Breiland, T. J. Thompson: Designer's Workbench: Delivery of cad tools. DAC 1982:15-22
1079 T. J. Thompson: A utilitarian approach to CAD. DAC 1982:23-29
1078 Maciej J. Ciesielski, Edwin Kinnen: An analytical method for compacting routing area in integrated circuits. DAC 1982:30-37
1077 Raghunath Raghavan, Sartaj Sahni: Optimal single row router. DAC 1982:38-45
1076 Chi-Ping Hsu: A new two-dimensional routing algorithm. DAC 1982:46-50
1075 Gregory F. Pfister: The Yorktown Simulation Engine: Introduction. DAC 1982:51-54
1074 Monty Denneau: The Yorktown Simulation Engine. DAC 1982:55-59
1073 E. Kronstadt, Gregory F. Pfister: Software support for the Yorktown Simulation Engine. DAC 1982:60-64
1072 Miron Abramovici, Ytzhak H. Levendel, Premachandran R. Menon: A logic simulation machine. DAC 1982:65-73
1071 Hriday R. Prasad: Workshop - industrial robotics. DAC 1982:74
1070 Clive A. Collins: IBM 3081 system overview and technology. DAC 1982:75-82
1069 Michael Monachino: Design verification system for large-scale LSI designs. DAC 1982:83-90
1068 Robert F. Woodward: Operational aspects of design automation for the IBM 3081. DAC 1982:91-95
1067 Vincent J. Freund Jr., J. A. Guerin: Automated conversion of design data for building the IBM 3081. DAC 1982:96-103
1066 Kenneth J. Supowit: A minimum-impact routing algorithm. DAC 1982:104-112
1065 Walter Heyns: The 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers. DAC 1982:113-120
1064 Masayuki Terai, Hajime Kanada, Koji Sato, Toshihiko Yahara: A consideration of the number of horizontal grids used in the routing of a masterslice layout. DAC 1982:121-128
1063 Margaret Lie, Chi-Song Horng: A bus router for IC layout. DAC 1982:129-132
1062 Werner Grass: A depth-first branch-and-bound algorithm for optimal PLA folding. DAC 1982:133-140
1061 J. R. Egan, C. L. Liu: Optimal bipartite folding of PLA. DAC 1982:141-146
1060 Gary D. Hachtel, A. Richard Newton, Alberto L. Sangiovanni-Vincentelli: Techniques for programmable logic array folding. DAC 1982:147-155
1059 Bill Teel, Doran Wilde: A logic minimizer for VLSI PLA design. DAC 1982:156-162
1058 Richard L. Donze, Jacob Sanders, Michael Jenkins, George Sporzynski: Philo-a VLSI design system. DAC 1982:163-169
1057 Sung-Mo Kang, Robert H. Krambeck, Hung-Fai Stephen Law: Gate matrix layout of random control logic in a 32-bit CMOS CPU chip adaptable to evolving logic design. DAC 1982:170-174
1056 Charles M. Fiduccia, Robert M. Mattheyses: A linear-time heuristic for improving network partitions. DAC 1982:175-181
1055 Thomas S. Payne, William M. van Cleemput: Automated partitioning of hierarchically specified digital systems. DAC 1982:182-192
1054 Leon I. Maissel, Daniel L. Ostapko: Interactive design language: A unified approach to hardware simulation, synthesis and documentation. DAC 1982:193-201
1053 Robert Piloty, Dominique Borrione: The conlan project: Status and future plans. DAC 1982:202-212
1052 James B. Rawlings: VHSIC HDL. DAC 1982:213
1051 Jere L. Sanborn: Evolution of the engineering design system data base. DAC 1982:214-218
1050 Erik Damm, H. Gethöffer, K. Kaiser: Hardware support for automatic routing. DAC 1982:219-223
1049 Ravi Nair, Se June Hong, Sandy Liles, Ray Villani: Global wiring on a wire routing machine. DAC 1982:224-231
1048 Larry Seiler: A hardware assisted design rule check architecture. DAC 1982:232-238
1047 Farhad Arbab, Larry Lichten, Michel A. Melkanoff: Toward CAM-oriented CAD. DAC 1982:239-245
1046 Kazuyuki Inoue, Masahiko Adachi, Toru Funayama: A layout system for high precision design of progressive die. DAC 1982:246-252
1045 William R. Heller, Gregory B. Sorkin, Klim Maling: The planar package planner for system designers. DAC 1982:253-260
1044 Ralph H. J. M. Otten: Automatic floorplan design. DAC 1982:261-267
1043 Jack Bennett: A database management system for design engineers. DAC 1982:268-273
1042 Randy H. Katz: A database approach for managing VLSI design data. DAC 1982:274-282
1041 David C. Smith, Barry S. Wagner: A low cost, transportable, data management system for LSI/VLSI design. DAC 1982:283-290
1040 Robert P. Larsen, James Allen Luisi, A. K. Singh: Aw expanded logic equation list for checkout. DAC 1982:291-299
1039 Samuel Chuquillanqui, Tomás Pérez Segovia: PAOLA: A tool for topological optimization of large PLAS. DAC 1982:300-306
1038 Joseph F. P. Luhukay, William J. Kubitz: A layout synthesis system for NMOS gate-cells. DAC 1982:307-314
1037 P. J. DesMarais, E. S. Y. Shew, Philip S. Wilcox: A functional level modelling language for digital simulation. DAC 1982:315-320
1036 Sajjan G. Shiva, J. A. Covington: Modular description/simulation/synthesis using DDL. DAC 1982:321-329
1035 James H. Tracey, Kovvali Surya Kumar: A hardware description language for processor based digital systems. DAC 1982:330-337
1034 T. H. Bruggere: Special purpose vs. general purpose hardware for da. DAC 1982:338
1033 H. G. Adshead: Towards VLSI complexity: The DA algorithm scaling problem: can special DA hardware help? DAC 1982:339-344
1032 Markku Tamminen, Reijo Sulonen: The excell method for efficient geometric access to data. DAC 1982:345-351
1031 Gershon Kedem: The quad-CIF tree: A data structure for hierarchical on-line algorithms. DAC 1982:352-357
1030 David Grabel: Object data structures towards distributed graphics processing. DAC 1982:358-364
1029 Antoni A. Szepieniec: SAGA: An Experimental Silicon Assembler. DAC 1982:365-370
1028 Stephen Trimberger, James A. Rowson: Riot - a simple graphical chip assembly tool. DAC 1982:371-376
1027 John P. Gray, Irene Buchanan, Peter S. Robertson: Designing gate arrays using a silicon compiler. DAC 1982:377-383
1026 Yinghua Min, Stephen Y. H. Su: Testing functional faults in VLSI. DAC 1982:384-392
1025 John P. Hayes: A fault simulation methodology for VLSI. DAC 1982:393-399
1024 Ajoy K. Bose, Patrick Kozak, Chi-Yuan Lo, Hao N. Nham, Ernesto Pacas-Skewes, Kwok W. Wu: A fault simulator for MOS LSI circuits. DAC 1982:400-409
1023 Richard J. Lipton, J. D. Nash: Design automation algorithms: Research and applications. DAC 1982:410
1022 Tetsuo Asano: Parametric pattern router. DAC 1982:411-417
1021 Ronald L. Rivest, Charles M. Fiduccia: A greedy channel router. DAC 1982:418-424
1020 Robert K. Korn: An efficient variable-cost maze router. DAC 1982:425-431
1019 William A. Dees Jr., Patrick G. Karger: Automated rip-up and reroute techniques. DAC 1982:432-439
1018 Fontaine Richardson: Important criteria in selecting engineering work stations. DAC 1982:440-444
1017 Abe R. Shliferstein: Experiments using interactive color raster graphics for CAD. DAC 1982:445-452
1016 Lynne A. Price: Design of command menus for CAD systems. DAC 1982:453-459
1015 Kenneth H. Keller, A. Richard Newton, S. Ellis: A symbolic design system for integrated circuits. DAC 1982:460-466
1014 Richard J. Lipton, Stephen C. North, Robert Sedgewick, Jacobo Valdes, Gopalakrishnan Vijayan: ALI: A procedural language to describe VLSI layouts. DAC 1982:467-474
1013 Ronald L. Rivest: The PI (placement and interconnect) system. DAC 1982:475-481
1012 Prabhakar Goel, M. T. McMahon: Electronic Chip-in-Place Test. DAC 1982:482-488
1011 Kewal K. Saluja: An enhancement of lssd to reduce test pattern generation effort and increase fault coverage. DAC 1982:489-494
1010 Edward J. McCluskey: Verification testing. DAC 1982:495-500
1009 Yehuda E. Kalay: Modeling polyhedral solids bounded by multi-curved parametric surfaces. DAC 1982:501-507
1008 Gregory John Glass: A user interface for architectural design, a case study. DAC 1982:508-513
1007 Clive K. Liu, Charles M. Eastman: Design of a graphic processor for computer-aided drafting. DAC 1982:514-520
1006 G. Cosmai, Umberto Cugini, Piero Mussio, Amri Napolitano: An interactive drafting system based on two dimensional primitives. DAC 1982:521-529
1005 Michael H. Arnold, John K. Ousterhout: Lyra: A new approach to geometric layout rule checking. DAC 1982:530-536
1004 Trevor N. Mudge, Rob A. Rutenbar, Robert M. Lougheed, Daniel E. Atkins: Cellular image processing techniques for VLSI circuit layout validation and routing. DAC 1982:537-543
1003 Makoto Takashima, Takashi Mitsuhashi, Toshiaki Chiba, Kenji Yoshida: Programs for verifying circuit connectivity of mos/lsi mask artwork. DAC 1982:544-550
1002 David Kaplan: A non-restrictive artwork verification program for printed circuit boards. DAC 1982:551-558
1001 R. W. Allen, M. M. Ervin-Willis, Rodham E. Tulloss: DORA: : CAD interface to automatic diagnostics. DAC 1982:559-565
1000 Catherine Bellon, A. Liothin, S. Sadier, Gabriele Saucier, Raoul Velazco, Francois Grillot, M. Issenman: Automatic generation of microprocessor test programs. DAC 1982:566-573
999 Pradip Bose, Jacob A. Abraham: Test generation for programmable logic arrays. DAC 1982:574-580
998 Deepak K. Goel, Robert M. McDermott: An interactive testability analysis program - ITTAP. DAC 1982:581-586
997 Ernst Ulrich, Dennis Hebert: Speed and accuracy in digital network simulation based on structural modeling. DAC 1982:587-593
996 Robert B. Hitchcock Sr.: Timing Verification and the Timing Analysis program. DAC 1982:594-604
995 Lionel Bening, Thomas A. Lane, Curtis R. Alexander, James E. Smith: Developments in logic network path delay analysis. DAC 1982:605-615
994 Rathin Putatunda: Auto-delay: A program for automatic calculation of delay in LSI/VLSI chips. DAC 1982:616-621
993 Minoru Nomura, Shinichi Sato, Nobuo Takano, Toshinori Aoyama, Akihiko Yamada: Timing verification system based on delay time hierarchical nature. DAC 1982:622-628
992 Vishwani D. Agrawal: Synchronous path analysis in MOS circuit simulator. DAC 1982:629-635
991 Joseph Peled: Simplified data structure for mini-based turnkey CAD systems. DAC 1982:636-642
990 Jeffrey Z. Gingerich, Michael P. Carroll, E. J. Chelius, Po-Kuan Lu: A hybrid CAD/CAM system for mechanical applications. DAC 1982:643-649
989 Donald Robbins: Making the wire frame solid. DAC 1982:650-654
988 Takashi Kambe, Toru Chiba, Seiji Kimura, Tsuneo Inufushi, Noboru Okuda, Ikuo Nishioka: A placement algorithm for polycell LSI and ITS evaluation. DAC 1982:655-662
987 Klim Maling, Steven H. Mueller, William R. Heller: On finding most optimal rectangular package plans. DAC 1982:663-670
986 G. J. Wipfler, Manfred Wiesel, Dieter A. Mlynski: A combined force and cut algorithm for hierarchical VLSI layout. DAC 1982:671-677
985 Robert M. McDermott: Transmission gate modeling in an existing three-value simulator. DAC 1982:678-681
984 Ekachai Lelarasmee, Alberto L. Sangiovanni-Vincentelli: Relax: A new circuit for large scale MOS integrated circuits. DAC 1982:682-687
983 Michael R. Lightner, Gary D. Hachtel: Implication algorithms for MOS switch level functional macromodeling implication and testing. DAC 1982:691-698
982 William A. Noon, Ken N. Robbins, M. Ted Roberts: A design system approach to data integrity. DAC 1982:699-705
981 Xian-Long Hong, Ren-kung Yin, Xi-ling Liu: QCADS-a LSI CAD system for minicomputer. DAC 1982:706-711
980 R. Alan Eustace, Amar Mukhopadhyay: A Deterministic finite automaton approach to design rule checking for VLSI. DAC 1982:712-717
979 Gotaro Odawara, Kazuhiko Iijima, Tetsuro Kiyomatsu: Arbitrarily-sized module location technique in the lop system. DAC 1982:718-726
978 Hiroshi Shiraishi, Mitsuo Ishii, Shoichi Kurita, Masaaki Nagamine: ICAD/PCB: Integrated computer aided design system for printed circuit boards. DAC 1982:727-732
977 Manfred Wiesel, Dieter A. Mlynski: Two-dimensional channel routing and channel intersection problems. DAC 1982:733-739
976 John A. Nestor, Donald E. Thomas: Defining and implementing a multilevel design representation with simulation applications. DAC 1982:740-746
975 Takeshi Sakai, Yoshiyuki Tsuchida, Hiroto Yasuura, Yasushi Ooi, Yoshitsugu Ono, Hiroshi Kano, Shinji Kimura, Shuzo Yajima: An Interactive Simulation System for structured logic design - ISS. DAC 1982:747-754
974 Kazuyuki Hirakawa, Noboru Shiraki, Michiaki Muraoka: Logic simulation for LSI. DAC 1982:755-761
973 J. D. Nash: VLSI design methodology workshop. DAC 1982:762
972 Adam Pawlak: Digital logic modeling system based on MODLAN. DAC 1982:763-770
971 Stacey J. Gelman: VEEP A VEctor Editor and Preparer. DAC 1982:771-776
970 James E. Hassett: Automated layout in ASHLAR: An approach to the problems of General Cell layout for VLSI. DAC 1982:777-784
969 Tohru Adachi, Hitoshi Kitazawa, Mitsuyoshi Nagatani, Tsuneta Sudo: Hierarchical top-down layout design method for VLSI chip. DAC 1982:785-791
968 Lee F. Todd, J. M. Hansen, S. V. Pantulu, John L. Barron, D. J. Gilbert, R. J. Anderson, A. K. Biyani: CGALA-a multi technology Gate Array Layout system. DAC 1982:792-801
967 T. Matsuda, Tomyyuki Fujita, K. Takamizawa, H. Mizumura, H. Nakamura, F. Kitajima, Satoshi Goto: LAMBDA: A quick, low cost layout design system for master-slice LSI s. DAC 1982:802-808
966 Vijay Pitchumani, Edward P. Stabler: A formal method for computer design verification. DAC 1982:809-814
965 Robert A. Mueller, Joseph Varghese: Formal semantics for the automated derivation of micro-code. DAC 1982:815-824
964 Sany M. Leinwand: Logical correctness by construction. DAC 1982:825-831
963 Fumihiro Maruyama, Takao Uehara, Nobuaki Kawato, Takao Saito: A verification technique for hardware designs. DAC 1982:832-841
962 Yaohan Chu: Computer system design description. DAC 1982:842-850
961 Philippe Basset, Gabriele Saucier: Top down design and testability of VLSI circuits. DAC 1982:851-857
960 Nobuaki Kawato, Takao Uehara, Sadaki Hirose, Takao Saito: An interactive logic synthesis system based upon AI techniques. DAC 1982:858-864
959 Ted M. Sparr: A language for a scientific and engineering database system. DAC 1982:865-871
958 A. M. Beyls, B. Hennion, Jacques Lecourvoisier, Guy Mazaré, Alain Puissochet: A design methodology based upon symbolic layout and integrated cad tools. DAC 1982:872-878
957 Mandalagiri S. Chandrasekhar, Melvin A. Breuer: Optimum placement of two rectangular blocks. DAC 1982:879-886
956 Zahir A. Syed, Abbas El Gamal, Melvin A. Breuer: On routing for custom integrated circuits. DAC 1982:887-893
955 Ron Y. Pinter: On routing two-point nets across a channel. DAC 1982:894-902
954 John K. Ousterhout, David M. Ungar: Measurements of a VLSI design. DAC 1982:903-908
953 Saul Yermie Levy: Distributed computation for design aids. DAC 1982:909-915
952 Robert J. Smith II: Proceedings of the 18th Design Automation Conference, DAC '81, Nashville, Tennessee, USA, June 29 - July 1, 1981 DAC 1981
951 Randolph Reitmeyer Jr.: CAD for military systems, an essential link to LSI, VLSI and VHSIC technology. DAC 1981:3-12
950 Charles M. Eastman: Recent developments in representation in the science of design. DAC 1981:13-21
949 G. Persky, C. Enger, D. M. Selove: The Hughes Automated Layout System - automated LSI/VLSI layout based on channel routing. DAC 1981:22-28
948 Xiong Ji-Guang, Tokinori Kozawa: An algorithm for searching shortest path by propagating wave fronts in four quadrants. DAC 1981:29-36
947 Hans-Jürgen Rothermel, Dieter A. Mlynski: Computation of power supply nets in VLSI layout. DAC 1981:37-42
946 Akihiko Yamada: Design automation status in Japan. DAC 1981:43-50
945 T. Hosaka, K. Ueda, H. Matsuura: A design automation system for electronic switching systems. DAC 1981:51-58
944 Chiyoji Tanaka, Shinichi Murai, Shunichiro Nakamura, Takuji Ogihara, Masayuki Terai, Kozo Kinoshita: An integrated computer aided design system for gate array masterslices: Part 1 - Logic reorganization system LORES-2. DAC 1981:59-65
943 R. A. Scoble: Creating and updating space occupancy and building plans using interactive graphics. DAC 1981:66-73
942 : Plant design management system (PDMS) in action. DAC 1981:74
941 Yehuda E. Kalay: Interactive shape generation and spatial conflict testing. DAC 1981:75-81
940 Wendell E. Cory: Symbolic simulation for functional verification with ADLIB and SDL. DAC 1981:82-89
939 Michael C. McFarland: On proving the correctness of optimizing transformations in a digital design automation system. DAC 1981:90-97
938 Hans Wojtkowiak: Deterministic systems design from functional specifications. DAC 1981:98-104
937 Tohru Sasaki, Akihiko Yamada, Toshinori Aoyama, Katsutoshi Hasegawa, Shunichi Kato, Shinichi Sato: Hierarchical design verification for large digital systems. DAC 1981:105-112
936 Adrian Hlynka: A simulator to replace wire rules for high speed computer design. DAC 1981:113-117
935 Ryotaro Kamikawai, Minoru Yamada, Tsuneyo Chiba, Kenichi Furumaya, Yoji Tsuchiya: A critical path delay check system. DAC 1981:118-123
934 Albert E. Ruehli: Survey of analysis, simulation and modeling for large scale logic circuits. DAC 1981:124-129
933 S. Aranoff, Y. Abulaffio: Routing of printed circuit boards. DAC 1981:130-136
932 Sheldon B. Akers: On the use of the linear assignment algorithm in module placement. DAC 1981:137-144
931 Charles F. Shupe: Automatic component placement in an interactive minicomputer environment. DAC 1981:145-152
930 Gotaro Odawara, Kazuhiko Iijima, Naoto Ichihara, Tetsuro Kiyomatsu: PAS-LOP: An automatic module location system for PWB. DAC 1981:153-159
929 Mike Mills: A totally integrated systems approach to design and manufacturing at McDonnell Douglas Corporation. DAC 1981:160-165
928 Gilbert W. Curl Jr.: Mechanical design automation in IBM Poughkeepsie. DAC 1981:166-170
927 D. L. Dewhirst, R. C. Hillyard: Application of volumetric modeling to mechanical design and analysis. DAC 1981:171-178
926 Y. K. Chan: A perspective view of the MODCON system. DAC 1981:179-188
925 Miron Abramovici: A maximal resolution guided-probe testing algorithm. DAC 1981:189-195
924 Vishwani D. Agrawal, Sharad C. Seth, Prathima Agrawal: LSI product quality and fault coverage. DAC 1981:196-203
923 Vijay Masurkar: An algorithmic pretest development for fault identification in analog networks. DAC 1981:204-212
922 Catherine Bellon, Gabriele Saucier, J. M. Gobbi: Hardware description levels and test for complex circuits. DAC 1981:213-219
921 C. M. Lee, Basant R. Chawla, S. Just: Automatic generation and characterization of CMOS polycells. DAC 1981:220-224
920 Neil Weste: Virtual grid symbolic layout. DAC 1981:225-233
919 Stephen Trimberger: Combining graphics and a layout language in a single interactive system. DAC 1981:234-239
918 D. Franco, L. Reed: The Cell Design System. DAC 1981:240-247
917 S. Hirschhorn, M. Hommel, C. Bures: Functional level simulation in FANSIM3 - algorithms, data structures and results. DAC 1981:248-255
916 Susumu Goshima, Yuichi Oka, Tokinori Kozawa, Teruo Mori, Yoshimitsu Takeguchi, Yasuhiro Ohno: Diagnostic system for large scale logic cards and LSI'S. DAC 1981:256-259
915 Prabhakar Goel, Barry C. Rosales: PODEM-X: An automatic test generation system for VLSI logic structures. DAC 1981:260-268
914 Melvin A. Breuer, Alice C. Parker: Digital system simulation: Current status and future trends or darwin's theory of simulation. DAC 1981:269-275
913 Dan Holt, Steve Sapiro: BOLT-a block oriented design specification language. DAC 1981:276-279
912 Dan Holt, Dave Hutchings: A MOS/LSI oriented logic simulator. DAC 1981:280-287
911 Pauline Ng, Wolfram Glauert, Robert Kirk: A timing verification system based on extracted MOS/VLSI circuit parameters. DAC 1981:288-292
910 Chi-Song Horng, Margaret Lie: An automatic/interactive layout planning system for arbitrarily-sized rectangular building blocks. DAC 1981:293-300
909 Douglas W. Brown: A State-Machine Synthesizer - SMS. DAC 1981:301-305
908 Avinoam Bilgory, Daniel D. Gajski: Automatic generation of cells for recurrence structures. DAC 1981:306-313
907 Daniel E. Atkins, Wentai Liu, Shauchi Ong: Overview of an Arithmetic Design System. DAC 1981:314-321
906 Gary B. Goates, Suhas S. Patil: ABLE: A LISP-based layout modeling language with user-definable procedural models for storage/logic array design. DAC 1981:322-329
905 Ronald Waxman, Jonathan Allen, Robert W. Dutton, John M. Gould, Charles W. Gwyn, Paul Losleben, Dan C. Nash, Lawrence Sumney, H. Wayne Spence: Government interest and involvement in design automation development (Panel Discussion). DAC 1981:330-331
904 Jonathan Allen: Government interest and involvement in design automation development (Position paper for the Panel Discussion). DAC 1981:332
903 Robert W. Dutton: Position statement - tools for design automation from a university point of view. DAC 1981:333
902 John M. Gould: Changing the Government's role in design automation (Position Paper). DAC 1981:334-335
901 Charles W. Gwyn: Government interest and involvement in DA from the Sandia viewpoint. DAC 1981:336
900 Paul Losleben: Current issues in government interest and involvement in CAD. DAC 1981:337-341
899 Dan C. Nash: Government actions to increase CAD software productivity. DAC 1981:342
898 H. Wayne Spence: Design Automation - a perspective (Position Paper). DAC 1981:343
897 Larry W. Sumney: Government interest and involvement in design automation development the VHSIC perspective. DAC 1981:344-346
896 Yacoub M. El-Ziq: Automatic test generation for stuck-open faults in CMOS VLSI. DAC 1981:347-354
895 Paul M. Almy, Jose L. Rivero: Using error latch trace to obtain diagnostic information. DAC 1981:355-359
894 Robert M. McDermott: Random fault analysis. DAC 1981:360-364
893 H. Nelson Brady, Robert J. Smith II: Verification and optimization for LSI & PCB layout. DAC 1981:365-371
892 Raymond Y. Tsui, Robert J. Smith II: A high-density multilayer PCB router based on necessary and sufficient conditions for single row routing. DAC 1981:372-381
891 William A. Dees Jr., Robert J. Smith II: Performance of interconnection rip-up and reroute strategies. DAC 1981:382-390
890 Sungho Kang, William M. van Cleemput: Automatic PLA synthesis from a DDL-P description. DAC 1981:391-397
889 I. Suwa, William J. Kubitz: A computer-aided-design system for segmented-folded PLA macro-cells. DAC 1981:398-405
888 J.-F. Paillotin: Optimization of the PLA area. DAC 1981:406-410
887 Arvind M. Patel, L. C. Cote: Partitioning for VLSI placement problems. DAC 1981:411-418
886 R. Malladi, G. Serrero, André Verdillon: Automatic placement of rectangular blocks with the interconnection channels. DAC 1981:419-425
885 K. H. Khokhani, Arvind M. Patel, W. Ferguson, J. Sessa, D. Hatton: Placement of variable size circuits on LSI masterslices. DAC 1981:426-434
884 G. Sakauye, Anna Lubiw, J. Royle, R. Epplett, Jeffrey Tweedale, E. S. Y. Shew, E. Attfield, Franc Brglez, Philip S. Wilcox: A set of programs for MOS design. DAC 1981:435-442
883 Gotaro Odawara, Satoshi Kurishima, Hiroshi Aoyama, Yasuhiko Kanaya: PAS-CIP: An interactive logic design system. DAC 1981:443-450
882 Takao Saito, Takao Uehara, Nobuaki Kawato: A CAD system for logic design based on frames and demons. DAC 1981:451-456
881 Robert C. Goldstein: Defining the bounding edges of a SynthaVision solid model. DAC 1981:457-461
880 William Luts: Geometric modeling technology. DAC 1981:462
879 Robert N. Wolfe, William J. Fitzgerald, Franklin Gracer: Interactive graphics for volume modeling. DAC 1981:463-470
878 Chia-Jeng Tseng, Daniel P. Siewiorek: The modeling and synthesis of bus systems. DAC 1981:471-478
877 G. W. Leive, Donald E. Thomas: A technology relative Logic Synthesis and Module Selection system. DAC 1981:479-485
876 Andrew W. Nagle, Alice C. Parker: Algorithms for multiple-criterion design of microprogrammed control hardware. DAC 1981:486-493
875 Walter M. Anderson: A multiprocessor raster display for interactive graphics system design. DAC 1981:494-497
874 Frank R. Ramsay: A remote design station for customer Uncommitted Logic Array designs. DAC 1981:498-504
873 Tom H. Edmondson, Richard M. Jennings: A low cost hierarchical system for VLSI layout and verification. DAC 1981:505-510
872 Sany M. Leinwand: Process oriented logic simulation. DAC 1981:511-517
871 James R. Armstrong, D. E. Devlin: GSP: A logic simulator for LSI. DAC 1981:518-524
870 Howard E. Krohn: Vector coding techniques for high speed digital simulation. DAC 1981:525-529
869 Dan C. Nash, H. Willman: Software engineering applied to computer-aided design (CAD) software development. DAC 1981:530-539
868 Stanley Wong: Computer-aided computer-aided design: Improving CAD programmer productivity. DAC 1981:540-545
867 Carlo Batini, Maurizio Lenzerini: INCOD: A system for Interactive Conceptual Data Base Design. DAC 1981:546-554
866 Ulrich Lauther: An O (N log N) algorithm for Boolean mask operations. DAC 1981:555-562
865 Tokinori Kozawa, Akira Tsukizoe, Jun'ya Sakemi, Chihei Miura, Tatsuki Ishii: A concurrent pattern operation algorithm for VLSI mask data. DAC 1981:563-570
864 James A. Wilmore: Efficient Boolean operations on IC masks. DAC 1981:571-579
863 John McDermott: Domain knowledge and the design process. DAC 1981:580-588
862 Günther Zintl: A CODASYL CAD data base system. DAC 1981:589-594
861 Kenneth A. Roberts, Thomas E. Baker, David H. Jerome: A vertically organized computer-aided design data base. DAC 1981:595-602
860 Lance A. Glasser: The analog behavior of digital integrated circuits. DAC 1981:603-612
859 Paul Penfield Jr., Jorge Rubinstein: Signal delay in RC tree networks. DAC 1981:613-617
858 Harvey N. Lerman: The generation of Technical Data Drawing Packages by the integration of Design Automation Graphics. DAC 1981:618-622
857 Diana Mae Sims, James Crabbe: User documentation for Design Automation at TI. DAC 1981:623-631
856 Roger Cleghorn: PRIMEAIDS: An integrated electrical design environment. DAC 1981:632-638
855 Mitsuo Ishii, Yoshikazu Ito, Michiko Iwasaki, Masanari Yamamoto, Sadao Kodama: Automatic input and interactive editing systems of logic circuit diagrams. DAC 1981:639-645
854 Mark N. Haynie: The relational/network Hybrid data model for Design Automation Databases. DAC 1981:646-652
853 Michel Lacroix, Alain Pirotte: Data structures for CAD object description. DAC 1981:653-659
852 D. Wallace, L. Hemachandra: Some properties of a probabilistic model for global wiring. DAC 1981:660-667
851 J. Heinisch: Aiming at a general routing strategy. DAC 1981:668-675
850 William R. Heller: Contrasts in physical design between LSI and VLSI. DAC 1981:676-683
849 I. Ablasser, U. Jäger: Circuit recognition and verification based on layout information. DAC 1981:684-689
848 J. Yoshida, T. Ozaki, Y. Goto: PANAMAP-B: A mask verification system for bipolar IC. DAC 1981:690-695
847 L. V. Corbin: Custom VLSI electrical rule checking in an intelligent terminal. DAC 1981:696-701
846 R. I. McNall Jr., R. J. D'Innocenzo: A structured approach to selecting a CAD/CAM system. DAC 1981:702
845 Joseph Peled, Michael P. Carroll: The gap between users and designers of CAD/CAM systems: Search for solutions. DAC 1981:703-705
844 Peter E. Barck: The role of engineering in the evolving technology/automation interface. DAC 1981:706-707
843 Ed Burdick: What to do when the seat of your pants wears out - the formalization of the VLSI design process. DAC 1981:708-709
842 Paul Felton: The effects of CAD on the engineering organization (Position paper). DAC 1981:710-711
841 R. P. Lydick: The role of engineering in the evolving technology/automation interface. DAC 1981:712
840 David R. Lambert: Graphics language / one - IBM Corporate-Wide physical design data format. DAC 1981:713-719
839 Manfred A. Ward: A total verification of printed circuit artwork. DAC 1981:720-725
838 Laurin Williams: Automatic VLSI layout verification. DAC 1981:726-732
837 Maciej J. Ciesielski, Edwin Kinnen: An optimum layer assignment for routing in ICs and PCBs. DAC 1981:733-737
836 Shuji Tsukiyama, Ernest S. Kuh, Isao Shirakawa: On the layering problem of multilayer PWB wiring. DAC 1981:738-745
835 Michel T. Doreau, Piotr Koziol: TWIGY - a topological algorithm based routing system. DAC 1981:746-755
834 Ming H. Young, Larry Cooke: A preprocessor for channel routing. DAC 1981:756-761
833 Michi M. Wada: A dogleg optimal channel router with completion enhancements. DAC 1981:762-768
832 Lai-Chering Suen: A statistical model for net length estimation. DAC 1981:769-774
831 Will Sherwood: A MOS modelling technique for 4-state true-value hierarchical logic simulation or Karnough knowledge. DAC 1981:775-785
830 Randal E. Bryant: MOSSIM: A switch-level simulator for MOS LSI. DAC 1981:786-790
829 Peter G. Raeth, John M. Acken, Gary B. Lamont, John M. Borky: Functional modelling for logic simulation. DAC 1981:791-795
828 D. J. Ellenberger, Ying W. Ng: AIDE - a tool for computer architecture design. DAC 1981:796-803
827 G. Martin, J. Berrie, T. Little, D. Mackay, J. McVean, D. Tomsett, L. Weston: CELTIC - solving the problems of LSI design with an integrated polycell DA system. DAC 1981:804-811
826 Chiyoji Tanaka, Shinichi Murai, Hiroo Tsuji, Toshihiko Yahara, Kaoru Okazaki, Masayuki Terai, Reiji Katoh, Mikio Tachibana: An integrated computer aided design system for gate array masterslices: Part 2 the layout design system MARS-M3. DAC 1981:812-819
825 Toru Chiba, Noboru Okuda, Takashi Kambe, Ikuo Nishioka, Tsuneo Inufushi, Sieji Kimura: SHARPS: A hierarchical layout system for VLSI. DAC 1981:820-827
824 Koji Sato, Takao Nagai, Mikio Tachibana, Hiroyoshi Shimoyama, Masaru Ozaki, Toshihiko Yahara: MILD - A cell-based layout system for MOS-LSI. DAC 1981:828-836
823 Tom Blank, Mark Stefik, William M. van Cleemput: A parallel bit map processor architecture for DA algorithms. DAC 1981:837-845
822 Louis J. Hafer, Alice C. Parker: A formal method for the specification, analysis, and design of register-transfer level digital logic. DAC 1981:846-853
821 Leonard Berman: On logic comparison. DAC 1981:854-861
820 Robert K. Montoye: Area-time efficient addition in charge based technology. DAC 1981:862-872
819 F. C. Bergsten: Computer-Aided Design, Manufacturing, Assembly and Test (CADMAT). DAC 1981:873-880
818 Peter Solecky, R. L. Panko: Test data verification - not just the final step for test data before release for production testing. DAC 1981:881-890
817 Frank C. Hsu, Peter Solecky, Robert E. Beaudoin: Structured trace diagnosis for LSSD board testing - an alternative to full fault simulated diagnosis. DAC 1981:891-897
816 Edwin B. Hassler Jr.: Proceedings of the 17th Design Automation Conference, DAC '80, Minneapolis, Minnesota, USA, June 23-25, 1980 DAC 1980
815 Edwin B. Hassler Jr.: Chairman's introduction. DAC 1980:1
814 Jerrier A. Haddad: Keynote speaker. DAC 1980:2
813 Lawrence M. Rosenberg: The evolution of design automation to meet the challanges of VLSI. DAC 1980:3-11
812 David W. Hightower, Robert L. Boyd: A generalized channel router. DAC 1980:12-21
811 Koji Sato, Hiroyoshi Shimoyama, Takao Nagai, Masaru Ozaki, Toshihiko Yahara: A grid-free channel router. DAC 1980:22-31
810 David N. Deutsch, Paul Glick: An over-the-cell router. DAC 1980:32-39
809 E. F. Chelotti, D. P. Bossie: Design automation at a large architect-engineer. DAC 1980:40-49
808 Charles M. Eastman: System facilities for CAD databases. DAC 1980:50-56
807 Thomas Sidle: Weaknesses of commercial data base management systems in engineering applications. DAC 1980:57-61
806 Yacoub M. El-Ziq: A new test pattern generation system. DAC 1980:62-68
805 Miron Abramovici, Melvin A. Breuer: Fault diagnosis based on effect-cause analysis: An introduction. DAC 1980:69-76
804 Prabhakar Goel: Test generation costs analysis and projections. DAC 1980:77-84
803 Jin H. Kim, Daniel P. Siewiorek: Issues in IC implementation of high level, abstract designs. DAC 1980:85-91
802 Isao Shirakawa, Noboru Okuda, Takashi Harada, Sadahiro Tani, Hiroshi Ozaki: A layout system for the random logic portion of MOS LSI. DAC 1980:92-99
801 Frank R. Ramsay: Automation of design for uncommitted logic array. DAC 1980:100-107
800 John M. Gould, Teddy M. Edge: The standard transistor array (STAR): Part I A two-layer metal semicustom design system. DAC 1980:108-113
799 Jacob M. Miller: Inter-active graphic methods for automating mechanical engineering design and analyses. DAC 1980:114-128
798 Arvind M. Patel: Computer-aided assignment of manufacturing tolerances. DAC 1980:129-133
797 David W. Currier: Automation of sheet metal design and manufacturing. DAC 1980:134-138
796 Thomas M. McWilliams: Verification of timing constraints on large digital systems. DAC 1980:139-147
795 Arthur H. Altman, Alice C. Parker: The SLIDE simulator: A facility for the design and analysis of computer interconnections. DAC 1980:148-155
794 Wendell E. Cory, William M. van Cleemput: Developments in verification of design correctness (A Tutorial). DAC 1980:156-164
793 Robert Simpson Frew: A survey of space allocation algorithms in use in architectural design in the past twenty years. DAC 1980:165-174
792 John Grason, Andrew W. Nagle: Digital test generation and design for testability. DAC 1980:175-189
791 Lawrence H. Goldstein, Evelyn L. Thigpen: SCOAP: Sandia controllability/observability analysis program. DAC 1980:190-196
790 J. Duane Northcutt: The design and implementation of fault insertion capabilities for ISPS. DAC 1980:197-209
789 Manuel A. d'Abreu, Edward W. Thompson: An accurate functional level concurrent fault simulator. DAC 1980:210-217
788 B. T. David: An integrated CAD system for architecture. DAC 1980:218-225
787 Keiichi Sato, Charles L. Owen: A prestructuring model for system arrangement problems. DAC 1980:226-236
786 V. Jayakumar: A data structure for interactive placement of rectangular objects. DAC 1980:237-242
785 Walter Heyns, Willy Sansen, Herman Beke: A line-expansion algorithm for the general routing problem with a guaranteed solution. DAC 1980:243-249
784 Fumiya Tada, Kiyoshi Yoshimura, Takashi Kagata, Takeyoshi Shirakawa: A fast maze router with iterative use of variable search space restriction. DAC 1980:250-254
783 Michael J. Lorenzetti, Robert J. Smith II: An implementation of a saturated zone multi-layer printed circuit board router. DAC 1980:255-262
782 Edward J. McGrath, Telle Whitney: Design integrity and immunity checking: A new look at layout verification and design rule checking. DAC 1980:263-268
781 Shiu-Ping Chao, Yen-Son Huang, Lap Man Yam: A hierarchical approach for layout versus circuit consistency check. DAC 1980:269
780 Shiu-Ping Chao, Yen-Son Huang, Lap Man Yam: A hierarchical approach for layout versus circuit consistency check. DAC 1980:270-276
779 Takashi Mitsuhashi, Toshiaki Chiba, Makoto Takashima, Kenji Yoshida: An integrated mask artwork analysis system. DAC 1980:277-284
778 Neil Weste, Bryan D. Ackland: An IC design station needs a high performance color graphic display. DAC 1980:285-291
777 Dave Clary, Robert Kirk, Steve Sapiro: SIDS (A Symbolic Interactive Design System). DAC 1980:292-295
776 Frank D. Skinner: Interactive wiring system. DAC 1980:296-308
775 Günter Biehl, Werner Grass, P. S. Hall: Optimization of the influence of problem modifications on given microprogrammed controllers. DAC 1980:309-317
774 Keith A. Duke, Klim Maling: Alex: A conversational, hierarchical logic design system. DAC 1980:318-327
773 George M. Koppelman, Klim Maling: Verifying deep logic hierarchies with ALEX. DAC 1980:328-335
772 Carl R. McCaw: Design automation and VLSI in the 80's (Panel Discussion). DAC 1980:336-337
771 Jonathan Allen: A contemporary perspective on design automation and VLSI in the 80's (Position Statement). DAC 1980:338-339
770 Charles W. Gwyn: Design automation trends for VLSI in the 1980s (Position Statement). DAC 1980:340
769 R. M. Jacobs: Design automation and VLSI in the 80's (Position Statement). DAC 1980:341
768 Benjamin Lee: Design tools for VLSI (Position Statement). DAC 1980:342
767 A. Richard Newton: The VLSI design challenge of the 80's (Position Statement). DAC 1980:343-344
766 Martin B. Roberts: VLSI - a challenge for system designers (Position Statement). DAC 1980:345
765 Steve Sapiro: Desisn automation and VLSI in the 80's (Position Statement). DAC 1980:346-347
764 Felix P. Mallmann: The management of engineering changes using the PRIMUS system. DAC 1980:348-361
763 H. D. Schnurmann, R. M. Peters: An interactive test data system for LSI production testing. DAC 1980:362-366
762 Gregory L. Smith, Sharon A. Stephens, Leonard L. Tripp, Wayne L. Warren: A tool to support design automation in batch manufacturing. DAC 1980:367-373
761 Ernst Ulrich, D. Lacy, N. Phillips, J. Tellier, M. Kearney, T. Elkind, R. Beaven: High-speed concurrent fault simulation with vectors and scalars. DAC 1980:374-380
760 Samiha Mourad: An optimized ATPG. DAC 1980:381-385
759 Norbert Giambiasi, A. Miara, D. Muriach: Methods for generalized deductive fault simulation. DAC 1980:386-392
758 Edward W. Thompson, Patrick G. Karger, W. R. Read Jr., Don Ross, John Smith, Richard von Blucher: The incorporation of functional level element routines into an existing digital simulation system. DAC 1980:394-401
757 Sartaj Sahni, Atul Bhatt: The complexity of design automation problems. DAC 1980:402-411
756 Wilm E. Donath: Complexity theory and design automation. DAC 1980:412-419
755 Kenneth D. Yates: Design process analysis: A measurement and analysis technique. DAC 1980:420-421
754 D. E. Bering: The electronics engineer's design station. DAC 1980:422-429
753 P. Carmody, A. M. Barone, J. K. Morrell, A. Weiner, John L. Hennessy: An Interactive Graphics System for custom design. DAC 1980:430-439
752 John B. Macdonald, Mary K. Podlecki, Milt J. Pappas: Technical documentation by MAGIC (Machine Aided Graphics for Illustration and Composition. DAC 1980:440-445
751 Joe Dyer, Arijit Laha, Ernest J. Moran, William D. Smart: The use of graphics processors for circuit design simulation at GTE AE Labs. DAC 1980:446-450
750 Glenn W. Cox, B. D. Carroll: The Standard Transistor Array (star) (Part II automatic cell placement techniques). DAC 1980:451-457
749 Hiroshi Shiraishi, Fumiyasu Hirose: Efficient placement and routing techniques for master slice LSI. DAC 1980:458-464
748 Valerie K. Smith, Robert J. Smith II, Phil A. Preston: Comet - a fast component placer. DAC 1980:465-471
747 Frank Luebbert, Mike Ulrey: Gate assignment and pack placement: Two approaches compared. DAC 1980:472-482
746 Sany M. Leinwand, T. Lamdan: Algebraic analysis of nondeterministic behavior. DAC 1980:483-493
745 Mark G. Karpovsky, Stephen Y. H. Su: Detecting bridging and stuck-at faults at input and output pins of standard digital components. DAC 1980:494-505
744 Albert E. Casavant, Daniel D. Gajski, David J. Kuck: Automatic design with dependence graphs. DAC 1980:506-515
743 Paul Losleben: The real world of design automation - part III or The user's viewpoint chairman's introduction (Panel Discussion). DAC 1980:516
742 R. A. Armstrong: A CAD user's perspective what gets done right wrong and not at all (Position Paper). DAC 1980:517
741 A. E. Fitch: Will your bridge stand the load? (Position Paper). DAC 1980:518
740 D. J. Garvin: Observations of a CAD user (Position Paper). DAC 1980:519
739 Ikuo Nishioka, Takuji Kurimoto, Hisao Nishida, Seiji Yamamoto, Toru Chiba, Toshiaki Nagakawa, Takatsugu Fujioka, Masashi Uchino: An automatic routing system for high density multilayer printed wiring boards. DAC 1980:520-527
738 L. C. Cote, Arvind M. Patel: The interchange algorithms for circuit placement problems. DAC 1980:528-534
737 Antoni A. Szepieniec, Ralph H. J. M. Otten: The genealogical approach to the layout problem. DAC 1980:535-542
736 John A. Darringer, William H. Joyner Jr.: A new look at logic synthesis. DAC 1980:543-549
735 Sajjan G. Shiva: Combinational logic synthesis from an HDL description. DAC 1980:550-555
734 J. Philip Singleton, Nigel R. Crocker: Practical automated design of LSI for large computers. DAC 1980:556-559
733 Ernst Ulrich: Table lookup techniques for fast and flexible digital logic simulation. DAC 1980:560-563
732 R. E. Powell: Justification and financial analysis for CAD. DAC 1980:564-571
731 Paul R. Hanau, David R. Lenorovitz: A prototyping and simulation approach to interactive computer system design. DAC 1980:572-578
730 Frank Bliss, George M. Hyman: Selecting and successfully implementing a turnkey computer graphics system. DAC 1980:579-584
729 James A. Wilmore: A hierarchical bit-map format for the representation of IC mask data. DAC 1980:585-589
728 Jirí Soukup, J. Royle: Cell map representation for hierarchical layout. DAC 1980:591-594
727 Alfred E. Dunlop: SLIM-the translation of symbolic layouts into mask data. DAC 1980:595-602
726 Ulrich Lauther: A data structure for gridless routing. DAC 1980:603-609
725 Hao N. Nham, Ajoy K. Bose: A multiple delay simulator for MOS LSI circuits. DAC 1980:610-617
724 Vishwani D. Agrawal, Ajoy K. Bose, Patrick Kozak, Hao N. Nham, Ernesto Pacas-Skewes: A mixed-mode simulator. DAC 1980:618-625
723 Tohru Sasaki, Akihiko Yamada, Shunichi Kato, Terufumi Nakazawa, Kyoji Tomita, Nobuyoshi Nomizu: MIXS: A mixed level simulator for large digital system logic verification. DAC 1980:626-633
722 Dan C. Nash, Keith Russell, Paul Silverman, Mary Thiel: Functional level simulation at Raytheon. DAC 1980:634-641
721 Sam Bala Daram: Position statement - CAD for VLSI. DAC 1980:642
720 David W. Hightower: Proceedings of the 16th Design Automation Conference, DAC '79, San Diego, California, USA, June 25-27, 1979 DAC 1979
719 Ulrich Lauther: A min-cut placement algorithm for general cell assemblies based on a graph representation. DAC 1979:1-10
718 Satoshi Goto: A two-dimensional placement algorithm for the master slice LSI layout problem. DAC 1979:11-17
717 Shinichi Murai, Hiroo Tsuji, Morio Kakinuma, Kazumichi Sakaguchi, Chiyoji Tanaka: A hierarchical placement procedure with a simple blocking scheme. DAC 1979:18-23
716 Edward P. Stabler, Victor M. Kureichik, Valery A. Kalashnikov: Placement algorithm by partitioning for optimum rectangular placement. DAC 1979:24-25
715 Harold W. Carter, Melvin A. Breuer, Zahir A. Syed: Incremental processing applied to Steinberg's placement procedure. DAC 1979:26-31
714 Wayne E. Carlson, Richard E. Parent, Charles Csuri: The use of color and 3-D temporal and spatial data management techniques in computer-aided design. DAC 1979:32-38
713 B. Meyer: A low cost satellite for fast interactive graphics in a time-sharing environment. DAC 1979:39-44
712 Yaohan Chu: Concepts of a microcomputer design language. DAC 1979:45-52
711 Gerhard Zimmermann: The MIMOLA design system a computer aided digital processor design method. DAC 1979:53-58
710 Peter Marwedel: The MIMOLA design system: Detailed description of the software system. DAC 1979:59-63
709 Mario Barbacci: Instruction set processor specifications for simulation, evaluation, and synthesis. DAC 1979:64-72
708 Alice C. Parker, Donald E. Thomas, Daniel P. Siewiorek, Mario Barbacci, Louis J. Hafer, G. W. Leive, Jinchoon Kim: The CMU design automation system: An example of automated data path design. DAC 1979:73-80
707 Carl R. McCaw: Unified Shapes Checker - a checking tool for LSI. DAC 1979:81-87
706 Toshiro Akino, Masafumi Shimode, Yukinaga Kurashige, Toshio Negishi: Circuit simulation and timing verification based on MOS/LSI mask information. DAC 1979:88-94
705 C. S. Chang: LSI layout checking using bipolar device recognition technique. DAC 1979:95-101
704 Herman Beke, Willy Sansen: CALMOS: A portable software system for the automatic and interactive layout of MOS/LSI. DAC 1979:102-108
703 K. W. Lallier, R. K. Jackson: A new circuit placement program for FET chips. DAC 1979:109-113
702 Mitsuo Ishii, Masanari Yamamoto, Michiko Iwasaki, Hiroshi Shiraishi: An experimental input system of hand-drawn logic circuit diagram for LSI CAD. DAC 1979:114-120
701 Yoshio Matsui, Hironori Takagi, Shigekazu Emori, Norio Masuda, Shohei Sasabe, Chuzo Yoshimura, Toshikazu Shirai, Susumu Nioh, Bunzi Kinno: Automatic pipe routing and material take-off system for chemical plant. DAC 1979:121-127
700 Chris I. Yessios: Stonewalls: Experiments in intelligent drafting. DAC 1979:128-134
699 Nicholas H. Weingarten, William Kovacs, Michael Corden: DRAW3D: Time sharing graphic interaction using a device-space buffer. DAC 1979:135-141
698 Marc Schiler, Donald P. Greenberg: Computer simulation of foliage shading in building energy loads. DAC 1979:142-148
697 Charles W. Cha: Multiple fault diagnosis in combinational networks. DAC 1979:149-155
696 John Grason: TMEAS, a testability measurement program. DAC 1979:156-161
695 Yacoub M. El-Ziq: Testing of MOS combinational networks a procedure for efficient fault simulation and test generation. DAC 1979:162-170
694 William A. Johnson: Behavioral-level test development. DAC 1979:171-179
693 Eskil Kjelkerud, Owe Thessén: Generation of hazard free tests using the D-algorithm in a timing accurate system for logic and deductive fault simulation. DAC 1979:180-184
692 Lawrence A. O'Neill, C. G. Savolaine, T. J. Thompson, Jeffery M. Franke, Robert A. Friedenson, E. D. Walsh, P. H. McDonald, J. R. Breiland, D. S. Evans: Designers Workbench - efficient and economical design aids. DAC 1979:185-199
691 Kenneth Preiss: A procedure for checking the topological consistency of a 2-D or 3-D finite element mesh. DAC 1979:200-206
690 David F. Rogers, Francisco Rodriguez, Steven G. Satterfield: Computer Aided Ship Design and numerically controlled production of towing tank models. DAC 1979:207-214
689 Edward J. Bresnen: Automation of manufacturing planning, shop loading and work measurement in an engineering job shop environment. DAC 1979:215-221
688 Larry Lichten: A partial solution to fitting large parametric surfaces in computer-aided design systems. DAC 1979:222-228
687 H. Y. Hsieh, N. B. Rabbat: Macrosimulation with Quasi-general Symbolic FET Macromodel and Functional Latency. DAC 1979:229-234
686 Eskil Kjelkerud, Owe Thessén: Methods of modelling digital devices for logic simulation. DAC 1979:235-241
685 Philip S. Wilcox: Digital logic simulation at the gate and functional level. DAC 1979:242-248
684 Will Sherwood: A hybrid scheduling technique for hierarchical logic simulators or Close Encounters of the Simulated Kind. DAC 1979:249-254
683 Zainalabedin Navabi, Fredrick J. Hill: Efficient simulation of AHPL. DAC 1979:255-262
682 Norbert Giambiasi, A. Miara, D. Muriach: SILOG: A practical tool for large digital network simulation. DAC 1979:263-271
681 Dwight D. Hill, William M. van Cleemput: SABLE: A tool for generating structured, multi-level simulations. DAC 1979:272-279
680 William C. Carter, William H. Joyner Jr., Daniel Brand: Symbolic simulation for correct machine design. DAC 1979:280-286
679 Takao Uehara, William M. van Cleemput: Optimal layout of CMOS functional arrays. DAC 1979:287-289
678 Tatsuya Kawamoto, Yoji Kajitani: The minimum width routing of A 2-row 2-layer polycell-layout. DAC 1979:290-296
677 Koji Sato, Takao Nagai, Hiroyoshi Shimoyama, Toshihiko Yahara: MIRAGE - a simple-model routing program for the hierarchical layout design of IC masks. DAC 1979:297-304
676 John P. Gray: Introduction to silicon compilation. DAC 1979:305-306
675 Ron Ayres: IC specification language. DAC 1979:307-309
674 Dave Johannsen: Bristle Blocks: A silicon compiler. DAC 1979:310-313
673 Ron Ayres: Silicon compilation-a hierarchical use of PLAs. DAC 1979:314-326
672 Pao-Tsin Wang, Paul Bassett: A software system for Automated Placement And Wiring of LSI chips. DAC 1979:327-329
671 Tom C. Bennett, Kim R. Stevens, William M. van Cleemput: Dynamic design rule checking in an interactive printed circuit editor. DAC 1979:330-336
670 David R. Johnson: PC board layout techniques. DAC 1979:337-343
669 P. H. McDonald: The real world of design automation - part II or adapting to the joys of madness (Panel Session). DAC 1979:344-345
668 Michael J. Cronin: Views of a vendor (Position Paper). DAC 1979:346
667 J. B. Kane: Design Automation concerns (Position Paper). DAC 1979:347-348
666 Paul Losleben: Future of design automation (Position Paper). DAC 1979:349
665 Waldo George Magnuson Jr.: Moving a DA system from development to production (Position Paper). DAC 1979:350-351
664 Donald L. Peterson: Design Automation philosophies (Position Paper). DAC 1979:352
663 Sany M. Leinwand, T. Lamdan: Design verification based on functional abstraction. DAC 1979:353-359
662 Nobuaki Kawato, Takao Saito, Fumihiro Maruyama, Takao Uehara: Design and verification of large-scale computers by using DDL. DAC 1979:360-366
661 Yasuhiro Ohno, Masayuki Miyoshi, Katsuya Sato: Logic verification system for very large computers using LSI's. DAC 1979:367-374
660 John A. Darringer: The application of program verification techniques to hardware verification. DAC 1979:375-381
659 Jerry T. Harvel: Cost effective data entry techniques for design automation. DAC 1979:382
658 Faik S. Ozdemir: Electron beam lithography. DAC 1979:383-391
657 R. R. Rath: Hughes S&CG custom LSI layouts - 'we did it our way'. DAC 1979:392-397
656 Stanley Wong, W. A. Bristol: A Computer-Aided Design data base. DAC 1979:398-402
655 Robert I. Gardner, Paul B. Weil: Hierarchical modeling and simulation in VISTA. DAC 1979:403-405
654 Lorretta I. Corrigan: A placement capability based on partitioning. DAC 1979:406-413
653 Daniel J. Sucher, Donald F. Wann: A design aids data base for digital components. DAC 1979:414-420
652 Edward Marlow Hoskins: Descriptive databases in some design/manufacturing environments. DAC 1979:421-436
651 Kuo-Yen Nieng, Dennis A. Beckley: Component library for an integratel DA system. DAC 1979:437-444
650 James A. Wilmore: The design of an efficient data base to support an interactive LSI layout system. DAC 1979:445-451
649 M. F. Oakes: The complete VLSI design system. DAC 1979:452-460
648 Paul Losleben, Kathryn Thompson: Topological analysis for VLSI circuits. DAC 1979:461-473
647 Bryan Preas, William M. van Cleemput: Placement algorithms for arbitrarily shaped blocks. DAC 1979:474-480
646 Jirí Soukup: Global router. DAC 1979:481-484
645 S. Pimont: New algorithms for grid-less routing of high density printed circuit boards. DAC 1979:485
644 John C. Foster: A lookahead router for multilayer printed wiring boards. DAC 1979:486-493
643 Lawrence Dysart, Mikhail Koifman: An application of branch and bound method to automatic printed circuit board routing. DAC 1979:494-499
642 Ola A. Marvik: An interactive routing program with On-line clean-up of sketched routes. DAC 1979:500-505
641 Ken-ichi Sahara, Ken-ichi Kobori, Ikuo Nishioka: An interactive layout system of analog printed wiring boards. DAC 1979:506-512
640 Frederic I. Parke: An introduction to the NmPc design environment. DAC 1979:513-519
639 Charles W. Rose, Larry A. Rogers, Ralph Straubs: The NmPc system description facility. DAC 1979:520-528
638 Frederic I. Parke, Donald C. Hewitt Jr., Charles W. Rose: The NmPc runtime environment. DAC 1979:529-536
637 Gregory M. Ordy, Frederic I. Parke: An evaluation of the NmPc design environment. DAC 1979:537-542
636 David Gibson: Can C.A.D. meet the VLSI design problems of the 80's?(Panel Discussion). DAC 1979:543
635 David Giuliani: Will Disign tools catch up to VLSI design. DAC 1979:544-545
634 Ronald Waxman: VLSI - a design challenge. DAC 1979:546-547
633 Bill Lattin: VLSI design methodology the problem of the 80's for microprocessor design. DAC 1979:548-549
632 Warren Wiemann: CAD system for VLSI. DAC 1979:550
631 Robert P. Larsen: Can CAD meet the VLSI design problems of the 80's? DAC 1979:551
630 David W. Hightower: Can CAD meet the VLSI design problems of the 80's. DAC 1979:552-553
629 William M. van Cleemput: Computer hardware description languages and their applications. DAC 1979:554-560
628 Lionel Bening: Developments in computer simulation of gate level physical logic. DAC 1979:561-567
627 Ratilal R. Shah, G. Y. Yan: A practical technique for benefit-cost analysis of Computer-Aided Design and Drafting Systems. DAC 1978
626 Stephen A. Szygenda: Proceedings of the 15th Design Automation Conference, DAC '78, Las Vegas, Nevada, USA, June 19-21, 1978 DAC 1978
625 Hedayat Markus Bayegan, Einar J. Aas: An integrated system for interactive editing of schematics, logic simulation and PCB layout design. DAC 1978:1-8
624 Adrian Baer: Maintaining integrity in complex shape definitions. DAC 1978:9-15
623 H. T. Olson: A user's experience in Computer Aided Manufacturing or CAM at GTE - Automatic Electric. DAC 1978:23-25
622 Ralph J. Moses: Distributed processing in manufacturing at GTE Automatic Electric. DAC 1978:26-33
621 A. V. Bennettson: Computer aids systems map-based record systems. DAC 1978:34-47
620 Bernard Schechter: Data preparation and entry for computer-aided mapping. DAC 1978:48-52
619 William L. Bathke: CAMRAS: Computer Assisted Mapping & Records Activity Systems. DAC 1978:53
618 Arthur G. Gross: File format for data exchange between graphic data bases. DAC 1978:54-59
617 Ikuo Nishioka, Takuji Kurimoto, Seiji Yamamoto, Isao Shirakawa, Hiroshi Ozaki: An approach to gate assignment and module placement for printed wiring boards. DAC 1978:60-69
616 Leah Mory-Rauch: Pin assignment on a printed circuit board. DAC 1978:70-73
615 Kim R. Stevens, William M. van Cleemput, Tom C. Bennett, Jon A. Hupp: Implementation of an interactive printed circuit design system. DAC 1978:74-81
614 Robert S. Fisher: A multi-pass, multi-algorithm approach to PCB routing. DAC 1978:82-91
613 Michel T. Doreau, Luther C. Abel: A topologically based non-minimum distance routing algorithm. DAC 1978:92-99
612 Jirí Soukup: Fast maze router. DAC 1978:100-102
611 Gary H. Stange: A test methodology for large logic networks. DAC 1978:103-109
610 Frank C. Hsu, Peter Solecky, Lubomyr M. Zobniw: Selective controllability: A proposal for testing and diagnosis. DAC 1978:110-116
609 Michael A. Gianfagna: A unified approach to test data analysis. DAC 1978:117-124
608 Chris I. Yessios: A notation and system for 3-D constructions. DAC 1978:125-132
607 Harvey C. Allison, Donald P. Greenberg: The three-dimensional graphical input method for architecture. DAC 1978:133-137
606 Ulrich Flemming: Representation and generation of rectangular dissections. DAC 1978:138-144
605 Gilles Fortin: BUBBLE: Relationship diagrams using iterative vector approximation. DAC 1978:145-151
604 Julia Ruch: Interactive space layout: A graph theoretical approach. DAC 1978:152-157
603 K. S. Andonian, S. Toida: Multisource illumination & shadowing. DAC 1978:158-163
602 Robert W. Dvorak: An experiment in architectural instruction. DAC 1978:164-166
601 Ietoshi Kawano, Hiroshi Fukushima, Takeshi Numata: The design of a data base organization for an electronic equipment DA system. DAC 1978:167-175
600 Claude Frasson: Generalized translation in a data base system. DAC 1978:176-181
599 Beatriz Infante, Diane Bracken, Bill McCalla, Sam Yamakoshi, Ellis Cohen: An Interactive Graphics System for the design of integrated circuits. DAC 1978:182-187
598 Douglas G. Fairbairn, James A. Rowson: ICARUS: An interactive integrated circuit layout program. DAC 1978:188-192
597 Robert P. Larsen: Versatile mask generation techniques for custom microelectronic devices. DAC 1978:193-198
596 Neil Weste: A color graphics system for IC mask design and analysis. DAC 1978:199-205
595 Bryan Preas, Charles W. Gwyn: Methods for hierarchical automatic layout of custom LSI circuit masks. DAC 1978:206-212
594 Louis J. Hafer, Alice C. Parker: Register-transfer level digital design automation: The allocation process. DAC 1978:213-219
593 Edward A. Snow, Daniel P. Siewiorek, Donald E. Thomas: A technology-relative computer-aided design system: Abstract representations, transformations, and design tradeoffs. DAC 1978:220-226
592 Alan A. Ross, Herschel H. Loomis Jr.: Computer aided design of microprocessor-based systems. DAC 1978:227-230
591 A. Frederick Rosene: Phoenix system overview. DAC 1978:231
590 John Roder: Phoenix architecture. DAC 1978:232
589 Dale Smith: Programmers workbench, unix and documentation. DAC 1978:233
588 Alexander G. Fraser: Circuit design aids on unix. DAC 1978:234
587 David V. Moffat: FORMPLOT - a forms design system. DAC 1978:235-239
586 Yacoub M. El-Ziq: Logic design automation of MOS combinational networks with fan-in, fan-out constraints. DAC 1978:240-249
585 Shunichiro Nakamura, Shinichi Murai, Chiyoji Tanaka, Masayuki Terai, Hideo Fujiwara, Kozo Kinoshita: LORES - Logic Reorganization System. DAC 1978:250-260
584 Andreas Bechtolsheim: Interactive specification of structured designs. DAC 1978:261-263
583 Marvin A. Wold: Design verification and performance analysis. DAC 1978:264-270
582 Thomas M. McWilliams, Lawrence C. Widdoes Jr.: SCALD: Structured Computer-Aided Logic Design. DAC 1978:271-277
581 Thomas M. McWilliams, Lawrence C. Widdoes Jr.: The SCALD physical design subsystem. DAC 1978:278-284
580 Philip S. Wilcox, H. Rombeek, D. M. Caughey: Design rule verification based on one dimensional scans. DAC 1978:285-289
579 Belur V. Dasarathy: Automated techniques for product-grading systems design. DAC 1978:290-296
578 William Fetter: A computer graphic human figure system applicable to kineseology. DAC 1978:297
577 Murray J. Haims: On the optimum two-dimensional allocation problem. DAC 1978:298-304
576 Tilak Agerwala, Yong-Chai Choed-Amphai: A synthesis rule for concurrent systems. DAC 1978:305-311
575 Ben Huey: Guiding sensitization searches using problem reduction graphs. DAC 1978:312-320
574 Bertrand T. David, G. Vitry: SIGMA-CAD: Some new concepts in design of general purpose CAD systems. DAC 1978:321-325
573 Charles W. Cha: A testing strategy for PLAs. DAC 1978:326-334
572 Ralph Marlett: EBT: A comprehensive test generation technique for highly sequential circuits. DAC 1978:335-339
571 Miroslaw Malek, Ajoy K. Bose: Functional simulation and fault diagnosis. DAC 1978:340-346
570 Akihiko Yamada, Nobuo Wakatsuki, T. Fukui, Shigehiro Funatsu: Automatic System Level Test Generation and Fault Location for Large Digital Systems. DAC 1978:347-352
569 H. Eisenberg: CADMON: Improving the CAD system human interface. DAC 1978:353-358
568 Ronald R. Willis: DAS: An automated system to support design analysis. DAC 1978:359-365
567 Anthony A. Lekkos, Carl M. Peters: How to develop module logic using pseudo-code and stepwise refinement. DAC 1978:366-370
566 Henry Kleine: Automating the software design process by means of software design and documentation language. DAC 1978:371-379
565 Joe Clema, Stephen Zissos: ASCE Avionic System Configuration Evaluation. DAC 1978:380-385
564 Robert C. Chen, James E. Coffman: Multi-sim, a dynamic multi-level simulator. DAC 1978:386-391
563 Glenn R. Case, Jerry D. Stauffer: SALOGS-IV-A program to perform logic simulation and fault diagnosis. DAC 1978:392-397
562 David J. Evans: Accurate simulation of flip-flop timing characteristics. DAC 1978:398-404
561 Ants Koppel, Siddharth Shah, Prem Puri: A high performance delay calculation software system for MOSFET digital logic chips. DAC 1978:405-417
560 Mario Tokoro, Masayuki Sato, Masayuki Ishigami, Euji Tamura, Terunobu Ishimitsu, Hisashi Ohara: A module level simulation technique for systems composed of LSI's and MSI's. DAC 1978:418-427
559 Giuseppe Alia, P. Ciompi, Enrico Martinelli, F. Bernardini: LSI components modelling in a three-valued functional simulation. DAC 1978:428-438
558 A. Miara, Norbert Giambiasi: Dynamic and deductive fault simulation. DAC 1978:439-443
557 Jerry T. Harvel: Classification of PCB types for cost effective solutions. DAC 1978:444-445
556 Philippe Villers: A minicomputer based Interactive Graphics System as used for electronic design and automation. DAC 1978:446-453
555 David Raeger: The design of a dense PCB using an interactive DA system. DAC 1978:454
554 Lawrence Bernstein, Christine M. Yuhas: Software Manufacturing. DAC 1978:455-462
553 Dan C. Nash: Topics in design automation data bases. DAC 1978:463-474
552 Glenn D. Bergland: Structured design methodologies. DAC 1978:475-493
551 Judith G. Brinsfield, Stephen A. Szygenda, David W. Hightower: Proceedings of the 14th Design Automation Conference, DAC '77, New Orleans, Louisiana, USA, June 20-22, 1977 DAC 1977
550 Ikuo Nishioka, Takuji Kurimoto, Hisao Nishida: A minicomputerized automatic layout system for two-layer printed wiring boards. DAC 1977:1-11
549 Ivan Dobes: A multi-contouring algorithm. DAC 1977:12
548 W. G. Cage, Robert J. Smith II: A rectangle-probe router for multilayer PC boards. DAC 1977:13-22
547 Pratima Agarwal, Melvin A. Breuer: Some theoretical aspects of algorithmic routing. DAC 1977:23-31
546 William R. Heller, W. F. Michail, Wilm E. Donath: Prediction of wiring space requirements for LSI. DAC 1977:32-42
545 Donald P. Peterson: Computer/interactive cleanup of non-gridded PWB's after automatic routing. DAC 1977:43-57
544 Predrag G. Kovijanic: A new look at test generation and verification. DAC 1977:58-63
543 R. H. Somaia: An automated simultaneous probing system for testing complex logic assemblies 'the bed of nails system'. DAC 1977:64-67
542 Klaus Pfeuffer: Computer aided test pattern generation for digital processors. DAC 1977:68-77
541 Akihiko Yamada, Nobuo Wakatsuki, Hideo Shibano, Osamu Itoh, Kyoji Tomita, Shigehiro Funatsu: Automatic test generation for large digital circuits. DAC 1977:78-83
540 R. E. Strebendt: Heuristic enhancement of an algorithmic test generator. DAC 1977:84-87
539 Thomas J. Snethen: Simulator-oriented fault test generator. DAC 1977:88-93
538 Patricia Fulton: Tools for map graphics. DAC 1977:94-100
537 Mark Domaszewicz: Flight test analysis of missile control systems. DAC 1977:101-108
536 Richard S. Hall: MIDAS an on-line real time material system. DAC 1977:109-111
535 Ned L. Brown: Using a computer aided graphics system to help design and draft automotive components. DAC 1977:112-117
534 James J. Strunge: Fault modeling in a hierarchical simulator. DAC 1977:118-127
533 Miron Abramovici, Melvin A. Breuer, K. Kumar: Concurrent fault simulation and functional level modeling. DAC 1977:128-137
532 Y. Eric Cho, A. J. Korenjak, David E. Stockton: Floss: An approach to automated layout for high-volume designs. DAC 1977:138-141
531 Albert E. Ruehli, Peter K. Wolff Sr., Gerald Goertzel: Analytical power/timing optimization technique for digital system. DAC 1977:142-146
530 Barbara J. Agule, Jean Davies Lesser, Albert E. Ruehli, Peter K. Wolff Sr.: An experimental system for power/timing optimization of LSI chips. DAC 1977:147-152
529 Konrad W. Koller, Ulrich Lauther: The siemens-avesta-system for computer-aided design of MOS-standard cell circuits. DAC 1977:153-157
528 Nigel R. Crocker, R. W. McGuffin, A. Micklethwaite: Automatic ECL LSI design. DAC 1977:158-167
527 K. Bedard, Serge Fournier, B. Shastry, U. Stockburger: A production PCB layout system on a minicomputer. DAC 1977:168-173
526 Teresa de Pedro, Ricardo García: DOCIL: An automatic system for printed circuit board (PCB) designing: A board description language and an algorithm to connect a set of points. DAC 1977:174-181
525 Andrew J. Matthews: A human engineered PCB design system. DAC 1977:182-186
524 Franz J. Rammig: A concept for the editing of hardware resulting in an automatic hardware-editor. DAC 1977:187-193
523 I. L. Morris, J. McNulty, R. Gee: Simulation of large communications networks using SPIN. DAC 1977:194-204
522 Yacoub M. El-Ziq, Stephen Y. H. Su: Logic design automation of diagnosable MOS combinational logic networks. DAC 1977:205-215
521 Bengt Magnhagen: Practical experiences from signal probability simulation of digital designs. DAC 1977:216-219
520 Ajoy K. Bose, Stephen A. Szygenda: Detection of static and dynamic hazards in logic nets. DAC 1977:220-224
519 James R. Armstrong, Garry Woodruff: Simulation techniques for microprocessors. DAC 1977:225-229
518 Donald M. Schuler, Roger K. Cleghorn: An efficient method of fault simulation for digital circuits modeled from boolean gates and memories. DAC 1977:230-238
517 Elliott E. Dudnik: Uncertainty and optimization in the design of building subsystems. DAC 1977:239-243
516 Michael Kennedy: Symbols, graphics and architectural education: The pagan experience. DAC 1977:244-253
515 Donald E. Bergeson, Robert Babbin: An affordable approach to an architectural computer system. DAC 1977:254-264
514 Barry Jackson: Evolution of a spatial allocation system: Allocate. DAC 1977:265
513 Edward F. Smith: THE SITE MACHINE Computer-aided instruction in architectural education. DAC 1977:266-274
512 Robert Simpson Frew: Computer aided design in North American Schools of Architecture. DAC 1977:275-276
511 Gordon A. Gebert: Computer-aided design and practice in city college school of architecture. DAC 1977:277-278
510 Eric Teicholz: Computer-aided architectural design. DAC 1977:279
509 Kenneth E. Tanaka, Donald E. Berseson: Department of architecture university of illinois. DAC 1977:280
508 Michael Kennedy: Computer aided design college of architecture University of Kentucky. DAC 1977:281
507 Robert J. Hogan: A second chance at automation as a design tool. DAC 1977:282
506 Robert Simpson Frew: Yale school of architecture. DAC 1977:283
505 Melvin A. Breuer: A class of min-cut placement algorithms. DAC 1977:284-290
504 K. H. Khokhani, Arvind M. Patel: The chip layout problem: A placement procedure for lsi. DAC 1977:291-297
503 K. A. Chen, Michael Feuer, K. H. Khokhani, Ning Nan, S. Schmidt: The chip layout problem: An automatic wiring procedure. DAC 1977:298-302
502 Henry S. Baird: Fast algorithms for LSI artwork analysis. DAC 1977:303-311
501 R. M. Allgair, D. S. Evans: A comprehensive approach to a connectivity audit, or a fruitful comparison of apples and oranges. DAC 1977:312-321
500 Kenji Yoshida, Takashi Mitsuhashi, Yasuo Nakada, Toshiaki Chiba, Kiyoshi Ogita, Shinji Nakatsuka: A layout checking system for large scale integrated circuits. DAC 1977:322-330
499 Justin E. Harlow III: The open shop interactive mask design operation at harris semiconductor. DAC 1977:331-335
498 Max Amon: Automatic optical design with accos v program. DAC 1977:336-340
497 A. Bobas, J. Valihora: A design automation system for printed circuit board assemblies. DAC 1977:341-350
496 Chester W. Waldvogel: Computer designed multilayer hybrid substrate using thick film technology. DAC 1977:351-353
495 Howard E. Krohn: Design verification of large scientific computers. DAC 1977:354-361
494 William A. Noon: A Design Verification and Logic Validation System. DAC 1977:362-368
493 Carlo J. Evangelisti, Gerald Goertzel, Hillel Ofek: Designing with LCD: language for computer design. DAC 1977:369-376
492 William M. van Cleemput: An hierarchical language for the structural description of digital systems. DAC 1977:377-385
491 Robert P. Larsen: Cost effective layout digitizing and mask pen plotting of custom microelectronic devices. DAC 1977:386-390
490 Richard C. Jaffe, Joseph P. Young: Automating analog circuit diagrams using a list processing language. DAC 1977:391-395
489 Hedayat Markus Bayegan: CASS: Computer aided schematic system. DAC 1977:396-404
488 Carol A. Linden: Manipulation of design data. DAC 1977:405-410
487 Donald E. Thomas, Daniel P. Siewiorek: Measuring designer performance to verify design automation systems. DAC 1977:411-418
486 Frank E. Swiatek: A design automation system for telephone electronic switching system. DAC 1977:419-424
485 Denis K. Carley: SWESS - the middle system of a design automation network. DAC 1977:425-430
484 Michael E. Walsh: SPIDER - a Computer Aided Manufacturing Network. DAC 1977:431-436
483 R. W. Srch: PIRAMED project an integrated CAD/CAM system development. DAC 1977:437-444
482 J. Robert Heath, B. D. Carroll, Terry T. Cwik: CDL - A tool for concurrent hardware and software development. DAC 1977:445-449
481 Freddie M. Christley: Thick film substrate (Micropackage) design utilizing interactive Computer Aided Design systems. DAC 1977:450-459
480 M. Correia, F. B. Petrini: Introduction to an LSI test system. DAC 1977:460-461
479 Edward B. Eichelberger, Thomas W. Williams: A logic design structure for LSI testability. DAC 1977:462-468
478 Humbert C. Godoy, G. B. Franklin, Peter S. Bottorff: Automatic checking of logic design structures For compliance with testability ground rules. DAC 1977:469-478
477 Peter S. Bottorff, Richard E. France, N. H. Garges, E. J. Orosz: Test generation for large logic networks. DAC 1977:479-485
476 E. R. Hsieh, Robert A. Rasmussen, L. J. Vidunas, W. T. Davis: Delay test generation. DAC 1977:486-491
475 Thomas M. Storey, J. W. Barry: Delay test simulation. DAC 1977:492-494
474 Robert J. Smith II: Software engineering techniques in design automation&madash;a tutorial. DAC 1977:495-507
473 Donald J. Humcke, J. Michael Galey, Stephen A. Szygenda, Pat O. Pistilli, Nitta P. Dooner, Judith G. Brinsfield, J. S. Olila: Proceedings of the 13th Design Automation Conference, DAC '76, San Francisco, California, USA, June 28-30, 1976 DAC 1976
472 Sze-Keung Lee, Walter S. Reed: Finite element mesh generation employing satellite graphics. DAC 1976:1-6
471 Andrew J. Rubel, Roger E. Kaufman: KINSYN: A minicomputer-based interactive mechanism design system. DAC 1976:7-16
470 Peter K. Ho: A preprocessor for structural analysis programs. DAC 1976:17-24
469 James Mayfield, Richard M. Burkley: Applications of a numerical geometry system in engineering. DAC 1976:25-33
468 Gerald F. Rabideau, James Farnady: Interactive graphics package for human engineering and layout of vehicle workspace. DAC 1976:34-41
467 Stephen G. Chappell, Premachandran R. Menon, J. F. Pellegrin, A. M. Schowe: Functional simulation in the lamp system. DAC 1976:42-47
466 G. J. Parasch, R. Leon Price: Development and application of a designer oriented cyclic simulator. DAC 1976:48-53
465 C. Chicoix, J. Pedoussat, Norbert Giambiasi: An accurate time delay model for large digital network simulation. DAC 1976:54-60
464 Ernest G. Ulrich: Non-integral event timing for digital logic simulation. DAC 1976:61-67
463 Philip S. Wilcox, H. Rombeek: F/LOGIC - An interactive fault and logic simulator for digital circuits. DAC 1976:68-73
462 William V. Herrick, James R. Sims: A successful automated IC design system. DAC 1976:74-78
461 A. Feller: Automatic layout of low-cost quick-turnaround random-logic custom LSI devices. DAC 1976:79-85
460 Egon Hörbst, R. Prechtl, Will Barker: Engagement of interactive graphic tools in a CAD-system for digital units. DAC 1976:86-90
459 Leonard Marks: Use of an on-line, time-shared graphics system to design and document printed circuit boards. DAC 1976:91-103
458 Harvey N. Lerman: Computer aided design of printed circuit boards using remote graphics and TSO. DAC 1976:104-108
457 Pierre Azéma, Robert Valette, Michel Diaz: Petri nets as a common tool for design verification and hardware simulation. DAC 1976:109-116
456 Sergio Bernstein: Transmission line models, a unified physical network approach. DAC 1976:117-130
455 Herman Daae: Bandpass filter approximation by interactive graphics. DAC 1976:131-133
454 Allan Cytryn, William H. Parsons: A system for computer assisted planning (Planning ADES). DAC 1976:134-140
453 Fatih Akben, S. G. Haider: A language for selective distortion of spatial structures. DAC 1976:141-150
452 Wenliang Wu, Douglas C. Schmidt: A new routing algorithm for two-sided boards with floating vias. DAC 1976:151-160
451 James R. Allen: A topologically adaptable cellular router. DAC 1976:161-167
450 Barry D. Heller, Robert S. Fisher: An organizational approach to routing printed circuit boards. DAC 1976:168-171
449 R. N. Piscatelli, P. Tingleff: A solution to closeness checking of non-orthogonal printed circuit board wiring. DAC 1976:172-178
448 Lubomyr M. Zobniw: Multi-defect real time diagnosis using a single pin probe. DAC 1976:179-185
447 Glen D. Vaughn: CDALGO - a test pattern generation program. DAC 1976:186-193
446 Robert W. Rozeboom, Jeri Jane Crowley: An implementation of computer aided test generation techniques. DAC 1976:194-202
445 Robert W. Rozeboom: Current problems related to LSI functional testing. DAC 1976:203-204
444 William A. Johnson: An automated probing procedure for board testing. DAC 1976:205-213
443 Maurice Hanan, Peter K. Wolff Sr., Barbara J. Agule: Some experimental results on placement techniques. DAC 1976:214-224
442 B. Ramakrishna Rau: A new philosophy for interconnection on multilayer boards. DAC 1976:225-231
441 A. J. Goldstein, A. B. Lesk: Common feature techniques for discrete optimization. DAC 1976:232-244
440 Ryotaro Kamikawai, Kuniaki Kishida, Akira Osawa, Isao Yasuda, Tsuneyo Chiba: Placement and routing program for master-slice LSI's. DAC 1976:245-250
439 David C. Wilson, Robert J. Smith II: An analytic technique for router comparison. DAC 1976:251-258
438 G. L. Patterson, B. H. Phillips: A proven operational CAD system for PWB design-based on a mini-computer and featuring fully automatic placement and routing. DAC 1976:259-264
437 Glenn R. Case: Analysis of actual fault mechanisms in CMOS logic gates. DAC 1976:265-270
436 Ayee Goundan, John P. Hayes: Partitioning logic circuits to maximize fault resolution. DAC 1976:271-277
435 Jerome L. Paul, R. Troy: SEGMA - A simulation package for conception aid and fault tolerance evaluation of computing systems. DAC 1976:278-284
434 Peter L. Ciampi, A. D. Donovan, J. D. Nash: Control and integration of a CAD data base. DAC 1976:285-289
433 Peter L. Ciampi, J. D. Nash: Concepts in CAD data base structures. DAC 1976:290-294
432 Raymond T. Yeh: An approach to program verification. DAC 1976:295-300
431 Wray Lindsay Buntine, Bryan Preas: Design rule checking and analysis of IC mask designs. DAC 1976:301-308
430 Bryan Preas, Wray Lindsay Buntine, Charles W. Gwyn: Automatic circuit analysis based on mask information. DAC 1976:309-317
429 David W. Hightower: SLEUTH - a metal-to-metal audit program in an interactive environment. DAC 1976:318-326
428 Ivan Dobes, Ron Byrd: The automatic recognition of silicon gate transistor geometries: An LSI design aid program. DAC 1976:327-335
427 Yasuhiro Ikemoto, Toshiki Sugiyama, Kenichi Igarashi, Hiroshi Kano: Correction and wiring check-system for master-slice LSI. DAC 1976:336-343
426 Linda C. Jones, David A. Nelson: A quantitative assessment of IBM's programming productivity techniques. DAC 1976:344-353
425 Norman L. Soong: The design of program logic. DAC 1976:354-365
424 Pat Velderman, Gregory F. Pfister, Pyung June Min: An approach to interactive graphic programming. DAC 1976:366-370
423 Ronald D. Hubbard Jr.: Language extensibility and program design. DAC 1976:371-376
422 James A. Smith, James G. Linders: Automatic generation of logic diagrams. DAC 1976:377-391
421 Roger Rutman: Non-gridded graphic input. DAC 1976:392-398
420 G. Persky, David N. Deutsch, Daniel G. Schweikert: LTX - a system for the directed automatic design of LSI circuits. DAC 1976:399-407
419 Daniel G. Schweikert: A 2-dimensional placement algorithm for the layout of electrical circuits. DAC 1976:408-416
418 G. Persky: PRO - an automatic string placement program for polycell layout. DAC 1976:417-424
417 David N. Deutsch: A Dogleg channel router. DAC 1976:425-433
416 Dave Gibson, Scott Nance: SLIC - Symbolic Layout of Integrated Circuits. DAC 1976:434-440
415 William M. van Cleemput: On the topological aspects of the circuit layout problem. DAC 1976:441-450
414 A. R. Pierce: The literature of software engineering: Description and guide. DAC 1976:451-461
413 Mathew N. Matelan: Automating the design of microprocessor-based real time control systems. DAC 1976:462-469
412 Lawrence Robinson: Specification techniques. DAC 1976:470-478
411 Jayadev Misra: A principle of algorithm design on limited problem domain. DAC 1976:479-483
410 Peter Freeman: Software reliability and design: A survey. DAC 1976:484-494
409 Grigore A. Cividjian, Profir Degeratu, Oleg Cernian: The calculation of the dimensions for an electromagnet with a T armature. DAC 1976:495-501
408 Robert B. Hitchcock Sr., Donald J. Humcke, Stephen A. Szygenda: Proceedings of the 12th Design Automation Conference, DAC '75, Boston, Massachusetts, USA, June 23-25, 1975 DAC 1975
407 William M. van Cleemput, R. F. Allum, James G. Linders: On the status of design automation in canada. DAC 1975:1-7
406 Wilfried Rottmann: An integrated system for computer design. DAC 1975:8-14
405 Ingmar Höglund, L. Fransson, A. A. Almen, Bengt Magnhagen, Eskil Kjelkerud, Owe Thessén: Design automation of electronics in Sweden. DAC 1975:15-22
404 P. Ciompi, Luca Simoncini, Marco Tomljanovich, Giorgio Valle: State of the art and trends in Design Automation in Italy. DAC 1975:23-31
403 Luigi Gilli, Francesco Olla: A new algebraic procedure for the simulation of large digital networks. DAC 1975:32-41
402 Edward W. Thompson, Robert F. Bridge: A module interface specification language. DAC 1975:42-49
401 Nitta P. Dooner, Janice R. Lourie: The application software engineering tool. DAC 1975:50-61
400 Nancy F. Bern: John Hancock's experience with productivity techniques. DAC 1975:62-68
399 S. Peter de Jong, Moshé M. Zloof: Application design within the system for business automation (SBA). DAC 1975:69-76
398 G. Blain, A. Labarthe, J.-C. Rault: The system bal: a technique for spreading the use of CAD techniques within an industrial environment. DAC 1975:77-84
397 Cliff W. Hemming Jr., John M. Hemphill: Digital logic simulation models and evolving technology. DAC 1975:85-94
396 Paul Kozak, Herman K. Gummel, Basant R. Chawla: Operational features of an MOS timing simulator. DAC 1975:95-101
395 Paul Losleben: Computer aided LSI circuit design: A relationship between topology and performance. DAC 1975:102-104
394 Edward W. Thompson, Stephen A. Szygenda: Three levels of accuracy for the simulation of different fault types in digital systems. DAC 1975:105-113
393 Shigehiro Funatsu, Nobuo Wakatsuki, Toshihiro Arima: Test generation systems in Japan. DAC 1975:114-122
392 I. Alleva, M. G. Corti, R. Galimberti, F. Pescarolo: A simulation system for implementation and evaluation of diagnostic programs of a special-purpose telecommunication switching processor. DAC 1975:123-133
391 A. Giugliano, F. Bosisio: Present and future on PCB layout design automation system at SIT-Siemens. DAC 1975:134-143
390 Francesca Albertini, Alberto Ascagni, P. Jabes, Alberto Stefanini: Integrated automation program (IAP) for an electronic switching system. DAC 1975:144-151
389 Martin J. Welt: NOMAD: A printed wiring board layout system. DAC 1975:152-161
388 Charles F. Shupe: Automatic component placement in the nomad system. DAC 1975:162-172
387 Neil R. Quinn Jr.: The placement problem as viewed from the physics of classical mechanics. DAC 1975:173-178
386 René Jacquart, Philippe Régnier, François-Régis Valette, Jack Foisseau: Current trends in the development of integrated general purpose CAD systems. DAC 1975:180-188
385 W. Jean Sherman: Program function test definition using a three-value simulator. DAC 1975:189-194
384 Edward W. Thompson, N. Billawala: The software engineering technique of data hiding as applied to multi-level model implementation of logical devices in digital simulation. DAC 1975:195-201
383 Tze-Thong Chien, Saul Serben, William A. Taylor, Paolo Rolando: A computer-aided minimum cost transfer machine layout design. DAC 1975:202-209
382 François Prunet, Denis Floutier, J. M. Dumas: Computer aided design of industrial control systems. DAC 1975:210-219
381 Daniel E. Whitney: Practical results with CADSYS. DAC 1975:220-223
380 Václav Rajlich: A CAD system for unified hardware-software design. DAC 1975:224-230
379 Günter Enderle, Ernst G. Schlechtendahl: The CAD-system REGENT. DAC 1975:231-240
378 Tohru Moto-Oka, Tadashi Kurachi, Tsutomu Shiino, Masakatsu Sugimoto: Logic design system in Japan. DAC 1975:241-250
377 P. A. Arneberg, Einar J. Aas: Design automation in norway. DAC 1975:251-256
376 Glenn R. Case: A statistical method for test sequence evaluation. DAC 1975:257-260
375 Donald M. Schuler, Ernst G. Ulrich, Thomas E. Baker, Susan P. Bryant: Random test generation using concurrent logic simulation. DAC 1975:261-267
374 Lubomyr M. Zobniw: Real time diagnosis using single pin probe. DAC 1975:268-285
373 Philip S. Wilcox, W. J. L. McCready: An emulator for an automatic test system. DAC 1975:286-289
372 John L. Fike: Predicting fault detectability in combinational circuits - a new design tool? DAC 1975:290-295
371 Judith G. Brinsfield, S. R. Tarrant: Computer aids for multilayer printed wiring board design. DAC 1975:296-305
370 John C. Foster: Prerouting analysis programs. DAC 1975:306-310
369 G. J. Miron, S. R. Tarrant: The automatic printed wire routing system of BACKIS. DAC 1975:311-316
368 Peter L. Ciampi: A system for solution of the placement problem. DAC 1975:317-323
367 R. J. Brennan: An algorithm for automatic line routing on Schematic Drawings. DAC 1975:324-330
366 Eric Teicholz: The computer in the space planning process. DAC 1975:331-344
365 Hideo Matsuka, Toshihiro Kawai, Sakae Uno: Integrated Designer's Activity Support System for Architecture. DAC 1975:345-354
364 J. Kirk Robertson: Computer Aided Design in DPW. DAC 1975:355-360
363 Douglas C. Schmidt, Larry E. Druffel: An iterative algorithm for placement and assignment of integrated circuits. DAC 1975:361-368
362 Tadakatsu Ishiga, Tokinori Kozawa, Shoji Sato: A logic partitioning procedure by interchanging clusters. DAC 1975:369-377
361 Hans-Joachim Gröger: A new approach to structural partitioning of computer logic. DAC 1975:378-383
360 Hitoshi Yoshizawa, Hiroshi Kawanishi, K. Kani: A heuristic procedure for ordering MOS arrays. DAC 1975:384-393
359 John C. Foster: The evolution of an integrated data base. DAC 1975:394-398
358 A. J. Korenjak, A. H. Teger: An integrated CAD data base system. DAC 1975:399-406
357 Giorgio Valle: Relational data handling techniques in integrated circuit mask layout procedures. DAC 1975:407-413
356 Henry S. Baird, Y. Eric Cho: An artwork design verification system. DAC 1975:414-420
355 Charles W. Rose, M. Albarran: Modeling and design description of hierarchical hardware/software systems. DAC 1975:421-430
354 Paul Losleben: Design validation in hierarchical systems. DAC 1975:431-438
353 Hiroyuki Mory: Assembly drawings and bills of material creating system (ADMS). DAC 1975:439-448
352 Herbert M. Wall, Robert B. Hitchcock Sr., Stephen P. Krosner, J. Michael Galey, Nitta P. Dooner, Donald J. Humcke, Pat O. Pistilli: Proceedings of the 11th Design Automation Workshop, DAC '74, Denver, Colorado, USA, June 11-19, 1974 DAC 1974
351 Edwin B. Hassler Jr.: Philosophic comments on data base context and management in design automation. DAC 1974:1-13
350 Lawrence M. Rosenberg, Carole Benbassat: CRITIC - an integrated circuit design rule checking program. DAC 1974:14-18
349 Y. Ozawa, M. Murakami, K. Suzuki: Master slice LSI Computer Aided Design system. DAC 1974:19-25
348 Tokinori Kozawa, Hiroshi Horino, Tadakatu Ishiga, Jun'ya Sakemi, Shoji Sato: Advanced LILAC - an Automated Layout Generation system for MOS/LSIs. DAC 1974:26-46
347 Nuri Akgerman, David J. Kasik: Computer-aided process design and simulation for forging of turbine blades. DAC 1974:47-51
346 Nitta P. Dooner, Janice R. Lourie, Pat Velderman, Ann C. Gubiotti, Allan Kaufman: Metasystem: A hierarchically structured graphic tool. DAC 1974:52-61
345 Thomas A. Weber, Daniel G. Schweikert: An integer arithmetic path expansion algorithm. DAC 1974:62-69
344 Maurice Hanan, Angelo Mennone, Peter K. Wolff Sr.: An interactive man-machine approach to the computer logic partitioning problem. DAC 1974:70-81
343 William M. van Cleemput, James G. Linders: An improved graph-theoretic model for the circuit layout problem. DAC 1974:82-90
342 Pao Tsin Wang: A partitioning technique for LSI chips including a bunching algorithm. DAC 1974:91
341 David G. Ressler: A simple computer-aided artwork system that works. DAC 1974:92-97
340 Charles A. Harlow, Scott E. Henderson, Dennis A. Rayfield, Ray J. Johnston, Samuel J. Dwyer III: Automated inspection of electronic assemblies. DAC 1974:98-106
339 Cheryl L. Mitchell, John M. Gould: MAP: A user-controlled automated Mask Analysis Program. DAC 1974:107-118
338 Donald L. Peterson: Automated design and manufacture of printed circuit boards. DAC 1974:119-126
337 Larry E. Druffel, Douglas C. Schmidt, Robert A. Wagner: A simple, efficient design automation processor. DAC 1974:127-136
336 Akihiko Yamada, Akihiro Kawaguchi, Kazutoshi Takahashi, Shunichi Kato: Microprogramming Design support System. DAC 1974:137-142
335 Gwendolyn G. Hays: Computer aided schematics. DAC 1974:143-148
334 P. Verma, D. M. Selove, J. N. Tessier: Automatic test-generation and test-verification of digital systems. DAC 1974:149-158
333 Hubert H. Huang: MSI and LSI impact on digital systems testing. DAC 1974:159-165
332 Eskil Kjelkerud: A system of computer programs for efficient test generation for combinational switching circuits. DAC 1974:166-168
331 Toshihiro Arima, Mitsukuni Tsuboya, Goro Amamiya, Jiro Okuda: A new heuristic test generation algorithm for sequential circuits. DAC 1974:169-176
330 F. Beuger, Thomas Sidle, L. W. Leyking, A. G. Livitsanos: A programmable configurator. DAC 1974:177-185
329 Stephen Y. H. Su: Speculation on the future of design automation. DAC 1974:186-193
328 David C. Wilson, Robert J. Smith II: An experimental comparison of force directed placement techniques. DAC 1974:194-199
327 Helmut Weber: A tool for computer design. DAC 1974:200-208
326 Samuel J. Garrett: Transmission line models for transient analysis. DAC 1974:209-219
325 Marc Los: A combinatorial programming approach to the joint optimization of land use and transportation. DAC 1974:220-228
324 Hanna Ben-joshua Shapira, Robert S. Frew: A procedure for generating floor plans computer aided design. DAC 1974:229-236
323 Elliott E. Dudnik, Wayne Schachtel: A computer aided land use study technique. DAC 1974:237-247
322 John S. Gero, Warren G. Julain, W. Neville Holmes: Interaction, interfaces and design. DAC 1974:248-256
321 Mark J. Flomenhoft, Brenda M. Csencsits: A minicomputer-based logic-fault simulator. DAC 1974:257
320 Glen D. Vaughn: Functional testing of LSI gate arrays. DAC 1974:258-265
319 Edward W. Thompson, Stephen A. Szygenda, N. Billawala, R. Pierce: Timing analysis for digital fault simulation using assignable delays. DAC 1974:266-272
318 R. J. Summers: A Computer Aided System (CAS) for the design, manufacture, test, and documentation of digital Printed Circuit Boards. DAC 1974:273-278
317 Alan H. Woodyard: Computer aided ship design at MarAd. DAC 1974:279-283
316 Robert L. Hasterlik: RTL - The firmware Design Automation system. DAC 1974:284-299
315 W. M. Barnes: Automated sign design and stencil cutting system. DAC 1974:300-307
314 Frank Rubin: An iterative technique for printed wire routing. DAC 1974:308-313
313 C. S. Slemaker, Richard C. Mosteller, L. W. Leyking, A. G. Livitsanos: A programmable printed-wiring router. DAC 1974:314-321
312 R. L. Calafiore, John C. Foster: A system for multilayer printed wiring layout. DAC 1974:322-326
311 Carlos A. Garrocq, Michael J. Hurley: The IPAD System: A future management/engineering/design environment. DAC 1974:327-334
310 Ralph E. Miller Jr., Sean Hansen, Akira Kawaguchi, D. Redhed, J. Southall: Feasibility study of an integrated program for aerospace vehicle design (IPAD). DAC 1974:335-346
309 Derrick E. Tipping: Design automation in preliminary design. DAC 1974:347-351
308 René Jacquart, Philippe Régnier, François-Régis Valette: GERMINAL: Towards a general and integrated system for computer aided design. DAC 1974:352-358
307 Edward K. Bowdon Sr.: Using simulation to evaluate system performance. DAC 1974:359-365
306 Melvin A. Breuer, Arthur D. Friedman: Initial design concepts for an advanced design automation system. DAC 1974:366-371
305 Masakazu Soga, Chiyozi Tanaka, Kinya Tabuchi, Katsuhiko Seo, Michiko Kunioka, Hiroo Tsuji: Engineering Data Management System (EDMS) for computer aided design of digital computers. DAC 1974:372-379
304 J. Michael Galey, Herbert M. Wall, Robert B. Hitchcock Sr., Ben E. Britt, Richard E. Merwin, Donald J. Humcke, David B. Smithhisler: Proceedings of the 10th Design Automation Workshop, DAC '73, Portland, Oregon, USA, June 25-27, 1973 DAC 1973
303 David W. Hightower: The interconnection problem - a tutorial. DAC 1973:1-21
302 Frank Rubin: Assigning wires to layers of a printed circuit board. DAC 1973:22-32
301 Hing-Cheung So: Pin assignment of circuit cards and the routability of multilayer printed wiring backplanes. DAC 1973:33-43
300 John C. Foster: A router for multilayer printed wiring backplanes. DAC 1973:44-49
299 Brian W. Kernighan, Daniel G. Schweikert, G. Persky: An optimum channel-routing algorithm for polycell layouts of integrated circuits. DAC 1973:50-59
298 Anna Mura, Marco Tomljanovich: An interactive system for semi-automatic artwork generation of printed circuit boards. DAC 1973:60
297 Harlow Freitag: Some things that did not happen in software DA. DAC 1973:61
296 Peter Freeman: Automating software design. DAC 1973:62-67
295 Sergio Bernstein: Programming for FORTRAN compatibility and machine independence. DAC 1973:68-78
294 Larry Jack French: A Partitioned Ring Structure Processor. DAC 1973:79-86
293 Terry R. Mitchell: A standard test language - GOAL (Ground Operations Aerospace Language). DAC 1973:87-96
292 Jerry Finrow, Robert Heilman: Towards a user based automated architectural design system: Theory, system operation and future development. DAC 1973:97-108
291 Jeffrey Z. Gingerich: Computer Graphics Building Definition System. DAC 1973:109-119
290 D. R. Fullenwider, C. E. Reeder: Implementation of a space planning system in a small scale architecture office. DAC 1973:120
289 Robert J. Krawczyk, Elliott E. Dudnik: Space plan: A user oriented package for the evaluation and the generation of spatial inter-relationships. DAC 1973:121-138
288 Franz S. Veit: TAG traffic study in building layouts. DAC 1973:139-144
287 Ernst G. Ulrich, Thomas E. Baker: The concurrent simulation of nearly identical digital networks. DAC 1973:145-150
286 William L. Keiner: Functional testing A user looks at logic simulation. DAC 1973:151-158
285 Stephen A. Szygenda, Anthony A. Lekkos: Integrated techniques for functional and gate-level digital logic simulation. DAC 1973:159-172
284 G. Persky, Herman K. Gummel: GRAFOS - A symbolic routing language. DAC 1973:173-181
283 David J. Pilling, Henry B. Sun: Computer-aided prediction of delays in LSI logic systems. DAC 1973:182-186
282 Kazuhiro Kusunoki: DEX-Design Automation system cooperative development. DAC 1973:187-192
281 Makoto Okui, Akira Kuroda, K. Wada: Design Automation System for ESS in FUJITSU. DAC 1973:193-198
280 Michio Tokunaga, Tooru Kurosaki, Mitsuyuki Masui, Chikai Li, Fujio Otake: WIDAS - Wiring Diagram Assembly System. DAC 1973:199-204
279 Tatsuro Hirano, Kazuyuki Hirakawa: Computer aided design system for logic equipment applied to design of electronic switching equipment. DAC 1973:205-212
278 Akira Miyoshi: Automatic generation of diagnostic programs for TOSBAC - 5400/150. DAC 1973:213-221
277 Takuo Kitamura, Tadashi Watanabe: Present and future in design automation systems. DAC 1973:222-227
276 Frederic L. Blum: Computerized design of large capital equipment. DAC 1973:228-232
275 Richard J. Taylor, Edgar R. Cobb: The CAMS preliminary missile design automation program. DAC 1973:233-239
274 Carl F. Boehm Jr., John J. Allan III: Parameter sensitivity studies for internal combustion engine control and design purposes. DAC 1973:240-246
273 Nitta P. Dooner, Pat Velderman, Janice R. Lourie: An interactive graphic and process controlled system for composing and sampling loom constrained designs. DAC 1973:247-252
272 Stephen Y. H. Su: An interactive design automation system. DAC 1973:253-261
271 Albert E. Ruehli: Electrical considerations in the computer aided design of logic circuit interconnections. DAC 1973:262-266
270 S. M. Shenkman: Circuit diagram generation via functional logic. DAC 1973:267-273
269 Herbert M. Emich: Design data base configuration control. DAC 1973:274-281
268 Jock A. Rader: Evolution of the philosophy and capability for the CAD of digital modules. DAC 1973:282-288
267 Harlow Freitag, J. Michael Galey, Robert B. Hitchcock Sr., J. M. Saindon, Herbert M. Wall, Donald J. Humcke, J. R. Hanne: Proceedings of the 9th Design Automation Workshop, DAC '72, Dallas, Texas, USA, June 26-28, 1972 DAC 1972
266 Richard E. Merwin: Estimating software development schedules and costs. DAC 1972:1-4
265 Kaiman Lee, Robert Correira, Owen F. Hackett Jr.: A mental health project programmed and designed with the aid of interactive computer graphics. DAC 1972:5-10
264 David J. Albert: Concept communications with design automation systems. DAC 1972:11-14
263 M. Kliman: Computer generated artwork - the aide system. DAC 1972:15
262 Ron Rohrer: A tourguide to the AEDCAP Roadmap. DAC 1972:16-28
261 Anthony V. Banes: Error free MOS/LSI design system. DAC 1972:29-33
260 Fontaine Richardson: An interactive, graphical system for the design of photomasks. DAC 1972:34
259 S. H. Zelinger: On-line interactive graphics the designer's dream or the production manager's nightmare. DAC 1972:35-49
258 Donald M. Schuler, Ernst G. Ulrich: Clustering and linear placement. DAC 1972:50-56
257 Daniel G. Schweikert, Brian W. Kernighan: A proper model for the partitioning of electrical circuits. DAC 1972:57-62
256 Lee Mah, Leon Steinberg: Techniques of gate assignment. DAC 1972:63-71
255 Norman L. Koren: Pin assignment in automated printed circuit board design. DAC 1972:72-79
254 Lee Mah, Leon Steinberg: Topologic class routing for printed circuit boards. DAC 1972:80-93
253 Roland L. Mattison: A high quality, low cost router for MOS/LSI. DAC 1972:94-103
252 Robert M. McClure: Fault simulation of digital logic utilizing a small host machine. DAC 1972:104-110
251 Ernst G. Ulrich, Thomas E. Baker, L. R. Williams: Fault-test analysis techniques based on logic simulation. DAC 1972:111-115
250 Stephen A. Szygenda: TEGAS2 - anatomy of a general purpose TEST GENERATION AND SIMULATION system for digital logic. DAC 1972:116-127
249 Herbert Y. Chang, Robert C. Dorr, R. A. Elliott: Logic simulation and fault analysis of a self-checking switching processor. DAC 1972:128-137
248 John M. Robison: Applications of logic simulation in design automation at Texas Instruments. DAC 1972:138-143
247 David W. Hightower, B. A. Unger: A method for rapid testing of beam crossover circuits. DAC 1972:144-156
246 Daniel W. Lewis: Hazard detection by a quinary simulation of logic devices with bounded propagation delays. DAC 1972:157-164
245 Melvin R. Corley, John J. Allan III: The graphically accessed interactive design of industrial pipe systems. DAC 1972:165-169
244 Alexander C. Landsburg: The value of digital printer plotting in ship design. DAC 1972:170-180
243 Allen Bernholtz, Steve Fosburg: Spatial allocation in design and planning. DAC 1972:181-189
242 Joseph I. Greenberg, San Luis Obispo, Steven A. Siskind: SYNARC: A computer - aided model for architectural design. DAC 1972:190-196
241 Donald P. Grant: Combining proximity criteria with nature-of-the-spot criteria in architectural and urban design space planning problems using a computer-aided space allocation technique: A proposed technique and an example of its application. DAC 1972:197-202
240 Christos I. Yessios: Modeling the site planning of homogeneous uses. DAC 1972:203-212
239 Elliott E. Dudnik: Optimization of planning and architectural decisions under conditions of uncertain demand. DAC 1972:213-219
238 R. Dunning Roberts: A heathkit approach for computer-aided comparison of building alternatives. DAC 1972:220-228
237 Sami Al Banna, William R. Spillers: An interactive computer graphics space allocation system. DAC 1972:229-237
236 Robert Simpson Frew, Peter H. Roe: Building polyonimoes; an approach to the space layout problem. DAC 1972:238
235 Isao Oishi: Problem areas and the combination of wall-units to satisfy room relation specification between rooms. DAC 1972:239-249
234 G. Sanderson, A. Milici: A logic and signal flow diagram subsystem. DAC 1972:250-257
233 Frank W. Bliss: Computer aided logic design. DAC 1972:259-263
232 Jerry G. Harvey: Automated board layout. DAC 1972:264-271
231 C. V. Ramamoorthy: A survey of current microprogrammed computers. DAC 1972:272-274
230 Richard E. Merwin: Microprogramming as a pedagogical tool in teaching computer science. DAC 1972:275-281
229 Robert F. Rosin, Gideon Frieder: The role of microprogramming in the computer science curriculum. DAC 1972:282-285
228 J. Michael Galey: Microprogramming - uses and tradeoffs. DAC 1972:286
227 Janice R. Lourie, Nitta P. Dooner: Interactive knitted textile design: A computer tool for designers and manufacturers. DAC 1972:287-300
226 M. D. Mancusi, J. Christian Wild: Interactive graphics for schematic editing, a working tool. DAC 1972:301-304
225 Lawrence O. Sinkey, Jeffrey Z. Gingerich: The Interactive Computer Graphics System for Machined Part Design and NC Tape Generation. DAC 1972:305-316
224 Charles W. Rosenthal: Increasing capabilities in interactive computer graphics terminals. DAC 1972:317-325
223 Larry Jack French: Picture generation for Interactive Graphics. DAC 1972:326-330
222 Douglas C. Schmidt: Gate for gate modular replacement of combinational switching networks. DAC 1972:331-340
221 Keki B. Irani, George A. McClain: Optimal design of central processor data paths. DAC 1972:341-349
220 Edward K. Bowdon Sr.: Design automation in network computers. DAC 1972:350-356
219 K. Mani Chandy, Tom W. Keller, James C. Browne: Design automation and queueing networks: An interactive system for the evaluation of computer queueing models. DAC 1972:357-367
218 Eldon J. Reynolds, John J. Allan III: Design optimization by adaptive control. DAC 1972:368-375
217 : Proceedings of the 8th Design Automation Workshop, DAC '71, Atlantic City, NJ, USA, June 28-30, 1971 DAC 1971
216 Mehmet Baray, Stephen Y. H. Su: A digital system modeling philosophy and design language. DAC 1971:1-22
215 Mehmet Baray, Stephen Y. H. Su, Robert L. Carberry: The structure and operation of a design language compatible simulator. DAC 1971:23-34
214 Stephen Y. H. Su, Mehmet Baray, Robert L. Carberry: A system modeling language translator. DAC 1971:35-49
213 C. James Olsten: A summary of architectural involvement with computers. DAC 1971:50-55
212 Gifford H. Albright: The future of computer applications in the architectural profession. DAC 1971:56
211 Anthony Schnarsky: Some computer-aided approaches to housing. DAC 1971:57-67
210 Steve Young: A microprogram simulator. DAC 1971:68-81
209 Richard A. Harrison, Daniel J. Olson: Race analysis of digital systems without logic simulation. DAC 1971:82-94
208 Guy Weinzapfel, Timothy E. Johnson, John Perkins: IMAGE: An interactive computer system for multi-constrained spatial synthesis. DAC 1971:101-108
207 Stephen P. Krosner, William H. Sass: Revisiting an operational graphic design system. DAC 1971:109-117
206 Roy L. Russo, Peter K. Wolff Sr.: ALMS: Automated logic mapping system. DAC 1971:118-130
205 Robert P. Larsen, L. Margol: Partitioning and ordering of logic equations for optimum MOS LSI device layout. DAC 1971:131-142
204 Taylor Scanlon: Automated placement of multi-terminal components. DAC 1971:143-154
203 Akihiro Hashimoto, James G. Stevens: Wire routing by optimizing channel assignment within large apertures. DAC 1971:155-169
202 John Grason: An approach to computerized space planning using graph theory. DAC 1971:170-178
201 Franz S. Veit: Analyze - Compose - Display computer aided space planning. DAC 1971:180-192
200 William J. Mitchell: The automated generation of architectural form. DAC 1971:193-207
199 Charles E. Eastman: GSP: A system for computer assisted space planning. DAC 1971:208-220
198 Richard N. White: RELATE: Relationship layout technique. DAC 1971:221
197 Sarma R. Vishnubhotla, Ying Huang Chuang: A path analysis approach to the diagnosis of combinational circuits. DAC 1971:222-230
196 Lionel C. Bening Jr.: Application of a logic fault analyzer to the manufacture and maintenance of the CONTROL DATA 7600 computer. DAC 1971:231-235
195 Masaaki Nagamine: An automated method for designing logic circuit diagnostic programs. DAC 1971:236-241
194 Murray A. Milne: CLUSTR: A program for structuring design problems. DAC 1971:242-249
193 Harvey N. Lerman: The three dimensions of architectural design automation. DAC 1971:250-258
192 Alton J. Penz: A computer simulation approach to elevator system design. DAC 1971:259-268
191 Jean W. Sherman: Computer-controlled hardware testing: A programmer's view of the test center. DAC 1971:267-272
190 A. R. Klayton, William A. Barrett, A. I. Larky: Fault detection and diagnosis of memory system faults. DAC 1971:269-277
189 Douglas C. Bossen, Daniel L. Ostapko, Arvind M. Patel, Martin S. Schmookler: Minimum test patterns for residue networks. DAC 1971:278-284
188 C. David Sides Jr.: An information system in architectural practices. DAC 1971:285
187 James F. Weaver, Richard E. Huffman: A computerized management control system. DAC 1971:286-297
186 Heinz U. Lemke, Chris J. Cheney, M. Etherton, Neil E. Wiseman: Rainbow: An integrated CAD system. DAC 1971:298
185 W. B. Barker: An interactive graphical logic design simulation system. DAC 1971:299-303
184 Timothy J. Kriewall, N. R. Miller: CIBOL - an interactive graphics program used in the design of printed wiring boards and generation of associated artmasters. DAC 1971:304-313
183 H. Robert Howie, Richard M. Tavan: OLLS: The On-Line Logical Simulation System. DAC 1971:314-323
182 Frederick G. Linnemann, Carl E. Minich: Logic Design System. DAC 1971:324-346
181 Toru Tsuda, Takuhito Kojima, Shinji Goto, Toshihiko Nakamura: NONLISA: Nonlinear network simulation and analysis program. DAC 1971:347-357
180 Thomas Beretvas: Multiply indexed data management. DAC 1971:358-366
179 Judith G. Brinsfield: Mask Shop Information System. DAC 1971:373-377
178 Ying Huang Chuang, Chin-Chi Kao: Computer expansion of Boolean expressions. DAC 1971:378-383
177 Ralph J. Preiss: Proceedings of the 7th Design Automation Workshop, DAC '70, San Francisco, California, USA, June 22-25, 1970 DAC 1970
176 Sheldon B. Akers, James M. Geyer, Donald L. Roberts: IC mask layout with a single conductor layer. DAC 1970:7-16
175 F. R. Ashley, E. B. Murphy, H. J. Savard: An automated micro measurement system for integrated circuit masks. DAC 1970:17-27
174 William R. Miller: Computer-aided space planning. DAC 1970:28-34
173 James Lord: Real-time simulated earthquake motion of high rise structures. DAC 1970:35-46
172 Robert J. Smith II, James H. Tracey: A simplification heuristic for large flow tables. DAC 1970:47-53
171 Robert B. Hitchcock Sr.: Partitioning of logic graphs: A theoretical analysis of pin reduction. DAC 1970:54-63
170 William H. Sass, Stephen P. Krosner: An 1130-based logic, layout and evaluation system. DAC 1970:64-70
169 Theodore D. Friedman, Sih-Chin Yang: Quality of designs from an automatic logic generator (ALERT). DAC 1970:71-89
168 Peter S. Bottorff, Robert A. Rasmussen: A view of a user-oriented production test data generation system. DAC 1970:90-94
167 Peter S. Bottorff, Mitchel E. Schwass, Francis J. Villante: An automatic system approach to the problem of memory circuit testing & fault diagnosis. DAC 1970:95-99
166 Manuel Correia, Donald Cossman, Franco Putzolu, Thomas J. Snethen: Minimizing the problem of logic testing by the interaction of a design group with user-oriented facilities. DAC 1970:100-107
165 F. David Patch, Lubomyr M. Zobniw: Real time diagnosis of logic assemblies. DAC 1970:108-115
164 Frank B. Cole: Automatic generation of functional logic test programs through simulation. DAC 1970:116-127
163 Mark J. Flomenhoft: A system of computer aids for designing logic circuit tests. DAC 1970:128-131
162 E. Quiet: An automated method for producing diagnostic programs. DAC 1970:132-137
161 Mordechai Meles: Computer aided centrifugal pump design. DAC 1970:138-144
160 Kenneth E. Smith: Computer-assisted template layout. DAC 1970:145-157
159 Milton A. Chace: DAMN - a prototype program for the Dynamic Analysis of Mechanical Networks. DAC 1970:158-172
158 Yoshiaki Koga: A checking method of wiring. DAC 1970:173-177
157 Frank M. Goetz: Computer aided diagnostic design for electronic switching systems. DAC 1970:178-189
156 Thomas B. Yeager: Automation of test specifications for N/C printed circuit boards. DAC 1970:190-202
155 Albert D. M. Lewis, Natarajan Annamalai, John E. Goldberg: Optimal design of welded girders. DAC 1970:203-207
154 William H. Rowan, Stanley D. Lindsey: Interactive on-line computing in structural design. DAC 1970:208-219
153 Edward K. Bowdon Sr.: Digital network design aids - an integrated approach. DAC 1970:220-229
152 Takao Hayashi: FACOM 230-series computer design automation system. DAC 1970:230-242
151 Stephen J. Urban: Effective use of a computer aided design system. DAC 1970:243-249
150 Patrick D. Krolak, Wayne Felts, George Marble: A man-machine approach toward solving the traveling salesman problem. DAC 1970:250-264
149 E. E. L. Mitchell, D. Girard: A simulation program for monte carlo analysis and design. DAC 1970:265-270
148 Larry J. French: An interactive graphical debugging system. DAC 1970:271-273
147 Colon W. Farlow: Machine aids to the design of ceramic substrates containing integrated circuit chips. DAC 1970:274-285
146 George A. O'Sullivan: An algorithm for modeling saturating magnetic devices. DAC 1970:286-294
145 M. A. Murray-Lasso, Steiner Espestøyl: Computer-aided design of nonlinear dynamic systems. DAC 1970:295-309
144 C. H. Borgmeyer: A mathematical mockup - engine envelope described by computer. DAC 1970:310-314
143 Robert D. Rockwell, Daniel S. Pincus: Computer aided input/output for use with the finite element method of structural analysis. DAC 1970:315-334
142 R. Campagna, P. R. Fryer: Computer aided design of high density printed circuit boards. DAC 1970:335
141 Arnold Spitalny: Designing a system on a chip. DAC 1970:336-345
140 Nicholas Garaffa Jr., Harlow Freitag, G. J. Herskowitz, Harvey N. Lerman: Proceedings of the 6th annual Design Automation Conference, DAC '69, Miami Beach, Florida, USA, June 8-12, 1969 DAC 1969
139 David W. Hightower: A solution to line-routing problems on the continuous plane. DAC 1969:1-24
138 Robert B. Hitchcock Sr.: Cellular wiring and the cellular modeling technique. DAC 1969:25-41
137 Bernard J. Bennington: Man-machine interaction in the design of rotating electrical machines. DAC 1969:45-59
136 John M. Jeglic, Roy F. Sewall, C. David Magrath: Automation of re-entry vehicles' preliminary design. DAC 1969:61-70
135 Walter J. Samek: The autopunch system or design automation comes to the sheet metal shop. DAC 1969:71-90
134 D. R. Lewallen: Mos LSI computer aided design system. DAC 1969:91-101
133 Lionel C. Bening Jr.: Accurate simulation of high speed computer logic. DAC 1969:103-112
132 H. Rex Hartson: Digital control simulation system. DAC 1969:113-144
131 Gerald L. Ginsberg, Calvin R. Maurer Jr., E. H. Whitley: An updated multilayer printed wiring C-A-D capability. DAC 1969:145-154
130 R. T. Douty, Jyh Wen Chai: A discipline for generating practical optimal structural designs. DAC 1969:155-168
129 Milton A. Chace: A network-variational basis for generalized computer representation of multifreedom, constrained, mechanical systems. DAC 1969:169-178
128 Albert D. M. Lewis: Automated design of open web steel joists. DAC 1969:181-183
127 B. A. Haas: Trw's extended sceptre software-dc program (TESS-DC) a non-linear worst case program. DAC 1969:185-191
126 Robert H. Soli: Laplace transform computer program. DAC 1969:193-201
125 Barry W. Boehm, Vivian R. Lamb, R. L. Mobley, John E. Rieber: Interactive trajectory analysis: the graphic rocket system. DAC 1969:205-232
124 John E. Rieber, Barry W. Boehm, Vivian R. Lamb, R. L. Mobley: POGO: Programmer-oriented graphics operation. DAC 1969:233-255
123 Charles E. Radke: A justification of, and an improvement on, a useful rule for predicting circuit-to-pin ratios. DAC 1969:257-267
122 L. Garcia: WICOP a wire integration computer program. DAC 1969:269-280
121 Richard W. Wilson: A computer aided interconnection system. DAC 1969:281-289
120 Jock A. Rader, D. A. Isaak: Aw expanded logic equation list for checkout. DAC 1969:291-296
119 Donald T. Fairburn: Simulation of urban growth as a function of accessibility. DAC 1969:297-322
118 Aharon G. Beged Dov: Misuse and limitations of simulation as a business research technique: Some comments. DAC 1969:323-331
117 K. Chung, J. E. Evans, D. R. Hobaugh: Evolution of the design of a high volume automatic car merge. DAC 1969:333-349
116 Patrick D. Krolak, Robert E. Berquist, Andrew Conn, H. Gilliland: A simulation model for evaluating the effectiveness of various stock market strategies. DAC 1969:351-356
115 Gary D. Hornbuckle, Elaine L. Thomas, Richard N. Spann, R. J. Diephuis: Computer-aided logic design on the TX-2 computer. DAC 1969:357-369
114 A. E. Fitch: A user looks at da - yesterday, today, tomorrow. DAC 1969:371-382
113 Chitoor V. Srinivasan: A discussion of CDLI, a computer description language and associated design aid systems. DAC 1969:383
112 Charles D. Martin: A low cost plotting system for generating electrical/electronic drawings. DAC 1969:385-394
111 Robert J. Cowan: Time-shared computer aided design with the digital plotters. DAC 1969:395-401
110 C. M. Oualline, Linda Fay Henley Mccalla, P. Englebretson, Steven P. Rhodes: GLAD - a systems approach to artwork generation. DAC 1969:403-414
109 Harry M. Taxin: A facility for rapid computer-aided generation of precision graphics. DAC 1968
108 Bernard J. Bennington, C. M. I. Rattray: A general examination of engineering design. DAC 1968
107 John A. Darringer: A language for the description of digital computer processors. DAC 1968
106 Sam Heiss: A path connection algorithm for multi-layer boards. DAC 1968
105 F. E. Grace: A pattern generator system - hardward/software. DAC 1968
104 Charles M. Allen, Donald D. Givone, William M. Horner, Robert W. Snelsire: A syntax-directed logic simulator. DAC 1968
103 Miles D. Aakhus, D. Michael Seeman, Donna C. Mazzola, Eugene J. Ptak: ACCLAIM - a computer aided design system. DAC 1968
102 Jock A. Rader: Application of a syntax driver to logic equation processing and data-control card scanning. DAC 1968
101 Albert D. M. Lewis: Backtrack programming in welded girder design. DAC 1968
100 Robert W. Kadis, Kenneth L. Thompson, William J. Volkman Jr., W. Lawrence Hill, Charlotte E. Gillette: Building block programs for the layout of printed circuit boards utilizing integrated circuit packs (DAPSYS V.2). DAC 1968
99 M. Silverberg: CLIC - computer layout of integrated circuits. DAC 1968
98 S. J. Garrett, T. H. Vind: Circuit frequency response analysis program with worst-case capabilities (FRWC). DAC 1968
97 Leroy C. Martin: Computer-aided circuit layout and design. DAC 1968
96 Robert Lewis, Ronald Segal: Dames an integrated systems approach to computer-aided design of electronic systems. DAC 1968
95 J. A. Brown, L. J. Cesa, J. J. Sawicki: Design automation and the WRAP System. DAC 1968
94 Howard R. Charney, Donald L. Plato: Efficient partitioning of components. DAC 1968
93 Sergio Bernstein: Electronic circuit analysis with on-line graphs via a time-sharing terminal. DAC 1968
92 Murray F. Freeman, Mark Resnick: GENDA - a generalized design automation system for modular hardware. DAC 1968
91 W. H. Sass: GLEAM/1130-a production system base for computer-aided design. DAC 1968
90 William L. Dunne: Graphic applications subroutine packages. DAC 1968
89 R. R. Klemetsmo, G. A. Minturn, A. I. Wright: Graphic display techniques in the automated interconnection process. DAC 1968
88 Richard J. Uhlik: Graphic update of automated logic diagrams. DAC 1968
87 B. H. Anstiss: MDELTA - a digital program for control system analysis. DAC 1968
86 Louis Weinberg: Microelectronics and printed circuits: Problems and their solutions. DAC 1968
85 Miguel A. Marin: On a general synthesis algorithm of logical circuits using a restricted inventory of integrated circuits. DAC 1968
84 M. A. Murray-Lasso, F. J. Kasper: On-line circuit analysis and optimization with commercially available time-shared computer systems. DAC 1968
83 Joseph D. Baum: Printed circuit artwork checker. DAC 1968
82 Arnold Spitalny, Jerome M. Kurtzberg, B. Thomas: Proceedings of the 5th annual Design Automation Workshop, DAC '68, Washington, DC, USA, July 15-18, 1968 DAC 1968
81 Manuel Correia, Richard L. Daubenmire: The use of engineering documentation in support of a high density logic test system. DAC 1968
80 M. A. Murray-Lasso: A digital computer simulation of a class of lumped and/or distributed four ports. DAC 1967
79 Thomas Beretvas, C. H. Liu, Lee R. Taylor: A general purpose design automation file system. DAC 1967
78 C. Alaimo: A graphics aided drafting system (GRAD). DAC 1967
77 G. J. Williams, R. S. Miles, L. C. Casady, J. P. Edenhofer: A package of computer subprograms for control system analysis. DAC 1967
76 Gary K. Pritchard: A survey of transient circuit analysis programs. DAC 1967
75 R. Meeks Strong, Henry G. deZwart: Automated diagram drafting. DAC 1967
74 J. L. Kenney: Bundling (cable signal assignment). DAC 1967
73 H. Coin, M. U. Ayres: Computer aided design projects. DAC 1967
72 Franklin H. Branin Jr.: Computer methods of network analysis. DAC 1967
71 J. L. Malakoff: Coupling graphics and circuit analysis techniques. DAC 1967
70 E. L. Calvin, L. C. Casady, J. R. Edenhofer, R. S. Miles: Design and analysis of electronic circuits. DAC 1967
69 C. S. Perry: Design automation challenges for the 1970's. DAC 1967
68 Douglas R. Mitchell: Design automation's challenge to defense technical data. DAC 1967
67 A. R. Barkocy: Designing application versatility into a software package for numerically controlled drafting machines. DAC 1967
66 P. Semple Jr.: Generalized information system - a tool for design automation. DAC 1967
65 A. L. Eshleman, H. D. Meriwether: Graphic applications to aerospace structural design problems. DAC 1967
64 M. Weindlin: Is there a Best Programming Language For Design Automation? DAC 1967
63 Caj Zell: Manufacturing engineering and information. DAC 1967
62 Murray F. Freeman, Allen Ginsberg, Mark Resnick, Edgar A. Whitley: Multilayer printed wiring - computer aided design. DAC 1967
61 Arnold Spitalny, Martin J. Goldberg: On-line operation of CADIC (Computer aided design of integrated circuits). DAC 1967
60 : Proceedings of the 4th Design Automation Conference, DAC '67, Los Angeles, California, USA, June 19-22, 1967 DAC 1967
59 Donald L. Richards: SWAP - a programming system for automatic simulation, wiring and placement of logical equations. DAC 1967
58 Jay G. McKinney: Synchronous Logic Simulator. DAC 1967
57 Douglas T. Ross, Robert H. Stotz, Daniel E. Thornhill: The design and programming of a display interface system integrating multi-access and satellite computers. DAC 1967
56 Clifford J. Fisk, David L. Caskey, Leslie E. West: Topographic simulation as an aid to printed circuit board design. DAC 1967
55 Charles E. Robinson: A data structure for a computer aided design system. DAC 1966
54 R. G. Loomis: A design study on graphics support in a Fortran environment. DAC 1966
53 Richard L. Mandell, Gerald Estrin: A meta-compiler as a design automation tool. DAC 1966
52 D. Jirauch: Artificial intelligence in automated design. DAC 1966
51 John K. Brown: Change control in automated design. DAC 1966
50 Solomon W. Golomb: Combinatorial aspects of automated designs. DAC 1966
49 D. Lyons, M. McLuhan: Concepts of building a design automation system. DAC 1966
48 D. Green, R. Cornish: DISPLAYTRAN a graphic oriented conversational system. DAC 1966
47 Arnold Spitalny: Design automation at Norden. DAC 1966
46 Robert D. Brennan: Digital simulation for control system design. DAC 1966
45 O. E. Dunn: Information technology a management problem. DAC 1966
44 A. J. Stone: Logic partitioning. DAC 1966
43 Harvey N. Lerman: MADS - a machine aided drafting system. DAC 1966
42 : Proceedings of the SHARE design automation project, DAC '66, New Orleans, Louisiana, USA, May 16-19, 1966 DAC 1966
41 William R. DeHaan: The Bell Telephone Laboratories automatic graphic schematic drawing program. DAC 1966
40 Melvin A. Breuer: The application of integer programming in design automation. DAC 1966
39 Leon Feigin: Use of design optimization techniques at Norden. DAC 1966
38 Clifford J. Fisk, D. D. Isett: ACCEL automated circuit card etching layout. DAC 1965
37 L. F. Knappe: A Computer Oriented Mechanical Design System. DAC 1965
36 Frank Bitonti, DeWitt W. Cooper, David N. Frayne, Howard H. Hansen: A computer-aided linkage analysis system. DAC 1965
35 John H. Fountain: A general computer simulation technique for assessments and testing requirements. DAC 1965
34 W. E. Pickrell: A laminate design system. DAC 1965
33 O. Dale Smith, Herbert R. Harris: Autodraft: A language and processor for design and drafting. DAC 1965
32 L. L. Bathurst: Automated building design. DAC 1965
31 Arnold Spitalny, Wilbur S. Mann, Gabriel Hartstein: Computer aided design of integrated circuits. DAC 1965
30 A. C. Moore: Conversion of engineering drawings to digital form. DAC 1965
29 F. Glenn Fielding: Cost value of design automation. DAC 1965
28 Douglas T. Ross: Current status of AED. DAC 1965
27 Adin D. Falkoff: Formal description of processes - the first step in design automation. DAC 1965
26 M. J. Jacobs: Geometric constraint satisfaction for a computer/display system. DAC 1965
25 August Constantino Bolino: Manpower training problems and programs. DAC 1965
24 : Proceedings of the SHARE design automation project, DAC '65, Atlantic City, NJ, USA, June 23-25, 1965 DAC 1965
23 Richard L. Mandell, Gerald Estrin: Specifications for a design automation system. DAC 1965
22 J. H. Morrissey: System techniques for time-sharing. DAC 1965
21 Roy D. Merrill Jr.: Ternary logic in digital computers. DAC 1965
20 Edmund C. Berkeley: The social implications of computers and automation. DAC 1965
19 D. K. Frayne: Three levels of the wiring interconnection problem. DAC 1965
18 Morton N. Weindling: A method for the best geometric placement of units on a plane. DAC 1964
17 F. B. Lavering: AUTO CARD automated printed circuit board design. DAC 1964
16 R. S. Maier: AUTOLOFT: The AUTOLOFT geometric processor. DAC 1964
15 Dan Loyd, Colon W. Farlow, E. L. Lacoss: Additional papers not available within the printed proceedings. DAC 1964
14 C. M. Weems: Automatic test equipment production test in the design automation system. DAC 1964
13 Franklin H. Branin Jr.: D-C and transient analysis of networks using a digital computer. DAC 1964
12 F. G. Paul: Design automation effects on the organization. DAC 1964
11 August C. Bolino: Economic and social aspects of automation. DAC 1964
10 Christopher F. Smith: Graphic Data Processing. DAC 1964
9 Pat O. Pistilli: Introduction. DAC 1964
8 F. Glenn Fielding: New approaches. DAC 1964
7 Michael Gordon, Arthur Oratorio: Printer graphics: New horizons in graphic output on the IBM 1403 printer. DAC 1964
6 : Proceedings of the SHARE design automation workshop, DAC '64, Cambridge, Massachusetts, USA, May 6-7, 1964 DAC 1964
5 J. W. Smith: Share-design automation workshop. DAC 1964
4 Ivan E. Sutherland: Sketch pad a man-machine graphical communication system. DAC 1964
3 H. Simpson, J. Antebi: Space frame analysis and applications to other types of structures. DAC 1964
2 Charles B. Morrill: Three dimensional graphical display system. DAC 1964
1 Douglas T. Ross, Clarence G. Feldmann: Verbal and graphical language for the AED system: A progress report. DAC 1964
