// Seed: 1582309399
module module_0 (
    input wire id_0
    , id_2
);
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input tri1 id_2,
    output uwire id_3
);
  logic id_5;
  module_0 modCall_1 (id_0);
  assign id_5 = (id_0 / 1'b0 || 1) ? id_1 : -1;
endmodule
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    input wor id_4,
    input wor id_5,
    input supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    output supply0 id_9,
    output wor id_10,
    input tri0 id_11,
    input tri0 id_12,
    input uwire id_13,
    input supply1 id_14,
    input tri id_15,
    output wand module_2,
    output wor id_17,
    input supply0 id_18
);
  logic [1 : 1] id_20;
  module_0 modCall_1 (id_4);
endmodule
