Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id B13A6929B4A
	for <lists+qemu-devel@lfdr.de>; Mon,  8 Jul 2024 06:27:53 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1sQfy2-0001Qm-VH; Mon, 08 Jul 2024 00:27:11 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sQfxu-0001H3-L3; Mon, 08 Jul 2024 00:27:02 -0400
Received: from mail-ua1-x92e.google.com ([2607:f8b0:4864:20::92e])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1sQfxs-0001l6-3N; Mon, 08 Jul 2024 00:27:02 -0400
Received: by mail-ua1-x92e.google.com with SMTP id
 a1e0cc1a2514c-8102193c82bso774981241.3; 
 Sun, 07 Jul 2024 21:26:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1720412818; x=1721017618; darn=nongnu.org;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:from:to:cc:subject:date
 :message-id:reply-to;
 bh=EzJNVjkkMIYEjVEVfRoWaf2Pm21fpj/5XKfftee2h0s=;
 b=d3YU4T7xmHVRr8b8S5ofG7Is1V6hxhUkLMDd+BBUBHvA6u7uMyAp+AN+BDc15Zc8FD
 xKACfOzHCHi/G68xYdWKUP2ZVXpqZPJmsCXnEClsJCEwlRAV7UwouZo2V34JipqXG/Wk
 ovQqUcEV1MvTidglb9s8o72bYjjflSawxI7Hqxmk4y4l2Liov42+5I10RrMqo4mn/bb6
 cXRaVtO2p1M9oMCWa5IlkZv+thnao3mvlboa7vOFyiru7zkKf9L35vQhDsjjbctIETJZ
 Dkb0zL+aoOyTnaQ+07aySXvUJIzzJlqa6xbuHZdYW89/iWLtzVgwbT2lvxlwEgzlpnJp
 rA/g==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1720412818; x=1721017618;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=EzJNVjkkMIYEjVEVfRoWaf2Pm21fpj/5XKfftee2h0s=;
 b=Fl4eks5xlCdf7hAoqbhA7SxS9UupFWD0OVHx1eXJDpPzfPTgsgsbLdCReR1mUUBiJC
 +pv8tmIjVR58ziUre7Eg8Lso7b+X5NZAE9Xy/m+3Rf5zF1aBpb1Zg56AY712rIOD4k+g
 7D8qr+PDirI2BLogI4f+wjDqPfTlsVIqJiu5h6EvSFnFmaqYC1A7RR2zqx5nKduYgm7M
 TcQhYs5bx+n6J3O/Gsb3oxrq37nmY8YIcD6fGJCcc7M8sHa1b+siZd+7+93OpCmJBPLM
 2d9kettGN+FU/9eadR5MYGOR49kEi7jxmAaVp7cert7s9JXxPRDiBefEDdMkX97bAmTr
 aBDw==
X-Forwarded-Encrypted: i=1;
 AJvYcCWRGJ5a2XK1CawemzqGOGMqinkyK7hjn+YYkRjpTaKU0/u69bkDcWhJlq78asBZlt1neSTVN8zx0UTZCfiLRyerhaj4vkI=
X-Gm-Message-State: AOJu0YwuGQ5aPdLexGz5FHHG7ttgmkGrpjBMLZFd3cCoYloBmH90DsLz
 /jOT0MKlXwT3EH3ysNyxbIpLAYIOX65QndkTXzf0+WkniT9pibve6PHEkhRSdtIhmMzbu8ggKJW
 ALDopavMqnqCMyOMuxjQoPGKkYtw=
X-Google-Smtp-Source: AGHT+IG0pnIaiaymJRlyrHTdemVGxWHVmMIxofkMWk225wFtVNYjFml7f9HUdcfODPEmliMpnkFsCOfqVrKD8kGZPZw=
X-Received: by 2002:a05:6102:2ee:b0:48f:a75a:278c with SMTP id
 ada2fe7eead31-48fee7dc023mr10843801137.27.1720412818365; Sun, 07 Jul 2024
 21:26:58 -0700 (PDT)
MIME-Version: 1.0
References: <20240612031706.2927602-1-ethan84@andestech.com>
 <20240612031706.2927602-3-ethan84@andestech.com>
 <CAKmqyKM+dSQfGAUcU9w+hHA1SVA-OSLhsfYHh7rV1uutaeppfw@mail.gmail.com>
 <ZnjQCkiR2ikr1Rng@ethan84-VirtualBox>
 <CAKmqyKMzg0rHj0RfpcGB3Mecy4tVvMQWDhgM8u3=GaRn46q2vg@mail.gmail.com>
 <ZnustMxe+9eToclp@ethan84-VirtualBox>
In-Reply-To: <ZnustMxe+9eToclp@ethan84-VirtualBox>
From: Alistair Francis <alistair23@gmail.com>
Date: Mon, 8 Jul 2024 14:26:32 +1000
Message-ID: <CAKmqyKOpiPcmTdsKak8W6XAoeGR+rVV6mNr-JBVdCiB2Q3N47Q@mail.gmail.com>
Subject: Re: [PATCH v7 2/2] hw/riscv/virt: Add IOPMP support
To: Ethan Chen <ethan84@andestech.com>
Cc: qemu-devel@nongnu.org, pbonzini@redhat.com, palmer@dabbelt.com, 
 alistair.francis@wdc.com, bmeng.cn@gmail.com, liwei1518@gmail.com, 
 dbarboza@ventanamicro.com, zhiwei_liu@linux.alibaba.com, 
 qemu-riscv@nongnu.org
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2607:f8b0:4864:20::92e;
 envelope-from=alistair23@gmail.com; helo=mail-ua1-x92e.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Wed, Jun 26, 2024 at 3:53=E2=80=AFPM Ethan Chen <ethan84@andestech.com> =
wrote:
>
> On Wed, Jun 26, 2024 at 11:22:46AM +1000, Alistair Francis wrote:
> >
> > On Mon, Jun 24, 2024 at 11:47=E2=80=AFAM Ethan Chen <ethan84@andestech.=
com> wrote:
> > >
> > > Hi Alistair,
> > >
> > > IOPMP can applies all device. In this patch series, PCI devices on th=
e bridge
> > > can connect to IOPMP by pci_setup_iommu(), but other devices need cha=
nge their
> > > memory access address space from system memory to IOPMP by themself.
> >
> > We should be really clear about that then. The documentation and the
> > flag `iopmp=3D[on|off]` implies that either the IOPMP is on or off.
> >
> > For example, what happens in the future if we extend support to apply
> > to all devices? That will be a breaking change for anyone currently
> > using `iopmp=3Don`.
> >
> > Maybe we should have use something like `iopmp=3D[pci|off]` instead, an=
d
> > then be really clear in the docs what is and isn't going through the
> > IOPMP.
> >
> > Alistair
>
> Hi Alistair,
>
> According to Zhiwei's suggestion in this patch series, we will remove
> iopmp_setup_pci because it will be exclusive with IOMMU integration.
>
> We are looking for an interface to make device memory access to be
> checked by IOPMP. After iopmp_setup_pci is removed, all devices need
> to change memory access target to iommu memory region in IOPMP
> themselves in current method. Therefore, by default, all devices won't
> go through the IOPMP even if iopmp=3Don.
>
> Another method is to replace the memory region of protected device
> in the system memory by iommu memory region in IOPMP (similar to
> MPC in arm/mps2-tz) when iopmp=3Don. With this method, all devices are
> going through the IOPMP by default when iopmp=3Don.
>
> Which method is more suitable for the RISC-V virt machine?

Sorry for the delay here, I missed this question.

I think if a user specifies `iopmp=3Don` we should run everything
through the IOPMP. If we don't we need to be really clear about what
does/does not go through the IOPMP.

It's unfortunately a little clunky, which isn't ideal, but I feel it's
better to properly support the IOPMP in this case. Maybe this is a
good reason for a "server" platform...

Alistair

>
> Thanks,
> Ethan
>
> >
> > >
> > > Thanks,
> > > Ethan
> > >
> > > On Fri, Jun 21, 2024 at 03:54:15PM +1000, Alistair Francis wrote:
> > > > On Wed, Jun 12, 2024 at 1:25=E2=80=AFPM Ethan Chen via <qemu-devel@=
nongnu.org> wrote:
> > > > >
> > > > > If a requestor device is connected to the IOPMP device, its memor=
y access will
> > > > > be checked by the IOPMP rule.
> > > > >
> > > > > - Add 'iopmp=3Don' option to add an iopmp device and make the Gen=
eric PCI Express
> > > > >   Bridge connect to IOPMP.
> > > >
> > > > I have only had a chance to have a quick look at this series and th=
e spec.
> > > >
> > > > But the IOPMP spec applies to all devices right, but this series se=
ems
> > > > to only work with PCI. Am I missing something?
> > > >
> > > > Alistair
> > > >
> > > > >
> > > > > Signed-off-by: Ethan Chen <ethan84@andestech.com>
> > > > > ---
> > > > >  docs/system/riscv/virt.rst |  6 ++++
> > > > >  hw/riscv/Kconfig           |  1 +
> > > > >  hw/riscv/virt.c            | 57 ++++++++++++++++++++++++++++++++=
++++--
> > > > >  include/hw/riscv/virt.h    |  5 +++-
> > > > >  4 files changed, 66 insertions(+), 3 deletions(-)
> > > > >
> > > > > diff --git a/docs/system/riscv/virt.rst b/docs/system/riscv/virt.=
rst
> > > > > index 9a06f95a34..3b2576f905 100644
> > > > > --- a/docs/system/riscv/virt.rst
> > > > > +++ b/docs/system/riscv/virt.rst
> > > > > @@ -116,6 +116,12 @@ The following machine-specific options are s=
upported:
> > > > >    having AIA IMSIC (i.e. "aia=3Daplic-imsic" selected). When not=
 specified,
> > > > >    the default number of per-HART VS-level AIA IMSIC pages is 0.
> > > > >
> > > > > +- iopmp=3D[on|off]
> > > > > +
> > > > > +  When this option is "on", an IOPMP device is added to machine.=
 It checks dma
> > > > > +  operations from the generic PCIe host bridge. This option is a=
ssumed to be
> > > > > +  "off".
> > > > > +
> > > > >  Running Linux kernel
> > > > >  --------------------
> > > > >
> > > > > diff --git a/hw/riscv/Kconfig b/hw/riscv/Kconfig
> > > > > index a2030e3a6f..0b45a5ade2 100644
> > > > > --- a/hw/riscv/Kconfig
> > > > > +++ b/hw/riscv/Kconfig
> > > > > @@ -56,6 +56,7 @@ config RISCV_VIRT
> > > > >      select PLATFORM_BUS
> > > > >      select ACPI
> > > > >      select ACPI_PCI
> > > > > +    select RISCV_IOPMP
> > > > >
> > > > >  config SHAKTI_C
> > > > >      bool
> > > > > diff --git a/hw/riscv/virt.c b/hw/riscv/virt.c
> > > > > index 4fdb660525..53a1b71c71 100644
> > > > > --- a/hw/riscv/virt.c
> > > > > +++ b/hw/riscv/virt.c
> > > > > @@ -55,6 +55,7 @@
> > > > >  #include "hw/acpi/aml-build.h"
> > > > >  #include "qapi/qapi-visit-common.h"
> > > > >  #include "hw/virtio/virtio-iommu.h"
> > > > > +#include "hw/misc/riscv_iopmp.h"
> > > > >
> > > > >  /* KVM AIA only supports APLIC MSI. APLIC Wired is always emulat=
ed by QEMU. */
> > > > >  static bool virt_use_kvm_aia(RISCVVirtState *s)
> > > > > @@ -82,6 +83,7 @@ static const MemMapEntry virt_memmap[] =3D {
> > > > >      [VIRT_UART0] =3D        { 0x10000000,         0x100 },
> > > > >      [VIRT_VIRTIO] =3D       { 0x10001000,        0x1000 },
> > > > >      [VIRT_FW_CFG] =3D       { 0x10100000,          0x18 },
> > > > > +    [VIRT_IOPMP] =3D        { 0x10200000,      0x100000 },
> > > > >      [VIRT_FLASH] =3D        { 0x20000000,     0x4000000 },
> > > > >      [VIRT_IMSIC_M] =3D      { 0x24000000, VIRT_IMSIC_MAX_SIZE },
> > > > >      [VIRT_IMSIC_S] =3D      { 0x28000000, VIRT_IMSIC_MAX_SIZE },
> > > > > @@ -1006,6 +1008,24 @@ static void create_fdt_virtio_iommu(RISCVV=
irtState *s, uint16_t bdf)
> > > > >                             bdf + 1, iommu_phandle, bdf + 1, 0xff=
ff - bdf);
> > > > >  }
> > > > >
> > > > > +static void create_fdt_iopmp(RISCVVirtState *s, const MemMapEntr=
y *memmap,
> > > > > +                             uint32_t irq_mmio_phandle) {
> > > > > +    g_autofree char *name =3D NULL;
> > > > > +    MachineState *ms =3D MACHINE(s);
> > > > > +
> > > > > +    name =3D g_strdup_printf("/soc/iopmp@%lx", (long)memmap[VIRT=
_IOPMP].base);
> > > > > +    qemu_fdt_add_subnode(ms->fdt, name);
> > > > > +    qemu_fdt_setprop_string(ms->fdt, name, "compatible", "riscv_=
iopmp");
> > > > > +    qemu_fdt_setprop_cells(ms->fdt, name, "reg", 0x0, memmap[VIR=
T_IOPMP].base,
> > > > > +        0x0, memmap[VIRT_IOPMP].size);
> > > > > +    qemu_fdt_setprop_cell(ms->fdt, name, "interrupt-parent", irq=
_mmio_phandle);
> > > > > +    if (s->aia_type =3D=3D VIRT_AIA_TYPE_NONE) {
> > > > > +        qemu_fdt_setprop_cell(ms->fdt, name, "interrupts", IOPMP=
_IRQ);
> > > > > +    } else {
> > > > > +        qemu_fdt_setprop_cells(ms->fdt, name, "interrupts", IOPM=
P_IRQ, 0x4);
> > > > > +    }
> > > > > +}
> > > > > +
> > > > >  static void finalize_fdt(RISCVVirtState *s)
> > > > >  {
> > > > >      uint32_t phandle =3D 1, irq_mmio_phandle =3D 1, msi_pcie_pha=
ndle =3D 1;
> > > > > @@ -1024,6 +1044,10 @@ static void finalize_fdt(RISCVVirtState *s=
)
> > > > >      create_fdt_uart(s, virt_memmap, irq_mmio_phandle);
> > > > >
> > > > >      create_fdt_rtc(s, virt_memmap, irq_mmio_phandle);
> > > > > +
> > > > > +    if (s->have_iopmp) {
> > > > > +        create_fdt_iopmp(s, virt_memmap, irq_mmio_phandle);
> > > > > +    }
> > > > >  }
> > > > >
> > > > >  static void create_fdt(RISCVVirtState *s, const MemMapEntry *mem=
map)
> > > > > @@ -1404,7 +1428,7 @@ static void virt_machine_init(MachineState =
*machine)
> > > > >      RISCVVirtState *s =3D RISCV_VIRT_MACHINE(machine);
> > > > >      MemoryRegion *system_memory =3D get_system_memory();
> > > > >      MemoryRegion *mask_rom =3D g_new(MemoryRegion, 1);
> > > > > -    DeviceState *mmio_irqchip, *virtio_irqchip, *pcie_irqchip;
> > > > > +    DeviceState *mmio_irqchip, *virtio_irqchip, *pcie_irqchip, *=
gpex_dev;
> > > > >      int i, base_hartid, hart_count;
> > > > >      int socket_count =3D riscv_socket_count(machine);
> > > > >
> > > > > @@ -1570,7 +1594,7 @@ static void virt_machine_init(MachineState =
*machine)
> > > > >              qdev_get_gpio_in(virtio_irqchip, VIRTIO_IRQ + i));
> > > > >      }
> > > > >
> > > > > -    gpex_pcie_init(system_memory, pcie_irqchip, s);
> > > > > +    gpex_dev =3D gpex_pcie_init(system_memory, pcie_irqchip, s);
> > > > >
> > > > >      create_platform_bus(s, mmio_irqchip);
> > > > >
> > > > > @@ -1581,6 +1605,14 @@ static void virt_machine_init(MachineState=
 *machine)
> > > > >      sysbus_create_simple("goldfish_rtc", memmap[VIRT_RTC].base,
> > > > >          qdev_get_gpio_in(mmio_irqchip, RTC_IRQ));
> > > > >
> > > > > +    if (s->have_iopmp) {
> > > > > +        DeviceState *iopmp_dev =3D sysbus_create_simple(TYPE_IOP=
MP,
> > > > > +            memmap[VIRT_IOPMP].base,
> > > > > +            qdev_get_gpio_in(DEVICE(mmio_irqchip), IOPMP_IRQ));
> > > > > +
> > > > > +        iopmp_setup_pci(iopmp_dev, PCI_HOST_BRIDGE(gpex_dev)->bu=
s);
> > > > > +    }
> > > > > +
> > > > >      for (i =3D 0; i < ARRAY_SIZE(s->flash); i++) {
> > > > >          /* Map legacy -drive if=3Dpflash to machine properties *=
/
> > > > >          pflash_cfi01_legacy_drive(s->flash[i],
> > > > > @@ -1684,6 +1716,21 @@ static void virt_set_aclint(Object *obj, b=
ool value, Error **errp)
> > > > >      s->have_aclint =3D value;
> > > > >  }
> > > > >
> > > > > +static bool virt_get_iopmp(Object *obj, Error **errp)
> > > > > +{
> > > > > +    RISCVVirtState *s =3D RISCV_VIRT_MACHINE(obj);
> > > > > +
> > > > > +    return s->have_iopmp;
> > > > > +}
> > > > > +
> > > > > +static void virt_set_iopmp(Object *obj, bool value, Error **errp=
)
> > > > > +{
> > > > > +    RISCVVirtState *s =3D RISCV_VIRT_MACHINE(obj);
> > > > > +
> > > > > +    s->have_iopmp =3D value;
> > > > > +}
> > > > > +
> > > > > +
> > > > >  bool virt_is_acpi_enabled(RISCVVirtState *s)
> > > > >  {
> > > > >      return s->acpi !=3D ON_OFF_AUTO_OFF;
> > > > > @@ -1794,6 +1841,12 @@ static void virt_machine_class_init(Object=
Class *oc, void *data)
> > > > >                                NULL, NULL);
> > > > >      object_class_property_set_description(oc, "acpi",
> > > > >                                            "Enable ACPI");
> > > > > +
> > > > > +    object_class_property_add_bool(oc, "iopmp", virt_get_iopmp,
> > > > > +                                   virt_set_iopmp);
> > > > > +    object_class_property_set_description(oc, "iopmp",
> > > > > +                                          "Set on/off to enable/=
disable "
> > > > > +                                          "iopmp device");
> > > > >  }
> > > > >
> > > > >  static const TypeInfo virt_machine_typeinfo =3D {
> > > > > diff --git a/include/hw/riscv/virt.h b/include/hw/riscv/virt.h
> > > > > index 3db839160f..81460e29c4 100644
> > > > > --- a/include/hw/riscv/virt.h
> > > > > +++ b/include/hw/riscv/virt.h
> > > > > @@ -55,6 +55,7 @@ struct RISCVVirtState {
> > > > >
> > > > >      int fdt_size;
> > > > >      bool have_aclint;
> > > > > +    bool have_iopmp;
> > > > >      RISCVVirtAIAType aia_type;
> > > > >      int aia_guests;
> > > > >      char *oem_id;
> > > > > @@ -84,12 +85,14 @@ enum {
> > > > >      VIRT_PCIE_MMIO,
> > > > >      VIRT_PCIE_PIO,
> > > > >      VIRT_PLATFORM_BUS,
> > > > > -    VIRT_PCIE_ECAM
> > > > > +    VIRT_PCIE_ECAM,
> > > > > +    VIRT_IOPMP,
> > > > >  };
> > > > >
> > > > >  enum {
> > > > >      UART0_IRQ =3D 10,
> > > > >      RTC_IRQ =3D 11,
> > > > > +    IOPMP_IRQ =3D 12,
> > > > >      VIRTIO_IRQ =3D 1, /* 1 to 8 */
> > > > >      VIRTIO_COUNT =3D 8,
> > > > >      PCIE_IRQ =3D 0x20, /* 32 to 35 */
> > > > > --
> > > > > 2.34.1
> > > > >
> > > > >

