// Seed: 767164449
module module_0 (
    output supply0 id_0
);
  logic id_2;
  uwire id_3 = -1'b0 - (id_3);
  tri   id_4 = id_3 >= 1, id_5 = id_3 ? id_4 : id_2;
  parameter id_6 = 1;
  supply0 id_7 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output wand  id_1,
    output tri1  id_2,
    input  tri0  id_3,
    input  wand  id_4,
    output logic id_5
    , id_12,
    input  wire  id_6,
    input  wand  id_7,
    input  wire  id_8,
    output logic id_9,
    input  tri0  id_10
);
  always id_9 = -1;
  assign id_1 = 1;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  tri0 id_13;
  always if (1) id_5 <= $clog2(80);
  ;
  assign id_9 = 1'b0;
  if (1) logic id_14;
  else begin : LABEL_0
    begin : LABEL_1
      always_latch id_12 <= id_12 & id_13;
    end
  end
  logic id_15, id_16;
  assign id_15 = 1;
  assign id_13 = id_7 > -1;
endmodule
