Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /run/media/x414e54/Games/opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 7c673c480fb14c6b86aa198bd7bd0ddf --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot axi_test_tb_behav xil_defaultlib.axi_test_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture implementation of entity xil_defaultlib.axi_test_v1_0_M00_AXIS [axi_test_v1_0_m00_axis_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_test_v1_0_S00_AXIS [axi_test_v1_0_s00_axis_default]
Compiling architecture arch_imp of entity xil_defaultlib.axi_test_v1_0_S00_AXI [axi_test_v1_0_s00_axi_default]
Compiling architecture behavioral of entity xil_defaultlib.add_core [add_core_default]
Compiling architecture behavioral of entity xil_defaultlib.sub_core [sub_core_default]
Compiling architecture behavioral of entity xil_defaultlib.mul_core [mul_core_default]
Compiling architecture behavioral of entity xil_defaultlib.enc_core [enc_core_default]
Compiling architecture behavioral of entity xil_defaultlib.dec_core [dec_core_default]
Compiling architecture behavioral of entity xil_defaultlib.core_mux [core_mux_default]
Compiling architecture behavioral of entity xil_defaultlib.testmult [\testmult(c_max_prog_length=3)\]
Compiling architecture arch_imp of entity xil_defaultlib.axi_test_v1_0 [\axi_test_v1_0(c_max_prog_length...]
Compiling architecture behavior of entity xil_defaultlib.axi_test_tb
Built simulation snapshot axi_test_tb_behav
