Verilator Tree Dump (format 0x3900) from <e20211> to <e20933>
     NETLIST 0x55b3a99ccf80 <e1> {a0}
    1: MODULE 0x55b3a9c0f070 <e19388> {c5}  TOP  L1 [P]
    1:2: CELL 0x55b3a9b03fc0 <e19391> {c5}  mips_cpu -> MODULE 0x55b3a99e07a0 <e19390> {c5}  mips_cpu  L2
    1:2:1: PIN 0x55b3a9ac6a90 <e19395> {c6}  clk -> VAR 0x55b3a99efcb0 <e15831> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9c0f3e0 <e19396> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b3a9c0f7a0 <e19402> {c8}  reset -> VAR 0x55b3a99f1090 <e17063> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset INPUT PORT
    1:2:1:1: VARREF 0x55b3a9c0f680 <e19401> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [RV] <- VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b3a9c0fb40 <e19408> {c9}  active -> VAR 0x55b3a99f2f90 <e17064> {c9} @dt=0x55b3a99e1a00@(G/w1)  active OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c0fa20 <e19407> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [LV] => VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c0fee0 <e19414> {c10}  register_v0 -> VAR 0x55b3a99fff80 <e15840> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c0fdc0 <e19413> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [LV] => VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c10280 <e19420> {c13}  clk_enable -> VAR 0x55b3a9a003a0 <e17065> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9c10160 <e19419> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [RV] <- VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b3a9c10620 <e19426> {c16}  instr_address -> VAR 0x55b3a9a01220 <e17066> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c10500 <e19425> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c109c0 <e19432> {c17}  instr_readdata -> VAR 0x55b3a9a020a0 <e17067> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata INPUT PORT
    1:2:1:1: VARREF 0x55b3a9c108a0 <e19431> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2:1: PIN 0x55b3a9c10d60 <e19438> {c20}  data_address -> VAR 0x55b3a9a02f20 <e17068> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c10c40 <e19437> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c11100 <e19444> {c21}  data_write -> VAR 0x55b3a9a03360 <e17069> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c10fe0 <e19443> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [LV] => VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c114a0 <e19450> {c22}  data_read -> VAR 0x55b3a9a03780 <e17070> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c11380 <e19449> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [LV] => VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c11840 <e19456> {c23}  data_writedata -> VAR 0x55b3a9a049a0 <e17071> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9c11720 <e19455> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2:1: PIN 0x55b3a9c11be0 <e19462> {c24}  data_readdata -> VAR 0x55b3a9a05be0 <e17072> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata INPUT PORT
    1:2:1:1: VARREF 0x55b3a9c11ac0 <e19461> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f260 <e19392> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f500 <e19397> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c0f8a0 <e19403> {c9} @dt=0x55b3a99e1a00@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0fc40 <e19409> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c0ffe0 <e19415> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10380 <e19421> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10720 <e19427> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55b3a9c10ac0 <e19433> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c10e60 <e19439> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11200 <e19445> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c115a0 <e19451> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55b3a9c11940 <e19457> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [PI] INPUT [P] PORT
    1: MODULE 0x55b3a99e07a0 <e19390> {c5}  mips_cpu  L2
    1:2: VAR 0x55b3a99efcb0 <e15831> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a99f1090 <e17063> {c8} @dt=0x55b3a99e1a00@(G/w1)  reset INPUT PORT
    1:2: VAR 0x55b3a99f2f90 <e17064> {c9} @dt=0x55b3a99e1a00@(G/w1)  active OUTPUT PORT
    1:2: VAR 0x55b3a99fff80 <e15840> {c10} @dt=0x55b3a99ffb00@(G/w32)  register_v0 OUTPUT PORT
    1:2: VAR 0x55b3a9a003a0 <e17065> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable INPUT PORT
    1:2: VAR 0x55b3a9a01220 <e17066> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address OUTPUT PORT
    1:2: VAR 0x55b3a9a020a0 <e17067> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata INPUT PORT
    1:2: VAR 0x55b3a9a02f20 <e17068> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address OUTPUT PORT
    1:2: VAR 0x55b3a9a03360 <e17069> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write OUTPUT PORT
    1:2: VAR 0x55b3a9a03780 <e17070> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read OUTPUT PORT
    1:2:3: CONST 0x55b3a9c14bf0 <e20056> {c139} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2: VAR 0x55b3a9a049a0 <e17071> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata OUTPUT PORT
    1:2: VAR 0x55b3a9a05be0 <e17072> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata INPUT PORT
    1:2: VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2: VAR 0x55b3a9a06480 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output VAR
    1:2: VAR 0x55b3a9a075e0 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  program_counter_prime VAR
    1:2: VAR 0x55b3a9a08760 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch VAR
    1:2: VAR 0x55b3a9a098c0 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: VAR 0x55b3a9a0aa00 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch VAR
    1:2: VAR 0x55b3a9a0ae60 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode VAR
    1:2: VAR 0x55b3a9a0b2a0 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode VAR
    1:2: VAR 0x55b3a9a0b6c0 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode VAR
    1:2: VAR 0x55b3a9a0bb00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode VAR
    1:2: VAR 0x55b3a9a0bf60 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode VAR
    1:2: VAR 0x55b3a9a0c380 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode VAR
    1:2: VAR 0x55b3a9a0c780 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  branch_decode VAR
    1:2: VAR 0x55b3a9a0cb80 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode VAR
    1:2: VAR 0x55b3a9a0cf80 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  equal_decode VAR
    1:2: VAR 0x55b3a9a0e0a0 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode VAR
    1:2: VAR 0x55b3a9a0f240 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  program_counter_branch_decode VAR
    1:2: VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2: VAR 0x55b3a9a114e0 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode VAR
    1:2: VAR 0x55b3a9a12600 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  read_address_1 VAR
    1:2: VAR 0x55b3a9a12d00 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode VAR
    1:2: ASSIGNW 0x55b3a9a13ae0 <e16009> {c57} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9bfe5c0 <e17103> {c57} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbca80 <e17092> {c57} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bfe850 <e16050> {c57} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9c01db0 <e17102> {c57} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bbcba0 <e16008> {c57} @dt=0x55b3a9a12120@(G/w5)  read_address_1 [LV] => VAR 0x55b3a9a12600 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  read_address_1 VAR
    1:2: ASSIGNW 0x55b3a9a147e0 <e17117> {c58} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9bfedd0 <e17115> {c58} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbccc0 <e17104> {c58} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bff060 <e16097> {c58} @dt=0x55b3a9bef7e0@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55b3a9c02000 <e17114> {c58} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bbcde0 <e17116> {c58} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [LV] => VAR 0x55b3a9a12d00 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode VAR
    1:2: VAR 0x55b3a9a15820 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  read_address_2 VAR
    1:2: VAR 0x55b3a9a15f20 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  Rt_decode VAR
    1:2: ASSIGNW 0x55b3a9a16d00 <e17133> {c60} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9bff5e0 <e17131> {c60} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbcf00 <e17120> {c60} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9bff870 <e16160> {c60} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9c02250 <e17130> {c60} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bbd020 <e17132> {c60} @dt=0x55b3a9a12120@(G/w5)  read_address_2 [LV] => VAR 0x55b3a9a15820 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  read_address_2 VAR
    1:2: ASSIGNW 0x55b3a9a17a00 <e17147> {c61} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9bffdf0 <e17145> {c61} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd140 <e17134> {c61} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c00080 <e16207> {c61} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55b3a9c024a0 <e17144> {c61} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bbd260 <e17146> {c61} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [LV] => VAR 0x55b3a9a15f20 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  Rt_decode VAR
    1:2: VAR 0x55b3a9a18a40 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  Rd_decode VAR
    1:2: ASSIGNW 0x55b3a9a19820 <e17162> {c63} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9c00600 <e17160> {c63} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd380 <e17149> {c63} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c00890 <e16262> {c63} @dt=0x55b3a9bef7e0@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55b3a9c026f0 <e17159> {c63} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bbd4a0 <e17161> {c63} @dt=0x55b3a9a12120@(G/w5)  Rd_decode [LV] => VAR 0x55b3a9a18a40 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  Rd_decode VAR
    1:2: VAR 0x55b3a9a1a860 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  immediate VAR
    1:2: ASSIGNW 0x55b3a9a1b640 <e16276> {c65} @dt=0x55b3a9a1a380@(G/w16)
    1:2:1: SEL 0x55b3a9c00e10 <e17174> {c65} @dt=0x55b3a9a1a380@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bbd5c0 <e17163> {c65} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1:2: CONST 0x55b3a9c010a0 <e16317> {c65} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55b3a9c02940 <e17173> {c65} @dt=0x55b3a99ffb00@(G/w32)  32'h10
    1:2:2: VARREF 0x55b3a9bbd6e0 <e16275> {c65} @dt=0x55b3a9a1a380@(G/w16)  immediate [LV] => VAR 0x55b3a9a1a860 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  immediate VAR
    1:2: VAR 0x55b3a9a1c540 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  shifter_output_decode VAR
    1:2: VAR 0x55b3a9a1d3a0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode VAR
    1:2: VAR 0x55b3a9a1e3c0 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode VAR
    1:2: VAR 0x55b3a9a1f4e0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: VAR 0x55b3a9a20600 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: VAR 0x55b3a9a21720 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode VAR
    1:2: VAR 0x55b3a9a21b80 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute VAR
    1:2: VAR 0x55b3a9a21fe0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute VAR
    1:2: VAR 0x55b3a9a22450 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute VAR
    1:2: VAR 0x55b3a9a235c0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  write_register_execute VAR
    1:2: VAR 0x55b3a9a23a90 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute VAR
    1:2: VAR 0x55b3a9a24c00 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute VAR
    1:2: VAR 0x55b3a9a25120 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute VAR
    1:2: VAR 0x55b3a9a25590 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute VAR
    1:2: VAR 0x55b3a9a26770 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute VAR
    1:2: VAR 0x55b3a9a27950 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute VAR
    1:2: VAR 0x55b3a9a28ac0 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  source_A_ALU_execute VAR
    1:2: VAR 0x55b3a9a29c70 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_execute VAR
    1:2: VAR 0x55b3a9a2ae20 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute VAR
    1:2: VAR 0x55b3a9a2bfd0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute VAR
    1:2: VAR 0x55b3a9a2d180 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute VAR
    1:2: VAR 0x55b3a9a2e330 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute VAR
    1:2: VAR 0x55b3a9a2f490 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  Rs_execute VAR
    1:2: VAR 0x55b3a9a305e0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  Rt_execute VAR
    1:2: VAR 0x55b3a9a31730 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  Rd_execute VAR
    1:2: VAR 0x55b3a9a328d0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute VAR
    1:2: VAR 0x55b3a9a32de0 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory VAR
    1:2: VAR 0x55b3a9a33f50 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  write_register_memory VAR
    1:2: VAR 0x55b3a9a34470 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory VAR
    1:2: VAR 0x55b3a9a348e0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory VAR
    1:2: VAR 0x55b3a9a34dc0 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory VAR
    1:2: VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2: VAR 0x55b3a9a37100 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory VAR
    1:2: VAR 0x55b3a9a382b0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory VAR
    1:2: VAR 0x55b3a9a39460 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory VAR
    1:2: VAR 0x55b3a9a3a610 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory VAR
    1:2: VAR 0x55b3a9a3ab70 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback VAR
    1:2: VAR 0x55b3a9a3b030 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback VAR
    1:2: VAR 0x55b3a9a3b4f0 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback VAR
    1:2: VAR 0x55b3a9a3c6f0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback VAR
    1:2: VAR 0x55b3a9a3d860 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  result_writeback VAR
    1:2: VAR 0x55b3a9a3ea10 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback VAR
    1:2: VAR 0x55b3a9a3fbc0 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback VAR
    1:2: VAR 0x55b3a9a40d70 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback VAR
    1:2: VAR 0x55b3a9a41f20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback VAR
    1:2: VAR 0x55b3a9a423c0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch VAR
    1:2: VAR 0x55b3a9a427f0 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  stall_decode VAR
    1:2: VAR 0x55b3a9a42c90 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  forward_A_decode VAR
    1:2: VAR 0x55b3a9a43120 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  forward_B_decode VAR
    1:2: VAR 0x55b3a9a435b0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register VAR
    1:2: VAR 0x55b3a9a44720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  forward_A_execute VAR
    1:2: VAR 0x55b3a9a458d0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  forward_B_execute VAR
    1:2: ASSIGNW 0x55b3a9a45e60 <e17228> {c135} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9bbd800 <e17226> {c135} @dt=0x55b3a99ffb00@(G/w32)  data_readdata [RV] <- VAR 0x55b3a9a05be0 <e17072> {c24} @dt=0x55b3a99ffb00@(G/w32)  data_readdata INPUT PORT
    1:2:2: VARREF 0x55b3a9bbd920 <e17227> {c135} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory [LV] => VAR 0x55b3a9a39460 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory VAR
    1:2: ASSIGNW 0x55b3a9a462f0 <e17231> {c136} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9bbda40 <e17229> {c136} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:2: VARREF 0x55b3a9bbdb60 <e17230> {c136} @dt=0x55b3a99ffb00@(G/w32)  data_address [LV] => VAR 0x55b3a9a02f20 <e17068> {c20} @dt=0x55b3a99ffb00@(G/w32)  data_address OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a46750 <e17234> {c137} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9bbdc80 <e17232> {c137} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory [RV] <- VAR 0x55b3a9a3a610 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory VAR
    1:2:2: VARREF 0x55b3a9bbdda0 <e17233> {c137} @dt=0x55b3a99ffb00@(G/w32)  data_writedata [LV] => VAR 0x55b3a9a049a0 <e17071> {c23} @dt=0x55b3a99ffb00@(G/w32)  data_writedata OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a46bb0 <e17237> {c138} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: VARREF 0x55b3a9bbdec0 <e17235> {c138} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory [RV] <- VAR 0x55b3a9a348e0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory VAR
    1:2:2: VARREF 0x55b3a9bbdfe0 <e17236> {c138} @dt=0x55b3a99e1a00@(G/w1)  data_write [LV] => VAR 0x55b3a9a03360 <e17069> {c21} @dt=0x55b3a99e1a00@(G/w1)  data_write OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a476e0 <e17243> {c142} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9bbe220 <e17241> {c142} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch [RV] <- VAR 0x55b3a9a08760 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch VAR
    1:2:2: VARREF 0x55b3a9bbe340 <e17242> {c142} @dt=0x55b3a99ffb00@(G/w32)  instr_address [LV] => VAR 0x55b3a9a01220 <e17066> {c16} @dt=0x55b3a99ffb00@(G/w32)  instr_address OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a47b10 <e17246> {c143} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: VARREF 0x55b3a9bbe460 <e17244> {c143} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata [RV] <- VAR 0x55b3a9a020a0 <e17067> {c17} @dt=0x55b3a99ffb00@(G/w32)  instr_readdata INPUT PORT
    1:2:2: VARREF 0x55b3a9bbe580 <e17245> {c143} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch [LV] => VAR 0x55b3a9a0aa00 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch VAR
    1:2: CELL 0x55b3a99f1a20 <e1860> {c145}  register_file -> MODULE 0x55b3a9b29e90 <e8788> {n2}  Register_File  L3
    1:2:1: PIN 0x55b3a99d9ec0 <e1804> {c146}  clk -> VAR 0x55b3a9b2a3c0 <e18456> {n3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe6a0 <e17247> {c146} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a484e0 <e1814> {c146}  pipelined -> VAR 0x55b3a9b2a8e0 <e18457> {n4} @dt=0x55b3a99e1a00@(G/w1)  pipelined INPUT PORT
    1:2:1:1: CONST 0x55b3a9c017e0 <e17248> {c146} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:1: PIN 0x55b3a9a488a0 <e1818> {c147}  HI_LO_output -> VAR 0x55b3a9b2ae00 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe7c0 <e17249> {c147} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output [RV] <- VAR 0x55b3a9a06480 <e17074> {c29} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output VAR
    1:2:1: PIN 0x55b3a9a48d20 <e1822> {c148}  write_enable -> VAR 0x55b3a9b2b320 <e18459> {n6} @dt=0x55b3a99e1a00@(G/w1)  write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbe8e0 <e17250> {c148} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [RV] <- VAR 0x55b3a9a3ab70 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a49170 <e1826> {c149}  hi_lo_register_write_enable -> VAR 0x55b3a9b2b6e0 <e18460> {n6} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbea00 <e17251> {c149} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback [RV] <- VAR 0x55b3a9a3b030 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a49500 <e1830> {c150}  read_address_1 -> VAR 0x55b3a9b2c880 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbeb20 <e16698> {c150} @dt=0x55b3a9a12120@(G/w5)  read_address_1 [RV] <- VAR 0x55b3a9a12600 <e15994> {c56} @dt=0x55b3a9a12120@(G/w5)  read_address_1 VAR
    1:2:1: PIN 0x55b3a9a498c0 <e1834> {c151}  read_address_2 -> VAR 0x55b3a9b2d060 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbec40 <e17252> {c151} @dt=0x55b3a9a12120@(G/w5)  read_address_2 [RV] <- VAR 0x55b3a9a15820 <e17118> {c59} @dt=0x55b3a9a12120@(G/w5)  read_address_2 VAR
    1:2:1: PIN 0x55b3a9a49d40 <e1838> {c152}  write_address -> VAR 0x55b3a9b2d840 <e18463> {n7} @dt=0x55b3a9a12120@(G/w5)  write_address INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbed60 <e17253> {c152} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [RV] <- VAR 0x55b3a9a3c6f0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a4a110 <e1842> {c153}  write_data -> VAR 0x55b3a9b2ea80 <e18464> {n8} @dt=0x55b3a99ffb00@(G/w32)  write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbee80 <e17254> {c153} @dt=0x55b3a99ffb00@(G/w32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a4a510 <e1846> {c154}  HI_write_data -> VAR 0x55b3a9b2f260 <e18465> {n8} @dt=0x55b3a99ffb00@(G/w32)  HI_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbefa0 <e17255> {c154} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x55b3a9a3ea10 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a4a910 <e1850> {c155}  LO_write_data -> VAR 0x55b3a9b2fa40 <e18466> {n8} @dt=0x55b3a99ffb00@(G/w32)  LO_write_data INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf0c0 <e17256> {c155} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x55b3a9a3fbc0 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a4ad60 <e1854> {c156}  read_data_1 -> VAR 0x55b3a9b30cb0 <e18467> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_1 OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf1e0 <e17257> {c156} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode [LV] => VAR 0x55b3a9a1d3a0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a4b180 <e1858> {c157}  read_data_2 -> VAR 0x55b3a9b314c0 <e18468> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_2 OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf300 <e17258> {c157} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode [LV] => VAR 0x55b3a9a1e3c0 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode VAR
    1:2: CELL 0x55b3a99f16d0 <e1877> {c160}  pc -> MODULE 0x55b3a9b22a90 <e8787> {m1}  Program_Counter  L3
    1:2:1: PIN 0x55b3a9a4b680 <e1862> {c161}  clk -> VAR 0x55b3a9b22f00 <e18446> {m2} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf420 <e17259> {c161} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a4bab0 <e1867> {c162}  address_input -> VAR 0x55b3a9b240a0 <e18447> {m3} @dt=0x55b3a99ffb00@(G/w32)  address_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf540 <e17260> {c162} @dt=0x55b3a99ffb00@(G/w32)  program_counter_prime [RV] <- VAR 0x55b3a9a075e0 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  program_counter_prime VAR
    1:2:1: PIN 0x55b3a9a4be40 <e1871> {c163}  enable -> VAR 0x55b3a9b245c0 <e18448> {m4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf660 <e17261> {c163} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch [RV] <- VAR 0x55b3a9a423c0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x55b3a9a4c270 <e1875> {c164}  address_output -> VAR 0x55b3a9b25840 <e18449> {m5} @dt=0x55b3a99ffb00@(G/w32)  address_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf780 <e17262> {c164} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch [LV] => VAR 0x55b3a9a08760 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch VAR
    1:2: CELL 0x55b3a9a4e540 <e1933> {c167}  plus_four_adder -> MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2:1: PIN 0x55b3a9a4c810 <e1879> {c168}  a -> VAR 0x55b3a9a7fa40 <e17432> {d3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf8a0 <e17263> {c168} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch [RV] <- VAR 0x55b3a9a08760 <e17076> {c34} @dt=0x55b3a99ffb00@(G/w32)  program_counter_fetch VAR
    1:2:1: PIN 0x55b3a9a4df40 <e1927> {c169}  b -> VAR 0x55b3a9a80160 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2:1:1: CONST 0x55b3a9c0eb80 <e19383> {c169} @dt=0x55b3a99ffb00@(G/w32)  32'h4
    1:2:1: PIN 0x55b3a9a4e400 <e1931> {c170}  z -> VAR 0x55b3a9a813a0 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbf9c0 <e17277> {c170} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch [LV] => VAR 0x55b3a9a098c0 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch VAR
    1:2: CELL 0x55b3a9a50240 <e1960> {c173}  program_counter_multiplexer -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a4f210 <e1942> {c174}  control -> VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfae0 <e17278> {c174} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode [RV] <- VAR 0x55b3a9a0ae60 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b3a9a4f650 <e1947> {c175}  input_0 -> VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfc00 <e17279> {c175} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9a098c0 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b3a9a4faa0 <e1951> {c176}  input_1 -> VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfd20 <e17280> {c176} @dt=0x55b3a99ffb00@(G/w32)  program_counter_branch_decode [RV] <- VAR 0x55b3a9a0f240 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  program_counter_branch_decode VAR
    1:2:1: PIN 0x55b3a9a4fe70 <e1955> {c177}  resolved -> VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbfe40 <e17281> {c177} @dt=0x55b3a99ffb00@(G/w32)  program_counter_prime [LV] => VAR 0x55b3a9a075e0 <e17075> {c33} @dt=0x55b3a99ffb00@(G/w32)  program_counter_prime VAR
    1:2: CELL 0x55b3a9a52300 <e1989> {c180}  fetch_decode_register -> MODULE 0x55b3a9b80ca0 <e8792> {r1}  Fetch_Decode_Register  L3
    1:2:1: PIN 0x55b3a9a50880 <e1962> {c181}  clk -> VAR 0x55b3a9b81110 <e18843> {r3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bbff60 <e17282> {c181} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a50c40 <e1967> {c182}  enable -> VAR 0x55b3a9b81630 <e18844> {r4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0080 <e17283> {c182} @dt=0x55b3a99e1a00@(G/w1)  stall_decode [RV] <- VAR 0x55b3a9a427f0 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x55b3a9a510c0 <e1971> {c183}  clear -> VAR 0x55b3a9b81b50 <e18845> {r5} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc01a0 <e17284> {c183} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode [RV] <- VAR 0x55b3a9a0ae60 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode VAR
    1:2:1: PIN 0x55b3a9a51490 <e1975> {c184}  instruction_fetch -> VAR 0x55b3a9b82db0 <e18846> {r7} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc02c0 <e17285> {c184} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch [RV] <- VAR 0x55b3a9a0aa00 <e17078> {c36} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch VAR
    1:2:1: PIN 0x55b3a9a51900 <e1979> {c185}  program_counter_plus_four_fetch -> VAR 0x55b3a9b84040 <e18847> {r8} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc03e0 <e17286> {c185} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9a098c0 <e17077> {c35} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch VAR
    1:2:1: PIN 0x55b3a9a51d50 <e1983> {c186}  instruction_decode -> VAR 0x55b3a9b85370 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0500 <e17287> {c186} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [LV] => VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x55b3a9a521c0 <e1987> {c187}  program_counter_plus_four_decode -> VAR 0x55b3a9b866a0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0620 <e17288> {c187} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9a114e0 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode VAR
    1:2: CELL 0x55b3a9a54b50 <e2026> {c190}  control_unit -> MODULE 0x55b3a9ac7040 <e8781> {g1}  Control_Unit  L3
    1:2:1: PIN 0x55b3a9a52930 <e1991> {c191}  instruction -> VAR 0x55b3a9ac9680 <e17967> {g3} @dt=0x55b3a99ffb00@(G/w32)  instruction INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0740 <e17289> {c191} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [RV] <- VAR 0x55b3a9a10380 <e17089> {c53} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode VAR
    1:2:1: PIN 0x55b3a9a52d30 <e1996> {c192}  register_write -> VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0860 <e17290> {c192} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode [LV] => VAR 0x55b3a9a0b2a0 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x55b3a9a531c0 <e2000> {c193}  memory_to_register -> VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0980 <e17291> {c193} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode [LV] => VAR 0x55b3a9a0b6c0 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b3a9a53590 <e2004> {c194}  memory_write -> VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0aa0 <e17292> {c194} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode [LV] => VAR 0x55b3a9a0bb00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x55b3a9a53990 <e2008> {c195}  ALU_src_B -> VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0bc0 <e17293> {c195} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode [LV] => VAR 0x55b3a9a0bf60 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b3a9a53e20 <e2012> {c196}  register_destination -> VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0ce0 <e17294> {c196} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode [LV] => VAR 0x55b3a9a0c380 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x55b3a9a54180 <e2016> {c197}  branch -> VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0e00 <e17295> {c197} @dt=0x55b3a99e1a00@(G/w1)  branch_decode [LV] => VAR 0x55b3a9a0c780 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a54640 <e2020> {c198}  hi_lo_register_write -> VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc0f20 <e17296> {c198} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode [LV] => VAR 0x55b3a9a0cb80 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b3a9a54a10 <e2024> {c199}  ALU_function -> VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1040 <e16743> {c199} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode [LV] => VAR 0x55b3a9a0e0a0 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode VAR
    1:2: CELL 0x55b3a9a567e0 <e2054> {c202}  register_file_output_A_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a557d0 <e2036> {c204}  control -> VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1160 <e17297> {c204} @dt=0x55b3a99e1a00@(G/w1)  forward_A_decode [RV] <- VAR 0x55b3a9a42c90 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x55b3a9a55c20 <e2041> {c205}  input_0 -> VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1280 <e17298> {c205} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x55b3a9a1d3a0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a55ff0 <e2045> {c206}  input_1 -> VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc13a0 <e17299> {c206} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a56410 <e2049> {c207}  resolved -> VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc14c0 <e17300> {c207} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_resolved_decode [LV] => VAR 0x55b3a9a1f4e0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2: CELL 0x55b3a9a584f0 <e2082> {c210}  register_file_output_B_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a574e0 <e2064> {c212}  control -> VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc15e0 <e17301> {c212} @dt=0x55b3a99e1a00@(G/w1)  forward_B_decode [RV] <- VAR 0x55b3a9a43120 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x55b3a9a57930 <e2069> {c213}  input_0 -> VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1700 <e17302> {c213} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x55b3a9a1e3c0 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b3a9a57d00 <e2073> {c214}  input_1 -> VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1820 <e17303> {c214} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a58120 <e2077> {c215}  resolved -> VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1940 <e17304> {c215} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_resolved_decode [LV] => VAR 0x55b3a9a20600 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2: CELL 0x55b3a9a59480 <e2095> {c218}  reg_output_comparator -> MODULE 0x55b3a9ae3040 <e8782> {h1}  Equal_Comparator  L3
    1:2:1: PIN 0x55b3a9a58b90 <e2084> {c219}  a -> VAR 0x55b3a9ae4230 <e18135> {h3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1a60 <e17305> {c219} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_resolved_decode [RV] <- VAR 0x55b3a9a1f4e0 <e17178> {c70} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_resolved_decode VAR
    1:2:1: PIN 0x55b3a9a58fb0 <e2089> {c220}  b -> VAR 0x55b3a9ae5470 <e18136> {h4} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1b80 <e17306> {c220} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_resolved_decode [RV] <- VAR 0x55b3a9a20600 <e17179> {c71} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_resolved_decode VAR
    1:2:1: PIN 0x55b3a9a59340 <e2093> {c221}  c -> VAR 0x55b3a9ae59d0 <e18137> {h6} @dt=0x55b3a99e1a00@(G/w1)  c OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1ca0 <e17307> {c221} @dt=0x55b3a99e1a00@(G/w1)  equal_decode [LV] => VAR 0x55b3a9a0cf80 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  equal_decode VAR
    1:2: CELL 0x55b3a9a5a3d0 <e2108> {c224}  program_counter_source_and_gate_decode -> MODULE 0x55b3a9abfbe0 <e8780> {f1}  And_Gate  L3
    1:2:1: PIN 0x55b3a9a59a50 <e2097> {c225}  input_A -> VAR 0x55b3a9ac00f0 <e17959> {f3} @dt=0x55b3a99e1a00@(G/w1)  input_A INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1dc0 <e17308> {c225} @dt=0x55b3a99e1a00@(G/w1)  branch_decode [RV] <- VAR 0x55b3a9a0c780 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a59e10 <e2102> {c226}  input_B -> VAR 0x55b3a9ac0610 <e17960> {f4} @dt=0x55b3a99e1a00@(G/w1)  input_B INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc1ee0 <e17309> {c226} @dt=0x55b3a99e1a00@(G/w1)  equal_decode [RV] <- VAR 0x55b3a9a0cf80 <e17087> {c46} @dt=0x55b3a99e1a00@(G/w1)  equal_decode VAR
    1:2:1: PIN 0x55b3a9a5a290 <e2106> {c227}  output_C -> VAR 0x55b3a9ac0b70 <e17961> {f6} @dt=0x55b3a99e1a00@(G/w1)  output_C OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2000 <e17310> {c227} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode [LV] => VAR 0x55b3a9a0ae60 <e17079> {c38} @dt=0x55b3a99e1a00@(G/w1)  program_counter_source_decode VAR
    1:2: CELL 0x55b3a9a5ae70 <e2117> {c230}  sign_extender_decode -> MODULE 0x55b3a9b3de00 <e8789> {o1}  Sign_Extension  L3
    1:2:1: PIN 0x55b3a9a5a970 <e2110> {c231}  short_input -> VAR 0x55b3a9b3eef0 <e18580> {o3} @dt=0x55b3a9a1a380@(G/w16)  short_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2120 <e16758> {c231} @dt=0x55b3a9a1a380@(G/w16)  immediate [RV] <- VAR 0x55b3a9a1a860 <e16269> {c64} @dt=0x55b3a9a1a380@(G/w16)  immediate VAR
    1:2:1: PIN 0x55b3a9a5ad30 <e2115> {c232}  extended_output -> VAR 0x55b3a9b40130 <e18581> {o4} @dt=0x55b3a99ffb00@(G/w32)  extended_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2240 <e17311> {c232} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode [LV] => VAR 0x55b3a9a21720 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode VAR
    1:2: CELL 0x55b3a9a5b960 <e2126> {c235}  shifter_decode -> MODULE 0x55b3a9b09b00 <e8784> {j1}  Left_Shift  L3
    1:2:1: PIN 0x55b3a9a5b3f0 <e2119> {c236}  shift_input -> VAR 0x55b3a9b0b510 <e18363> {j6} @dt=0x55b3a99ffb00@(G/w32)  shift_input INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2360 <e17312> {c236} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b3a9a21720 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b3a9a5b820 <e2124> {c237}  shift_output -> VAR 0x55b3a9b0c750 <e18364> {j7} @dt=0x55b3a99ffb00@(G/w32)  shift_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2480 <e17313> {c237} @dt=0x55b3a99ffb00@(G/w32)  shifter_output_decode [LV] => VAR 0x55b3a9a1c540 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  shifter_output_decode VAR
    1:2: CELL 0x55b3a9a5c8b0 <e2139> {c240}  adder_decode -> MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2:1: PIN 0x55b3a9a5bf00 <e2128> {c241}  a -> VAR 0x55b3a9a7fa40 <e17432> {d3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc25a0 <e17314> {c241} @dt=0x55b3a99ffb00@(G/w32)  shifter_output_decode [RV] <- VAR 0x55b3a9a1c540 <e17175> {c67} @dt=0x55b3a99ffb00@(G/w32)  shifter_output_decode VAR
    1:2:1: PIN 0x55b3a9a5c320 <e2133> {c242}  b -> VAR 0x55b3a9a80160 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc26c0 <e17315> {c242} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode [RV] <- VAR 0x55b3a9a114e0 <e17090> {c54} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode VAR
    1:2:1: PIN 0x55b3a9a5c770 <e2137> {c243}  z -> VAR 0x55b3a9a813a0 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  z OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc27e0 <e17316> {c243} @dt=0x55b3a99ffb00@(G/w32)  program_counter_branch_decode [LV] => VAR 0x55b3a9a0f240 <e17088> {c52} @dt=0x55b3a99ffb00@(G/w32)  program_counter_branch_decode VAR
    1:2: CELL 0x55b3a9a61c70 <e2252> {c246}  decode_execute_register -> MODULE 0x55b3a9b47960 <e8790> {p1}  Decode_Execute_Register  L3
    1:2:1: PIN 0x55b3a9a5ce10 <e2141> {c247}  clk -> VAR 0x55b3a9b47dd0 <e18611> {p3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2900 <e17317> {c247} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a5d220 <e2146> {c248}  clear -> VAR 0x55b3a9b481f0 <e18612> {p4} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2a20 <e17318> {c248} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register [RV] <- VAR 0x55b3a9a435b0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x55b3a9a5d640 <e2150> {c249}  register_write_decode -> VAR 0x55b3a9b48610 <e18613> {p7} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2b40 <e17319> {c249} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode [RV] <- VAR 0x55b3a9a0b2a0 <e17080> {c39} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode VAR
    1:2:1: PIN 0x55b3a9a5dae0 <e2154> {c250}  memory_to_register_decode -> VAR 0x55b3a9b48a70 <e18614> {p8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2c60 <e17320> {c250} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode [RV] <- VAR 0x55b3a9a0b6c0 <e17081> {c40} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode VAR
    1:2:1: PIN 0x55b3a9a5df00 <e2158> {c251}  memory_write_decode -> VAR 0x55b3a9b48ed0 <e18615> {p9} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2d80 <e17321> {c251} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode [RV] <- VAR 0x55b3a9a0bb00 <e17082> {c41} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode VAR
    1:2:1: PIN 0x55b3a9a5e340 <e2162> {c252}  ALU_src_B_decode -> VAR 0x55b3a9b49430 <e18616> {p10} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2ea0 <e17322> {c252} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x55b3a9a0bf60 <e17083> {c42} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode VAR
    1:2:1: PIN 0x55b3a99f69c0 <e2166> {c253}  register_destination_decode -> VAR 0x55b3a9b49990 <e18617> {p11} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc2fc0 <e17323> {c253} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode [RV] <- VAR 0x55b3a9a0c380 <e17084> {c43} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode VAR
    1:2:1: PIN 0x55b3a99f7220 <e2170> {c254}  hi_lo_register_write_decode -> VAR 0x55b3a9b4a0d0 <e18618> {p12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc30e0 <e17324> {c254} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x55b3a9a0cb80 <e17086> {c45} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode VAR
    1:2:1: PIN 0x55b3a99f7d70 <e2174> {c255}  ALU_function_decode -> VAR 0x55b3a9b4b350 <e18619> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3200 <e16773> {c255} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode [RV] <- VAR 0x55b3a9a0e0a0 <e15962> {c47} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode VAR
    1:2:1: PIN 0x55b3a99f86e0 <e2178> {c256}  Rs_decode -> VAR 0x55b3a9b4c5b0 <e18620> {p14} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3320 <e17325> {c256} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9a12d00 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x55b3a99f97a0 <e2182> {c257}  Rt_decode -> VAR 0x55b3a9b4d7f0 <e18621> {p15} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3440 <e17326> {c257} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9a15f20 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x55b3a99fa0a0 <e2186> {c258}  Rd_decode -> VAR 0x55b3a9b4ea30 <e18622> {p16} @dt=0x55b3a9a12120@(G/w5)  Rd_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3560 <e17327> {c258} @dt=0x55b3a9a12120@(G/w5)  Rd_decode [RV] <- VAR 0x55b3a9a18a40 <e17148> {c62} @dt=0x55b3a9a12120@(G/w5)  Rd_decode VAR
    1:2:1: PIN 0x55b3a9a5e600 <e2190> {c259}  sign_imm_decode -> VAR 0x55b3a9b4fc70 <e18623> {p17} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3680 <e17328> {c259} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b3a9a21720 <e17180> {c72} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode VAR
    1:2:1: PIN 0x55b3a9a5e840 <e2194> {c261}  register_write_execute -> VAR 0x55b3a9b50230 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc37a0 <e17329> {c261} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [LV] => VAR 0x55b3a9a25590 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a5eac0 <e2198> {c262}  memory_to_register_execute -> VAR 0x55b3a9b50790 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc38c0 <e17330> {c262} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b3a9a21fe0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a5ee80 <e2202> {c263}  memory_write_execute -> VAR 0x55b3a9b50d50 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc39e0 <e17331> {c263} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute [LV] => VAR 0x55b3a9a22450 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x55b3a9a5f260 <e2206> {c264}  ALU_src_B_execute -> VAR 0x55b3a9b51320 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3b00 <e17332> {c264} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b3a9a23a90 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b3a9a5f5e0 <e2210> {c265}  register_destination_execute -> VAR 0x55b3a9b51940 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3c20 <e17333> {c265} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute [LV] => VAR 0x55b3a9a21b80 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x55b3a9a5f940 <e2214> {c266}  hi_lo_register_write_execute -> VAR 0x55b3a9b51f50 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3d40 <e17334> {c266} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9a25120 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b3a9a5fd00 <e2218> {c267}  ALU_function_execute -> VAR 0x55b3a9b53230 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3e60 <e17335> {c267} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute [LV] => VAR 0x55b3a9a24c00 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b3a9a60080 <e2222> {c268}  Rs_execute -> VAR 0x55b3a9b54490 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  Rs_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc3f80 <e17336> {c268} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [LV] => VAR 0x55b3a9a2f490 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x55b3a9a603e0 <e2226> {c269}  Rt_execute -> VAR 0x55b3a9b55700 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  Rt_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc40a0 <e17337> {c269} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [LV] => VAR 0x55b3a9a305e0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a60740 <e2230> {c270}  Rd_execute -> VAR 0x55b3a9b56970 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  Rd_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc41c0 <e17338> {c270} @dt=0x55b3a9a12120@(G/w5)  Rd_execute [LV] => VAR 0x55b3a9a31730 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x55b3a9a60b00 <e2234> {c271}  sign_imm_execute -> VAR 0x55b3a9b57c70 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc42e0 <e17339> {c271} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute [LV] => VAR 0x55b3a9a328d0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b3a9a60f00 <e2238> {c273}  read_data_one_decode -> VAR 0x55b3a9b58fa0 <e18635> {p32} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4400 <e17340> {c273} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode [RV] <- VAR 0x55b3a9a1d3a0 <e17176> {c68} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_decode VAR
    1:2:1: PIN 0x55b3a9a612a0 <e2242> {c274}  read_data_two_decode -> VAR 0x55b3a9b5a290 <e18636> {p33} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4520 <e17341> {c274} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode [RV] <- VAR 0x55b3a9a1e3c0 <e17177> {c69} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_decode VAR
    1:2:1: PIN 0x55b3a9a616d0 <e2246> {c275}  read_data_one_execute -> VAR 0x55b3a9b5b5c0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4640 <e17342> {c275} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute [LV] => VAR 0x55b3a9a26770 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b3a9a61b30 <e2250> {c276}  read_data_two_execute -> VAR 0x55b3a9b5c8f0 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4760 <e17343> {c276} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute [LV] => VAR 0x55b3a9a27950 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute VAR
    1:2: CELL 0x55b3a9a63890 <e2280> {c279}  write_register_execute_mux -> MODULE 0x55b3a9bcce40 <e12164> {k1}  MUX_2INPUT__B5  L3
    1:2:1: PIN 0x55b3a9a62970 <e2262> {c280}  control -> VAR 0x55b3a9bcd360 <e18381> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4880 <e17344> {c280} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute [RV] <- VAR 0x55b3a9a21b80 <e17181> {c75} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute VAR
    1:2:1: PIN 0x55b3a9a62cd0 <e2267> {c281}  input_0 -> VAR 0x55b3a9bcd5c0 <e18382> {k7} @dt=0x55b3a9a12120@(G/w5)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc49a0 <e17345> {c281} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9a305e0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a63090 <e2271> {c282}  input_1 -> VAR 0x55b3a9bcde20 <e18383> {k8} @dt=0x55b3a9a12120@(G/w5)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4ac0 <e17346> {c282} @dt=0x55b3a9a12120@(G/w5)  Rd_execute [RV] <- VAR 0x55b3a9a31730 <e17199> {c95} @dt=0x55b3a9a12120@(G/w5)  Rd_execute VAR
    1:2:1: PIN 0x55b3a9a634c0 <e2275> {c283}  resolved -> VAR 0x55b3a9bce680 <e18384> {k10} @dt=0x55b3a9a12120@(G/w5)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4be0 <e17347> {c283} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [LV] => VAR 0x55b3a9a235c0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  write_register_execute VAR
    1:2: CELL 0x55b3a9a65dc0 <e2316> {c286}  register_file_output_A_execute_mux -> MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a64590 <e2290> {c287}  control -> VAR 0x55b3a9bcfbd0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4d00 <e16797> {c287} @dt=0x55b3a9a44260@(G/w2)  forward_A_execute [RV] <- VAR 0x55b3a9a44720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x55b3a9a649e0 <e2295> {c288}  input_0 -> VAR 0x55b3a9bd0250 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4e20 <e17348> {c288} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute [RV] <- VAR 0x55b3a9a26770 <e17189> {c85} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_A_execute VAR
    1:2:1: PIN 0x55b3a9a64db0 <e2299> {c289}  input_1 -> VAR 0x55b3a9bd6350 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc4f40 <e17349> {c289} @dt=0x55b3a99ffb00@(G/w32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a651b0 <e2303> {c290}  input_2 -> VAR 0x55b3a9bd68d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5060 <e17350> {c290} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a655b0 <e2307> {c291}  input_3 -> VAR 0x55b3a9bd6f30 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5180 <e17351> {c291} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback [RV] <- VAR 0x55b3a9a3fbc0 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a659f0 <e2311> {c293}  resolved -> VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc52a0 <e17352> {c293} @dt=0x55b3a99ffb00@(G/w32)  source_A_ALU_execute [LV] => VAR 0x55b3a9a28ac0 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  source_A_ALU_execute VAR
    1:2: CELL 0x55b3a9a682f0 <e2352> {c296}  register_file_output_B_execute_mux -> MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a66ac0 <e2326> {c297}  control -> VAR 0x55b3a9bcfbd0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc53c0 <e17353> {c297} @dt=0x55b3a9a44260@(G/w2)  forward_B_execute [RV] <- VAR 0x55b3a9a458d0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  forward_B_execute VAR
    1:2:1: PIN 0x55b3a9a66f10 <e2331> {c298}  input_0 -> VAR 0x55b3a9bd0250 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc54e0 <e17354> {c298} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute [RV] <- VAR 0x55b3a9a27950 <e17190> {c86} @dt=0x55b3a99ffb00@(G/w32)  register_file_output_B_execute VAR
    1:2:1: PIN 0x55b3a9a672e0 <e2335> {c299}  input_1 -> VAR 0x55b3a9bd6350 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5600 <e17355> {c299} @dt=0x55b3a99ffb00@(G/w32)  result_writeback [RV] <- VAR 0x55b3a9a3d860 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  result_writeback VAR
    1:2:1: PIN 0x55b3a9a676e0 <e2339> {c300}  input_2 -> VAR 0x55b3a9bd68d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5720 <e17356> {c300} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a67ae0 <e2343> {c301}  input_3 -> VAR 0x55b3a9bd6f30 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  input_3 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5840 <e17357> {c301} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback [RV] <- VAR 0x55b3a9a3ea10 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a67f20 <e2347> {c303}  resolved -> VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5960 <e17358> {c303} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute [LV] => VAR 0x55b3a9a2ae20 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute VAR
    1:2: CELL 0x55b3a9a69ff0 <e2380> {c306}  source_B_ALU_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a68fe0 <e2362> {c307}  control -> VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5a80 <e17359> {c307} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute [RV] <- VAR 0x55b3a9a23a90 <e17185> {c79} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute VAR
    1:2:1: PIN 0x55b3a9a693e0 <e2367> {c308}  input_0 -> VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5ba0 <e17360> {c308} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute [RV] <- VAR 0x55b3a9a2ae20 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x55b3a9a697e0 <e2371> {c309}  input_1 -> VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5cc0 <e17361> {c309} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute [RV] <- VAR 0x55b3a9a328d0 <e17200> {c96} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute VAR
    1:2:1: PIN 0x55b3a9a69c20 <e2375> {c311}  resolved -> VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5de0 <e17362> {c311} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_execute [LV] => VAR 0x55b3a9a29c70 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_execute VAR
    1:2: CELL 0x55b3a9a6bb70 <e2405> {c314}  alu -> MODULE 0x55b3a9a88080 <e8779> {e2}  ALU  L3
    1:2:1: PIN 0x55b3a9a6a5f0 <e2382> {c315}  ALU_operation -> VAR 0x55b3a9a89030 <e17440> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_operation INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc5f00 <e17363> {c315} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute [RV] <- VAR 0x55b3a9a24c00 <e17186> {c80} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute VAR
    1:2:1: PIN 0x55b3a9a6a9f0 <e2387> {c316}  input_1 -> VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6020 <e17364> {c316} @dt=0x55b3a99ffb00@(G/w32)  source_A_ALU_execute [RV] <- VAR 0x55b3a9a28ac0 <e17191> {c87} @dt=0x55b3a99ffb00@(G/w32)  source_A_ALU_execute VAR
    1:2:1: PIN 0x55b3a9a6adf0 <e2391> {c317}  input_2 -> VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6140 <e17365> {c317} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_execute [RV] <- VAR 0x55b3a9a29c70 <e17192> {c88} @dt=0x55b3a99ffb00@(G/w32)  source_B_ALU_execute VAR
    1:2:1: PIN 0x55b3a9a6b230 <e2395> {c319}  ALU_output -> VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6260 <e17366> {c319} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute [LV] => VAR 0x55b3a9a2bfd0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b3a9a6b630 <e2399> {c320}  ALU_HI_output -> VAR 0x55b3a9a8d870 <e17444> {e9} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6380 <e17367> {c320} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute [LV] => VAR 0x55b3a9a2d180 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b3a9a6ba30 <e2403> {c321}  ALU_LO_output -> VAR 0x55b3a9a8eaf0 <e17445> {e10} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc64a0 <e17368> {c321} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute [LV] => VAR 0x55b3a9a2e330 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute VAR
    1:2: CELL 0x55b3a9a71090 <e2482> {c324}  execute_memory_register -> MODULE 0x55b3a9b6ca00 <e8791> {q1}  Execute_Memory_Register  L3
    1:2:1: PIN 0x55b3a9a6c100 <e2407> {c325}  clk -> VAR 0x55b3a9b6ce70 <e18796> {q3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc65c0 <e17369> {c325} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a6c530 <e2412> {c326}  register_write_execute -> VAR 0x55b3a9b6d2d0 <e18797> {q6} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc66e0 <e17370> {c326} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [RV] <- VAR 0x55b3a9a25590 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a6c9d0 <e2416> {c327}  memory_to_register_execute -> VAR 0x55b3a9b6d730 <e18798> {q7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6800 <e17371> {c327} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b3a9a21fe0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a6cdf0 <e2420> {c328}  memory_write_execute -> VAR 0x55b3a9b6dbf0 <e18799> {q8} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6920 <e17372> {c328} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute [RV] <- VAR 0x55b3a9a22450 <e17183> {c77} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute VAR
    1:2:1: PIN 0x55b3a9a6d290 <e2424> {c329}  hi_lo_register_write_execute -> VAR 0x55b3a9b6e110 <e18800> {q9} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6a40 <e17373> {c329} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x55b3a9a25120 <e17187> {c81} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute VAR
    1:2:1: PIN 0x55b3a9a6d6f0 <e2428> {c331}  register_write_memory -> VAR 0x55b3a9b6e6d0 <e18801> {q11} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6b60 <e17374> {c331} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [LV] => VAR 0x55b3a9a32de0 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a6db90 <e2432> {c332}  memory_to_register_memory -> VAR 0x55b3a9b6ecf0 <e18802> {q12} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6c80 <e17375> {c332} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [LV] => VAR 0x55b3a9a34470 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a6dfb0 <e2436> {c333}  memory_write_memory -> VAR 0x55b3a9b6f2b0 <e18803> {q13} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6da0 <e17376> {c333} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory [LV] => VAR 0x55b3a9a348e0 <e17204> {c102} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory VAR
    1:2:1: PIN 0x55b3a9a6e450 <e2440> {c334}  hi_lo_register_write_memory -> VAR 0x55b3a9b6f8d0 <e18804> {q14} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6ec0 <e17377> {c334} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x55b3a9a34dc0 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b3a9a6e8b0 <e2444> {c336}  ALU_output_execute -> VAR 0x55b3a9b70bf0 <e18805> {q17} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc6fe0 <e17378> {c336} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute [RV] <- VAR 0x55b3a9a2bfd0 <e17194> {c90} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute VAR
    1:2:1: PIN 0x55b3a9a6ecf0 <e2448> {c337}  ALU_HI_output_execute -> VAR 0x55b3a9b71ee0 <e18806> {q18} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7100 <e17379> {c337} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x55b3a9a2d180 <e17195> {c91} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute VAR
    1:2:1: PIN 0x55b3a9a6f130 <e2452> {c338}  ALU_LO_output_execute -> VAR 0x55b3a9b731d0 <e18807> {q19} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7220 <e17380> {c338} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x55b3a9a2e330 <e17196> {c92} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute VAR
    1:2:1: PIN 0x55b3a9a6f570 <e2456> {c339}  write_data_execute -> VAR 0x55b3a9b744c0 <e18808> {q20} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7340 <e17381> {c339} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute [RV] <- VAR 0x55b3a9a2ae20 <e17193> {c89} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute VAR
    1:2:1: PIN 0x55b3a9a6f9b0 <e2460> {c340}  write_register_execute -> VAR 0x55b3a9b757b0 <e18809> {q21} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc7460 <e17382> {c340} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [RV] <- VAR 0x55b3a9a235c0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x55b3a9a6fe30 <e2464> {c342}  ALU_output_memory -> VAR 0x55b3a9b76ae0 <e18810> {q23} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4d50 <e17383> {c342} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [LV] => VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a70270 <e2468> {c343}  ALU_HI_output_memory -> VAR 0x55b3a9b77dd0 <e18811> {q24} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4e90 <e17384> {c343} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x55b3a9a37100 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b3a9a706b0 <e2472> {c344}  ALU_LO_output_memory -> VAR 0x55b3a9b790c0 <e18812> {q25} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb4fd0 <e17385> {c344} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x55b3a9a382b0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b3a9a70af0 <e2476> {c345}  write_data_memory -> VAR 0x55b3a9b7a3b0 <e18813> {q26} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5110 <e17386> {c345} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory [LV] => VAR 0x55b3a9a3a610 <e17210> {c110} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory VAR
    1:2:1: PIN 0x55b3a9a70f30 <e2480> {c346}  write_register_memory -> VAR 0x55b3a9b7b6e0 <e18814> {q27} @dt=0x55b3a9a12120@(G/w5)  write_register_memory OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5250 <e17387> {c346} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [LV] => VAR 0x55b3a9a33f50 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  write_register_memory VAR
    1:2: CELL 0x55b3a9a75df0 <e2551> {c350}  memory_writeback_register -> MODULE 0x55b3a9b8d650 <e8793> {s1}  Memory_Writeback_Register  L3
    1:2:1: PIN 0x55b3a9a716b0 <e2484> {c351}  clk -> VAR 0x55b3a9b8dac0 <e18886> {s3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5390 <e17388> {c351} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [RV] <- VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2:1: PIN 0x55b3a9a71ad0 <e2489> {c352}  register_write_memory -> VAR 0x55b3a9b8dee0 <e18887> {s6} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb54b0 <e17389> {c352} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9a32de0 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a71f70 <e2493> {c353}  memory_to_register_memory -> VAR 0x55b3a9b8e400 <e18888> {s7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb55f0 <e17390> {c353} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b3a9a34470 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a723f0 <e2497> {c354}  hi_lo_register_write_memory -> VAR 0x55b3a9b8e910 <e18889> {s8} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5710 <e17391> {c354} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x55b3a9a34dc0 <e17205> {c103} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory VAR
    1:2:1: PIN 0x55b3a9a72870 <e2501> {c355}  register_write_writeback -> VAR 0x55b3a9b8eee0 <e18890> {s10} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5830 <e17392> {c355} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [LV] => VAR 0x55b3a9a3ab70 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a72cf0 <e2505> {c356}  memory_to_register_writeback -> VAR 0x55b3a9b8f4f0 <e18891> {s11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5950 <e17393> {c356} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback [LV] => VAR 0x55b3a9a3b4f0 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b3a9a73170 <e2509> {c357}  hi_lo_register_write_writeback -> VAR 0x55b3a9b8fb00 <e18892> {s12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5a70 <e17394> {c357} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x55b3a9a3b030 <e17212> {c114} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a735d0 <e2513> {c359}  ALU_output_memory -> VAR 0x55b3a9b90de0 <e18893> {s14} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bb5b90 <e17395> {c359} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9a35f50 <e17206> {c106} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory VAR
    1:2:1: PIN 0x55b3a9a73a10 <e2517> {c360}  write_register_memory -> VAR 0x55b3a9b920d0 <e18894> {s15} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9590 <e17396> {c360} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9a33f50 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x55b3a9a73e50 <e2521> {c361}  ALU_HI_output_memory -> VAR 0x55b3a9b933c0 <e18895> {s16} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc96b0 <e17397> {c361} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x55b3a9a37100 <e17207> {c107} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory VAR
    1:2:1: PIN 0x55b3a9a74290 <e2525> {c362}  ALU_LO_output_memory -> VAR 0x55b3a9b946b0 <e18896> {s17} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc97d0 <e17398> {c362} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x55b3a9a382b0 <e17208> {c108} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory VAR
    1:2:1: PIN 0x55b3a9a746d0 <e2529> {c363}  read_data_memory -> VAR 0x55b3a9b959a0 <e18897> {s18} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc98f0 <e17399> {c363} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory [RV] <- VAR 0x55b3a9a39460 <e17209> {c109} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory VAR
    1:2:1: PIN 0x55b3a9a74b10 <e2533> {c364}  ALU_output_writeback -> VAR 0x55b3a9b96cd0 <e18898> {s20} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9a10 <e17400> {c364} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback [LV] => VAR 0x55b3a9a40d70 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b3a9a74fb0 <e2537> {c365}  write_register_writeback -> VAR 0x55b3a9b97ff0 <e18899> {s21} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9b30 <e17401> {c365} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [LV] => VAR 0x55b3a9a3c6f0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a753d0 <e2541> {c366}  ALU_HI_output_writeback -> VAR 0x55b3a9b992f0 <e18900> {s22} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9c50 <e17402> {c366} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x55b3a9a3ea10 <e17216> {c120} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback VAR
    1:2:1: PIN 0x55b3a9a75810 <e2545> {c367}  ALU_LO_output_writeback -> VAR 0x55b3a9b9a5e0 <e18901> {s23} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9d70 <e17403> {c367} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x55b3a9a3fbc0 <e17217> {c121} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback VAR
    1:2:1: PIN 0x55b3a9a75c50 <e2549> {c368}  read_data_writeback -> VAR 0x55b3a9b9b8d0 <e18902> {s24} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9e90 <e17404> {c368} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback [LV] => VAR 0x55b3a9a41f20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback VAR
    1:2: CELL 0x55b3a9a77ac0 <e2579> {c372}  writeback_mux -> MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2:1: PIN 0x55b3a9a76b20 <e2561> {c373}  control -> VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bc9fb0 <e17405> {c373} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback [RV] <- VAR 0x55b3a9a3b4f0 <e17213> {c115} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback VAR
    1:2:1: PIN 0x55b3a9a76ef0 <e2566> {c374}  input_0 -> VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca0d0 <e17406> {c374} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback [RV] <- VAR 0x55b3a9a40d70 <e17218> {c122} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback VAR
    1:2:1: PIN 0x55b3a9a772f0 <e2570> {c375}  input_1 -> VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca1f0 <e17407> {c375} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback [RV] <- VAR 0x55b3a9a41f20 <e17219> {c123} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback VAR
    1:2:1: PIN 0x55b3a9a776f0 <e2574> {c376}  resolved -> VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca310 <e17408> {c376} @dt=0x55b3a99ffb00@(G/w32)  result_writeback [LV] => VAR 0x55b3a9a3d860 <e17215> {c119} @dt=0x55b3a99ffb00@(G/w32)  result_writeback VAR
    1:2: CELL 0x55b3a9a7d090 <e2660> {c378}  hazard_unit -> MODULE 0x55b3a9aec030 <e8783> {i1}  Hazard_Unit  L3
    1:2:1: PIN 0x55b3a9a77fd0 <e2581> {c379}  branch_decode -> VAR 0x55b3a9aec4a0 <e18143> {i2} @dt=0x55b3a99e1a00@(G/w1)  branch_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca430 <e17409> {c379} @dt=0x55b3a99e1a00@(G/w1)  branch_decode [RV] <- VAR 0x55b3a9a0c780 <e17085> {c44} @dt=0x55b3a99e1a00@(G/w1)  branch_decode VAR
    1:2:1: PIN 0x55b3a9a78390 <e2586> {c380}  Rs_decode -> VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca550 <e17410> {c380} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9a12d00 <e17091> {c56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode VAR
    1:2:1: PIN 0x55b3a9a78750 <e2590> {c381}  Rt_decode -> VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca670 <e17411> {c381} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9a15f20 <e17119> {c59} @dt=0x55b3a9a12120@(G/w5)  Rt_decode VAR
    1:2:1: PIN 0x55b3a9a78b10 <e2594> {c382}  Rs_execute -> VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca790 <e17412> {c382} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [RV] <- VAR 0x55b3a9a2f490 <e17197> {c93} @dt=0x55b3a9a12120@(G/w5)  Rs_execute VAR
    1:2:1: PIN 0x55b3a9a78ed0 <e2598> {c383}  Rt_execute -> VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca8b0 <e17413> {c383} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9a305e0 <e17198> {c94} @dt=0x55b3a9a12120@(G/w5)  Rt_execute VAR
    1:2:1: PIN 0x55b3a9a79320 <e2602> {c384}  write_register_execute -> VAR 0x55b3a9af1c00 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bca9d0 <e17414> {c384} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [RV] <- VAR 0x55b3a9a235c0 <e17184> {c78} @dt=0x55b3a9a12120@(G/w5)  write_register_execute VAR
    1:2:1: PIN 0x55b3a9a797c0 <e2606> {c385}  memory_to_register_execute -> VAR 0x55b3a9af2160 <e18149> {i8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcaaf0 <e17415> {c385} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b3a9a21fe0 <e17182> {c76} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute VAR
    1:2:1: PIN 0x55b3a9a79be0 <e2610> {c386}  register_write_execute -> VAR 0x55b3a9af26c0 <e18150> {i9} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcac10 <e17416> {c386} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [RV] <- VAR 0x55b3a9a25590 <e17188> {c82} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute VAR
    1:2:1: PIN 0x55b3a9a7a020 <e2614> {c387}  write_register_memory -> VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcad30 <e17417> {c387} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9a33f50 <e17202> {c100} @dt=0x55b3a9a12120@(G/w5)  write_register_memory VAR
    1:2:1: PIN 0x55b3a9a7a4c0 <e2618> {c388}  memory_to_register_memory -> VAR 0x55b3a9af3ee0 <e18152> {i11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcae50 <e17418> {c388} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b3a9a34470 <e17203> {c101} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory VAR
    1:2:1: PIN 0x55b3a9a7a8e0 <e2622> {c389}  register_write_memory -> VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcaf70 <e17419> {c389} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9a32de0 <e17201> {c99} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory VAR
    1:2:1: PIN 0x55b3a9a7ad80 <e2626> {c390}  write_register_writeback -> VAR 0x55b3a9af56a0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb090 <e17420> {c390} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [RV] <- VAR 0x55b3a9a3c6f0 <e17214> {c118} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback VAR
    1:2:1: PIN 0x55b3a9a7b200 <e2630> {c391}  register_write_writeback -> VAR 0x55b3a9af5ca0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback INPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb1b0 <e17421> {c391} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [RV] <- VAR 0x55b3a9a3ab70 <e17211> {c113} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback VAR
    1:2:1: PIN 0x55b3a9a7b5d0 <e2634> {c393}  stall_fetch -> VAR 0x55b3a9af6230 <e18156> {i16} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb2d0 <e17422> {c393} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch [LV] => VAR 0x55b3a9a423c0 <e17220> {c126} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch VAR
    1:2:1: PIN 0x55b3a9a7b990 <e2638> {c394}  stall_decode -> VAR 0x55b3a9af6780 <e18157> {i17} @dt=0x55b3a99e1a00@(G/w1)  stall_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb3f0 <e17423> {c394} @dt=0x55b3a99e1a00@(G/w1)  stall_decode [LV] => VAR 0x55b3a9a427f0 <e17221> {c127} @dt=0x55b3a99e1a00@(G/w1)  stall_decode VAR
    1:2:1: PIN 0x55b3a9a7bdf0 <e2642> {c395}  forward_register_file_output_1_decode -> VAR 0x55b3a9af6d60 <e18158> {i18} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb510 <e17424> {c395} @dt=0x55b3a99e1a00@(G/w1)  forward_A_decode [LV] => VAR 0x55b3a9a42c90 <e17222> {c128} @dt=0x55b3a99e1a00@(G/w1)  forward_A_decode VAR
    1:2:1: PIN 0x55b3a9a7c250 <e2646> {c396}  forward_register_file_output_2_decode -> VAR 0x55b3a9af7370 <e18159> {i19} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb630 <e17425> {c396} @dt=0x55b3a99e1a00@(G/w1)  forward_B_decode [LV] => VAR 0x55b3a9a43120 <e17223> {c129} @dt=0x55b3a99e1a00@(G/w1)  forward_B_decode VAR
    1:2:1: PIN 0x55b3a9a7c6a0 <e2650> {c397}  flush_execute_register -> VAR 0x55b3a9af7960 <e18160> {i20} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb750 <e17426> {c397} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register [LV] => VAR 0x55b3a9a435b0 <e17224> {c130} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register VAR
    1:2:1: PIN 0x55b3a9a7caf0 <e2654> {c398}  forward_register_file_output_1_execute -> VAR 0x55b3a9af8c50 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb870 <e16877> {c398} @dt=0x55b3a9a44260@(G/w2)  forward_A_execute [LV] => VAR 0x55b3a9a44720 <e16634> {c131} @dt=0x55b3a9a44260@(G/w2)  forward_A_execute VAR
    1:2:1: PIN 0x55b3a9a7cf50 <e2658> {c399}  forward_register_file_output_2_execute -> VAR 0x55b3a9af9f80 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:1:1: VARREF 0x55b3a9bcb990 <e17427> {c399} @dt=0x55b3a9a44260@(G/w2)  forward_B_execute [LV] => VAR 0x55b3a9a458d0 <e17225> {c132} @dt=0x55b3a9a44260@(G/w2)  forward_B_execute VAR
    1:2: ASSIGNW 0x55b3a9a7d8a0 <e17431> {c402} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: AND 0x55b3a9c14d60 <e20064> {c402} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9bcbab0 <e20060> {c402} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a99efcb0 <e15831> {c6} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcbbd0 <e20061> {c402} @dt=0x55b3a99e1a00@(G/w1)  clk_enable [RV] <- VAR 0x55b3a9a003a0 <e17065> {c13} @dt=0x55b3a99e1a00@(G/w1)  clk_enable INPUT PORT
    1:2:2: VARREF 0x55b3a9bcbcf0 <e17430> {c402} @dt=0x55b3a99e1a00@(G/w1)  internal_clk [LV] => VAR 0x55b3a9a06080 <e17073> {c27} @dt=0x55b3a99e1a00@(G/w1)  internal_clk VAR
    1:2: INITIAL 0x55b3a9c14b30 <e20052> {c139}
    1:2:1: ASSIGN 0x55b3a9c14a70 <e20050> {c139} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: CONST 0x55b3a9c014b0 <e20048> {c139} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:1:2: VARREF 0x55b3a9bbe100 <e20049> {c139} @dt=0x55b3a99e1a00@(G/w1)  data_read [LV] => VAR 0x55b3a9a03780 <e17070> {c22} @dt=0x55b3a99e1a00@(G/w1)  data_read OUTPUT PORT
    1: MODULE 0x55b3a9a7eb70 <e8778> {d1}  Adder  L3
    1:2: VAR 0x55b3a9a7fa40 <e17432> {d3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2: VAR 0x55b3a9a80160 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2: VAR 0x55b3a9a813a0 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  z OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9a81b00 <e17439> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: ADD 0x55b3a9a81a40 <e17437> {d7} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9bbc720 <e17435> {d7} @dt=0x55b3a99ffb00@(G/w32)  a [RV] <- VAR 0x55b3a9a7fa40 <e17432> {d3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bbc840 <e17436> {d7} @dt=0x55b3a99ffb00@(G/w32)  b [RV] <- VAR 0x55b3a9a80160 <e17433> {d3} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x55b3a9bbc960 <e17438> {d7} @dt=0x55b3a99ffb00@(G/w32)  z [LV] => VAR 0x55b3a9a813a0 <e17434> {d4} @dt=0x55b3a99ffb00@(G/w32)  z OUTPUT PORT
    1: MODULE 0x55b3a9a88080 <e8779> {e2}  ALU  L3
    1:2: VAR 0x55b3a9a89030 <e17440> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_operation INPUT PORT
    1:2: VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8d870 <e17444> {e9} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8eaf0 <e17445> {e10} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output OUTPUT PORT
    1:2: VAR 0x55b3a9a8fc90 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  shift_amount VAR
    1:2: VAR 0x55b3a9a90dd0 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_1 VAR
    1:2: VAR 0x55b3a9a91f50 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_2 VAR
    1:2: VAR 0x55b3a9a930d0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  extended_input_1 VAR
    1:2: VAR 0x55b3a9a94250 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  extended_input_2 VAR
    1:2: VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55b3a9a96190 <e17464> {e21} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: SEL 0x55b3a9bf5280 <e17462> {e21} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55b3a9bb4c30 <e17451> {e21} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:2: CONST 0x55b3a9bf5510 <e14860> {e21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55b3a9c02de0 <e17461> {e21} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2: VARREF 0x55b3a9bab540 <e17463> {e21} @dt=0x55b3a9a12120@(G/w5)  shift_amount [LV] => VAR 0x55b3a9a8fc90 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  shift_amount VAR
    1:2: ASSIGNW 0x55b3a9a980c0 <e14866> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: CONCAT 0x55b3a9a97b90 <e19952> {e22} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: REPLICATE 0x55b3a9a96f50 <e17487> {e22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1:1: SEL 0x55b3a9bf5a90 <e17476> {e22} @dt=0x55b3a99e1a00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9bab660 <e17465> {e22} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:1:1:2: CONST 0x55b3a9bf5d20 <e14904> {e22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b3a9c03030 <e17475> {e22} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9c03280 <e17486> {e22} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b3a9bab780 <e19945> {e22} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x55b3a9bab8a0 <e14865> {e22} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_1 [LV] => VAR 0x55b3a9a90dd0 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55b3a9a99ff0 <e17542> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: CONCAT 0x55b3a9a99ac0 <e19965> {e23} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: REPLICATE 0x55b3a9a98e80 <e17525> {e23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1:1: SEL 0x55b3a9bf6b90 <e17514> {e23} @dt=0x55b3a99e1a00@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9bab9e0 <e17503> {e23} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:1:1:1:2: CONST 0x55b3a9bf6e20 <e14999> {e23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55b3a9c03720 <e17513> {e23} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9c03970 <e17524> {e23} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55b3a9babb00 <e19958> {e23} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x55b3a9babc20 <e17541> {e23} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_2 [LV] => VAR 0x55b3a9a91f50 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55b3a9a9b3c0 <e17560> {e24} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: EXTEND 0x55b3a9c14770 <e19981> {e24} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: VARREF 0x55b3a9bb5d60 <e19972> {e24} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2: VARREF 0x55b3a9bb5e80 <e17559> {e24} @dt=0x55b3a9a90910@(G/w64)  extended_input_1 [LV] => VAR 0x55b3a9a930d0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  extended_input_1 VAR
    1:2: ASSIGNW 0x55b3a9a9c790 <e17578> {e25} @dt=0x55b3a9a90910@(G/w64)
    1:2:1: EXTEND 0x55b3a9c14830 <e19997> {e25} @dt=0x55b3a9a90910@(G/w64)
    1:2:1:1: VARREF 0x55b3a9bb5fa0 <e19988> {e25} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2: VARREF 0x55b3a9bb60c0 <e17577> {e25} @dt=0x55b3a9a90910@(G/w64)  extended_input_2 [LV] => VAR 0x55b3a9a94250 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  extended_input_2 VAR
    1:2: ALWAYS 0x55b3a9abeb70 <e4251> {e29} [always_comb]
    1:2:2: ASSIGN 0x55b3a9a9d640 <e20075> {e30} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: CONST 0x55b3a9c358f0 <e20483#> {e30} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2: VARREF 0x55b3a9bb61e0 <e17591> {e30} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9a9e330 <e17606> {e31} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:1: CONST 0x55b3a9c35b80 <e20493#> {e31} @dt=0x55b3a9a90910@(G/w64)  64'h0
    1:2:2:2: VARREF 0x55b3a9bb6300 <e17605> {e31} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2: CASE 0x55b3a9a9e5d0 <e4205> {e32}
    1:2:2:1: VARREF 0x55b3a9bb6420 <e17607> {e32} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_operation [RV] <- VAR 0x55b3a9a89030 <e17440> {e4} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_operation INPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9a9f0d0 <e3365> {e33}
    1:2:2:2:1: CONST 0x55b3a9a9e7d0 <e17608> {e33} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b3a9a9f010 <e17613> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b3a9a9ef50 <e17611> {e33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb6540 <e17609> {e33} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb6660 <e17610> {e33} @dt=0x55b3a9a12120@(G/w5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb6780 <e17612> {e33} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9a9f930 <e3382> {e34}
    1:2:2:2:1: CONST 0x55b3a9a9f240 <e17614> {e34} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55b3a9a9f870 <e17619> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9a9f7b0 <e17617> {e34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb68a0 <e17615> {e34} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb69c0 <e17616> {e34} @dt=0x55b3a9a12120@(G/w5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb6ae0 <e17618> {e34} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa03d0 <e3399> {e35}
    1:2:2:2:1: CONST 0x55b3a9a9fb00 <e17620> {e35} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55b3a9aa0310 <e17625> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9bf83e0 <e17623> {e35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb6c00 <e17621> {e35} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb6d20 <e17622> {e35} @dt=0x55b3a9a12120@(G/w5)  shift_amount [RV] <- VAR 0x55b3a9a8fc90 <e17446> {e14} @dt=0x55b3a9a12120@(G/w5)  shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb6e40 <e17624> {e35} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa17c0 <e3432> {e36}
    1:2:2:2:1: CONST 0x55b3a9aa05c0 <e17626> {e36} @dt=0x55b3a9a0dbe0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55b3a9aa1700 <e17642> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55b3a9aa1640 <e17640> {e36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb6f60 <e17627> {e36} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b3a9bf86f0 <e17639> {e36} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9bb7080 <e17628> {e36} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b3a9bf8980 <e15187> {e36} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9c04750 <e17638> {e36} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9bb71a0 <e17641> {e36} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa2bb0 <e3465> {e37}
    1:2:2:2:1: CONST 0x55b3a9aa19b0 <e17643> {e37} @dt=0x55b3a9a0dbe0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55b3a9aa2af0 <e17659> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9aa2a30 <e17657> {e37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb72c0 <e17644> {e37} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b3a9bf8f00 <e17656> {e37} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9bb73e0 <e17645> {e37} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b3a9bf9190 <e15238> {e37} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9c049a0 <e17655> {e37} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9bb7500 <e17658> {e37} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa3fa0 <e3498> {e38}
    1:2:2:2:1: CONST 0x55b3a9aa2da0 <e17660> {e38} @dt=0x55b3a9a0dbe0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55b3a9aa3ee0 <e17676> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55b3a9bf9cd0 <e17674> {e38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb7620 <e17661> {e38} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: SEL 0x55b3a9bf9710 <e17673> {e38} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55b3a9bb7740 <e17662> {e38} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:2: CONST 0x55b3a9bf99a0 <e15289> {e38} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55b3a9c04bf0 <e17672> {e38} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55b3a9bb7860 <e17675> {e38} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa4840 <e3511> {e39}
    1:2:2:2:1: CONST 0x55b3a9aa4190 <e17677> {e39} @dt=0x55b3a9a0dbe0@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55b3a9aa4780 <e17680> {e39} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb7980 <e17678> {e39} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb7aa0 <e17679> {e39} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa50e0 <e3524> {e40}
    1:2:2:2:1: CONST 0x55b3a9aa4a30 <e17681> {e40} @dt=0x55b3a9a0dbe0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b3a9aa5020 <e17684> {e40} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb7bc0 <e17682> {e40} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb7ce0 <e17683> {e40} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa5980 <e3537> {e41}
    1:2:2:2:1: CONST 0x55b3a9aa52d0 <e17685> {e41} @dt=0x55b3a9a0dbe0@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x55b3a9aa58c0 <e17688> {e41} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb7e00 <e17686> {e41} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb7f20 <e17687> {e41} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa6220 <e3550> {e42}
    1:2:2:2:1: CONST 0x55b3a9aa5b70 <e17689> {e42} @dt=0x55b3a9a0dbe0@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x55b3a9aa6160 <e17692> {e42} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb8040 <e17690> {e42} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb8160 <e17691> {e42} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa6ac0 <e3563> {e43}
    1:2:2:2:1: CONST 0x55b3a9aa6410 <e17693> {e43} @dt=0x55b3a9a0dbe0@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x55b3a9aa6a00 <e17696> {e43} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb8280 <e17694> {e43} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb83a0 <e17695> {e43} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa7360 <e3576> {e44}
    1:2:2:2:1: CONST 0x55b3a9aa6cb0 <e17697> {e44} @dt=0x55b3a9a0dbe0@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x55b3a9aa72a0 <e17700> {e44} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bb84c0 <e17698> {e44} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb85e0 <e17699> {e44} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aa8260 <e3597> {e45}
    1:2:2:2:1: CONST 0x55b3a9aa7550 <e17701> {e45} @dt=0x55b3a9a0dbe0@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x55b3a9aa81a0 <e17703> {e45} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: MULS 0x55b3a9bfa110 <e15352> {e45} @dt=0x55b3a9bf9d90@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb8700 <e16886> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  sign_extened_input_1 [RV] <- VAR 0x55b3a9a90dd0 <e14780> {e15} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb8820 <e16890> {e45} @dt=0x55b3a9bf9d90@(G/sw64)  sign_extened_input_2 [RV] <- VAR 0x55b3a9a91f50 <e17447> {e16} @dt=0x55b3a9a90910@(G/w64)  sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb8940 <e17702> {e45} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9aa8e10 <e3614> {e46}
    1:2:2:2:1: CONST 0x55b3a9aa8430 <e17704> {e46} @dt=0x55b3a9a0dbe0@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x55b3a9aa8d50 <e17709> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: MUL 0x55b3a9aa8c90 <e17707> {e46} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb8a60 <e17705> {e46} @dt=0x55b3a9a90910@(G/w64)  extended_input_1 [RV] <- VAR 0x55b3a9a930d0 <e17448> {e17} @dt=0x55b3a9a90910@(G/w64)  extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb8b80 <e17706> {e46} @dt=0x55b3a9a90910@(G/w64)  extended_input_2 [RV] <- VAR 0x55b3a9a94250 <e17449> {e18} @dt=0x55b3a9a90910@(G/w64)  extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb8ca0 <e17708> {e46} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9aacb20 <e3728> {e47}
    1:2:2:2:1: CONST 0x55b3a9aa8fe0 <e17710> {e47} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x55b3a9aaad20 <e20069> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b3a9aaa7f0 <e20003> {e48} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x55b3a9bfa550 <e17713> {e48} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9bb8dc0 <e17711> {e48} @dt=0x55b3a9c02d00@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9bb8ee0 <e17712> {e48} @dt=0x55b3a9c02d00@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b3a9c0c8d0 <e19203> {e48} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb9000 <e17729> {e48} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b3a9aac8f0 <e17752> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: ADD 0x55b3a9aac830 <e17750> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb9120 <e17731> {e49} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b3a9c148f0 <e20019> {e49} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x55b3a9bfac30 <e20010> {e49} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b3a9bb9240 <e17744> {e49} @dt=0x55b3a9c02d00@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x55b3a9bb9360 <e17745> {e49} @dt=0x55b3a9c02d00@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb9480 <e17751> {e49} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9ab0150 <e3834> {e51}
    1:2:2:2:1: CONST 0x55b3a9aacbe0 <e17753> {e51} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x55b3a9aae650 <e20072> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55b3a9aae120 <e20025> {e52} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: DIV 0x55b3a9aad620 <e17756> {e52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9bb95a0 <e17754> {e52} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9bb96c0 <e17755> {e52} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b3a9c0cd70 <e19227> {e52} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb97e0 <e17772> {e52} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55b3a9aaff20 <e17795> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1: ADD 0x55b3a9aafe60 <e17793> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb9900 <e17774> {e53} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55b3a9c149b0 <e20041> {e53} @dt=0x55b3a9a90910@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x55b3a9aaf870 <e20032> {e53} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55b3a9bb9a20 <e17787> {e53} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2:1:2: VARREF 0x55b3a9bb9b40 <e17788> {e53} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb9c60 <e17794> {e53} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [LV] => VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55b3a9ab0e10 <e3855> {e55}
    1:2:2:2:1: CONST 0x55b3a9ab0210 <e17796> {e55} @dt=0x55b3a9a0dbe0@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55b3a9ab0d50 <e17801> {e55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: ADD 0x55b3a9ab0c90 <e17799> {e55} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bb9d80 <e17797> {e55} @dt=0x55b3a9c02d00@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bb9ea0 <e17798> {e55} @dt=0x55b3a9c02d00@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bb9fc0 <e17800> {e55} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab1900 <e3872> {e56}
    1:2:2:2:1: CONST 0x55b3a9ab1000 <e17802> {e56} @dt=0x55b3a9a0dbe0@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55b3a9ab1840 <e17807> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: ADD 0x55b3a9ab1780 <e17805> {e56} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bba0e0 <e17803> {e56} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bba200 <e17804> {e56} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bba320 <e17806> {e56} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab26f0 <e3893> {e57}
    1:2:2:2:1: CONST 0x55b3a9ab1af0 <e17808> {e57} @dt=0x55b3a9a0dbe0@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x55b3a9ab2630 <e17813> {e57} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SUB 0x55b3a9ab2570 <e17811> {e57} @dt=0x55b3a9c02d00@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bba440 <e17809> {e57} @dt=0x55b3a9c02d00@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bba560 <e17810> {e57} @dt=0x55b3a9c02d00@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bba680 <e17812> {e57} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab31e0 <e3910> {e58}
    1:2:2:2:1: CONST 0x55b3a9ab28e0 <e17814> {e58} @dt=0x55b3a9a0dbe0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55b3a9ab3120 <e17819> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: SUB 0x55b3a9ab3060 <e17817> {e58} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bba7a0 <e17815> {e58} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bba8c0 <e17816> {e58} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bba9e0 <e17818> {e58} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab3cd0 <e3927> {e59}
    1:2:2:2:1: CONST 0x55b3a9ab33d0 <e17820> {e59} @dt=0x55b3a9a0dbe0@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55b3a9ab3c10 <e17825> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: AND 0x55b3a9ab3b50 <e17823> {e59} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bbab00 <e17821> {e59} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bbac20 <e17822> {e59} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bbad40 <e17824> {e59} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab47c0 <e3944> {e60}
    1:2:2:2:1: CONST 0x55b3a9ab3ec0 <e17826> {e60} @dt=0x55b3a9a0dbe0@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55b3a9ab4700 <e17831> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: OR 0x55b3a9ab4640 <e17829> {e60} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bbae60 <e17827> {e60} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bbaf80 <e17828> {e60} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bbb0a0 <e17830> {e60} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab52b0 <e3961> {e61}
    1:2:2:2:1: CONST 0x55b3a9ab49b0 <e17832> {e61} @dt=0x55b3a9a0dbe0@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x55b3a9ab51f0 <e17837> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: XNOR 0x55b3a9ab5130 <e17835> {e61} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55b3a9bbb1c0 <e17833> {e61} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:2: VARREF 0x55b3a9bbb2e0 <e17834> {e61} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bbb400 <e17836> {e61} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab5f20 <e3980> {e62}
    1:2:2:2:1: CONST 0x55b3a9ab54a0 <e17838> {e62} @dt=0x55b3a9a0dbe0@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x55b3a9ab5e60 <e17844> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: NOT 0x55b3a9ab5da0 <e17842> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: OR 0x55b3a9ab5ca0 <e17841> {e62} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9bbb520 <e17839> {e62} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9bbb640 <e17840> {e62} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bbb760 <e17843> {e62} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ab8db0 <e4074> {e63}
    1:2:2:2:1: CONST 0x55b3a9ab6110 <e17845> {e63} @dt=0x55b3a9a0dbe0@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x55b3a9ab8cf0 <e17878> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: COND 0x55b3a9ab8c30 <e17876> {e63} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: LTS 0x55b3a9bfc570 <e17848> {e63} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9bbb880 <e17846> {e63} @dt=0x55b3a9c02d00@(G/sw32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9bbb9a0 <e17847> {e63} @dt=0x55b3a9c02d00@(G/sw32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b3a9c0d6b0 <e19275> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b3a9c0d900 <e19287> {e63} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bbbac0 <e17877> {e63} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9abb8f0 <e4165> {e64}
    1:2:2:2:1: CONST 0x55b3a9ab8fa0 <e17879> {e64} @dt=0x55b3a9a0dbe0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55b3a9abb830 <e17912> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: COND 0x55b3a9abb770 <e17910> {e64} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1:1: LT 0x55b3a9ab9760 <e17882> {e64} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55b3a9bbbbe0 <e17880> {e64} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9a8a170 <e17441> {e5} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:1:1:2: VARREF 0x55b3a9bbbd00 <e17881> {e64} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:1:2: CONST 0x55b3a9c0dff0 <e19323> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55b3a9c0e240 <e19335> {e64} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bbbe20 <e17911> {e64} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9abc190 <e4178> {e65}
    1:2:2:2:1: CONST 0x55b3a9abbae0 <e17913> {e65} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x55b3a9abc0d0 <e17916> {e65} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bbbf40 <e17914> {e65} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9a8b3b0 <e17442> {e6} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bbc060 <e17915> {e65} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9abcf80 <e4204> {e66}
    1:2:2:2:2: ASSIGN 0x55b3a9abcec0 <e17930> {e66} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9c37790 <e20590#> {e66} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bbc180 <e17929> {e66} @dt=0x55b3a99ffb00@(G/w32)  ALU_output [LV] => VAR 0x55b3a9a8c630 <e17443> {e8} @dt=0x55b3a99ffb00@(G/w32)  ALU_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9abdd10 <e17944> {e68} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: SEL 0x55b3a9bfd4c0 <e17942> {e68} @dt=0x55b3a99ffb00@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b3a9bbc2a0 <e17931> {e68} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b3a9bfd750 <e15743> {e68} @dt=0x55b3a9bfd670@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x55b3a9c06310 <e17941> {e68} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b3a9bbc3c0 <e17943> {e68} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output [LV] => VAR 0x55b3a9a8d870 <e17444> {e9} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9abea30 <e17958> {e69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: SEL 0x55b3a9bfdcd0 <e17956> {e69} @dt=0x55b3a99ffb00@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55b3a9bbc4e0 <e17945> {e69} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output [RV] <- VAR 0x55b3a9a953d0 <e17450> {e19} @dt=0x55b3a9a90910@(G/w64)  ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55b3a9bfdf60 <e15790> {e69} @dt=0x55b3a9bfd670@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x55b3a9c06560 <e17955> {e69} @dt=0x55b3a99ffb00@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55b3a9bbc600 <e17957> {e69} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output [LV] => VAR 0x55b3a9a8eaf0 <e17445> {e10} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output OUTPUT PORT
    1: MODULE 0x55b3a9abfbe0 <e8780> {f1}  And_Gate  L3
    1:2: VAR 0x55b3a9ac00f0 <e17959> {f3} @dt=0x55b3a99e1a00@(G/w1)  input_A INPUT PORT
    1:2: VAR 0x55b3a9ac0610 <e17960> {f4} @dt=0x55b3a99e1a00@(G/w1)  input_B INPUT PORT
    1:2: VAR 0x55b3a9ac0b70 <e17961> {f6} @dt=0x55b3a99e1a00@(G/w1)  output_C OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9ac1250 <e17966> {f8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: AND 0x55b3a9c146b0 <e19940> {f8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9bb48d0 <e19936> {f8} @dt=0x55b3a99e1a00@(G/w1)  input_A [RV] <- VAR 0x55b3a9ac00f0 <e17959> {f3} @dt=0x55b3a99e1a00@(G/w1)  input_A INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bb49f0 <e19937> {f8} @dt=0x55b3a99e1a00@(G/w1)  input_B [RV] <- VAR 0x55b3a9ac0610 <e17960> {f4} @dt=0x55b3a99e1a00@(G/w1)  input_B INPUT PORT
    1:2:2: VARREF 0x55b3a9bb4b10 <e17965> {f8} @dt=0x55b3a99e1a00@(G/w1)  output_C [LV] => VAR 0x55b3a9ac0b70 <e17961> {f6} @dt=0x55b3a99e1a00@(G/w1)  output_C OUTPUT PORT
    1: MODULE 0x55b3a9ac7040 <e8781> {g1}  Control_Unit  L3
    1:2: VAR 0x55b3a9ac9680 <e17967> {g3} @dt=0x55b3a99ffb00@(G/w32)  instruction INPUT PORT
    1:2: VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2: VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2: VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2: VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2: VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2: VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2: VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2: VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1:2: VAR 0x55b3a9acdf40 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  op VAR
    1:2: VAR 0x55b3a9acf060 <e17977> {g17} @dt=0x55b3a9a12120@(G/w5)  rt VAR
    1:2: VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2: ALWAYS 0x55b3a9ae22a0 <e4982> {g20} [always_comb]
    1:2:2: ASSIGN 0x55b3a9ad10d0 <e20090> {g21} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:1: SEL 0x55b3a9bef630 <e17990> {g21} @dt=0x55b3a9a0dbe0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9bb1750 <e17979> {g21} @dt=0x55b3a99ffb00@(G/w32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e17967> {g3} @dt=0x55b3a99ffb00@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b3a9bef8c0 <e14260> {g21} @dt=0x55b3a9bef7e0@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x55b3a9c067b0 <e17989> {g21} @dt=0x55b3a99ffb00@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b3a9bb1870 <e17991> {g21} @dt=0x55b3a9a0dbe0@(G/w6)  op [LV] => VAR 0x55b3a9acdf40 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  op VAR
    1:2:2: ASSIGN 0x55b3a9ad1d50 <e18006> {g22} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: SEL 0x55b3a9befe40 <e18004> {g22} @dt=0x55b3a9a12120@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9bb1990 <e17993> {g22} @dt=0x55b3a99ffb00@(G/w32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e17967> {g3} @dt=0x55b3a99ffb00@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b3a9bf00d0 <e14307> {g22} @dt=0x55b3a9bef7e0@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x55b3a9c06a00 <e18003> {g22} @dt=0x55b3a99ffb00@(G/w32)  32'h5
    1:2:2:2: VARREF 0x55b3a9bb1ab0 <e18005> {g22} @dt=0x55b3a9a12120@(G/w5)  rt [LV] => VAR 0x55b3a9acf060 <e17977> {g17} @dt=0x55b3a9a12120@(G/w5)  rt VAR
    1:2:2: ASSIGN 0x55b3a9ad29d0 <e18020> {g23} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:1: SEL 0x55b3a9bf0650 <e18018> {g23} @dt=0x55b3a9a0dbe0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55b3a9bb1bd0 <e18007> {g23} @dt=0x55b3a99ffb00@(G/w32)  instruction [RV] <- VAR 0x55b3a9ac9680 <e17967> {g3} @dt=0x55b3a99ffb00@(G/w32)  instruction INPUT PORT
    1:2:2:1:2: CONST 0x55b3a9bf08e0 <e14354> {g23} @dt=0x55b3a9bef7e0@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x55b3a9c06c50 <e18017> {g23} @dt=0x55b3a99ffb00@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55b3a9bb1cf0 <e18019> {g23} @dt=0x55b3a9a0dbe0@(G/w6)  funct [LV] => VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2: CASE 0x55b3a9ad2c70 <e4980> {g24}
    1:2:2:1: VARREF 0x55b3a9bb1e10 <e18021> {g24} @dt=0x55b3a9a0dbe0@(G/w6)  op [RV] <- VAR 0x55b3a9acdf40 <e17976> {g16} @dt=0x55b3a9a0dbe0@(G/w6)  op VAR
    1:2:2:2: CASEITEM 0x55b3a9ad7bb0 <e4697> {g25}
    1:2:2:2:1: CONST 0x55b3a9ad2e70 <e18022> {g25} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55b3a9ad38c0 <e20078> {g26} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf0cf0 <e18023> {g26} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb1f30 <e18024> {g26} @dt=0x55b3a99e1a00@(G/w1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad3f20 <e18028> {g27} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf1020 <e18026> {g27} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb2050 <e18027> {g27} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad4540 <e18031> {g28} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf1350 <e18029> {g28} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb2170 <e18030> {g28} @dt=0x55b3a99e1a00@(G/w1)  memory_write [LV] => VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad4b60 <e18034> {g29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf1680 <e18032> {g29} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb2290 <e18033> {g29} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad51c0 <e18037> {g30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf19b0 <e18035> {g30} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb23b0 <e18036> {g30} @dt=0x55b3a99e1a00@(G/w1)  register_destination [LV] => VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad57e0 <e18040> {g31} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf1ce0 <e18038> {g31} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb24d0 <e18039> {g31} @dt=0x55b3a99e1a00@(G/w1)  branch [LV] => VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad7580 <e18057> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: OR 0x55b3a9c145f0 <e19930> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1: OR 0x55b3a9c14530 <e19926> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55b3a9c14470 <e19912> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:1: EQ 0x55b3a9ad5fe0 <e19898> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:1:1: CONST 0x55b3a9ad5d10 <e19889> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:2: VARREF 0x55b3a9bb25f0 <e19890> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  funct [RV] <- VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55b3a9ad6600 <e19899> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55b3a9ad6330 <e19893> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55b3a9bb2710 <e19894> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  funct [RV] <- VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55b3a9ad6ce0 <e19913> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55b3a9ad6a10 <e19907> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1a
    1:2:2:2:2:1:1:2:2: VARREF 0x55b3a9bb2830 <e19908> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  funct [RV] <- VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2:2:2:1:2: EQ 0x55b3a9ad73c0 <e19927> {g32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55b3a9ad70f0 <e19921> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  6'h1b
    1:2:2:2:2:1:2:2: VARREF 0x55b3a9bb2950 <e19922> {g32} @dt=0x55b3a9a0dbe0@(G/w6)  funct [RV] <- VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb2a70 <e18056> {g32} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad7900 <e18060> {g33} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: VARREF 0x55b3a9bb2b90 <e18058> {g33} @dt=0x55b3a9a0dbe0@(G/w6)  funct [RV] <- VAR 0x55b3a9ad0180 <e17978> {g18} @dt=0x55b3a9a0dbe0@(G/w6)  funct VAR
    1:2:2:2:2:2: VARREF 0x55b3a9bb2cb0 <e18059> {g33} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9adb510 <e4793> {g49}
    1:2:2:2:1: CONST 0x55b3a9ad7c70 <e18061> {g49} @dt=0x55b3a9a0dbe0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55b3a9ad86c0 <e20081> {g50} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf2390 <e18062> {g50} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb2dd0 <e18063> {g50} @dt=0x55b3a99e1a00@(G/w1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad8d20 <e18067> {g51} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf26c0 <e18065> {g51} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb2ef0 <e18066> {g51} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad9340 <e18070> {g52} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf29f0 <e18068> {g52} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3010 <e18069> {g52} @dt=0x55b3a99e1a00@(G/w1)  memory_write [LV] => VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad9960 <e18073> {g53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf2d20 <e18071> {g53} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb3130 <e18072> {g53} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ad9fc0 <e18076> {g54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf3050 <e18074> {g54} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3250 <e18075> {g54} @dt=0x55b3a99e1a00@(G/w1)  register_destination [LV] => VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ada5e0 <e18079> {g55} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf3380 <e18077> {g55} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3370 <e18078> {g55} @dt=0x55b3a99e1a00@(G/w1)  branch [LV] => VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adac40 <e18082> {g56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf36b0 <e18080> {g56} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3490 <e18081> {g56} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adb260 <e18085> {g57} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9adaf90 <e18083> {g57} @dt=0x55b3a9a0dbe0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55b3a9bb35b0 <e18084> {g57} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9aded80 <e4889> {g66}
    1:2:2:2:1: CONST 0x55b3a9adb5d0 <e18086> {g66} @dt=0x55b3a9a0dbe0@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55b3a9adc020 <e20084> {g67} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf39e0 <e18087> {g67} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb36d0 <e18088> {g67} @dt=0x55b3a99e1a00@(G/w1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adc680 <e18092> {g68} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf3d10 <e18090> {g68} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb37f0 <e18091> {g68} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adcca0 <e18095> {g69} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf4040 <e18093> {g69} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3910 <e18094> {g69} @dt=0x55b3a99e1a00@(G/w1)  memory_write [LV] => VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9add2c0 <e18098> {g70} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf4370 <e18096> {g70} @dt=0x55b3a99e1a00@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55b3a9bb3a30 <e18097> {g70} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9add920 <e18101> {g71} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf46a0 <e18099> {g71} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3b50 <e18100> {g71} @dt=0x55b3a99e1a00@(G/w1)  register_destination [LV] => VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9addf40 <e18104> {g72} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf49d0 <e18102> {g72} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3c70 <e18103> {g72} @dt=0x55b3a99e1a00@(G/w1)  branch [LV] => VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ade5a0 <e18107> {g73} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9bf4d00 <e18105> {g73} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3d90 <e18106> {g73} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adebc0 <e18110> {g74} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9ade8f0 <e18108> {g74} @dt=0x55b3a9a0dbe0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55b3a9bb3eb0 <e18109> {g74} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9ae2160 <e4979> {g88}
    1:2:2:2:2: ASSIGN 0x55b3a9adf600 <e20087> {g89} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3ba70 <e20745#> {g89} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb3fd0 <e18112> {g89} @dt=0x55b3a99e1a00@(G/w1)  register_write [LV] => VAR 0x55b3a9ac9be0 <e17968> {g5} @dt=0x55b3a99e1a00@(G/w1)  register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9adfc60 <e18116> {g90} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3bcc0 <e20755#> {g90} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb40f0 <e18115> {g90} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register [LV] => VAR 0x55b3a9aca100 <e17969> {g6} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae0240 <e18119> {g91} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3bf10 <e20765#> {g91} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb4210 <e18118> {g91} @dt=0x55b3a99e1a00@(G/w1)  memory_write [LV] => VAR 0x55b3a9aca620 <e17970> {g7} @dt=0x55b3a99e1a00@(G/w1)  memory_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae07e0 <e18122> {g92} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3c160 <e20775#> {g92} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb4330 <e18121> {g92} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B [LV] => VAR 0x55b3a9acab40 <e17971> {g8} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae0d80 <e18125> {g93} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3c3b0 <e20785#> {g93} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb4450 <e18124> {g93} @dt=0x55b3a99e1a00@(G/w1)  register_destination [LV] => VAR 0x55b3a9acb060 <e17972> {g9} @dt=0x55b3a99e1a00@(G/w1)  register_destination OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae13a0 <e18128> {g94} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3c600 <e20795#> {g94} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb4570 <e18127> {g94} @dt=0x55b3a99e1a00@(G/w1)  branch [LV] => VAR 0x55b3a9acb5a0 <e17973> {g10} @dt=0x55b3a99e1a00@(G/w1)  branch OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae1a00 <e18131> {g95} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:2:1: CONST 0x55b3a9c3c850 <e20805#> {g95} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb4690 <e18130> {g95} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write [LV] => VAR 0x55b3a9acbb00 <e17974> {g11} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write OUTPUT PORT
    1:2:2:2:2: ASSIGN 0x55b3a9ae2020 <e18134> {g96} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:2:1: CONST 0x55b3a9c3caa0 <e20815#> {g96} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x55b3a9bb47b0 <e18133> {g96} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function [LV] => VAR 0x55b3a9accda0 <e17975> {g12} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function OUTPUT PORT
    1: MODULE 0x55b3a9ae3040 <e8782> {h1}  Equal_Comparator  L3
    1:2: VAR 0x55b3a9ae4230 <e18135> {h3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2: VAR 0x55b3a9ae5470 <e18136> {h4} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2: VAR 0x55b3a9ae59d0 <e18137> {h6} @dt=0x55b3a99e1a00@(G/w1)  c OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9ae6130 <e18142> {h8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: EQ 0x55b3a9ae6030 <e18140> {h8} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9bb13f0 <e18138> {h8} @dt=0x55b3a99ffb00@(G/w32)  a [RV] <- VAR 0x55b3a9ae4230 <e18135> {h3} @dt=0x55b3a99ffb00@(G/w32)  a INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bb1510 <e18139> {h8} @dt=0x55b3a99ffb00@(G/w32)  b [RV] <- VAR 0x55b3a9ae5470 <e18136> {h4} @dt=0x55b3a99ffb00@(G/w32)  b INPUT PORT
    1:2:2: VARREF 0x55b3a9bb1630 <e18141> {h8} @dt=0x55b3a99e1a00@(G/w1)  c [LV] => VAR 0x55b3a9ae59d0 <e18137> {h6} @dt=0x55b3a99e1a00@(G/w1)  c OUTPUT PORT
    1: MODULE 0x55b3a9aec030 <e8783> {i1}  Hazard_Unit  L3
    1:2: VAR 0x55b3a9aec4a0 <e18143> {i2} @dt=0x55b3a99e1a00@(G/w1)  branch_decode INPUT PORT
    1:2: VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2: VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2: VAR 0x55b3a9af1c00 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b3a9af2160 <e18149> {i8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b3a9af26c0 <e18150> {i9} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b3a9af3ee0 <e18152> {i11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9af56a0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback INPUT PORT
    1:2: VAR 0x55b3a9af5ca0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback INPUT PORT
    1:2: VAR 0x55b3a9af6230 <e18156> {i16} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch OUTPUT PORT
    1:2: VAR 0x55b3a9af6780 <e18157> {i17} @dt=0x55b3a99e1a00@(G/w1)  stall_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af6d60 <e18158> {i18} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af7370 <e18159> {i19} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2: VAR 0x55b3a9af7960 <e18160> {i20} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register OUTPUT PORT
    1:2: VAR 0x55b3a9af8c50 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2: VAR 0x55b3a9af9f80 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2: VAR 0x55b3a9afa480 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  lwstall VAR
    1:2: VAR 0x55b3a9afa8b0 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  branchstall VAR
    1:2: ALWAYS 0x55b3a9b08ca0 <e5791> {i28} [always_comb]
    1:2:2: IF 0x55b3a9afe7d0 <e20111> {i30}
    1:2:2:1: AND 0x55b3a9c127a0 <e19569> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9c126e0 <e19565> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9afb2d0 <e19555> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9c12490 <e19549> {i30} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9bad070 <e19541> {i30} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b3a9afb7a0 <e19556> {i30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9bad190 <e18178> {i30} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b3a9bad2b0 <e18179> {i30} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9bad3d0 <e19566> {i30} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x55b3a9afc3b0 <e20093> {i31} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:2:1: CONST 0x55b3a9afc0c0 <e18184> {i31} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b3a9bad4f0 <e18185> {i31} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3: IF 0x55b3a9afe700 <e5514> {i32}
    1:2:2:3:1: AND 0x55b3a9c12b70 <e19608> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1: AND 0x55b3a9c12ab0 <e19604> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b3a9afcb10 <e19594> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b3a9c12860 <e19588> {i32} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b3a9bad610 <e19580> {i32} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x55b3a9afd030 <e19595> {i32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b3a9bad730 <e18200> {i32} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [RV] <- VAR 0x55b3a9aef720 <e18146> {i5} @dt=0x55b3a9a12120@(G/w5)  Rs_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x55b3a9bad850 <e18201> {i32} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [RV] <- VAR 0x55b3a9af56a0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x55b3a9bad970 <e19605> {i32} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [RV] <- VAR 0x55b3a9af5ca0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x55b3a9afdc30 <e20096> {i33} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:2:1: CONST 0x55b3a9afd940 <e18206> {i33} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b3a9bada90 <e18207> {i33} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x55b3a9afe580 <e20099> {i35} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:3:1: CONST 0x55b3a9afe290 <e18209> {i35} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b3a9badbb0 <e18210> {i35} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute [LV] => VAR 0x55b3a9af8c50 <e18161> {i21} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_1_execute OUTPUT PORT
    1:2:2: IF 0x55b3a9b02420 <e5607> {i38}
    1:2:2:1: AND 0x55b3a9c12f40 <e19647> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9c12e80 <e19643> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9afee80 <e19633> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9c12c30 <e19627> {i38} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9badcd0 <e19619> {i38} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b3a9aff350 <e19634> {i38} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9baddf0 <e18225> {i38} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b3a9badf10 <e18226> {i38} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9bae030 <e19644> {i38} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: ASSIGN 0x55b3a9afffb0 <e20102> {i39} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:2:1: CONST 0x55b3a9affcc0 <e18231> {i39} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: VARREF 0x55b3a9bae150 <e18232> {i39} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3: IF 0x55b3a9b02350 <e5603> {i40}
    1:2:2:3:1: AND 0x55b3a9c13310 <e19686> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1: AND 0x55b3a9c13250 <e19682> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1: NEQ 0x55b3a9b00710 <e19672> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:1:1: CONST 0x55b3a9c13000 <e19666> {i40} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:3:1:1:1:2: VARREF 0x55b3a9bae270 <e19658> {i40} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2: EQ 0x55b3a9b00c30 <e19673> {i40} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1:1:2:1: VARREF 0x55b3a9bae390 <e18247> {i40} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:3:1:1:2:2: VARREF 0x55b3a9bae4b0 <e18248> {i40} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [RV] <- VAR 0x55b3a9af56a0 <e18154> {i13} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback INPUT PORT
    1:2:2:3:1:2: VARREF 0x55b3a9bae5d0 <e19683> {i40} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [RV] <- VAR 0x55b3a9af5ca0 <e18155> {i14} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback INPUT PORT
    1:2:2:3:2: ASSIGN 0x55b3a9b01880 <e20105> {i41} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:2:1: CONST 0x55b3a9b01590 <e18253> {i41} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:3:2:2: VARREF 0x55b3a9bae6f0 <e18254> {i41} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2:3:3: ASSIGN 0x55b3a9b021d0 <e20108> {i43} @dt=0x55b3a9a44260@(G/w2)
    1:2:2:3:3:1: CONST 0x55b3a9b01ee0 <e18256> {i43} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:3:3:2: VARREF 0x55b3a9bae810 <e18257> {i43} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute [LV] => VAR 0x55b3a9af9f80 <e18162> {i22} @dt=0x55b3a9a44260@(G/w2)  forward_register_file_output_2_execute OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9b03320 <e18269> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9c13490 <e19706> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: OR 0x55b3a9c133d0 <e19702> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: EQ 0x55b3a9b029b0 <e19692> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b3a9bae930 <e18259> {i48} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x55b3a9baea50 <e18260> {i48} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:1:2: EQ 0x55b3a9b02e10 <e19693> {i48} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9baeb70 <e18262> {i48} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b3a9baec90 <e18263> {i48} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [RV] <- VAR 0x55b3a9af0960 <e18147> {i6} @dt=0x55b3a9a12120@(G/w5)  Rt_execute INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9baedb0 <e19703> {i48} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b3a9af2160 <e18149> {i8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a9baeed0 <e18268> {i48} @dt=0x55b3a99e1a00@(G/w1)  lwstall [LV] => VAR 0x55b3a9afa480 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  lwstall VAR
    1:2:2: ASSIGN 0x55b3a9b04670 <e18290> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9c13860 <e19745> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9c137a0 <e19741> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9b03c10 <e19731> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9c13550 <e19725> {i53} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9baeff0 <e19717> {i53} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x55b3a9b04220 <e19732> {i53} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9baf110 <e18283> {i53} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b3a9baf230 <e18284> {i53} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9baf350 <e19742> {i53} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a9baf470 <e18289> {i53} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_1_decode [LV] => VAR 0x55b3a9af6d60 <e18158> {i18} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_1_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9b057e0 <e18311> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: AND 0x55b3a9c13c30 <e19784> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9c13b70 <e19780> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: NEQ 0x55b3a9b04ec0 <e19770> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55b3a9c13920 <e19764> {i54} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55b3a9baf590 <e19756> {i54} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2: EQ 0x55b3a9b05390 <e19771> {i54} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55b3a9baf6b0 <e18304> {i54} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:1:2:2: VARREF 0x55b3a9baf7d0 <e18305> {i54} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2: VARREF 0x55b3a9baf8f0 <e19781> {i54} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9af4440 <e18153> {i12} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a9bafa10 <e18310> {i54} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_2_decode [LV] => VAR 0x55b3a9af7370 <e18159> {i19} @dt=0x55b3a99e1a00@(G/w1)  forward_register_file_output_2_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9b077e0 <e18336> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9c14170 <e19854> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: AND 0x55b3a9c13e70 <e19850> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1: AND 0x55b3a9c13cf0 <e19810> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55b3a9bafb30 <e19790> {i56} @dt=0x55b3a99e1a00@(G/w1)  branch_decode [RV] <- VAR 0x55b3a9aec4a0 <e18143> {i2} @dt=0x55b3a99e1a00@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:1:1:2: VARREF 0x55b3a9bafc50 <e19791> {i56} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [RV] <- VAR 0x55b3a9af26c0 <e18150> {i9} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2:2:1:1:2: OR 0x55b3a9c13db0 <e19811> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1: EQ 0x55b3a9b06200 <e19800> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x55b3a9bafd70 <e18315> {i56} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [RV] <- VAR 0x55b3a9af1c00 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:1:2: VARREF 0x55b3a9bafe90 <e18316> {i56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:1:2:2: EQ 0x55b3a9b06620 <e19801> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x55b3a9baffb0 <e18318> {i56} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [RV] <- VAR 0x55b3a9af1c00 <e18148> {i7} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2:2:1:1:2:2:2: VARREF 0x55b3a9bb00d0 <e18319> {i56} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:1:2: AND 0x55b3a9c140b0 <e19851> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:1: AND 0x55b3a9c13f30 <e19840> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x55b3a9bb01f0 <e19820> {i56} @dt=0x55b3a99e1a00@(G/w1)  branch_decode [RV] <- VAR 0x55b3a9aec4a0 <e18143> {i2} @dt=0x55b3a99e1a00@(G/w1)  branch_decode INPUT PORT
    1:2:2:1:2:1:2: VARREF 0x55b3a9bb0310 <e19821> {i56} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b3a9af3ee0 <e18152> {i11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:1:2:2: OR 0x55b3a9c13ff0 <e19841> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:1: EQ 0x55b3a9b07080 <e19830> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x55b3a9bb0430 <e18326> {i56} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:1:2: VARREF 0x55b3a9bb0550 <e18327> {i56} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9aed320 <e18144> {i3} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:1:2:2:2: EQ 0x55b3a9b074a0 <e19831> {i56} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x55b3a9bb0670 <e18329> {i56} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9af3980 <e18151> {i10} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:1:2:2:2:2: VARREF 0x55b3a9bb0790 <e18330> {i56} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9aee4e0 <e18145> {i4} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:2: VARREF 0x55b3a9bb08b0 <e18335> {i56} @dt=0x55b3a99e1a00@(G/w1)  branchstall [LV] => VAR 0x55b3a9afa8b0 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  branchstall VAR
    1:2:2: ASSIGN 0x55b3a9b07e50 <e18341> {i59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9c14230 <e19864> {i59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9bb09d0 <e19860> {i59} @dt=0x55b3a99e1a00@(G/w1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb0af0 <e19861> {i59} @dt=0x55b3a99e1a00@(G/w1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x55b3a9bb0c10 <e18340> {i59} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch [LV] => VAR 0x55b3a9af6230 <e18156> {i16} @dt=0x55b3a99e1a00@(G/w1)  stall_fetch OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9b08480 <e18346> {i60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9c142f0 <e19874> {i60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9bb0d30 <e19870> {i60} @dt=0x55b3a99e1a00@(G/w1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb0e50 <e19871> {i60} @dt=0x55b3a99e1a00@(G/w1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x55b3a9bb0f70 <e18345> {i60} @dt=0x55b3a99e1a00@(G/w1)  stall_decode [LV] => VAR 0x55b3a9af6780 <e18157> {i17} @dt=0x55b3a99e1a00@(G/w1)  stall_decode OUTPUT PORT
    1:2:2: ASSIGN 0x55b3a9b08af0 <e18351> {i61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: OR 0x55b3a9c143b0 <e19884> {i61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9bb1090 <e19880> {i61} @dt=0x55b3a99e1a00@(G/w1)  branchstall [RV] <- VAR 0x55b3a9afa8b0 <e18164> {i26} @dt=0x55b3a99e1a00@(G/w1)  branchstall VAR
    1:2:2:1:2: VARREF 0x55b3a9bb11b0 <e19881> {i61} @dt=0x55b3a99e1a00@(G/w1)  lwstall [RV] <- VAR 0x55b3a9afa480 <e18163> {i25} @dt=0x55b3a99e1a00@(G/w1)  lwstall VAR
    1:2:2:2: VARREF 0x55b3a9bb12d0 <e18350> {i61} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register [LV] => VAR 0x55b3a9af7960 <e18160> {i20} @dt=0x55b3a99e1a00@(G/w1)  flush_execute_register OUTPUT PORT
    1: MODULE 0x55b3a9b09b00 <e8784> {j1}  Left_Shift  L3
    1:2: VAR 0x55b3a9b0a2b0 <e18362> {j3} @dt=0x55b3a9c02d00@(G/sw32)  shift_distance GPARAM
    1:2:3: CONST 0x55b3a9c07c80 <e18361> {j3} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2: VAR 0x55b3a9b0b510 <e18363> {j6} @dt=0x55b3a99ffb00@(G/w32)  shift_input INPUT PORT
    1:2: VAR 0x55b3a9b0c750 <e18364> {j7} @dt=0x55b3a99ffb00@(G/w32)  shift_output OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b0ce50 <e18369> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: SHIFTL 0x55b3a9b0cd90 <e18367> {j10} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9bacd10 <e18365> {j10} @dt=0x55b3a99ffb00@(G/w32)  shift_input [RV] <- VAR 0x55b3a9b0b510 <e18363> {j6} @dt=0x55b3a99ffb00@(G/w32)  shift_input INPUT PORT
    1:2:1:2: CONST 0x55b3a9c12240 <e19530> {j10} @dt=0x55b3a9c02d00@(G/sw32)  32'sh2
    1:2:2: VARREF 0x55b3a9bacf50 <e18368> {j10} @dt=0x55b3a99ffb00@(G/w32)  shift_output [LV] => VAR 0x55b3a9b0c750 <e18364> {j7} @dt=0x55b3a99ffb00@(G/w32)  shift_output OUTPUT PORT
    1: MODULE 0x55b3a9bcce40 <e12164> {k1}  MUX_2INPUT__B5  L3
    1:2: VAR 0x55b3a9bccf70 <e18380> {k3} @dt=0x55b3a9c02d00@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9c07ed0 <e18379> {c279} @dt=0x55b3a9c02d00@(G/sw32)  32'sh5
    1:2: VAR 0x55b3a9bcd360 <e18381> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2: VAR 0x55b3a9bcd5c0 <e18382> {k7} @dt=0x55b3a9a12120@(G/w5)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bcde20 <e18383> {k8} @dt=0x55b3a9a12120@(G/w5)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bce680 <e18384> {k10} @dt=0x55b3a9a12120@(G/w5)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9bceee0 <e18390> {k13} @dt=0x55b3a9a12120@(G/w5)
    1:2:1: COND 0x55b3a9bcefa0 <e18388> {k13} @dt=0x55b3a9a12120@(G/w5)
    1:2:1:1: VARREF 0x55b3a9bcf060 <e18385> {k13} @dt=0x55b3a99e1a00@(G/w1)  control [RV] <- VAR 0x55b3a9bcd360 <e18381> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcf180 <e18386> {k13} @dt=0x55b3a9a12120@(G/w5)  input_1 [RV] <- VAR 0x55b3a9bcde20 <e18383> {k8} @dt=0x55b3a9a12120@(G/w5)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b3a9bcf2a0 <e18387> {k13} @dt=0x55b3a9a12120@(G/w5)  input_0 [RV] <- VAR 0x55b3a9bcd5c0 <e18382> {k7} @dt=0x55b3a9a12120@(G/w5)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b3a9bcf3c0 <e18389> {k13} @dt=0x55b3a9a12120@(G/w5)  resolved [LV] => VAR 0x55b3a9bce680 <e18384> {k10} @dt=0x55b3a9a12120@(G/w5)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9bc81e0 <e12147> {k1}  MUX_2INPUT__B20  L3
    1:2: VAR 0x55b3a9ba0490 <e18401> {k3} @dt=0x55b3a9c02d00@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9c08120 <e18400> {c173} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2: VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9bcc670 <e18411> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9bcc730 <e18409> {k13} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9bcc7f0 <e18406> {k13} @dt=0x55b3a99e1a00@(G/w1)  control [RV] <- VAR 0x55b3a9bc8410 <e18402> {k6} @dt=0x55b3a99e1a00@(G/w1)  control INPUT PORT
    1:2:1:2: VARREF 0x55b3a9bcc910 <e18407> {k13} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9bc8ca0 <e18404> {k8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:1:3: VARREF 0x55b3a9bcca30 <e18408> {k13} @dt=0x55b3a99ffb00@(G/w32)  input_0 [RV] <- VAR 0x55b3a9bc8670 <e18403> {k7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:2: VARREF 0x55b3a9bccb50 <e18410> {k13} @dt=0x55b3a99ffb00@(G/w32)  resolved [LV] => VAR 0x55b3a9bcbe10 <e18405> {k10} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9bcf690 <e12173> {l1}  MUX_4INPUT__B20  L3
    1:2: VAR 0x55b3a9bcf7c0 <e18422> {l3} @dt=0x55b3a9c02d00@(G/sw32)  BUS_WIDTH GPARAM
    1:2:3: CONST 0x55b3a9c08370 <e18421> {c286} @dt=0x55b3a9c02d00@(G/sw32)  32'sh20
    1:2: VAR 0x55b3a9bcfbd0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  control INPUT PORT
    1:2: VAR 0x55b3a9bd0250 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2: VAR 0x55b3a9bd6350 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2: VAR 0x55b3a9bd68d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2: VAR 0x55b3a9bd6f30 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  input_3 INPUT PORT
    1:2: VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2: ALWAYS 0x55b3a9bd7ef0 <e6276> {l15} [always_comb]
    1:2:2: CASE 0x55b3a9b090d0 <e20114> {l16}
    1:2:2:1: VARREF 0x55b3a9bd80a0 <e18429> {l16} @dt=0x55b3a9a44260@(G/w2)  control [RV] <- VAR 0x55b3a9bcfbd0 <e18423> {l6} @dt=0x55b3a9a44260@(G/w2)  control INPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9bd81c0 <e6234> {l17}
    1:2:2:2:1: CONST 0x55b3a9bd8280 <e18430> {l17} @dt=0x55b3a9a44260@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55b3a9bd83f0 <e18433> {l17} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bd84b0 <e18431> {l17} @dt=0x55b3a99ffb00@(G/w32)  input_0 [RV] <- VAR 0x55b3a9bd0250 <e18424> {l7} @dt=0x55b3a99ffb00@(G/w32)  input_0 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bd85d0 <e18432> {l17} @dt=0x55b3a99ffb00@(G/w32)  resolved [LV] => VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9bd86f0 <e6247> {l18}
    1:2:2:2:1: CONST 0x55b3a9bd87b0 <e18434> {l18} @dt=0x55b3a9a44260@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55b3a9bd8920 <e18437> {l18} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bd89e0 <e18435> {l18} @dt=0x55b3a99ffb00@(G/w32)  input_1 [RV] <- VAR 0x55b3a9bd6350 <e18425> {l8} @dt=0x55b3a99ffb00@(G/w32)  input_1 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bd8b00 <e18436> {l18} @dt=0x55b3a99ffb00@(G/w32)  resolved [LV] => VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9bd8c20 <e6260> {l19}
    1:2:2:2:1: CONST 0x55b3a9bd8ce0 <e18438> {l19} @dt=0x55b3a9a44260@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55b3a9bd8e50 <e18441> {l19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bd8f10 <e18439> {l19} @dt=0x55b3a99ffb00@(G/w32)  input_2 [RV] <- VAR 0x55b3a9bd68d0 <e18426> {l9} @dt=0x55b3a99ffb00@(G/w32)  input_2 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bd9030 <e18440> {l19} @dt=0x55b3a99ffb00@(G/w32)  resolved [LV] => VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1:2:2:2: CASEITEM 0x55b3a9bd9150 <e6273> {l20}
    1:2:2:2:1: CONST 0x55b3a9bd9210 <e18442> {l20} @dt=0x55b3a9a44260@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55b3a9bd9380 <e18445> {l20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9bd9440 <e18443> {l20} @dt=0x55b3a99ffb00@(G/w32)  input_3 [RV] <- VAR 0x55b3a9bd6f30 <e18427> {l10} @dt=0x55b3a99ffb00@(G/w32)  input_3 INPUT PORT
    1:2:2:2:2:2: VARREF 0x55b3a9bd9560 <e18444> {l20} @dt=0x55b3a99ffb00@(G/w32)  resolved [LV] => VAR 0x55b3a9bd7710 <e18428> {l12} @dt=0x55b3a99ffb00@(G/w32)  resolved OUTPUT PORT
    1: MODULE 0x55b3a9b22a90 <e8787> {m1}  Program_Counter  L3
    1:2: VAR 0x55b3a9b22f00 <e18446> {m2} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b240a0 <e18447> {m3} @dt=0x55b3a99ffb00@(G/w32)  address_input INPUT PORT
    1:2: VAR 0x55b3a9b245c0 <e18448> {m4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2: VAR 0x55b3a9b25840 <e18449> {m5} @dt=0x55b3a99ffb00@(G/w32)  address_output OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b269f0 <e6370> {m9} [always_ff]
    1:2:1: SENTREE 0x55b3a9b25d60 <e6355> {m9}
    1:2:1:1: SENITEM 0x55b3a9b25ca0 <e6353> {m9} [POS]
    1:2:1:1:1: VARREF 0x55b3a9baa8e0 <e18450> {m9} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b22f00 <e18446> {m2} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x55b3a9b092c0 <e20120> {m10}
    1:2:2:1: NOT 0x55b3a9c12180 <e19520> {m10} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a9baaa00 <e19518> {m10} @dt=0x55b3a99e1a00@(G/w1)  enable [RV] <- VAR 0x55b3a9b245c0 <e18448> {m4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b26800 <e20117> {m11} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9baab20 <e18453> {m11} @dt=0x55b3a99ffb00@(G/w32)  address_input [RV] <- VAR 0x55b3a9b240a0 <e18447> {m3} @dt=0x55b3a99ffb00@(G/w32)  address_input INPUT PORT
    1:2:2:2:2: VARREF 0x55b3a9baac40 <e18454> {m11} @dt=0x55b3a99ffb00@(G/w32)  address_output [LV] => VAR 0x55b3a9b25840 <e18449> {m5} @dt=0x55b3a99ffb00@(G/w32)  address_output OUTPUT PORT
    1: MODULE 0x55b3a9b29e90 <e8788> {n2}  Register_File  L3
    1:2: VAR 0x55b3a9b2a3c0 <e18456> {n3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b2a8e0 <e18457> {n4} @dt=0x55b3a99e1a00@(G/w1)  pipelined INPUT PORT
    1:2: VAR 0x55b3a9b2ae00 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output INPUT PORT
    1:2: VAR 0x55b3a9b2b320 <e18459> {n6} @dt=0x55b3a99e1a00@(G/w1)  write_enable INPUT PORT
    1:2: VAR 0x55b3a9b2b6e0 <e18460> {n6} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2: VAR 0x55b3a9b2c880 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_1 INPUT PORT
    1:2: VAR 0x55b3a9b2d060 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_2 INPUT PORT
    1:2: VAR 0x55b3a9b2d840 <e18463> {n7} @dt=0x55b3a9a12120@(G/w5)  write_address INPUT PORT
    1:2: VAR 0x55b3a9b2ea80 <e18464> {n8} @dt=0x55b3a99ffb00@(G/w32)  write_data INPUT PORT
    1:2: VAR 0x55b3a9b2f260 <e18465> {n8} @dt=0x55b3a99ffb00@(G/w32)  HI_write_data INPUT PORT
    1:2: VAR 0x55b3a9b2fa40 <e18466> {n8} @dt=0x55b3a99ffb00@(G/w32)  LO_write_data INPUT PORT
    1:2: VAR 0x55b3a9b30cb0 <e18467> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_1 OUTPUT PORT
    1:2: VAR 0x55b3a9b314c0 <e18468> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b3a9b33030 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers VAR
    1:2: VAR 0x55b3a9b34180 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  HI_reg VAR
    1:2: VAR 0x55b3a9b348b0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  LO_reg VAR
    1:2: VAR 0x55b3a9b35a20 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  read_data_1_pre_mux VAR
    1:2: VAR 0x55b3a9b36bd0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b37f50 <e18520> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9b37e90 <e18518> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: NEQ 0x55b3a9b37570 <e18505> {n19} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1:1: CONST 0x55b3a9c11ce0 <e19493> {n19} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b3a9ba8840 <e19485> {n19} @dt=0x55b3a9a12120@(G/w5)  read_address_1 [RV] <- VAR 0x55b3a9b2c880 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_1 INPUT PORT
    1:2:1:2: ARRAYSEL 0x55b3a9be9140 <e18507> {n19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:2:1: VARREF 0x55b3a9ba8960 <e13193> {n19} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers [RV] <- VAR 0x55b3a9b33030 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b3a9ba8a80 <e18506> {n19} @dt=0x55b3a9a12120@(G/w5)  read_address_1 [RV] <- VAR 0x55b3a9b2c880 <e18461> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_1 INPUT PORT
    1:2:1:3: CONST 0x55b3a9c08cb0 <e18517> {n19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b3a9ba8ba0 <e18519> {n19} @dt=0x55b3a99ffb00@(G/w32)  read_data_1_pre_mux [LV] => VAR 0x55b3a9b35a20 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  read_data_1_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b391d0 <e18548> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9b39110 <e18546> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: NEQ 0x55b3a9b387f0 <e18533> {n20} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1:1: CONST 0x55b3a9c11f30 <e19512> {n20} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:1:1:2: VARREF 0x55b3a9ba8cc0 <e19504> {n20} @dt=0x55b3a9a12120@(G/w5)  read_address_2 [RV] <- VAR 0x55b3a9b2d060 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_2 INPUT PORT
    1:2:1:2: ARRAYSEL 0x55b3a9be9640 <e18535> {n20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:2:1: VARREF 0x55b3a9ba8de0 <e13234> {n20} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers [RV] <- VAR 0x55b3a9b33030 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers VAR
    1:2:1:2:2: VARREF 0x55b3a9ba8f00 <e18534> {n20} @dt=0x55b3a9a12120@(G/w5)  read_address_2 [RV] <- VAR 0x55b3a9b2d060 <e18462> {n7} @dt=0x55b3a9a12120@(G/w5)  read_address_2 INPUT PORT
    1:2:1:3: CONST 0x55b3a9c09150 <e18545> {n20} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2: VARREF 0x55b3a9ba9020 <e18547> {n20} @dt=0x55b3a99ffb00@(G/w32)  read_data_2_pre_mux [LV] => VAR 0x55b3a9b36bd0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  read_data_2_pre_mux VAR
    1:2: ASSIGNW 0x55b3a9b39a30 <e18554> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9b39970 <e18552> {n21} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9ba9140 <e18549> {n21} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output [RV] <- VAR 0x55b3a9b2ae00 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba9260 <e18550> {n21} @dt=0x55b3a99ffb00@(G/w32)  LO_reg [RV] <- VAR 0x55b3a9b348b0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  LO_reg VAR
    1:2:1:3: VARREF 0x55b3a9ba9380 <e18551> {n21} @dt=0x55b3a99ffb00@(G/w32)  read_data_1_pre_mux [RV] <- VAR 0x55b3a9b35a20 <e18491> {n14} @dt=0x55b3a99ffb00@(G/w32)  read_data_1_pre_mux VAR
    1:2:2: VARREF 0x55b3a9ba94a0 <e18553> {n21} @dt=0x55b3a99ffb00@(G/w32)  read_data_1 [LV] => VAR 0x55b3a9b30cb0 <e18467> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_1 OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b3a270 <e18560> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: COND 0x55b3a9b3a1b0 <e18558> {n22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: VARREF 0x55b3a9ba95c0 <e18555> {n22} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output [RV] <- VAR 0x55b3a9b2ae00 <e18458> {n5} @dt=0x55b3a99e1a00@(G/w1)  HI_LO_output INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba96e0 <e18556> {n22} @dt=0x55b3a99ffb00@(G/w32)  HI_reg [RV] <- VAR 0x55b3a9b34180 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  HI_reg VAR
    1:2:1:3: VARREF 0x55b3a9ba9800 <e18557> {n22} @dt=0x55b3a99ffb00@(G/w32)  read_data_2_pre_mux [RV] <- VAR 0x55b3a9b36bd0 <e18492> {n15} @dt=0x55b3a99ffb00@(G/w32)  read_data_2_pre_mux VAR
    1:2:2: VARREF 0x55b3a9ba9920 <e18559> {n22} @dt=0x55b3a99ffb00@(G/w32)  read_data_2 [LV] => VAR 0x55b3a9b314c0 <e18468> {n9} @dt=0x55b3a99ffb00@(G/w32)  read_data_2 OUTPUT PORT
    1:2: VAR 0x55b3a9b3a660 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  modified_write_clk VAR
    1:2: ASSIGNW 0x55b3a9b3adf0 <e18566> {n29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1: XOR 0x55b3a9b3ad30 <e18564> {n29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:1:1: VARREF 0x55b3a9ba9a40 <e18562> {n29} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b2a3c0 <e18456> {n3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:1:2: VARREF 0x55b3a9ba9b60 <e18563> {n29} @dt=0x55b3a99e1a00@(G/w1)  pipelined [RV] <- VAR 0x55b3a9b2a8e0 <e18457> {n4} @dt=0x55b3a99e1a00@(G/w1)  pipelined INPUT PORT
    1:2:2: VARREF 0x55b3a9ba9c80 <e18565> {n29} @dt=0x55b3a99e1a00@(G/w1)  modified_write_clk [LV] => VAR 0x55b3a9b3a660 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  modified_write_clk VAR
    1:2: ALWAYS 0x55b3a9b3cbb0 <e6781> {n30} [always_ff]
    1:2:1: SENTREE 0x55b3a9b3b240 <e6750> {n30}
    1:2:1:1: SENITEM 0x55b3a9b3b180 <e6748> {n30} [POS]
    1:2:1:1:1: VARREF 0x55b3a9ba9da0 <e18567> {n30} @dt=0x55b3a99e1a00@(G/w1)  modified_write_clk [RV] <- VAR 0x55b3a9b3a660 <e18561> {n28} @dt=0x55b3a99e1a00@(G/w1)  modified_write_clk VAR
    1:2:2: IF 0x55b3a9b3bd90 <e20126> {n31}
    1:2:2:1: VARREF 0x55b3a9ba9ec0 <e18568> {n31} @dt=0x55b3a99e1a00@(G/w1)  write_enable [RV] <- VAR 0x55b3a9b2b320 <e18459> {n6} @dt=0x55b3a99e1a00@(G/w1)  write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b3bc90 <e18572> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9ba9fe0 <e18569> {n31} @dt=0x55b3a99ffb00@(G/w32)  write_data [RV] <- VAR 0x55b3a9b2ea80 <e18464> {n8} @dt=0x55b3a99ffb00@(G/w32)  write_data INPUT PORT
    1:2:2:2:2: ARRAYSEL 0x55b3a9be9c40 <e18571> {n31} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: VARREF 0x55b3a9baa100 <e13299> {n31} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers [LV] => VAR 0x55b3a9b33030 <e13134> {n12} @dt=0x55b3a9b32f50@(w32)u[31:0]  registers VAR
    1:2:2:2:2:2: VARREF 0x55b3a9baa220 <e18570> {n31} @dt=0x55b3a9a12120@(G/w5)  write_address [RV] <- VAR 0x55b3a9b2d840 <e18463> {n7} @dt=0x55b3a9a12120@(G/w5)  write_address INPUT PORT
    1:2:2: IF 0x55b3a9b3caa0 <e6779> {n32}
    1:2:2:1: VARREF 0x55b3a9baa340 <e18573> {n32} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_enable [RV] <- VAR 0x55b3a9b2b6e0 <e18460> {n6} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_enable INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b3c580 <e20123> {n33} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9baa460 <e18574> {n33} @dt=0x55b3a99ffb00@(G/w32)  HI_write_data [RV] <- VAR 0x55b3a9b2f260 <e18465> {n8} @dt=0x55b3a99ffb00@(G/w32)  HI_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x55b3a9baa580 <e18575> {n33} @dt=0x55b3a99ffb00@(G/w32)  HI_reg [LV] => VAR 0x55b3a9b34180 <e18489> {n13} @dt=0x55b3a99ffb00@(G/w32)  HI_reg VAR
    1:2:2:2: ASSIGNDLY 0x55b3a9b3c960 <e18579> {n34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: VARREF 0x55b3a9baa6a0 <e18577> {n34} @dt=0x55b3a99ffb00@(G/w32)  LO_write_data [RV] <- VAR 0x55b3a9b2fa40 <e18466> {n8} @dt=0x55b3a99ffb00@(G/w32)  LO_write_data INPUT PORT
    1:2:2:2:2: VARREF 0x55b3a9baa7c0 <e18578> {n34} @dt=0x55b3a99ffb00@(G/w32)  LO_reg [LV] => VAR 0x55b3a9b348b0 <e18490> {n13} @dt=0x55b3a99ffb00@(G/w32)  LO_reg VAR
    1: MODULE 0x55b3a9b3de00 <e8789> {o1}  Sign_Extension  L3
    1:2: VAR 0x55b3a9b3eef0 <e18580> {o3} @dt=0x55b3a9a1a380@(G/w16)  short_input INPUT PORT
    1:2: VAR 0x55b3a9b40130 <e18581> {o4} @dt=0x55b3a99ffb00@(G/w32)  extended_output OUTPUT PORT
    1:2: ASSIGNW 0x55b3a9b41820 <e18610> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1: CONCAT 0x55b3a9b412f0 <e19473> {o6} @dt=0x55b3a99ffb00@(G/w32)
    1:2:1:1: REPLICATE 0x55b3a9b40fb0 <e18604> {o6} @dt=0x55b3a9a1a380@(G/w16)
    1:2:1:1:1: SEL 0x55b3a9be8820 <e18593> {o6} @dt=0x55b3a99e1a00@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55b3a9ba84e0 <e18582> {o6} @dt=0x55b3a9a1a380@(G/w16)  short_input [RV] <- VAR 0x55b3a9b3eef0 <e18580> {o3} @dt=0x55b3a9a1a380@(G/w16)  short_input INPUT PORT
    1:2:1:1:1:2: CONST 0x55b3a9be8ab0 <e13037> {o6} @dt=0x55b3a9be89d0@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55b3a9c093a0 <e18592> {o6} @dt=0x55b3a99ffb00@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55b3a9c095f0 <e18603> {o6} @dt=0x55b3a9c02d00@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55b3a9ba8600 <e18605> {o6} @dt=0x55b3a9a1a380@(G/w16)  short_input [RV] <- VAR 0x55b3a9b3eef0 <e18580> {o3} @dt=0x55b3a9a1a380@(G/w16)  short_input INPUT PORT
    1:2:2: VARREF 0x55b3a9ba8720 <e18609> {o6} @dt=0x55b3a99ffb00@(G/w32)  extended_output [LV] => VAR 0x55b3a9b40130 <e18581> {o4} @dt=0x55b3a99ffb00@(G/w32)  extended_output OUTPUT PORT
    1: MODULE 0x55b3a9b47960 <e8790> {p1}  Decode_Execute_Register  L3
    1:2: VAR 0x55b3a9b47dd0 <e18611> {p3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b481f0 <e18612> {p4} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2: VAR 0x55b3a9b48610 <e18613> {p7} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b48a70 <e18614> {p8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2: VAR 0x55b3a9b48ed0 <e18615> {p9} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b49430 <e18616> {p10} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2: VAR 0x55b3a9b49990 <e18617> {p11} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode INPUT PORT
    1:2: VAR 0x55b3a9b4a0d0 <e18618> {p12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2: VAR 0x55b3a9b4b350 <e18619> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode INPUT PORT
    1:2: VAR 0x55b3a9b4c5b0 <e18620> {p14} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2: VAR 0x55b3a9b4d7f0 <e18621> {p15} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2: VAR 0x55b3a9b4ea30 <e18622> {p16} @dt=0x55b3a9a12120@(G/w5)  Rd_decode INPUT PORT
    1:2: VAR 0x55b3a9b4fc70 <e18623> {p17} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode INPUT PORT
    1:2: VAR 0x55b3a9b50230 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b50790 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b50d50 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51320 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51940 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b51f50 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b53230 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b54490 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  Rs_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b55700 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  Rt_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b56970 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  Rd_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b57c70 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b58fa0 <e18635> {p32} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_decode INPUT PORT
    1:2: VAR 0x55b3a9b5a290 <e18636> {p33} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_decode INPUT PORT
    1:2: VAR 0x55b3a9b5b5c0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2: VAR 0x55b3a9b5c8f0 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b69300 <e7735> {p40} [always_ff]
    1:2:1: SENTREE 0x55b3a9b5ce50 <e7411> {p40}
    1:2:1:1: SENITEM 0x55b3a9b5cd90 <e7409> {p40} [POS]
    1:2:1:1:1: VARREF 0x55b3a9ba56c0 <e18639> {p40} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b47dd0 <e18611> {p3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x55b3a9b691b0 <e20135> {p41}
    1:2:2:1: VARREF 0x55b3a9ba57e0 <e18640> {p41} @dt=0x55b3a99e1a00@(G/w1)  clear [RV] <- VAR 0x55b3a9b481f0 <e18612> {p4} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5daa0 <e20129> {p42} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be3b60 <e18641> {p42} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5900 <e18642> {p42} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [LV] => VAR 0x55b3a9b50230 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5e180 <e18646> {p43} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be3ef0 <e18644> {p43} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5a20 <e18645> {p43} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b3a9b50790 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5e7e0 <e18649> {p44} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be4280 <e18647> {p44} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5b40 <e18648> {p44} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute [LV] => VAR 0x55b3a9b50d50 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5ee70 <e18652> {p45} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be45d0 <e18650> {p45} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5c60 <e18651> {p45} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b3a9b51320 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5f550 <e18655> {p46} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be7a30 <e18653> {p46} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5d80 <e18654> {p46} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute [LV] => VAR 0x55b3a9b51940 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b5fc00 <e18658> {p47} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:2:1: CONST 0x55b3a9be7d60 <e18656> {p47} @dt=0x55b3a99e1a00@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5ea0 <e18657> {p47} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9b51f50 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b608c0 <e18672> {p48} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:2:1: CONST 0x55b3a9c0af60 <e19071> {p48} @dt=0x55b3a9a0dbe0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55b3a9ba5fc0 <e18671> {p48} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute [LV] => VAR 0x55b3a9b53230 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b61540 <e18686> {p49} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9c0b1b0 <e19083> {p49} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9ba60e0 <e18685> {p49} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [LV] => VAR 0x55b3a9b55700 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b621f0 <e18700> {p50} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9c0b400 <e19095> {p50} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9ba6200 <e18699> {p50} @dt=0x55b3a9a12120@(G/w5)  Rd_execute [LV] => VAR 0x55b3a9b56970 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b62ea0 <e18714> {p51} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:2:1: CONST 0x55b3a9c0b650 <e19107> {p51} @dt=0x55b3a9a12120@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55b3a9ba6320 <e18713> {p51} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [LV] => VAR 0x55b3a9b54490 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b63bc0 <e18728> {p52} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9c0b8a0 <e19119> {p52} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9ba6440 <e18727> {p52} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute [LV] => VAR 0x55b3a9b57c70 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b648f0 <e18742> {p54} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9c0baf0 <e19131> {p54} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9ba6560 <e18741> {p54} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute [LV] => VAR 0x55b3a9b5b5c0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:2: ASSIGNDLY 0x55b3a9b655e0 <e18756> {p55} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:1: CONST 0x55b3a9c0bd40 <e19143> {p55} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55b3a9ba6680 <e18755> {p55} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute [LV] => VAR 0x55b3a9b5c8f0 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b65cb0 <e20132> {p57} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba67a0 <e18757> {p57} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode [RV] <- VAR 0x55b3a9b48610 <e18613> {p7} @dt=0x55b3a99e1a00@(G/w1)  register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba68c0 <e18758> {p57} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [LV] => VAR 0x55b3a9b50230 <e18624> {p19} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b66180 <e18762> {p58} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba69e0 <e18760> {p58} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode [RV] <- VAR 0x55b3a9b48a70 <e18614> {p8} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba6b00 <e18761> {p58} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [LV] => VAR 0x55b3a9b50790 <e18625> {p20} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b665b0 <e18765> {p59} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba6c20 <e18763> {p59} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode [RV] <- VAR 0x55b3a9b48ed0 <e18615> {p9} @dt=0x55b3a99e1a00@(G/w1)  memory_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba6d40 <e18764> {p59} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute [LV] => VAR 0x55b3a9b50d50 <e18626> {p21} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b66a10 <e18768> {p60} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba6e60 <e18766> {p60} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode [RV] <- VAR 0x55b3a9b49430 <e18616> {p10} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba6f80 <e18767> {p60} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute [LV] => VAR 0x55b3a9b51320 <e18627> {p22} @dt=0x55b3a99e1a00@(G/w1)  ALU_src_B_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b66ee0 <e18771> {p61} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba70a0 <e18769> {p61} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode [RV] <- VAR 0x55b3a9b49990 <e18617> {p11} @dt=0x55b3a99e1a00@(G/w1)  register_destination_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba71c0 <e18770> {p61} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute [LV] => VAR 0x55b3a9b51940 <e18628> {p23} @dt=0x55b3a99e1a00@(G/w1)  register_destination_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b67380 <e18774> {p62} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:3:1: VARREF 0x55b3a9ba72e0 <e18772> {p62} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode [RV] <- VAR 0x55b3a9b4a0d0 <e18618> {p12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7400 <e18773> {p62} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute [LV] => VAR 0x55b3a9b51f50 <e18629> {p24} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b677b0 <e18777> {p63} @dt=0x55b3a9a0dbe0@(G/w6)
    1:2:2:3:1: VARREF 0x55b3a9ba7520 <e18775> {p63} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode [RV] <- VAR 0x55b3a9b4b350 <e18619> {p13} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7640 <e18776> {p63} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute [LV] => VAR 0x55b3a9b53230 <e18630> {p25} @dt=0x55b3a9a0dbe0@(G/w6)  ALU_function_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b67b60 <e18780> {p64} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9ba7760 <e18778> {p64} @dt=0x55b3a9a12120@(G/w5)  Rs_decode [RV] <- VAR 0x55b3a9b4c5b0 <e18620> {p14} @dt=0x55b3a9a12120@(G/w5)  Rs_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7880 <e18779> {p64} @dt=0x55b3a9a12120@(G/w5)  Rs_execute [LV] => VAR 0x55b3a9b54490 <e18631> {p26} @dt=0x55b3a9a12120@(G/w5)  Rs_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b67f40 <e18783> {p65} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9ba79a0 <e18781> {p65} @dt=0x55b3a9a12120@(G/w5)  Rt_decode [RV] <- VAR 0x55b3a9b4d7f0 <e18621> {p15} @dt=0x55b3a9a12120@(G/w5)  Rt_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7ac0 <e18782> {p65} @dt=0x55b3a9a12120@(G/w5)  Rt_execute [LV] => VAR 0x55b3a9b55700 <e18632> {p27} @dt=0x55b3a9a12120@(G/w5)  Rt_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b68320 <e18786> {p66} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:3:1: VARREF 0x55b3a9ba7be0 <e18784> {p66} @dt=0x55b3a9a12120@(G/w5)  Rd_decode [RV] <- VAR 0x55b3a9b4ea30 <e18622> {p16} @dt=0x55b3a9a12120@(G/w5)  Rd_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7d00 <e18785> {p66} @dt=0x55b3a9a12120@(G/w5)  Rd_execute [LV] => VAR 0x55b3a9b56970 <e18633> {p28} @dt=0x55b3a9a12120@(G/w5)  Rd_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b68740 <e18789> {p67} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9ba7e20 <e18787> {p67} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode [RV] <- VAR 0x55b3a9b4fc70 <e18623> {p17} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba7f40 <e18788> {p67} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute [LV] => VAR 0x55b3a9b57c70 <e18634> {p29} @dt=0x55b3a99ffb00@(G/w32)  sign_imm_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b68c10 <e18792> {p69} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9ba8060 <e18790> {p69} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_decode [RV] <- VAR 0x55b3a9b58fa0 <e18635> {p32} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba8180 <e18791> {p69} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute [LV] => VAR 0x55b3a9b5b5c0 <e18637> {p35} @dt=0x55b3a99ffb00@(G/w32)  read_data_one_execute OUTPUT PORT
    1:2:2:3: ASSIGNDLY 0x55b3a9b69070 <e18795> {p70} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:3:1: VARREF 0x55b3a9ba82a0 <e18793> {p70} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_decode [RV] <- VAR 0x55b3a9b5a290 <e18636> {p33} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_decode INPUT PORT
    1:2:2:3:2: VARREF 0x55b3a9ba83c0 <e18794> {p70} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute [LV] => VAR 0x55b3a9b5c8f0 <e18638> {p36} @dt=0x55b3a99ffb00@(G/w32)  read_data_two_execute OUTPUT PORT
    1: MODULE 0x55b3a9b6ca00 <e8791> {q1}  Execute_Memory_Register  L3
    1:2: VAR 0x55b3a9b6ce70 <e18796> {q3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b6d2d0 <e18797> {q6} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6d730 <e18798> {q7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2: VAR 0x55b3a9b6dbf0 <e18799> {q8} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6e110 <e18800> {q9} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2: VAR 0x55b3a9b6e6d0 <e18801> {q11} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6ecf0 <e18802> {q12} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6f2b0 <e18803> {q13} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b6f8d0 <e18804> {q14} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b70bf0 <e18805> {q17} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b71ee0 <e18806> {q18} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b731d0 <e18807> {q19} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2: VAR 0x55b3a9b744c0 <e18808> {q20} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute INPUT PORT
    1:2: VAR 0x55b3a9b757b0 <e18809> {q21} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2: VAR 0x55b3a9b76ae0 <e18810> {q23} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b77dd0 <e18811> {q24} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b790c0 <e18812> {q25} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b7a3b0 <e18813> {q26} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory OUTPUT PORT
    1:2: VAR 0x55b3a9b7b6e0 <e18814> {q27} @dt=0x55b3a9a12120@(G/w5)  write_register_memory OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b7e7a0 <e8157> {q31} [always_ff]
    1:2:1: SENTREE 0x55b3a9b7bc40 <e8101> {q31}
    1:2:1:1: SENITEM 0x55b3a9b7bb80 <e8099> {q31} [POS]
    1:2:1:1:1: VARREF 0x55b3a99fe7c0 <e18815> {q31} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b6ce70 <e18796> {q3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7c2a0 <e20138> {q32} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99fe8e0 <e18816> {q32} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute [RV] <- VAR 0x55b3a9b6d2d0 <e18797> {q6} @dt=0x55b3a99e1a00@(G/w1)  register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a99fea00 <e18817> {q32} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [LV] => VAR 0x55b3a9b6e6d0 <e18801> {q11} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7c770 <e18821> {q33} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99feb20 <e18819> {q33} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute [RV] <- VAR 0x55b3a9b6d730 <e18798> {q7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a99fec40 <e18820> {q33} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [LV] => VAR 0x55b3a9b6ecf0 <e18802> {q12} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7cba0 <e18824> {q34} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99fed60 <e18822> {q34} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute [RV] <- VAR 0x55b3a9b6dbf0 <e18799> {q8} @dt=0x55b3a99e1a00@(G/w1)  memory_write_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a99fee80 <e18823> {q34} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory [LV] => VAR 0x55b3a9b6f2b0 <e18803> {q13} @dt=0x55b3a99e1a00@(G/w1)  memory_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7d070 <e18827> {q35} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99fefa0 <e18825> {q35} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute [RV] <- VAR 0x55b3a9b6e110 <e18800> {q9} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a99ff0c0 <e18826> {q35} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory [LV] => VAR 0x55b3a9b6f8d0 <e18804> {q14} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7d4a0 <e18830> {q37} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99ff1e0 <e18828> {q37} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute [RV] <- VAR 0x55b3a9b70bf0 <e18805> {q17} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a99ff300 <e18829> {q37} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [LV] => VAR 0x55b3a9b76ae0 <e18810> {q23} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7d900 <e18833> {q38} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99ff420 <e18831> {q38} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute [RV] <- VAR 0x55b3a9b71ee0 <e18806> {q18} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a9ba4ee0 <e18832> {q38} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory [LV] => VAR 0x55b3a9b77dd0 <e18811> {q24} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7dd60 <e18836> {q39} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9ba5000 <e18834> {q39} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute [RV] <- VAR 0x55b3a9b731d0 <e18807> {q19} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a9ba5120 <e18835> {q39} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory [LV] => VAR 0x55b3a9b790c0 <e18812> {q25} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7e1c0 <e18839> {q40} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a9ba5240 <e18837> {q40} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute [RV] <- VAR 0x55b3a9b744c0 <e18808> {q20} @dt=0x55b3a99ffb00@(G/w32)  write_data_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a9ba5360 <e18838> {q40} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory [LV] => VAR 0x55b3a9b7a3b0 <e18813> {q26} @dt=0x55b3a99ffb00@(G/w32)  write_data_memory OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b7e620 <e18842> {q41} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: VARREF 0x55b3a9ba5480 <e18840> {q41} @dt=0x55b3a9a12120@(G/w5)  write_register_execute [RV] <- VAR 0x55b3a9b757b0 <e18809> {q21} @dt=0x55b3a9a12120@(G/w5)  write_register_execute INPUT PORT
    1:2:2:2: VARREF 0x55b3a9ba55a0 <e18841> {q41} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [LV] => VAR 0x55b3a9b7b6e0 <e18814> {q27} @dt=0x55b3a9a12120@(G/w5)  write_register_memory OUTPUT PORT
    1: MODULE 0x55b3a9b80ca0 <e8792> {r1}  Fetch_Decode_Register  L3
    1:2: VAR 0x55b3a9b81110 <e18843> {r3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b81630 <e18844> {r4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2: VAR 0x55b3a9b81b50 <e18845> {r5} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2: VAR 0x55b3a9b82db0 <e18846> {r7} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch INPUT PORT
    1:2: VAR 0x55b3a9b84040 <e18847> {r8} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2: VAR 0x55b3a9b85370 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode OUTPUT PORT
    1:2: VAR 0x55b3a9b866a0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b89920 <e8362> {r15} [always_ff]
    1:2:1: SENTREE 0x55b3a9b86c20 <e8301> {r15}
    1:2:1:1: SENITEM 0x55b3a9b86b60 <e8299> {r15} [POS]
    1:2:1:1:1: VARREF 0x55b3a99fdda0 <e18850> {r15} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b81110 <e18843> {r3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:2: IF 0x55b3a9b89810 <e20150> {r17}
    1:2:2:1: NOT 0x55b3a9c0f1a0 <e19468> {r17} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1:1: VARREF 0x55b3a99fdec0 <e19466> {r17} @dt=0x55b3a99e1a00@(G/w1)  enable [RV] <- VAR 0x55b3a9b81630 <e18844> {r4} @dt=0x55b3a99e1a00@(G/w1)  enable INPUT PORT
    1:2:2:2: IF 0x55b3a9b89700 <e20147> {r18}
    1:2:2:2:1: VARREF 0x55b3a99fdfe0 <e18853> {r18} @dt=0x55b3a99e1a00@(G/w1)  clear [RV] <- VAR 0x55b3a9b81b50 <e18845> {r5} @dt=0x55b3a99e1a00@(G/w1)  clear INPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x55b3a9b87d70 <e20141> {r19} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9c0a870 <e18863> {r19} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55b3a99fe100 <e18864> {r19} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [LV] => VAR 0x55b3a9b85370 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:2: ASSIGNDLY 0x55b3a9b88a50 <e18879> {r20} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:2:1: CONST 0x55b3a9c0ad10 <e19059> {r20} @dt=0x55b3a99ffb00@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55b3a99fe220 <e18878> {r20} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9b866a0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x55b3a9b89120 <e20144> {r22} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:3:1: VARREF 0x55b3a99fe340 <e18880> {r22} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch [RV] <- VAR 0x55b3a9b82db0 <e18846> {r7} @dt=0x55b3a99ffb00@(G/w32)  instruction_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x55b3a99fe460 <e18881> {r22} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode [LV] => VAR 0x55b3a9b85370 <e18848> {r10} @dt=0x55b3a99ffb00@(G/w32)  instruction_decode OUTPUT PORT
    1:2:2:2:3: ASSIGNDLY 0x55b3a9b895c0 <e18885> {r23} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:2:3:1: VARREF 0x55b3a99fe580 <e18883> {r23} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch [RV] <- VAR 0x55b3a9b84040 <e18847> {r8} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_fetch INPUT PORT
    1:2:2:2:3:2: VARREF 0x55b3a99fe6a0 <e18884> {r23} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode [LV] => VAR 0x55b3a9b866a0 <e18849> {r11} @dt=0x55b3a99ffb00@(G/w32)  program_counter_plus_four_decode OUTPUT PORT
    1: MODULE 0x55b3a9b8d650 <e8793> {s1}  Memory_Writeback_Register  L3
    1:2: VAR 0x55b3a9b8dac0 <e18886> {s3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2: VAR 0x55b3a9b8dee0 <e18887> {s6} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9b8e400 <e18888> {s7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2: VAR 0x55b3a9b8e910 <e18889> {s8} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2: VAR 0x55b3a9b8eee0 <e18890> {s10} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b8f4f0 <e18891> {s11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b8fb00 <e18892> {s12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b90de0 <e18893> {s14} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b920d0 <e18894> {s15} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2: VAR 0x55b3a9b933c0 <e18895> {s16} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b946b0 <e18896> {s17} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2: VAR 0x55b3a9b959a0 <e18897> {s18} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory INPUT PORT
    1:2: VAR 0x55b3a9b96cd0 <e18898> {s20} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b97ff0 <e18899> {s21} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b992f0 <e18900> {s22} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b9a5e0 <e18901> {s23} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2: VAR 0x55b3a9b9b8d0 <e18902> {s24} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback OUTPUT PORT
    1:2: ALWAYS 0x55b3a9b9e5b0 <e8760> {s27} [always_ff]
    1:2:1: SENTREE 0x55b3a9b9be30 <e8710> {s27}
    1:2:1:1: SENITEM 0x55b3a9b9bd70 <e8708> {s27} [POS]
    1:2:1:1:1: VARREF 0x55b3a99e3850 <e18903> {s27} @dt=0x55b3a99e1a00@(G/w1)  clk [RV] <- VAR 0x55b3a9b8dac0 <e18886> {s3} @dt=0x55b3a99e1a00@(G/w1)  clk INPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9c4b0 <e20153> {s28} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99e3970 <e18904> {s28} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory [RV] <- VAR 0x55b3a9b8dee0 <e18887> {s6} @dt=0x55b3a99e1a00@(G/w1)  register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e3a90 <e18905> {s28} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback [LV] => VAR 0x55b3a9b8eee0 <e18890> {s10} @dt=0x55b3a99e1a00@(G/w1)  register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9c980 <e18909> {s29} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99e3bb0 <e18907> {s29} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory [RV] <- VAR 0x55b3a9b8e400 <e18888> {s7} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e3cd0 <e18908> {s29} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback [LV] => VAR 0x55b3a9b8f4f0 <e18891> {s11} @dt=0x55b3a99e1a00@(G/w1)  memory_to_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9ce20 <e18912> {s30} @dt=0x55b3a99e1a00@(G/w1)
    1:2:2:1: VARREF 0x55b3a99e3e40 <e18910> {s30} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory [RV] <- VAR 0x55b3a9b8e910 <e18889> {s8} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e3f60 <e18911> {s30} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback [LV] => VAR 0x55b3a9b8fb00 <e18892> {s12} @dt=0x55b3a99e1a00@(G/w1)  hi_lo_register_write_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9d290 <e18915> {s32} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99e4080 <e18913> {s32} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory [RV] <- VAR 0x55b3a9b90de0 <e18893> {s14} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e41a0 <e18914> {s32} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback [LV] => VAR 0x55b3a9b96cd0 <e18898> {s20} @dt=0x55b3a99ffb00@(G/w32)  ALU_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9d710 <e18918> {s33} @dt=0x55b3a9a12120@(G/w5)
    1:2:2:1: VARREF 0x55b3a99e42c0 <e18916> {s33} @dt=0x55b3a9a12120@(G/w5)  write_register_memory [RV] <- VAR 0x55b3a9b920d0 <e18894> {s15} @dt=0x55b3a9a12120@(G/w5)  write_register_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e43e0 <e18917> {s33} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback [LV] => VAR 0x55b3a9b97ff0 <e18899> {s21} @dt=0x55b3a9a12120@(G/w5)  write_register_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9db70 <e18921> {s34} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99e4500 <e18919> {s34} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory [RV] <- VAR 0x55b3a9b933c0 <e18895> {s16} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99e4620 <e18920> {s34} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback [LV] => VAR 0x55b3a9b992f0 <e18900> {s22} @dt=0x55b3a99ffb00@(G/w32)  ALU_HI_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9dfd0 <e18924> {s35} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99e4740 <e18922> {s35} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory [RV] <- VAR 0x55b3a9b946b0 <e18896> {s17} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99fda40 <e18923> {s35} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback [LV] => VAR 0x55b3a9b9a5e0 <e18901> {s23} @dt=0x55b3a99ffb00@(G/w32)  ALU_LO_output_writeback OUTPUT PORT
    1:2:2: ASSIGNDLY 0x55b3a9b9e430 <e18927> {s36} @dt=0x55b3a99ffb00@(G/w32)
    1:2:2:1: VARREF 0x55b3a99fdb60 <e18925> {s36} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory [RV] <- VAR 0x55b3a9b959a0 <e18897> {s18} @dt=0x55b3a99ffb00@(G/w32)  read_data_memory INPUT PORT
    1:2:2:2: VARREF 0x55b3a99fdc80 <e18926> {s36} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback [LV] => VAR 0x55b3a9b9b8d0 <e18902> {s24} @dt=0x55b3a99ffb00@(G/w32)  read_data_writeback OUTPUT PORT
    3: TYPETABLE 0x55b3a99cd5f0 <e2> {a0}
		   logic  -> BASICDTYPE 0x55b3a9c3a610 <e20223#> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9c3a610 <e20223#> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9be89d0 <e13028> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9bef7e0 <e14251> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9bfd670 <e15734> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
		detailed  ->  BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a99f3960 <e34> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99ff880 <e39> {c10} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0d520 <e405> {c47} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a191e0 <e677> {c63} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4d150 <e1890> {c169} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a4d390 <e1897> {c169} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55b3a9a4d770 <e1902> {c169} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9a4d9c0 <e1909> {c169} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a4eb70 <e1937> {c173} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7d7c0 <e2669> {c402} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a97010 <e3111> {e22} @dt=this@(w0)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a9dbf0 <e3329> {e31} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a9e210 <e3342> {e31} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a9e980 <e3354> {e33} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9ab7650 <e4015> {e63} @dt=this@(G/w31)  logic [GENERIC] kwd=logic range=[30:0]
    3:1: BASICDTYPE 0x55b3a9afc270 <e5461> {i31} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9b0a090 <e5800> {j3} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b61420 <e7523> {p49} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bc8310 <e12195> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b0a1d0 <e12203> {j3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcd0f0 <e12211> {k3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9bcf940 <e12219> {l3} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0x55b3a9b8d9e0 <e12332> {s3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8de00 <e12335> {s6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e320 <e12338> {s7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8e830 <e12341> {s8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8ee00 <e12344> {s10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8f410 <e12347> {s11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b8fa20 <e12350> {s12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b908e0 <e12353> {s14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b91bd0 <e12361> {s15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b92ec0 <e12369> {s16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b941b0 <e12377> {s17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b954a0 <e12385> {s18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b967d0 <e12393> {s20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b97af0 <e12401> {s21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b98df0 <e12409> {s22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9a0e0 <e12417> {s23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b9b3d0 <e12425> {s24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b81030 <e12458> {r3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81550 <e12461> {r4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b81a70 <e12464> {r5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b828b0 <e12467> {r7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b83b40 <e12475> {r8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b84e70 <e12483> {r10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b861a0 <e12491> {r11} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a83580 <e12503> {r19} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b6cd90 <e12523> {q3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d1f0 <e12526> {q6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6d650 <e12529> {q7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6db10 <e12532> {q8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e030 <e12535> {q9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6e5f0 <e12538> {q11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6ec10 <e12541> {q12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f1d0 <e12544> {q13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b6f7f0 <e12547> {q14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b706f0 <e12550> {q17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b719e0 <e12558> {q18} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b72cd0 <e12566> {q19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b73fc0 <e12574> {q20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b752b0 <e12582> {q21} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b765e0 <e12590> {q23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b778d0 <e12598> {q24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b78bc0 <e12606> {q25} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b79eb0 <e12614> {q26} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b7b1e0 <e12622> {q27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b47cf0 <e12658> {p3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48110 <e12661> {p4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48530 <e12664> {p7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48990 <e12667> {p8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b48df0 <e12670> {p9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49350 <e12673> {p10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b498b0 <e12676> {p11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b49ff0 <e12679> {p12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b4ae50 <e12682> {p13} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b4c0b0 <e12690> {p14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4d2f0 <e12698> {p15} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4e530 <e12706> {p16} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b4f770 <e12714> {p17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b50150 <e12722> {p19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b506b0 <e12725> {p20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b50c70 <e12728> {p21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51240 <e12731> {p22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51860 <e12734> {p23} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b51e70 <e12737> {p24} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b52d30 <e12740> {p25} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9b53f90 <e12748> {p26} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b55200 <e12756> {p27} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b56470 <e12764> {p28} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b57770 <e12772> {p29} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b58aa0 <e12780> {p32} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b59d90 <e12788> {p33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5b0c0 <e12796> {p35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b5c3f0 <e12804> {p36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b3eab0 <e12985> {o3} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b3fc30 <e12993> {o4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8740 <e13009> {o6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be89d0 <e13028> {o6} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55b3a9be8d00 <e13040> {o6} @dt=this@(w16)  logic kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9b2a2e0 <e13054> {n3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2a800 <e13057> {n4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2ad20 <e13060> {n5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b240 <e13063> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2b600 <e13066> {n6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b2c380 <e13069> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2cb60 <e13077> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2d340 <e13085> {n7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b2e580 <e13093> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2ed60 <e13101> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b2f540 <e13109> {n8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b307b0 <e13117> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b30fc0 <e13125> {n9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: UNPACKARRAYDTYPE 0x55b3a9b32f50 <e13142> {n12} @dt=this@(w32)u[31:0] refdt=0x55b3a99ffb00(G/w32) [31:0]
    3:1:2: RANGE 0x55b3a9b32950 <e6557> {n12}
    3:1:2:2: CONST 0x55b3a9c085c0 <e18478> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55b3a9c08810 <e18488> {n12} @dt=0x55b3a9c02d00@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55b3a9b32a50 <e13136> {n12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b33c80 <e13144> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b343b0 <e13152> {n13} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b35560 <e13160> {n14} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b36710 <e13168> {n15} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be8fa0 <e13180> {n19} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9be9200 <e13204> {n19} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b3a580 <e13280> {n28} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b22e20 <e13327> {m2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b23ba0 <e13330> {m3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b244e0 <e13338> {m4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9b25340 <e13341> {m5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcfd50 <e13354> {l6} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9bd03d0 <e13362> {l7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c990 <e13399> {l8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd6a50 <e13436> {l9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd70b0 <e13473> {l10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bd7890 <e13510> {l12} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8590 <e13564> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bc87f0 <e13567> {k7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bc8e20 <e13604> {k8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcbf90 <e13641> {k10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bcd4e0 <e13689> {k6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9bcd740 <e13692> {k7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bcdfa0 <e13729> {k8} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9bce800 <e13766> {k10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9b0b030 <e13814> {j6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9b0c270 <e13822> {j7} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9aec3c0 <e13841> {i2} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aecea0 <e13844> {i3} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aee000 <e13852> {i4} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9aef240 <e13860> {i5} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af0480 <e13868> {i6} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af1700 <e13876> {i7} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af2080 <e13884> {i8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af25e0 <e13887> {i9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af3480 <e13890> {i10} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af3e00 <e13898> {i11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af4360 <e13901> {i12} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af51c0 <e13904> {i13} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9af5bc0 <e13912> {i14} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6150 <e13915> {i16} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af66a0 <e13918> {i17} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af6c80 <e13921> {i18} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7290 <e13924> {i19} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af7880 <e13927> {i20} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9af8770 <e13930> {i21} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9af9aa0 <e13938> {i22} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9afa3a0 <e13946> {i25} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9afa7d0 <e13949> {i26} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ae3d30 <e14133> {h3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae4f70 <e14141> {h4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ae58f0 <e14149> {h6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac9200 <e14160> {g3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9ac9b00 <e14168> {g5} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca020 <e14171> {g6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9aca540 <e14174> {g7} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaa60 <e14177> {g8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acaf80 <e14180> {g9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acb4c0 <e14183> {g10} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acba20 <e14186> {g11} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9acc8a0 <e14189> {g12} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9acda40 <e14197> {g16} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9aceb60 <e14205> {g17} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9acfc80 <e14213> {g18} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9bef550 <e14230> {g21} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bef7e0 <e14251> {g21} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9ac0010 <e14710> {f3} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0530 <e14713> {f4} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9ac0a90 <e14716> {f6} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a88b30 <e14723> {e4} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a89c70 <e14731> {e5} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8aeb0 <e14739> {e6} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8c130 <e14747> {e8} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8d370 <e14755> {e9} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8e610 <e14763> {e10} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a8f790 <e14771> {e14} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a90910 <e14779> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a91a90 <e14787> {e16} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a92c10 <e14795> {e17} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a93d90 <e14803> {e18} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9a94f10 <e14811> {e19} @dt=this@(w64)  logic kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bf61c0 <e14918> {e22} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9bf9d90 <e15328> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55b3a9bfd670 <e15734> {e68} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a7f5c0 <e15796> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a7fca0 <e15804> {d3} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a80ec0 <e15812> {d4} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a99e1a00 <e15830> {c6} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55b3a99f0690 <e15833> {c8} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99f25b0 <e15836> {c9} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a99ffb00 <e15839> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a002c0 <e15847> {c13} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a00da0 <e15850> {c16} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a01c20 <e15858> {c17} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a02aa0 <e15866> {c20} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a03280 <e15874> {c21} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a036a0 <e15877> {c22} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a044c0 <e15880> {c23} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05700 <e15888> {c24} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a05fa0 <e15896> {c27} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a063a0 <e15899> {c29} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a07120 <e15902> {c33} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a082a0 <e15910> {c34} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a093e0 <e15918> {c35} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0a540 <e15926> {c36} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0ad80 <e15934> {c38} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b1c0 <e15937> {c39} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0b5e0 <e15940> {c40} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0ba20 <e15943> {c41} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0be80 <e15946> {c42} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c2a0 <e15949> {c43} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0c6a0 <e15952> {c44} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0caa0 <e15955> {c45} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0cea0 <e15958> {c46} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a0dbe0 <e15961> {c47} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a0ed60 <e15969> {c52} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a0fec0 <e15977> {c53} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a11000 <e15985> {c54} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a12120 <e15993> {c56} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a12820 <e16001> {c56} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15340 <e16103> {c59} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a15a40 <e16111> {c59} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a18560 <e16213> {c62} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a1a380 <e16268> {c64} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55b3a9a1c0c0 <e16323> {c67} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1cf20 <e16331> {c68} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1dee0 <e16339> {c69} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a1f000 <e16347> {c70} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a20120 <e16355> {c71} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21240 <e16363> {c72} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a21aa0 <e16371> {c75} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a21f00 <e16374> {c76} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a22370 <e16377> {c77} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a23100 <e16380> {c78} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a239b0 <e16388> {c79} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a24740 <e16391> {c80} @dt=this@(w6)  logic kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55b3a9a25040 <e16399> {c81} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a254b0 <e16402> {c82} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a26290 <e16405> {c85} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a27470 <e16413> {c86} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a28600 <e16421> {c87} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a297b0 <e16429> {c88} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2a960 <e16437> {c89} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2bb10 <e16445> {c90} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2ccc0 <e16453> {c91} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2de70 <e16461> {c92} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a2efb0 <e16469> {c93} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a30100 <e16477> {c94} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a31250 <e16485> {c95} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a32410 <e16493> {c96} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a32d00 <e16501> {c99} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a33a90 <e16504> {c100} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a34390 <e16512> {c101} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34800 <e16515> {c102} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a34ce0 <e16518> {c103} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a35a90 <e16521> {c106} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a36c40 <e16529> {c107} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a37df0 <e16537> {c108} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a38fa0 <e16545> {c109} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3a150 <e16553> {c110} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3aa90 <e16561> {c113} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3af50 <e16564> {c114} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3b410 <e16567> {c115} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a3c210 <e16570> {c118} @dt=this@(w5)  logic kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55b3a9a3d3a0 <e16578> {c119} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3e550 <e16586> {c120} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a3f700 <e16594> {c121} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a408b0 <e16602> {c122} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a41a60 <e16610> {c123} @dt=this@(w32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9a422e0 <e16618> {c126} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42710 <e16621> {c127} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a42bb0 <e16624> {c128} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a43040 <e16627> {c129} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a434d0 <e16630> {c130} @dt=this@(w1)  logic kwd=logic
    3:1: BASICDTYPE 0x55b3a9a44260 <e16633> {c131} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9a45410 <e16641> {c132} @dt=this@(w2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55b3a9c02d00 <e17268> {c169} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55b3a9c3a610 <e20223#> {c57} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
