<stg><name>fir_wrap</name>


<trans_list>

<trans id="84" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %coef_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %coef

]]></Node>
<StgValue><ssdm name="coef_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1 %len_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %len

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %x_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %y_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %y

]]></Node>
<StgValue><ssdm name="y_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="31" op_0_bw="32">
<![CDATA[
entry:4 %trunc_ln31 = trunc i32 %len_read

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18 %trunc_ln41_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %coef_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %x_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %trunc_ln47_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %y_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln47_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="62">
<![CDATA[
entry:19 %sext_ln41 = sext i62 %trunc_ln41_1

]]></Node>
<StgValue><ssdm name="sext_ln41"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:20 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln41

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="42" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="43" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="44" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 99

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="45" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="0">
<![CDATA[
entry:22 %call_ln41 = call void @fir_wrap_Pipeline_VITIS_LOOP_41_1, i32 %gmem, i62 %trunc_ln41_1, i32 %c_0, i32 %c_1, i32 %c_2, i32 %c_3, i32 %c_4, i32 %c_5, i32 %c_6, i32 %c_7, i32 %c_8, i32 %c_9, i32 %c_10, i32 %c_11, i32 %c_12, i32 %c_13, i32 %c_14, i32 %c_15, i32 %c_16, i32 %c_17, i32 %c_18, i32 %c_19, i32 %c_20, i32 %c_21, i32 %c_22, i32 %c_23, i32 %c_24, i32 %c_25, i32 %c_26, i32 %c_27, i32 %c_28, i32 %c_29, i32 %c_30, i32 %c_31, i32 %c_32, i32 %c_33, i32 %c_34, i32 %c_35, i32 %c_36, i32 %c_37, i32 %c_38, i32 %c_39, i32 %c_40, i32 %c_41, i32 %c_42, i32 %c_43, i32 %c_44, i32 %c_45, i32 %c_46, i32 %c_47, i32 %c_48, i32 %c_49, i32 %c_50, i32 %c_51, i32 %c_52, i32 %c_53, i32 %c_54, i32 %c_55, i32 %c_56, i32 %c_57, i32 %c_58, i32 %c_59, i32 %c_60, i32 %c_61, i32 %c_62, i32 %c_63, i32 %c_64, i32 %c_65, i32 %c_66, i32 %c_67, i32 %c_68, i32 %c_69, i32 %c_70, i32 %c_71, i32 %c_72, i32 %c_73, i32 %c_74, i32 %c_75, i32 %c_76, i32 %c_77, i32 %c_78, i32 %c_79, i32 %c_80, i32 %c_81, i32 %c_82, i32 %c_83, i32 %c_84, i32 %c_85, i32 %c_86, i32 %c_87, i32 %c_88, i32 %c_89, i32 %c_90, i32 %c_91, i32 %c_92, i32 %c_93, i32 %c_94, i32 %c_95, i32 %c_96, i32 %c_97, i32 %c_98

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="46" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="0">
<![CDATA[
entry:22 %call_ln41 = call void @fir_wrap_Pipeline_VITIS_LOOP_41_1, i32 %gmem, i62 %trunc_ln41_1, i32 %c_0, i32 %c_1, i32 %c_2, i32 %c_3, i32 %c_4, i32 %c_5, i32 %c_6, i32 %c_7, i32 %c_8, i32 %c_9, i32 %c_10, i32 %c_11, i32 %c_12, i32 %c_13, i32 %c_14, i32 %c_15, i32 %c_16, i32 %c_17, i32 %c_18, i32 %c_19, i32 %c_20, i32 %c_21, i32 %c_22, i32 %c_23, i32 %c_24, i32 %c_25, i32 %c_26, i32 %c_27, i32 %c_28, i32 %c_29, i32 %c_30, i32 %c_31, i32 %c_32, i32 %c_33, i32 %c_34, i32 %c_35, i32 %c_36, i32 %c_37, i32 %c_38, i32 %c_39, i32 %c_40, i32 %c_41, i32 %c_42, i32 %c_43, i32 %c_44, i32 %c_45, i32 %c_46, i32 %c_47, i32 %c_48, i32 %c_49, i32 %c_50, i32 %c_51, i32 %c_52, i32 %c_53, i32 %c_54, i32 %c_55, i32 %c_56, i32 %c_57, i32 %c_58, i32 %c_59, i32 %c_60, i32 %c_61, i32 %c_62, i32 %c_63, i32 %c_64, i32 %c_65, i32 %c_66, i32 %c_67, i32 %c_68, i32 %c_69, i32 %c_70, i32 %c_71, i32 %c_72, i32 %c_73, i32 %c_74, i32 %c_75, i32 %c_76, i32 %c_77, i32 %c_78, i32 %c_79, i32 %c_80, i32 %c_81, i32 %c_82, i32 %c_83, i32 %c_84, i32 %c_85, i32 %c_86, i32 %c_87, i32 %c_88, i32 %c_89, i32 %c_90, i32 %c_91, i32 %c_92, i32 %c_93, i32 %c_94, i32 %c_95, i32 %c_96, i32 %c_97, i32 %c_98

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="47" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %icmp_ln47 = icmp_sgt  i32 %len_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="48" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
entry:27 %empty_63 = select i1 %icmp_ln47, i31 %trunc_ln31, i31 0

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="49" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="62">
<![CDATA[
entry:25 %sext_ln47 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="50" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:26 %gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="31">
<![CDATA[
entry:28 %zext_ln47 = zext i31 %empty_63

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="52" st_id="12" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="53" st_id="13" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="54" st_id="14" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="55" st_id="15" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="56" st_id="16" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="57" st_id="17" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="58" st_id="18" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="59" st_id="19" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:29 %empty_64 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="60" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="62">
<![CDATA[
entry:31 %sext_ln47_1 = sext i62 %trunc_ln47_1

]]></Node>
<StgValue><ssdm name="sext_ln47_1"/></StgValue>
</operation>

<operation id="61" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:32 %gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln47_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:33 %empty_65 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i32 %zext_ln47

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="63" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="62" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="0" op_203_bw="0" op_204_bw="0">
<![CDATA[
entry:34 %call_ln47 = call void @fir_wrap_Pipeline_VITIS_LOOP_47_2, i32 %gmem, i62 %trunc_ln47_1, i62 %trunc_ln1, i32 %len_read, i32 %c_0, i32 %p_ZZ3firPiiE9shift_reg_97, i32 %c_98, i32 %c_97, i32 %c_96, i32 %c_95, i32 %c_94, i32 %c_93, i32 %c_92, i32 %c_91, i32 %c_90, i32 %c_89, i32 %c_88, i32 %c_87, i32 %c_86, i32 %c_85, i32 %c_84, i32 %c_83, i32 %c_82, i32 %c_81, i32 %c_80, i32 %c_79, i32 %c_78, i32 %c_77, i32 %c_76, i32 %c_75, i32 %c_74, i32 %c_73, i32 %c_72, i32 %c_71, i32 %c_70, i32 %c_69, i32 %c_68, i32 %c_67, i32 %c_66, i32 %c_65, i32 %c_64, i32 %c_63, i32 %c_62, i32 %c_61, i32 %c_60, i32 %c_59, i32 %c_58, i32 %c_57, i32 %c_56, i32 %c_55, i32 %c_54, i32 %c_53, i32 %c_52, i32 %c_51, i32 %c_50, i32 %c_49, i32 %c_48, i32 %c_47, i32 %c_46, i32 %c_45, i32 %c_44, i32 %c_43, i32 %c_42, i32 %c_41, i32 %c_40, i32 %c_39, i32 %c_38, i32 %c_37, i32 %c_36, i32 %c_35, i32 %c_34, i32 %c_33, i32 %c_32, i32 %c_31, i32 %c_30, i32 %c_29, i32 %c_28, i32 %c_27, i32 %c_26, i32 %c_25, i32 %c_24, i32 %c_23, i32 %c_22, i32 %c_21, i32 %c_20, i32 %c_19, i32 %c_18, i32 %c_17, i32 %c_16, i32 %c_15, i32 %c_14, i32 %c_13, i32 %c_12, i32 %c_11, i32 %c_10, i32 %c_9, i32 %c_8, i32 %c_7, i32 %c_6, i32 %c_5, i32 %c_4, i32 %c_3, i32 %c_2, i32 %c_1, i32 %p_ZZ3firPiiE9shift_reg_96, i32 %p_ZZ3firPiiE9shift_reg_95, i32 %p_ZZ3firPiiE9shift_reg_94, i32 %p_ZZ3firPiiE9shift_reg_93, i32 %p_ZZ3firPiiE9shift_reg_92, i32 %p_ZZ3firPiiE9shift_reg_91, i32 %p_ZZ3firPiiE9shift_reg_90, i32 %p_ZZ3firPiiE9shift_reg_89, i32 %p_ZZ3firPiiE9shift_reg_88, i32 %p_ZZ3firPiiE9shift_reg_87, i32 %p_ZZ3firPiiE9shift_reg_86, i32 %p_ZZ3firPiiE9shift_reg_85, i32 %p_ZZ3firPiiE9shift_reg_84, i32 %p_ZZ3firPiiE9shift_reg_83, i32 %p_ZZ3firPiiE9shift_reg_82, i32 %p_ZZ3firPiiE9shift_reg_81, i32 %p_ZZ3firPiiE9shift_reg_80, i32 %p_ZZ3firPiiE9shift_reg_79, i32 %p_ZZ3firPiiE9shift_reg_78, i32 %p_ZZ3firPiiE9shift_reg_77, i32 %p_ZZ3firPiiE9shift_reg_76, i32 %p_ZZ3firPiiE9shift_reg_75, i32 %p_ZZ3firPiiE9shift_reg_74, i32 %p_ZZ3firPiiE9shift_reg_73, i32 %p_ZZ3firPiiE9shift_reg_72, i32 %p_ZZ3firPiiE9shift_reg_71, i32 %p_ZZ3firPiiE9shift_reg_70, i32 %p_ZZ3firPiiE9shift_reg_69, i32 %p_ZZ3firPiiE9shift_reg_68, i32 %p_ZZ3firPiiE9shift_reg_67, i32 %p_ZZ3firPiiE9shift_reg_66, i32 %p_ZZ3firPiiE9shift_reg_65, i32 %p_ZZ3firPiiE9shift_reg_64, i32 %p_ZZ3firPiiE9shift_reg_63, i32 %p_ZZ3firPiiE9shift_reg_62, i32 %p_ZZ3firPiiE9shift_reg_61, i32 %p_ZZ3firPiiE9shift_reg_60, i32 %p_ZZ3firPiiE9shift_reg_59, i32 %p_ZZ3firPiiE9shift_reg_58, i32 %p_ZZ3firPiiE9shift_reg_57, i32 %p_ZZ3firPiiE9shift_reg_56, i32 %p_ZZ3firPiiE9shift_reg_55, i32 %p_ZZ3firPiiE9shift_reg_54, i32 %p_ZZ3firPiiE9shift_reg_53, i32 %p_ZZ3firPiiE9shift_reg_52, i32 %p_ZZ3firPiiE9shift_reg_51, i32 %p_ZZ3firPiiE9shift_reg_50, i32 %p_ZZ3firPiiE9shift_reg_49, i32 %p_ZZ3firPiiE9shift_reg_48, i32 %p_ZZ3firPiiE9shift_reg_47, i32 %p_ZZ3firPiiE9shift_reg_46, i32 %p_ZZ3firPiiE9shift_reg_45, i32 %p_ZZ3firPiiE9shift_reg_44, i32 %p_ZZ3firPiiE9shift_reg_43, i32 %p_ZZ3firPiiE9shift_reg_42, i32 %p_ZZ3firPiiE9shift_reg_41, i32 %p_ZZ3firPiiE9shift_reg_40, i32 %p_ZZ3firPiiE9shift_reg_39, i32 %p_ZZ3firPiiE9shift_reg_38, i32 %p_ZZ3firPiiE9shift_reg_37, i32 %p_ZZ3firPiiE9shift_reg_36, i32 %p_ZZ3firPiiE9shift_reg_35, i32 %p_ZZ3firPiiE9shift_reg_34, i32 %p_ZZ3firPiiE9shift_reg_33, i32 %p_ZZ3firPiiE9shift_reg_32, i32 %p_ZZ3firPiiE9shift_reg_31, i32 %p_ZZ3firPiiE9shift_reg_30, i32 %p_ZZ3firPiiE9shift_reg_29, i32 %p_ZZ3firPiiE9shift_reg_28, i32 %p_ZZ3firPiiE9shift_reg_27, i32 %p_ZZ3firPiiE9shift_reg_26, i32 %p_ZZ3firPiiE9shift_reg_25, i32 %p_ZZ3firPiiE9shift_reg_24, i32 %p_ZZ3firPiiE9shift_reg_23, i32 %p_ZZ3firPiiE9shift_reg_22, i32 %p_ZZ3firPiiE9shift_reg_21, i32 %p_ZZ3firPiiE9shift_reg_20, i32 %p_ZZ3firPiiE9shift_reg_19, i32 %p_ZZ3firPiiE9shift_reg_18, i32 %p_ZZ3firPiiE9shift_reg_17, i32 %p_ZZ3firPiiE9shift_reg_16, i32 %p_ZZ3firPiiE9shift_reg_15, i32 %p_ZZ3firPiiE9shift_reg_14, i32 %p_ZZ3firPiiE9shift_reg_13, i32 %p_ZZ3firPiiE9shift_reg_12, i32 %p_ZZ3firPiiE9shift_reg_11, i32 %p_ZZ3firPiiE9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_7, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="64" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="62" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="0" op_203_bw="0" op_204_bw="0">
<![CDATA[
entry:34 %call_ln47 = call void @fir_wrap_Pipeline_VITIS_LOOP_47_2, i32 %gmem, i62 %trunc_ln47_1, i62 %trunc_ln1, i32 %len_read, i32 %c_0, i32 %p_ZZ3firPiiE9shift_reg_97, i32 %c_98, i32 %c_97, i32 %c_96, i32 %c_95, i32 %c_94, i32 %c_93, i32 %c_92, i32 %c_91, i32 %c_90, i32 %c_89, i32 %c_88, i32 %c_87, i32 %c_86, i32 %c_85, i32 %c_84, i32 %c_83, i32 %c_82, i32 %c_81, i32 %c_80, i32 %c_79, i32 %c_78, i32 %c_77, i32 %c_76, i32 %c_75, i32 %c_74, i32 %c_73, i32 %c_72, i32 %c_71, i32 %c_70, i32 %c_69, i32 %c_68, i32 %c_67, i32 %c_66, i32 %c_65, i32 %c_64, i32 %c_63, i32 %c_62, i32 %c_61, i32 %c_60, i32 %c_59, i32 %c_58, i32 %c_57, i32 %c_56, i32 %c_55, i32 %c_54, i32 %c_53, i32 %c_52, i32 %c_51, i32 %c_50, i32 %c_49, i32 %c_48, i32 %c_47, i32 %c_46, i32 %c_45, i32 %c_44, i32 %c_43, i32 %c_42, i32 %c_41, i32 %c_40, i32 %c_39, i32 %c_38, i32 %c_37, i32 %c_36, i32 %c_35, i32 %c_34, i32 %c_33, i32 %c_32, i32 %c_31, i32 %c_30, i32 %c_29, i32 %c_28, i32 %c_27, i32 %c_26, i32 %c_25, i32 %c_24, i32 %c_23, i32 %c_22, i32 %c_21, i32 %c_20, i32 %c_19, i32 %c_18, i32 %c_17, i32 %c_16, i32 %c_15, i32 %c_14, i32 %c_13, i32 %c_12, i32 %c_11, i32 %c_10, i32 %c_9, i32 %c_8, i32 %c_7, i32 %c_6, i32 %c_5, i32 %c_4, i32 %c_3, i32 %c_2, i32 %c_1, i32 %p_ZZ3firPiiE9shift_reg_96, i32 %p_ZZ3firPiiE9shift_reg_95, i32 %p_ZZ3firPiiE9shift_reg_94, i32 %p_ZZ3firPiiE9shift_reg_93, i32 %p_ZZ3firPiiE9shift_reg_92, i32 %p_ZZ3firPiiE9shift_reg_91, i32 %p_ZZ3firPiiE9shift_reg_90, i32 %p_ZZ3firPiiE9shift_reg_89, i32 %p_ZZ3firPiiE9shift_reg_88, i32 %p_ZZ3firPiiE9shift_reg_87, i32 %p_ZZ3firPiiE9shift_reg_86, i32 %p_ZZ3firPiiE9shift_reg_85, i32 %p_ZZ3firPiiE9shift_reg_84, i32 %p_ZZ3firPiiE9shift_reg_83, i32 %p_ZZ3firPiiE9shift_reg_82, i32 %p_ZZ3firPiiE9shift_reg_81, i32 %p_ZZ3firPiiE9shift_reg_80, i32 %p_ZZ3firPiiE9shift_reg_79, i32 %p_ZZ3firPiiE9shift_reg_78, i32 %p_ZZ3firPiiE9shift_reg_77, i32 %p_ZZ3firPiiE9shift_reg_76, i32 %p_ZZ3firPiiE9shift_reg_75, i32 %p_ZZ3firPiiE9shift_reg_74, i32 %p_ZZ3firPiiE9shift_reg_73, i32 %p_ZZ3firPiiE9shift_reg_72, i32 %p_ZZ3firPiiE9shift_reg_71, i32 %p_ZZ3firPiiE9shift_reg_70, i32 %p_ZZ3firPiiE9shift_reg_69, i32 %p_ZZ3firPiiE9shift_reg_68, i32 %p_ZZ3firPiiE9shift_reg_67, i32 %p_ZZ3firPiiE9shift_reg_66, i32 %p_ZZ3firPiiE9shift_reg_65, i32 %p_ZZ3firPiiE9shift_reg_64, i32 %p_ZZ3firPiiE9shift_reg_63, i32 %p_ZZ3firPiiE9shift_reg_62, i32 %p_ZZ3firPiiE9shift_reg_61, i32 %p_ZZ3firPiiE9shift_reg_60, i32 %p_ZZ3firPiiE9shift_reg_59, i32 %p_ZZ3firPiiE9shift_reg_58, i32 %p_ZZ3firPiiE9shift_reg_57, i32 %p_ZZ3firPiiE9shift_reg_56, i32 %p_ZZ3firPiiE9shift_reg_55, i32 %p_ZZ3firPiiE9shift_reg_54, i32 %p_ZZ3firPiiE9shift_reg_53, i32 %p_ZZ3firPiiE9shift_reg_52, i32 %p_ZZ3firPiiE9shift_reg_51, i32 %p_ZZ3firPiiE9shift_reg_50, i32 %p_ZZ3firPiiE9shift_reg_49, i32 %p_ZZ3firPiiE9shift_reg_48, i32 %p_ZZ3firPiiE9shift_reg_47, i32 %p_ZZ3firPiiE9shift_reg_46, i32 %p_ZZ3firPiiE9shift_reg_45, i32 %p_ZZ3firPiiE9shift_reg_44, i32 %p_ZZ3firPiiE9shift_reg_43, i32 %p_ZZ3firPiiE9shift_reg_42, i32 %p_ZZ3firPiiE9shift_reg_41, i32 %p_ZZ3firPiiE9shift_reg_40, i32 %p_ZZ3firPiiE9shift_reg_39, i32 %p_ZZ3firPiiE9shift_reg_38, i32 %p_ZZ3firPiiE9shift_reg_37, i32 %p_ZZ3firPiiE9shift_reg_36, i32 %p_ZZ3firPiiE9shift_reg_35, i32 %p_ZZ3firPiiE9shift_reg_34, i32 %p_ZZ3firPiiE9shift_reg_33, i32 %p_ZZ3firPiiE9shift_reg_32, i32 %p_ZZ3firPiiE9shift_reg_31, i32 %p_ZZ3firPiiE9shift_reg_30, i32 %p_ZZ3firPiiE9shift_reg_29, i32 %p_ZZ3firPiiE9shift_reg_28, i32 %p_ZZ3firPiiE9shift_reg_27, i32 %p_ZZ3firPiiE9shift_reg_26, i32 %p_ZZ3firPiiE9shift_reg_25, i32 %p_ZZ3firPiiE9shift_reg_24, i32 %p_ZZ3firPiiE9shift_reg_23, i32 %p_ZZ3firPiiE9shift_reg_22, i32 %p_ZZ3firPiiE9shift_reg_21, i32 %p_ZZ3firPiiE9shift_reg_20, i32 %p_ZZ3firPiiE9shift_reg_19, i32 %p_ZZ3firPiiE9shift_reg_18, i32 %p_ZZ3firPiiE9shift_reg_17, i32 %p_ZZ3firPiiE9shift_reg_16, i32 %p_ZZ3firPiiE9shift_reg_15, i32 %p_ZZ3firPiiE9shift_reg_14, i32 %p_ZZ3firPiiE9shift_reg_13, i32 %p_ZZ3firPiiE9shift_reg_12, i32 %p_ZZ3firPiiE9shift_reg_11, i32 %p_ZZ3firPiiE9shift_reg_10, i32 %fir_int_int_shift_reg_9, i32 %fir_int_int_shift_reg_8, i32 %fir_int_int_shift_reg_7, i32 %fir_int_int_shift_reg_6, i32 %fir_int_int_shift_reg_5, i32 %fir_int_int_shift_reg_4, i32 %fir_int_int_shift_reg_3, i32 %fir_int_int_shift_reg_2, i32 %fir_int_int_shift_reg_1, i32 %fir_int_int_shift_reg

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="65" st_id="22" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:35 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="66" st_id="23" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:35 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="67" st_id="24" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:35 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="68" st_id="25" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:35 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="69" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty

]]></Node>
<StgValue><ssdm name="spectopmodule_ln31"/></StgValue>
</operation>

<operation id="70" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_3, i32 0, i32 100, void @empty_7, void @empty_0, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %x, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %len

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="77" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_4, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %len, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coef, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %coef, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_11, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="26" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
entry:35 %empty_66 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="83" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0">
<![CDATA[
entry:36 %ret_ln55 = ret

]]></Node>
<StgValue><ssdm name="ret_ln55"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
