{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 17 22:37:19 2019 " "Info: Processing started: Thu Oct 17 22:37:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/rodolpho/desktop/andre/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Controle:inst4\|ALUControl\[2\] register Banco_reg:Reg_Control\|Reg26\[0\] 104.91 MHz 9.532 ns Internal " "Info: Clock \"clk\" has Internal fmax of 104.91 MHz between source register \"Controle:inst4\|ALUControl\[2\]\" and destination register \"Banco_reg:Reg_Control\|Reg26\[0\]\" (period= 9.532 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.356 ns + Longest register register " "Info: + Longest register to register delay is 9.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[2\] 1 REG LCFF_X27_Y9_N17 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[2\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.228 ns) 0.815 ns Ula32:ALUControl\|Mux38~0 2 COMB LCCOMB_X26_Y10_N18 36 " "Info: 2: + IC(0.587 ns) + CELL(0.228 ns) = 0.815 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 36; COMB Node = 'Ula32:ALUControl\|Mux38~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.053 ns) 1.257 ns Ula32:ALUControl\|Mux62~0 3 COMB LCCOMB_X26_Y10_N22 2 " "Info: 3: + IC(0.389 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl\|Mux62~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 1.866 ns Ula32:ALUControl\|carry_temp\[1\]~2 4 COMB LCCOMB_X26_Y10_N16 5 " "Info: 4: + IC(0.263 ns) + CELL(0.346 ns) = 1.866 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~2'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.148 ns Ula32:ALUControl\|carry_temp\[3\]~21 5 COMB LCCOMB_X26_Y10_N14 1 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~21'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 2.411 ns Ula32:ALUControl\|carry_temp\[3\]~3 6 COMB LCCOMB_X26_Y10_N0 4 " "Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.411 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.684 ns Ula32:ALUControl\|carry_temp\[5\]~4 7 COMB LCCOMB_X26_Y10_N26 4 " "Info: 7: + IC(0.220 ns) + CELL(0.053 ns) = 2.684 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~4'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.950 ns Ula32:ALUControl\|carry_temp\[7\]~5 8 COMB LCCOMB_X26_Y10_N30 4 " "Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 2.950 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~5'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.219 ns Ula32:ALUControl\|carry_temp\[9\]~6 9 COMB LCCOMB_X26_Y10_N4 4 " "Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.219 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~6'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.501 ns Ula32:ALUControl\|carry_temp\[11\]~7 10 COMB LCCOMB_X26_Y10_N8 4 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~7'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.053 ns) 4.331 ns Ula32:ALUControl\|carry_temp\[13\]~8 11 COMB LCCOMB_X22_Y12_N16 4 " "Info: 11: + IC(0.777 ns) + CELL(0.053 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~8'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.603 ns Ula32:ALUControl\|carry_temp\[15\]~9 12 COMB LCCOMB_X22_Y12_N20 4 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~9'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.873 ns Ula32:ALUControl\|carry_temp\[17\]~10 13 COMB LCCOMB_X22_Y12_N26 4 " "Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.873 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~10'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.148 ns Ula32:ALUControl\|carry_temp\[19\]~11 14 COMB LCCOMB_X22_Y12_N30 4 " "Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~11'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 5.432 ns Ula32:ALUControl\|carry_temp\[21\]~12 15 COMB LCCOMB_X22_Y12_N0 4 " "Info: 15: + IC(0.231 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~12'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.704 ns Ula32:ALUControl\|carry_temp\[23\]~13 16 COMB LCCOMB_X22_Y12_N4 4 " "Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 5.704 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~13'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 5.963 ns Ula32:ALUControl\|carry_temp\[25\]~14 17 COMB LCCOMB_X22_Y12_N8 6 " "Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 5.963 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~14'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.053 ns) 6.497 ns Ula32:ALUControl\|carry_temp\[27\]~15 18 COMB LCCOMB_X25_Y12_N20 6 " "Info: 18: + IC(0.481 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~15'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.773 ns Ula32:ALUControl\|carry_temp\[29\]~16 19 COMB LCCOMB_X25_Y12_N24 6 " "Info: 19: + IC(0.223 ns) + CELL(0.053 ns) = 6.773 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~16'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.330 ns) + CELL(0.053 ns) 7.156 ns Ula32:ALUControl\|carry_temp\[30\]~18 20 COMB LCCOMB_X25_Y12_N0 3 " "Info: 20: + IC(0.330 ns) + CELL(0.053 ns) = 7.156 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[30\]~18'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.383 ns" { Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[30]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.272 ns) 7.768 ns DataSrc:inst3\|Mux31~1 21 COMB LCCOMB_X26_Y12_N0 1 " "Info: 21: + IC(0.340 ns) + CELL(0.272 ns) = 7.768 ns; Loc. = LCCOMB_X26_Y12_N0; Fanout = 1; COMB Node = 'DataSrc:inst3\|Mux31~1'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.612 ns" { Ula32:ALUControl|carry_temp[30]~18 DataSrc:inst3|Mux31~1 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 8.030 ns DataSrc:inst3\|Mux31~2 22 COMB LCCOMB_X26_Y12_N22 32 " "Info: 22: + IC(0.209 ns) + CELL(0.053 ns) = 8.030 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 32; COMB Node = 'DataSrc:inst3\|Mux31~2'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 } "NODE_NAME" } } { "DataSrc.v" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/DataSrc.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.309 ns) 9.356 ns Banco_reg:Reg_Control\|Reg26\[0\] 23 REG LCFF_X27_Y13_N1 2 " "Info: 23: + IC(1.017 ns) + CELL(0.309 ns) = 9.356 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg26\[0\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.109 ns ( 22.54 % ) " "Info: Total cell delay = 2.109 ns ( 22.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.247 ns ( 77.46 % ) " "Info: Total interconnect delay = 7.247 ns ( 77.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "9.356 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[30]~18 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "9.356 ns" { Controle:inst4|ALUControl[2] {} Ula32:ALUControl|Mux38~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~21 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[30]~18 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg26[0] {} } { 0.000ns 0.587ns 0.389ns 0.263ns 0.229ns 0.210ns 0.220ns 0.213ns 0.216ns 0.229ns 0.777ns 0.219ns 0.217ns 0.222ns 0.231ns 0.219ns 0.206ns 0.481ns 0.223ns 0.330ns 0.340ns 0.209ns 1.017ns } { 0.000ns 0.228ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.491 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1471 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.618 ns) 2.491 ns Banco_reg:Reg_Control\|Reg26\[0\] 3 REG LCFF_X27_Y13_N1 2 " "Info: 3: + IC(0.676 ns) + CELL(0.618 ns) = 2.491 ns; Loc. = LCFF_X27_Y13_N1; Fanout = 2; REG Node = 'Banco_reg:Reg_Control\|Reg26\[0\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clk~clkctrl Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.09 % ) " "Info: Total cell delay = 1.472 ns ( 59.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 40.91 % ) " "Info: Total interconnect delay = 1.019 ns ( 40.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1471 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Controle:inst4\|ALUControl\[2\] 3 REG LCFF_X27_Y9_N17 38 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[2\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[2] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[2] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Banco_reg.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Banco_reg.vhd" 180 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "9.356 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|carry_temp[30]~18 DataSrc:inst3|Mux31~1 DataSrc:inst3|Mux31~2 Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "9.356 ns" { Controle:inst4|ALUControl[2] {} Ula32:ALUControl|Mux38~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~21 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|carry_temp[30]~18 {} DataSrc:inst3|Mux31~1 {} DataSrc:inst3|Mux31~2 {} Banco_reg:Reg_Control|Reg26[0] {} } { 0.000ns 0.587ns 0.389ns 0.263ns 0.229ns 0.210ns 0.220ns 0.213ns 0.216ns 0.229ns 0.777ns 0.219ns 0.217ns 0.222ns 0.231ns 0.219ns 0.206ns 0.481ns 0.223ns 0.330ns 0.340ns 0.209ns 1.017ns } { 0.000ns 0.228ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.272ns 0.053ns 0.309ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clk clk~clkctrl Banco_reg:Reg_Control|Reg26[0] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clk {} clk~combout {} clk~clkctrl {} Banco_reg:Reg_Control|Reg26[0] {} } { 0.000ns 0.000ns 0.343ns 0.676ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[2] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[31\] Controle:inst4\|ALUControl\[2\] 14.220 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[31\]\" through register \"Controle:inst4\|ALUControl\[2\]\" is 14.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_P23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1471 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { 1256 88 256 1272 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns Controle:inst4\|ALUControl\[2\] 3 REG LCFF_X27_Y9_N17 38 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[2\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[2] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.643 ns + Longest register pin " "Info: + Longest register to pin delay is 11.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[2\] 1 REG LCFF_X27_Y9_N17 38 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y9_N17; Fanout = 38; REG Node = 'Controle:inst4\|ALUControl\[2\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "Controle.sv" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Controle.sv" 149 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.587 ns) + CELL(0.228 ns) 0.815 ns Ula32:ALUControl\|Mux38~0 2 COMB LCCOMB_X26_Y10_N18 36 " "Info: 2: + IC(0.587 ns) + CELL(0.228 ns) = 0.815 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 36; COMB Node = 'Ula32:ALUControl\|Mux38~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.389 ns) + CELL(0.053 ns) 1.257 ns Ula32:ALUControl\|Mux62~0 3 COMB LCCOMB_X26_Y10_N22 2 " "Info: 3: + IC(0.389 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl\|Mux62~0'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.442 ns" { Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 1.866 ns Ula32:ALUControl\|carry_temp\[1\]~2 4 COMB LCCOMB_X26_Y10_N16 5 " "Info: 4: + IC(0.263 ns) + CELL(0.346 ns) = 1.866 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~2'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 2.148 ns Ula32:ALUControl\|carry_temp\[3\]~21 5 COMB LCCOMB_X26_Y10_N14 1 " "Info: 5: + IC(0.229 ns) + CELL(0.053 ns) = 2.148 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~21'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 2.411 ns Ula32:ALUControl\|carry_temp\[3\]~3 6 COMB LCCOMB_X26_Y10_N0 4 " "Info: 6: + IC(0.210 ns) + CELL(0.053 ns) = 2.411 ns; Loc. = LCCOMB_X26_Y10_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 2.684 ns Ula32:ALUControl\|carry_temp\[5\]~4 7 COMB LCCOMB_X26_Y10_N26 4 " "Info: 7: + IC(0.220 ns) + CELL(0.053 ns) = 2.684 ns; Loc. = LCCOMB_X26_Y10_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[5\]~4'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.950 ns Ula32:ALUControl\|carry_temp\[7\]~5 8 COMB LCCOMB_X26_Y10_N30 4 " "Info: 8: + IC(0.213 ns) + CELL(0.053 ns) = 2.950 ns; Loc. = LCCOMB_X26_Y10_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[7\]~5'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 3.219 ns Ula32:ALUControl\|carry_temp\[9\]~6 9 COMB LCCOMB_X26_Y10_N4 4 " "Info: 9: + IC(0.216 ns) + CELL(0.053 ns) = 3.219 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~6'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.501 ns Ula32:ALUControl\|carry_temp\[11\]~7 10 COMB LCCOMB_X26_Y10_N8 4 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.501 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~7'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.053 ns) 4.331 ns Ula32:ALUControl\|carry_temp\[13\]~8 11 COMB LCCOMB_X22_Y12_N16 4 " "Info: 11: + IC(0.777 ns) + CELL(0.053 ns) = 4.331 ns; Loc. = LCCOMB_X22_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~8'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 4.603 ns Ula32:ALUControl\|carry_temp\[15\]~9 12 COMB LCCOMB_X22_Y12_N20 4 " "Info: 12: + IC(0.219 ns) + CELL(0.053 ns) = 4.603 ns; Loc. = LCCOMB_X22_Y12_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~9'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 4.873 ns Ula32:ALUControl\|carry_temp\[17\]~10 13 COMB LCCOMB_X22_Y12_N26 4 " "Info: 13: + IC(0.217 ns) + CELL(0.053 ns) = 4.873 ns; Loc. = LCCOMB_X22_Y12_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~10'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 5.148 ns Ula32:ALUControl\|carry_temp\[19\]~11 14 COMB LCCOMB_X22_Y12_N30 4 " "Info: 14: + IC(0.222 ns) + CELL(0.053 ns) = 5.148 ns; Loc. = LCCOMB_X22_Y12_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~11'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.053 ns) 5.432 ns Ula32:ALUControl\|carry_temp\[21\]~12 15 COMB LCCOMB_X22_Y12_N0 4 " "Info: 15: + IC(0.231 ns) + CELL(0.053 ns) = 5.432 ns; Loc. = LCCOMB_X22_Y12_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~12'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.284 ns" { Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 5.704 ns Ula32:ALUControl\|carry_temp\[23\]~13 16 COMB LCCOMB_X22_Y12_N4 4 " "Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 5.704 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~13'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 5.963 ns Ula32:ALUControl\|carry_temp\[25\]~14 17 COMB LCCOMB_X22_Y12_N8 6 " "Info: 17: + IC(0.206 ns) + CELL(0.053 ns) = 5.963 ns; Loc. = LCCOMB_X22_Y12_N8; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~14'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.053 ns) 6.497 ns Ula32:ALUControl\|carry_temp\[27\]~15 18 COMB LCCOMB_X25_Y12_N20 6 " "Info: 18: + IC(0.481 ns) + CELL(0.053 ns) = 6.497 ns; Loc. = LCCOMB_X25_Y12_N20; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~15'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.053 ns) 6.773 ns Ula32:ALUControl\|carry_temp\[29\]~16 19 COMB LCCOMB_X25_Y12_N24 6 " "Info: 19: + IC(0.223 ns) + CELL(0.053 ns) = 6.773 ns; Loc. = LCCOMB_X25_Y12_N24; Fanout = 6; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~16'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.276 ns" { Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.053 ns) 7.364 ns Ula32:ALUControl\|Mux0~1 20 COMB LCCOMB_X23_Y12_N16 4 " "Info: 20: + IC(0.538 ns) + CELL(0.053 ns) = 7.364 ns; Loc. = LCCOMB_X23_Y12_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux0~1'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.135 ns) + CELL(2.144 ns) 11.643 ns S\[31\] 21 PIN PIN_H23 0 " "Info: 21: + IC(2.135 ns) + CELL(2.144 ns) = 11.643 ns; Loc. = PIN_H23; Fanout = 0; PIN Node = 'S\[31\]'" {  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "4.279 ns" { Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/Rodolpho/Desktop/Andre/Projeto/ProjetoHw/Hardware.bdf" { { -360 3584 3600 -184 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.619 ns ( 31.08 % ) " "Info: Total cell delay = 3.619 ns ( 31.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.024 ns ( 68.92 % ) " "Info: Total interconnect delay = 8.024 ns ( 68.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "11.643 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "11.643 ns" { Controle:inst4|ALUControl[2] {} Ula32:ALUControl|Mux38~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~21 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|Mux0~1 {} S[31] {} } { 0.000ns 0.587ns 0.389ns 0.263ns 0.229ns 0.210ns 0.220ns 0.213ns 0.216ns 0.229ns 0.777ns 0.219ns 0.217ns 0.222ns 0.231ns 0.219ns 0.206ns 0.481ns 0.223ns 0.538ns 2.135ns } { 0.000ns 0.228ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl Controle:inst4|ALUControl[2] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[2] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rodolpho/desktop/andre/quartus/bin/TimingClosureFloorplan.fld" "" "11.643 ns" { Controle:inst4|ALUControl[2] Ula32:ALUControl|Mux38~0 Ula32:ALUControl|Mux62~0 Ula32:ALUControl|carry_temp[1]~2 Ula32:ALUControl|carry_temp[3]~21 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[5]~4 Ula32:ALUControl|carry_temp[7]~5 Ula32:ALUControl|carry_temp[9]~6 Ula32:ALUControl|carry_temp[11]~7 Ula32:ALUControl|carry_temp[13]~8 Ula32:ALUControl|carry_temp[15]~9 Ula32:ALUControl|carry_temp[17]~10 Ula32:ALUControl|carry_temp[19]~11 Ula32:ALUControl|carry_temp[21]~12 Ula32:ALUControl|carry_temp[23]~13 Ula32:ALUControl|carry_temp[25]~14 Ula32:ALUControl|carry_temp[27]~15 Ula32:ALUControl|carry_temp[29]~16 Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/rodolpho/desktop/andre/quartus/bin/Technology_Viewer.qrui" "11.643 ns" { Controle:inst4|ALUControl[2] {} Ula32:ALUControl|Mux38~0 {} Ula32:ALUControl|Mux62~0 {} Ula32:ALUControl|carry_temp[1]~2 {} Ula32:ALUControl|carry_temp[3]~21 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[5]~4 {} Ula32:ALUControl|carry_temp[7]~5 {} Ula32:ALUControl|carry_temp[9]~6 {} Ula32:ALUControl|carry_temp[11]~7 {} Ula32:ALUControl|carry_temp[13]~8 {} Ula32:ALUControl|carry_temp[15]~9 {} Ula32:ALUControl|carry_temp[17]~10 {} Ula32:ALUControl|carry_temp[19]~11 {} Ula32:ALUControl|carry_temp[21]~12 {} Ula32:ALUControl|carry_temp[23]~13 {} Ula32:ALUControl|carry_temp[25]~14 {} Ula32:ALUControl|carry_temp[27]~15 {} Ula32:ALUControl|carry_temp[29]~16 {} Ula32:ALUControl|Mux0~1 {} S[31] {} } { 0.000ns 0.587ns 0.389ns 0.263ns 0.229ns 0.210ns 0.220ns 0.213ns 0.216ns 0.229ns 0.777ns 0.219ns 0.217ns 0.222ns 0.231ns 0.219ns 0.206ns 0.481ns 0.223ns 0.538ns 2.135ns } { 0.000ns 0.228ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 17 22:37:19 2019 " "Info: Processing ended: Thu Oct 17 22:37:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
