{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634819368956 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634819368956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 21 23:29:28 2021 " "Processing started: Thu Oct 21 23:29:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634819368956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819368956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGAOSST -c VGAOSST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819368956 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634819369222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634819369222 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement test.vhd(4387) " "VHDL syntax error at test.vhd(4387) near text \"ELSE\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a sequential statement" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 4387 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375022 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"case\" test.vhd(4391) " "VHDL syntax error at test.vhd(4391) near text \"IF\";  expecting \"case\"" {  } { { "TEST_FILES/test.vhd" "" { Text "E:/GitHub Docs/VGAOSST/TEST_FILES/test.vhd" 4391 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_files/test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test_files/test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375025 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "E:/GitHub Docs/VGAOSST/hw_image_generator.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_timing-display_size " "Found design unit 1: vga_timing-display_size" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375026 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_timing " "Found entity 1: vga_timing" {  } { { "VGA_controller.vhd" "" { Text "E:/GitHub Docs/VGAOSST/VGA_controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_CONTROLLER.bdf" "" { Schematic "E:/GitHub Docs/VGAOSST/VGA_CONTROLLER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375028 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "E:/GitHub Docs/VGAOSST/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634819375028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375028 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634819375112 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 21 23:29:35 2021 " "Processing ended: Thu Oct 21 23:29:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634819375112 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634819375112 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634819375112 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375112 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634819375732 ""}
