/********************************************************
 *	        Copyright(c) 2019	Semidrive 		        *
 ********************************************************/

/* Generated by tool. Do not modify manually. */

#ifndef __MSGSEMA_UNIT_REG_H__
#define __MSGSEMA_UNIT_REG_H__

#define TMH0_OFF	0x0U

#define FM_TMH0_MID	(0xffU << 24U)
#define FV_TMH0_MID(v) \
	(((v) << 24U) & FM_TMH0_MID)
#define GFV_TMH0_MID(v) \
	(((v) & FM_TMH0_MID) >> 24U)

#define FM_TMH0_MDP	(0xffU << 16U)
#define FV_TMH0_MDP(v) \
	(((v) << 16U) & FM_TMH0_MDP)
#define GFV_TMH0_MDP(v) \
	(((v) & FM_TMH0_MDP) >> 16U)

#define FM_TMH0_MBM	(0xfU << 12U)
#define FV_TMH0_MBM(v) \
	(((v) << 12U) & FM_TMH0_MBM)
#define GFV_TMH0_MBM(v) \
	(((v) & FM_TMH0_MBM) >> 12U)

#define BM_TMH0_TXUSE_MB	(0x01U << 11U)

#define FM_TMH0_TXMES_LEN	(0x7ffU << 0U)
#define FV_TMH0_TXMES_LEN(v) \
	(((v) << 0U) & FM_TMH0_TXMES_LEN)
#define GFV_TMH0_TXMES_LEN(v) \
	(((v) & FM_TMH0_TXMES_LEN) >> 0U)

#define TMH1_OFF	0x4U

#define FM_TMH1_TMH1	(0xffffffffU << 0U)
#define FV_TMH1_TMH1(v) \
	(((v) << 0U) & FM_TMH1_TMH1)
#define GFV_TMH1_TMH1(v) \
	(((v) & FM_TMH1_TMH1) >> 0U)

#define TMH2_OFF	0x8U

#define FM_TMH2_TMH2	(0xffffffffU << 0U)
#define FV_TMH2_TMH2(v) \
	(((v) << 0U) & FM_TMH2_TMH2)
#define GFV_TMH2_TMH2(v) \
	(((v) & FM_TMH2_TMH2) >> 0U)

#define TMC0_OFF	0xcU

#define FM_TMC0_TMC0_WAK_REQ	(0xffU << 16U)
#define FV_TMC0_TMC0_WAK_REQ(v) \
	(((v) << 16U) & FM_TMC0_TMC0_WAK_REQ)
#define GFV_TMC0_TMC0_WAK_REQ(v) \
	(((v) & FM_TMC0_TMC0_WAK_REQ) >> 16U)

#define BM_TMC0_TMC0_MSG_CANCEL	(0x01U << 8U)

#define BM_TMC0_TMC0_MSG_SEND	(0x01U << 0U)

#define TMC1_OFF	0x10U

#define FM_TMC1_TMC1_WAK_REQ	(0xffU << 16U)
#define FV_TMC1_TMC1_WAK_REQ(v) \
	(((v) << 16U) & FM_TMC1_TMC1_WAK_REQ)
#define GFV_TMC1_TMC1_WAK_REQ(v) \
	(((v) & FM_TMC1_TMC1_WAK_REQ) >> 16U)

#define BM_TMC1_TMC1_MSG_CANCEL	(0x01U << 8U)

#define BM_TMC1_TMC1_MSG_SEND	(0x01U << 0U)

#define TMC2_OFF	0x14U

#define FM_TMC2_TMC2_WAK_REQ	(0xffU << 16U)
#define FV_TMC2_TMC2_WAK_REQ(v) \
	(((v) << 16U) & FM_TMC2_TMC2_WAK_REQ)
#define GFV_TMC2_TMC2_WAK_REQ(v) \
	(((v) & FM_TMC2_TMC2_WAK_REQ) >> 16U)

#define BM_TMC2_TMC2_MSG_CANCEL	(0x01U << 8U)

#define BM_TMC2_TMC2_MSG_SEND	(0x01U << 0U)

#define TMC3_OFF	0x18U

#define FM_TMC3_TMC3_WAK_REQ	(0xffU << 16U)
#define FV_TMC3_TMC3_WAK_REQ(v) \
	(((v) << 16U) & FM_TMC3_TMC3_WAK_REQ)
#define GFV_TMC3_TMC3_WAK_REQ(v) \
	(((v) & FM_TMC3_TMC3_WAK_REQ) >> 16U)

#define BM_TMC3_TMC3_MSG_CANCEL	(0x01U << 8U)

#define BM_TMC3_TMC3_MSG_SEND	(0x01U << 0U)

#define TMS_OFF	0x1cU

#define FM_TMS_TMS	(0xffffffffU << 0U)
#define FV_TMS_TMS(v) \
	(((v) << 0U) & FM_TMS_TMS)
#define GFV_TMS_TMS(v) \
	(((v) & FM_TMS_TMS) >> 0U)

#define TPWES_OFF	0x20U

#define FM_TPWES_TPWES	(0xffU << 0U)
#define FV_TPWES_TPWES(v) \
	(((v) << 0U) & FM_TPWES_TPWES)
#define GFV_TPWES_TPWES(v) \
	(((v) & FM_TPWES_TPWES) >> 0U)

#define RMC_OFF	0x24U

#define FM_RMC_RMC	(0xffffffffU << 0U)
#define FV_RMC_RMC(v) \
	(((v) << 0U) & FM_RMC_RMC)
#define GFV_RMC_RMC(v) \
	(((v) & FM_RMC_RMC) >> 0U)

#define RWC_OFF	0x28U

#define FM_RWC_WEM	(0xffU << 8U)
#define FV_RWC_WEM(v) \
	(((v) << 8U) & FM_RWC_WEM)
#define GFV_RWC_WEM(v) \
	(((v) & FM_RWC_WEM) >> 8U)

#define BM_RWC_WACK	(0x01U << 0U)

#define CPU0_MSG0_RMH0_OFF	0x2cU

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0(v) \
	(((v) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_RMH0) >> 24U)

#define BM_CPU0_MSG0_RMH0_CPU0_MSG0_VLD	(0x01U << 16U)

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM	(0xfU << 12U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_MBM(v) \
	(((v) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_MBM) >> 12U)

#define BM_CPU0_MSG0_RMH0_CPU0_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU0_MSG0_RMH0_CPU0_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN)
#define GFV_CPU0_MSG0_RMH0_CPU0_MSG0_LEN(v) \
	(((v) & FM_CPU0_MSG0_RMH0_CPU0_MSG0_LEN) >> 0U)

#define CPU0_MSG0_RMH1_OFF	0x30U

#define FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1)
#define GFV_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1(v) \
	(((v) & FM_CPU0_MSG0_RMH1_CPU0_MSG0_RMH1) >> 0U)

#define CPU0_MSG0_RMH2_OFF	0x34U

#define FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2)
#define GFV_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2(v) \
	(((v) & FM_CPU0_MSG0_RMH2_CPU0_MSG0_RMH2) >> 0U)

#define CPU0_MSG1_RMH0_OFF	0x38U

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0(v) \
	(((v) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_RMH0) >> 24U)

#define BM_CPU0_MSG1_RMH0_CPU0_MSG1_VLD	(0x01U << 16U)

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM	(0xfU << 12U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_MBM(v) \
	(((v) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_MBM) >> 12U)

#define BM_CPU0_MSG1_RMH0_CPU0_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU0_MSG1_RMH0_CPU0_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN)
#define GFV_CPU0_MSG1_RMH0_CPU0_MSG1_LEN(v) \
	(((v) & FM_CPU0_MSG1_RMH0_CPU0_MSG1_LEN) >> 0U)

#define CPU0_MSG1_RMH1_OFF	0x3cU

#define FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1)
#define GFV_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1(v) \
	(((v) & FM_CPU0_MSG1_RMH1_CPU0_MSG1_RMH1) >> 0U)

#define CPU0_MSG1_RMH2_OFF	0x40U

#define FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2)
#define GFV_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2(v) \
	(((v) & FM_CPU0_MSG1_RMH2_CPU0_MSG1_RMH2) >> 0U)

#define CPU0_MSG2_RMH0_OFF	0x44U

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0(v) \
	(((v) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_RMH0) >> 24U)

#define BM_CPU0_MSG2_RMH0_CPU0_MSG2_VLD	(0x01U << 16U)

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM	(0xfU << 12U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_MBM(v) \
	(((v) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_MBM) >> 12U)

#define BM_CPU0_MSG2_RMH0_CPU0_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU0_MSG2_RMH0_CPU0_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN)
#define GFV_CPU0_MSG2_RMH0_CPU0_MSG2_LEN(v) \
	(((v) & FM_CPU0_MSG2_RMH0_CPU0_MSG2_LEN) >> 0U)

#define CPU0_MSG2_RMH1_OFF	0x48U

#define FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1)
#define GFV_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1(v) \
	(((v) & FM_CPU0_MSG2_RMH1_CPU0_MSG2_RMH1) >> 0U)

#define CPU0_MSG2_RMH2_OFF	0x4cU

#define FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2)
#define GFV_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2(v) \
	(((v) & FM_CPU0_MSG2_RMH2_CPU0_MSG2_RMH2) >> 0U)

#define CPU0_MSG3_RMH0_OFF	0x50U

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0(v) \
	(((v) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_RMH0) >> 24U)

#define BM_CPU0_MSG3_RMH0_CPU0_MSG3_VLD	(0x01U << 16U)

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM	(0xfU << 12U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_MBM(v) \
	(((v) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_MBM) >> 12U)

#define BM_CPU0_MSG3_RMH0_CPU0_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU0_MSG3_RMH0_CPU0_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN)
#define GFV_CPU0_MSG3_RMH0_CPU0_MSG3_LEN(v) \
	(((v) & FM_CPU0_MSG3_RMH0_CPU0_MSG3_LEN) >> 0U)

#define CPU0_MSG3_RMH1_OFF	0x54U

#define FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1)
#define GFV_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1(v) \
	(((v) & FM_CPU0_MSG3_RMH1_CPU0_MSG3_RMH1) >> 0U)

#define CPU0_MSG3_RMH2_OFF	0x58U

#define FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2)
#define GFV_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2(v) \
	(((v) & FM_CPU0_MSG3_RMH2_CPU0_MSG3_RMH2) >> 0U)

#define CPU1_MSG0_RMH0_OFF	0x5cU

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0(v) \
	(((v) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_RMH0) >> 24U)

#define BM_CPU1_MSG0_RMH0_CPU1_MSG0_VLD	(0x01U << 16U)

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM	(0xfU << 12U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_MBM(v) \
	(((v) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_MBM) >> 12U)

#define BM_CPU1_MSG0_RMH0_CPU1_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU1_MSG0_RMH0_CPU1_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN)
#define GFV_CPU1_MSG0_RMH0_CPU1_MSG0_LEN(v) \
	(((v) & FM_CPU1_MSG0_RMH0_CPU1_MSG0_LEN) >> 0U)

#define CPU1_MSG0_RMH1_OFF	0x60U

#define FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1)
#define GFV_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1(v) \
	(((v) & FM_CPU1_MSG0_RMH1_CPU1_MSG0_RMH1) >> 0U)

#define CPU1_MSG0_RMH2_OFF	0x64U

#define FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2)
#define GFV_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2(v) \
	(((v) & FM_CPU1_MSG0_RMH2_CPU1_MSG0_RMH2) >> 0U)

#define CPU1_MSG1_RMH0_OFF	0x68U

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0(v) \
	(((v) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_RMH0) >> 24U)

#define BM_CPU1_MSG1_RMH0_CPU1_MSG1_VLD	(0x01U << 16U)

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM	(0xfU << 12U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_MBM(v) \
	(((v) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_MBM) >> 12U)

#define BM_CPU1_MSG1_RMH0_CPU1_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU1_MSG1_RMH0_CPU1_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN)
#define GFV_CPU1_MSG1_RMH0_CPU1_MSG1_LEN(v) \
	(((v) & FM_CPU1_MSG1_RMH0_CPU1_MSG1_LEN) >> 0U)

#define CPU1_MSG1_RMH1_OFF	0x6cU

#define FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1)
#define GFV_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1(v) \
	(((v) & FM_CPU1_MSG1_RMH1_CPU1_MSG1_RMH1) >> 0U)

#define CPU1_MSG1_RMH2_OFF	0x70U

#define FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2)
#define GFV_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2(v) \
	(((v) & FM_CPU1_MSG1_RMH2_CPU1_MSG1_RMH2) >> 0U)

#define CPU1_MSG2_RMH0_OFF	0x74U

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0(v) \
	(((v) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_RMH0) >> 24U)

#define BM_CPU1_MSG2_RMH0_CPU1_MSG2_VLD	(0x01U << 16U)

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM	(0xfU << 12U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_MBM(v) \
	(((v) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_MBM) >> 12U)

#define BM_CPU1_MSG2_RMH0_CPU1_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU1_MSG2_RMH0_CPU1_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN)
#define GFV_CPU1_MSG2_RMH0_CPU1_MSG2_LEN(v) \
	(((v) & FM_CPU1_MSG2_RMH0_CPU1_MSG2_LEN) >> 0U)

#define CPU1_MSG2_RMH1_OFF	0x78U

#define FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1)
#define GFV_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1(v) \
	(((v) & FM_CPU1_MSG2_RMH1_CPU1_MSG2_RMH1) >> 0U)

#define CPU1_MSG2_RMH2_OFF	0x7cU

#define FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2)
#define GFV_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2(v) \
	(((v) & FM_CPU1_MSG2_RMH2_CPU1_MSG2_RMH2) >> 0U)

#define CPU1_MSG3_RMH0_OFF	0x80U

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0(v) \
	(((v) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_RMH0) >> 24U)

#define BM_CPU1_MSG3_RMH0_CPU1_MSG3_VLD	(0x01U << 16U)

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM	(0xfU << 12U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_MBM(v) \
	(((v) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_MBM) >> 12U)

#define BM_CPU1_MSG3_RMH0_CPU1_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU1_MSG3_RMH0_CPU1_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN)
#define GFV_CPU1_MSG3_RMH0_CPU1_MSG3_LEN(v) \
	(((v) & FM_CPU1_MSG3_RMH0_CPU1_MSG3_LEN) >> 0U)

#define CPU1_MSG3_RMH1_OFF	0x84U

#define FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1)
#define GFV_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1(v) \
	(((v) & FM_CPU1_MSG3_RMH1_CPU1_MSG3_RMH1) >> 0U)

#define CPU1_MSG3_RMH2_OFF	0x88U

#define FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2)
#define GFV_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2(v) \
	(((v) & FM_CPU1_MSG3_RMH2_CPU1_MSG3_RMH2) >> 0U)

#define CPU2_MSG0_RMH0_OFF	0x8cU

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0(v) \
	(((v) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_RMH0) >> 24U)

#define BM_CPU2_MSG0_RMH0_CPU2_MSG0_VLD	(0x01U << 16U)

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM	(0xfU << 12U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_MBM(v) \
	(((v) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_MBM) >> 12U)

#define BM_CPU2_MSG0_RMH0_CPU2_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU2_MSG0_RMH0_CPU2_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN)
#define GFV_CPU2_MSG0_RMH0_CPU2_MSG0_LEN(v) \
	(((v) & FM_CPU2_MSG0_RMH0_CPU2_MSG0_LEN) >> 0U)

#define CPU2_MSG0_RMH1_OFF	0x90U

#define FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1)
#define GFV_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1(v) \
	(((v) & FM_CPU2_MSG0_RMH1_CPU2_MSG0_RMH1) >> 0U)

#define CPU2_MSG0_RMH2_OFF	0x94U

#define FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2)
#define GFV_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2(v) \
	(((v) & FM_CPU2_MSG0_RMH2_CPU2_MSG0_RMH2) >> 0U)

#define CPU2_MSG1_RMH0_OFF	0x98U

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0(v) \
	(((v) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_RMH0) >> 24U)

#define BM_CPU2_MSG1_RMH0_CPU2_MSG1_VLD	(0x01U << 16U)

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM	(0xfU << 12U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_MBM(v) \
	(((v) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_MBM) >> 12U)

#define BM_CPU2_MSG1_RMH0_CPU2_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU2_MSG1_RMH0_CPU2_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN)
#define GFV_CPU2_MSG1_RMH0_CPU2_MSG1_LEN(v) \
	(((v) & FM_CPU2_MSG1_RMH0_CPU2_MSG1_LEN) >> 0U)

#define CPU2_MSG1_RMH1_OFF	0x9cU

#define FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1)
#define GFV_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1(v) \
	(((v) & FM_CPU2_MSG1_RMH1_CPU2_MSG1_RMH1) >> 0U)

#define CPU2_MSG1_RMH2_OFF	0xa0U

#define FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2)
#define GFV_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2(v) \
	(((v) & FM_CPU2_MSG1_RMH2_CPU2_MSG1_RMH2) >> 0U)

#define CPU2_MSG2_RMH0_OFF	0xa4U

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0(v) \
	(((v) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_RMH0) >> 24U)

#define BM_CPU2_MSG2_RMH0_CPU2_MSG2_VLD	(0x01U << 16U)

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM	(0xfU << 12U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_MBM(v) \
	(((v) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_MBM) >> 12U)

#define BM_CPU2_MSG2_RMH0_CPU2_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU2_MSG2_RMH0_CPU2_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN)
#define GFV_CPU2_MSG2_RMH0_CPU2_MSG2_LEN(v) \
	(((v) & FM_CPU2_MSG2_RMH0_CPU2_MSG2_LEN) >> 0U)

#define CPU2_MSG2_RMH1_OFF	0xa8U

#define FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1)
#define GFV_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1(v) \
	(((v) & FM_CPU2_MSG2_RMH1_CPU2_MSG2_RMH1) >> 0U)

#define CPU2_MSG2_RMH2_OFF	0xacU

#define FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2)
#define GFV_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2(v) \
	(((v) & FM_CPU2_MSG2_RMH2_CPU2_MSG2_RMH2) >> 0U)

#define CPU2_MSG3_RMH0_OFF	0xb0U

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0(v) \
	(((v) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_RMH0) >> 24U)

#define BM_CPU2_MSG3_RMH0_CPU2_MSG3_VLD	(0x01U << 16U)

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM	(0xfU << 12U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_MBM(v) \
	(((v) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_MBM) >> 12U)

#define BM_CPU2_MSG3_RMH0_CPU2_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU2_MSG3_RMH0_CPU2_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN)
#define GFV_CPU2_MSG3_RMH0_CPU2_MSG3_LEN(v) \
	(((v) & FM_CPU2_MSG3_RMH0_CPU2_MSG3_LEN) >> 0U)

#define CPU2_MSG3_RMH1_OFF	0xb4U

#define FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1)
#define GFV_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1(v) \
	(((v) & FM_CPU2_MSG3_RMH1_CPU2_MSG3_RMH1) >> 0U)

#define CPU2_MSG3_RMH2_OFF	0xb8U

#define FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2)
#define GFV_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2(v) \
	(((v) & FM_CPU2_MSG3_RMH2_CPU2_MSG3_RMH2) >> 0U)

#define CPU3_MSG0_RMH0_OFF	0xbcU

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0(v) \
	(((v) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_RMH0) >> 24U)

#define BM_CPU3_MSG0_RMH0_CPU3_MSG0_VLD	(0x01U << 16U)

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM	(0xfU << 12U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_MBM(v) \
	(((v) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_MBM) >> 12U)

#define BM_CPU3_MSG0_RMH0_CPU3_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU3_MSG0_RMH0_CPU3_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN)
#define GFV_CPU3_MSG0_RMH0_CPU3_MSG0_LEN(v) \
	(((v) & FM_CPU3_MSG0_RMH0_CPU3_MSG0_LEN) >> 0U)

#define CPU3_MSG0_RMH1_OFF	0xc0U

#define FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1)
#define GFV_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1(v) \
	(((v) & FM_CPU3_MSG0_RMH1_CPU3_MSG0_RMH1) >> 0U)

#define CPU3_MSG0_RMH2_OFF	0xc4U

#define FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2)
#define GFV_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2(v) \
	(((v) & FM_CPU3_MSG0_RMH2_CPU3_MSG0_RMH2) >> 0U)

#define CPU3_MSG1_RMH0_OFF	0xc8U

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0(v) \
	(((v) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_RMH0) >> 24U)

#define BM_CPU3_MSG1_RMH0_CPU3_MSG1_VLD	(0x01U << 16U)

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM	(0xfU << 12U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_MBM(v) \
	(((v) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_MBM) >> 12U)

#define BM_CPU3_MSG1_RMH0_CPU3_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU3_MSG1_RMH0_CPU3_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN)
#define GFV_CPU3_MSG1_RMH0_CPU3_MSG1_LEN(v) \
	(((v) & FM_CPU3_MSG1_RMH0_CPU3_MSG1_LEN) >> 0U)

#define CPU3_MSG1_RMH1_OFF	0xccU

#define FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1)
#define GFV_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1(v) \
	(((v) & FM_CPU3_MSG1_RMH1_CPU3_MSG1_RMH1) >> 0U)

#define CPU3_MSG1_RMH2_OFF	0xd0U

#define FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2)
#define GFV_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2(v) \
	(((v) & FM_CPU3_MSG1_RMH2_CPU3_MSG1_RMH2) >> 0U)

#define CPU3_MSG2_RMH0_OFF	0xd4U

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0(v) \
	(((v) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_RMH0) >> 24U)

#define BM_CPU3_MSG2_RMH0_CPU3_MSG2_VLD	(0x01U << 16U)

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM	(0xfU << 12U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_MBM(v) \
	(((v) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_MBM) >> 12U)

#define BM_CPU3_MSG2_RMH0_CPU3_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU3_MSG2_RMH0_CPU3_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN)
#define GFV_CPU3_MSG2_RMH0_CPU3_MSG2_LEN(v) \
	(((v) & FM_CPU3_MSG2_RMH0_CPU3_MSG2_LEN) >> 0U)

#define CPU3_MSG2_RMH1_OFF	0xd8U

#define FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1)
#define GFV_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1(v) \
	(((v) & FM_CPU3_MSG2_RMH1_CPU3_MSG2_RMH1) >> 0U)

#define CPU3_MSG2_RMH2_OFF	0xdcU

#define FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2)
#define GFV_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2(v) \
	(((v) & FM_CPU3_MSG2_RMH2_CPU3_MSG2_RMH2) >> 0U)

#define CPU3_MSG3_RMH0_OFF	0xe0U

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0(v) \
	(((v) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_RMH0) >> 24U)

#define BM_CPU3_MSG3_RMH0_CPU3_MSG3_VLD	(0x01U << 16U)

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM	(0xfU << 12U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_MBM(v) \
	(((v) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_MBM) >> 12U)

#define BM_CPU3_MSG3_RMH0_CPU3_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU3_MSG3_RMH0_CPU3_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN)
#define GFV_CPU3_MSG3_RMH0_CPU3_MSG3_LEN(v) \
	(((v) & FM_CPU3_MSG3_RMH0_CPU3_MSG3_LEN) >> 0U)

#define CPU3_MSG3_RMH1_OFF	0xe4U

#define FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1)
#define GFV_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1(v) \
	(((v) & FM_CPU3_MSG3_RMH1_CPU3_MSG3_RMH1) >> 0U)

#define CPU3_MSG3_RMH2_OFF	0xe8U

#define FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2)
#define GFV_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2(v) \
	(((v) & FM_CPU3_MSG3_RMH2_CPU3_MSG3_RMH2) >> 0U)

#define CPU4_MSG0_RMH0_OFF	0xecU

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0(v) \
	(((v) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_RMH0) >> 24U)

#define BM_CPU4_MSG0_RMH0_CPU4_MSG0_VLD	(0x01U << 16U)

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM	(0xfU << 12U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_MBM(v) \
	(((v) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_MBM) >> 12U)

#define BM_CPU4_MSG0_RMH0_CPU4_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU4_MSG0_RMH0_CPU4_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN)
#define GFV_CPU4_MSG0_RMH0_CPU4_MSG0_LEN(v) \
	(((v) & FM_CPU4_MSG0_RMH0_CPU4_MSG0_LEN) >> 0U)

#define CPU4_MSG0_RMH1_OFF	0xf0U

#define FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1)
#define GFV_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1(v) \
	(((v) & FM_CPU4_MSG0_RMH1_CPU4_MSG0_RMH1) >> 0U)

#define CPU4_MSG0_RMH2_OFF	0xf4U

#define FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2)
#define GFV_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2(v) \
	(((v) & FM_CPU4_MSG0_RMH2_CPU4_MSG0_RMH2) >> 0U)

#define CPU4_MSG1_RMH0_OFF	0xf8U

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0(v) \
	(((v) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_RMH0) >> 24U)

#define BM_CPU4_MSG1_RMH0_CPU4_MSG1_VLD	(0x01U << 16U)

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM	(0xfU << 12U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_MBM(v) \
	(((v) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_MBM) >> 12U)

#define BM_CPU4_MSG1_RMH0_CPU4_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU4_MSG1_RMH0_CPU4_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN)
#define GFV_CPU4_MSG1_RMH0_CPU4_MSG1_LEN(v) \
	(((v) & FM_CPU4_MSG1_RMH0_CPU4_MSG1_LEN) >> 0U)

#define CPU4_MSG1_RMH1_OFF	0xfcU

#define FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1)
#define GFV_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1(v) \
	(((v) & FM_CPU4_MSG1_RMH1_CPU4_MSG1_RMH1) >> 0U)

#define CPU4_MSG1_RMH2_OFF	0x100U

#define FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2)
#define GFV_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2(v) \
	(((v) & FM_CPU4_MSG1_RMH2_CPU4_MSG1_RMH2) >> 0U)

#define CPU4_MSG2_RMH0_OFF	0x104U

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0(v) \
	(((v) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_RMH0) >> 24U)

#define BM_CPU4_MSG2_RMH0_CPU4_MSG2_VLD	(0x01U << 16U)

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM	(0xfU << 12U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_MBM(v) \
	(((v) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_MBM) >> 12U)

#define BM_CPU4_MSG2_RMH0_CPU4_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU4_MSG2_RMH0_CPU4_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN)
#define GFV_CPU4_MSG2_RMH0_CPU4_MSG2_LEN(v) \
	(((v) & FM_CPU4_MSG2_RMH0_CPU4_MSG2_LEN) >> 0U)

#define CPU4_MSG2_RMH1_OFF	0x108U

#define FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1)
#define GFV_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1(v) \
	(((v) & FM_CPU4_MSG2_RMH1_CPU4_MSG2_RMH1) >> 0U)

#define CPU4_MSG2_RMH2_OFF	0x10cU

#define FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2)
#define GFV_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2(v) \
	(((v) & FM_CPU4_MSG2_RMH2_CPU4_MSG2_RMH2) >> 0U)

#define CPU4_MSG3_RMH0_OFF	0x110U

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0(v) \
	(((v) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_RMH0) >> 24U)

#define BM_CPU4_MSG3_RMH0_CPU4_MSG3_VLD	(0x01U << 16U)

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM	(0xfU << 12U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_MBM(v) \
	(((v) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_MBM) >> 12U)

#define BM_CPU4_MSG3_RMH0_CPU4_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU4_MSG3_RMH0_CPU4_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN)
#define GFV_CPU4_MSG3_RMH0_CPU4_MSG3_LEN(v) \
	(((v) & FM_CPU4_MSG3_RMH0_CPU4_MSG3_LEN) >> 0U)

#define CPU4_MSG3_RMH1_OFF	0x114U

#define FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1)
#define GFV_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1(v) \
	(((v) & FM_CPU4_MSG3_RMH1_CPU4_MSG3_RMH1) >> 0U)

#define CPU4_MSG3_RMH2_OFF	0x118U

#define FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2)
#define GFV_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2(v) \
	(((v) & FM_CPU4_MSG3_RMH2_CPU4_MSG3_RMH2) >> 0U)

#define CPU5_MSG0_RMH0_OFF	0x11cU

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0(v) \
	(((v) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_RMH0) >> 24U)

#define BM_CPU5_MSG0_RMH0_CPU5_MSG0_VLD	(0x01U << 16U)

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM	(0xfU << 12U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_MBM(v) \
	(((v) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_MBM) >> 12U)

#define BM_CPU5_MSG0_RMH0_CPU5_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU5_MSG0_RMH0_CPU5_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN)
#define GFV_CPU5_MSG0_RMH0_CPU5_MSG0_LEN(v) \
	(((v) & FM_CPU5_MSG0_RMH0_CPU5_MSG0_LEN) >> 0U)

#define CPU5_MSG0_RMH1_OFF	0x120U

#define FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1)
#define GFV_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1(v) \
	(((v) & FM_CPU5_MSG0_RMH1_CPU5_MSG0_RMH1) >> 0U)

#define CPU5_MSG0_RMH2_OFF	0x124U

#define FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2)
#define GFV_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2(v) \
	(((v) & FM_CPU5_MSG0_RMH2_CPU5_MSG0_RMH2) >> 0U)

#define CPU5_MSG1_RMH0_OFF	0x128U

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0(v) \
	(((v) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_RMH0) >> 24U)

#define BM_CPU5_MSG1_RMH0_CPU5_MSG1_VLD	(0x01U << 16U)

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM	(0xfU << 12U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_MBM(v) \
	(((v) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_MBM) >> 12U)

#define BM_CPU5_MSG1_RMH0_CPU5_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU5_MSG1_RMH0_CPU5_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN)
#define GFV_CPU5_MSG1_RMH0_CPU5_MSG1_LEN(v) \
	(((v) & FM_CPU5_MSG1_RMH0_CPU5_MSG1_LEN) >> 0U)

#define CPU5_MSG1_RMH1_OFF	0x12cU

#define FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1)
#define GFV_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1(v) \
	(((v) & FM_CPU5_MSG1_RMH1_CPU5_MSG1_RMH1) >> 0U)

#define CPU5_MSG1_RMH2_OFF	0x130U

#define FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2)
#define GFV_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2(v) \
	(((v) & FM_CPU5_MSG1_RMH2_CPU5_MSG1_RMH2) >> 0U)

#define CPU5_MSG2_RMH0_OFF	0x134U

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0(v) \
	(((v) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_RMH0) >> 24U)

#define BM_CPU5_MSG2_RMH0_CPU5_MSG2_VLD	(0x01U << 16U)

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM	(0xfU << 12U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_MBM(v) \
	(((v) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_MBM) >> 12U)

#define BM_CPU5_MSG2_RMH0_CPU5_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU5_MSG2_RMH0_CPU5_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN)
#define GFV_CPU5_MSG2_RMH0_CPU5_MSG2_LEN(v) \
	(((v) & FM_CPU5_MSG2_RMH0_CPU5_MSG2_LEN) >> 0U)

#define CPU5_MSG2_RMH1_OFF	0x138U

#define FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1)
#define GFV_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1(v) \
	(((v) & FM_CPU5_MSG2_RMH1_CPU5_MSG2_RMH1) >> 0U)

#define CPU5_MSG2_RMH2_OFF	0x13cU

#define FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2)
#define GFV_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2(v) \
	(((v) & FM_CPU5_MSG2_RMH2_CPU5_MSG2_RMH2) >> 0U)

#define CPU5_MSG3_RMH0_OFF	0x140U

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0(v) \
	(((v) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_RMH0) >> 24U)

#define BM_CPU5_MSG3_RMH0_CPU5_MSG3_VLD	(0x01U << 16U)

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM	(0xfU << 12U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_MBM(v) \
	(((v) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_MBM) >> 12U)

#define BM_CPU5_MSG3_RMH0_CPU5_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU5_MSG3_RMH0_CPU5_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN)
#define GFV_CPU5_MSG3_RMH0_CPU5_MSG3_LEN(v) \
	(((v) & FM_CPU5_MSG3_RMH0_CPU5_MSG3_LEN) >> 0U)

#define CPU5_MSG3_RMH1_OFF	0x144U

#define FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1)
#define GFV_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1(v) \
	(((v) & FM_CPU5_MSG3_RMH1_CPU5_MSG3_RMH1) >> 0U)

#define CPU5_MSG3_RMH2_OFF	0x148U

#define FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2)
#define GFV_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2(v) \
	(((v) & FM_CPU5_MSG3_RMH2_CPU5_MSG3_RMH2) >> 0U)

#define CPU6_MSG0_RMH0_OFF	0x14cU

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0(v) \
	(((v) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_RMH0) >> 24U)

#define BM_CPU6_MSG0_RMH0_CPU6_MSG0_VLD	(0x01U << 16U)

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM	(0xfU << 12U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_MBM(v) \
	(((v) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_MBM) >> 12U)

#define BM_CPU6_MSG0_RMH0_CPU6_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU6_MSG0_RMH0_CPU6_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN)
#define GFV_CPU6_MSG0_RMH0_CPU6_MSG0_LEN(v) \
	(((v) & FM_CPU6_MSG0_RMH0_CPU6_MSG0_LEN) >> 0U)

#define CPU6_MSG0_RMH1_OFF	0x150U

#define FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1)
#define GFV_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1(v) \
	(((v) & FM_CPU6_MSG0_RMH1_CPU6_MSG0_RMH1) >> 0U)

#define CPU6_MSG0_RMH2_OFF	0x154U

#define FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2)
#define GFV_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2(v) \
	(((v) & FM_CPU6_MSG0_RMH2_CPU6_MSG0_RMH2) >> 0U)

#define CPU6_MSG1_RMH0_OFF	0x158U

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0(v) \
	(((v) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_RMH0) >> 24U)

#define BM_CPU6_MSG1_RMH0_CPU6_MSG1_VLD	(0x01U << 16U)

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM	(0xfU << 12U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_MBM(v) \
	(((v) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_MBM) >> 12U)

#define BM_CPU6_MSG1_RMH0_CPU6_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU6_MSG1_RMH0_CPU6_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN)
#define GFV_CPU6_MSG1_RMH0_CPU6_MSG1_LEN(v) \
	(((v) & FM_CPU6_MSG1_RMH0_CPU6_MSG1_LEN) >> 0U)

#define CPU6_MSG1_RMH1_OFF	0x15cU

#define FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1)
#define GFV_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1(v) \
	(((v) & FM_CPU6_MSG1_RMH1_CPU6_MSG1_RMH1) >> 0U)

#define CPU6_MSG1_RMH2_OFF	0x160U

#define FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2)
#define GFV_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2(v) \
	(((v) & FM_CPU6_MSG1_RMH2_CPU6_MSG1_RMH2) >> 0U)

#define CPU6_MSG2_RMH0_OFF	0x164U

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0(v) \
	(((v) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_RMH0) >> 24U)

#define BM_CPU6_MSG2_RMH0_CPU6_MSG2_VLD	(0x01U << 16U)

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM	(0xfU << 12U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_MBM(v) \
	(((v) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_MBM) >> 12U)

#define BM_CPU6_MSG2_RMH0_CPU6_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU6_MSG2_RMH0_CPU6_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN)
#define GFV_CPU6_MSG2_RMH0_CPU6_MSG2_LEN(v) \
	(((v) & FM_CPU6_MSG2_RMH0_CPU6_MSG2_LEN) >> 0U)

#define CPU6_MSG2_RMH1_OFF	0x168U

#define FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1)
#define GFV_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1(v) \
	(((v) & FM_CPU6_MSG2_RMH1_CPU6_MSG2_RMH1) >> 0U)

#define CPU6_MSG2_RMH2_OFF	0x16cU

#define FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2)
#define GFV_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2(v) \
	(((v) & FM_CPU6_MSG2_RMH2_CPU6_MSG2_RMH2) >> 0U)

#define CPU6_MSG3_RMH0_OFF	0x170U

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0(v) \
	(((v) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_RMH0) >> 24U)

#define BM_CPU6_MSG3_RMH0_CPU6_MSG3_VLD	(0x01U << 16U)

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM	(0xfU << 12U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_MBM(v) \
	(((v) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_MBM) >> 12U)

#define BM_CPU6_MSG3_RMH0_CPU6_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU6_MSG3_RMH0_CPU6_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN)
#define GFV_CPU6_MSG3_RMH0_CPU6_MSG3_LEN(v) \
	(((v) & FM_CPU6_MSG3_RMH0_CPU6_MSG3_LEN) >> 0U)

#define CPU6_MSG3_RMH1_OFF	0x174U

#define FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1)
#define GFV_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1(v) \
	(((v) & FM_CPU6_MSG3_RMH1_CPU6_MSG3_RMH1) >> 0U)

#define CPU6_MSG3_RMH2_OFF	0x178U

#define FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2)
#define GFV_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2(v) \
	(((v) & FM_CPU6_MSG3_RMH2_CPU6_MSG3_RMH2) >> 0U)

#define CPU7_MSG0_RMH0_OFF	0x17cU

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0	(0xffU << 24U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0(v) \
	(((v) << 24U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0(v) \
	(((v) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_RMH0) >> 24U)

#define BM_CPU7_MSG0_RMH0_CPU7_MSG0_VLD	(0x01U << 16U)

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM	(0xfU << 12U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_MBM(v) \
	(((v) << 12U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_MBM(v) \
	(((v) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_MBM) >> 12U)

#define BM_CPU7_MSG0_RMH0_CPU7_MSG0_USE_MB	(0x01U << 11U)

#define FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN	(0x7ffU << 0U)
#define FV_CPU7_MSG0_RMH0_CPU7_MSG0_LEN(v) \
	(((v) << 0U) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN)
#define GFV_CPU7_MSG0_RMH0_CPU7_MSG0_LEN(v) \
	(((v) & FM_CPU7_MSG0_RMH0_CPU7_MSG0_LEN) >> 0U)

#define CPU7_MSG0_RMH1_OFF	0x180U

#define FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1	(0xffffffffU << 0U)
#define FV_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1(v) \
	(((v) << 0U) & FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1)
#define GFV_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1(v) \
	(((v) & FM_CPU7_MSG0_RMH1_CPU7_MSG0_RMH1) >> 0U)

#define CPU7_MSG0_RMH2_OFF	0x184U

#define FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2	(0xffffffffU << 0U)
#define FV_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2(v) \
	(((v) << 0U) & FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2)
#define GFV_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2(v) \
	(((v) & FM_CPU7_MSG0_RMH2_CPU7_MSG0_RMH2) >> 0U)

#define CPU7_MSG1_RMH0_OFF	0x188U

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0	(0xffU << 24U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0(v) \
	(((v) << 24U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0(v) \
	(((v) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_RMH0) >> 24U)

#define BM_CPU7_MSG1_RMH0_CPU7_MSG1_VLD	(0x01U << 16U)

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM	(0xfU << 12U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_MBM(v) \
	(((v) << 12U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_MBM(v) \
	(((v) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_MBM) >> 12U)

#define BM_CPU7_MSG1_RMH0_CPU7_MSG1_USE_MB	(0x01U << 11U)

#define FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN	(0x7ffU << 0U)
#define FV_CPU7_MSG1_RMH0_CPU7_MSG1_LEN(v) \
	(((v) << 0U) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN)
#define GFV_CPU7_MSG1_RMH0_CPU7_MSG1_LEN(v) \
	(((v) & FM_CPU7_MSG1_RMH0_CPU7_MSG1_LEN) >> 0U)

#define CPU7_MSG1_RMH1_OFF	0x18cU

#define FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1	(0xffffffffU << 0U)
#define FV_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1(v) \
	(((v) << 0U) & FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1)
#define GFV_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1(v) \
	(((v) & FM_CPU7_MSG1_RMH1_CPU7_MSG1_RMH1) >> 0U)

#define CPU7_MSG1_RMH2_OFF	0x190U

#define FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2	(0xffffffffU << 0U)
#define FV_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2(v) \
	(((v) << 0U) & FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2)
#define GFV_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2(v) \
	(((v) & FM_CPU7_MSG1_RMH2_CPU7_MSG1_RMH2) >> 0U)

#define CPU7_MSG2_RMH0_OFF	0x194U

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0	(0xffU << 24U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0(v) \
	(((v) << 24U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0(v) \
	(((v) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_RMH0) >> 24U)

#define BM_CPU7_MSG2_RMH0_CPU7_MSG2_VLD	(0x01U << 16U)

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM	(0xfU << 12U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_MBM(v) \
	(((v) << 12U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_MBM(v) \
	(((v) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_MBM) >> 12U)

#define BM_CPU7_MSG2_RMH0_CPU7_MSG2_USE_MB	(0x01U << 11U)

#define FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN	(0x7ffU << 0U)
#define FV_CPU7_MSG2_RMH0_CPU7_MSG2_LEN(v) \
	(((v) << 0U) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN)
#define GFV_CPU7_MSG2_RMH0_CPU7_MSG2_LEN(v) \
	(((v) & FM_CPU7_MSG2_RMH0_CPU7_MSG2_LEN) >> 0U)

#define CPU7_MSG2_RMH1_OFF	0x198U

#define FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1	(0xffffffffU << 0U)
#define FV_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1(v) \
	(((v) << 0U) & FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1)
#define GFV_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1(v) \
	(((v) & FM_CPU7_MSG2_RMH1_CPU7_MSG2_RMH1) >> 0U)

#define CPU7_MSG2_RMH2_OFF	0x19cU

#define FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2	(0xffffffffU << 0U)
#define FV_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2(v) \
	(((v) << 0U) & FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2)
#define GFV_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2(v) \
	(((v) & FM_CPU7_MSG2_RMH2_CPU7_MSG2_RMH2) >> 0U)

#define CPU7_MSG3_RMH0_OFF	0x1a0U

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0	(0xffU << 24U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0(v) \
	(((v) << 24U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0(v) \
	(((v) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_RMH0) >> 24U)

#define BM_CPU7_MSG3_RMH0_CPU7_MSG3_VLD	(0x01U << 16U)

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM	(0xfU << 12U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_MBM(v) \
	(((v) << 12U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_MBM(v) \
	(((v) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_MBM) >> 12U)

#define BM_CPU7_MSG3_RMH0_CPU7_MSG3_USE_MB	(0x01U << 11U)

#define FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN	(0x7ffU << 0U)
#define FV_CPU7_MSG3_RMH0_CPU7_MSG3_LEN(v) \
	(((v) << 0U) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN)
#define GFV_CPU7_MSG3_RMH0_CPU7_MSG3_LEN(v) \
	(((v) & FM_CPU7_MSG3_RMH0_CPU7_MSG3_LEN) >> 0U)

#define CPU7_MSG3_RMH1_OFF	0x1a4U

#define FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1	(0xffffffffU << 0U)
#define FV_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1(v) \
	(((v) << 0U) & FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1)
#define GFV_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1(v) \
	(((v) & FM_CPU7_MSG3_RMH1_CPU7_MSG3_RMH1) >> 0U)

#define CPU7_MSG3_RMH2_OFF	0x1a8U

#define FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2	(0xffffffffU << 0U)
#define FV_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2(v) \
	(((v) << 0U) & FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2)
#define GFV_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2(v) \
	(((v) & FM_CPU7_MSG3_RMH2_CPU7_MSG3_RMH2) >> 0U)

#define SEMAG0_OFF	0x200U

#define BM_SEMAG0_SG0LIC	(0x01U << 24U)

#define FM_SEMAG0_SG0LS	(0xffU << 16U)
#define FV_SEMAG0_SG0LS(v) \
	(((v) << 16U) & FM_SEMAG0_SG0LS)
#define GFV_SEMAG0_SG0LS(v) \
	(((v) & FM_SEMAG0_SG0LS) >> 16U)

#define BM_SEMAG0_IESG0LF	(0x01U << 8U)

#define BM_SEMAG0_SG0C	(0x01U << 0U)

#define SEMAG0PC_OFF	0x204U

#define BM_SEMAG0PC_SG0PL	(0x01U << 8U)

#define FM_SEMAG0PC_SG0P	(0xffU << 0U)
#define FV_SEMAG0PC_SG0P(v) \
	(((v) << 0U) & FM_SEMAG0PC_SG0P)
#define GFV_SEMAG0PC_SG0P(v) \
	(((v) & FM_SEMAG0PC_SG0P) >> 0U)

#define SEMAG1_OFF	0x208U

#define BM_SEMAG1_SG1LIC	(0x01U << 24U)

#define FM_SEMAG1_SG1LS	(0xffU << 16U)
#define FV_SEMAG1_SG1LS(v) \
	(((v) << 16U) & FM_SEMAG1_SG1LS)
#define GFV_SEMAG1_SG1LS(v) \
	(((v) & FM_SEMAG1_SG1LS) >> 16U)

#define BM_SEMAG1_IESG1LF	(0x01U << 8U)

#define BM_SEMAG1_SG1C	(0x01U << 0U)

#define SEMAG1PC_OFF	0x20cU

#define BM_SEMAG1PC_SG1PL	(0x01U << 8U)

#define FM_SEMAG1PC_SG1P	(0xffU << 0U)
#define FV_SEMAG1PC_SG1P(v) \
	(((v) << 0U) & FM_SEMAG1PC_SG1P)
#define GFV_SEMAG1PC_SG1P(v) \
	(((v) & FM_SEMAG1PC_SG1P) >> 0U)

#define SEMAG2_OFF	0x210U

#define BM_SEMAG2_SG2LIC	(0x01U << 24U)

#define FM_SEMAG2_SG2LS	(0xffU << 16U)
#define FV_SEMAG2_SG2LS(v) \
	(((v) << 16U) & FM_SEMAG2_SG2LS)
#define GFV_SEMAG2_SG2LS(v) \
	(((v) & FM_SEMAG2_SG2LS) >> 16U)

#define BM_SEMAG2_IESG2LF	(0x01U << 8U)

#define BM_SEMAG2_SG2C	(0x01U << 0U)

#define SEMAG2PC_OFF	0x214U

#define BM_SEMAG2PC_SG2PL	(0x01U << 8U)

#define FM_SEMAG2PC_SG2P	(0xffU << 0U)
#define FV_SEMAG2PC_SG2P(v) \
	(((v) << 0U) & FM_SEMAG2PC_SG2P)
#define GFV_SEMAG2PC_SG2P(v) \
	(((v) & FM_SEMAG2PC_SG2P) >> 0U)

#define SEMAG3_OFF	0x218U

#define BM_SEMAG3_SG3LIC	(0x01U << 24U)

#define FM_SEMAG3_SG3LS	(0xffU << 16U)
#define FV_SEMAG3_SG3LS(v) \
	(((v) << 16U) & FM_SEMAG3_SG3LS)
#define GFV_SEMAG3_SG3LS(v) \
	(((v) & FM_SEMAG3_SG3LS) >> 16U)

#define BM_SEMAG3_IESG3LF	(0x01U << 8U)

#define BM_SEMAG3_SG3C	(0x01U << 0U)

#define SEMAG3PC_OFF	0x21cU

#define BM_SEMAG3PC_SG3PL	(0x01U << 8U)

#define FM_SEMAG3PC_SG3P	(0xffU << 0U)
#define FV_SEMAG3PC_SG3P(v) \
	(((v) << 0U) & FM_SEMAG3PC_SG3P)
#define GFV_SEMAG3PC_SG3P(v) \
	(((v) & FM_SEMAG3PC_SG3P) >> 0U)

#define SEMAG4_OFF	0x220U

#define BM_SEMAG4_SG4LIC	(0x01U << 24U)

#define FM_SEMAG4_SG4LS	(0xffU << 16U)
#define FV_SEMAG4_SG4LS(v) \
	(((v) << 16U) & FM_SEMAG4_SG4LS)
#define GFV_SEMAG4_SG4LS(v) \
	(((v) & FM_SEMAG4_SG4LS) >> 16U)

#define BM_SEMAG4_IESG4LF	(0x01U << 8U)

#define BM_SEMAG4_SG4C	(0x01U << 0U)

#define SEMAG4PC_OFF	0x224U

#define BM_SEMAG4PC_SG4PL	(0x01U << 8U)

#define FM_SEMAG4PC_SG4P	(0xffU << 0U)
#define FV_SEMAG4PC_SG4P(v) \
	(((v) << 0U) & FM_SEMAG4PC_SG4P)
#define GFV_SEMAG4PC_SG4P(v) \
	(((v) & FM_SEMAG4PC_SG4P) >> 0U)

#define SEMAG5_OFF	0x228U

#define BM_SEMAG5_SG5LIC	(0x01U << 24U)

#define FM_SEMAG5_SG5LS	(0xffU << 16U)
#define FV_SEMAG5_SG5LS(v) \
	(((v) << 16U) & FM_SEMAG5_SG5LS)
#define GFV_SEMAG5_SG5LS(v) \
	(((v) & FM_SEMAG5_SG5LS) >> 16U)

#define BM_SEMAG5_IESG5LF	(0x01U << 8U)

#define BM_SEMAG5_SG5C	(0x01U << 0U)

#define SEMAG5PC_OFF	0x22cU

#define BM_SEMAG5PC_SG5PL	(0x01U << 8U)

#define FM_SEMAG5PC_SG5P	(0xffU << 0U)
#define FV_SEMAG5PC_SG5P(v) \
	(((v) << 0U) & FM_SEMAG5PC_SG5P)
#define GFV_SEMAG5PC_SG5P(v) \
	(((v) & FM_SEMAG5PC_SG5P) >> 0U)

#define SEMAG6_OFF	0x230U

#define BM_SEMAG6_SG6LIC	(0x01U << 24U)

#define FM_SEMAG6_SG6LS	(0xffU << 16U)
#define FV_SEMAG6_SG6LS(v) \
	(((v) << 16U) & FM_SEMAG6_SG6LS)
#define GFV_SEMAG6_SG6LS(v) \
	(((v) & FM_SEMAG6_SG6LS) >> 16U)

#define BM_SEMAG6_IESG6LF	(0x01U << 8U)

#define BM_SEMAG6_SG6C	(0x01U << 0U)

#define SEMAG6PC_OFF	0x234U

#define BM_SEMAG6PC_SG6PL	(0x01U << 8U)

#define FM_SEMAG6PC_SG6P	(0xffU << 0U)
#define FV_SEMAG6PC_SG6P(v) \
	(((v) << 0U) & FM_SEMAG6PC_SG6P)
#define GFV_SEMAG6PC_SG6P(v) \
	(((v) & FM_SEMAG6PC_SG6P) >> 0U)

#define SEMAG7_OFF	0x238U

#define BM_SEMAG7_SG7LIC	(0x01U << 24U)

#define FM_SEMAG7_SG7LS	(0xffU << 16U)
#define FV_SEMAG7_SG7LS(v) \
	(((v) << 16U) & FM_SEMAG7_SG7LS)
#define GFV_SEMAG7_SG7LS(v) \
	(((v) & FM_SEMAG7_SG7LS) >> 16U)

#define BM_SEMAG7_IESG7LF	(0x01U << 8U)

#define BM_SEMAG7_SG7C	(0x01U << 0U)

#define SEMAG7PC_OFF	0x23cU

#define BM_SEMAG7PC_SG7PL	(0x01U << 8U)

#define FM_SEMAG7PC_SG7P	(0xffU << 0U)
#define FV_SEMAG7PC_SG7P(v) \
	(((v) << 0U) & FM_SEMAG7PC_SG7P)
#define GFV_SEMAG7PC_SG7P(v) \
	(((v) & FM_SEMAG7PC_SG7P) >> 0U)

#define SEMAG8_OFF	0x240U

#define BM_SEMAG8_SG8LIC	(0x01U << 24U)

#define FM_SEMAG8_SG8LS	(0xffU << 16U)
#define FV_SEMAG8_SG8LS(v) \
	(((v) << 16U) & FM_SEMAG8_SG8LS)
#define GFV_SEMAG8_SG8LS(v) \
	(((v) & FM_SEMAG8_SG8LS) >> 16U)

#define BM_SEMAG8_IESG8LF	(0x01U << 8U)

#define BM_SEMAG8_SG8C	(0x01U << 0U)

#define SEMAG8PC_OFF	0x244U

#define BM_SEMAG8PC_SG8PL	(0x01U << 8U)

#define FM_SEMAG8PC_SG8P	(0xffU << 0U)
#define FV_SEMAG8PC_SG8P(v) \
	(((v) << 0U) & FM_SEMAG8PC_SG8P)
#define GFV_SEMAG8PC_SG8P(v) \
	(((v) & FM_SEMAG8PC_SG8P) >> 0U)

#define SEMAG9_OFF	0x248U

#define BM_SEMAG9_SG9LIC	(0x01U << 24U)

#define FM_SEMAG9_SG9LS	(0xffU << 16U)
#define FV_SEMAG9_SG9LS(v) \
	(((v) << 16U) & FM_SEMAG9_SG9LS)
#define GFV_SEMAG9_SG9LS(v) \
	(((v) & FM_SEMAG9_SG9LS) >> 16U)

#define BM_SEMAG9_IESG9LF	(0x01U << 8U)

#define BM_SEMAG9_SG9C	(0x01U << 0U)

#define SEMAG9PC_OFF	0x24cU

#define BM_SEMAG9PC_SG9PL	(0x01U << 8U)

#define FM_SEMAG9PC_SG9P	(0xffU << 0U)
#define FV_SEMAG9PC_SG9P(v) \
	(((v) << 0U) & FM_SEMAG9PC_SG9P)
#define GFV_SEMAG9PC_SG9P(v) \
	(((v) & FM_SEMAG9PC_SG9P) >> 0U)

#define SEMAG10_OFF	0x250U

#define BM_SEMAG10_SG10LIC	(0x01U << 24U)

#define FM_SEMAG10_SG10LS	(0xffU << 16U)
#define FV_SEMAG10_SG10LS(v) \
	(((v) << 16U) & FM_SEMAG10_SG10LS)
#define GFV_SEMAG10_SG10LS(v) \
	(((v) & FM_SEMAG10_SG10LS) >> 16U)

#define BM_SEMAG10_IESG10LF	(0x01U << 8U)

#define BM_SEMAG10_SG10C	(0x01U << 0U)

#define SEMAG10PC_OFF	0x254U

#define BM_SEMAG10PC_SG10PL	(0x01U << 8U)

#define FM_SEMAG10PC_SG10P	(0xffU << 0U)
#define FV_SEMAG10PC_SG10P(v) \
	(((v) << 0U) & FM_SEMAG10PC_SG10P)
#define GFV_SEMAG10PC_SG10P(v) \
	(((v) & FM_SEMAG10PC_SG10P) >> 0U)

#define SEMAG11_OFF	0x258U

#define BM_SEMAG11_SG11LIC	(0x01U << 24U)

#define FM_SEMAG11_SG11LS	(0xffU << 16U)
#define FV_SEMAG11_SG11LS(v) \
	(((v) << 16U) & FM_SEMAG11_SG11LS)
#define GFV_SEMAG11_SG11LS(v) \
	(((v) & FM_SEMAG11_SG11LS) >> 16U)

#define BM_SEMAG11_IESG11LF	(0x01U << 8U)

#define BM_SEMAG11_SG11C	(0x01U << 0U)

#define SEMAG11PC_OFF	0x25cU

#define BM_SEMAG11PC_SG11PL	(0x01U << 8U)

#define FM_SEMAG11PC_SG11P	(0xffU << 0U)
#define FV_SEMAG11PC_SG11P(v) \
	(((v) << 0U) & FM_SEMAG11PC_SG11P)
#define GFV_SEMAG11PC_SG11P(v) \
	(((v) & FM_SEMAG11PC_SG11P) >> 0U)

#define SEMAG12_OFF	0x260U

#define BM_SEMAG12_SG12LIC	(0x01U << 24U)

#define FM_SEMAG12_SG12LS	(0xffU << 16U)
#define FV_SEMAG12_SG12LS(v) \
	(((v) << 16U) & FM_SEMAG12_SG12LS)
#define GFV_SEMAG12_SG12LS(v) \
	(((v) & FM_SEMAG12_SG12LS) >> 16U)

#define BM_SEMAG12_IESG12LF	(0x01U << 8U)

#define BM_SEMAG12_SG12C	(0x01U << 0U)

#define SEMAG12PC_OFF	0x264U

#define BM_SEMAG12PC_SG12PL	(0x01U << 8U)

#define FM_SEMAG12PC_SG12P	(0xffU << 0U)
#define FV_SEMAG12PC_SG12P(v) \
	(((v) << 0U) & FM_SEMAG12PC_SG12P)
#define GFV_SEMAG12PC_SG12P(v) \
	(((v) & FM_SEMAG12PC_SG12P) >> 0U)

#define SEMAG13_OFF	0x268U

#define BM_SEMAG13_SG13LIC	(0x01U << 24U)

#define FM_SEMAG13_SG13LS	(0xffU << 16U)
#define FV_SEMAG13_SG13LS(v) \
	(((v) << 16U) & FM_SEMAG13_SG13LS)
#define GFV_SEMAG13_SG13LS(v) \
	(((v) & FM_SEMAG13_SG13LS) >> 16U)

#define BM_SEMAG13_IESG13LF	(0x01U << 8U)

#define BM_SEMAG13_SG13C	(0x01U << 0U)

#define SEMAG13PC_OFF	0x26cU

#define BM_SEMAG13PC_SG13PL	(0x01U << 8U)

#define FM_SEMAG13PC_SG13P	(0xffU << 0U)
#define FV_SEMAG13PC_SG13P(v) \
	(((v) << 0U) & FM_SEMAG13PC_SG13P)
#define GFV_SEMAG13PC_SG13P(v) \
	(((v) & FM_SEMAG13PC_SG13P) >> 0U)

#define SEMAG14_OFF	0x270U

#define BM_SEMAG14_SG14LIC	(0x01U << 24U)

#define FM_SEMAG14_SG14LS	(0xffU << 16U)
#define FV_SEMAG14_SG14LS(v) \
	(((v) << 16U) & FM_SEMAG14_SG14LS)
#define GFV_SEMAG14_SG14LS(v) \
	(((v) & FM_SEMAG14_SG14LS) >> 16U)

#define BM_SEMAG14_IESG14LF	(0x01U << 8U)

#define BM_SEMAG14_SG14C	(0x01U << 0U)

#define SEMAG14PC_OFF	0x274U

#define BM_SEMAG14PC_SG14PL	(0x01U << 8U)

#define FM_SEMAG14PC_SG14P	(0xffU << 0U)
#define FV_SEMAG14PC_SG14P(v) \
	(((v) << 0U) & FM_SEMAG14PC_SG14P)
#define GFV_SEMAG14PC_SG14P(v) \
	(((v) & FM_SEMAG14PC_SG14P) >> 0U)

#define SEMAG15_OFF	0x278U

#define BM_SEMAG15_SG15LIC	(0x01U << 24U)

#define FM_SEMAG15_SG15LS	(0xffU << 16U)
#define FV_SEMAG15_SG15LS(v) \
	(((v) << 16U) & FM_SEMAG15_SG15LS)
#define GFV_SEMAG15_SG15LS(v) \
	(((v) & FM_SEMAG15_SG15LS) >> 16U)

#define BM_SEMAG15_IESG15LF	(0x01U << 8U)

#define BM_SEMAG15_SG15C	(0x01U << 0U)

#define SEMAG15PC_OFF	0x27cU

#define BM_SEMAG15PC_SG15PL	(0x01U << 8U)

#define FM_SEMAG15PC_SG15P	(0xffU << 0U)
#define FV_SEMAG15PC_SG15P(v) \
	(((v) << 0U) & FM_SEMAG15PC_SG15P)
#define GFV_SEMAG15PC_SG15P(v) \
	(((v) & FM_SEMAG15PC_SG15P) >> 0U)

#define SEMAG16_OFF	0x280U

#define BM_SEMAG16_SG16LIC	(0x01U << 24U)

#define FM_SEMAG16_SG16LS	(0xffU << 16U)
#define FV_SEMAG16_SG16LS(v) \
	(((v) << 16U) & FM_SEMAG16_SG16LS)
#define GFV_SEMAG16_SG16LS(v) \
	(((v) & FM_SEMAG16_SG16LS) >> 16U)

#define BM_SEMAG16_IESG16LF	(0x01U << 8U)

#define BM_SEMAG16_SG16C	(0x01U << 0U)

#define SEMAG16PC_OFF	0x284U

#define BM_SEMAG16PC_SG16PL	(0x01U << 8U)

#define FM_SEMAG16PC_SG16P	(0xffU << 0U)
#define FV_SEMAG16PC_SG16P(v) \
	(((v) << 0U) & FM_SEMAG16PC_SG16P)
#define GFV_SEMAG16PC_SG16P(v) \
	(((v) & FM_SEMAG16PC_SG16P) >> 0U)

#define SEMAG17_OFF	0x288U

#define BM_SEMAG17_SG17LIC	(0x01U << 24U)

#define FM_SEMAG17_SG17LS	(0xffU << 16U)
#define FV_SEMAG17_SG17LS(v) \
	(((v) << 16U) & FM_SEMAG17_SG17LS)
#define GFV_SEMAG17_SG17LS(v) \
	(((v) & FM_SEMAG17_SG17LS) >> 16U)

#define BM_SEMAG17_IESG17LF	(0x01U << 8U)

#define BM_SEMAG17_SG17C	(0x01U << 0U)

#define SEMAG17PC_OFF	0x28cU

#define BM_SEMAG17PC_SG17PL	(0x01U << 8U)

#define FM_SEMAG17PC_SG17P	(0xffU << 0U)
#define FV_SEMAG17PC_SG17P(v) \
	(((v) << 0U) & FM_SEMAG17PC_SG17P)
#define GFV_SEMAG17PC_SG17P(v) \
	(((v) & FM_SEMAG17PC_SG17P) >> 0U)

#define SEMAG18_OFF	0x290U

#define BM_SEMAG18_SG18LIC	(0x01U << 24U)

#define FM_SEMAG18_SG18LS	(0xffU << 16U)
#define FV_SEMAG18_SG18LS(v) \
	(((v) << 16U) & FM_SEMAG18_SG18LS)
#define GFV_SEMAG18_SG18LS(v) \
	(((v) & FM_SEMAG18_SG18LS) >> 16U)

#define BM_SEMAG18_IESG18LF	(0x01U << 8U)

#define BM_SEMAG18_SG18C	(0x01U << 0U)

#define SEMAG18PC_OFF	0x294U

#define BM_SEMAG18PC_SG18PL	(0x01U << 8U)

#define FM_SEMAG18PC_SG18P	(0xffU << 0U)
#define FV_SEMAG18PC_SG18P(v) \
	(((v) << 0U) & FM_SEMAG18PC_SG18P)
#define GFV_SEMAG18PC_SG18P(v) \
	(((v) & FM_SEMAG18PC_SG18P) >> 0U)

#define SEMAG19_OFF	0x298U

#define BM_SEMAG19_SG19LIC	(0x01U << 24U)

#define FM_SEMAG19_SG19LS	(0xffU << 16U)
#define FV_SEMAG19_SG19LS(v) \
	(((v) << 16U) & FM_SEMAG19_SG19LS)
#define GFV_SEMAG19_SG19LS(v) \
	(((v) & FM_SEMAG19_SG19LS) >> 16U)

#define BM_SEMAG19_IESG19LF	(0x01U << 8U)

#define BM_SEMAG19_SG19C	(0x01U << 0U)

#define SEMAG19PC_OFF	0x29cU

#define BM_SEMAG19PC_SG19PL	(0x01U << 8U)

#define FM_SEMAG19PC_SG19P	(0xffU << 0U)
#define FV_SEMAG19PC_SG19P(v) \
	(((v) << 0U) & FM_SEMAG19PC_SG19P)
#define GFV_SEMAG19PC_SG19P(v) \
	(((v) & FM_SEMAG19PC_SG19P) >> 0U)

#define SEMAG20_OFF	0x2a0U

#define BM_SEMAG20_SG20LIC	(0x01U << 24U)

#define FM_SEMAG20_SG20LS	(0xffU << 16U)
#define FV_SEMAG20_SG20LS(v) \
	(((v) << 16U) & FM_SEMAG20_SG20LS)
#define GFV_SEMAG20_SG20LS(v) \
	(((v) & FM_SEMAG20_SG20LS) >> 16U)

#define BM_SEMAG20_IESG20LF	(0x01U << 8U)

#define BM_SEMAG20_SG20C	(0x01U << 0U)

#define SEMAG20PC_OFF	0x2a4U

#define BM_SEMAG20PC_SG20PL	(0x01U << 8U)

#define FM_SEMAG20PC_SG20P	(0xffU << 0U)
#define FV_SEMAG20PC_SG20P(v) \
	(((v) << 0U) & FM_SEMAG20PC_SG20P)
#define GFV_SEMAG20PC_SG20P(v) \
	(((v) & FM_SEMAG20PC_SG20P) >> 0U)

#define SEMAG21_OFF	0x2a8U

#define BM_SEMAG21_SG21LIC	(0x01U << 24U)

#define FM_SEMAG21_SG21LS	(0xffU << 16U)
#define FV_SEMAG21_SG21LS(v) \
	(((v) << 16U) & FM_SEMAG21_SG21LS)
#define GFV_SEMAG21_SG21LS(v) \
	(((v) & FM_SEMAG21_SG21LS) >> 16U)

#define BM_SEMAG21_IESG21LF	(0x01U << 8U)

#define BM_SEMAG21_SG21C	(0x01U << 0U)

#define SEMAG21PC_OFF	0x2acU

#define BM_SEMAG21PC_SG21PL	(0x01U << 8U)

#define FM_SEMAG21PC_SG21P	(0xffU << 0U)
#define FV_SEMAG21PC_SG21P(v) \
	(((v) << 0U) & FM_SEMAG21PC_SG21P)
#define GFV_SEMAG21PC_SG21P(v) \
	(((v) & FM_SEMAG21PC_SG21P) >> 0U)

#define SEMAG22_OFF	0x2b0U

#define BM_SEMAG22_SG22LIC	(0x01U << 24U)

#define FM_SEMAG22_SG22LS	(0xffU << 16U)
#define FV_SEMAG22_SG22LS(v) \
	(((v) << 16U) & FM_SEMAG22_SG22LS)
#define GFV_SEMAG22_SG22LS(v) \
	(((v) & FM_SEMAG22_SG22LS) >> 16U)

#define BM_SEMAG22_IESG22LF	(0x01U << 8U)

#define BM_SEMAG22_SG22C	(0x01U << 0U)

#define SEMAG22PC_OFF	0x2b4U

#define BM_SEMAG22PC_SG22PL	(0x01U << 8U)

#define FM_SEMAG22PC_SG22P	(0xffU << 0U)
#define FV_SEMAG22PC_SG22P(v) \
	(((v) << 0U) & FM_SEMAG22PC_SG22P)
#define GFV_SEMAG22PC_SG22P(v) \
	(((v) & FM_SEMAG22PC_SG22P) >> 0U)

#define SEMAG23_OFF	0x2b8U

#define BM_SEMAG23_SG23LIC	(0x01U << 24U)

#define FM_SEMAG23_SG23LS	(0xffU << 16U)
#define FV_SEMAG23_SG23LS(v) \
	(((v) << 16U) & FM_SEMAG23_SG23LS)
#define GFV_SEMAG23_SG23LS(v) \
	(((v) & FM_SEMAG23_SG23LS) >> 16U)

#define BM_SEMAG23_IESG23LF	(0x01U << 8U)

#define BM_SEMAG23_SG23C	(0x01U << 0U)

#define SEMAG23PC_OFF	0x2bcU

#define BM_SEMAG23PC_SG23PL	(0x01U << 8U)

#define FM_SEMAG23PC_SG23P	(0xffU << 0U)
#define FV_SEMAG23PC_SG23P(v) \
	(((v) << 0U) & FM_SEMAG23PC_SG23P)
#define GFV_SEMAG23PC_SG23P(v) \
	(((v) & FM_SEMAG23PC_SG23P) >> 0U)

#define SEMAG24_OFF	0x2c0U

#define BM_SEMAG24_SG24LIC	(0x01U << 24U)

#define FM_SEMAG24_SG24LS	(0xffU << 16U)
#define FV_SEMAG24_SG24LS(v) \
	(((v) << 16U) & FM_SEMAG24_SG24LS)
#define GFV_SEMAG24_SG24LS(v) \
	(((v) & FM_SEMAG24_SG24LS) >> 16U)

#define BM_SEMAG24_IESG24LF	(0x01U << 8U)

#define BM_SEMAG24_SG24C	(0x01U << 0U)

#define SEMAG24PC_OFF	0x2c4U

#define BM_SEMAG24PC_SG24PL	(0x01U << 8U)

#define FM_SEMAG24PC_SG24P	(0xffU << 0U)
#define FV_SEMAG24PC_SG24P(v) \
	(((v) << 0U) & FM_SEMAG24PC_SG24P)
#define GFV_SEMAG24PC_SG24P(v) \
	(((v) & FM_SEMAG24PC_SG24P) >> 0U)

#define SEMAG25_OFF	0x2c8U

#define BM_SEMAG25_SG25LIC	(0x01U << 24U)

#define FM_SEMAG25_SG25LS	(0xffU << 16U)
#define FV_SEMAG25_SG25LS(v) \
	(((v) << 16U) & FM_SEMAG25_SG25LS)
#define GFV_SEMAG25_SG25LS(v) \
	(((v) & FM_SEMAG25_SG25LS) >> 16U)

#define BM_SEMAG25_IESG25LF	(0x01U << 8U)

#define BM_SEMAG25_SG25C	(0x01U << 0U)

#define SEMAG25PC_OFF	0x2ccU

#define BM_SEMAG25PC_SG25PL	(0x01U << 8U)

#define FM_SEMAG25PC_SG25P	(0xffU << 0U)
#define FV_SEMAG25PC_SG25P(v) \
	(((v) << 0U) & FM_SEMAG25PC_SG25P)
#define GFV_SEMAG25PC_SG25P(v) \
	(((v) & FM_SEMAG25PC_SG25P) >> 0U)

#define SEMAG26_OFF	0x2d0U

#define BM_SEMAG26_SG26LIC	(0x01U << 24U)

#define FM_SEMAG26_SG26LS	(0xffU << 16U)
#define FV_SEMAG26_SG26LS(v) \
	(((v) << 16U) & FM_SEMAG26_SG26LS)
#define GFV_SEMAG26_SG26LS(v) \
	(((v) & FM_SEMAG26_SG26LS) >> 16U)

#define BM_SEMAG26_IESG26LF	(0x01U << 8U)

#define BM_SEMAG26_SG26C	(0x01U << 0U)

#define SEMAG26PC_OFF	0x2d4U

#define BM_SEMAG26PC_SG26PL	(0x01U << 8U)

#define FM_SEMAG26PC_SG26P	(0xffU << 0U)
#define FV_SEMAG26PC_SG26P(v) \
	(((v) << 0U) & FM_SEMAG26PC_SG26P)
#define GFV_SEMAG26PC_SG26P(v) \
	(((v) & FM_SEMAG26PC_SG26P) >> 0U)

#define SEMAG27_OFF	0x2d8U

#define BM_SEMAG27_SG27LIC	(0x01U << 24U)

#define FM_SEMAG27_SG27LS	(0xffU << 16U)
#define FV_SEMAG27_SG27LS(v) \
	(((v) << 16U) & FM_SEMAG27_SG27LS)
#define GFV_SEMAG27_SG27LS(v) \
	(((v) & FM_SEMAG27_SG27LS) >> 16U)

#define BM_SEMAG27_IESG27LF	(0x01U << 8U)

#define BM_SEMAG27_SG27C	(0x01U << 0U)

#define SEMAG27PC_OFF	0x2dcU

#define BM_SEMAG27PC_SG27PL	(0x01U << 8U)

#define FM_SEMAG27PC_SG27P	(0xffU << 0U)
#define FV_SEMAG27PC_SG27P(v) \
	(((v) << 0U) & FM_SEMAG27PC_SG27P)
#define GFV_SEMAG27PC_SG27P(v) \
	(((v) & FM_SEMAG27PC_SG27P) >> 0U)

#define SEMAG28_OFF	0x2e0U

#define BM_SEMAG28_SG28LIC	(0x01U << 24U)

#define FM_SEMAG28_SG28LS	(0xffU << 16U)
#define FV_SEMAG28_SG28LS(v) \
	(((v) << 16U) & FM_SEMAG28_SG28LS)
#define GFV_SEMAG28_SG28LS(v) \
	(((v) & FM_SEMAG28_SG28LS) >> 16U)

#define BM_SEMAG28_IESG28LF	(0x01U << 8U)

#define BM_SEMAG28_SG28C	(0x01U << 0U)

#define SEMAG28PC_OFF	0x2e4U

#define BM_SEMAG28PC_SG28PL	(0x01U << 8U)

#define FM_SEMAG28PC_SG28P	(0xffU << 0U)
#define FV_SEMAG28PC_SG28P(v) \
	(((v) << 0U) & FM_SEMAG28PC_SG28P)
#define GFV_SEMAG28PC_SG28P(v) \
	(((v) & FM_SEMAG28PC_SG28P) >> 0U)

#define SEMAG29_OFF	0x2e8U

#define BM_SEMAG29_SG29LIC	(0x01U << 24U)

#define FM_SEMAG29_SG29LS	(0xffU << 16U)
#define FV_SEMAG29_SG29LS(v) \
	(((v) << 16U) & FM_SEMAG29_SG29LS)
#define GFV_SEMAG29_SG29LS(v) \
	(((v) & FM_SEMAG29_SG29LS) >> 16U)

#define BM_SEMAG29_IESG29LF	(0x01U << 8U)

#define BM_SEMAG29_SG29C	(0x01U << 0U)

#define SEMAG29PC_OFF	0x2ecU

#define BM_SEMAG29PC_SG29PL	(0x01U << 8U)

#define FM_SEMAG29PC_SG29P	(0xffU << 0U)
#define FV_SEMAG29PC_SG29P(v) \
	(((v) << 0U) & FM_SEMAG29PC_SG29P)
#define GFV_SEMAG29PC_SG29P(v) \
	(((v) & FM_SEMAG29PC_SG29P) >> 0U)

#define SEMAG30_OFF	0x2f0U

#define BM_SEMAG30_SG30LIC	(0x01U << 24U)

#define FM_SEMAG30_SG30LS	(0xffU << 16U)
#define FV_SEMAG30_SG30LS(v) \
	(((v) << 16U) & FM_SEMAG30_SG30LS)
#define GFV_SEMAG30_SG30LS(v) \
	(((v) & FM_SEMAG30_SG30LS) >> 16U)

#define BM_SEMAG30_IESG30LF	(0x01U << 8U)

#define BM_SEMAG30_SG30C	(0x01U << 0U)

#define SEMAG30PC_OFF	0x2f4U

#define BM_SEMAG30PC_SG30PL	(0x01U << 8U)

#define FM_SEMAG30PC_SG30P	(0xffU << 0U)
#define FV_SEMAG30PC_SG30P(v) \
	(((v) << 0U) & FM_SEMAG30PC_SG30P)
#define GFV_SEMAG30PC_SG30P(v) \
	(((v) & FM_SEMAG30PC_SG30P) >> 0U)

#define SEMAG31_OFF	0x2f8U

#define BM_SEMAG31_SG31LIC	(0x01U << 24U)

#define FM_SEMAG31_SG31LS	(0xffU << 16U)
#define FV_SEMAG31_SG31LS(v) \
	(((v) << 16U) & FM_SEMAG31_SG31LS)
#define GFV_SEMAG31_SG31LS(v) \
	(((v) & FM_SEMAG31_SG31LS) >> 16U)

#define BM_SEMAG31_IESG31LF	(0x01U << 8U)

#define BM_SEMAG31_SG31C	(0x01U << 0U)

#define SEMAG31PC_OFF	0x2fcU

#define BM_SEMAG31PC_SG31PL	(0x01U << 8U)

#define FM_SEMAG31PC_SG31P	(0xffU << 0U)
#define FV_SEMAG31PC_SG31P(v) \
	(((v) << 0U) & FM_SEMAG31PC_SG31P)
#define GFV_SEMAG31PC_SG31P(v) \
	(((v) & FM_SEMAG31PC_SG31P) >> 0U)

#define SEMAG32_OFF	0x300U

#define BM_SEMAG32_SG32LIC	(0x01U << 24U)

#define FM_SEMAG32_SG32LS	(0xffU << 16U)
#define FV_SEMAG32_SG32LS(v) \
	(((v) << 16U) & FM_SEMAG32_SG32LS)
#define GFV_SEMAG32_SG32LS(v) \
	(((v) & FM_SEMAG32_SG32LS) >> 16U)

#define BM_SEMAG32_IESG32LF	(0x01U << 8U)

#define BM_SEMAG32_SG32C	(0x01U << 0U)

#define SEMAG32PC_OFF	0x304U

#define BM_SEMAG32PC_SG32PL	(0x01U << 8U)

#define FM_SEMAG32PC_SG32P	(0xffU << 0U)
#define FV_SEMAG32PC_SG32P(v) \
	(((v) << 0U) & FM_SEMAG32PC_SG32P)
#define GFV_SEMAG32PC_SG32P(v) \
	(((v) & FM_SEMAG32PC_SG32P) >> 0U)

#define SEMAG33_OFF	0x308U

#define BM_SEMAG33_SG33LIC	(0x01U << 24U)

#define FM_SEMAG33_SG33LS	(0xffU << 16U)
#define FV_SEMAG33_SG33LS(v) \
	(((v) << 16U) & FM_SEMAG33_SG33LS)
#define GFV_SEMAG33_SG33LS(v) \
	(((v) & FM_SEMAG33_SG33LS) >> 16U)

#define BM_SEMAG33_IESG33LF	(0x01U << 8U)

#define BM_SEMAG33_SG33C	(0x01U << 0U)

#define SEMAG33PC_OFF	0x30cU

#define BM_SEMAG33PC_SG33PL	(0x01U << 8U)

#define FM_SEMAG33PC_SG33P	(0xffU << 0U)
#define FV_SEMAG33PC_SG33P(v) \
	(((v) << 0U) & FM_SEMAG33PC_SG33P)
#define GFV_SEMAG33PC_SG33P(v) \
	(((v) & FM_SEMAG33PC_SG33P) >> 0U)

#define SEMAG34_OFF	0x310U

#define BM_SEMAG34_SG34LIC	(0x01U << 24U)

#define FM_SEMAG34_SG34LS	(0xffU << 16U)
#define FV_SEMAG34_SG34LS(v) \
	(((v) << 16U) & FM_SEMAG34_SG34LS)
#define GFV_SEMAG34_SG34LS(v) \
	(((v) & FM_SEMAG34_SG34LS) >> 16U)

#define BM_SEMAG34_IESG34LF	(0x01U << 8U)

#define BM_SEMAG34_SG34C	(0x01U << 0U)

#define SEMAG34PC_OFF	0x314U

#define BM_SEMAG34PC_SG34PL	(0x01U << 8U)

#define FM_SEMAG34PC_SG34P	(0xffU << 0U)
#define FV_SEMAG34PC_SG34P(v) \
	(((v) << 0U) & FM_SEMAG34PC_SG34P)
#define GFV_SEMAG34PC_SG34P(v) \
	(((v) & FM_SEMAG34PC_SG34P) >> 0U)

#define SEMAG35_OFF	0x318U

#define BM_SEMAG35_SG35LIC	(0x01U << 24U)

#define FM_SEMAG35_SG35LS	(0xffU << 16U)
#define FV_SEMAG35_SG35LS(v) \
	(((v) << 16U) & FM_SEMAG35_SG35LS)
#define GFV_SEMAG35_SG35LS(v) \
	(((v) & FM_SEMAG35_SG35LS) >> 16U)

#define BM_SEMAG35_IESG35LF	(0x01U << 8U)

#define BM_SEMAG35_SG35C	(0x01U << 0U)

#define SEMAG35PC_OFF	0x31cU

#define BM_SEMAG35PC_SG35PL	(0x01U << 8U)

#define FM_SEMAG35PC_SG35P	(0xffU << 0U)
#define FV_SEMAG35PC_SG35P(v) \
	(((v) << 0U) & FM_SEMAG35PC_SG35P)
#define GFV_SEMAG35PC_SG35P(v) \
	(((v) & FM_SEMAG35PC_SG35P) >> 0U)

#define SEMAG36_OFF	0x320U

#define BM_SEMAG36_SG36LIC	(0x01U << 24U)

#define FM_SEMAG36_SG36LS	(0xffU << 16U)
#define FV_SEMAG36_SG36LS(v) \
	(((v) << 16U) & FM_SEMAG36_SG36LS)
#define GFV_SEMAG36_SG36LS(v) \
	(((v) & FM_SEMAG36_SG36LS) >> 16U)

#define BM_SEMAG36_IESG36LF	(0x01U << 8U)

#define BM_SEMAG36_SG36C	(0x01U << 0U)

#define SEMAG36PC_OFF	0x324U

#define BM_SEMAG36PC_SG36PL	(0x01U << 8U)

#define FM_SEMAG36PC_SG36P	(0xffU << 0U)
#define FV_SEMAG36PC_SG36P(v) \
	(((v) << 0U) & FM_SEMAG36PC_SG36P)
#define GFV_SEMAG36PC_SG36P(v) \
	(((v) & FM_SEMAG36PC_SG36P) >> 0U)

#define SEMAG37_OFF	0x328U

#define BM_SEMAG37_SG37LIC	(0x01U << 24U)

#define FM_SEMAG37_SG37LS	(0xffU << 16U)
#define FV_SEMAG37_SG37LS(v) \
	(((v) << 16U) & FM_SEMAG37_SG37LS)
#define GFV_SEMAG37_SG37LS(v) \
	(((v) & FM_SEMAG37_SG37LS) >> 16U)

#define BM_SEMAG37_IESG37LF	(0x01U << 8U)

#define BM_SEMAG37_SG37C	(0x01U << 0U)

#define SEMAG37PC_OFF	0x32cU

#define BM_SEMAG37PC_SG37PL	(0x01U << 8U)

#define FM_SEMAG37PC_SG37P	(0xffU << 0U)
#define FV_SEMAG37PC_SG37P(v) \
	(((v) << 0U) & FM_SEMAG37PC_SG37P)
#define GFV_SEMAG37PC_SG37P(v) \
	(((v) & FM_SEMAG37PC_SG37P) >> 0U)

#define SEMAG38_OFF	0x330U

#define BM_SEMAG38_SG38LIC	(0x01U << 24U)

#define FM_SEMAG38_SG38LS	(0xffU << 16U)
#define FV_SEMAG38_SG38LS(v) \
	(((v) << 16U) & FM_SEMAG38_SG38LS)
#define GFV_SEMAG38_SG38LS(v) \
	(((v) & FM_SEMAG38_SG38LS) >> 16U)

#define BM_SEMAG38_IESG38LF	(0x01U << 8U)

#define BM_SEMAG38_SG38C	(0x01U << 0U)

#define SEMAG38PC_OFF	0x334U

#define BM_SEMAG38PC_SG38PL	(0x01U << 8U)

#define FM_SEMAG38PC_SG38P	(0xffU << 0U)
#define FV_SEMAG38PC_SG38P(v) \
	(((v) << 0U) & FM_SEMAG38PC_SG38P)
#define GFV_SEMAG38PC_SG38P(v) \
	(((v) & FM_SEMAG38PC_SG38P) >> 0U)

#define SEMAG39_OFF	0x338U

#define BM_SEMAG39_SG39LIC	(0x01U << 24U)

#define FM_SEMAG39_SG39LS	(0xffU << 16U)
#define FV_SEMAG39_SG39LS(v) \
	(((v) << 16U) & FM_SEMAG39_SG39LS)
#define GFV_SEMAG39_SG39LS(v) \
	(((v) & FM_SEMAG39_SG39LS) >> 16U)

#define BM_SEMAG39_IESG39LF	(0x01U << 8U)

#define BM_SEMAG39_SG39C	(0x01U << 0U)

#define SEMAG39PC_OFF	0x33cU

#define BM_SEMAG39PC_SG39PL	(0x01U << 8U)

#define FM_SEMAG39PC_SG39P	(0xffU << 0U)
#define FV_SEMAG39PC_SG39P(v) \
	(((v) << 0U) & FM_SEMAG39PC_SG39P)
#define GFV_SEMAG39PC_SG39P(v) \
	(((v) & FM_SEMAG39PC_SG39P) >> 0U)

#define SEMAG40_OFF	0x340U

#define BM_SEMAG40_SG40LIC	(0x01U << 24U)

#define FM_SEMAG40_SG40LS	(0xffU << 16U)
#define FV_SEMAG40_SG40LS(v) \
	(((v) << 16U) & FM_SEMAG40_SG40LS)
#define GFV_SEMAG40_SG40LS(v) \
	(((v) & FM_SEMAG40_SG40LS) >> 16U)

#define BM_SEMAG40_IESG40LF	(0x01U << 8U)

#define BM_SEMAG40_SG40C	(0x01U << 0U)

#define SEMAG40PC_OFF	0x344U

#define BM_SEMAG40PC_SG40PL	(0x01U << 8U)

#define FM_SEMAG40PC_SG40P	(0xffU << 0U)
#define FV_SEMAG40PC_SG40P(v) \
	(((v) << 0U) & FM_SEMAG40PC_SG40P)
#define GFV_SEMAG40PC_SG40P(v) \
	(((v) & FM_SEMAG40PC_SG40P) >> 0U)

#define SEMAG41_OFF	0x348U

#define BM_SEMAG41_SG41LIC	(0x01U << 24U)

#define FM_SEMAG41_SG41LS	(0xffU << 16U)
#define FV_SEMAG41_SG41LS(v) \
	(((v) << 16U) & FM_SEMAG41_SG41LS)
#define GFV_SEMAG41_SG41LS(v) \
	(((v) & FM_SEMAG41_SG41LS) >> 16U)

#define BM_SEMAG41_IESG41LF	(0x01U << 8U)

#define BM_SEMAG41_SG41C	(0x01U << 0U)

#define SEMAG41PC_OFF	0x34cU

#define BM_SEMAG41PC_SG41PL	(0x01U << 8U)

#define FM_SEMAG41PC_SG41P	(0xffU << 0U)
#define FV_SEMAG41PC_SG41P(v) \
	(((v) << 0U) & FM_SEMAG41PC_SG41P)
#define GFV_SEMAG41PC_SG41P(v) \
	(((v) & FM_SEMAG41PC_SG41P) >> 0U)

#define SEMAG42_OFF	0x350U

#define BM_SEMAG42_SG42LIC	(0x01U << 24U)

#define FM_SEMAG42_SG42LS	(0xffU << 16U)
#define FV_SEMAG42_SG42LS(v) \
	(((v) << 16U) & FM_SEMAG42_SG42LS)
#define GFV_SEMAG42_SG42LS(v) \
	(((v) & FM_SEMAG42_SG42LS) >> 16U)

#define BM_SEMAG42_IESG42LF	(0x01U << 8U)

#define BM_SEMAG42_SG42C	(0x01U << 0U)

#define SEMAG42PC_OFF	0x354U

#define BM_SEMAG42PC_SG42PL	(0x01U << 8U)

#define FM_SEMAG42PC_SG42P	(0xffU << 0U)
#define FV_SEMAG42PC_SG42P(v) \
	(((v) << 0U) & FM_SEMAG42PC_SG42P)
#define GFV_SEMAG42PC_SG42P(v) \
	(((v) & FM_SEMAG42PC_SG42P) >> 0U)

#define SEMAG43_OFF	0x358U

#define BM_SEMAG43_SG43LIC	(0x01U << 24U)

#define FM_SEMAG43_SG43LS	(0xffU << 16U)
#define FV_SEMAG43_SG43LS(v) \
	(((v) << 16U) & FM_SEMAG43_SG43LS)
#define GFV_SEMAG43_SG43LS(v) \
	(((v) & FM_SEMAG43_SG43LS) >> 16U)

#define BM_SEMAG43_IESG43LF	(0x01U << 8U)

#define BM_SEMAG43_SG43C	(0x01U << 0U)

#define SEMAG43PC_OFF	0x35cU

#define BM_SEMAG43PC_SG43PL	(0x01U << 8U)

#define FM_SEMAG43PC_SG43P	(0xffU << 0U)
#define FV_SEMAG43PC_SG43P(v) \
	(((v) << 0U) & FM_SEMAG43PC_SG43P)
#define GFV_SEMAG43PC_SG43P(v) \
	(((v) & FM_SEMAG43PC_SG43P) >> 0U)

#define SEMAG44_OFF	0x360U

#define BM_SEMAG44_SG44LIC	(0x01U << 24U)

#define FM_SEMAG44_SG44LS	(0xffU << 16U)
#define FV_SEMAG44_SG44LS(v) \
	(((v) << 16U) & FM_SEMAG44_SG44LS)
#define GFV_SEMAG44_SG44LS(v) \
	(((v) & FM_SEMAG44_SG44LS) >> 16U)

#define BM_SEMAG44_IESG44LF	(0x01U << 8U)

#define BM_SEMAG44_SG44C	(0x01U << 0U)

#define SEMAG44PC_OFF	0x364U

#define BM_SEMAG44PC_SG44PL	(0x01U << 8U)

#define FM_SEMAG44PC_SG44P	(0xffU << 0U)
#define FV_SEMAG44PC_SG44P(v) \
	(((v) << 0U) & FM_SEMAG44PC_SG44P)
#define GFV_SEMAG44PC_SG44P(v) \
	(((v) & FM_SEMAG44PC_SG44P) >> 0U)

#define SEMAG45_OFF	0x368U

#define BM_SEMAG45_SG45LIC	(0x01U << 24U)

#define FM_SEMAG45_SG45LS	(0xffU << 16U)
#define FV_SEMAG45_SG45LS(v) \
	(((v) << 16U) & FM_SEMAG45_SG45LS)
#define GFV_SEMAG45_SG45LS(v) \
	(((v) & FM_SEMAG45_SG45LS) >> 16U)

#define BM_SEMAG45_IESG45LF	(0x01U << 8U)

#define BM_SEMAG45_SG45C	(0x01U << 0U)

#define SEMAG45PC_OFF	0x36cU

#define BM_SEMAG45PC_SG45PL	(0x01U << 8U)

#define FM_SEMAG45PC_SG45P	(0xffU << 0U)
#define FV_SEMAG45PC_SG45P(v) \
	(((v) << 0U) & FM_SEMAG45PC_SG45P)
#define GFV_SEMAG45PC_SG45P(v) \
	(((v) & FM_SEMAG45PC_SG45P) >> 0U)

#define SEMAG46_OFF	0x370U

#define BM_SEMAG46_SG46LIC	(0x01U << 24U)

#define FM_SEMAG46_SG46LS	(0xffU << 16U)
#define FV_SEMAG46_SG46LS(v) \
	(((v) << 16U) & FM_SEMAG46_SG46LS)
#define GFV_SEMAG46_SG46LS(v) \
	(((v) & FM_SEMAG46_SG46LS) >> 16U)

#define BM_SEMAG46_IESG46LF	(0x01U << 8U)

#define BM_SEMAG46_SG46C	(0x01U << 0U)

#define SEMAG46PC_OFF	0x374U

#define BM_SEMAG46PC_SG46PL	(0x01U << 8U)

#define FM_SEMAG46PC_SG46P	(0xffU << 0U)
#define FV_SEMAG46PC_SG46P(v) \
	(((v) << 0U) & FM_SEMAG46PC_SG46P)
#define GFV_SEMAG46PC_SG46P(v) \
	(((v) & FM_SEMAG46PC_SG46P) >> 0U)

#define SEMAG47_OFF	0x378U

#define BM_SEMAG47_SG47LIC	(0x01U << 24U)

#define FM_SEMAG47_SG47LS	(0xffU << 16U)
#define FV_SEMAG47_SG47LS(v) \
	(((v) << 16U) & FM_SEMAG47_SG47LS)
#define GFV_SEMAG47_SG47LS(v) \
	(((v) & FM_SEMAG47_SG47LS) >> 16U)

#define BM_SEMAG47_IESG47LF	(0x01U << 8U)

#define BM_SEMAG47_SG47C	(0x01U << 0U)

#define SEMAG47PC_OFF	0x37cU

#define BM_SEMAG47PC_SG47PL	(0x01U << 8U)

#define FM_SEMAG47PC_SG47P	(0xffU << 0U)
#define FV_SEMAG47PC_SG47P(v) \
	(((v) << 0U) & FM_SEMAG47PC_SG47P)
#define GFV_SEMAG47PC_SG47P(v) \
	(((v) & FM_SEMAG47PC_SG47P) >> 0U)

#define SEMAG48_OFF	0x380U

#define BM_SEMAG48_SG48LIC	(0x01U << 24U)

#define FM_SEMAG48_SG48LS	(0xffU << 16U)
#define FV_SEMAG48_SG48LS(v) \
	(((v) << 16U) & FM_SEMAG48_SG48LS)
#define GFV_SEMAG48_SG48LS(v) \
	(((v) & FM_SEMAG48_SG48LS) >> 16U)

#define BM_SEMAG48_IESG48LF	(0x01U << 8U)

#define BM_SEMAG48_SG48C	(0x01U << 0U)

#define SEMAG48PC_OFF	0x384U

#define BM_SEMAG48PC_SG48PL	(0x01U << 8U)

#define FM_SEMAG48PC_SG48P	(0xffU << 0U)
#define FV_SEMAG48PC_SG48P(v) \
	(((v) << 0U) & FM_SEMAG48PC_SG48P)
#define GFV_SEMAG48PC_SG48P(v) \
	(((v) & FM_SEMAG48PC_SG48P) >> 0U)

#define SEMAG49_OFF	0x388U

#define BM_SEMAG49_SG49LIC	(0x01U << 24U)

#define FM_SEMAG49_SG49LS	(0xffU << 16U)
#define FV_SEMAG49_SG49LS(v) \
	(((v) << 16U) & FM_SEMAG49_SG49LS)
#define GFV_SEMAG49_SG49LS(v) \
	(((v) & FM_SEMAG49_SG49LS) >> 16U)

#define BM_SEMAG49_IESG49LF	(0x01U << 8U)

#define BM_SEMAG49_SG49C	(0x01U << 0U)

#define SEMAG49PC_OFF	0x38cU

#define BM_SEMAG49PC_SG49PL	(0x01U << 8U)

#define FM_SEMAG49PC_SG49P	(0xffU << 0U)
#define FV_SEMAG49PC_SG49P(v) \
	(((v) << 0U) & FM_SEMAG49PC_SG49P)
#define GFV_SEMAG49PC_SG49P(v) \
	(((v) & FM_SEMAG49PC_SG49P) >> 0U)

#define SEMAG50_OFF	0x390U

#define BM_SEMAG50_SG50LIC	(0x01U << 24U)

#define FM_SEMAG50_SG50LS	(0xffU << 16U)
#define FV_SEMAG50_SG50LS(v) \
	(((v) << 16U) & FM_SEMAG50_SG50LS)
#define GFV_SEMAG50_SG50LS(v) \
	(((v) & FM_SEMAG50_SG50LS) >> 16U)

#define BM_SEMAG50_IESG50LF	(0x01U << 8U)

#define BM_SEMAG50_SG50C	(0x01U << 0U)

#define SEMAG50PC_OFF	0x394U

#define BM_SEMAG50PC_SG50PL	(0x01U << 8U)

#define FM_SEMAG50PC_SG50P	(0xffU << 0U)
#define FV_SEMAG50PC_SG50P(v) \
	(((v) << 0U) & FM_SEMAG50PC_SG50P)
#define GFV_SEMAG50PC_SG50P(v) \
	(((v) & FM_SEMAG50PC_SG50P) >> 0U)

#define SEMAG51_OFF	0x398U

#define BM_SEMAG51_SG51LIC	(0x01U << 24U)

#define FM_SEMAG51_SG51LS	(0xffU << 16U)
#define FV_SEMAG51_SG51LS(v) \
	(((v) << 16U) & FM_SEMAG51_SG51LS)
#define GFV_SEMAG51_SG51LS(v) \
	(((v) & FM_SEMAG51_SG51LS) >> 16U)

#define BM_SEMAG51_IESG51LF	(0x01U << 8U)

#define BM_SEMAG51_SG51C	(0x01U << 0U)

#define SEMAG51PC_OFF	0x39cU

#define BM_SEMAG51PC_SG51PL	(0x01U << 8U)

#define FM_SEMAG51PC_SG51P	(0xffU << 0U)
#define FV_SEMAG51PC_SG51P(v) \
	(((v) << 0U) & FM_SEMAG51PC_SG51P)
#define GFV_SEMAG51PC_SG51P(v) \
	(((v) & FM_SEMAG51PC_SG51P) >> 0U)

#define SEMAG52_OFF	0x3a0U

#define BM_SEMAG52_SG52LIC	(0x01U << 24U)

#define FM_SEMAG52_SG52LS	(0xffU << 16U)
#define FV_SEMAG52_SG52LS(v) \
	(((v) << 16U) & FM_SEMAG52_SG52LS)
#define GFV_SEMAG52_SG52LS(v) \
	(((v) & FM_SEMAG52_SG52LS) >> 16U)

#define BM_SEMAG52_IESG52LF	(0x01U << 8U)

#define BM_SEMAG52_SG52C	(0x01U << 0U)

#define SEMAG52PC_OFF	0x3a4U

#define BM_SEMAG52PC_SG52PL	(0x01U << 8U)

#define FM_SEMAG52PC_SG52P	(0xffU << 0U)
#define FV_SEMAG52PC_SG52P(v) \
	(((v) << 0U) & FM_SEMAG52PC_SG52P)
#define GFV_SEMAG52PC_SG52P(v) \
	(((v) & FM_SEMAG52PC_SG52P) >> 0U)

#define SEMAG53_OFF	0x3a8U

#define BM_SEMAG53_SG53LIC	(0x01U << 24U)

#define FM_SEMAG53_SG53LS	(0xffU << 16U)
#define FV_SEMAG53_SG53LS(v) \
	(((v) << 16U) & FM_SEMAG53_SG53LS)
#define GFV_SEMAG53_SG53LS(v) \
	(((v) & FM_SEMAG53_SG53LS) >> 16U)

#define BM_SEMAG53_IESG53LF	(0x01U << 8U)

#define BM_SEMAG53_SG53C	(0x01U << 0U)

#define SEMAG53PC_OFF	0x3acU

#define BM_SEMAG53PC_SG53PL	(0x01U << 8U)

#define FM_SEMAG53PC_SG53P	(0xffU << 0U)
#define FV_SEMAG53PC_SG53P(v) \
	(((v) << 0U) & FM_SEMAG53PC_SG53P)
#define GFV_SEMAG53PC_SG53P(v) \
	(((v) & FM_SEMAG53PC_SG53P) >> 0U)

#define SEMAG54_OFF	0x3b0U

#define BM_SEMAG54_SG54LIC	(0x01U << 24U)

#define FM_SEMAG54_SG54LS	(0xffU << 16U)
#define FV_SEMAG54_SG54LS(v) \
	(((v) << 16U) & FM_SEMAG54_SG54LS)
#define GFV_SEMAG54_SG54LS(v) \
	(((v) & FM_SEMAG54_SG54LS) >> 16U)

#define BM_SEMAG54_IESG54LF	(0x01U << 8U)

#define BM_SEMAG54_SG54C	(0x01U << 0U)

#define SEMAG54PC_OFF	0x3b4U

#define BM_SEMAG54PC_SG54PL	(0x01U << 8U)

#define FM_SEMAG54PC_SG54P	(0xffU << 0U)
#define FV_SEMAG54PC_SG54P(v) \
	(((v) << 0U) & FM_SEMAG54PC_SG54P)
#define GFV_SEMAG54PC_SG54P(v) \
	(((v) & FM_SEMAG54PC_SG54P) >> 0U)

#define SEMAG55_OFF	0x3b8U

#define BM_SEMAG55_SG55LIC	(0x01U << 24U)

#define FM_SEMAG55_SG55LS	(0xffU << 16U)
#define FV_SEMAG55_SG55LS(v) \
	(((v) << 16U) & FM_SEMAG55_SG55LS)
#define GFV_SEMAG55_SG55LS(v) \
	(((v) & FM_SEMAG55_SG55LS) >> 16U)

#define BM_SEMAG55_IESG55LF	(0x01U << 8U)

#define BM_SEMAG55_SG55C	(0x01U << 0U)

#define SEMAG55PC_OFF	0x3bcU

#define BM_SEMAG55PC_SG55PL	(0x01U << 8U)

#define FM_SEMAG55PC_SG55P	(0xffU << 0U)
#define FV_SEMAG55PC_SG55P(v) \
	(((v) << 0U) & FM_SEMAG55PC_SG55P)
#define GFV_SEMAG55PC_SG55P(v) \
	(((v) & FM_SEMAG55PC_SG55P) >> 0U)

#define SEMAG56_OFF	0x3c0U

#define BM_SEMAG56_SG56LIC	(0x01U << 24U)

#define FM_SEMAG56_SG56LS	(0xffU << 16U)
#define FV_SEMAG56_SG56LS(v) \
	(((v) << 16U) & FM_SEMAG56_SG56LS)
#define GFV_SEMAG56_SG56LS(v) \
	(((v) & FM_SEMAG56_SG56LS) >> 16U)

#define BM_SEMAG56_IESG56LF	(0x01U << 8U)

#define BM_SEMAG56_SG56C	(0x01U << 0U)

#define SEMAG56PC_OFF	0x3c4U

#define BM_SEMAG56PC_SG56PL	(0x01U << 8U)

#define FM_SEMAG56PC_SG56P	(0xffU << 0U)
#define FV_SEMAG56PC_SG56P(v) \
	(((v) << 0U) & FM_SEMAG56PC_SG56P)
#define GFV_SEMAG56PC_SG56P(v) \
	(((v) & FM_SEMAG56PC_SG56P) >> 0U)

#define SEMAG57_OFF	0x3c8U

#define BM_SEMAG57_SG57LIC	(0x01U << 24U)

#define FM_SEMAG57_SG57LS	(0xffU << 16U)
#define FV_SEMAG57_SG57LS(v) \
	(((v) << 16U) & FM_SEMAG57_SG57LS)
#define GFV_SEMAG57_SG57LS(v) \
	(((v) & FM_SEMAG57_SG57LS) >> 16U)

#define BM_SEMAG57_IESG57LF	(0x01U << 8U)

#define BM_SEMAG57_SG57C	(0x01U << 0U)

#define SEMAG57PC_OFF	0x3ccU

#define BM_SEMAG57PC_SG57PL	(0x01U << 8U)

#define FM_SEMAG57PC_SG57P	(0xffU << 0U)
#define FV_SEMAG57PC_SG57P(v) \
	(((v) << 0U) & FM_SEMAG57PC_SG57P)
#define GFV_SEMAG57PC_SG57P(v) \
	(((v) & FM_SEMAG57PC_SG57P) >> 0U)

#define SEMAG58_OFF	0x3d0U

#define BM_SEMAG58_SG58LIC	(0x01U << 24U)

#define FM_SEMAG58_SG58LS	(0xffU << 16U)
#define FV_SEMAG58_SG58LS(v) \
	(((v) << 16U) & FM_SEMAG58_SG58LS)
#define GFV_SEMAG58_SG58LS(v) \
	(((v) & FM_SEMAG58_SG58LS) >> 16U)

#define BM_SEMAG58_IESG58LF	(0x01U << 8U)

#define BM_SEMAG58_SG58C	(0x01U << 0U)

#define SEMAG58PC_OFF	0x3d4U

#define BM_SEMAG58PC_SG58PL	(0x01U << 8U)

#define FM_SEMAG58PC_SG58P	(0xffU << 0U)
#define FV_SEMAG58PC_SG58P(v) \
	(((v) << 0U) & FM_SEMAG58PC_SG58P)
#define GFV_SEMAG58PC_SG58P(v) \
	(((v) & FM_SEMAG58PC_SG58P) >> 0U)

#define SEMAG59_OFF	0x3d8U

#define BM_SEMAG59_SG59LIC	(0x01U << 24U)

#define FM_SEMAG59_SG59LS	(0xffU << 16U)
#define FV_SEMAG59_SG59LS(v) \
	(((v) << 16U) & FM_SEMAG59_SG59LS)
#define GFV_SEMAG59_SG59LS(v) \
	(((v) & FM_SEMAG59_SG59LS) >> 16U)

#define BM_SEMAG59_IESG59LF	(0x01U << 8U)

#define BM_SEMAG59_SG59C	(0x01U << 0U)

#define SEMAG59PC_OFF	0x3dcU

#define BM_SEMAG59PC_SG59PL	(0x01U << 8U)

#define FM_SEMAG59PC_SG59P	(0xffU << 0U)
#define FV_SEMAG59PC_SG59P(v) \
	(((v) << 0U) & FM_SEMAG59PC_SG59P)
#define GFV_SEMAG59PC_SG59P(v) \
	(((v) & FM_SEMAG59PC_SG59P) >> 0U)

#define SEMAG60_OFF	0x3e0U

#define BM_SEMAG60_SG60LIC	(0x01U << 24U)

#define FM_SEMAG60_SG60LS	(0xffU << 16U)
#define FV_SEMAG60_SG60LS(v) \
	(((v) << 16U) & FM_SEMAG60_SG60LS)
#define GFV_SEMAG60_SG60LS(v) \
	(((v) & FM_SEMAG60_SG60LS) >> 16U)

#define BM_SEMAG60_IESG60LF	(0x01U << 8U)

#define BM_SEMAG60_SG60C	(0x01U << 0U)

#define SEMAG60PC_OFF	0x3e4U

#define BM_SEMAG60PC_SG60PL	(0x01U << 8U)

#define FM_SEMAG60PC_SG60P	(0xffU << 0U)
#define FV_SEMAG60PC_SG60P(v) \
	(((v) << 0U) & FM_SEMAG60PC_SG60P)
#define GFV_SEMAG60PC_SG60P(v) \
	(((v) & FM_SEMAG60PC_SG60P) >> 0U)

#define SEMAG61_OFF	0x3e8U

#define BM_SEMAG61_SG61LIC	(0x01U << 24U)

#define FM_SEMAG61_SG61LS	(0xffU << 16U)
#define FV_SEMAG61_SG61LS(v) \
	(((v) << 16U) & FM_SEMAG61_SG61LS)
#define GFV_SEMAG61_SG61LS(v) \
	(((v) & FM_SEMAG61_SG61LS) >> 16U)

#define BM_SEMAG61_IESG61LF	(0x01U << 8U)

#define BM_SEMAG61_SG61C	(0x01U << 0U)

#define SEMAG61PC_OFF	0x3ecU

#define BM_SEMAG61PC_SG61PL	(0x01U << 8U)

#define FM_SEMAG61PC_SG61P	(0xffU << 0U)
#define FV_SEMAG61PC_SG61P(v) \
	(((v) << 0U) & FM_SEMAG61PC_SG61P)
#define GFV_SEMAG61PC_SG61P(v) \
	(((v) & FM_SEMAG61PC_SG61P) >> 0U)

#define SEMAG62_OFF	0x3f0U

#define BM_SEMAG62_SG62LIC	(0x01U << 24U)

#define FM_SEMAG62_SG62LS	(0xffU << 16U)
#define FV_SEMAG62_SG62LS(v) \
	(((v) << 16U) & FM_SEMAG62_SG62LS)
#define GFV_SEMAG62_SG62LS(v) \
	(((v) & FM_SEMAG62_SG62LS) >> 16U)

#define BM_SEMAG62_IESG62LF	(0x01U << 8U)

#define BM_SEMAG62_SG62C	(0x01U << 0U)

#define SEMAG62PC_OFF	0x3f4U

#define BM_SEMAG62PC_SG62PL	(0x01U << 8U)

#define FM_SEMAG62PC_SG62P	(0xffU << 0U)
#define FV_SEMAG62PC_SG62P(v) \
	(((v) << 0U) & FM_SEMAG62PC_SG62P)
#define GFV_SEMAG62PC_SG62P(v) \
	(((v) & FM_SEMAG62PC_SG62P) >> 0U)

#define SEMAG63_OFF	0x3f8U

#define BM_SEMAG63_SG63LIC	(0x01U << 24U)

#define FM_SEMAG63_SG63LS	(0xffU << 16U)
#define FV_SEMAG63_SG63LS(v) \
	(((v) << 16U) & FM_SEMAG63_SG63LS)
#define GFV_SEMAG63_SG63LS(v) \
	(((v) & FM_SEMAG63_SG63LS) >> 16U)

#define BM_SEMAG63_IESG63LF	(0x01U << 8U)

#define BM_SEMAG63_SG63C	(0x01U << 0U)

#define SEMAG63PC_OFF	0x3fcU

#define BM_SEMAG63PC_SG63PL	(0x01U << 8U)

#define FM_SEMAG63PC_SG63P	(0xffU << 0U)
#define FV_SEMAG63PC_SG63P(v) \
	(((v) << 0U) & FM_SEMAG63PC_SG63P)
#define GFV_SEMAG63PC_SG63P(v) \
	(((v) & FM_SEMAG63PC_SG63P) >> 0U)

#define SGR_OFF	0x400U

#define BM_SGR_GSGREL	(0x01U << 25U)

#define BM_SGR_GSGRE	(0x01U << 24U)

#define FM_SGR_GSGR	(0xffU << 16U)
#define FV_SGR_GSGR(v) \
	(((v) << 16U) & FM_SGR_GSGR)
#define GFV_SGR_GSGR(v) \
	(((v) & FM_SGR_GSGR) >> 16U)

#define BM_SGR_SGR	(0x01U << 0U)

#define SGI0_OFF	0x404U

#define FM_SGI0_SGI0	(0xffffffffU << 0U)
#define FV_SGI0_SGI0(v) \
	(((v) << 0U) & FM_SGI0_SGI0)
#define GFV_SGI0_SGI0(v) \
	(((v) & FM_SGI0_SGI0) >> 0U)

#define SGI1_OFF	0x408U

#define FM_SGI1_SGI1	(0xffffffffU << 0U)
#define FV_SGI1_SGI1(v) \
	(((v) << 0U) & FM_SGI1_SGI1)
#define GFV_SGI1_SGI1(v) \
	(((v) & FM_SGI1_SGI1) >> 0U)

#define CPU0_MASTERID_OFF	0x500U

#define BM_CPU0_MASTERID_CPU0_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID3	(0x7fU << 24U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID3(v) \
	(((v) << 24U) & FM_CPU0_MASTERID_CPU0_MASTER_ID3)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID3(v) \
	(((v) & FM_CPU0_MASTERID_CPU0_MASTER_ID3) >> 24U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU0_MASTERID_CPU0_MASTER_ID2)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID2(v) \
	(((v) & FM_CPU0_MASTERID_CPU0_MASTER_ID2) >> 16U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU0_MASTERID_CPU0_MASTER_ID1)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID1(v) \
	(((v) & FM_CPU0_MASTERID_CPU0_MASTER_ID1) >> 8U)

#define BM_CPU0_MASTERID_CPU0_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU0_MASTERID_CPU0_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU0_MASTERID_CPU0_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU0_MASTERID_CPU0_MASTER_ID0)
#define GFV_CPU0_MASTERID_CPU0_MASTER_ID0(v) \
	(((v) & FM_CPU0_MASTERID_CPU0_MASTER_ID0) >> 0U)

#define CPU1_MASTERID_OFF	0x504U

#define BM_CPU1_MASTERID_CPU1_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU1_MASTERID_CPU1_MASTER_ID2)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID2(v) \
	(((v) & FM_CPU1_MASTERID_CPU1_MASTER_ID2) >> 16U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU1_MASTERID_CPU1_MASTER_ID1)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID1(v) \
	(((v) & FM_CPU1_MASTERID_CPU1_MASTER_ID1) >> 8U)

#define BM_CPU1_MASTERID_CPU1_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU1_MASTERID_CPU1_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU1_MASTERID_CPU1_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU1_MASTERID_CPU1_MASTER_ID0)
#define GFV_CPU1_MASTERID_CPU1_MASTER_ID0(v) \
	(((v) & FM_CPU1_MASTERID_CPU1_MASTER_ID0) >> 0U)

#define CPU2_MASTERID_OFF	0x508U

#define BM_CPU2_MASTERID_CPU2_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU2_MASTERID_CPU2_MASTER_ID2)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID2(v) \
	(((v) & FM_CPU2_MASTERID_CPU2_MASTER_ID2) >> 16U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU2_MASTERID_CPU2_MASTER_ID1)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID1(v) \
	(((v) & FM_CPU2_MASTERID_CPU2_MASTER_ID1) >> 8U)

#define BM_CPU2_MASTERID_CPU2_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU2_MASTERID_CPU2_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU2_MASTERID_CPU2_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU2_MASTERID_CPU2_MASTER_ID0)
#define GFV_CPU2_MASTERID_CPU2_MASTER_ID0(v) \
	(((v) & FM_CPU2_MASTERID_CPU2_MASTER_ID0) >> 0U)

#define CPU3_MASTERID_OFF	0x50cU

#define BM_CPU3_MASTERID_CPU3_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU3_MASTERID_CPU3_MASTER_ID2)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID2(v) \
	(((v) & FM_CPU3_MASTERID_CPU3_MASTER_ID2) >> 16U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU3_MASTERID_CPU3_MASTER_ID1)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID1(v) \
	(((v) & FM_CPU3_MASTERID_CPU3_MASTER_ID1) >> 8U)

#define BM_CPU3_MASTERID_CPU3_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU3_MASTERID_CPU3_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU3_MASTERID_CPU3_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU3_MASTERID_CPU3_MASTER_ID0)
#define GFV_CPU3_MASTERID_CPU3_MASTER_ID0(v) \
	(((v) & FM_CPU3_MASTERID_CPU3_MASTER_ID0) >> 0U)

#define CPU4_MASTERID_OFF	0x510U

#define BM_CPU4_MASTERID_CPU4_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU4_MASTERID_CPU4_MASTER_ID2)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID2(v) \
	(((v) & FM_CPU4_MASTERID_CPU4_MASTER_ID2) >> 16U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU4_MASTERID_CPU4_MASTER_ID1)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID1(v) \
	(((v) & FM_CPU4_MASTERID_CPU4_MASTER_ID1) >> 8U)

#define BM_CPU4_MASTERID_CPU4_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU4_MASTERID_CPU4_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU4_MASTERID_CPU4_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU4_MASTERID_CPU4_MASTER_ID0)
#define GFV_CPU4_MASTERID_CPU4_MASTER_ID0(v) \
	(((v) & FM_CPU4_MASTERID_CPU4_MASTER_ID0) >> 0U)

#define CPU5_MASTERID_OFF	0x514U

#define BM_CPU5_MASTERID_CPU5_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU5_MASTERID_CPU5_MASTER_ID2)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID2(v) \
	(((v) & FM_CPU5_MASTERID_CPU5_MASTER_ID2) >> 16U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU5_MASTERID_CPU5_MASTER_ID1)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID1(v) \
	(((v) & FM_CPU5_MASTERID_CPU5_MASTER_ID1) >> 8U)

#define BM_CPU5_MASTERID_CPU5_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU5_MASTERID_CPU5_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU5_MASTERID_CPU5_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU5_MASTERID_CPU5_MASTER_ID0)
#define GFV_CPU5_MASTERID_CPU5_MASTER_ID0(v) \
	(((v) & FM_CPU5_MASTERID_CPU5_MASTER_ID0) >> 0U)

#define CPU6_MASTERID_OFF	0x518U

#define BM_CPU6_MASTERID_CPU6_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU6_MASTERID_CPU6_MASTER_ID2)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID2(v) \
	(((v) & FM_CPU6_MASTERID_CPU6_MASTER_ID2) >> 16U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU6_MASTERID_CPU6_MASTER_ID1)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID1(v) \
	(((v) & FM_CPU6_MASTERID_CPU6_MASTER_ID1) >> 8U)

#define BM_CPU6_MASTERID_CPU6_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU6_MASTERID_CPU6_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU6_MASTERID_CPU6_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU6_MASTERID_CPU6_MASTER_ID0)
#define GFV_CPU6_MASTERID_CPU6_MASTER_ID0(v) \
	(((v) & FM_CPU6_MASTERID_CPU6_MASTER_ID0) >> 0U)

#define CPU7_MASTERID_OFF	0x51cU

#define BM_CPU7_MASTERID_CPU7_MASTER_ID3_LOCK	(0x01U << 31U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK	(0x7fU << 24U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK(v) \
	(((v) << 24U) & FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK(v) \
	(((v) & FM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK) >> 24U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID2_LOCK	(0x01U << 23U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID2	(0x7fU << 16U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID2(v) \
	(((v) << 16U) & FM_CPU7_MASTERID_CPU7_MASTER_ID2)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID2(v) \
	(((v) & FM_CPU7_MASTERID_CPU7_MASTER_ID2) >> 16U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID1_LOCK	(0x01U << 15U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID1	(0x7fU << 8U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID1(v) \
	(((v) << 8U) & FM_CPU7_MASTERID_CPU7_MASTER_ID1)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID1(v) \
	(((v) & FM_CPU7_MASTERID_CPU7_MASTER_ID1) >> 8U)

#define BM_CPU7_MASTERID_CPU7_MASTER_ID0_LOCK	(0x01U << 7U)

#define FM_CPU7_MASTERID_CPU7_MASTER_ID0	(0x7fU << 0U)
#define FV_CPU7_MASTERID_CPU7_MASTER_ID0(v) \
	(((v) << 0U) & FM_CPU7_MASTERID_CPU7_MASTER_ID0)
#define GFV_CPU7_MASTERID_CPU7_MASTER_ID0(v) \
	(((v) & FM_CPU7_MASTERID_CPU7_MASTER_ID0) >> 0U)

#define TX_BUFFER_OFF	0x1000U

#define RX_CPU0_BUFFER_OFF	0x2000U

#define RX_CPU1_BUFFER_OFF	0x3000U

#define RX_CPU2_BUFFER_OFF	0x4000U

#define RX_CPU3_BUFFER_OFF	0x5000U

#define RX_CPU4_BUFFER_OFF	0x6000U

#define RX_CPU5_BUFFER_OFF	0x7000U

#define RX_CPU6_BUFFER_OFF	0x8000U

#define RX_CPU7_BUFFER_OFF	0x9000U

#endif 	/* __MSGSEMA_UNIT_REG_H__ */
