
7. I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000814c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000560  080082d8  080082d8  000182d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08008838  08008838  00018838  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800883c  0800883c  0001883c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001f4  20000000  08008840  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  000201f4  2**0
                  CONTENTS
  7 .bss          0000053c  200001f8  200001f8  000201f8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  20000734  20000734  000201f8  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   000268d0  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003f71  00000000  00000000  00046af4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000ce72  00000000  00000000  0004aa65  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f00  00000000  00000000  000578d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000012f0  00000000  00000000  000587d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c2f2  00000000  00000000  00059ac8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005439  00000000  00000000  00065dba  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0006b1f3  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003a24  00000000  00000000  0006b270  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001f8 	.word	0x200001f8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080082bc 	.word	0x080082bc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001fc 	.word	0x200001fc
 80001c4:	080082bc 	.word	0x080082bc

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__gedf2>:
 800096c:	f04f 3cff 	mov.w	ip, #4294967295
 8000970:	e006      	b.n	8000980 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__ledf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	e002      	b.n	8000980 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__cmpdf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000984:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000996:	d01b      	beq.n	80009d0 <__cmpdf2+0x54>
 8000998:	b001      	add	sp, #4
 800099a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800099e:	bf0c      	ite	eq
 80009a0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009a4:	ea91 0f03 	teqne	r1, r3
 80009a8:	bf02      	ittt	eq
 80009aa:	ea90 0f02 	teqeq	r0, r2
 80009ae:	2000      	moveq	r0, #0
 80009b0:	4770      	bxeq	lr
 80009b2:	f110 0f00 	cmn.w	r0, #0
 80009b6:	ea91 0f03 	teq	r1, r3
 80009ba:	bf58      	it	pl
 80009bc:	4299      	cmppl	r1, r3
 80009be:	bf08      	it	eq
 80009c0:	4290      	cmpeq	r0, r2
 80009c2:	bf2c      	ite	cs
 80009c4:	17d8      	asrcs	r0, r3, #31
 80009c6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ca:	f040 0001 	orr.w	r0, r0, #1
 80009ce:	4770      	bx	lr
 80009d0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d102      	bne.n	80009e0 <__cmpdf2+0x64>
 80009da:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009de:	d107      	bne.n	80009f0 <__cmpdf2+0x74>
 80009e0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e8:	d1d6      	bne.n	8000998 <__cmpdf2+0x1c>
 80009ea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ee:	d0d3      	beq.n	8000998 <__cmpdf2+0x1c>
 80009f0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdrcmple>:
 80009f8:	4684      	mov	ip, r0
 80009fa:	4610      	mov	r0, r2
 80009fc:	4662      	mov	r2, ip
 80009fe:	468c      	mov	ip, r1
 8000a00:	4619      	mov	r1, r3
 8000a02:	4663      	mov	r3, ip
 8000a04:	e000      	b.n	8000a08 <__aeabi_cdcmpeq>
 8000a06:	bf00      	nop

08000a08 <__aeabi_cdcmpeq>:
 8000a08:	b501      	push	{r0, lr}
 8000a0a:	f7ff ffb7 	bl	800097c <__cmpdf2>
 8000a0e:	2800      	cmp	r0, #0
 8000a10:	bf48      	it	mi
 8000a12:	f110 0f00 	cmnmi.w	r0, #0
 8000a16:	bd01      	pop	{r0, pc}

08000a18 <__aeabi_dcmpeq>:
 8000a18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a1c:	f7ff fff4 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a20:	bf0c      	ite	eq
 8000a22:	2001      	moveq	r0, #1
 8000a24:	2000      	movne	r0, #0
 8000a26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2a:	bf00      	nop

08000a2c <__aeabi_dcmplt>:
 8000a2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a30:	f7ff ffea 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a34:	bf34      	ite	cc
 8000a36:	2001      	movcc	r0, #1
 8000a38:	2000      	movcs	r0, #0
 8000a3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3e:	bf00      	nop

08000a40 <__aeabi_dcmple>:
 8000a40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a44:	f7ff ffe0 	bl	8000a08 <__aeabi_cdcmpeq>
 8000a48:	bf94      	ite	ls
 8000a4a:	2001      	movls	r0, #1
 8000a4c:	2000      	movhi	r0, #0
 8000a4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a52:	bf00      	nop

08000a54 <__aeabi_dcmpge>:
 8000a54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a58:	f7ff ffce 	bl	80009f8 <__aeabi_cdrcmple>
 8000a5c:	bf94      	ite	ls
 8000a5e:	2001      	movls	r0, #1
 8000a60:	2000      	movhi	r0, #0
 8000a62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a66:	bf00      	nop

08000a68 <__aeabi_dcmpgt>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff ffc4 	bl	80009f8 <__aeabi_cdrcmple>
 8000a70:	bf34      	ite	cc
 8000a72:	2001      	movcc	r0, #1
 8000a74:	2000      	movcs	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmpun>:
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x10>
 8000a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8a:	d10a      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a94:	d102      	bne.n	8000a9c <__aeabi_dcmpun+0x20>
 8000a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9a:	d102      	bne.n	8000aa2 <__aeabi_dcmpun+0x26>
 8000a9c:	f04f 0000 	mov.w	r0, #0
 8000aa0:	4770      	bx	lr
 8000aa2:	f04f 0001 	mov.w	r0, #1
 8000aa6:	4770      	bx	lr

08000aa8 <__aeabi_d2iz>:
 8000aa8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab0:	d215      	bcs.n	8000ade <__aeabi_d2iz+0x36>
 8000ab2:	d511      	bpl.n	8000ad8 <__aeabi_d2iz+0x30>
 8000ab4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000abc:	d912      	bls.n	8000ae4 <__aeabi_d2iz+0x3c>
 8000abe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ac6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ace:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d105      	bne.n	8000af0 <__aeabi_d2iz+0x48>
 8000ae4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	bf08      	it	eq
 8000aea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aee:	4770      	bx	lr
 8000af0:	f04f 0000 	mov.w	r0, #0
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_d2lz>:
 8000af8:	b538      	push	{r3, r4, r5, lr}
 8000afa:	2200      	movs	r2, #0
 8000afc:	2300      	movs	r3, #0
 8000afe:	4604      	mov	r4, r0
 8000b00:	460d      	mov	r5, r1
 8000b02:	f7ff ff93 	bl	8000a2c <__aeabi_dcmplt>
 8000b06:	b928      	cbnz	r0, 8000b14 <__aeabi_d2lz+0x1c>
 8000b08:	4620      	mov	r0, r4
 8000b0a:	4629      	mov	r1, r5
 8000b0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b10:	f000 b80a 	b.w	8000b28 <__aeabi_d2ulz>
 8000b14:	4620      	mov	r0, r4
 8000b16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000b1a:	f000 f805 	bl	8000b28 <__aeabi_d2ulz>
 8000b1e:	4240      	negs	r0, r0
 8000b20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b24:	bd38      	pop	{r3, r4, r5, pc}
 8000b26:	bf00      	nop

08000b28 <__aeabi_d2ulz>:
 8000b28:	b5d0      	push	{r4, r6, r7, lr}
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <__aeabi_d2ulz+0x40>)
 8000b2e:	4606      	mov	r6, r0
 8000b30:	460f      	mov	r7, r1
 8000b32:	f7ff fd09 	bl	8000548 <__aeabi_dmul>
 8000b36:	f000 f81b 	bl	8000b70 <__aeabi_d2uiz>
 8000b3a:	4604      	mov	r4, r0
 8000b3c:	f7ff fc8e 	bl	800045c <__aeabi_ui2d>
 8000b40:	2200      	movs	r2, #0
 8000b42:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <__aeabi_d2ulz+0x44>)
 8000b44:	f7ff fd00 	bl	8000548 <__aeabi_dmul>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	460b      	mov	r3, r1
 8000b4c:	4630      	mov	r0, r6
 8000b4e:	4639      	mov	r1, r7
 8000b50:	f7ff fb46 	bl	80001e0 <__aeabi_dsub>
 8000b54:	f000 f80c 	bl	8000b70 <__aeabi_d2uiz>
 8000b58:	4623      	mov	r3, r4
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	ea42 0200 	orr.w	r2, r2, r0
 8000b60:	4610      	mov	r0, r2
 8000b62:	4619      	mov	r1, r3
 8000b64:	bdd0      	pop	{r4, r6, r7, pc}
 8000b66:	bf00      	nop
 8000b68:	3df00000 	.word	0x3df00000
 8000b6c:	41f00000 	.word	0x41f00000

08000b70 <__aeabi_d2uiz>:
 8000b70:	004a      	lsls	r2, r1, #1
 8000b72:	d211      	bcs.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b78:	d211      	bcs.n	8000b9e <__aeabi_d2uiz+0x2e>
 8000b7a:	d50d      	bpl.n	8000b98 <__aeabi_d2uiz+0x28>
 8000b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b84:	d40e      	bmi.n	8000ba4 <__aeabi_d2uiz+0x34>
 8000b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d102      	bne.n	8000baa <__aeabi_d2uiz+0x3a>
 8000ba4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ba8:	4770      	bx	lr
 8000baa:	f04f 0000 	mov.w	r0, #0
 8000bae:	4770      	bx	lr

08000bb0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb0:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb2:	4a0e      	ldr	r2, [pc, #56]	; (8000bec <HAL_InitTick+0x3c>)
 8000bb4:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <HAL_InitTick+0x40>)
{
 8000bb6:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb8:	7818      	ldrb	r0, [r3, #0]
 8000bba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bbe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000bc2:	6810      	ldr	r0, [r2, #0]
 8000bc4:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bc8:	f000 fd1e 	bl	8001608 <HAL_SYSTICK_Config>
 8000bcc:	4604      	mov	r4, r0
 8000bce:	b958      	cbnz	r0, 8000be8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd0:	2d0f      	cmp	r5, #15
 8000bd2:	d809      	bhi.n	8000be8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	4629      	mov	r1, r5
 8000bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8000bdc:	f000 fcbc 	bl	8001558 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be0:	4b04      	ldr	r3, [pc, #16]	; (8000bf4 <HAL_InitTick+0x44>)
 8000be2:	4620      	mov	r0, r4
 8000be4:	601d      	str	r5, [r3, #0]
 8000be6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000be8:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000bea:	bd38      	pop	{r3, r4, r5, pc}
 8000bec:	2000001c 	.word	0x2000001c
 8000bf0:	20000000 	.word	0x20000000
 8000bf4:	20000004 	.word	0x20000004

08000bf8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf8:	4a07      	ldr	r2, [pc, #28]	; (8000c18 <HAL_Init+0x20>)
{
 8000bfa:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bfc:	6813      	ldr	r3, [r2, #0]
 8000bfe:	f043 0310 	orr.w	r3, r3, #16
 8000c02:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c04:	2003      	movs	r0, #3
 8000c06:	f000 fc89 	bl	800151c <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c0a:	2000      	movs	r0, #0
 8000c0c:	f7ff ffd0 	bl	8000bb0 <HAL_InitTick>
  HAL_MspInit();
 8000c10:	f004 ffd6 	bl	8005bc0 <HAL_MspInit>
}
 8000c14:	2000      	movs	r0, #0
 8000c16:	bd08      	pop	{r3, pc}
 8000c18:	40022000 	.word	0x40022000

08000c1c <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c1c:	4a03      	ldr	r2, [pc, #12]	; (8000c2c <HAL_IncTick+0x10>)
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <HAL_IncTick+0x14>)
 8000c20:	6811      	ldr	r1, [r2, #0]
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	440b      	add	r3, r1
 8000c26:	6013      	str	r3, [r2, #0]
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop
 8000c2c:	20000230 	.word	0x20000230
 8000c30:	20000000 	.word	0x20000000

08000c34 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000c34:	4b01      	ldr	r3, [pc, #4]	; (8000c3c <HAL_GetTick+0x8>)
 8000c36:	6818      	ldr	r0, [r3, #0]
}
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000230 	.word	0x20000230

08000c40 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c40:	b538      	push	{r3, r4, r5, lr}
 8000c42:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c44:	f7ff fff6 	bl	8000c34 <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c48:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 8000c4a:	bf1c      	itt	ne
 8000c4c:	4b05      	ldrne	r3, [pc, #20]	; (8000c64 <HAL_Delay+0x24>)
 8000c4e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000c50:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000c52:	bf18      	it	ne
 8000c54:	18e4      	addne	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c56:	f7ff ffed 	bl	8000c34 <HAL_GetTick>
 8000c5a:	1b40      	subs	r0, r0, r5
 8000c5c:	4284      	cmp	r4, r0
 8000c5e:	d8fa      	bhi.n	8000c56 <HAL_Delay+0x16>
  {
  }
}
 8000c60:	bd38      	pop	{r3, r4, r5, pc}
 8000c62:	bf00      	nop
 8000c64:	20000000 	.word	0x20000000

08000c68 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8000c68:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000c6a:	6803      	ldr	r3, [r0, #0]
{
 8000c6c:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000c6e:	6898      	ldr	r0, [r3, #8]
 8000c70:	f000 0003 	and.w	r0, r0, #3
 8000c74:	2801      	cmp	r0, #1
 8000c76:	d001      	beq.n	8000c7c <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000c78:	2000      	movs	r0, #0
 8000c7a:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	07d2      	lsls	r2, r2, #31
 8000c80:	d5fa      	bpl.n	8000c78 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000c82:	689a      	ldr	r2, [r3, #8]
 8000c84:	f002 020d 	and.w	r2, r2, #13
 8000c88:	2a01      	cmp	r2, #1
 8000c8a:	d11b      	bne.n	8000cc4 <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 8000c8c:	689a      	ldr	r2, [r3, #8]
 8000c8e:	f042 0202 	orr.w	r2, r2, #2
 8000c92:	609a      	str	r2, [r3, #8]
 8000c94:	2203      	movs	r2, #3
 8000c96:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000c98:	f7ff ffcc 	bl	8000c34 <HAL_GetTick>
 8000c9c:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000c9e:	6823      	ldr	r3, [r4, #0]
 8000ca0:	689b      	ldr	r3, [r3, #8]
 8000ca2:	07db      	lsls	r3, r3, #31
 8000ca4:	d5e8      	bpl.n	8000c78 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ca6:	f7ff ffc5 	bl	8000c34 <HAL_GetTick>
 8000caa:	1b40      	subs	r0, r0, r5
 8000cac:	2802      	cmp	r0, #2
 8000cae:	d9f6      	bls.n	8000c9e <ADC_Disable+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cb0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cb2:	f043 0310 	orr.w	r3, r3, #16
 8000cb6:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cb8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000cc0:	2001      	movs	r0, #1
 8000cc2:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000cc4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cc6:	f043 0310 	orr.w	r3, r3, #16
 8000cca:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ccc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000cce:	f043 0301 	orr.w	r3, r3, #1
 8000cd2:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
	...

08000cd8 <HAL_ADC_Init>:
{
 8000cd8:	b570      	push	{r4, r5, r6, lr}
 8000cda:	b096      	sub	sp, #88	; 0x58
  __IO uint32_t wait_loop_index = 0U;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	9300      	str	r3, [sp, #0]
  if(hadc == NULL)
 8000ce0:	4604      	mov	r4, r0
 8000ce2:	2800      	cmp	r0, #0
 8000ce4:	f000 8191 	beq.w	800100a <HAL_ADC_Init+0x332>
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8000ce8:	6803      	ldr	r3, [r0, #0]
 8000cea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000cee:	d007      	beq.n	8000d00 <HAL_ADC_Init+0x28>
 8000cf0:	4a9c      	ldr	r2, [pc, #624]	; (8000f64 <HAL_ADC_Init+0x28c>)
 8000cf2:	4293      	cmp	r3, r2
 8000cf4:	d004      	beq.n	8000d00 <HAL_ADC_Init+0x28>
 8000cf6:	f240 1109 	movw	r1, #265	; 0x109
 8000cfa:	489b      	ldr	r0, [pc, #620]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000cfc:	f004 ff5f 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8000d00:	6863      	ldr	r3, [r4, #4]
 8000d02:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8000d06:	d004      	beq.n	8000d12 <HAL_ADC_Init+0x3a>
 8000d08:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8000d0c:	4896      	ldr	r0, [pc, #600]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d0e:	f004 ff56 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8000d12:	68a3      	ldr	r3, [r4, #8]
 8000d14:	f033 0318 	bics.w	r3, r3, #24
 8000d18:	d004      	beq.n	8000d24 <HAL_ADC_Init+0x4c>
 8000d1a:	f240 110b 	movw	r1, #267	; 0x10b
 8000d1e:	4892      	ldr	r0, [pc, #584]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d20:	f004 ff4d 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign)); 
 8000d24:	68e3      	ldr	r3, [r4, #12]
 8000d26:	f033 0320 	bics.w	r3, r3, #32
 8000d2a:	d004      	beq.n	8000d36 <HAL_ADC_Init+0x5e>
 8000d2c:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8000d30:	488d      	ldr	r0, [pc, #564]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d32:	f004 ff44 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
 8000d36:	6923      	ldr	r3, [r4, #16]
 8000d38:	2b01      	cmp	r3, #1
 8000d3a:	d904      	bls.n	8000d46 <HAL_ADC_Init+0x6e>
 8000d3c:	f240 110d 	movw	r1, #269	; 0x10d
 8000d40:	4889      	ldr	r0, [pc, #548]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d42:	f004 ff3c 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8000d46:	69e3      	ldr	r3, [r4, #28]
 8000d48:	2b01      	cmp	r3, #1
 8000d4a:	d904      	bls.n	8000d56 <HAL_ADC_Init+0x7e>
 8000d4c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8000d50:	4885      	ldr	r0, [pc, #532]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d52:	f004 ff34 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8000d56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000d58:	f433 6340 	bics.w	r3, r3, #3072	; 0xc00
 8000d5c:	d004      	beq.n	8000d68 <HAL_ADC_Init+0x90>
 8000d5e:	f240 110f 	movw	r1, #271	; 0x10f
 8000d62:	4881      	ldr	r0, [pc, #516]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000d64:	f004 ff2b 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
 8000d68:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000d6a:	2b01      	cmp	r3, #1
 8000d6c:	d91f      	bls.n	8000dae <HAL_ADC_Init+0xd6>
 8000d6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000d72:	2a40      	cmp	r2, #64	; 0x40
 8000d74:	d01b      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000d7a:	2a80      	cmp	r2, #128	; 0x80
 8000d7c:	d017      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d7e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000d82:	d014      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d84:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8000d88:	f5b2 7fe0 	cmp.w	r2, #448	; 0x1c0
 8000d8c:	d00f      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d8e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8000d92:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000d96:	d00a      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d98:	f5b3 7f50 	cmp.w	r3, #832	; 0x340
 8000d9c:	d007      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000d9e:	f5b3 7f60 	cmp.w	r3, #896	; 0x380
 8000da2:	d004      	beq.n	8000dae <HAL_ADC_Init+0xd6>
 8000da4:	f44f 7188 	mov.w	r1, #272	; 0x110
 8000da8:	486f      	ldr	r0, [pc, #444]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000daa:	f004 ff08 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8000dae:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d904      	bls.n	8000dbe <HAL_ADC_Init+0xe6>
 8000db4:	f240 1111 	movw	r1, #273	; 0x111
 8000db8:	486b      	ldr	r0, [pc, #428]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000dba:	f004 ff00 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
 8000dbe:	6963      	ldr	r3, [r4, #20]
 8000dc0:	2b04      	cmp	r3, #4
 8000dc2:	d006      	beq.n	8000dd2 <HAL_ADC_Init+0xfa>
 8000dc4:	2b08      	cmp	r3, #8
 8000dc6:	d004      	beq.n	8000dd2 <HAL_ADC_Init+0xfa>
 8000dc8:	f44f 7189 	mov.w	r1, #274	; 0x112
 8000dcc:	4866      	ldr	r0, [pc, #408]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000dce:	f004 fef6 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
 8000dd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8000dd4:	2b01      	cmp	r3, #1
 8000dd6:	d904      	bls.n	8000de2 <HAL_ADC_Init+0x10a>
 8000dd8:	f240 1113 	movw	r1, #275	; 0x113
 8000ddc:	4862      	ldr	r0, [pc, #392]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000dde:	f004 feee 	bl	8005bbe <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
 8000de2:	69a3      	ldr	r3, [r4, #24]
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d904      	bls.n	8000df2 <HAL_ADC_Init+0x11a>
 8000de8:	f44f 718a 	mov.w	r1, #276	; 0x114
 8000dec:	485e      	ldr	r0, [pc, #376]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000dee:	f004 fee6 	bl	8005bbe <assert_failed>
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000df2:	6923      	ldr	r3, [r4, #16]
 8000df4:	b1db      	cbz	r3, 8000e2e <HAL_ADC_Init+0x156>
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
 8000df6:	6a23      	ldr	r3, [r4, #32]
 8000df8:	3b01      	subs	r3, #1
 8000dfa:	2b0f      	cmp	r3, #15
 8000dfc:	d904      	bls.n	8000e08 <HAL_ADC_Init+0x130>
 8000dfe:	f44f 718c 	mov.w	r1, #280	; 0x118
 8000e02:	4859      	ldr	r0, [pc, #356]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000e04:	f004 fedb 	bl	8005bbe <assert_failed>
    assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8000e08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e0a:	2b01      	cmp	r3, #1
 8000e0c:	d904      	bls.n	8000e18 <HAL_ADC_Init+0x140>
 8000e0e:	f240 1119 	movw	r1, #281	; 0x119
 8000e12:	4855      	ldr	r0, [pc, #340]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000e14:	f004 fed3 	bl	8005bbe <assert_failed>
    if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8000e18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e1a:	b143      	cbz	r3, 8000e2e <HAL_ADC_Init+0x156>
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
 8000e1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	2b07      	cmp	r3, #7
 8000e22:	d904      	bls.n	8000e2e <HAL_ADC_Init+0x156>
 8000e24:	f44f 718e 	mov.w	r1, #284	; 0x11c
 8000e28:	484f      	ldr	r0, [pc, #316]	; (8000f68 <HAL_ADC_Init+0x290>)
 8000e2a:	f004 fec8 	bl	8005bbe <assert_failed>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000e2e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e30:	06db      	lsls	r3, r3, #27
 8000e32:	f100 80d7 	bmi.w	8000fe4 <HAL_ADC_Init+0x30c>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000e36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	f000 809b 	beq.w	8000f74 <HAL_ADC_Init+0x29c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e3e:	2100      	movs	r1, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e40:	6823      	ldr	r3, [r4, #0]
 8000e42:	689a      	ldr	r2, [r3, #8]
 8000e44:	00d2      	lsls	r2, r2, #3
 8000e46:	d502      	bpl.n	8000e4e <HAL_ADC_Init+0x176>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000e48:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e4a:	009b      	lsls	r3, r3, #2
 8000e4c:	d50a      	bpl.n	8000e64 <HAL_ADC_Init+0x18c>
      ADC_STATE_CLR_SET(hadc->State,
 8000e4e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e50:	f023 0312 	bic.w	r3, r3, #18
 8000e54:	f043 0310 	orr.w	r3, r3, #16
 8000e58:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e5a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000e5c:	f043 0301 	orr.w	r3, r3, #1
 8000e60:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8000e62:	2101      	movs	r1, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e64:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e66:	06de      	lsls	r6, r3, #27
 8000e68:	f100 80c9 	bmi.w	8000ffe <HAL_ADC_Init+0x326>
 8000e6c:	2900      	cmp	r1, #0
 8000e6e:	f040 80c6 	bne.w	8000ffe <HAL_ADC_Init+0x326>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000e72:	6823      	ldr	r3, [r4, #0]
 8000e74:	6898      	ldr	r0, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000e76:	f010 0004 	ands.w	r0, r0, #4
 8000e7a:	f040 80c0 	bne.w	8000ffe <HAL_ADC_Init+0x326>
    ADC_STATE_CLR_SET(hadc->State,
 8000e7e:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000e80:	f422 7281 	bic.w	r2, r2, #258	; 0x102
 8000e84:	f042 0202 	orr.w	r2, r2, #2
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000e88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8000e8c:	6462      	str	r2, [r4, #68]	; 0x44
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000e8e:	bf0c      	ite	eq
 8000e90:	4a34      	ldreq	r2, [pc, #208]	; (8000f64 <HAL_ADC_Init+0x28c>)
 8000e92:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
 8000e96:	9201      	str	r2, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000e98:	689a      	ldr	r2, [r3, #8]
 8000e9a:	f002 0203 	and.w	r2, r2, #3
 8000e9e:	2a01      	cmp	r2, #1
 8000ea0:	d102      	bne.n	8000ea8 <HAL_ADC_Init+0x1d0>
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	07d5      	lsls	r5, r2, #31
 8000ea6:	d410      	bmi.n	8000eca <HAL_ADC_Init+0x1f2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ea8:	9a01      	ldr	r2, [sp, #4]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000eaa:	b13a      	cbz	r2, 8000ebc <HAL_ADC_Init+0x1e4>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000eac:	6895      	ldr	r5, [r2, #8]
 8000eae:	f005 0503 	and.w	r5, r5, #3
 8000eb2:	2d01      	cmp	r5, #1
 8000eb4:	d102      	bne.n	8000ebc <HAL_ADC_Init+0x1e4>
 8000eb6:	6812      	ldr	r2, [r2, #0]
 8000eb8:	07d2      	lsls	r2, r2, #31
 8000eba:	d406      	bmi.n	8000eca <HAL_ADC_Init+0x1f2>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000ebc:	4d2b      	ldr	r5, [pc, #172]	; (8000f6c <HAL_ADC_Init+0x294>)
 8000ebe:	6866      	ldr	r6, [r4, #4]
 8000ec0:	68aa      	ldr	r2, [r5, #8]
 8000ec2:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8000ec6:	4332      	orrs	r2, r6
 8000ec8:	60aa      	str	r2, [r5, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000eca:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000ecc:	68a6      	ldr	r6, [r4, #8]
 8000ece:	69e5      	ldr	r5, [r4, #28]
 8000ed0:	2a01      	cmp	r2, #1
 8000ed2:	68e2      	ldr	r2, [r4, #12]
 8000ed4:	ea42 0206 	orr.w	r2, r2, r6
 8000ed8:	bf18      	it	ne
 8000eda:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8000ede:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 8000ee2:	4302      	orrs	r2, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ee4:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8000ee6:	2801      	cmp	r0, #1
 8000ee8:	d107      	bne.n	8000efa <HAL_ADC_Init+0x222>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000eea:	2d00      	cmp	r5, #0
 8000eec:	d17c      	bne.n	8000fe8 <HAL_ADC_Init+0x310>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000eee:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ef0:	3801      	subs	r0, #1
 8000ef2:	ea42 4240 	orr.w	r2, r2, r0, lsl #17
 8000ef6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000efa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8000efc:	2801      	cmp	r0, #1
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000efe:	bf1e      	ittt	ne
 8000f00:	6b25      	ldrne	r5, [r4, #48]	; 0x30
 8000f02:	4328      	orrne	r0, r5
 8000f04:	4302      	orrne	r2, r0
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000f06:	6898      	ldr	r0, [r3, #8]
 8000f08:	f010 0f0c 	tst.w	r0, #12
 8000f0c:	d10b      	bne.n	8000f26 <HAL_ADC_Init+0x24e>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000f0e:	68d8      	ldr	r0, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000f10:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000f12:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
 8000f16:	f020 0002 	bic.w	r0, r0, #2
 8000f1a:	60d8      	str	r0, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000f1c:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8000f1e:	0040      	lsls	r0, r0, #1
 8000f20:	ea40 3085 	orr.w	r0, r0, r5, lsl #14
 8000f24:	4302      	orrs	r2, r0
    MODIFY_REG(hadc->Instance->CFGR,
 8000f26:	68dd      	ldr	r5, [r3, #12]
 8000f28:	4811      	ldr	r0, [pc, #68]	; (8000f70 <HAL_ADC_Init+0x298>)
 8000f2a:	4028      	ands	r0, r5
 8000f2c:	4302      	orrs	r2, r0
 8000f2e:	60da      	str	r2, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000f30:	6922      	ldr	r2, [r4, #16]
 8000f32:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f34:	bf05      	ittet	eq
 8000f36:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8000f38:	6a22      	ldreq	r2, [r4, #32]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f3a:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000f3c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000f40:	bf06      	itte	eq
 8000f42:	f020 000f 	biceq.w	r0, r0, #15
 8000f46:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000f48:	f022 020f 	bicne.w	r2, r2, #15
 8000f4c:	631a      	str	r2, [r3, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8000f4e:	2300      	movs	r3, #0
 8000f50:	64a3      	str	r3, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 8000f52:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f54:	f023 0303 	bic.w	r3, r3, #3
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	6463      	str	r3, [r4, #68]	; 0x44
}
 8000f5e:	4608      	mov	r0, r1
 8000f60:	b016      	add	sp, #88	; 0x58
 8000f62:	bd70      	pop	{r4, r5, r6, pc}
 8000f64:	50000100 	.word	0x50000100
 8000f68:	080082d8 	.word	0x080082d8
 8000f6c:	50000300 	.word	0x50000300
 8000f70:	fff0c007 	.word	0xfff0c007
      ADC_CLEAR_ERRORCODE(hadc);
 8000f74:	64a3      	str	r3, [r4, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 8000f76:	6523      	str	r3, [r4, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000f78:	64e3      	str	r3, [r4, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8000f7a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8000f7e:	4620      	mov	r0, r4
 8000f80:	f003 fbca 	bl	8004718 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	689b      	ldr	r3, [r3, #8]
 8000f88:	00de      	lsls	r6, r3, #3
 8000f8a:	f53f af58 	bmi.w	8000e3e <HAL_ADC_Init+0x166>
        tmp_hal_status = ADC_Disable(hadc);
 8000f8e:	4620      	mov	r0, r4
 8000f90:	f7ff fe6a 	bl	8000c68 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f96:	06dd      	lsls	r5, r3, #27
        tmp_hal_status = ADC_Disable(hadc);
 8000f98:	4601      	mov	r1, r0
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f9a:	f53f af51 	bmi.w	8000e40 <HAL_ADC_Init+0x168>
 8000f9e:	2800      	cmp	r0, #0
 8000fa0:	f47f af4e 	bne.w	8000e40 <HAL_ADC_Init+0x168>
          ADC_STATE_CLR_SET(hadc->State,
 8000fa4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000fa6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000faa:	f023 0302 	bic.w	r3, r3, #2
 8000fae:	f043 0302 	orr.w	r3, r3, #2
 8000fb2:	6463      	str	r3, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000fb4:	6823      	ldr	r3, [r4, #0]
 8000fb6:	689a      	ldr	r2, [r3, #8]
 8000fb8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000fbc:	609a      	str	r2, [r3, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000fc4:	609a      	str	r2, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000fc6:	4b12      	ldr	r3, [pc, #72]	; (8001010 <HAL_ADC_Init+0x338>)
 8000fc8:	4a12      	ldr	r2, [pc, #72]	; (8001014 <HAL_ADC_Init+0x33c>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fd0:	230a      	movs	r3, #10
 8000fd2:	4353      	muls	r3, r2
            wait_loop_index--;
 8000fd4:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 8000fd6:	9b00      	ldr	r3, [sp, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	f43f af30 	beq.w	8000e3e <HAL_ADC_Init+0x166>
            wait_loop_index--;
 8000fde:	9b00      	ldr	r3, [sp, #0]
 8000fe0:	3b01      	subs	r3, #1
 8000fe2:	e7f7      	b.n	8000fd4 <HAL_ADC_Init+0x2fc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fe4:	2100      	movs	r1, #0
 8000fe6:	e73d      	b.n	8000e64 <HAL_ADC_Init+0x18c>
        ADC_STATE_CLR_SET(hadc->State,
 8000fe8:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8000fea:	f020 0022 	bic.w	r0, r0, #34	; 0x22
 8000fee:	f040 0020 	orr.w	r0, r0, #32
 8000ff2:	6460      	str	r0, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ff4:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8000ff6:	f040 0001 	orr.w	r0, r0, #1
 8000ffa:	64a0      	str	r0, [r4, #72]	; 0x48
 8000ffc:	e77d      	b.n	8000efa <HAL_ADC_Init+0x222>
    ADC_STATE_CLR_SET(hadc->State,
 8000ffe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001000:	f023 0312 	bic.w	r3, r3, #18
 8001004:	f043 0310 	orr.w	r3, r3, #16
 8001008:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 800100a:	2101      	movs	r1, #1
 800100c:	e7a7      	b.n	8000f5e <HAL_ADC_Init+0x286>
 800100e:	bf00      	nop
 8001010:	2000001c 	.word	0x2000001c
 8001014:	000f4240 	.word	0x000f4240

08001018 <HAL_ADC_ConfigChannel>:
{
 8001018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800101a:	b097      	sub	sp, #92	; 0x5c
  __IO uint32_t wait_loop_index = 0U;
 800101c:	2300      	movs	r3, #0
 800101e:	9300      	str	r3, [sp, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8001020:	6803      	ldr	r3, [r0, #0]
 8001022:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8001026:	4604      	mov	r4, r0
 8001028:	460d      	mov	r5, r1
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 800102a:	d007      	beq.n	800103c <HAL_ADC_ConfigChannel+0x24>
 800102c:	4a95      	ldr	r2, [pc, #596]	; (8001284 <HAL_ADC_ConfigChannel+0x26c>)
 800102e:	4293      	cmp	r3, r2
 8001030:	d004      	beq.n	800103c <HAL_ADC_ConfigChannel+0x24>
 8001032:	f241 513a 	movw	r1, #5434	; 0x153a
 8001036:	4894      	ldr	r0, [pc, #592]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 8001038:	f004 fdc1 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 800103c:	686b      	ldr	r3, [r5, #4]
 800103e:	3b01      	subs	r3, #1
 8001040:	2b0f      	cmp	r3, #15
 8001042:	d904      	bls.n	800104e <HAL_ADC_ConfigChannel+0x36>
 8001044:	f241 513b 	movw	r1, #5435	; 0x153b
 8001048:	488f      	ldr	r0, [pc, #572]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 800104a:	f004 fdb8 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 800104e:	68ab      	ldr	r3, [r5, #8]
 8001050:	2b07      	cmp	r3, #7
 8001052:	d904      	bls.n	800105e <HAL_ADC_ConfigChannel+0x46>
 8001054:	f241 513c 	movw	r1, #5436	; 0x153c
 8001058:	488b      	ldr	r0, [pc, #556]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 800105a:	f004 fdb0 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
 800105e:	68eb      	ldr	r3, [r5, #12]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d904      	bls.n	800106e <HAL_ADC_ConfigChannel+0x56>
 8001064:	f241 513d 	movw	r1, #5437	; 0x153d
 8001068:	4887      	ldr	r0, [pc, #540]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 800106a:	f004 fda8 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
 800106e:	692b      	ldr	r3, [r5, #16]
 8001070:	2b04      	cmp	r3, #4
 8001072:	d904      	bls.n	800107e <HAL_ADC_ConfigChannel+0x66>
 8001074:	f241 513e 	movw	r1, #5438	; 0x153e
 8001078:	4883      	ldr	r0, [pc, #524]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 800107a:	f004 fda0 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), sConfig->Offset));
 800107e:	6823      	ldr	r3, [r4, #0]
 8001080:	68da      	ldr	r2, [r3, #12]
 8001082:	f012 0f18 	tst.w	r2, #24
 8001086:	d103      	bne.n	8001090 <HAL_ADC_ConfigChannel+0x78>
 8001088:	696a      	ldr	r2, [r5, #20]
 800108a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800108e:	d31d      	bcc.n	80010cc <HAL_ADC_ConfigChannel+0xb4>
 8001090:	68da      	ldr	r2, [r3, #12]
 8001092:	f002 0218 	and.w	r2, r2, #24
 8001096:	2a08      	cmp	r2, #8
 8001098:	d103      	bne.n	80010a2 <HAL_ADC_ConfigChannel+0x8a>
 800109a:	696a      	ldr	r2, [r5, #20]
 800109c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80010a0:	d314      	bcc.n	80010cc <HAL_ADC_ConfigChannel+0xb4>
 80010a2:	68da      	ldr	r2, [r3, #12]
 80010a4:	f002 0218 	and.w	r2, r2, #24
 80010a8:	2a10      	cmp	r2, #16
 80010aa:	d102      	bne.n	80010b2 <HAL_ADC_ConfigChannel+0x9a>
 80010ac:	696a      	ldr	r2, [r5, #20]
 80010ae:	2aff      	cmp	r2, #255	; 0xff
 80010b0:	d90c      	bls.n	80010cc <HAL_ADC_ConfigChannel+0xb4>
 80010b2:	68db      	ldr	r3, [r3, #12]
 80010b4:	f003 0318 	and.w	r3, r3, #24
 80010b8:	2b18      	cmp	r3, #24
 80010ba:	d102      	bne.n	80010c2 <HAL_ADC_ConfigChannel+0xaa>
 80010bc:	696b      	ldr	r3, [r5, #20]
 80010be:	2b3f      	cmp	r3, #63	; 0x3f
 80010c0:	d904      	bls.n	80010cc <HAL_ADC_ConfigChannel+0xb4>
 80010c2:	f241 513f 	movw	r1, #5439	; 0x153f
 80010c6:	4870      	ldr	r0, [pc, #448]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 80010c8:	f004 fd79 	bl	8005bbe <assert_failed>
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010cc:	68eb      	ldr	r3, [r5, #12]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	682b      	ldr	r3, [r5, #0]
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80010d2:	f103 33ff 	add.w	r3, r3, #4294967295
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80010d6:	d046      	beq.n	8001166 <HAL_ADC_ConfigChannel+0x14e>
    assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 80010d8:	2b11      	cmp	r3, #17
 80010da:	d904      	bls.n	80010e6 <HAL_ADC_ConfigChannel+0xce>
 80010dc:	f241 5147 	movw	r1, #5447	; 0x1547
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 80010e0:	4869      	ldr	r0, [pc, #420]	; (8001288 <HAL_ADC_ConfigChannel+0x270>)
 80010e2:	f004 fd6c 	bl	8005bbe <assert_failed>
  __HAL_LOCK(hadc);
 80010e6:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80010ea:	2b01      	cmp	r3, #1
 80010ec:	f000 814c 	beq.w	8001388 <HAL_ADC_ConfigChannel+0x370>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010f0:	6823      	ldr	r3, [r4, #0]
 80010f2:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 80010f4:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010f6:	0757      	lsls	r7, r2, #29
  __HAL_LOCK(hadc);
 80010f8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80010fc:	f100 813f 	bmi.w	800137e <HAL_ADC_ConfigChannel+0x366>
    if (sConfig->Rank < 5U)
 8001100:	6868      	ldr	r0, [r5, #4]
 8001102:	6829      	ldr	r1, [r5, #0]
 8001104:	2804      	cmp	r0, #4
 8001106:	f04f 0206 	mov.w	r2, #6
 800110a:	d831      	bhi.n	8001170 <HAL_ADC_ConfigChannel+0x158>
      MODIFY_REG(hadc->Instance->SQR1,
 800110c:	4342      	muls	r2, r0
 800110e:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 8001110:	201f      	movs	r0, #31
 8001112:	4090      	lsls	r0, r2
 8001114:	ea26 0000 	bic.w	r0, r6, r0
 8001118:	fa01 f202 	lsl.w	r2, r1, r2
 800111c:	4302      	orrs	r2, r0
 800111e:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001120:	689a      	ldr	r2, [r3, #8]
 8001122:	f012 0f0c 	tst.w	r2, #12
 8001126:	d15e      	bne.n	80011e6 <HAL_ADC_ConfigChannel+0x1ce>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001128:	2909      	cmp	r1, #9
 800112a:	68ae      	ldr	r6, [r5, #8]
 800112c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8001130:	d946      	bls.n	80011c0 <HAL_ADC_ConfigChannel+0x1a8>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001132:	440a      	add	r2, r1
 8001134:	6998      	ldr	r0, [r3, #24]
 8001136:	3a1e      	subs	r2, #30
 8001138:	2707      	movs	r7, #7
 800113a:	4097      	lsls	r7, r2
 800113c:	ea20 0007 	bic.w	r0, r0, r7
 8001140:	fa06 f202 	lsl.w	r2, r6, r2
 8001144:	4302      	orrs	r2, r0
 8001146:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001148:	68da      	ldr	r2, [r3, #12]
    switch (sConfig->OffsetNumber)
 800114a:	692e      	ldr	r6, [r5, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800114c:	6968      	ldr	r0, [r5, #20]
 800114e:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8001152:	0052      	lsls	r2, r2, #1
    switch (sConfig->OffsetNumber)
 8001154:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001156:	4090      	lsls	r0, r2
 8001158:	068a      	lsls	r2, r1, #26
    switch (sConfig->OffsetNumber)
 800115a:	2e03      	cmp	r6, #3
 800115c:	d86e      	bhi.n	800123c <HAL_ADC_ConfigChannel+0x224>
 800115e:	e8df f006 	tbb	[pc, r6]
 8001162:	523a      	.short	0x523a
 8001164:	645b      	.short	0x645b
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
 8001166:	2b0d      	cmp	r3, #13
 8001168:	d9bd      	bls.n	80010e6 <HAL_ADC_ConfigChannel+0xce>
 800116a:	f241 514b 	movw	r1, #5451	; 0x154b
 800116e:	e7b7      	b.n	80010e0 <HAL_ADC_ConfigChannel+0xc8>
    else if (sConfig->Rank < 10U)
 8001170:	2809      	cmp	r0, #9
 8001172:	d80b      	bhi.n	800118c <HAL_ADC_ConfigChannel+0x174>
      MODIFY_REG(hadc->Instance->SQR2,
 8001174:	4342      	muls	r2, r0
 8001176:	6b5e      	ldr	r6, [r3, #52]	; 0x34
 8001178:	3a1e      	subs	r2, #30
 800117a:	201f      	movs	r0, #31
 800117c:	4090      	lsls	r0, r2
 800117e:	ea26 0000 	bic.w	r0, r6, r0
 8001182:	fa01 f202 	lsl.w	r2, r1, r2
 8001186:	4302      	orrs	r2, r0
 8001188:	635a      	str	r2, [r3, #52]	; 0x34
 800118a:	e7c9      	b.n	8001120 <HAL_ADC_ConfigChannel+0x108>
    else if (sConfig->Rank < 15U)
 800118c:	280e      	cmp	r0, #14
 800118e:	d80b      	bhi.n	80011a8 <HAL_ADC_ConfigChannel+0x190>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001190:	4342      	muls	r2, r0
 8001192:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 8001194:	3a3c      	subs	r2, #60	; 0x3c
 8001196:	201f      	movs	r0, #31
 8001198:	4090      	lsls	r0, r2
 800119a:	ea26 0000 	bic.w	r0, r6, r0
 800119e:	fa01 f202 	lsl.w	r2, r1, r2
 80011a2:	4302      	orrs	r2, r0
 80011a4:	639a      	str	r2, [r3, #56]	; 0x38
 80011a6:	e7bb      	b.n	8001120 <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80011a8:	4342      	muls	r2, r0
 80011aa:	6bde      	ldr	r6, [r3, #60]	; 0x3c
 80011ac:	3a5a      	subs	r2, #90	; 0x5a
 80011ae:	201f      	movs	r0, #31
 80011b0:	4090      	lsls	r0, r2
 80011b2:	ea26 0000 	bic.w	r0, r6, r0
 80011b6:	fa01 f202 	lsl.w	r2, r1, r2
 80011ba:	4302      	orrs	r2, r0
 80011bc:	63da      	str	r2, [r3, #60]	; 0x3c
 80011be:	e7af      	b.n	8001120 <HAL_ADC_ConfigChannel+0x108>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80011c0:	6958      	ldr	r0, [r3, #20]
 80011c2:	440a      	add	r2, r1
 80011c4:	2707      	movs	r7, #7
 80011c6:	4097      	lsls	r7, r2
 80011c8:	ea20 0007 	bic.w	r0, r0, r7
 80011cc:	fa06 f202 	lsl.w	r2, r6, r2
 80011d0:	4302      	orrs	r2, r0
 80011d2:	615a      	str	r2, [r3, #20]
 80011d4:	e7b8      	b.n	8001148 <HAL_ADC_ConfigChannel+0x130>
      MODIFY_REG(hadc->Instance->OFR1               ,
 80011d6:	6e1f      	ldr	r7, [r3, #96]	; 0x60
 80011d8:	4e2c      	ldr	r6, [pc, #176]	; (800128c <HAL_ADC_ConfigChannel+0x274>)
 80011da:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80011de:	403e      	ands	r6, r7
 80011e0:	4332      	orrs	r2, r6
 80011e2:	4302      	orrs	r2, r0
 80011e4:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011e6:	689a      	ldr	r2, [r3, #8]
 80011e8:	f002 0203 	and.w	r2, r2, #3
 80011ec:	2a01      	cmp	r2, #1
 80011ee:	f040 80cd 	bne.w	800138c <HAL_ADC_ConfigChannel+0x374>
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	07d6      	lsls	r6, r2, #31
 80011f6:	f140 80c9 	bpl.w	800138c <HAL_ADC_ConfigChannel+0x374>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011fa:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 80011fc:	2300      	movs	r3, #0
 80011fe:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8001202:	b017      	add	sp, #92	; 0x5c
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001206:	6e5f      	ldr	r7, [r3, #100]	; 0x64
 8001208:	4e20      	ldr	r6, [pc, #128]	; (800128c <HAL_ADC_ConfigChannel+0x274>)
 800120a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800120e:	403e      	ands	r6, r7
 8001210:	4332      	orrs	r2, r6
 8001212:	4302      	orrs	r2, r0
 8001214:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 8001216:	e7e6      	b.n	80011e6 <HAL_ADC_ConfigChannel+0x1ce>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001218:	6e9f      	ldr	r7, [r3, #104]	; 0x68
 800121a:	4e1c      	ldr	r6, [pc, #112]	; (800128c <HAL_ADC_ConfigChannel+0x274>)
 800121c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001220:	403e      	ands	r6, r7
 8001222:	4332      	orrs	r2, r6
 8001224:	4302      	orrs	r2, r0
 8001226:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8001228:	e7dd      	b.n	80011e6 <HAL_ADC_ConfigChannel+0x1ce>
      MODIFY_REG(hadc->Instance->OFR4               ,
 800122a:	6edf      	ldr	r7, [r3, #108]	; 0x6c
 800122c:	4e17      	ldr	r6, [pc, #92]	; (800128c <HAL_ADC_ConfigChannel+0x274>)
 800122e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001232:	403e      	ands	r6, r7
 8001234:	4332      	orrs	r2, r6
 8001236:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001238:	66da      	str	r2, [r3, #108]	; 0x6c
 800123a:	e7d4      	b.n	80011e6 <HAL_ADC_ConfigChannel+0x1ce>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800123c:	6e18      	ldr	r0, [r3, #96]	; 0x60
 800123e:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001242:	4290      	cmp	r0, r2
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001244:	bf02      	ittt	eq
 8001246:	6e18      	ldreq	r0, [r3, #96]	; 0x60
 8001248:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 800124c:	6618      	streq	r0, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800124e:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8001250:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001254:	4282      	cmp	r2, r0
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001256:	bf02      	ittt	eq
 8001258:	6e58      	ldreq	r0, [r3, #100]	; 0x64
 800125a:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 800125e:	6658      	streq	r0, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001260:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8001262:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001266:	4282      	cmp	r2, r0
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001268:	bf02      	ittt	eq
 800126a:	6e98      	ldreq	r0, [r3, #104]	; 0x68
 800126c:	f020 4000 	biceq.w	r0, r0, #2147483648	; 0x80000000
 8001270:	6698      	streq	r0, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001272:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8001274:	f000 40f8 	and.w	r0, r0, #2080374784	; 0x7c000000
 8001278:	4282      	cmp	r2, r0
 800127a:	d1b4      	bne.n	80011e6 <HAL_ADC_ConfigChannel+0x1ce>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800127c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800127e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001282:	e7d9      	b.n	8001238 <HAL_ADC_ConfigChannel+0x220>
 8001284:	50000100 	.word	0x50000100
 8001288:	080082d8 	.word	0x080082d8
 800128c:	83fff000 	.word	0x83fff000
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001290:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001294:	2001      	movs	r0, #1
 8001296:	4088      	lsls	r0, r1
 8001298:	ea22 0200 	bic.w	r2, r2, r0
 800129c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012a0:	2910      	cmp	r1, #16
 80012a2:	d143      	bne.n	800132c <HAL_ADC_ConfigChannel+0x314>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80012a4:	4a46      	ldr	r2, [pc, #280]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 80012a6:	6892      	ldr	r2, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012a8:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80012ac:	d1a5      	bne.n	80011fa <HAL_ADC_ConfigChannel+0x1e2>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80012ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012b2:	bf0c      	ite	eq
 80012b4:	4a43      	ldreq	r2, [pc, #268]	; (80013c4 <HAL_ADC_ConfigChannel+0x3ac>)
 80012b6:	f04f 42a0 	movne.w	r2, #1342177280	; 0x50000000
 80012ba:	9201      	str	r2, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80012bc:	689a      	ldr	r2, [r3, #8]
 80012be:	f002 0203 	and.w	r2, r2, #3
 80012c2:	2a01      	cmp	r2, #1
 80012c4:	d102      	bne.n	80012cc <HAL_ADC_ConfigChannel+0x2b4>
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	07d0      	lsls	r0, r2, #31
 80012ca:	d452      	bmi.n	8001372 <HAL_ADC_ConfigChannel+0x35a>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80012cc:	9a01      	ldr	r2, [sp, #4]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80012ce:	b13a      	cbz	r2, 80012e0 <HAL_ADC_ConfigChannel+0x2c8>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80012d0:	6890      	ldr	r0, [r2, #8]
 80012d2:	f000 0003 	and.w	r0, r0, #3
 80012d6:	2801      	cmp	r0, #1
 80012d8:	d102      	bne.n	80012e0 <HAL_ADC_ConfigChannel+0x2c8>
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	07d2      	lsls	r2, r2, #31
 80012de:	d448      	bmi.n	8001372 <HAL_ADC_ConfigChannel+0x35a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80012e0:	2910      	cmp	r1, #16
 80012e2:	d132      	bne.n	800134a <HAL_ADC_ConfigChannel+0x332>
 80012e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80012e8:	d187      	bne.n	80011fa <HAL_ADC_ConfigChannel+0x1e2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80012ea:	4a35      	ldr	r2, [pc, #212]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 80012ec:	6893      	ldr	r3, [r2, #8]
 80012ee:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80012f2:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80012f4:	4b34      	ldr	r3, [pc, #208]	; (80013c8 <HAL_ADC_ConfigChannel+0x3b0>)
 80012f6:	4a35      	ldr	r2, [pc, #212]	; (80013cc <HAL_ADC_ConfigChannel+0x3b4>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80012fe:	230a      	movs	r3, #10
 8001300:	4353      	muls	r3, r2
            wait_loop_index--;
 8001302:	9300      	str	r3, [sp, #0]
          while(wait_loop_index != 0U)
 8001304:	9b00      	ldr	r3, [sp, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	f43f af77 	beq.w	80011fa <HAL_ADC_ConfigChannel+0x1e2>
            wait_loop_index--;
 800130c:	9b00      	ldr	r3, [sp, #0]
 800130e:	3b01      	subs	r3, #1
 8001310:	e7f7      	b.n	8001302 <HAL_ADC_ConfigChannel+0x2ea>
        MODIFY_REG(hadc->Instance->SMPR1,
 8001312:	1c4d      	adds	r5, r1, #1
 8001314:	6958      	ldr	r0, [r3, #20]
 8001316:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800131a:	2207      	movs	r2, #7
 800131c:	40aa      	lsls	r2, r5
 800131e:	ea20 0002 	bic.w	r0, r0, r2
 8001322:	fa06 f205 	lsl.w	r2, r6, r5
 8001326:	4302      	orrs	r2, r0
 8001328:	615a      	str	r2, [r3, #20]
 800132a:	e7b9      	b.n	80012a0 <HAL_ADC_ConfigChannel+0x288>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800132c:	2911      	cmp	r1, #17
 800132e:	d104      	bne.n	800133a <HAL_ADC_ConfigChannel+0x322>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001330:	4a23      	ldr	r2, [pc, #140]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001332:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001334:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 8001338:	e7b8      	b.n	80012ac <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800133a:	2912      	cmp	r1, #18
 800133c:	f47f af5d 	bne.w	80011fa <HAL_ADC_ConfigChannel+0x1e2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001340:	4a1f      	ldr	r2, [pc, #124]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001342:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001344:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8001348:	e7b0      	b.n	80012ac <HAL_ADC_ConfigChannel+0x294>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800134a:	2911      	cmp	r1, #17
 800134c:	d109      	bne.n	8001362 <HAL_ADC_ConfigChannel+0x34a>
 800134e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001352:	f47f af52 	bne.w	80011fa <HAL_ADC_ConfigChannel+0x1e2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001356:	4a1a      	ldr	r2, [pc, #104]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 8001358:	6893      	ldr	r3, [r2, #8]
 800135a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800135e:	6093      	str	r3, [r2, #8]
 8001360:	e74b      	b.n	80011fa <HAL_ADC_ConfigChannel+0x1e2>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001362:	2912      	cmp	r1, #18
 8001364:	f47f af49 	bne.w	80011fa <HAL_ADC_ConfigChannel+0x1e2>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001368:	4a15      	ldr	r2, [pc, #84]	; (80013c0 <HAL_ADC_ConfigChannel+0x3a8>)
 800136a:	6893      	ldr	r3, [r2, #8]
 800136c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001370:	e7f5      	b.n	800135e <HAL_ADC_ConfigChannel+0x346>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001372:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001374:	f043 0320 	orr.w	r3, r3, #32
 8001378:	6463      	str	r3, [r4, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 800137a:	2001      	movs	r0, #1
 800137c:	e73e      	b.n	80011fc <HAL_ADC_ConfigChannel+0x1e4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800137e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001380:	f043 0320 	orr.w	r3, r3, #32
 8001384:	6463      	str	r3, [r4, #68]	; 0x44
 8001386:	e739      	b.n	80011fc <HAL_ADC_ConfigChannel+0x1e4>
  __HAL_LOCK(hadc);
 8001388:	2002      	movs	r0, #2
 800138a:	e73a      	b.n	8001202 <HAL_ADC_ConfigChannel+0x1ea>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800138c:	68ea      	ldr	r2, [r5, #12]
 800138e:	2a01      	cmp	r2, #1
 8001390:	f47f af7e 	bne.w	8001290 <HAL_ADC_ConfigChannel+0x278>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001394:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 8001398:	68ae      	ldr	r6, [r5, #8]
 800139a:	408a      	lsls	r2, r1
 800139c:	4302      	orrs	r2, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800139e:	2909      	cmp	r1, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80013a0:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80013a4:	d9b5      	bls.n	8001312 <HAL_ADC_ConfigChannel+0x2fa>
        MODIFY_REG(hadc->Instance->SMPR2,
 80013a6:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80013aa:	6998      	ldr	r0, [r3, #24]
 80013ac:	3a1b      	subs	r2, #27
 80013ae:	2507      	movs	r5, #7
 80013b0:	4095      	lsls	r5, r2
 80013b2:	ea20 0005 	bic.w	r0, r0, r5
 80013b6:	fa06 f202 	lsl.w	r2, r6, r2
 80013ba:	4302      	orrs	r2, r0
 80013bc:	619a      	str	r2, [r3, #24]
 80013be:	e76f      	b.n	80012a0 <HAL_ADC_ConfigChannel+0x288>
 80013c0:	50000300 	.word	0x50000300
 80013c4:	50000100 	.word	0x50000100
 80013c8:	2000001c 	.word	0x2000001c
 80013cc:	000f4240 	.word	0x000f4240

080013d0 <HAL_ADCEx_MultiModeConfigChannel>:
{
 80013d0:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 80013d2:	6803      	ldr	r3, [r0, #0]
 80013d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80013d8:	b097      	sub	sp, #92	; 0x5c
 80013da:	4604      	mov	r4, r0
 80013dc:	460d      	mov	r5, r1
  assert_param(IS_ADC_MULTIMODE_MASTER_INSTANCE(hadc->Instance));
 80013de:	d004      	beq.n	80013ea <HAL_ADCEx_MultiModeConfigChannel+0x1a>
 80013e0:	f641 3117 	movw	r1, #6935	; 0x1b17
 80013e4:	484a      	ldr	r0, [pc, #296]	; (8001510 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80013e6:	f004 fbea 	bl	8005bbe <assert_failed>
  assert_param(IS_ADC_MODE(multimode->Mode));
 80013ea:	682a      	ldr	r2, [r5, #0]
 80013ec:	2a09      	cmp	r2, #9
 80013ee:	d804      	bhi.n	80013fa <HAL_ADCEx_MultiModeConfigChannel+0x2a>
 80013f0:	f240 23ef 	movw	r3, #751	; 0x2ef
 80013f4:	40d3      	lsrs	r3, r2
 80013f6:	07da      	lsls	r2, r3, #31
 80013f8:	d404      	bmi.n	8001404 <HAL_ADCEx_MultiModeConfigChannel+0x34>
 80013fa:	f641 3118 	movw	r1, #6936	; 0x1b18
 80013fe:	4844      	ldr	r0, [pc, #272]	; (8001510 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8001400:	f004 fbdd 	bl	8005bbe <assert_failed>
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001404:	682b      	ldr	r3, [r5, #0]
 8001406:	b1d3      	cbz	r3, 800143e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
 8001408:	686b      	ldr	r3, [r5, #4]
 800140a:	f433 4200 	bics.w	r2, r3, #32768	; 0x8000
 800140e:	d007      	beq.n	8001420 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8001410:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001414:	d004      	beq.n	8001420 <HAL_ADCEx_MultiModeConfigChannel+0x50>
 8001416:	f641 311b 	movw	r1, #6939	; 0x1b1b
 800141a:	483d      	ldr	r0, [pc, #244]	; (8001510 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800141c:	f004 fbcf 	bl	8005bbe <assert_failed>
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
 8001420:	68ab      	ldr	r3, [r5, #8]
 8001422:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8001426:	d00a      	beq.n	800143e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001428:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800142c:	d007      	beq.n	800143e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800142e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001432:	d004      	beq.n	800143e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001434:	f641 311c 	movw	r1, #6940	; 0x1b1c
 8001438:	4835      	ldr	r0, [pc, #212]	; (8001510 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800143a:	f004 fbc0 	bl	8005bbe <assert_failed>
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800143e:	6820      	ldr	r0, [r4, #0]
 8001440:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8001444:	bf0c      	ite	eq
 8001446:	4b33      	ldreq	r3, [pc, #204]	; (8001514 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8001448:	f04f 43a0 	movne.w	r3, #1342177280	; 0x50000000
 800144c:	9301      	str	r3, [sp, #4]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800144e:	9a01      	ldr	r2, [sp, #4]
 8001450:	2a00      	cmp	r2, #0
 8001452:	d045      	beq.n	80014e0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  __HAL_LOCK(hadc);
 8001454:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8001458:	2b01      	cmp	r3, #1
 800145a:	d043      	beq.n	80014e4 <HAL_ADCEx_MultiModeConfigChannel+0x114>
 800145c:	2301      	movs	r3, #1
 800145e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001462:	6883      	ldr	r3, [r0, #8]
 8001464:	075b      	lsls	r3, r3, #29
 8001466:	d431      	bmi.n	80014cc <HAL_ADCEx_MultiModeConfigChannel+0xfc>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001468:	6893      	ldr	r3, [r2, #8]
 800146a:	075f      	lsls	r7, r3, #29
 800146c:	d42e      	bmi.n	80014cc <HAL_ADCEx_MultiModeConfigChannel+0xfc>
 800146e:	4e2a      	ldr	r6, [pc, #168]	; (8001518 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001470:	6829      	ldr	r1, [r5, #0]
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001472:	68b3      	ldr	r3, [r6, #8]
 8001474:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001478:	b179      	cbz	r1, 800149a <HAL_ADCEx_MultiModeConfigChannel+0xca>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 800147a:	686f      	ldr	r7, [r5, #4]
 800147c:	433b      	orrs	r3, r7
 800147e:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001480:	ea43 3347 	orr.w	r3, r3, r7, lsl #13
 8001484:	60b3      	str	r3, [r6, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001486:	6883      	ldr	r3, [r0, #8]
 8001488:	f003 0303 	and.w	r3, r3, #3
 800148c:	2b01      	cmp	r3, #1
 800148e:	d12b      	bne.n	80014e8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001490:	6803      	ldr	r3, [r0, #0]
 8001492:	07de      	lsls	r6, r3, #31
 8001494:	d528      	bpl.n	80014e8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001496:	2000      	movs	r0, #0
 8001498:	e01d      	b.n	80014d6 <HAL_ADCEx_MultiModeConfigChannel+0x106>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800149a:	60b3      	str	r3, [r6, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800149c:	6883      	ldr	r3, [r0, #8]
 800149e:	f003 0303 	and.w	r3, r3, #3
 80014a2:	2b01      	cmp	r3, #1
 80014a4:	d102      	bne.n	80014ac <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 80014a6:	6803      	ldr	r3, [r0, #0]
 80014a8:	07d9      	lsls	r1, r3, #31
 80014aa:	d4f4      	bmi.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80014ac:	6893      	ldr	r3, [r2, #8]
 80014ae:	f003 0303 	and.w	r3, r3, #3
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d102      	bne.n	80014bc <HAL_ADCEx_MultiModeConfigChannel+0xec>
 80014b6:	6813      	ldr	r3, [r2, #0]
 80014b8:	07db      	lsls	r3, r3, #31
 80014ba:	d4ec      	bmi.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80014bc:	4a16      	ldr	r2, [pc, #88]	; (8001518 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80014be:	6893      	ldr	r3, [r2, #8]
 80014c0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80014c4:	f023 030f 	bic.w	r3, r3, #15
 80014c8:	6093      	str	r3, [r2, #8]
 80014ca:	e7e4      	b.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80014ce:	f043 0320 	orr.w	r3, r3, #32
 80014d2:	6463      	str	r3, [r4, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80014d4:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80014d6:	2300      	movs	r3, #0
 80014d8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
} 
 80014dc:	b017      	add	sp, #92	; 0x5c
 80014de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80014e0:	2001      	movs	r0, #1
 80014e2:	e7fb      	b.n	80014dc <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  __HAL_LOCK(hadc);
 80014e4:	2002      	movs	r0, #2
 80014e6:	e7f9      	b.n	80014dc <HAL_ADCEx_MultiModeConfigChannel+0x10c>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80014e8:	6893      	ldr	r3, [r2, #8]
 80014ea:	f003 0303 	and.w	r3, r3, #3
 80014ee:	2b01      	cmp	r3, #1
 80014f0:	d102      	bne.n	80014f8 <HAL_ADCEx_MultiModeConfigChannel+0x128>
 80014f2:	6813      	ldr	r3, [r2, #0]
 80014f4:	07d8      	lsls	r0, r3, #31
 80014f6:	d4ce      	bmi.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80014f8:	4a07      	ldr	r2, [pc, #28]	; (8001518 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80014fa:	68a8      	ldr	r0, [r5, #8]
 80014fc:	6893      	ldr	r3, [r2, #8]
 80014fe:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001502:	4301      	orrs	r1, r0
 8001504:	f023 030f 	bic.w	r3, r3, #15
 8001508:	4319      	orrs	r1, r3
 800150a:	6091      	str	r1, [r2, #8]
 800150c:	e7c3      	b.n	8001496 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
 800150e:	bf00      	nop
 8001510:	080082d8 	.word	0x080082d8
 8001514:	50000100 	.word	0x50000100
 8001518:	50000300 	.word	0x50000300

0800151c <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800151c:	1ec3      	subs	r3, r0, #3
 800151e:	2b04      	cmp	r3, #4
{
 8001520:	b510      	push	{r4, lr}
 8001522:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8001524:	d903      	bls.n	800152e <HAL_NVIC_SetPriorityGrouping+0x12>
 8001526:	21bc      	movs	r1, #188	; 0xbc
 8001528:	4809      	ldr	r0, [pc, #36]	; (8001550 <HAL_NVIC_SetPriorityGrouping+0x34>)
 800152a:	f004 fb48 	bl	8005bbe <assert_failed>
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800152e:	4a09      	ldr	r2, [pc, #36]	; (8001554 <HAL_NVIC_SetPriorityGrouping+0x38>)
 8001530:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001532:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001536:	041b      	lsls	r3, r3, #16
 8001538:	0c1b      	lsrs	r3, r3, #16
 800153a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800153e:	0224      	lsls	r4, r4, #8
 8001540:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001544:	f404 64e0 	and.w	r4, r4, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001548:	431c      	orrs	r4, r3
  SCB->AIRCR =  reg_value;
 800154a:	60d4      	str	r4, [r2, #12]
 800154c:	bd10      	pop	{r4, pc}
 800154e:	bf00      	nop
 8001550:	08008313 	.word	0x08008313
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001558:	2a0f      	cmp	r2, #15
{
 800155a:	b570      	push	{r4, r5, r6, lr}
 800155c:	4604      	mov	r4, r0
 800155e:	460e      	mov	r6, r1
 8001560:	4615      	mov	r5, r2
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8001562:	d903      	bls.n	800156c <HAL_NVIC_SetPriority+0x14>
 8001564:	21d4      	movs	r1, #212	; 0xd4
 8001566:	481a      	ldr	r0, [pc, #104]	; (80015d0 <HAL_NVIC_SetPriority+0x78>)
 8001568:	f004 fb29 	bl	8005bbe <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800156c:	2e0f      	cmp	r6, #15
 800156e:	d903      	bls.n	8001578 <HAL_NVIC_SetPriority+0x20>
 8001570:	21d5      	movs	r1, #213	; 0xd5
 8001572:	4817      	ldr	r0, [pc, #92]	; (80015d0 <HAL_NVIC_SetPriority+0x78>)
 8001574:	f004 fb23 	bl	8005bbe <assert_failed>
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001578:	4b16      	ldr	r3, [pc, #88]	; (80015d4 <HAL_NVIC_SetPriority+0x7c>)
 800157a:	68d9      	ldr	r1, [r3, #12]
 800157c:	f3c1 2102 	ubfx	r1, r1, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001580:	f1c1 0307 	rsb	r3, r1, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001584:	1d0a      	adds	r2, r1, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001586:	2b04      	cmp	r3, #4
 8001588:	bf28      	it	cs
 800158a:	2304      	movcs	r3, #4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	2001      	movs	r0, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800158e:	2a06      	cmp	r2, #6
 8001590:	bf8c      	ite	hi
 8001592:	3903      	subhi	r1, #3
 8001594:	2100      	movls	r1, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001596:	fa00 f203 	lsl.w	r2, r0, r3
 800159a:	3a01      	subs	r2, #1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800159c:	4088      	lsls	r0, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800159e:	4032      	ands	r2, r6
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	3801      	subs	r0, #1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a2:	408a      	lsls	r2, r1
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a4:	4005      	ands	r5, r0
  if ((int32_t)(IRQn) < 0)
 80015a6:	2c00      	cmp	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015a8:	ea42 0205 	orr.w	r2, r2, r5
 80015ac:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b0:	bfaf      	iteee	ge
 80015b2:	f104 4460 	addge.w	r4, r4, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015b6:	f004 040f 	andlt.w	r4, r4, #15
 80015ba:	4b07      	ldrlt	r3, [pc, #28]	; (80015d8 <HAL_NVIC_SetPriority+0x80>)
 80015bc:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015be:	bfa5      	ittet	ge
 80015c0:	f504 4461 	addge.w	r4, r4, #57600	; 0xe100
 80015c4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c6:	551a      	strblt	r2, [r3, r4]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80015c8:	f884 2300 	strbge.w	r2, [r4, #768]	; 0x300
 80015cc:	bd70      	pop	{r4, r5, r6, pc}
 80015ce:	bf00      	nop
 80015d0:	08008313 	.word	0x08008313
 80015d4:	e000ed00 	.word	0xe000ed00
 80015d8:	e000ed14 	.word	0xe000ed14

080015dc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015dc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 80015de:	1e04      	subs	r4, r0, #0
 80015e0:	da03      	bge.n	80015ea <HAL_NVIC_EnableIRQ+0xe>
 80015e2:	21e8      	movs	r1, #232	; 0xe8
 80015e4:	4806      	ldr	r0, [pc, #24]	; (8001600 <HAL_NVIC_EnableIRQ+0x24>)
 80015e6:	f004 faea 	bl	8005bbe <assert_failed>
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80015ea:	0962      	lsrs	r2, r4, #5
 80015ec:	2301      	movs	r3, #1
 80015ee:	f004 041f 	and.w	r4, r4, #31
 80015f2:	fa03 f404 	lsl.w	r4, r3, r4
 80015f6:	4b03      	ldr	r3, [pc, #12]	; (8001604 <HAL_NVIC_EnableIRQ+0x28>)
 80015f8:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80015fc:	bd10      	pop	{r4, pc}
 80015fe:	bf00      	nop
 8001600:	08008313 	.word	0x08008313
 8001604:	e000e100 	.word	0xe000e100

08001608 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001608:	3801      	subs	r0, #1
 800160a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800160e:	d20a      	bcs.n	8001626 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001610:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001612:	4a07      	ldr	r2, [pc, #28]	; (8001630 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001614:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001616:	21f0      	movs	r1, #240	; 0xf0
 8001618:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800161c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800161e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001620:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001626:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	e000e010 	.word	0xe000e010
 8001630:	e000ed00 	.word	0xe000ed00

08001634 <HAL_SYSTICK_CLKSourceConfig>:
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8001634:	2804      	cmp	r0, #4
{
 8001636:	b510      	push	{r4, lr}
 8001638:	4c08      	ldr	r4, [pc, #32]	; (800165c <HAL_SYSTICK_CLKSourceConfig+0x28>)
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 800163a:	d00a      	beq.n	8001652 <HAL_SYSTICK_CLKSourceConfig+0x1e>
 800163c:	b120      	cbz	r0, 8001648 <HAL_SYSTICK_CLKSourceConfig+0x14>
 800163e:	f240 11e1 	movw	r1, #481	; 0x1e1
 8001642:	4807      	ldr	r0, [pc, #28]	; (8001660 <HAL_SYSTICK_CLKSourceConfig+0x2c>)
 8001644:	f004 fabb 	bl	8005bbe <assert_failed>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001648:	6823      	ldr	r3, [r4, #0]
 800164a:	f023 0304 	bic.w	r3, r3, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800164e:	6023      	str	r3, [r4, #0]
 8001650:	bd10      	pop	{r4, pc}
 8001652:	6823      	ldr	r3, [r4, #0]
 8001654:	f043 0304 	orr.w	r3, r3, #4
 8001658:	e7f9      	b.n	800164e <HAL_SYSTICK_CLKSourceConfig+0x1a>
 800165a:	bf00      	nop
 800165c:	e000e010 	.word	0xe000e010
 8001660:	08008313 	.word	0x08008313

08001664 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001664:	4770      	bx	lr

08001666 <HAL_SYSTICK_IRQHandler>:
{
 8001666:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001668:	f7ff fffc 	bl	8001664 <HAL_SYSTICK_Callback>
 800166c:	bd08      	pop	{r3, pc}
	...

08001670 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001670:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001672:	4604      	mov	r4, r0
 8001674:	2800      	cmp	r0, #0
 8001676:	f000 8081 	beq.w	800177c <HAL_DMA_Init+0x10c>
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800167a:	6803      	ldr	r3, [r0, #0]
 800167c:	4a40      	ldr	r2, [pc, #256]	; (8001780 <HAL_DMA_Init+0x110>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d015      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 8001682:	3214      	adds	r2, #20
 8001684:	4293      	cmp	r3, r2
 8001686:	d012      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 8001688:	3214      	adds	r2, #20
 800168a:	4293      	cmp	r3, r2
 800168c:	d00f      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 800168e:	3214      	adds	r2, #20
 8001690:	4293      	cmp	r3, r2
 8001692:	d00c      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 8001694:	3214      	adds	r2, #20
 8001696:	4293      	cmp	r3, r2
 8001698:	d009      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 800169a:	3214      	adds	r2, #20
 800169c:	4293      	cmp	r3, r2
 800169e:	d006      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 80016a0:	3214      	adds	r2, #20
 80016a2:	4293      	cmp	r3, r2
 80016a4:	d003      	beq.n	80016ae <HAL_DMA_Init+0x3e>
 80016a6:	21a4      	movs	r1, #164	; 0xa4
 80016a8:	4836      	ldr	r0, [pc, #216]	; (8001784 <HAL_DMA_Init+0x114>)
 80016aa:	f004 fa88 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80016ae:	6863      	ldr	r3, [r4, #4]
 80016b0:	f033 0210 	bics.w	r2, r3, #16
 80016b4:	d006      	beq.n	80016c4 <HAL_DMA_Init+0x54>
 80016b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80016ba:	d003      	beq.n	80016c4 <HAL_DMA_Init+0x54>
 80016bc:	21a5      	movs	r1, #165	; 0xa5
 80016be:	4831      	ldr	r0, [pc, #196]	; (8001784 <HAL_DMA_Init+0x114>)
 80016c0:	f004 fa7d 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80016c4:	68a3      	ldr	r3, [r4, #8]
 80016c6:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 80016ca:	d003      	beq.n	80016d4 <HAL_DMA_Init+0x64>
 80016cc:	21a6      	movs	r1, #166	; 0xa6
 80016ce:	482d      	ldr	r0, [pc, #180]	; (8001784 <HAL_DMA_Init+0x114>)
 80016d0:	f004 fa75 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 80016d4:	68e3      	ldr	r3, [r4, #12]
 80016d6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80016da:	d003      	beq.n	80016e4 <HAL_DMA_Init+0x74>
 80016dc:	21a7      	movs	r1, #167	; 0xa7
 80016de:	4829      	ldr	r0, [pc, #164]	; (8001784 <HAL_DMA_Init+0x114>)
 80016e0:	f004 fa6d 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80016e4:	6923      	ldr	r3, [r4, #16]
 80016e6:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80016ea:	d006      	beq.n	80016fa <HAL_DMA_Init+0x8a>
 80016ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80016f0:	d003      	beq.n	80016fa <HAL_DMA_Init+0x8a>
 80016f2:	21a8      	movs	r1, #168	; 0xa8
 80016f4:	4823      	ldr	r0, [pc, #140]	; (8001784 <HAL_DMA_Init+0x114>)
 80016f6:	f004 fa62 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80016fa:	6963      	ldr	r3, [r4, #20]
 80016fc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8001700:	d006      	beq.n	8001710 <HAL_DMA_Init+0xa0>
 8001702:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001706:	d003      	beq.n	8001710 <HAL_DMA_Init+0xa0>
 8001708:	21a9      	movs	r1, #169	; 0xa9
 800170a:	481e      	ldr	r0, [pc, #120]	; (8001784 <HAL_DMA_Init+0x114>)
 800170c:	f004 fa57 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8001710:	69a3      	ldr	r3, [r4, #24]
 8001712:	f033 0320 	bics.w	r3, r3, #32
 8001716:	d003      	beq.n	8001720 <HAL_DMA_Init+0xb0>
 8001718:	21aa      	movs	r1, #170	; 0xaa
 800171a:	481a      	ldr	r0, [pc, #104]	; (8001784 <HAL_DMA_Init+0x114>)
 800171c:	f004 fa4f 	bl	8005bbe <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8001720:	69e3      	ldr	r3, [r4, #28]
 8001722:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8001726:	d003      	beq.n	8001730 <HAL_DMA_Init+0xc0>
 8001728:	21ab      	movs	r1, #171	; 0xab
 800172a:	4816      	ldr	r0, [pc, #88]	; (8001784 <HAL_DMA_Init+0x114>)
 800172c:	f004 fa47 	bl	8005bbe <assert_failed>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001730:	68a0      	ldr	r0, [r4, #8]
 8001732:	6863      	ldr	r3, [r4, #4]
  tmp = hdma->Instance->CCR;
 8001734:	6821      	ldr	r1, [r4, #0]
  tmp |=  hdma->Init.Direction        |
 8001736:	4303      	orrs	r3, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001738:	68e0      	ldr	r0, [r4, #12]
  tmp = hdma->Instance->CCR;
 800173a:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800173c:	4303      	orrs	r3, r0
 800173e:	6920      	ldr	r0, [r4, #16]
 8001740:	4303      	orrs	r3, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001742:	6960      	ldr	r0, [r4, #20]
 8001744:	4303      	orrs	r3, r0
 8001746:	69a0      	ldr	r0, [r4, #24]
 8001748:	4303      	orrs	r3, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 800174a:	69e0      	ldr	r0, [r4, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800174c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 8001750:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8001754:	4303      	orrs	r3, r0
  tmp |=  hdma->Init.Direction        |
 8001756:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001758:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800175a:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <HAL_DMA_Init+0x118>)
 800175c:	2214      	movs	r2, #20
 800175e:	440b      	add	r3, r1
 8001760:	fbb3 f3f2 	udiv	r3, r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	6423      	str	r3, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001768:	4b08      	ldr	r3, [pc, #32]	; (800178c <HAL_DMA_Init+0x11c>)
 800176a:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800176c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800176e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001770:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001772:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 8001776:	f884 0020 	strb.w	r0, [r4, #32]
  return HAL_OK;
 800177a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800177c:	2001      	movs	r0, #1
}  
 800177e:	bd10      	pop	{r4, pc}
 8001780:	40020008 	.word	0x40020008
 8001784:	0800834e 	.word	0x0800834e
 8001788:	bffdfff8 	.word	0xbffdfff8
 800178c:	40020000 	.word	0x40020000

08001790 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001790:	f890 2021 	ldrb.w	r2, [r0, #33]	; 0x21
 8001794:	2a02      	cmp	r2, #2
{  
 8001796:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001798:	d003      	beq.n	80017a2 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800179a:	2204      	movs	r2, #4
 800179c:	6382      	str	r2, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800179e:	2001      	movs	r0, #1
 80017a0:	bd10      	pop	{r4, pc}
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017a2:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017a4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017a6:	6811      	ldr	r1, [r2, #0]
    if(hdma->XferAbortCallback != NULL)
 80017a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017aa:	f021 010e 	bic.w	r1, r1, #14
 80017ae:	6011      	str	r1, [r2, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017b0:	6811      	ldr	r1, [r2, #0]
 80017b2:	f021 0101 	bic.w	r1, r1, #1
 80017b6:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80017b8:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80017ba:	2101      	movs	r1, #1
 80017bc:	fa01 f202 	lsl.w	r2, r1, r2
 80017c0:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 80017c2:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80017c4:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80017c8:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80017cc:	b113      	cbz	r3, 80017d4 <HAL_DMA_Abort_IT+0x44>
      hdma->XferAbortCallback(hdma);
 80017ce:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80017d0:	4620      	mov	r0, r4
 80017d2:	bd10      	pop	{r4, pc}
 80017d4:	4618      	mov	r0, r3
}
 80017d6:	bd10      	pop	{r4, pc}

080017d8 <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017d8:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80017da:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 80017dc:	6803      	ldr	r3, [r0, #0]
{
 80017de:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017e0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80017e2:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80017e4:	2404      	movs	r4, #4
 80017e6:	4094      	lsls	r4, r2
 80017e8:	4226      	tst	r6, r4
 80017ea:	d00e      	beq.n	800180a <HAL_DMA_IRQHandler+0x32>
 80017ec:	f015 0f04 	tst.w	r5, #4
 80017f0:	d00b      	beq.n	800180a <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80017f6:	bf5e      	ittt	pl
 80017f8:	681a      	ldrpl	r2, [r3, #0]
 80017fa:	f022 0204 	bicpl.w	r2, r2, #4
 80017fe:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001800:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001802:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8001804:	b373      	cbz	r3, 8001864 <HAL_DMA_IRQHandler+0x8c>
}  
 8001806:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8001808:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800180a:	2402      	movs	r4, #2
 800180c:	4094      	lsls	r4, r2
 800180e:	4226      	tst	r6, r4
 8001810:	d012      	beq.n	8001838 <HAL_DMA_IRQHandler+0x60>
 8001812:	f015 0f02 	tst.w	r5, #2
 8001816:	d00f      	beq.n	8001838 <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	0695      	lsls	r5, r2, #26
 800181c:	d406      	bmi.n	800182c <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	f022 020a 	bic.w	r2, r2, #10
 8001824:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001826:	2301      	movs	r3, #1
 8001828:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 800182c:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800182e:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 8001830:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001834:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001836:	e7e5      	b.n	8001804 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001838:	2408      	movs	r4, #8
 800183a:	4094      	lsls	r4, r2
 800183c:	4234      	tst	r4, r6
 800183e:	d011      	beq.n	8001864 <HAL_DMA_IRQHandler+0x8c>
 8001840:	072c      	lsls	r4, r5, #28
 8001842:	d50f      	bpl.n	8001864 <HAL_DMA_IRQHandler+0x8c>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001844:	681c      	ldr	r4, [r3, #0]
 8001846:	f024 040e 	bic.w	r4, r4, #14
 800184a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800184c:	2301      	movs	r3, #1
 800184e:	fa03 f202 	lsl.w	r2, r3, r2
 8001852:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001854:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001856:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 800185a:	2300      	movs	r3, #0
 800185c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 8001860:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001862:	e7cf      	b.n	8001804 <HAL_DMA_IRQHandler+0x2c>
}  
 8001864:	bc70      	pop	{r4, r5, r6}
 8001866:	4770      	bx	lr

08001868 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800186c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
{
 8001870:	b085      	sub	sp, #20
 8001872:	4604      	mov	r4, r0
 8001874:	460d      	mov	r5, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8001876:	d012      	beq.n	800189e <HAL_GPIO_Init+0x36>
 8001878:	4b8f      	ldr	r3, [pc, #572]	; (8001ab8 <HAL_GPIO_Init+0x250>)
 800187a:	4298      	cmp	r0, r3
 800187c:	d00f      	beq.n	800189e <HAL_GPIO_Init+0x36>
 800187e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001882:	4298      	cmp	r0, r3
 8001884:	d00b      	beq.n	800189e <HAL_GPIO_Init+0x36>
 8001886:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800188a:	4298      	cmp	r0, r3
 800188c:	d007      	beq.n	800189e <HAL_GPIO_Init+0x36>
 800188e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001892:	4298      	cmp	r0, r3
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x36>
 8001896:	21c3      	movs	r1, #195	; 0xc3
 8001898:	4888      	ldr	r0, [pc, #544]	; (8001abc <HAL_GPIO_Init+0x254>)
 800189a:	f004 f990 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800189e:	682b      	ldr	r3, [r5, #0]
 80018a0:	b29a      	uxth	r2, r3
 80018a2:	b112      	cbz	r2, 80018aa <HAL_GPIO_Init+0x42>
 80018a4:	0c1b      	lsrs	r3, r3, #16
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	b11b      	cbz	r3, 80018b2 <HAL_GPIO_Init+0x4a>
 80018aa:	21c4      	movs	r1, #196	; 0xc4
 80018ac:	4883      	ldr	r0, [pc, #524]	; (8001abc <HAL_GPIO_Init+0x254>)
 80018ae:	f004 f986 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80018b2:	686b      	ldr	r3, [r5, #4]
 80018b4:	2b03      	cmp	r3, #3
 80018b6:	d917      	bls.n	80018e8 <HAL_GPIO_Init+0x80>
 80018b8:	f1a3 0211 	sub.w	r2, r3, #17
 80018bc:	2a01      	cmp	r2, #1
 80018be:	d913      	bls.n	80018e8 <HAL_GPIO_Init+0x80>
 80018c0:	497f      	ldr	r1, [pc, #508]	; (8001ac0 <HAL_GPIO_Init+0x258>)
 80018c2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80018c6:	428a      	cmp	r2, r1
 80018c8:	d00e      	beq.n	80018e8 <HAL_GPIO_Init+0x80>
 80018ca:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 80018ce:	428b      	cmp	r3, r1
 80018d0:	d00a      	beq.n	80018e8 <HAL_GPIO_Init+0x80>
 80018d2:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 80018d6:	428a      	cmp	r2, r1
 80018d8:	d006      	beq.n	80018e8 <HAL_GPIO_Init+0x80>
 80018da:	4a7a      	ldr	r2, [pc, #488]	; (8001ac4 <HAL_GPIO_Init+0x25c>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d003      	beq.n	80018e8 <HAL_GPIO_Init+0x80>
 80018e0:	21c5      	movs	r1, #197	; 0xc5
 80018e2:	4876      	ldr	r0, [pc, #472]	; (8001abc <HAL_GPIO_Init+0x254>)
 80018e4:	f004 f96b 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 80018e8:	68ab      	ldr	r3, [r5, #8]
 80018ea:	2b02      	cmp	r3, #2
 80018ec:	d903      	bls.n	80018f6 <HAL_GPIO_Init+0x8e>
 80018ee:	21c6      	movs	r1, #198	; 0xc6
 80018f0:	4872      	ldr	r0, [pc, #456]	; (8001abc <HAL_GPIO_Init+0x254>)
 80018f2:	f004 f964 	bl	8005bbe <assert_failed>
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018f6:	4f74      	ldr	r7, [pc, #464]	; (8001ac8 <HAL_GPIO_Init+0x260>)
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018f8:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 8001acc <HAL_GPIO_Init+0x264>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80018fc:	2600      	movs	r6, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 80018fe:	682b      	ldr	r3, [r5, #0]
 8001900:	fa33 f206 	lsrs.w	r2, r3, r6
 8001904:	d102      	bne.n	800190c <HAL_GPIO_Init+0xa4>
      }
    }
    
    position++;
  }
}
 8001906:	b005      	add	sp, #20
 8001908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800190c:	f04f 0a01 	mov.w	sl, #1
 8001910:	fa0a fa06 	lsl.w	sl, sl, r6
    if(iocurrent)
 8001914:	ea13 080a 	ands.w	r8, r3, sl
 8001918:	f000 80c5 	beq.w	8001aa6 <HAL_GPIO_Init+0x23e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800191c:	686b      	ldr	r3, [r5, #4]
 800191e:	f023 0310 	bic.w	r3, r3, #16
 8001922:	2b02      	cmp	r3, #2
 8001924:	d12d      	bne.n	8001982 <HAL_GPIO_Init+0x11a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8001926:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
 800192a:	d012      	beq.n	8001952 <HAL_GPIO_Init+0xea>
 800192c:	4b62      	ldr	r3, [pc, #392]	; (8001ab8 <HAL_GPIO_Init+0x250>)
 800192e:	429c      	cmp	r4, r3
 8001930:	d00f      	beq.n	8001952 <HAL_GPIO_Init+0xea>
 8001932:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001936:	429c      	cmp	r4, r3
 8001938:	d00b      	beq.n	8001952 <HAL_GPIO_Init+0xea>
 800193a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800193e:	429c      	cmp	r4, r3
 8001940:	d007      	beq.n	8001952 <HAL_GPIO_Init+0xea>
 8001942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001946:	429c      	cmp	r4, r3
 8001948:	d003      	beq.n	8001952 <HAL_GPIO_Init+0xea>
 800194a:	21d5      	movs	r1, #213	; 0xd5
 800194c:	485b      	ldr	r0, [pc, #364]	; (8001abc <HAL_GPIO_Init+0x254>)
 800194e:	f004 f936 	bl	8005bbe <assert_failed>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8001952:	692b      	ldr	r3, [r5, #16]
 8001954:	2b0d      	cmp	r3, #13
 8001956:	d905      	bls.n	8001964 <HAL_GPIO_Init+0xfc>
 8001958:	2b0f      	cmp	r3, #15
 800195a:	d003      	beq.n	8001964 <HAL_GPIO_Init+0xfc>
 800195c:	21d6      	movs	r1, #214	; 0xd6
 800195e:	4857      	ldr	r0, [pc, #348]	; (8001abc <HAL_GPIO_Init+0x254>)
 8001960:	f004 f92d 	bl	8005bbe <assert_failed>
        temp = GPIOx->AFR[position >> 3];
 8001964:	08f2      	lsrs	r2, r6, #3
 8001966:	eb04 0282 	add.w	r2, r4, r2, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196a:	f006 0307 	and.w	r3, r6, #7
 800196e:	0099      	lsls	r1, r3, #2
        temp = GPIOx->AFR[position >> 3];
 8001970:	6a10      	ldr	r0, [r2, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001972:	230f      	movs	r3, #15
 8001974:	408b      	lsls	r3, r1
 8001976:	ea20 0003 	bic.w	r0, r0, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800197a:	692b      	ldr	r3, [r5, #16]
 800197c:	408b      	lsls	r3, r1
 800197e:	4303      	orrs	r3, r0
        GPIOx->AFR[position >> 3] = temp;
 8001980:	6213      	str	r3, [r2, #32]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001982:	686b      	ldr	r3, [r5, #4]
      temp = GPIOx->MODER;
 8001984:	6820      	ldr	r0, [r4, #0]
 8001986:	0072      	lsls	r2, r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001988:	f04f 0b03 	mov.w	fp, #3
 800198c:	fa0b fb02 	lsl.w	fp, fp, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001990:	f003 0103 	and.w	r1, r3, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001994:	ea6f 0b0b 	mvn.w	fp, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001998:	f023 0310 	bic.w	r3, r3, #16
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800199c:	ea00 000b 	and.w	r0, r0, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019a0:	4091      	lsls	r1, r2
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a2:	3b01      	subs	r3, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019a4:	4301      	orrs	r1, r0
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019a6:	2b01      	cmp	r3, #1
      GPIOx->MODER = temp;
 80019a8:	6021      	str	r1, [r4, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019aa:	d81b      	bhi.n	80019e4 <HAL_GPIO_Init+0x17c>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80019ac:	68eb      	ldr	r3, [r5, #12]
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d907      	bls.n	80019c2 <HAL_GPIO_Init+0x15a>
 80019b2:	2b03      	cmp	r3, #3
 80019b4:	d005      	beq.n	80019c2 <HAL_GPIO_Init+0x15a>
 80019b6:	21ea      	movs	r1, #234	; 0xea
 80019b8:	4840      	ldr	r0, [pc, #256]	; (8001abc <HAL_GPIO_Init+0x254>)
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	f004 f8ff 	bl	8005bbe <assert_failed>
 80019c0:	9a01      	ldr	r2, [sp, #4]
        temp = GPIOx->OSPEEDR;
 80019c2:	68a1      	ldr	r1, [r4, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019c4:	68eb      	ldr	r3, [r5, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019c6:	ea0b 0101 	and.w	r1, fp, r1
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019ca:	4093      	lsls	r3, r2
 80019cc:	430b      	orrs	r3, r1
        GPIOx->OSPEEDR = temp;
 80019ce:	60a3      	str	r3, [r4, #8]
        temp = GPIOx->OTYPER;
 80019d0:	6863      	ldr	r3, [r4, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019d2:	ea23 0a0a 	bic.w	sl, r3, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019d6:	686b      	ldr	r3, [r5, #4]
 80019d8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80019dc:	40b3      	lsls	r3, r6
 80019de:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->OTYPER = temp;
 80019e2:	6063      	str	r3, [r4, #4]
      temp = GPIOx->PUPDR;
 80019e4:	68e3      	ldr	r3, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019e6:	6868      	ldr	r0, [r5, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80019e8:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80019ec:	68ab      	ldr	r3, [r5, #8]
 80019ee:	fa03 f202 	lsl.w	r2, r3, r2
 80019f2:	ea42 020b 	orr.w	r2, r2, fp
      GPIOx->PUPDR = temp;
 80019f6:	60e2      	str	r2, [r4, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019f8:	00c2      	lsls	r2, r0, #3
 80019fa:	d554      	bpl.n	8001aa6 <HAL_GPIO_Init+0x23e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019fc:	69bb      	ldr	r3, [r7, #24]
 80019fe:	f043 0301 	orr.w	r3, r3, #1
 8001a02:	61bb      	str	r3, [r7, #24]
 8001a04:	69bb      	ldr	r3, [r7, #24]
 8001a06:	f026 0103 	bic.w	r1, r6, #3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8001a12:	9303      	str	r3, [sp, #12]
 8001a14:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
 8001a18:	9b03      	ldr	r3, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8001a1a:	688a      	ldr	r2, [r1, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001a1c:	f006 0303 	and.w	r3, r6, #3
 8001a20:	f04f 0c0f 	mov.w	ip, #15
 8001a24:	ea4f 0e83 	mov.w	lr, r3, lsl #2
 8001a28:	fa0c f30e 	lsl.w	r3, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a2c:	f1b4 4f90 	cmp.w	r4, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001a30:	ea22 0c03 	bic.w	ip, r2, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001a34:	d039      	beq.n	8001aaa <HAL_GPIO_Init+0x242>
 8001a36:	4b20      	ldr	r3, [pc, #128]	; (8001ab8 <HAL_GPIO_Init+0x250>)
 8001a38:	429c      	cmp	r4, r3
 8001a3a:	d038      	beq.n	8001aae <HAL_GPIO_Init+0x246>
 8001a3c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001a40:	429c      	cmp	r4, r3
 8001a42:	d036      	beq.n	8001ab2 <HAL_GPIO_Init+0x24a>
 8001a44:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001a48:	429c      	cmp	r4, r3
 8001a4a:	bf14      	ite	ne
 8001a4c:	2305      	movne	r3, #5
 8001a4e:	2303      	moveq	r3, #3
 8001a50:	fa03 f30e 	lsl.w	r3, r3, lr
 8001a54:	ea43 030c 	orr.w	r3, r3, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 8001a58:	608b      	str	r3, [r1, #8]
        temp = EXTI->IMR;
 8001a5a:	f8d9 2000 	ldr.w	r2, [r9]
        temp &= ~((uint32_t)iocurrent);
 8001a5e:	ea6f 0108 	mvn.w	r1, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a62:	03c3      	lsls	r3, r0, #15
        temp &= ~((uint32_t)iocurrent);
 8001a64:	bf54      	ite	pl
 8001a66:	400a      	andpl	r2, r1
          temp |= iocurrent;
 8001a68:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 8001a6c:	f8c9 2000 	str.w	r2, [r9]
        temp = EXTI->EMR;
 8001a70:	f8d9 2004 	ldr.w	r2, [r9, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a74:	0383      	lsls	r3, r0, #14
        temp &= ~((uint32_t)iocurrent);
 8001a76:	bf54      	ite	pl
 8001a78:	400a      	andpl	r2, r1
          temp |= iocurrent;
 8001a7a:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 8001a7e:	f8c9 2004 	str.w	r2, [r9, #4]
        temp = EXTI->RTSR;
 8001a82:	f8d9 2008 	ldr.w	r2, [r9, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a86:	02c3      	lsls	r3, r0, #11
        temp &= ~((uint32_t)iocurrent);
 8001a88:	bf54      	ite	pl
 8001a8a:	400a      	andpl	r2, r1
          temp |= iocurrent;
 8001a8c:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 8001a90:	f8c9 2008 	str.w	r2, [r9, #8]
        temp = EXTI->FTSR;
 8001a94:	f8d9 300c 	ldr.w	r3, [r9, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001a98:	0282      	lsls	r2, r0, #10
        temp &= ~((uint32_t)iocurrent);
 8001a9a:	bf54      	ite	pl
 8001a9c:	400b      	andpl	r3, r1
          temp |= iocurrent;
 8001a9e:	ea48 0303 	orrmi.w	r3, r8, r3
        EXTI->FTSR = temp;
 8001aa2:	f8c9 300c 	str.w	r3, [r9, #12]
    position++;
 8001aa6:	3601      	adds	r6, #1
 8001aa8:	e729      	b.n	80018fe <HAL_GPIO_Init+0x96>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e7d0      	b.n	8001a50 <HAL_GPIO_Init+0x1e8>
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e7ce      	b.n	8001a50 <HAL_GPIO_Init+0x1e8>
 8001ab2:	2302      	movs	r3, #2
 8001ab4:	e7cc      	b.n	8001a50 <HAL_GPIO_Init+0x1e8>
 8001ab6:	bf00      	nop
 8001ab8:	48000400 	.word	0x48000400
 8001abc:	08008386 	.word	0x08008386
 8001ac0:	10110000 	.word	0x10110000
 8001ac4:	10220000 	.word	0x10220000
 8001ac8:	40021000 	.word	0x40021000
 8001acc:	40010400 	.word	0x40010400

08001ad0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ad0:	b570      	push	{r4, r5, r6, lr}
 8001ad2:	4605      	mov	r5, r0
 8001ad4:	4616      	mov	r6, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8001ad6:	460c      	mov	r4, r1
 8001ad8:	b921      	cbnz	r1, 8001ae4 <HAL_GPIO_WritePin+0x14>
 8001ada:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 8001ade:	4808      	ldr	r0, [pc, #32]	; (8001b00 <HAL_GPIO_WritePin+0x30>)
 8001ae0:	f004 f86d 	bl	8005bbe <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8001ae4:	2e01      	cmp	r6, #1
 8001ae6:	d906      	bls.n	8001af6 <HAL_GPIO_WritePin+0x26>
 8001ae8:	f240 11b1 	movw	r1, #433	; 0x1b1
 8001aec:	4804      	ldr	r0, [pc, #16]	; (8001b00 <HAL_GPIO_WritePin+0x30>)
 8001aee:	f004 f866 	bl	8005bbe <assert_failed>

  if(PinState != GPIO_PIN_RESET)
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001af2:	61ac      	str	r4, [r5, #24]
 8001af4:	bd70      	pop	{r4, r5, r6, pc}
  if(PinState != GPIO_PIN_RESET)
 8001af6:	2e00      	cmp	r6, #0
 8001af8:	d1fb      	bne.n	8001af2 <HAL_GPIO_WritePin+0x22>
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001afa:	62ac      	str	r4, [r5, #40]	; 0x28
 8001afc:	bd70      	pop	{r4, r5, r6, pc}
 8001afe:	bf00      	nop
 8001b00:	08008386 	.word	0x08008386

08001b04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001b04:	4770      	bx	lr
	...

08001b08 <HAL_GPIO_EXTI_IRQHandler>:
{
 8001b08:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001b0a:	4b04      	ldr	r3, [pc, #16]	; (8001b1c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001b0c:	6959      	ldr	r1, [r3, #20]
 8001b0e:	4201      	tst	r1, r0
 8001b10:	d002      	beq.n	8001b18 <HAL_GPIO_EXTI_IRQHandler+0x10>
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001b12:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001b14:	f7ff fff6 	bl	8001b04 <HAL_GPIO_EXTI_Callback>
 8001b18:	bd08      	pop	{r3, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40010400 	.word	0x40010400

08001b20 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b20:	6803      	ldr	r3, [r0, #0]
 8001b22:	699a      	ldr	r2, [r3, #24]
 8001b24:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b26:	bf44      	itt	mi
 8001b28:	2200      	movmi	r2, #0
 8001b2a:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b2c:	699a      	ldr	r2, [r3, #24]
 8001b2e:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b30:	bf5e      	ittt	pl
 8001b32:	699a      	ldrpl	r2, [r3, #24]
 8001b34:	f042 0201 	orrpl.w	r2, r2, #1
 8001b38:	619a      	strpl	r2, [r3, #24]
 8001b3a:	4770      	bx	lr

08001b3c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001b3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b40:	4616      	mov	r6, r2
 8001b42:	461f      	mov	r7, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001b44:	6802      	ldr	r2, [r0, #0]
 8001b46:	4b1f      	ldr	r3, [pc, #124]	; (8001bc4 <I2C_TransferConfig+0x88>)
{
 8001b48:	9d06      	ldr	r5, [sp, #24]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001b4a:	429a      	cmp	r2, r3
{
 8001b4c:	4680      	mov	r8, r0
 8001b4e:	460c      	mov	r4, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001b50:	d004      	beq.n	8001b5c <I2C_TransferConfig+0x20>
 8001b52:	f241 2168 	movw	r1, #4712	; 0x1268
 8001b56:	481c      	ldr	r0, [pc, #112]	; (8001bc8 <I2C_TransferConfig+0x8c>)
 8001b58:	f004 f831 	bl	8005bbe <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8001b5c:	f1b7 7f00 	cmp.w	r7, #33554432	; 0x2000000
 8001b60:	d007      	beq.n	8001b72 <I2C_TransferConfig+0x36>
 8001b62:	f037 7380 	bics.w	r3, r7, #16777216	; 0x1000000
 8001b66:	d004      	beq.n	8001b72 <I2C_TransferConfig+0x36>
 8001b68:	f241 2169 	movw	r1, #4713	; 0x1269
 8001b6c:	4816      	ldr	r0, [pc, #88]	; (8001bc8 <I2C_TransferConfig+0x8c>)
 8001b6e:	f004 f826 	bl	8005bbe <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8001b72:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <I2C_TransferConfig+0x90>)
 8001b74:	429d      	cmp	r5, r3
 8001b76:	d00b      	beq.n	8001b90 <I2C_TransferConfig+0x54>
 8001b78:	f425 6280 	bic.w	r2, r5, #1024	; 0x400
 8001b7c:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8001b80:	429a      	cmp	r2, r3
 8001b82:	d005      	beq.n	8001b90 <I2C_TransferConfig+0x54>
 8001b84:	b125      	cbz	r5, 8001b90 <I2C_TransferConfig+0x54>
 8001b86:	f241 216a 	movw	r1, #4714	; 0x126a
 8001b8a:	480f      	ldr	r0, [pc, #60]	; (8001bc8 <I2C_TransferConfig+0x8c>)
 8001b8c:	f004 f817 	bl	8005bbe <assert_failed>

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001b90:	f3c4 0309 	ubfx	r3, r4, #0, #10
 8001b94:	433b      	orrs	r3, r7
 8001b96:	432b      	orrs	r3, r5
 8001b98:	0d6d      	lsrs	r5, r5, #21
 8001b9a:	f405 6580 	and.w	r5, r5, #1024	; 0x400
 8001b9e:	f8d8 1000 	ldr.w	r1, [r8]
 8001ba2:	f045 757f 	orr.w	r5, r5, #66846720	; 0x3fc0000
 8001ba6:	f445 3558 	orr.w	r5, r5, #221184	; 0x36000
 8001baa:	684a      	ldr	r2, [r1, #4]
 8001bac:	f445 757f 	orr.w	r5, r5, #1020	; 0x3fc
 8001bb0:	f045 0503 	orr.w	r5, r5, #3
 8001bb4:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001bb8:	ea22 0505 	bic.w	r5, r2, r5
 8001bbc:	432b      	orrs	r3, r5
 8001bbe:	604b      	str	r3, [r1, #4]
 8001bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bc4:	40005400 	.word	0x40005400
 8001bc8:	080083bf 	.word	0x080083bf
 8001bcc:	80004000 	.word	0x80004000

08001bd0 <I2C_WaitOnFlagUntilTimeout>:
{
 8001bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001bd4:	9f06      	ldr	r7, [sp, #24]
 8001bd6:	4604      	mov	r4, r0
 8001bd8:	4688      	mov	r8, r1
 8001bda:	4616      	mov	r6, r2
 8001bdc:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bde:	6822      	ldr	r2, [r4, #0]
 8001be0:	6993      	ldr	r3, [r2, #24]
 8001be2:	ea38 0303 	bics.w	r3, r8, r3
 8001be6:	bf0c      	ite	eq
 8001be8:	2301      	moveq	r3, #1
 8001bea:	2300      	movne	r3, #0
 8001bec:	42b3      	cmp	r3, r6
 8001bee:	d002      	beq.n	8001bf6 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8001bf0:	2000      	movs	r0, #0
}
 8001bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8001bf6:	1c6b      	adds	r3, r5, #1
 8001bf8:	d0f2      	beq.n	8001be0 <I2C_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bfa:	b955      	cbnz	r5, 8001c12 <I2C_WaitOnFlagUntilTimeout+0x42>
        hi2c->State = HAL_I2C_STATE_READY;
 8001bfc:	2320      	movs	r3, #32
 8001bfe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
        __HAL_UNLOCK(hi2c);
 8001c08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        return HAL_TIMEOUT;
 8001c0c:	2003      	movs	r0, #3
 8001c0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c12:	f7ff f80f 	bl	8000c34 <HAL_GetTick>
 8001c16:	1bc0      	subs	r0, r0, r7
 8001c18:	4285      	cmp	r5, r0
 8001c1a:	d2e0      	bcs.n	8001bde <I2C_WaitOnFlagUntilTimeout+0xe>
 8001c1c:	e7ee      	b.n	8001bfc <I2C_WaitOnFlagUntilTimeout+0x2c>

08001c1e <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c1e:	6803      	ldr	r3, [r0, #0]
{
 8001c20:	b570      	push	{r4, r5, r6, lr}
 8001c22:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c24:	6998      	ldr	r0, [r3, #24]
 8001c26:	f010 0010 	ands.w	r0, r0, #16
{
 8001c2a:	460d      	mov	r5, r1
 8001c2c:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c2e:	d112      	bne.n	8001c56 <I2C_IsAcknowledgeFailed+0x38>
 8001c30:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001c32:	1c69      	adds	r1, r5, #1
 8001c34:	d010      	beq.n	8001c58 <I2C_IsAcknowledgeFailed+0x3a>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c36:	b94d      	cbnz	r5, 8001c4c <I2C_IsAcknowledgeFailed+0x2e>
          hi2c->State = HAL_I2C_STATE_READY;
 8001c38:	2320      	movs	r3, #32
 8001c3a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          __HAL_UNLOCK(hi2c);
 8001c44:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          return HAL_TIMEOUT;
 8001c48:	2003      	movs	r0, #3
 8001c4a:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c4c:	f7fe fff2 	bl	8000c34 <HAL_GetTick>
 8001c50:	1b80      	subs	r0, r0, r6
 8001c52:	4285      	cmp	r5, r0
 8001c54:	d3f0      	bcc.n	8001c38 <I2C_IsAcknowledgeFailed+0x1a>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	6999      	ldr	r1, [r3, #24]
 8001c5a:	068a      	lsls	r2, r1, #26
 8001c5c:	d5e9      	bpl.n	8001c32 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c5e:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c60:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c62:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001c64:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c66:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001c68:	f7ff ff5a 	bl	8001b20 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001c6c:	6822      	ldr	r2, [r4, #0]
 8001c6e:	6853      	ldr	r3, [r2, #4]
 8001c70:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8001c74:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001c78:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001c7c:	f023 0301 	bic.w	r3, r3, #1
 8001c80:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c82:	2304      	movs	r3, #4
 8001c84:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c86:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001c88:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001c8c:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    return HAL_ERROR;
 8001c94:	2001      	movs	r0, #1
}
 8001c96:	bd70      	pop	{r4, r5, r6, pc}

08001c98 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	4604      	mov	r4, r0
 8001c9c:	460d      	mov	r5, r1
 8001c9e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001ca0:	6823      	ldr	r3, [r4, #0]
 8001ca2:	699b      	ldr	r3, [r3, #24]
 8001ca4:	075b      	lsls	r3, r3, #29
 8001ca6:	d40e      	bmi.n	8001cc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001ca8:	4632      	mov	r2, r6
 8001caa:	4629      	mov	r1, r5
 8001cac:	4620      	mov	r0, r4
 8001cae:	f7ff ffb6 	bl	8001c1e <I2C_IsAcknowledgeFailed>
 8001cb2:	b9f0      	cbnz	r0, 8001cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001cb4:	6823      	ldr	r3, [r4, #0]
 8001cb6:	699a      	ldr	r2, [r3, #24]
 8001cb8:	0691      	lsls	r1, r2, #26
 8001cba:	d51c      	bpl.n	8001cf6 <I2C_WaitOnRXNEFlagUntilTimeout+0x5e>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8001cbc:	699a      	ldr	r2, [r3, #24]
 8001cbe:	0752      	lsls	r2, r2, #29
 8001cc0:	d503      	bpl.n	8001cca <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
 8001cc2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001cc4:	b10a      	cbz	r2, 8001cca <I2C_WaitOnRXNEFlagUntilTimeout+0x32>
        return HAL_OK;
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	bd70      	pop	{r4, r5, r6, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001cca:	2120      	movs	r1, #32
 8001ccc:	61d9      	str	r1, [r3, #28]
        I2C_RESET_CR2(hi2c);
 8001cce:	685a      	ldr	r2, [r3, #4]
 8001cd0:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001cd4:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001cd8:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001cdc:	f022 0201 	bic.w	r2, r2, #1
 8001ce0:	605a      	str	r2, [r3, #4]
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	6463      	str	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001ce6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001cea:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 8001cf2:	2001      	movs	r0, #1
}
 8001cf4:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001cf6:	b95d      	cbnz	r5, 8001d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x78>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cf8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001cfa:	f043 0320 	orr.w	r3, r3, #32
 8001cfe:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d00:	2320      	movs	r3, #32
 8001d02:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001d06:	2300      	movs	r3, #0
 8001d08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_TIMEOUT;
 8001d0c:	2003      	movs	r0, #3
 8001d0e:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d10:	f7fe ff90 	bl	8000c34 <HAL_GetTick>
 8001d14:	1b80      	subs	r0, r0, r6
 8001d16:	4285      	cmp	r5, r0
 8001d18:	d2c2      	bcs.n	8001ca0 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001d1a:	e7ed      	b.n	8001cf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x60>

08001d1c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001d1c:	b570      	push	{r4, r5, r6, lr}
 8001d1e:	4604      	mov	r4, r0
 8001d20:	460d      	mov	r5, r1
 8001d22:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001d24:	6823      	ldr	r3, [r4, #0]
 8001d26:	699b      	ldr	r3, [r3, #24]
 8001d28:	079b      	lsls	r3, r3, #30
 8001d2a:	d501      	bpl.n	8001d30 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d30:	4632      	mov	r2, r6
 8001d32:	4629      	mov	r1, r5
 8001d34:	4620      	mov	r0, r4
 8001d36:	f7ff ff72 	bl	8001c1e <I2C_IsAcknowledgeFailed>
 8001d3a:	b9b0      	cbnz	r0, 8001d6a <I2C_WaitOnTXISFlagUntilTimeout+0x4e>
    if (Timeout != HAL_MAX_DELAY)
 8001d3c:	1c6a      	adds	r2, r5, #1
 8001d3e:	d0f1      	beq.n	8001d24 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d40:	b96d      	cbnz	r5, 8001d5e <I2C_WaitOnTXISFlagUntilTimeout+0x42>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d42:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d44:	f043 0320 	orr.w	r3, r3, #32
 8001d48:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001d4a:	2320      	movs	r3, #32
 8001d4c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d50:	2300      	movs	r3, #0
 8001d52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001d56:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001d5a:	2003      	movs	r0, #3
 8001d5c:	bd70      	pop	{r4, r5, r6, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d5e:	f7fe ff69 	bl	8000c34 <HAL_GetTick>
 8001d62:	1b80      	subs	r0, r0, r6
 8001d64:	4285      	cmp	r5, r0
 8001d66:	d2dd      	bcs.n	8001d24 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
 8001d68:	e7eb      	b.n	8001d42 <I2C_WaitOnTXISFlagUntilTimeout+0x26>
      return HAL_ERROR;
 8001d6a:	2001      	movs	r0, #1
}
 8001d6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001d70 <I2C_RequestMemoryRead>:
{
 8001d70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001d72:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001d74:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d76:	4b17      	ldr	r3, [pc, #92]	; (8001dd4 <I2C_RequestMemoryRead+0x64>)
 8001d78:	9300      	str	r3, [sp, #0]
{
 8001d7a:	4604      	mov	r4, r0
 8001d7c:	4615      	mov	r5, r2
  I2C_TransferConfig(hi2c, DevAddress, MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001d7e:	2300      	movs	r3, #0
 8001d80:	b2fa      	uxtb	r2, r7
 8001d82:	f7ff fedb 	bl	8001b3c <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d86:	4632      	mov	r2, r6
 8001d88:	9908      	ldr	r1, [sp, #32]
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7ff ffc6 	bl	8001d1c <I2C_WaitOnTXISFlagUntilTimeout>
 8001d90:	b128      	cbz	r0, 8001d9e <I2C_RequestMemoryRead+0x2e>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d92:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d94:	2b04      	cmp	r3, #4
 8001d96:	d110      	bne.n	8001dba <I2C_RequestMemoryRead+0x4a>
      return HAL_ERROR;
 8001d98:	2001      	movs	r0, #1
}
 8001d9a:	b003      	add	sp, #12
 8001d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001d9e:	2f01      	cmp	r7, #1
 8001da0:	6823      	ldr	r3, [r4, #0]
 8001da2:	d10c      	bne.n	8001dbe <I2C_RequestMemoryRead+0x4e>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001da4:	b2ed      	uxtb	r5, r5
 8001da6:	629d      	str	r5, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8001da8:	9b08      	ldr	r3, [sp, #32]
 8001daa:	9600      	str	r6, [sp, #0]
 8001dac:	2200      	movs	r2, #0
 8001dae:	2140      	movs	r1, #64	; 0x40
 8001db0:	4620      	mov	r0, r4
 8001db2:	f7ff ff0d 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8001db6:	2800      	cmp	r0, #0
 8001db8:	d0ef      	beq.n	8001d9a <I2C_RequestMemoryRead+0x2a>
      return HAL_TIMEOUT;
 8001dba:	2003      	movs	r0, #3
 8001dbc:	e7ed      	b.n	8001d9a <I2C_RequestMemoryRead+0x2a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001dbe:	0a2a      	lsrs	r2, r5, #8
 8001dc0:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dc2:	9908      	ldr	r1, [sp, #32]
 8001dc4:	4632      	mov	r2, r6
 8001dc6:	4620      	mov	r0, r4
 8001dc8:	f7ff ffa8 	bl	8001d1c <I2C_WaitOnTXISFlagUntilTimeout>
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	d1e0      	bne.n	8001d92 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	e7e7      	b.n	8001da4 <I2C_RequestMemoryRead+0x34>
 8001dd4:	80002000 	.word	0x80002000

08001dd8 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001dd8:	b570      	push	{r4, r5, r6, lr}
 8001dda:	4604      	mov	r4, r0
 8001ddc:	460d      	mov	r5, r1
 8001dde:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001de0:	6823      	ldr	r3, [r4, #0]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	069b      	lsls	r3, r3, #26
 8001de6:	d501      	bpl.n	8001dec <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8001de8:	2000      	movs	r0, #0
 8001dea:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8001dec:	4632      	mov	r2, r6
 8001dee:	4629      	mov	r1, r5
 8001df0:	4620      	mov	r0, r4
 8001df2:	f7ff ff14 	bl	8001c1e <I2C_IsAcknowledgeFailed>
 8001df6:	b9a0      	cbnz	r0, 8001e22 <I2C_WaitOnSTOPFlagUntilTimeout+0x4a>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001df8:	b96d      	cbnz	r5, 8001e16 <I2C_WaitOnSTOPFlagUntilTimeout+0x3e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001dfa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001dfc:	f043 0320 	orr.w	r3, r3, #32
 8001e00:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001e02:	2320      	movs	r3, #32
 8001e04:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001e0e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8001e12:	2003      	movs	r0, #3
 8001e14:	bd70      	pop	{r4, r5, r6, pc}
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e16:	f7fe ff0d 	bl	8000c34 <HAL_GetTick>
 8001e1a:	1b80      	subs	r0, r0, r6
 8001e1c:	4285      	cmp	r5, r0
 8001e1e:	d2df      	bcs.n	8001de0 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
 8001e20:	e7eb      	b.n	8001dfa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001e22:	2001      	movs	r0, #1
}
 8001e24:	bd70      	pop	{r4, r5, r6, pc}
	...

08001e28 <HAL_I2C_Init>:
{
 8001e28:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8001e2a:	4604      	mov	r4, r0
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	f000 8092 	beq.w	8001f56 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8001e32:	6802      	ldr	r2, [r0, #0]
 8001e34:	4b49      	ldr	r3, [pc, #292]	; (8001f5c <HAL_I2C_Init+0x134>)
 8001e36:	429a      	cmp	r2, r3
 8001e38:	d004      	beq.n	8001e44 <HAL_I2C_Init+0x1c>
 8001e3a:	f240 11a3 	movw	r1, #419	; 0x1a3
 8001e3e:	4848      	ldr	r0, [pc, #288]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e40:	f003 febd 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8001e44:	68a3      	ldr	r3, [r4, #8]
 8001e46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001e4a:	d304      	bcc.n	8001e56 <HAL_I2C_Init+0x2e>
 8001e4c:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 8001e50:	4843      	ldr	r0, [pc, #268]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e52:	f003 feb4 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8001e56:	68e3      	ldr	r3, [r4, #12]
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d904      	bls.n	8001e68 <HAL_I2C_Init+0x40>
 8001e5e:	f240 11a5 	movw	r1, #421	; 0x1a5
 8001e62:	483f      	ldr	r0, [pc, #252]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e64:	f003 feab 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8001e68:	6923      	ldr	r3, [r4, #16]
 8001e6a:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8001e6e:	d004      	beq.n	8001e7a <HAL_I2C_Init+0x52>
 8001e70:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 8001e74:	483a      	ldr	r0, [pc, #232]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e76:	f003 fea2 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8001e7a:	6963      	ldr	r3, [r4, #20]
 8001e7c:	2bff      	cmp	r3, #255	; 0xff
 8001e7e:	d904      	bls.n	8001e8a <HAL_I2C_Init+0x62>
 8001e80:	f240 11a7 	movw	r1, #423	; 0x1a7
 8001e84:	4836      	ldr	r0, [pc, #216]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e86:	f003 fe9a 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 8001e8a:	69a3      	ldr	r3, [r4, #24]
 8001e8c:	2b07      	cmp	r3, #7
 8001e8e:	d904      	bls.n	8001e9a <HAL_I2C_Init+0x72>
 8001e90:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
 8001e94:	4832      	ldr	r0, [pc, #200]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001e96:	f003 fe92 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8001e9a:	69e3      	ldr	r3, [r4, #28]
 8001e9c:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 8001ea0:	d004      	beq.n	8001eac <HAL_I2C_Init+0x84>
 8001ea2:	f240 11a9 	movw	r1, #425	; 0x1a9
 8001ea6:	482e      	ldr	r0, [pc, #184]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001ea8:	f003 fe89 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8001eac:	6a23      	ldr	r3, [r4, #32]
 8001eae:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 8001eb2:	d004      	beq.n	8001ebe <HAL_I2C_Init+0x96>
 8001eb4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001eb8:	4829      	ldr	r0, [pc, #164]	; (8001f60 <HAL_I2C_Init+0x138>)
 8001eba:	f003 fe80 	bl	8005bbe <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ebe:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8001ec2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001ec6:	b923      	cbnz	r3, 8001ed2 <HAL_I2C_Init+0xaa>
    hi2c->Lock = HAL_UNLOCKED;
 8001ec8:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001ecc:	4620      	mov	r0, r4
 8001ece:	f002 fd3b 	bl	8004948 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ed2:	2324      	movs	r3, #36	; 0x24
 8001ed4:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001ed8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001eda:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001edc:	681a      	ldr	r2, [r3, #0]
 8001ede:	f022 0201 	bic.w	r2, r2, #1
 8001ee2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ee4:	6862      	ldr	r2, [r4, #4]
 8001ee6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001eea:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001eec:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001eee:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ef0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001ef4:	609a      	str	r2, [r3, #8]
 8001ef6:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ef8:	d124      	bne.n	8001f44 <HAL_I2C_Init+0x11c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001efa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001efe:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f00:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001f02:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f04:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001f08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f0c:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f14:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001f16:	6922      	ldr	r2, [r4, #16]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	69a1      	ldr	r1, [r4, #24]
 8001f1c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001f20:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001f22:	6a21      	ldr	r1, [r4, #32]
 8001f24:	69e2      	ldr	r2, [r4, #28]
 8001f26:	430a      	orrs	r2, r1
 8001f28:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	f042 0201 	orr.w	r2, r2, #1
 8001f30:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f32:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001f34:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f36:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001f38:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001f3c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f3e:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001f42:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f44:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f48:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f4a:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001f4c:	bf04      	itt	eq
 8001f4e:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001f52:	605a      	streq	r2, [r3, #4]
 8001f54:	e7d4      	b.n	8001f00 <HAL_I2C_Init+0xd8>
    return HAL_ERROR;
 8001f56:	2001      	movs	r0, #1
}
 8001f58:	bd10      	pop	{r4, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40005400 	.word	0x40005400
 8001f60:	080083bf 	.word	0x080083bf

08001f64 <HAL_I2C_Master_Transmit>:
{
 8001f64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8001f68:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f6a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001f6e:	2b20      	cmp	r3, #32
{
 8001f70:	4604      	mov	r4, r0
 8001f72:	460e      	mov	r6, r1
 8001f74:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f76:	f040 8089 	bne.w	800208c <HAL_I2C_Master_Transmit+0x128>
    __HAL_LOCK(hi2c);
 8001f7a:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001f7e:	2b01      	cmp	r3, #1
 8001f80:	f000 8084 	beq.w	800208c <HAL_I2C_Master_Transmit+0x128>
 8001f84:	2701      	movs	r7, #1
 8001f86:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001f8a:	f7fe fe53 	bl	8000c34 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f8e:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 8001f90:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001f92:	9000      	str	r0, [sp, #0]
 8001f94:	463a      	mov	r2, r7
 8001f96:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f9a:	4620      	mov	r0, r4
 8001f9c:	f7ff fe18 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8001fa0:	2800      	cmp	r0, #0
 8001fa2:	d148      	bne.n	8002036 <HAL_I2C_Master_Transmit+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001fa4:	2321      	movs	r3, #33	; 0x21
 8001fa6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001faa:	2310      	movs	r3, #16
 8001fac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fb0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8001fb2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fb6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8001fb8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fbc:	b29b      	uxth	r3, r3
 8001fbe:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 8001fc0:	6360      	str	r0, [r4, #52]	; 0x34
 8001fc2:	4b33      	ldr	r3, [pc, #204]	; (8002090 <HAL_I2C_Master_Transmit+0x12c>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fc4:	d925      	bls.n	8002012 <HAL_I2C_Master_Transmit+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fc6:	22ff      	movs	r2, #255	; 0xff
 8001fc8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001fca:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001fcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001fd0:	4631      	mov	r1, r6
 8001fd2:	4620      	mov	r0, r4
 8001fd4:	f7ff fdb2 	bl	8001b3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001fd8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fda:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 8001fdc:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fde:	462a      	mov	r2, r5
 8001fe0:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8001fe2:	b9f3      	cbnz	r3, 8002022 <HAL_I2C_Master_Transmit+0xbe>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fe4:	f7ff fef8 	bl	8001dd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fe8:	b9f0      	cbnz	r0, 8002028 <HAL_I2C_Master_Transmit+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fea:	6823      	ldr	r3, [r4, #0]
 8001fec:	2120      	movs	r1, #32
 8001fee:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001ff0:	685a      	ldr	r2, [r3, #4]
 8001ff2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001ff6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001ffa:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001ffe:	f022 0201 	bic.w	r2, r2, #1
 8002002:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002004:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002008:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800200c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002010:	e00e      	b.n	8002030 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8002012:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8002014:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002016:	b292      	uxth	r2, r2
 8002018:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800201a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800201e:	b2d2      	uxtb	r2, r2
 8002020:	e7d6      	b.n	8001fd0 <HAL_I2C_Master_Transmit+0x6c>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002022:	f7ff fe7b 	bl	8001d1c <I2C_WaitOnTXISFlagUntilTimeout>
 8002026:	b140      	cbz	r0, 800203a <HAL_I2C_Master_Transmit+0xd6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002028:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800202a:	2b04      	cmp	r3, #4
 800202c:	d103      	bne.n	8002036 <HAL_I2C_Master_Transmit+0xd2>
          return HAL_ERROR;
 800202e:	2001      	movs	r0, #1
}
 8002030:	b003      	add	sp, #12
 8002032:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8002036:	2003      	movs	r0, #3
 8002038:	e7fa      	b.n	8002030 <HAL_I2C_Master_Transmit+0xcc>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 800203a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800203c:	6822      	ldr	r2, [r4, #0]
 800203e:	1c59      	adds	r1, r3, #1
 8002040:	6261      	str	r1, [r4, #36]	; 0x24
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	6293      	str	r3, [r2, #40]	; 0x28
      hi2c->XferCount--;
 8002046:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002048:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 800204a:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800204c:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800204e:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002050:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002052:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002054:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002056:	2a00      	cmp	r2, #0
 8002058:	d1be      	bne.n	8001fd8 <HAL_I2C_Master_Transmit+0x74>
 800205a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800205c:	b29b      	uxth	r3, r3
 800205e:	2b00      	cmp	r3, #0
 8002060:	d0ba      	beq.n	8001fd8 <HAL_I2C_Master_Transmit+0x74>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002062:	9500      	str	r5, [sp, #0]
 8002064:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002066:	2180      	movs	r1, #128	; 0x80
 8002068:	4620      	mov	r0, r4
 800206a:	f7ff fdb1 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 800206e:	2800      	cmp	r0, #0
 8002070:	d1e1      	bne.n	8002036 <HAL_I2C_Master_Transmit+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002072:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002074:	b29b      	uxth	r3, r3
 8002076:	2bff      	cmp	r3, #255	; 0xff
 8002078:	d903      	bls.n	8002082 <HAL_I2C_Master_Transmit+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800207a:	22ff      	movs	r2, #255	; 0xff
 800207c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800207e:	9000      	str	r0, [sp, #0]
 8002080:	e7a4      	b.n	8001fcc <HAL_I2C_Master_Transmit+0x68>
          hi2c->XferSize = hi2c->XferCount;
 8002082:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002084:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002086:	b292      	uxth	r2, r2
 8002088:	8522      	strh	r2, [r4, #40]	; 0x28
 800208a:	e7c6      	b.n	800201a <HAL_I2C_Master_Transmit+0xb6>
    return HAL_BUSY;
 800208c:	2002      	movs	r0, #2
 800208e:	e7cf      	b.n	8002030 <HAL_I2C_Master_Transmit+0xcc>
 8002090:	80002000 	.word	0x80002000

08002094 <HAL_I2C_Master_Receive>:
{
 8002094:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002098:	4698      	mov	r8, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 800209a:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 800209e:	2b20      	cmp	r3, #32
{
 80020a0:	4604      	mov	r4, r0
 80020a2:	460e      	mov	r6, r1
 80020a4:	4691      	mov	r9, r2
  if (hi2c->State == HAL_I2C_STATE_READY)
 80020a6:	f040 8089 	bne.w	80021bc <HAL_I2C_Master_Receive+0x128>
    __HAL_LOCK(hi2c);
 80020aa:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	f000 8084 	beq.w	80021bc <HAL_I2C_Master_Receive+0x128>
 80020b4:	2701      	movs	r7, #1
 80020b6:	f880 7040 	strb.w	r7, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80020ba:	f7fe fdbb 	bl	8000c34 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020be:	2319      	movs	r3, #25
    tickstart = HAL_GetTick();
 80020c0:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80020c2:	9000      	str	r0, [sp, #0]
 80020c4:	463a      	mov	r2, r7
 80020c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020ca:	4620      	mov	r0, r4
 80020cc:	f7ff fd80 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 80020d0:	2800      	cmp	r0, #0
 80020d2:	d148      	bne.n	8002166 <HAL_I2C_Master_Receive+0xd2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80020d4:	2322      	movs	r3, #34	; 0x22
 80020d6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80020da:	2310      	movs	r3, #16
 80020dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020e0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 80020e2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 80020e8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ec:	b29b      	uxth	r3, r3
 80020ee:	2bff      	cmp	r3, #255	; 0xff
    hi2c->XferISR   = NULL;
 80020f0:	6360      	str	r0, [r4, #52]	; 0x34
 80020f2:	4b33      	ldr	r3, [pc, #204]	; (80021c0 <HAL_I2C_Master_Receive+0x12c>)
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020f4:	d925      	bls.n	8002142 <HAL_I2C_Master_Receive+0xae>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020f6:	22ff      	movs	r2, #255	; 0xff
 80020f8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80020fa:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002100:	4631      	mov	r1, r6
 8002102:	4620      	mov	r0, r4
 8002104:	f7ff fd1a 	bl	8001b3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002108:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210a:	990a      	ldr	r1, [sp, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 800210c:	b29b      	uxth	r3, r3
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210e:	462a      	mov	r2, r5
 8002110:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8002112:	b9f3      	cbnz	r3, 8002152 <HAL_I2C_Master_Receive+0xbe>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002114:	f7ff fe60 	bl	8001dd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002118:	b9f0      	cbnz	r0, 8002158 <HAL_I2C_Master_Receive+0xc4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800211a:	6823      	ldr	r3, [r4, #0]
 800211c:	2120      	movs	r1, #32
 800211e:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002120:	685a      	ldr	r2, [r3, #4]
 8002122:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8002126:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800212a:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 800212e:	f022 0201 	bic.w	r2, r2, #1
 8002132:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002134:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002138:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800213c:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002140:	e00e      	b.n	8002160 <HAL_I2C_Master_Receive+0xcc>
      hi2c->XferSize = hi2c->XferCount;
 8002142:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002144:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002146:	b292      	uxth	r2, r2
 8002148:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800214a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800214e:	b2d2      	uxtb	r2, r2
 8002150:	e7d6      	b.n	8002100 <HAL_I2C_Master_Receive+0x6c>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002152:	f7ff fda1 	bl	8001c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002156:	b140      	cbz	r0, 800216a <HAL_I2C_Master_Receive+0xd6>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002158:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800215a:	2b04      	cmp	r3, #4
 800215c:	d103      	bne.n	8002166 <HAL_I2C_Master_Receive+0xd2>
          return HAL_ERROR;
 800215e:	2001      	movs	r0, #1
}
 8002160:	b003      	add	sp, #12
 8002162:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          return HAL_TIMEOUT;
 8002166:	2003      	movs	r0, #3
 8002168:	e7fa      	b.n	8002160 <HAL_I2C_Master_Receive+0xcc>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800216a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	6262      	str	r2, [r4, #36]	; 0x24
 8002170:	6822      	ldr	r2, [r4, #0]
 8002172:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002174:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002176:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002178:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 800217a:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 800217c:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 800217e:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 8002180:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8002182:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002184:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002186:	2a00      	cmp	r2, #0
 8002188:	d1be      	bne.n	8002108 <HAL_I2C_Master_Receive+0x74>
 800218a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800218c:	b29b      	uxth	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d0ba      	beq.n	8002108 <HAL_I2C_Master_Receive+0x74>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002192:	9500      	str	r5, [sp, #0]
 8002194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002196:	2180      	movs	r1, #128	; 0x80
 8002198:	4620      	mov	r0, r4
 800219a:	f7ff fd19 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d1e1      	bne.n	8002166 <HAL_I2C_Master_Receive+0xd2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021a2:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	2bff      	cmp	r3, #255	; 0xff
 80021a8:	d903      	bls.n	80021b2 <HAL_I2C_Master_Receive+0x11e>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021aa:	22ff      	movs	r2, #255	; 0xff
 80021ac:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021ae:	9000      	str	r0, [sp, #0]
 80021b0:	e7a4      	b.n	80020fc <HAL_I2C_Master_Receive+0x68>
          hi2c->XferSize = hi2c->XferCount;
 80021b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021b4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 80021b6:	b292      	uxth	r2, r2
 80021b8:	8522      	strh	r2, [r4, #40]	; 0x28
 80021ba:	e7c6      	b.n	800214a <HAL_I2C_Master_Receive+0xb6>
    return HAL_BUSY;
 80021bc:	2002      	movs	r0, #2
 80021be:	e7cf      	b.n	8002160 <HAL_I2C_Master_Receive+0xcc>
 80021c0:	80002400 	.word	0x80002400

080021c4 <HAL_I2C_Mem_Read>:
{
 80021c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021c8:	469a      	mov	sl, r3
 80021ca:	b085      	sub	sp, #20
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80021cc:	3b01      	subs	r3, #1
 80021ce:	2b01      	cmp	r3, #1
{
 80021d0:	4604      	mov	r4, r0
 80021d2:	460f      	mov	r7, r1
 80021d4:	9203      	str	r2, [sp, #12]
 80021d6:	f8bd b03c 	ldrh.w	fp, [sp, #60]	; 0x3c
 80021da:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80021de:	d904      	bls.n	80021ea <HAL_I2C_Mem_Read+0x26>
 80021e0:	f240 7167 	movw	r1, #1895	; 0x767
 80021e4:	4859      	ldr	r0, [pc, #356]	; (800234c <HAL_I2C_Mem_Read+0x188>)
 80021e6:	f003 fcea 	bl	8005bbe <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ea:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 80021ee:	2b20      	cmp	r3, #32
 80021f0:	f040 80a9 	bne.w	8002346 <HAL_I2C_Mem_Read+0x182>
    if ((pData == NULL) || (Size == 0U))
 80021f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80021f6:	b91b      	cbnz	r3, 8002200 <HAL_I2C_Mem_Read+0x3c>
      return  HAL_ERROR;
 80021f8:	2001      	movs	r0, #1
}
 80021fa:	b005      	add	sp, #20
 80021fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if ((pData == NULL) || (Size == 0U))
 8002200:	f1bb 0f00 	cmp.w	fp, #0
 8002204:	d0f8      	beq.n	80021f8 <HAL_I2C_Mem_Read+0x34>
    __HAL_LOCK(hi2c);
 8002206:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800220a:	2b01      	cmp	r3, #1
 800220c:	f000 809b 	beq.w	8002346 <HAL_I2C_Mem_Read+0x182>
 8002210:	2501      	movs	r5, #1
 8002212:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
    tickstart = HAL_GetTick();
 8002216:	f7fe fd0d 	bl	8000c34 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800221a:	2319      	movs	r3, #25
 800221c:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 800221e:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002220:	462a      	mov	r2, r5
 8002222:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002226:	4620      	mov	r0, r4
 8002228:	f7ff fcd2 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 800222c:	4680      	mov	r8, r0
 800222e:	b9d0      	cbnz	r0, 8002266 <HAL_I2C_Mem_Read+0xa2>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002230:	2322      	movs	r3, #34	; 0x22
 8002232:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002236:	2340      	movs	r3, #64	; 0x40
 8002238:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 800223c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800223e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8002240:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8002242:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8002244:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002248:	9601      	str	r6, [sp, #4]
 800224a:	f8cd 9000 	str.w	r9, [sp]
 800224e:	4653      	mov	r3, sl
 8002250:	9a03      	ldr	r2, [sp, #12]
 8002252:	4639      	mov	r1, r7
 8002254:	4620      	mov	r0, r4
 8002256:	f7ff fd8b 	bl	8001d70 <I2C_RequestMemoryRead>
 800225a:	b130      	cbz	r0, 800226a <HAL_I2C_Mem_Read+0xa6>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800225c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 800225e:	f884 8040 	strb.w	r8, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002262:	2b04      	cmp	r3, #4
 8002264:	d0c8      	beq.n	80021f8 <HAL_I2C_Mem_Read+0x34>
        return HAL_TIMEOUT;
 8002266:	2003      	movs	r0, #3
 8002268:	e7c7      	b.n	80021fa <HAL_I2C_Mem_Read+0x36>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800226a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800226c:	b29b      	uxth	r3, r3
 800226e:	2bff      	cmp	r3, #255	; 0xff
 8002270:	4b37      	ldr	r3, [pc, #220]	; (8002350 <HAL_I2C_Mem_Read+0x18c>)
 8002272:	d944      	bls.n	80022fe <HAL_I2C_Mem_Read+0x13a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002274:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002276:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002278:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800227a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800227e:	4639      	mov	r1, r7
 8002280:	4620      	mov	r0, r4
 8002282:	f7ff fc5b 	bl	8001b3c <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002286:	9600      	str	r6, [sp, #0]
 8002288:	464b      	mov	r3, r9
 800228a:	2200      	movs	r2, #0
 800228c:	2104      	movs	r1, #4
 800228e:	4620      	mov	r0, r4
 8002290:	f7ff fc9e 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 8002294:	2800      	cmp	r0, #0
 8002296:	d1e6      	bne.n	8002266 <HAL_I2C_Mem_Read+0xa2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 8002298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800229a:	1c5a      	adds	r2, r3, #1
 800229c:	6262      	str	r2, [r4, #36]	; 0x24
 800229e:	6822      	ldr	r2, [r4, #0]
 80022a0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80022a2:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 80022a4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80022a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80022a8:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 80022aa:	3b01      	subs	r3, #1
      hi2c->XferSize--;
 80022ac:	b292      	uxth	r2, r2
      hi2c->XferCount--;
 80022ae:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 80022b0:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 80022b2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 80022b4:	b9ba      	cbnz	r2, 80022e6 <HAL_I2C_Mem_Read+0x122>
 80022b6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	b1a3      	cbz	r3, 80022e6 <HAL_I2C_Mem_Read+0x122>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022bc:	9600      	str	r6, [sp, #0]
 80022be:	464b      	mov	r3, r9
 80022c0:	2180      	movs	r1, #128	; 0x80
 80022c2:	4620      	mov	r0, r4
 80022c4:	f7ff fc84 	bl	8001bd0 <I2C_WaitOnFlagUntilTimeout>
 80022c8:	2800      	cmp	r0, #0
 80022ca:	d1cc      	bne.n	8002266 <HAL_I2C_Mem_Read+0xa2>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022cc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022ce:	b29b      	uxth	r3, r3
 80022d0:	2bff      	cmp	r3, #255	; 0xff
 80022d2:	d91c      	bls.n	800230e <HAL_I2C_Mem_Read+0x14a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022d4:	22ff      	movs	r2, #255	; 0xff
 80022d6:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80022d8:	9000      	str	r0, [sp, #0]
 80022da:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022de:	4639      	mov	r1, r7
 80022e0:	4620      	mov	r0, r4
 80022e2:	f7ff fc2b 	bl	8001b3c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 80022e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1cb      	bne.n	8002286 <HAL_I2C_Mem_Read+0xc2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022ee:	4632      	mov	r2, r6
 80022f0:	4649      	mov	r1, r9
 80022f2:	4620      	mov	r0, r4
 80022f4:	f7ff fd70 	bl	8001dd8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022f8:	b188      	cbz	r0, 800231e <HAL_I2C_Mem_Read+0x15a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022fa:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80022fc:	e7b1      	b.n	8002262 <HAL_I2C_Mem_Read+0x9e>
      hi2c->XferSize = hi2c->XferCount;
 80022fe:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002300:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8002302:	b292      	uxth	r2, r2
 8002304:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002306:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800230a:	b2d2      	uxtb	r2, r2
 800230c:	e7b7      	b.n	800227e <HAL_I2C_Mem_Read+0xba>
          hi2c->XferSize = hi2c->XferCount;
 800230e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002310:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8002312:	b292      	uxth	r2, r2
 8002314:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002316:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800231a:	b2d2      	uxtb	r2, r2
 800231c:	e7df      	b.n	80022de <HAL_I2C_Mem_Read+0x11a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	2120      	movs	r1, #32
 8002322:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002324:	685a      	ldr	r2, [r3, #4]
 8002326:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 800232a:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 800232e:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002338:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800233c:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002340:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8002344:	e759      	b.n	80021fa <HAL_I2C_Mem_Read+0x36>
    return HAL_BUSY;
 8002346:	2002      	movs	r0, #2
 8002348:	e757      	b.n	80021fa <HAL_I2C_Mem_Read+0x36>
 800234a:	bf00      	nop
 800234c:	080083bf 	.word	0x080083bf
 8002350:	80002400 	.word	0x80002400

08002354 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002354:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002356:	6802      	ldr	r2, [r0, #0]
 8002358:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>)
 800235a:	429a      	cmp	r2, r3
{
 800235c:	4604      	mov	r4, r0
 800235e:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8002360:	d003      	beq.n	800236a <HAL_I2CEx_ConfigAnalogFilter+0x16>
 8002362:	2174      	movs	r1, #116	; 0x74
 8002364:	4817      	ldr	r0, [pc, #92]	; (80023c4 <HAL_I2CEx_ConfigAnalogFilter+0x70>)
 8002366:	f003 fc2a 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 800236a:	f435 5380 	bics.w	r3, r5, #4096	; 0x1000
 800236e:	d003      	beq.n	8002378 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002370:	2175      	movs	r1, #117	; 0x75
 8002372:	4814      	ldr	r0, [pc, #80]	; (80023c4 <HAL_I2CEx_ConfigAnalogFilter+0x70>)
 8002374:	f003 fc23 	bl	8005bbe <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002378:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 800237c:	b2d2      	uxtb	r2, r2
 800237e:	2a20      	cmp	r2, #32
 8002380:	d11c      	bne.n	80023bc <HAL_I2CEx_ConfigAnalogFilter+0x68>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002382:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8002386:	2b01      	cmp	r3, #1
 8002388:	d018      	beq.n	80023bc <HAL_I2CEx_ConfigAnalogFilter+0x68>

    hi2c->State = HAL_I2C_STATE_BUSY;
 800238a:	2324      	movs	r3, #36	; 0x24
 800238c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002390:	6823      	ldr	r3, [r4, #0]
 8002392:	6819      	ldr	r1, [r3, #0]
 8002394:	f021 0101 	bic.w	r1, r1, #1
 8002398:	6019      	str	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800239a:	6819      	ldr	r1, [r3, #0]
 800239c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 80023a0:	6019      	str	r1, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80023a2:	6819      	ldr	r1, [r3, #0]
 80023a4:	430d      	orrs	r5, r1
 80023a6:	601d      	str	r5, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023a8:	6819      	ldr	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023aa:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 80023ac:	f041 0101 	orr.w	r1, r1, #1
 80023b0:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80023b2:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80023b6:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40

    return HAL_OK;
 80023ba:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 80023bc:	2002      	movs	r0, #2
  }
}
 80023be:	bd38      	pop	{r3, r4, r5, pc}
 80023c0:	40005400 	.word	0x40005400
 80023c4:	080083f7 	.word	0x080083f7

080023c8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80023c8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpreg = 0U;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80023ca:	6802      	ldr	r2, [r0, #0]
 80023cc:	4b18      	ldr	r3, [pc, #96]	; (8002430 <HAL_I2CEx_ConfigDigitalFilter+0x68>)
 80023ce:	429a      	cmp	r2, r3
{
 80023d0:	4604      	mov	r4, r0
 80023d2:	460d      	mov	r5, r1
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 80023d4:	d003      	beq.n	80023de <HAL_I2CEx_ConfigDigitalFilter+0x16>
 80023d6:	21a2      	movs	r1, #162	; 0xa2
 80023d8:	4816      	ldr	r0, [pc, #88]	; (8002434 <HAL_I2CEx_ConfigDigitalFilter+0x6c>)
 80023da:	f003 fbf0 	bl	8005bbe <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 80023de:	2d0f      	cmp	r5, #15
 80023e0:	d903      	bls.n	80023ea <HAL_I2CEx_ConfigDigitalFilter+0x22>
 80023e2:	21a3      	movs	r1, #163	; 0xa3
 80023e4:	4813      	ldr	r0, [pc, #76]	; (8002434 <HAL_I2CEx_ConfigDigitalFilter+0x6c>)
 80023e6:	f003 fbea 	bl	8005bbe <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023ea:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 80023ee:	b2d2      	uxtb	r2, r2
 80023f0:	2a20      	cmp	r2, #32
 80023f2:	d11b      	bne.n	800242c <HAL_I2CEx_ConfigDigitalFilter+0x64>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023f4:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80023f8:	2b01      	cmp	r3, #1
 80023fa:	d017      	beq.n	800242c <HAL_I2CEx_ConfigDigitalFilter+0x64>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023fc:	2324      	movs	r3, #36	; 0x24
 80023fe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002402:	6823      	ldr	r3, [r4, #0]
 8002404:	6819      	ldr	r1, [r3, #0]
 8002406:	f021 0101 	bic.w	r1, r1, #1
 800240a:	6019      	str	r1, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800240c:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800240e:	f421 6170 	bic.w	r1, r1, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002412:	ea41 2105 	orr.w	r1, r1, r5, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002416:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002418:	6819      	ldr	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800241a:	2000      	movs	r0, #0
    __HAL_I2C_ENABLE(hi2c);
 800241c:	f041 0101 	orr.w	r1, r1, #1
 8002420:	6019      	str	r1, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002422:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8002426:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40

    return HAL_OK;
 800242a:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return HAL_BUSY;
 800242c:	2002      	movs	r0, #2
  }
}
 800242e:	bd38      	pop	{r3, r4, r5, pc}
 8002430:	40005400 	.word	0x40005400
 8002434:	080083f7 	.word	0x080083f7

08002438 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002438:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800243c:	4604      	mov	r4, r0
 800243e:	b918      	cbnz	r0, 8002448 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002440:	2001      	movs	r0, #1
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8002442:	b002      	add	sp, #8
 8002444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8002448:	6803      	ldr	r3, [r0, #0]
 800244a:	b133      	cbz	r3, 800245a <HAL_RCC_OscConfig+0x22>
 800244c:	0719      	lsls	r1, r3, #28
 800244e:	d104      	bne.n	800245a <HAL_RCC_OscConfig+0x22>
 8002450:	f240 1157 	movw	r1, #343	; 0x157
 8002454:	48be      	ldr	r0, [pc, #760]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 8002456:	f003 fbb2 	bl	8005bbe <assert_failed>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800245a:	6823      	ldr	r3, [r4, #0]
 800245c:	07da      	lsls	r2, r3, #31
 800245e:	d419      	bmi.n	8002494 <HAL_RCC_OscConfig+0x5c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002460:	6823      	ldr	r3, [r4, #0]
 8002462:	079b      	lsls	r3, r3, #30
 8002464:	f100 8099 	bmi.w	800259a <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002468:	6823      	ldr	r3, [r4, #0]
 800246a:	071d      	lsls	r5, r3, #28
 800246c:	f100 811a 	bmi.w	80026a4 <HAL_RCC_OscConfig+0x26c>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002470:	6823      	ldr	r3, [r4, #0]
 8002472:	0758      	lsls	r0, r3, #29
 8002474:	f100 8172 	bmi.w	800275c <HAL_RCC_OscConfig+0x324>
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8002478:	69e3      	ldr	r3, [r4, #28]
 800247a:	2b02      	cmp	r3, #2
 800247c:	d904      	bls.n	8002488 <HAL_RCC_OscConfig+0x50>
 800247e:	f240 2146 	movw	r1, #582	; 0x246
 8002482:	48b3      	ldr	r0, [pc, #716]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 8002484:	f003 fb9b 	bl	8005bbe <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002488:	69e2      	ldr	r2, [r4, #28]
 800248a:	2a00      	cmp	r2, #0
 800248c:	f040 8204 	bne.w	8002898 <HAL_RCC_OscConfig+0x460>
  return HAL_OK;
 8002490:	2000      	movs	r0, #0
 8002492:	e7d6      	b.n	8002442 <HAL_RCC_OscConfig+0xa>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8002494:	6863      	ldr	r3, [r4, #4]
 8002496:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 800249a:	d007      	beq.n	80024ac <HAL_RCC_OscConfig+0x74>
 800249c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024a0:	d004      	beq.n	80024ac <HAL_RCC_OscConfig+0x74>
 80024a2:	f240 115d 	movw	r1, #349	; 0x15d
 80024a6:	48aa      	ldr	r0, [pc, #680]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 80024a8:	f003 fb89 	bl	8005bbe <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80024ac:	4da9      	ldr	r5, [pc, #676]	; (8002754 <HAL_RCC_OscConfig+0x31c>)
 80024ae:	686b      	ldr	r3, [r5, #4]
 80024b0:	f003 030c 	and.w	r3, r3, #12
 80024b4:	2b04      	cmp	r3, #4
 80024b6:	d007      	beq.n	80024c8 <HAL_RCC_OscConfig+0x90>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024b8:	686b      	ldr	r3, [r5, #4]
 80024ba:	f003 030c 	and.w	r3, r3, #12
 80024be:	2b08      	cmp	r3, #8
 80024c0:	d116      	bne.n	80024f0 <HAL_RCC_OscConfig+0xb8>
 80024c2:	686b      	ldr	r3, [r5, #4]
 80024c4:	03df      	lsls	r7, r3, #15
 80024c6:	d513      	bpl.n	80024f0 <HAL_RCC_OscConfig+0xb8>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80024cc:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024d0:	6829      	ldr	r1, [r5, #0]
 80024d2:	fa93 f3a3 	rbit	r3, r3
 80024d6:	fab3 f383 	clz	r3, r3
 80024da:	f003 031f 	and.w	r3, r3, #31
 80024de:	2201      	movs	r2, #1
 80024e0:	fa02 f303 	lsl.w	r3, r2, r3
 80024e4:	420b      	tst	r3, r1
 80024e6:	d0bb      	beq.n	8002460 <HAL_RCC_OscConfig+0x28>
 80024e8:	6863      	ldr	r3, [r4, #4]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1b8      	bne.n	8002460 <HAL_RCC_OscConfig+0x28>
 80024ee:	e7a7      	b.n	8002440 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024f0:	6862      	ldr	r2, [r4, #4]
 80024f2:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80024f6:	d125      	bne.n	8002544 <HAL_RCC_OscConfig+0x10c>
 80024f8:	682b      	ldr	r3, [r5, #0]
 80024fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024fe:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002500:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002502:	68a1      	ldr	r1, [r4, #8]
 8002504:	f023 030f 	bic.w	r3, r3, #15
 8002508:	430b      	orrs	r3, r1
 800250a:	62eb      	str	r3, [r5, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800250c:	b352      	cbz	r2, 8002564 <HAL_RCC_OscConfig+0x12c>
        tickstart = HAL_GetTick();
 800250e:	f7fe fb91 	bl	8000c34 <HAL_GetTick>
 8002512:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8002516:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002518:	2701      	movs	r7, #1
 800251a:	fa96 f3a6 	rbit	r3, r6
 800251e:	682a      	ldr	r2, [r5, #0]
 8002520:	fa96 f3a6 	rbit	r3, r6
 8002524:	fab3 f383 	clz	r3, r3
 8002528:	f003 031f 	and.w	r3, r3, #31
 800252c:	fa07 f303 	lsl.w	r3, r7, r3
 8002530:	4213      	tst	r3, r2
 8002532:	d195      	bne.n	8002460 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002534:	f7fe fb7e 	bl	8000c34 <HAL_GetTick>
 8002538:	eba0 0008 	sub.w	r0, r0, r8
 800253c:	2864      	cmp	r0, #100	; 0x64
 800253e:	d9ec      	bls.n	800251a <HAL_RCC_OscConfig+0xe2>
            return HAL_TIMEOUT;
 8002540:	2003      	movs	r0, #3
 8002542:	e77e      	b.n	8002442 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002544:	682b      	ldr	r3, [r5, #0]
 8002546:	b932      	cbnz	r2, 8002556 <HAL_RCC_OscConfig+0x11e>
 8002548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800254c:	602b      	str	r3, [r5, #0]
 800254e:	682b      	ldr	r3, [r5, #0]
 8002550:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002554:	e7d3      	b.n	80024fe <HAL_RCC_OscConfig+0xc6>
 8002556:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800255a:	d1f5      	bne.n	8002548 <HAL_RCC_OscConfig+0x110>
 800255c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002560:	602b      	str	r3, [r5, #0]
 8002562:	e7c9      	b.n	80024f8 <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8002564:	f7fe fb66 	bl	8000c34 <HAL_GetTick>
 8002568:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800256c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256e:	2701      	movs	r7, #1
 8002570:	fa96 f3a6 	rbit	r3, r6
 8002574:	682a      	ldr	r2, [r5, #0]
 8002576:	fa96 f3a6 	rbit	r3, r6
 800257a:	fab3 f383 	clz	r3, r3
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	fa07 f303 	lsl.w	r3, r7, r3
 8002586:	4213      	tst	r3, r2
 8002588:	f43f af6a 	beq.w	8002460 <HAL_RCC_OscConfig+0x28>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800258c:	f7fe fb52 	bl	8000c34 <HAL_GetTick>
 8002590:	eba0 0008 	sub.w	r0, r0, r8
 8002594:	2864      	cmp	r0, #100	; 0x64
 8002596:	d9eb      	bls.n	8002570 <HAL_RCC_OscConfig+0x138>
 8002598:	e7d2      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800259a:	6923      	ldr	r3, [r4, #16]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d904      	bls.n	80025aa <HAL_RCC_OscConfig+0x172>
 80025a0:	f240 1195 	movw	r1, #405	; 0x195
 80025a4:	486a      	ldr	r0, [pc, #424]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 80025a6:	f003 fb0a 	bl	8005bbe <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80025aa:	6963      	ldr	r3, [r4, #20]
 80025ac:	2b1f      	cmp	r3, #31
 80025ae:	d904      	bls.n	80025ba <HAL_RCC_OscConfig+0x182>
 80025b0:	f44f 71cb 	mov.w	r1, #406	; 0x196
 80025b4:	4866      	ldr	r0, [pc, #408]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 80025b6:	f003 fb02 	bl	8005bbe <assert_failed>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80025ba:	4d66      	ldr	r5, [pc, #408]	; (8002754 <HAL_RCC_OscConfig+0x31c>)
 80025bc:	686b      	ldr	r3, [r5, #4]
 80025be:	f013 0f0c 	tst.w	r3, #12
 80025c2:	d007      	beq.n	80025d4 <HAL_RCC_OscConfig+0x19c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80025c4:	686b      	ldr	r3, [r5, #4]
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	2b08      	cmp	r3, #8
 80025cc:	d122      	bne.n	8002614 <HAL_RCC_OscConfig+0x1dc>
 80025ce:	686b      	ldr	r3, [r5, #4]
 80025d0:	03de      	lsls	r6, r3, #15
 80025d2:	d41f      	bmi.n	8002614 <HAL_RCC_OscConfig+0x1dc>
 80025d4:	2302      	movs	r3, #2
 80025d6:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025da:	6829      	ldr	r1, [r5, #0]
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	fab3 f383 	clz	r3, r3
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	2201      	movs	r2, #1
 80025ea:	fa02 f303 	lsl.w	r3, r2, r3
 80025ee:	420b      	tst	r3, r1
 80025f0:	d003      	beq.n	80025fa <HAL_RCC_OscConfig+0x1c2>
 80025f2:	6923      	ldr	r3, [r4, #16]
 80025f4:	4293      	cmp	r3, r2
 80025f6:	f47f af23 	bne.w	8002440 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025fa:	6829      	ldr	r1, [r5, #0]
 80025fc:	23f8      	movs	r3, #248	; 0xf8
 80025fe:	fa93 f3a3 	rbit	r3, r3
 8002602:	fab3 f283 	clz	r2, r3
 8002606:	6963      	ldr	r3, [r4, #20]
 8002608:	4093      	lsls	r3, r2
 800260a:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800260e:	4313      	orrs	r3, r2
 8002610:	602b      	str	r3, [r5, #0]
 8002612:	e729      	b.n	8002468 <HAL_RCC_OscConfig+0x30>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002614:	6922      	ldr	r2, [r4, #16]
 8002616:	2601      	movs	r6, #1
 8002618:	b30a      	cbz	r2, 800265e <HAL_RCC_OscConfig+0x226>
 800261a:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 800261e:	fab3 f383 	clz	r3, r3
 8002622:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002626:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800262a:	009b      	lsls	r3, r3, #2
 800262c:	2702      	movs	r7, #2
 800262e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002630:	f7fe fb00 	bl	8000c34 <HAL_GetTick>
 8002634:	4680      	mov	r8, r0
 8002636:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263a:	682a      	ldr	r2, [r5, #0]
 800263c:	fa97 f3a7 	rbit	r3, r7
 8002640:	fab3 f383 	clz	r3, r3
 8002644:	f003 031f 	and.w	r3, r3, #31
 8002648:	fa06 f303 	lsl.w	r3, r6, r3
 800264c:	4213      	tst	r3, r2
 800264e:	d1d4      	bne.n	80025fa <HAL_RCC_OscConfig+0x1c2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002650:	f7fe faf0 	bl	8000c34 <HAL_GetTick>
 8002654:	eba0 0008 	sub.w	r0, r0, r8
 8002658:	2802      	cmp	r0, #2
 800265a:	d9ec      	bls.n	8002636 <HAL_RCC_OscConfig+0x1fe>
 800265c:	e770      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 800265e:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8002662:	fab3 f383 	clz	r3, r3
 8002666:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800266a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	2702      	movs	r7, #2
 8002672:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002674:	f7fe fade 	bl	8000c34 <HAL_GetTick>
 8002678:	4680      	mov	r8, r0
 800267a:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	682a      	ldr	r2, [r5, #0]
 8002680:	fa97 f3a7 	rbit	r3, r7
 8002684:	fab3 f383 	clz	r3, r3
 8002688:	f003 031f 	and.w	r3, r3, #31
 800268c:	fa06 f303 	lsl.w	r3, r6, r3
 8002690:	4213      	tst	r3, r2
 8002692:	f43f aee9 	beq.w	8002468 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002696:	f7fe facd 	bl	8000c34 <HAL_GetTick>
 800269a:	eba0 0008 	sub.w	r0, r0, r8
 800269e:	2802      	cmp	r0, #2
 80026a0:	d9eb      	bls.n	800267a <HAL_RCC_OscConfig+0x242>
 80026a2:	e74d      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80026a4:	69a3      	ldr	r3, [r4, #24]
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d904      	bls.n	80026b4 <HAL_RCC_OscConfig+0x27c>
 80026aa:	f44f 71eb 	mov.w	r1, #470	; 0x1d6
 80026ae:	4828      	ldr	r0, [pc, #160]	; (8002750 <HAL_RCC_OscConfig+0x318>)
 80026b0:	f003 fa85 	bl	8005bbe <assert_failed>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026b4:	69a2      	ldr	r2, [r4, #24]
 80026b6:	4e27      	ldr	r6, [pc, #156]	; (8002754 <HAL_RCC_OscConfig+0x31c>)
 80026b8:	4927      	ldr	r1, [pc, #156]	; (8002758 <HAL_RCC_OscConfig+0x320>)
 80026ba:	2501      	movs	r5, #1
 80026bc:	b31a      	cbz	r2, 8002706 <HAL_RCC_OscConfig+0x2ce>
 80026be:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_ENABLE();
 80026c2:	fab3 f383 	clz	r3, r3
 80026c6:	440b      	add	r3, r1
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	2702      	movs	r7, #2
 80026cc:	601d      	str	r5, [r3, #0]
      tickstart = HAL_GetTick();
 80026ce:	f7fe fab1 	bl	8000c34 <HAL_GetTick>
 80026d2:	4680      	mov	r8, r0
 80026d4:	fa97 f3a7 	rbit	r3, r7
 80026d8:	fa97 f3a7 	rbit	r3, r7
 80026dc:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80026e2:	fa97 f3a7 	rbit	r3, r7
 80026e6:	fab3 f383 	clz	r3, r3
 80026ea:	f003 031f 	and.w	r3, r3, #31
 80026ee:	fa05 f303 	lsl.w	r3, r5, r3
 80026f2:	4213      	tst	r3, r2
 80026f4:	f47f aebc 	bne.w	8002470 <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026f8:	f7fe fa9c 	bl	8000c34 <HAL_GetTick>
 80026fc:	eba0 0008 	sub.w	r0, r0, r8
 8002700:	2802      	cmp	r0, #2
 8002702:	d9e7      	bls.n	80026d4 <HAL_RCC_OscConfig+0x29c>
 8002704:	e71c      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 8002706:	fa95 f3a5 	rbit	r3, r5
      __HAL_RCC_LSI_DISABLE();
 800270a:	fab3 f383 	clz	r3, r3
 800270e:	440b      	add	r3, r1
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	2702      	movs	r7, #2
 8002714:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002716:	f7fe fa8d 	bl	8000c34 <HAL_GetTick>
 800271a:	4680      	mov	r8, r0
 800271c:	fa97 f3a7 	rbit	r3, r7
 8002720:	fa97 f3a7 	rbit	r3, r7
 8002724:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002728:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800272a:	fa97 f3a7 	rbit	r3, r7
 800272e:	fab3 f383 	clz	r3, r3
 8002732:	f003 031f 	and.w	r3, r3, #31
 8002736:	fa05 f303 	lsl.w	r3, r5, r3
 800273a:	4213      	tst	r3, r2
 800273c:	f43f ae98 	beq.w	8002470 <HAL_RCC_OscConfig+0x38>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002740:	f7fe fa78 	bl	8000c34 <HAL_GetTick>
 8002744:	eba0 0008 	sub.w	r0, r0, r8
 8002748:	2802      	cmp	r0, #2
 800274a:	d9e7      	bls.n	800271c <HAL_RCC_OscConfig+0x2e4>
 800274c:	e6f8      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 800274e:	bf00      	nop
 8002750:	08008432 	.word	0x08008432
 8002754:	40021000 	.word	0x40021000
 8002758:	10908120 	.word	0x10908120
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 800275c:	68e3      	ldr	r3, [r4, #12]
 800275e:	2b01      	cmp	r3, #1
 8002760:	d906      	bls.n	8002770 <HAL_RCC_OscConfig+0x338>
 8002762:	2b05      	cmp	r3, #5
 8002764:	d004      	beq.n	8002770 <HAL_RCC_OscConfig+0x338>
 8002766:	f240 2102 	movw	r1, #514	; 0x202
 800276a:	489e      	ldr	r0, [pc, #632]	; (80029e4 <HAL_RCC_OscConfig+0x5ac>)
 800276c:	f003 fa27 	bl	8005bbe <assert_failed>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002770:	4d9d      	ldr	r5, [pc, #628]	; (80029e8 <HAL_RCC_OscConfig+0x5b0>)
 8002772:	69eb      	ldr	r3, [r5, #28]
 8002774:	00d9      	lsls	r1, r3, #3
 8002776:	d434      	bmi.n	80027e2 <HAL_RCC_OscConfig+0x3aa>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002778:	69eb      	ldr	r3, [r5, #28]
 800277a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800277e:	61eb      	str	r3, [r5, #28]
 8002780:	69eb      	ldr	r3, [r5, #28]
 8002782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002786:	9301      	str	r3, [sp, #4]
 8002788:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800278a:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800278c:	4f97      	ldr	r7, [pc, #604]	; (80029ec <HAL_RCC_OscConfig+0x5b4>)
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	05da      	lsls	r2, r3, #23
 8002792:	d528      	bpl.n	80027e6 <HAL_RCC_OscConfig+0x3ae>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002794:	68e3      	ldr	r3, [r4, #12]
 8002796:	2b01      	cmp	r3, #1
 8002798:	d136      	bne.n	8002808 <HAL_RCC_OscConfig+0x3d0>
 800279a:	6a2b      	ldr	r3, [r5, #32]
 800279c:	f043 0301 	orr.w	r3, r3, #1
 80027a0:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80027a2:	f7fe fa47 	bl	8000c34 <HAL_GetTick>
 80027a6:	2702      	movs	r7, #2
 80027a8:	4682      	mov	sl, r0
 80027aa:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027ac:	f04f 0801 	mov.w	r8, #1
 80027b0:	fa97 f3a7 	rbit	r3, r7
 80027b4:	fa97 f3a7 	rbit	r3, r7
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d065      	beq.n	8002888 <HAL_RCC_OscConfig+0x450>
 80027bc:	6a2a      	ldr	r2, [r5, #32]
 80027be:	fa99 f3a9 	rbit	r3, r9
 80027c2:	fab3 f383 	clz	r3, r3
 80027c6:	f003 031f 	and.w	r3, r3, #31
 80027ca:	fa08 f303 	lsl.w	r3, r8, r3
 80027ce:	4213      	tst	r3, r2
 80027d0:	d051      	beq.n	8002876 <HAL_RCC_OscConfig+0x43e>
    if(pwrclkchanged == SET)
 80027d2:	2e00      	cmp	r6, #0
 80027d4:	f43f ae50 	beq.w	8002478 <HAL_RCC_OscConfig+0x40>
      __HAL_RCC_PWR_CLK_DISABLE();
 80027d8:	69eb      	ldr	r3, [r5, #28]
 80027da:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027de:	61eb      	str	r3, [r5, #28]
 80027e0:	e64a      	b.n	8002478 <HAL_RCC_OscConfig+0x40>
    FlagStatus       pwrclkchanged = RESET;
 80027e2:	2600      	movs	r6, #0
 80027e4:	e7d2      	b.n	800278c <HAL_RCC_OscConfig+0x354>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ec:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80027ee:	f7fe fa21 	bl	8000c34 <HAL_GetTick>
 80027f2:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	05db      	lsls	r3, r3, #23
 80027f8:	d4cc      	bmi.n	8002794 <HAL_RCC_OscConfig+0x35c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027fa:	f7fe fa1b 	bl	8000c34 <HAL_GetTick>
 80027fe:	eba0 0008 	sub.w	r0, r0, r8
 8002802:	2864      	cmp	r0, #100	; 0x64
 8002804:	d9f6      	bls.n	80027f4 <HAL_RCC_OscConfig+0x3bc>
 8002806:	e69b      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002808:	bb3b      	cbnz	r3, 800285a <HAL_RCC_OscConfig+0x422>
 800280a:	6a2b      	ldr	r3, [r5, #32]
 800280c:	f023 0301 	bic.w	r3, r3, #1
 8002810:	622b      	str	r3, [r5, #32]
 8002812:	6a2b      	ldr	r3, [r5, #32]
 8002814:	f023 0304 	bic.w	r3, r3, #4
 8002818:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800281a:	f7fe fa0b 	bl	8000c34 <HAL_GetTick>
 800281e:	2702      	movs	r7, #2
 8002820:	4682      	mov	sl, r0
 8002822:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002824:	f04f 0801 	mov.w	r8, #1
 8002828:	fa97 f3a7 	rbit	r3, r7
 800282c:	fa97 f3a7 	rbit	r3, r7
 8002830:	b373      	cbz	r3, 8002890 <HAL_RCC_OscConfig+0x458>
 8002832:	6a2a      	ldr	r2, [r5, #32]
 8002834:	fa99 f3a9 	rbit	r3, r9
 8002838:	fab3 f383 	clz	r3, r3
 800283c:	f003 031f 	and.w	r3, r3, #31
 8002840:	fa08 f303 	lsl.w	r3, r8, r3
 8002844:	4213      	tst	r3, r2
 8002846:	d0c4      	beq.n	80027d2 <HAL_RCC_OscConfig+0x39a>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002848:	f7fe f9f4 	bl	8000c34 <HAL_GetTick>
 800284c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002850:	eba0 000a 	sub.w	r0, r0, sl
 8002854:	4298      	cmp	r0, r3
 8002856:	d9e7      	bls.n	8002828 <HAL_RCC_OscConfig+0x3f0>
 8002858:	e672      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800285a:	2b05      	cmp	r3, #5
 800285c:	6a2b      	ldr	r3, [r5, #32]
 800285e:	d103      	bne.n	8002868 <HAL_RCC_OscConfig+0x430>
 8002860:	f043 0304 	orr.w	r3, r3, #4
 8002864:	622b      	str	r3, [r5, #32]
 8002866:	e798      	b.n	800279a <HAL_RCC_OscConfig+0x362>
 8002868:	f023 0301 	bic.w	r3, r3, #1
 800286c:	622b      	str	r3, [r5, #32]
 800286e:	6a2b      	ldr	r3, [r5, #32]
 8002870:	f023 0304 	bic.w	r3, r3, #4
 8002874:	e794      	b.n	80027a0 <HAL_RCC_OscConfig+0x368>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002876:	f7fe f9dd 	bl	8000c34 <HAL_GetTick>
 800287a:	f241 3388 	movw	r3, #5000	; 0x1388
 800287e:	eba0 000a 	sub.w	r0, r0, sl
 8002882:	4298      	cmp	r0, r3
 8002884:	d994      	bls.n	80027b0 <HAL_RCC_OscConfig+0x378>
 8002886:	e65b      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 8002888:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800288c:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800288e:	e796      	b.n	80027be <HAL_RCC_OscConfig+0x386>
 8002890:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002894:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002896:	e7cd      	b.n	8002834 <HAL_RCC_OscConfig+0x3fc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002898:	4d53      	ldr	r5, [pc, #332]	; (80029e8 <HAL_RCC_OscConfig+0x5b0>)
 800289a:	686b      	ldr	r3, [r5, #4]
 800289c:	f003 030c 	and.w	r3, r3, #12
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	f43f adcd 	beq.w	8002440 <HAL_RCC_OscConfig+0x8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a6:	2a02      	cmp	r2, #2
 80028a8:	d174      	bne.n	8002994 <HAL_RCC_OscConfig+0x55c>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80028aa:	6a23      	ldr	r3, [r4, #32]
 80028ac:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 80028b0:	d004      	beq.n	80028bc <HAL_RCC_OscConfig+0x484>
 80028b2:	f240 214f 	movw	r1, #591	; 0x24f
 80028b6:	484b      	ldr	r0, [pc, #300]	; (80029e4 <HAL_RCC_OscConfig+0x5ac>)
 80028b8:	f003 f981 	bl	8005bbe <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80028bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80028be:	f433 2240 	bics.w	r2, r3, #786432	; 0xc0000
 80028c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80028c6:	d010      	beq.n	80028ea <HAL_RCC_OscConfig+0x4b2>
 80028c8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80028cc:	d00d      	beq.n	80028ea <HAL_RCC_OscConfig+0x4b2>
 80028ce:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80028d2:	d00a      	beq.n	80028ea <HAL_RCC_OscConfig+0x4b2>
 80028d4:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 80028d8:	d007      	beq.n	80028ea <HAL_RCC_OscConfig+0x4b2>
 80028da:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 80028de:	d004      	beq.n	80028ea <HAL_RCC_OscConfig+0x4b2>
 80028e0:	f44f 7114 	mov.w	r1, #592	; 0x250
 80028e4:	483f      	ldr	r0, [pc, #252]	; (80029e4 <HAL_RCC_OscConfig+0x5ac>)
 80028e6:	f003 f96a 	bl	8005bbe <assert_failed>
 80028ea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028ee:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 80028f2:	fab3 f383 	clz	r3, r3
 80028f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80028fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002904:	f7fe f996 	bl	8000c34 <HAL_GetTick>
 8002908:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 800290c:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800290e:	2601      	movs	r6, #1
 8002910:	fa97 f3a7 	rbit	r3, r7
 8002914:	682a      	ldr	r2, [r5, #0]
 8002916:	fa97 f3a7 	rbit	r3, r7
 800291a:	fab3 f383 	clz	r3, r3
 800291e:	f003 031f 	and.w	r3, r3, #31
 8002922:	fa06 f303 	lsl.w	r3, r6, r3
 8002926:	4213      	tst	r3, r2
 8002928:	d12d      	bne.n	8002986 <HAL_RCC_OscConfig+0x54e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800292a:	686a      	ldr	r2, [r5, #4]
 800292c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800292e:	6a21      	ldr	r1, [r4, #32]
 8002930:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002934:	430b      	orrs	r3, r1
 8002936:	4313      	orrs	r3, r2
 8002938:	606b      	str	r3, [r5, #4]
 800293a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800293e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800294a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 8002954:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8002956:	f7fe f96d 	bl	8000c34 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800295a:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 800295c:	4607      	mov	r7, r0
 800295e:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002962:	682a      	ldr	r2, [r5, #0]
 8002964:	fa94 f3a4 	rbit	r3, r4
 8002968:	fab3 f383 	clz	r3, r3
 800296c:	f003 031f 	and.w	r3, r3, #31
 8002970:	fa06 f303 	lsl.w	r3, r6, r3
 8002974:	4213      	tst	r3, r2
 8002976:	f47f ad8b 	bne.w	8002490 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800297a:	f7fe f95b 	bl	8000c34 <HAL_GetTick>
 800297e:	1bc0      	subs	r0, r0, r7
 8002980:	2802      	cmp	r0, #2
 8002982:	d9ec      	bls.n	800295e <HAL_RCC_OscConfig+0x526>
 8002984:	e5dc      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002986:	f7fe f955 	bl	8000c34 <HAL_GetTick>
 800298a:	eba0 0008 	sub.w	r0, r0, r8
 800298e:	2802      	cmp	r0, #2
 8002990:	d9be      	bls.n	8002910 <HAL_RCC_OscConfig+0x4d8>
 8002992:	e5d5      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 8002994:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002998:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 800299c:	fab3 f383 	clz	r3, r3
 80029a0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80029a4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	2200      	movs	r2, #0
 80029ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80029ae:	f7fe f941 	bl	8000c34 <HAL_GetTick>
 80029b2:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80029b6:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029b8:	2601      	movs	r6, #1
 80029ba:	fa94 f3a4 	rbit	r3, r4
 80029be:	682a      	ldr	r2, [r5, #0]
 80029c0:	fa94 f3a4 	rbit	r3, r4
 80029c4:	fab3 f383 	clz	r3, r3
 80029c8:	f003 031f 	and.w	r3, r3, #31
 80029cc:	fa06 f303 	lsl.w	r3, r6, r3
 80029d0:	4213      	tst	r3, r2
 80029d2:	f43f ad5d 	beq.w	8002490 <HAL_RCC_OscConfig+0x58>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029d6:	f7fe f92d 	bl	8000c34 <HAL_GetTick>
 80029da:	1bc0      	subs	r0, r0, r7
 80029dc:	2802      	cmp	r0, #2
 80029de:	d9ec      	bls.n	80029ba <HAL_RCC_OscConfig+0x582>
 80029e0:	e5ae      	b.n	8002540 <HAL_RCC_OscConfig+0x108>
 80029e2:	bf00      	nop
 80029e4:	08008432 	.word	0x08008432
 80029e8:	40021000 	.word	0x40021000
 80029ec:	40007000 	.word	0x40007000

080029f0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f0:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 80029f2:	4c13      	ldr	r4, [pc, #76]	; (8002a40 <HAL_RCC_GetSysClockFreq+0x50>)
 80029f4:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029f6:	f001 030c 	and.w	r3, r1, #12
 80029fa:	2b08      	cmp	r3, #8
 80029fc:	d11e      	bne.n	8002a3c <HAL_RCC_GetSysClockFreq+0x4c>
 80029fe:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002a02:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002a06:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8002a0a:	fab3 f383 	clz	r3, r3
 8002a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a12:	4a0c      	ldr	r2, [pc, #48]	; (8002a44 <HAL_RCC_GetSysClockFreq+0x54>)
 8002a14:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002a16:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002a18:	220f      	movs	r2, #15
 8002a1a:	fa92 f2a2 	rbit	r2, r2
 8002a1e:	fab2 f282 	clz	r2, r2
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	40d3      	lsrs	r3, r2
 8002a28:	4a07      	ldr	r2, [pc, #28]	; (8002a48 <HAL_RCC_GetSysClockFreq+0x58>)
 8002a2a:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002a2c:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002a2e:	bf4a      	itet	mi
 8002a30:	4b06      	ldrmi	r3, [pc, #24]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002a32:	4b07      	ldrpl	r3, [pc, #28]	; (8002a50 <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002a34:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002a38:	4358      	muls	r0, r3
 8002a3a:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8002a3c:	4803      	ldr	r0, [pc, #12]	; (8002a4c <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002a3e:	bd10      	pop	{r4, pc}
 8002a40:	40021000 	.word	0x40021000
 8002a44:	0800846a 	.word	0x0800846a
 8002a48:	0800847a 	.word	0x0800847a
 8002a4c:	007a1200 	.word	0x007a1200
 8002a50:	003d0900 	.word	0x003d0900

08002a54 <HAL_RCC_ClockConfig>:
{
 8002a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002a58:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	b910      	cbnz	r0, 8002a64 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002a5e:	2001      	movs	r0, #1
 8002a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002a64:	6803      	ldr	r3, [r0, #0]
 8002a66:	0718      	lsls	r0, r3, #28
 8002a68:	d104      	bne.n	8002a74 <HAL_RCC_ClockConfig+0x20>
 8002a6a:	f240 21ba 	movw	r1, #698	; 0x2ba
 8002a6e:	4875      	ldr	r0, [pc, #468]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a70:	f003 f8a5 	bl	8005bbe <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002a74:	2d02      	cmp	r5, #2
 8002a76:	d904      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x2e>
 8002a78:	f240 21bb 	movw	r1, #699	; 0x2bb
 8002a7c:	4871      	ldr	r0, [pc, #452]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002a7e:	f003 f89e 	bl	8005bbe <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a82:	4a71      	ldr	r2, [pc, #452]	; (8002c48 <HAL_RCC_ClockConfig+0x1f4>)
 8002a84:	6813      	ldr	r3, [r2, #0]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	429d      	cmp	r5, r3
 8002a8c:	d843      	bhi.n	8002b16 <HAL_RCC_ClockConfig+0xc2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a8e:	6823      	ldr	r3, [r4, #0]
 8002a90:	0799      	lsls	r1, r3, #30
 8002a92:	d44b      	bmi.n	8002b2c <HAL_RCC_ClockConfig+0xd8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a94:	6823      	ldr	r3, [r4, #0]
 8002a96:	07da      	lsls	r2, r3, #31
 8002a98:	d467      	bmi.n	8002b6a <HAL_RCC_ClockConfig+0x116>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a9a:	4a6b      	ldr	r2, [pc, #428]	; (8002c48 <HAL_RCC_ClockConfig+0x1f4>)
 8002a9c:	6813      	ldr	r3, [r2, #0]
 8002a9e:	f003 0307 	and.w	r3, r3, #7
 8002aa2:	429d      	cmp	r5, r3
 8002aa4:	f0c0 80aa 	bcc.w	8002bfc <HAL_RCC_ClockConfig+0x1a8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002aa8:	6823      	ldr	r3, [r4, #0]
 8002aaa:	4d68      	ldr	r5, [pc, #416]	; (8002c4c <HAL_RCC_ClockConfig+0x1f8>)
 8002aac:	f013 0f04 	tst.w	r3, #4
 8002ab0:	f040 80b0 	bne.w	8002c14 <HAL_RCC_ClockConfig+0x1c0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	071b      	lsls	r3, r3, #28
 8002ab8:	d517      	bpl.n	8002aea <HAL_RCC_ClockConfig+0x96>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002aba:	6923      	ldr	r3, [r4, #16]
 8002abc:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8002ac0:	d00c      	beq.n	8002adc <HAL_RCC_ClockConfig+0x88>
 8002ac2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002ac6:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8002aca:	d007      	beq.n	8002adc <HAL_RCC_ClockConfig+0x88>
 8002acc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002ad0:	d004      	beq.n	8002adc <HAL_RCC_ClockConfig+0x88>
 8002ad2:	f44f 7147 	mov.w	r1, #796	; 0x31c
 8002ad6:	485b      	ldr	r0, [pc, #364]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002ad8:	f003 f871 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002adc:	686b      	ldr	r3, [r5, #4]
 8002ade:	6922      	ldr	r2, [r4, #16]
 8002ae0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002ae4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ae8:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002aea:	f7ff ff81 	bl	80029f0 <HAL_RCC_GetSysClockFreq>
 8002aee:	686b      	ldr	r3, [r5, #4]
 8002af0:	22f0      	movs	r2, #240	; 0xf0
 8002af2:	fa92 f2a2 	rbit	r2, r2
 8002af6:	fab2 f282 	clz	r2, r2
 8002afa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002afe:	40d3      	lsrs	r3, r2
 8002b00:	4a53      	ldr	r2, [pc, #332]	; (8002c50 <HAL_RCC_ClockConfig+0x1fc>)
 8002b02:	5cd3      	ldrb	r3, [r2, r3]
 8002b04:	40d8      	lsrs	r0, r3
 8002b06:	4b53      	ldr	r3, [pc, #332]	; (8002c54 <HAL_RCC_ClockConfig+0x200>)
 8002b08:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b0a:	2000      	movs	r0, #0
 8002b0c:	f7fe f850 	bl	8000bb0 <HAL_InitTick>
  return HAL_OK;
 8002b10:	2000      	movs	r0, #0
 8002b12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b16:	6813      	ldr	r3, [r2, #0]
 8002b18:	f023 0307 	bic.w	r3, r3, #7
 8002b1c:	432b      	orrs	r3, r5
 8002b1e:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b20:	6813      	ldr	r3, [r2, #0]
 8002b22:	f003 0307 	and.w	r3, r3, #7
 8002b26:	429d      	cmp	r5, r3
 8002b28:	d199      	bne.n	8002a5e <HAL_RCC_ClockConfig+0xa>
 8002b2a:	e7b0      	b.n	8002a8e <HAL_RCC_ClockConfig+0x3a>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002b2c:	68a3      	ldr	r3, [r4, #8]
 8002b2e:	f033 0280 	bics.w	r2, r3, #128	; 0x80
 8002b32:	d012      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x106>
 8002b34:	f023 0220 	bic.w	r2, r3, #32
 8002b38:	2a90      	cmp	r2, #144	; 0x90
 8002b3a:	d00e      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x106>
 8002b3c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002b40:	2aa0      	cmp	r2, #160	; 0xa0
 8002b42:	d00a      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x106>
 8002b44:	f023 0210 	bic.w	r2, r3, #16
 8002b48:	2ac0      	cmp	r2, #192	; 0xc0
 8002b4a:	d006      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x106>
 8002b4c:	2bf0      	cmp	r3, #240	; 0xf0
 8002b4e:	d004      	beq.n	8002b5a <HAL_RCC_ClockConfig+0x106>
 8002b50:	f240 21d2 	movw	r1, #722	; 0x2d2
 8002b54:	483b      	ldr	r0, [pc, #236]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002b56:	f003 f832 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b5a:	4a3c      	ldr	r2, [pc, #240]	; (8002c4c <HAL_RCC_ClockConfig+0x1f8>)
 8002b5c:	68a1      	ldr	r1, [r4, #8]
 8002b5e:	6853      	ldr	r3, [r2, #4]
 8002b60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b64:	430b      	orrs	r3, r1
 8002b66:	6053      	str	r3, [r2, #4]
 8002b68:	e794      	b.n	8002a94 <HAL_RCC_ClockConfig+0x40>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002b6a:	6863      	ldr	r3, [r4, #4]
 8002b6c:	2b02      	cmp	r3, #2
 8002b6e:	d904      	bls.n	8002b7a <HAL_RCC_ClockConfig+0x126>
 8002b70:	f240 21d9 	movw	r1, #729	; 0x2d9
 8002b74:	4833      	ldr	r0, [pc, #204]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002b76:	f003 f822 	bl	8005bbe <assert_failed>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b7a:	6862      	ldr	r2, [r4, #4]
 8002b7c:	4e33      	ldr	r6, [pc, #204]	; (8002c4c <HAL_RCC_ClockConfig+0x1f8>)
 8002b7e:	2a01      	cmp	r2, #1
 8002b80:	d129      	bne.n	8002bd6 <HAL_RCC_ClockConfig+0x182>
 8002b82:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002b86:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b8a:	6831      	ldr	r1, [r6, #0]
 8002b8c:	fa93 f3a3 	rbit	r3, r3
 8002b90:	fab3 f383 	clz	r3, r3
 8002b94:	f003 031f 	and.w	r3, r3, #31
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9e:	f43f af5e 	beq.w	8002a5e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba2:	6873      	ldr	r3, [r6, #4]
 8002ba4:	f023 0303 	bic.w	r3, r3, #3
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	6072      	str	r2, [r6, #4]
    tickstart = HAL_GetTick();
 8002bac:	f7fe f842 	bl	8000c34 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bb0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002bb4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bb6:	6873      	ldr	r3, [r6, #4]
 8002bb8:	6862      	ldr	r2, [r4, #4]
 8002bba:	f003 030c 	and.w	r3, r3, #12
 8002bbe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002bc2:	f43f af6a 	beq.w	8002a9a <HAL_RCC_ClockConfig+0x46>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bc6:	f7fe f835 	bl	8000c34 <HAL_GetTick>
 8002bca:	1bc0      	subs	r0, r0, r7
 8002bcc:	4540      	cmp	r0, r8
 8002bce:	d9f2      	bls.n	8002bb6 <HAL_RCC_ClockConfig+0x162>
        return HAL_TIMEOUT;
 8002bd0:	2003      	movs	r0, #3
}
 8002bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002bd6:	2a02      	cmp	r2, #2
 8002bd8:	bf0c      	ite	eq
 8002bda:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002bde:	2302      	movne	r3, #2
 8002be0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002be4:	6830      	ldr	r0, [r6, #0]
 8002be6:	fa93 f3a3 	rbit	r3, r3
 8002bea:	fab3 f383 	clz	r3, r3
 8002bee:	f003 031f 	and.w	r3, r3, #31
 8002bf2:	2101      	movs	r1, #1
 8002bf4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bf8:	4203      	tst	r3, r0
 8002bfa:	e7d0      	b.n	8002b9e <HAL_RCC_ClockConfig+0x14a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bfc:	6813      	ldr	r3, [r2, #0]
 8002bfe:	f023 0307 	bic.w	r3, r3, #7
 8002c02:	432b      	orrs	r3, r5
 8002c04:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c06:	6813      	ldr	r3, [r2, #0]
 8002c08:	f003 0307 	and.w	r3, r3, #7
 8002c0c:	429d      	cmp	r5, r3
 8002c0e:	f47f af26 	bne.w	8002a5e <HAL_RCC_ClockConfig+0xa>
 8002c12:	e749      	b.n	8002aa8 <HAL_RCC_ClockConfig+0x54>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002c14:	68e3      	ldr	r3, [r4, #12]
 8002c16:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8002c1a:	d00c      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x1e2>
 8002c1c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8002c20:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8002c24:	d007      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x1e2>
 8002c26:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8002c2a:	d004      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x1e2>
 8002c2c:	f240 3115 	movw	r1, #789	; 0x315
 8002c30:	4804      	ldr	r0, [pc, #16]	; (8002c44 <HAL_RCC_ClockConfig+0x1f0>)
 8002c32:	f002 ffc4 	bl	8005bbe <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c36:	686b      	ldr	r3, [r5, #4]
 8002c38:	68e2      	ldr	r2, [r4, #12]
 8002c3a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c3e:	4313      	orrs	r3, r2
 8002c40:	606b      	str	r3, [r5, #4]
 8002c42:	e737      	b.n	8002ab4 <HAL_RCC_ClockConfig+0x60>
 8002c44:	08008432 	.word	0x08008432
 8002c48:	40022000 	.word	0x40022000
 8002c4c:	40021000 	.word	0x40021000
 8002c50:	0800858f 	.word	0x0800858f
 8002c54:	2000001c 	.word	0x2000001c

08002c58 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002c58:	4b01      	ldr	r3, [pc, #4]	; (8002c60 <HAL_RCC_GetHCLKFreq+0x8>)
 8002c5a:	6818      	ldr	r0, [r3, #0]
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	2000001c 	.word	0x2000001c

08002c64 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002c64:	4b08      	ldr	r3, [pc, #32]	; (8002c88 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c66:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	fa92 f2a2 	rbit	r2, r2
 8002c70:	fab2 f282 	clz	r2, r2
 8002c74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002c78:	40d3      	lsrs	r3, r2
 8002c7a:	4a04      	ldr	r2, [pc, #16]	; (8002c8c <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c7c:	5cd3      	ldrb	r3, [r2, r3]
 8002c7e:	4a04      	ldr	r2, [pc, #16]	; (8002c90 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002c80:	6810      	ldr	r0, [r2, #0]
}    
 8002c82:	40d8      	lsrs	r0, r3
 8002c84:	4770      	bx	lr
 8002c86:	bf00      	nop
 8002c88:	40021000 	.word	0x40021000
 8002c8c:	0800859f 	.word	0x0800859f
 8002c90:	2000001c 	.word	0x2000001c

08002c94 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002c94:	4b08      	ldr	r3, [pc, #32]	; (8002cb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c96:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	fa92 f2a2 	rbit	r2, r2
 8002ca0:	fab2 f282 	clz	r2, r2
 8002ca4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002ca8:	40d3      	lsrs	r3, r2
 8002caa:	4a04      	ldr	r2, [pc, #16]	; (8002cbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8002cac:	5cd3      	ldrb	r3, [r2, r3]
 8002cae:	4a04      	ldr	r2, [pc, #16]	; (8002cc0 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002cb0:	6810      	ldr	r0, [r2, #0]
} 
 8002cb2:	40d8      	lsrs	r0, r3
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	40021000 	.word	0x40021000
 8002cbc:	0800859f 	.word	0x0800859f
 8002cc0:	2000001c 	.word	0x2000001c

08002cc4 <HAL_RCCEx_PeriphCLKConfig>:
{
  uint32_t tickstart = 0U;
  uint32_t temp_reg = 0U;
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002cc4:	6802      	ldr	r2, [r0, #0]
 8002cc6:	4b85      	ldr	r3, [pc, #532]	; (8002edc <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002cc8:	429a      	cmp	r2, r3
{
 8002cca:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cce:	4604      	mov	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002cd0:	d903      	bls.n	8002cda <HAL_RCCEx_PeriphCLKConfig+0x16>
 8002cd2:	217d      	movs	r1, #125	; 0x7d
 8002cd4:	4882      	ldr	r0, [pc, #520]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002cd6:	f002 ff72 	bl	8005bbe <assert_failed>
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cda:	6823      	ldr	r3, [r4, #0]
 8002cdc:	03dd      	lsls	r5, r3, #15
 8002cde:	d52b      	bpl.n	8002d38 <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8002ce0:	6863      	ldr	r3, [r4, #4]
 8002ce2:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8002ce6:	d003      	beq.n	8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
 8002ce8:	2183      	movs	r1, #131	; 0x83
 8002cea:	487d      	ldr	r0, [pc, #500]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002cec:	f002 ff67 	bl	8005bbe <assert_failed>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cf0:	4d7c      	ldr	r5, [pc, #496]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002cf2:	69eb      	ldr	r3, [r5, #28]
 8002cf4:	00d8      	lsls	r0, r3, #3
 8002cf6:	f100 8095 	bmi.w	8002e24 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cfa:	69eb      	ldr	r3, [r5, #28]
 8002cfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d00:	61eb      	str	r3, [r5, #28]
 8002d02:	69eb      	ldr	r3, [r5, #28]
 8002d04:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d08:	9301      	str	r3, [sp, #4]
 8002d0a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002d0c:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d0e:	4f76      	ldr	r7, [pc, #472]	; (8002ee8 <HAL_RCCEx_PeriphCLKConfig+0x224>)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	05d9      	lsls	r1, r3, #23
 8002d14:	f140 8088 	bpl.w	8002e28 <HAL_RCCEx_PeriphCLKConfig+0x164>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d18:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d1a:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002d1e:	f040 8098 	bne.w	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x18e>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002d22:	6a2b      	ldr	r3, [r5, #32]
 8002d24:	6862      	ldr	r2, [r4, #4]
 8002d26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002d2e:	b11e      	cbz	r6, 8002d38 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d30:	69eb      	ldr	r3, [r5, #28]
 8002d32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d36:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d38:	6823      	ldr	r3, [r4, #0]
 8002d3a:	07d8      	lsls	r0, r3, #31
 8002d3c:	d50d      	bpl.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8002d3e:	68a3      	ldr	r3, [r4, #8]
 8002d40:	2b03      	cmp	r3, #3
 8002d42:	d903      	bls.n	8002d4c <HAL_RCCEx_PeriphCLKConfig+0x88>
 8002d44:	21ca      	movs	r1, #202	; 0xca
 8002d46:	4866      	ldr	r0, [pc, #408]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002d48:	f002 ff39 	bl	8005bbe <assert_failed>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d4c:	4a65      	ldr	r2, [pc, #404]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002d4e:	68a1      	ldr	r1, [r4, #8]
 8002d50:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002d52:	f023 0303 	bic.w	r3, r3, #3
 8002d56:	430b      	orrs	r3, r1
 8002d58:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d5a:	6823      	ldr	r3, [r4, #0]
 8002d5c:	0699      	lsls	r1, r3, #26
 8002d5e:	d50e      	bpl.n	8002d7e <HAL_RCCEx_PeriphCLKConfig+0xba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8002d60:	68e3      	ldr	r3, [r4, #12]
 8002d62:	f033 0310 	bics.w	r3, r3, #16
 8002d66:	d003      	beq.n	8002d70 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8002d68:	21ec      	movs	r1, #236	; 0xec
 8002d6a:	485d      	ldr	r0, [pc, #372]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002d6c:	f002 ff27 	bl	8005bbe <assert_failed>
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002d70:	4a5c      	ldr	r2, [pc, #368]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002d72:	68e1      	ldr	r1, [r4, #12]
 8002d74:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002d76:	f023 0310 	bic.w	r3, r3, #16
 8002d7a:	430b      	orrs	r3, r1
 8002d7c:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002d7e:	6823      	ldr	r3, [r4, #0]
 8002d80:	061a      	lsls	r2, r3, #24
 8002d82:	d526      	bpl.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
 8002d84:	6923      	ldr	r3, [r4, #16]
 8002d86:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8002d8a:	d01b      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002d8c:	f023 0220 	bic.w	r2, r3, #32
 8002d90:	f5b2 7f88 	cmp.w	r2, #272	; 0x110
 8002d94:	d016      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002d96:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002d9a:	f5b2 7f90 	cmp.w	r2, #288	; 0x120
 8002d9e:	d011      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002da0:	f023 0210 	bic.w	r2, r3, #16
 8002da4:	f5b2 7fa0 	cmp.w	r2, #320	; 0x140
 8002da8:	d00c      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002daa:	f5b3 7fb8 	cmp.w	r3, #368	; 0x170
 8002dae:	d009      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002db0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002db4:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8002db8:	d004      	beq.n	8002dc4 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8002dba:	f240 1169 	movw	r1, #361	; 0x169
 8002dbe:	4848      	ldr	r0, [pc, #288]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002dc0:	f002 fefd 	bl	8005bbe <assert_failed>
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002dc4:	4a47      	ldr	r2, [pc, #284]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002dc6:	6921      	ldr	r1, [r4, #16]
 8002dc8:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002dca:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002dce:	430b      	orrs	r3, r1
 8002dd0:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002dd2:	6823      	ldr	r3, [r4, #0]
 8002dd4:	04db      	lsls	r3, r3, #19
 8002dd6:	d50f      	bpl.n	8002df8 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
 8002dd8:	6963      	ldr	r3, [r4, #20]
 8002dda:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8002dde:	d004      	beq.n	8002dea <HAL_RCCEx_PeriphCLKConfig+0x126>
 8002de0:	f44f 71cd 	mov.w	r1, #410	; 0x19a
 8002de4:	483e      	ldr	r0, [pc, #248]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002de6:	f002 feea 	bl	8005bbe <assert_failed>
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002dea:	4a3e      	ldr	r2, [pc, #248]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002dec:	6961      	ldr	r1, [r4, #20]
 8002dee:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002df0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6313      	str	r3, [r2, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8002df8:	6820      	ldr	r0, [r4, #0]
 8002dfa:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8002dfe:	d025      	beq.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
 8002e00:	69a3      	ldr	r3, [r4, #24]
 8002e02:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8002e06:	d004      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8002e08:	f240 11dd 	movw	r1, #477	; 0x1dd
 8002e0c:	4834      	ldr	r0, [pc, #208]	; (8002ee0 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 8002e0e:	f002 fed6 	bl	8005bbe <assert_failed>
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8002e12:	4a34      	ldr	r2, [pc, #208]	; (8002ee4 <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002e14:	69a1      	ldr	r1, [r4, #24]
 8002e16:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002e18:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002e1c:	430b      	orrs	r3, r1
 8002e1e:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002e20:	2000      	movs	r0, #0
 8002e22:	e013      	b.n	8002e4c <HAL_RCCEx_PeriphCLKConfig+0x188>
    FlagStatus       pwrclkchanged = RESET;
 8002e24:	2600      	movs	r6, #0
 8002e26:	e772      	b.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x4a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e2e:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002e30:	f7fd ff00 	bl	8000c34 <HAL_GetTick>
 8002e34:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	05da      	lsls	r2, r3, #23
 8002e3a:	f53f af6d 	bmi.w	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x54>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e3e:	f7fd fef9 	bl	8000c34 <HAL_GetTick>
 8002e42:	eba0 0008 	sub.w	r0, r0, r8
 8002e46:	2864      	cmp	r0, #100	; 0x64
 8002e48:	d9f5      	bls.n	8002e36 <HAL_RCCEx_PeriphCLKConfig+0x172>
          return HAL_TIMEOUT;
 8002e4a:	2003      	movs	r0, #3
}
 8002e4c:	b002      	add	sp, #8
 8002e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002e52:	6862      	ldr	r2, [r4, #4]
 8002e54:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	f43f af62 	beq.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002e5e:	6a29      	ldr	r1, [r5, #32]
 8002e60:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e64:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002e68:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8002e6c:	f8df e07c 	ldr.w	lr, [pc, #124]	; 8002eec <HAL_RCCEx_PeriphCLKConfig+0x228>
 8002e70:	fab2 f282 	clz	r2, r2
 8002e74:	4472      	add	r2, lr
 8002e76:	0092      	lsls	r2, r2, #2
 8002e78:	2701      	movs	r7, #1
 8002e7a:	6017      	str	r7, [r2, #0]
 8002e7c:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002e80:	fab3 f383 	clz	r3, r3
 8002e84:	4473      	add	r3, lr
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	2200      	movs	r2, #0
 8002e8a:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e8c:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8002e8e:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002e90:	f57f af47 	bpl.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
        tickstart = HAL_GetTick();
 8002e94:	f7fd fece 	bl	8000c34 <HAL_GetTick>
 8002e98:	f04f 0802 	mov.w	r8, #2
 8002e9c:	4682      	mov	sl, r0
 8002e9e:	46c1      	mov	r9, r8
 8002ea0:	fa98 f3a8 	rbit	r3, r8
 8002ea4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ea8:	b1a3      	cbz	r3, 8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8002eaa:	6a2a      	ldr	r2, [r5, #32]
 8002eac:	fa99 f3a9 	rbit	r3, r9
 8002eb0:	fab3 f383 	clz	r3, r3
 8002eb4:	f003 031f 	and.w	r3, r3, #31
 8002eb8:	fa07 f303 	lsl.w	r3, r7, r3
 8002ebc:	4213      	tst	r3, r2
 8002ebe:	f47f af30 	bne.w	8002d22 <HAL_RCCEx_PeriphCLKConfig+0x5e>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ec2:	f7fd feb7 	bl	8000c34 <HAL_GetTick>
 8002ec6:	f241 3388 	movw	r3, #5000	; 0x1388
 8002eca:	eba0 000a 	sub.w	r0, r0, sl
 8002ece:	4298      	cmp	r0, r3
 8002ed0:	d9e6      	bls.n	8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ed2:	e7ba      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002ed4:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ed8:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002eda:	e7e7      	b.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002edc:	000150a1 	.word	0x000150a1
 8002ee0:	0800848a 	.word	0x0800848a
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	40007000 	.word	0x40007000
 8002eec:	10908100 	.word	0x10908100

08002ef0 <HAL_TIM_Base_Start_IT>:
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002ef0:	6803      	ldr	r3, [r0, #0]
 8002ef2:	4a18      	ldr	r2, [pc, #96]	; (8002f54 <HAL_TIM_Base_Start_IT+0x64>)
 8002ef4:	4293      	cmp	r3, r2
{
 8002ef6:	b510      	push	{r4, lr}
 8002ef8:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8002efa:	d01f      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f00:	d01c      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f02:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d018      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f0a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002f0e:	4293      	cmp	r3, r2
 8002f10:	d014      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f16:	4293      	cmp	r3, r2
 8002f18:	d010      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f1a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8002f1e:	4293      	cmp	r3, r2
 8002f20:	d00c      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f22:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d008      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d004      	beq.n	8002f3c <HAL_TIM_Base_Start_IT+0x4c>
 8002f32:	f240 115f 	movw	r1, #351	; 0x15f
 8002f36:	4808      	ldr	r0, [pc, #32]	; (8002f58 <HAL_TIM_Base_Start_IT+0x68>)
 8002f38:	f002 fe41 	bl	8005bbe <assert_failed>
  
   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002f3c:	6823      	ldr	r3, [r4, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	f042 0201 	orr.w	r2, r2, #1
 8002f44:	60da      	str	r2, [r3, #12]
      
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	f042 0201 	orr.w	r2, r2, #1
 8002f4c:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002f4e:	2000      	movs	r0, #0
 8002f50:	bd10      	pop	{r4, pc}
 8002f52:	bf00      	nop
 8002f54:	40012c00 	.word	0x40012c00
 8002f58:	080084c5 	.word	0x080084c5

08002f5c <HAL_TIM_PWM_MspInit>:
 8002f5c:	4770      	bx	lr

08002f5e <HAL_TIM_OC_DelayElapsedCallback>:
 8002f5e:	4770      	bx	lr

08002f60 <HAL_TIM_IC_CaptureCallback>:
 8002f60:	4770      	bx	lr

08002f62 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002f62:	4770      	bx	lr

08002f64 <HAL_TIM_TriggerCallback>:
 8002f64:	4770      	bx	lr

08002f66 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f66:	6803      	ldr	r3, [r0, #0]
 8002f68:	691a      	ldr	r2, [r3, #16]
 8002f6a:	0791      	lsls	r1, r2, #30
{
 8002f6c:	b510      	push	{r4, lr}
 8002f6e:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f70:	d50f      	bpl.n	8002f92 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002f72:	68da      	ldr	r2, [r3, #12]
 8002f74:	0792      	lsls	r2, r2, #30
 8002f76:	d50c      	bpl.n	8002f92 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f78:	f06f 0202 	mvn.w	r2, #2
 8002f7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f7e:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f80:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f82:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f84:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f86:	f000 8085 	beq.w	8003094 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002f8a:	f7ff ffe9 	bl	8002f60 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f92:	6823      	ldr	r3, [r4, #0]
 8002f94:	691a      	ldr	r2, [r3, #16]
 8002f96:	0752      	lsls	r2, r2, #29
 8002f98:	d510      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	0750      	lsls	r0, r2, #29
 8002f9e:	d50d      	bpl.n	8002fbc <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002fa0:	f06f 0204 	mvn.w	r2, #4
 8002fa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fa6:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fa8:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002faa:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fae:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb0:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002fb2:	d075      	beq.n	80030a0 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fb4:	f7ff ffd4 	bl	8002f60 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fbc:	6823      	ldr	r3, [r4, #0]
 8002fbe:	691a      	ldr	r2, [r3, #16]
 8002fc0:	0711      	lsls	r1, r2, #28
 8002fc2:	d50f      	bpl.n	8002fe4 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	0712      	lsls	r2, r2, #28
 8002fc8:	d50c      	bpl.n	8002fe4 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002fca:	f06f 0208 	mvn.w	r2, #8
 8002fce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd0:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd2:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fd4:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fd6:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd8:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fda:	d067      	beq.n	80030ac <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fdc:	f7ff ffc0 	bl	8002f60 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	691a      	ldr	r2, [r3, #16]
 8002fe8:	06d0      	lsls	r0, r2, #27
 8002fea:	d510      	bpl.n	800300e <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8002fec:	68da      	ldr	r2, [r3, #12]
 8002fee:	06d1      	lsls	r1, r2, #27
 8002ff0:	d50d      	bpl.n	800300e <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002ff2:	f06f 0210 	mvn.w	r2, #16
 8002ff6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ffa:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ffc:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003000:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003002:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003004:	d058      	beq.n	80030b8 <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8003006:	f7ff ffab 	bl	8002f60 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300a:	2300      	movs	r3, #0
 800300c:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800300e:	6823      	ldr	r3, [r4, #0]
 8003010:	691a      	ldr	r2, [r3, #16]
 8003012:	07d2      	lsls	r2, r2, #31
 8003014:	d508      	bpl.n	8003028 <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003016:	68da      	ldr	r2, [r3, #12]
 8003018:	07d0      	lsls	r0, r2, #31
 800301a:	d505      	bpl.n	8003028 <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800301c:	f06f 0201 	mvn.w	r2, #1
 8003020:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003022:	4620      	mov	r0, r4
 8003024:	f002 f8ae 	bl	8005184 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003028:	6823      	ldr	r3, [r4, #0]
 800302a:	691a      	ldr	r2, [r3, #16]
 800302c:	0611      	lsls	r1, r2, #24
 800302e:	d508      	bpl.n	8003042 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003030:	68da      	ldr	r2, [r3, #12]
 8003032:	0612      	lsls	r2, r2, #24
 8003034:	d505      	bpl.n	8003042 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003036:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800303a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800303c:	4620      	mov	r0, r4
 800303e:	f000 feec 	bl	8003e1a <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003042:	6823      	ldr	r3, [r4, #0]
 8003044:	691a      	ldr	r2, [r3, #16]
 8003046:	05d0      	lsls	r0, r2, #23
 8003048:	d508      	bpl.n	800305c <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800304a:	68da      	ldr	r2, [r3, #12]
 800304c:	0611      	lsls	r1, r2, #24
 800304e:	d505      	bpl.n	800305c <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003050:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003054:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003056:	4620      	mov	r0, r4
 8003058:	f000 fee0 	bl	8003e1c <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800305c:	6823      	ldr	r3, [r4, #0]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	0652      	lsls	r2, r2, #25
 8003062:	d508      	bpl.n	8003076 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003064:	68da      	ldr	r2, [r3, #12]
 8003066:	0650      	lsls	r0, r2, #25
 8003068:	d505      	bpl.n	8003076 <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800306a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800306e:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003070:	4620      	mov	r0, r4
 8003072:	f7ff ff77 	bl	8002f64 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	0691      	lsls	r1, r2, #26
 800307c:	d522      	bpl.n	80030c4 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800307e:	68da      	ldr	r2, [r3, #12]
 8003080:	0692      	lsls	r2, r2, #26
 8003082:	d51f      	bpl.n	80030c4 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003084:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8003088:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800308a:	611a      	str	r2, [r3, #16]
    }
  }
}
 800308c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8003090:	f000 bec2 	b.w	8003e18 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003094:	f7ff ff63 	bl	8002f5e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003098:	4620      	mov	r0, r4
 800309a:	f7ff ff62 	bl	8002f62 <HAL_TIM_PWM_PulseFinishedCallback>
 800309e:	e776      	b.n	8002f8e <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030a0:	f7ff ff5d 	bl	8002f5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff ff5c 	bl	8002f62 <HAL_TIM_PWM_PulseFinishedCallback>
 80030aa:	e785      	b.n	8002fb8 <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030ac:	f7ff ff57 	bl	8002f5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7ff ff56 	bl	8002f62 <HAL_TIM_PWM_PulseFinishedCallback>
 80030b6:	e793      	b.n	8002fe0 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80030b8:	f7ff ff51 	bl	8002f5e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80030bc:	4620      	mov	r0, r4
 80030be:	f7ff ff50 	bl	8002f62 <HAL_TIM_PWM_PulseFinishedCallback>
 80030c2:	e7a2      	b.n	800300a <HAL_TIM_IRQHandler+0xa4>
 80030c4:	bd10      	pop	{r4, pc}
	...

080030c8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030c8:	4a21      	ldr	r2, [pc, #132]	; (8003150 <TIM_Base_SetConfig+0x88>)
  tmpcr1 = TIMx->CR1;
 80030ca:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030cc:	4290      	cmp	r0, r2
{
 80030ce:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030d0:	d005      	beq.n	80030de <TIM_Base_SetConfig+0x16>
 80030d2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030d6:	d002      	beq.n	80030de <TIM_Base_SetConfig+0x16>
 80030d8:	4c1e      	ldr	r4, [pc, #120]	; (8003154 <TIM_Base_SetConfig+0x8c>)
 80030da:	42a0      	cmp	r0, r4
 80030dc:	d10c      	bne.n	80030f8 <TIM_Base_SetConfig+0x30>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80030de:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030e4:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80030e6:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030ea:	d010      	beq.n	800310e <TIM_Base_SetConfig+0x46>
 80030ec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030f0:	d00d      	beq.n	800310e <TIM_Base_SetConfig+0x46>
 80030f2:	4a18      	ldr	r2, [pc, #96]	; (8003154 <TIM_Base_SetConfig+0x8c>)
 80030f4:	4290      	cmp	r0, r2
 80030f6:	d00a      	beq.n	800310e <TIM_Base_SetConfig+0x46>
 80030f8:	4a17      	ldr	r2, [pc, #92]	; (8003158 <TIM_Base_SetConfig+0x90>)
 80030fa:	4290      	cmp	r0, r2
 80030fc:	d007      	beq.n	800310e <TIM_Base_SetConfig+0x46>
 80030fe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003102:	4290      	cmp	r0, r2
 8003104:	d003      	beq.n	800310e <TIM_Base_SetConfig+0x46>
 8003106:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800310a:	4290      	cmp	r0, r2
 800310c:	d103      	bne.n	8003116 <TIM_Base_SetConfig+0x4e>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800310e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003110:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003114:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003116:	694a      	ldr	r2, [r1, #20]
 8003118:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800311c:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800311e:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003120:	688b      	ldr	r3, [r1, #8]
 8003122:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003124:	680b      	ldr	r3, [r1, #0]
 8003126:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8003128:	4b09      	ldr	r3, [pc, #36]	; (8003150 <TIM_Base_SetConfig+0x88>)
 800312a:	4298      	cmp	r0, r3
 800312c:	d00b      	beq.n	8003146 <TIM_Base_SetConfig+0x7e>
 800312e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003132:	4298      	cmp	r0, r3
 8003134:	d007      	beq.n	8003146 <TIM_Base_SetConfig+0x7e>
 8003136:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800313a:	4298      	cmp	r0, r3
 800313c:	d003      	beq.n	8003146 <TIM_Base_SetConfig+0x7e>
 800313e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003142:	4298      	cmp	r0, r3
 8003144:	d101      	bne.n	800314a <TIM_Base_SetConfig+0x82>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003146:	690b      	ldr	r3, [r1, #16]
 8003148:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800314a:	2301      	movs	r3, #1
 800314c:	6143      	str	r3, [r0, #20]
 800314e:	bd10      	pop	{r4, pc}
 8003150:	40012c00 	.word	0x40012c00
 8003154:	40000400 	.word	0x40000400
 8003158:	40014000 	.word	0x40014000

0800315c <HAL_TIM_Base_Init>:
{ 
 800315c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800315e:	4604      	mov	r4, r0
 8003160:	2800      	cmp	r0, #0
 8003162:	d059      	beq.n	8003218 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
 8003164:	6803      	ldr	r3, [r0, #0]
 8003166:	4a2d      	ldr	r2, [pc, #180]	; (800321c <HAL_TIM_Base_Init+0xc0>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d01e      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 800316c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003170:	d01b      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 8003172:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003176:	4293      	cmp	r3, r2
 8003178:	d017      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 800317a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800317e:	4293      	cmp	r3, r2
 8003180:	d013      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 8003182:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003186:	4293      	cmp	r3, r2
 8003188:	d00f      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 800318a:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 800318e:	4293      	cmp	r3, r2
 8003190:	d00b      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 8003192:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003196:	4293      	cmp	r3, r2
 8003198:	d007      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 800319a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800319e:	4293      	cmp	r3, r2
 80031a0:	d003      	beq.n	80031aa <HAL_TIM_Base_Init+0x4e>
 80031a2:	21d5      	movs	r1, #213	; 0xd5
 80031a4:	481e      	ldr	r0, [pc, #120]	; (8003220 <HAL_TIM_Base_Init+0xc4>)
 80031a6:	f002 fd0a 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80031aa:	68a3      	ldr	r3, [r4, #8]
 80031ac:	f033 0210 	bics.w	r2, r3, #16
 80031b0:	d009      	beq.n	80031c6 <HAL_TIM_Base_Init+0x6a>
 80031b2:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80031b6:	2a20      	cmp	r2, #32
 80031b8:	d005      	beq.n	80031c6 <HAL_TIM_Base_Init+0x6a>
 80031ba:	2b40      	cmp	r3, #64	; 0x40
 80031bc:	d003      	beq.n	80031c6 <HAL_TIM_Base_Init+0x6a>
 80031be:	21d6      	movs	r1, #214	; 0xd6
 80031c0:	4817      	ldr	r0, [pc, #92]	; (8003220 <HAL_TIM_Base_Init+0xc4>)
 80031c2:	f002 fcfc 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80031c6:	6923      	ldr	r3, [r4, #16]
 80031c8:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80031cc:	d006      	beq.n	80031dc <HAL_TIM_Base_Init+0x80>
 80031ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031d2:	d003      	beq.n	80031dc <HAL_TIM_Base_Init+0x80>
 80031d4:	21d7      	movs	r1, #215	; 0xd7
 80031d6:	4812      	ldr	r0, [pc, #72]	; (8003220 <HAL_TIM_Base_Init+0xc4>)
 80031d8:	f002 fcf1 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80031dc:	69a3      	ldr	r3, [r4, #24]
 80031de:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80031e2:	d003      	beq.n	80031ec <HAL_TIM_Base_Init+0x90>
 80031e4:	21d8      	movs	r1, #216	; 0xd8
 80031e6:	480e      	ldr	r0, [pc, #56]	; (8003220 <HAL_TIM_Base_Init+0xc4>)
 80031e8:	f002 fce9 	bl	8005bbe <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80031ec:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80031f0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80031f4:	b923      	cbnz	r3, 8003200 <HAL_TIM_Base_Init+0xa4>
    htim->Lock = HAL_UNLOCKED;
 80031f6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80031fa:	4620      	mov	r0, r4
 80031fc:	f002 fde2 	bl	8005dc4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003200:	2302      	movs	r3, #2
 8003202:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003206:	6820      	ldr	r0, [r4, #0]
 8003208:	1d21      	adds	r1, r4, #4
 800320a:	f7ff ff5d 	bl	80030c8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800320e:	2301      	movs	r3, #1
 8003210:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003214:	2000      	movs	r0, #0
 8003216:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003218:	2001      	movs	r0, #1
}
 800321a:	bd10      	pop	{r4, pc}
 800321c:	40012c00 	.word	0x40012c00
 8003220:	080084c5 	.word	0x080084c5

08003224 <HAL_TIM_PWM_Init>:
{
 8003224:	b510      	push	{r4, lr}
  if(htim == NULL)
 8003226:	4604      	mov	r4, r0
 8003228:	2800      	cmp	r0, #0
 800322a:	d05d      	beq.n	80032e8 <HAL_TIM_PWM_Init+0xc4>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800322c:	6803      	ldr	r3, [r0, #0]
 800322e:	4a2f      	ldr	r2, [pc, #188]	; (80032ec <HAL_TIM_PWM_Init+0xc8>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d01f      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 8003234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003238:	d01c      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 800323a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800323e:	4293      	cmp	r3, r2
 8003240:	d018      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 8003242:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003246:	4293      	cmp	r3, r2
 8003248:	d014      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 800324a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800324e:	4293      	cmp	r3, r2
 8003250:	d010      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 8003252:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003256:	4293      	cmp	r3, r2
 8003258:	d00c      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 800325a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800325e:	4293      	cmp	r3, r2
 8003260:	d008      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 8003262:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003266:	4293      	cmp	r3, r2
 8003268:	d004      	beq.n	8003274 <HAL_TIM_PWM_Init+0x50>
 800326a:	f240 31ee 	movw	r1, #1006	; 0x3ee
 800326e:	4820      	ldr	r0, [pc, #128]	; (80032f0 <HAL_TIM_PWM_Init+0xcc>)
 8003270:	f002 fca5 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8003274:	68a3      	ldr	r3, [r4, #8]
 8003276:	f033 0210 	bics.w	r2, r3, #16
 800327a:	d00a      	beq.n	8003292 <HAL_TIM_PWM_Init+0x6e>
 800327c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003280:	2a20      	cmp	r2, #32
 8003282:	d006      	beq.n	8003292 <HAL_TIM_PWM_Init+0x6e>
 8003284:	2b40      	cmp	r3, #64	; 0x40
 8003286:	d004      	beq.n	8003292 <HAL_TIM_PWM_Init+0x6e>
 8003288:	f240 31ef 	movw	r1, #1007	; 0x3ef
 800328c:	4818      	ldr	r0, [pc, #96]	; (80032f0 <HAL_TIM_PWM_Init+0xcc>)
 800328e:	f002 fc96 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8003292:	6923      	ldr	r3, [r4, #16]
 8003294:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8003298:	d007      	beq.n	80032aa <HAL_TIM_PWM_Init+0x86>
 800329a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800329e:	d004      	beq.n	80032aa <HAL_TIM_PWM_Init+0x86>
 80032a0:	f44f 717c 	mov.w	r1, #1008	; 0x3f0
 80032a4:	4812      	ldr	r0, [pc, #72]	; (80032f0 <HAL_TIM_PWM_Init+0xcc>)
 80032a6:	f002 fc8a 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80032aa:	69a3      	ldr	r3, [r4, #24]
 80032ac:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80032b0:	d004      	beq.n	80032bc <HAL_TIM_PWM_Init+0x98>
 80032b2:	f240 31f1 	movw	r1, #1009	; 0x3f1
 80032b6:	480e      	ldr	r0, [pc, #56]	; (80032f0 <HAL_TIM_PWM_Init+0xcc>)
 80032b8:	f002 fc81 	bl	8005bbe <assert_failed>
  if(htim->State == HAL_TIM_STATE_RESET)
 80032bc:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80032c0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80032c4:	b923      	cbnz	r3, 80032d0 <HAL_TIM_PWM_Init+0xac>
    htim->Lock = HAL_UNLOCKED;
 80032c6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80032ca:	4620      	mov	r0, r4
 80032cc:	f7ff fe46 	bl	8002f5c <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80032d0:	2302      	movs	r3, #2
 80032d2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 80032d6:	6820      	ldr	r0, [r4, #0]
 80032d8:	1d21      	adds	r1, r4, #4
 80032da:	f7ff fef5 	bl	80030c8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80032de:	2301      	movs	r3, #1
 80032e0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80032e4:	2000      	movs	r0, #0
 80032e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80032e8:	2001      	movs	r0, #1
}
 80032ea:	bd10      	pop	{r4, pc}
 80032ec:	40012c00 	.word	0x40012c00
 80032f0:	080084c5 	.word	0x080084c5

080032f4 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032f4:	6a03      	ldr	r3, [r0, #32]
 80032f6:	f023 0301 	bic.w	r3, r3, #1
{
 80032fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032fe:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003300:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003302:	f8d0 8004 	ldr.w	r8, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003306:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003308:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800330a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800330e:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8003312:	431f      	orrs	r7, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003314:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8003316:	f025 0502 	bic.w	r5, r5, #2
  tmpccer |= OC_Config->OCPolarity;
 800331a:	431d      	orrs	r5, r3

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800331c:	4b27      	ldr	r3, [pc, #156]	; (80033bc <TIM_OC1_SetConfig+0xc8>)
 800331e:	4298      	cmp	r0, r3
{
 8003320:	4604      	mov	r4, r0
 8003322:	460e      	mov	r6, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003324:	d00b      	beq.n	800333e <TIM_OC1_SetConfig+0x4a>
 8003326:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800332a:	4298      	cmp	r0, r3
 800332c:	d007      	beq.n	800333e <TIM_OC1_SetConfig+0x4a>
 800332e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003332:	4298      	cmp	r0, r3
 8003334:	d003      	beq.n	800333e <TIM_OC1_SetConfig+0x4a>
 8003336:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800333a:	4298      	cmp	r0, r3
 800333c:	d136      	bne.n	80033ac <TIM_OC1_SetConfig+0xb8>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800333e:	68f3      	ldr	r3, [r6, #12]
 8003340:	f033 0308 	bics.w	r3, r3, #8
 8003344:	d004      	beq.n	8003350 <TIM_OC1_SetConfig+0x5c>
 8003346:	f241 219b 	movw	r1, #4763	; 0x129b
 800334a:	481d      	ldr	r0, [pc, #116]	; (80033c0 <TIM_OC1_SetConfig+0xcc>)
 800334c:	f002 fc37 	bl	8005bbe <assert_failed>
 
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003350:	68f3      	ldr	r3, [r6, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003352:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003356:	431d      	orrs	r5, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003358:	4b18      	ldr	r3, [pc, #96]	; (80033bc <TIM_OC1_SetConfig+0xc8>)
 800335a:	429c      	cmp	r4, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 800335c:	f025 0504 	bic.w	r5, r5, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003360:	d00b      	beq.n	800337a <TIM_OC1_SetConfig+0x86>
 8003362:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8003366:	429c      	cmp	r4, r3
 8003368:	d007      	beq.n	800337a <TIM_OC1_SetConfig+0x86>
 800336a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800336e:	429c      	cmp	r4, r3
 8003370:	d003      	beq.n	800337a <TIM_OC1_SetConfig+0x86>
 8003372:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003376:	429c      	cmp	r4, r3
 8003378:	d118      	bne.n	80033ac <TIM_OC1_SetConfig+0xb8>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800337a:	69b3      	ldr	r3, [r6, #24]
 800337c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003380:	d004      	beq.n	800338c <TIM_OC1_SetConfig+0x98>
 8003382:	f241 21a8 	movw	r1, #4776	; 0x12a8
 8003386:	480e      	ldr	r0, [pc, #56]	; (80033c0 <TIM_OC1_SetConfig+0xcc>)
 8003388:	f002 fc19 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800338c:	6973      	ldr	r3, [r6, #20]
 800338e:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003392:	d004      	beq.n	800339e <TIM_OC1_SetConfig+0xaa>
 8003394:	f241 21a9 	movw	r1, #4777	; 0x12a9
 8003398:	4809      	ldr	r0, [pc, #36]	; (80033c0 <TIM_OC1_SetConfig+0xcc>)
 800339a:	f002 fc10 	bl	8005bbe <assert_failed>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800339e:	6973      	ldr	r3, [r6, #20]
 80033a0:	69b2      	ldr	r2, [r6, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033a2:	f428 7840 	bic.w	r8, r8, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80033a6:	4313      	orrs	r3, r2
 80033a8:	ea43 0808 	orr.w	r8, r3, r8
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033ac:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 80033ae:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 80033b2:	61a7      	str	r7, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80033b4:	6363      	str	r3, [r4, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80033b6:	6225      	str	r5, [r4, #32]
 80033b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033bc:	40012c00 	.word	0x40012c00
 80033c0:	080084c5 	.word	0x080084c5

080033c4 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033c4:	6a03      	ldr	r3, [r0, #32]
 80033c6:	f023 0310 	bic.w	r3, r3, #16
{
 80033ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033ce:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033d0:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 80033d2:	f8d0 8004 	ldr.w	r8, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033d6:	6983      	ldr	r3, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033d8:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033da:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80033de:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033e2:	ea43 2707 	orr.w	r7, r3, r7, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033e6:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 80033e8:	f025 0520 	bic.w	r5, r5, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033ec:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033f0:	4b20      	ldr	r3, [pc, #128]	; (8003474 <TIM_OC2_SetConfig+0xb0>)
 80033f2:	4298      	cmp	r0, r3
{
 80033f4:	4604      	mov	r4, r0
 80033f6:	460e      	mov	r6, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033f8:	d129      	bne.n	800344e <TIM_OC2_SetConfig+0x8a>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80033fa:	68cb      	ldr	r3, [r1, #12]
 80033fc:	f033 0308 	bics.w	r3, r3, #8
 8003400:	d004      	beq.n	800340c <TIM_OC2_SetConfig+0x48>
 8003402:	f241 21e5 	movw	r1, #4837	; 0x12e5
 8003406:	481c      	ldr	r0, [pc, #112]	; (8003478 <TIM_OC2_SetConfig+0xb4>)
 8003408:	f002 fbd9 	bl	8005bbe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800340c:	68f3      	ldr	r3, [r6, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800340e:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003412:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003416:	f025 0540 	bic.w	r5, r5, #64	; 0x40
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800341a:	69b3      	ldr	r3, [r6, #24]
 800341c:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003420:	d004      	beq.n	800342c <TIM_OC2_SetConfig+0x68>
 8003422:	f241 21f3 	movw	r1, #4851	; 0x12f3
 8003426:	4814      	ldr	r0, [pc, #80]	; (8003478 <TIM_OC2_SetConfig+0xb4>)
 8003428:	f002 fbc9 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800342c:	6973      	ldr	r3, [r6, #20]
 800342e:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003432:	d004      	beq.n	800343e <TIM_OC2_SetConfig+0x7a>
 8003434:	f241 21f4 	movw	r1, #4852	; 0x12f4
 8003438:	480f      	ldr	r0, [pc, #60]	; (8003478 <TIM_OC2_SetConfig+0xb4>)
 800343a:	f002 fbc0 	bl	8005bbe <assert_failed>
#else
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800343e:	6973      	ldr	r3, [r6, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003440:	69b2      	ldr	r2, [r6, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003442:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003446:	4313      	orrs	r3, r2
 8003448:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 800344c:	e009      	b.n	8003462 <TIM_OC2_SetConfig+0x9e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800344e:	4b0b      	ldr	r3, [pc, #44]	; (800347c <TIM_OC2_SetConfig+0xb8>)
 8003450:	4298      	cmp	r0, r3
 8003452:	d0e2      	beq.n	800341a <TIM_OC2_SetConfig+0x56>
 8003454:	4b0a      	ldr	r3, [pc, #40]	; (8003480 <TIM_OC2_SetConfig+0xbc>)
 8003456:	429c      	cmp	r4, r3
 8003458:	d0df      	beq.n	800341a <TIM_OC2_SetConfig+0x56>
 800345a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800345e:	429c      	cmp	r4, r3
 8003460:	d0db      	beq.n	800341a <TIM_OC2_SetConfig+0x56>
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003462:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8003464:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003468:	61a7      	str	r7, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800346a:	63a3      	str	r3, [r4, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800346c:	6225      	str	r5, [r4, #32]
}
 800346e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003472:	bf00      	nop
 8003474:	40012c00 	.word	0x40012c00
 8003478:	080084c5 	.word	0x080084c5
 800347c:	40014000 	.word	0x40014000
 8003480:	40014400 	.word	0x40014400

08003484 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003484:	6a03      	ldr	r3, [r0, #32]
 8003486:	f423 7380 	bic.w	r3, r3, #256	; 0x100
{
 800348a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800348e:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003490:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003492:	f8d0 8004 	ldr.w	r8, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003496:	69c3      	ldr	r3, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003498:	680f      	ldr	r7, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800349a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800349e:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80034a2:	431f      	orrs	r7, r3
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034a4:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80034a6:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034aa:	ea45 2503 	orr.w	r5, r5, r3, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034ae:	4b20      	ldr	r3, [pc, #128]	; (8003530 <TIM_OC3_SetConfig+0xac>)
 80034b0:	4298      	cmp	r0, r3
{
 80034b2:	4604      	mov	r4, r0
 80034b4:	460e      	mov	r6, r1
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034b6:	d129      	bne.n	800350c <TIM_OC3_SetConfig+0x88>
  {   
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80034b8:	68cb      	ldr	r3, [r1, #12]
 80034ba:	f033 0308 	bics.w	r3, r3, #8
 80034be:	d004      	beq.n	80034ca <TIM_OC3_SetConfig+0x46>
 80034c0:	f241 3134 	movw	r1, #4916	; 0x1334
 80034c4:	481b      	ldr	r0, [pc, #108]	; (8003534 <TIM_OC3_SetConfig+0xb0>)
 80034c6:	f002 fb7a 	bl	8005bbe <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034ca:	68f3      	ldr	r3, [r6, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80034cc:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80034d0:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034d4:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
  }
  
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80034d8:	69b3      	ldr	r3, [r6, #24]
 80034da:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 80034de:	d004      	beq.n	80034ea <TIM_OC3_SetConfig+0x66>
 80034e0:	f241 3141 	movw	r1, #4929	; 0x1341
 80034e4:	4813      	ldr	r0, [pc, #76]	; (8003534 <TIM_OC3_SetConfig+0xb0>)
 80034e6:	f002 fb6a 	bl	8005bbe <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80034ea:	6973      	ldr	r3, [r6, #20]
 80034ec:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 80034f0:	d004      	beq.n	80034fc <TIM_OC3_SetConfig+0x78>
 80034f2:	f241 3142 	movw	r1, #4930	; 0x1342
 80034f6:	480f      	ldr	r0, [pc, #60]	; (8003534 <TIM_OC3_SetConfig+0xb0>)
 80034f8:	f002 fb61 	bl	8005bbe <assert_failed>
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034fc:	6973      	ldr	r3, [r6, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034fe:	69b2      	ldr	r2, [r6, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003500:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003504:	4313      	orrs	r3, r2
 8003506:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 800350a:	e009      	b.n	8003520 <TIM_OC3_SetConfig+0x9c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800350c:	4b0a      	ldr	r3, [pc, #40]	; (8003538 <TIM_OC3_SetConfig+0xb4>)
 800350e:	4298      	cmp	r0, r3
 8003510:	d0e2      	beq.n	80034d8 <TIM_OC3_SetConfig+0x54>
 8003512:	4b0a      	ldr	r3, [pc, #40]	; (800353c <TIM_OC3_SetConfig+0xb8>)
 8003514:	429c      	cmp	r4, r3
 8003516:	d0df      	beq.n	80034d8 <TIM_OC3_SetConfig+0x54>
 8003518:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800351c:	429c      	cmp	r4, r3
 800351e:	d0db      	beq.n	80034d8 <TIM_OC3_SetConfig+0x54>
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003520:	6873      	ldr	r3, [r6, #4]
  TIMx->CR2 = tmpcr2;
 8003522:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003526:	61e7      	str	r7, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003528:	63e3      	str	r3, [r4, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 800352a:	6225      	str	r5, [r4, #32]
}
 800352c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003530:	40012c00 	.word	0x40012c00
 8003534:	080084c5 	.word	0x080084c5
 8003538:	40014000 	.word	0x40014000
 800353c:	40014400 	.word	0x40014400

08003540 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003540:	6a03      	ldr	r3, [r0, #32]
 8003542:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
{
 8003546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800354a:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800354c:	6a05      	ldr	r5, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 800354e:	f8d0 8004 	ldr.w	r8, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003552:	69c3      	ldr	r3, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003554:	680e      	ldr	r6, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003556:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800355a:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800355e:	ea43 2606 	orr.w	r6, r3, r6, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003562:	688b      	ldr	r3, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003564:	f425 5500 	bic.w	r5, r5, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003568:	ea45 3503 	orr.w	r5, r5, r3, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800356c:	4b13      	ldr	r3, [pc, #76]	; (80035bc <TIM_OC4_SetConfig+0x7c>)
 800356e:	4298      	cmp	r0, r3
{
 8003570:	4604      	mov	r4, r0
 8003572:	460f      	mov	r7, r1
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003574:	d00b      	beq.n	800358e <TIM_OC4_SetConfig+0x4e>
 8003576:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 800357a:	4298      	cmp	r0, r3
 800357c:	d007      	beq.n	800358e <TIM_OC4_SetConfig+0x4e>
 800357e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003582:	4298      	cmp	r0, r3
 8003584:	d003      	beq.n	800358e <TIM_OC4_SetConfig+0x4e>
 8003586:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800358a:	4298      	cmp	r0, r3
 800358c:	d10d      	bne.n	80035aa <TIM_OC4_SetConfig+0x6a>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	f433 7380 	bics.w	r3, r3, #256	; 0x100
 8003594:	d004      	beq.n	80035a0 <TIM_OC4_SetConfig+0x60>
 8003596:	f241 3182 	movw	r1, #4994	; 0x1382
 800359a:	4809      	ldr	r0, [pc, #36]	; (80035c0 <TIM_OC4_SetConfig+0x80>)
 800359c:	f002 fb0f 	bl	8005bbe <assert_failed>
#else
   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
#endif
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035a0:	697b      	ldr	r3, [r7, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035a2:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035a6:	ea48 1883 	orr.w	r8, r8, r3, lsl #6
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035aa:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80035ac:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 80035b0:	61e6      	str	r6, [r4, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 80035b2:	6423      	str	r3, [r4, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 80035b4:	6225      	str	r5, [r4, #32]
 80035b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035ba:	bf00      	nop
 80035bc:	40012c00 	.word	0x40012c00
 80035c0:	080084c5 	.word	0x080084c5

080035c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80035c4:	b510      	push	{r4, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 80035c6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035c8:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80035ca:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80035ce:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80035d2:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80035d4:	6083      	str	r3, [r0, #8]
 80035d6:	bd10      	pop	{r4, pc}

080035d8 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 80035d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035dc:	2b01      	cmp	r3, #1
{
 80035de:	b570      	push	{r4, r5, r6, lr}
 80035e0:	4605      	mov	r5, r0
 80035e2:	460c      	mov	r4, r1
 80035e4:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80035e8:	d02c      	beq.n	8003644 <HAL_TIM_ConfigClockSource+0x6c>
 80035ea:	2301      	movs	r3, #1
 80035ec:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80035f0:	680b      	ldr	r3, [r1, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80035f2:	f885 003d 	strb.w	r0, [r5, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 80035f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80035fa:	d00c      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0x3e>
 80035fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003600:	d009      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0x3e>
 8003602:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8003606:	d006      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0x3e>
 8003608:	2b40      	cmp	r3, #64	; 0x40
 800360a:	d004      	beq.n	8003616 <HAL_TIM_ConfigClockSource+0x3e>
 800360c:	f640 71c8 	movw	r1, #4040	; 0xfc8
 8003610:	48b6      	ldr	r0, [pc, #728]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003612:	f002 fad4 	bl	8005bbe <assert_failed>
  tmpsmcr = htim->Instance->SMCR;
 8003616:	682b      	ldr	r3, [r5, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003618:	4ab5      	ldr	r2, [pc, #724]	; (80038f0 <HAL_TIM_ConfigClockSource+0x318>)
  tmpsmcr = htim->Instance->SMCR;
 800361a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800361c:	400a      	ands	r2, r1
  htim->Instance->SMCR = tmpsmcr;
 800361e:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8003620:	6822      	ldr	r2, [r4, #0]
 8003622:	2a40      	cmp	r2, #64	; 0x40
 8003624:	f000 8168 	beq.w	80038f8 <HAL_TIM_ConfigClockSource+0x320>
 8003628:	d82c      	bhi.n	8003684 <HAL_TIM_ConfigClockSource+0xac>
 800362a:	2a10      	cmp	r2, #16
 800362c:	f000 81bf 	beq.w	80039ae <HAL_TIM_ConfigClockSource+0x3d6>
 8003630:	d809      	bhi.n	8003646 <HAL_TIM_ConfigClockSource+0x6e>
 8003632:	2a00      	cmp	r2, #0
 8003634:	f000 81a1 	beq.w	800397a <HAL_TIM_ConfigClockSource+0x3a2>
  htim->State = HAL_TIM_STATE_READY;
 8003638:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800363a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800363c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003640:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
}
 8003644:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003646:	2a20      	cmp	r2, #32
 8003648:	f000 81cb 	beq.w	80039e2 <HAL_TIM_ConfigClockSource+0x40a>
 800364c:	2a30      	cmp	r2, #48	; 0x30
 800364e:	d1f3      	bne.n	8003638 <HAL_TIM_ConfigClockSource+0x60>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8003650:	4aa8      	ldr	r2, [pc, #672]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 8003652:	4293      	cmp	r3, r2
 8003654:	d00f      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x9e>
 8003656:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800365a:	d00c      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x9e>
 800365c:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003660:	4293      	cmp	r3, r2
 8003662:	d008      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x9e>
 8003664:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003668:	4293      	cmp	r3, r2
 800366a:	d004      	beq.n	8003676 <HAL_TIM_ConfigClockSource+0x9e>
 800366c:	f241 0150 	movw	r1, #4176	; 0x1050
 8003670:	489e      	ldr	r0, [pc, #632]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003672:	f002 faa4 	bl	8005bbe <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8003676:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8003678:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 800367a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800367e:	f043 0337 	orr.w	r3, r3, #55	; 0x37
 8003682:	e0b2      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
  switch (sClockSourceConfig->ClockSource)
 8003684:	2a70      	cmp	r2, #112	; 0x70
 8003686:	f000 80b2 	beq.w	80037ee <HAL_TIM_ConfigClockSource+0x216>
 800368a:	d846      	bhi.n	800371a <HAL_TIM_ConfigClockSource+0x142>
 800368c:	2a50      	cmp	r2, #80	; 0x50
 800368e:	f000 80eb 	beq.w	8003868 <HAL_TIM_ConfigClockSource+0x290>
 8003692:	2a60      	cmp	r2, #96	; 0x60
 8003694:	d1d0      	bne.n	8003638 <HAL_TIM_ConfigClockSource+0x60>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8003696:	4a97      	ldr	r2, [pc, #604]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d00f      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0xe4>
 800369c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036a0:	d00c      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0xe4>
 80036a2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d008      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0xe4>
 80036aa:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d004      	beq.n	80036bc <HAL_TIM_ConfigClockSource+0xe4>
 80036b2:	f241 011a 	movw	r1, #4122	; 0x101a
 80036b6:	488d      	ldr	r0, [pc, #564]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80036b8:	f002 fa81 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80036bc:	6863      	ldr	r3, [r4, #4]
 80036be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80036c2:	d009      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x100>
 80036c4:	f033 0202 	bics.w	r2, r3, #2
 80036c8:	d006      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x100>
 80036ca:	2b0a      	cmp	r3, #10
 80036cc:	d004      	beq.n	80036d8 <HAL_TIM_ConfigClockSource+0x100>
 80036ce:	f241 011d 	movw	r1, #4125	; 0x101d
 80036d2:	4886      	ldr	r0, [pc, #536]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80036d4:	f002 fa73 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80036d8:	68e3      	ldr	r3, [r4, #12]
 80036da:	2b0f      	cmp	r3, #15
 80036dc:	d904      	bls.n	80036e8 <HAL_TIM_ConfigClockSource+0x110>
 80036de:	f241 011e 	movw	r1, #4126	; 0x101e
 80036e2:	4882      	ldr	r0, [pc, #520]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80036e4:	f002 fa6b 	bl	8005bbe <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80036e8:	682b      	ldr	r3, [r5, #0]
 80036ea:	6866      	ldr	r6, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036ec:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80036ee:	68e4      	ldr	r4, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036f0:	f020 0010 	bic.w	r0, r0, #16
 80036f4:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036f6:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80036f8:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036fa:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003702:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003706:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800370a:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800370c:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800370e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003710:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003714:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8003718:	e0e6      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x310>
  switch (sClockSourceConfig->ClockSource)
 800371a:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 800371e:	d03b      	beq.n	8003798 <HAL_TIM_ConfigClockSource+0x1c0>
 8003720:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003724:	d188      	bne.n	8003638 <HAL_TIM_ConfigClockSource+0x60>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8003726:	4a73      	ldr	r2, [pc, #460]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d00b      	beq.n	8003744 <HAL_TIM_ConfigClockSource+0x16c>
 800372c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003730:	d008      	beq.n	8003744 <HAL_TIM_ConfigClockSource+0x16c>
 8003732:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003736:	4293      	cmp	r3, r2
 8003738:	d004      	beq.n	8003744 <HAL_TIM_ConfigClockSource+0x16c>
 800373a:	f640 71f7 	movw	r1, #4087	; 0xff7
 800373e:	486b      	ldr	r0, [pc, #428]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003740:	f002 fa3d 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8003744:	68a3      	ldr	r3, [r4, #8]
 8003746:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 800374a:	d004      	beq.n	8003756 <HAL_TIM_ConfigClockSource+0x17e>
 800374c:	f640 71fa 	movw	r1, #4090	; 0xffa
 8003750:	4866      	ldr	r0, [pc, #408]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003752:	f002 fa34 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8003756:	6863      	ldr	r3, [r4, #4]
 8003758:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800375c:	d009      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x19a>
 800375e:	f033 0202 	bics.w	r2, r3, #2
 8003762:	d006      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x19a>
 8003764:	2b0a      	cmp	r3, #10
 8003766:	d004      	beq.n	8003772 <HAL_TIM_ConfigClockSource+0x19a>
 8003768:	f640 71fb 	movw	r1, #4091	; 0xffb
 800376c:	485f      	ldr	r0, [pc, #380]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 800376e:	f002 fa26 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8003772:	68e3      	ldr	r3, [r4, #12]
 8003774:	2b0f      	cmp	r3, #15
 8003776:	d904      	bls.n	8003782 <HAL_TIM_ConfigClockSource+0x1aa>
 8003778:	f640 71fc 	movw	r1, #4092	; 0xffc
 800377c:	485b      	ldr	r0, [pc, #364]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 800377e:	f002 fa1e 	bl	8005bbe <assert_failed>
      TIM_ETR_SetConfig(htim->Instance, 
 8003782:	68e3      	ldr	r3, [r4, #12]
 8003784:	6862      	ldr	r2, [r4, #4]
 8003786:	68a1      	ldr	r1, [r4, #8]
 8003788:	6828      	ldr	r0, [r5, #0]
 800378a:	f7ff ff1b 	bl	80035c4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800378e:	682a      	ldr	r2, [r5, #0]
 8003790:	6893      	ldr	r3, [r2, #8]
 8003792:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003796:	e028      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
      assert_param(IS_TIM_INSTANCE(htim->Instance));      
 8003798:	4a56      	ldr	r2, [pc, #344]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d01f      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 800379e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037a2:	d01c      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037a4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d018      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037ac:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80037b0:	4293      	cmp	r3, r2
 80037b2:	d014      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d010      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037bc:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d00c      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d008      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80037d0:	4293      	cmp	r3, r2
 80037d2:	d004      	beq.n	80037de <HAL_TIM_ConfigClockSource+0x206>
 80037d4:	f640 71d4 	movw	r1, #4052	; 0xfd4
 80037d8:	4844      	ldr	r0, [pc, #272]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80037da:	f002 f9f0 	bl	8005bbe <assert_failed>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80037de:	682a      	ldr	r2, [r5, #0]
 80037e0:	6893      	ldr	r3, [r2, #8]
 80037e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80037e6:	f023 0307 	bic.w	r3, r3, #7
   TIMx->SMCR = tmpsmcr;
 80037ea:	6093      	str	r3, [r2, #8]
 80037ec:	e724      	b.n	8003638 <HAL_TIM_ConfigClockSource+0x60>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 80037ee:	4a41      	ldr	r2, [pc, #260]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d00b      	beq.n	800380c <HAL_TIM_ConfigClockSource+0x234>
 80037f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037f8:	d008      	beq.n	800380c <HAL_TIM_ConfigClockSource+0x234>
 80037fa:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80037fe:	4293      	cmp	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_TIM_ConfigClockSource+0x234>
 8003802:	f640 71dd 	movw	r1, #4061	; 0xfdd
 8003806:	4839      	ldr	r0, [pc, #228]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003808:	f002 f9d9 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800380c:	68a3      	ldr	r3, [r4, #8]
 800380e:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8003812:	d004      	beq.n	800381e <HAL_TIM_ConfigClockSource+0x246>
 8003814:	f44f 617e 	mov.w	r1, #4064	; 0xfe0
 8003818:	4834      	ldr	r0, [pc, #208]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 800381a:	f002 f9d0 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800381e:	6863      	ldr	r3, [r4, #4]
 8003820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003824:	d009      	beq.n	800383a <HAL_TIM_ConfigClockSource+0x262>
 8003826:	f033 0202 	bics.w	r2, r3, #2
 800382a:	d006      	beq.n	800383a <HAL_TIM_ConfigClockSource+0x262>
 800382c:	2b0a      	cmp	r3, #10
 800382e:	d004      	beq.n	800383a <HAL_TIM_ConfigClockSource+0x262>
 8003830:	f640 71e1 	movw	r1, #4065	; 0xfe1
 8003834:	482d      	ldr	r0, [pc, #180]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003836:	f002 f9c2 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800383a:	68e3      	ldr	r3, [r4, #12]
 800383c:	2b0f      	cmp	r3, #15
 800383e:	d904      	bls.n	800384a <HAL_TIM_ConfigClockSource+0x272>
 8003840:	f640 71e2 	movw	r1, #4066	; 0xfe2
 8003844:	4829      	ldr	r0, [pc, #164]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 8003846:	f002 f9ba 	bl	8005bbe <assert_failed>
      TIM_ETR_SetConfig(htim->Instance, 
 800384a:	68e3      	ldr	r3, [r4, #12]
 800384c:	6862      	ldr	r2, [r4, #4]
 800384e:	68a1      	ldr	r1, [r4, #8]
 8003850:	6828      	ldr	r0, [r5, #0]
 8003852:	f7ff feb7 	bl	80035c4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003856:	682a      	ldr	r2, [r5, #0]
 8003858:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800385a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800385e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003862:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003866:	e7c0      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8003868:	4a22      	ldr	r2, [pc, #136]	; (80038f4 <HAL_TIM_ConfigClockSource+0x31c>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d00f      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x2b6>
 800386e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003872:	d00c      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x2b6>
 8003874:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003878:	4293      	cmp	r3, r2
 800387a:	d008      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x2b6>
 800387c:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003880:	4293      	cmp	r3, r2
 8003882:	d004      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x2b6>
 8003884:	f241 010b 	movw	r1, #4107	; 0x100b
 8003888:	4818      	ldr	r0, [pc, #96]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 800388a:	f002 f998 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800388e:	6863      	ldr	r3, [r4, #4]
 8003890:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003894:	d009      	beq.n	80038aa <HAL_TIM_ConfigClockSource+0x2d2>
 8003896:	f033 0202 	bics.w	r2, r3, #2
 800389a:	d006      	beq.n	80038aa <HAL_TIM_ConfigClockSource+0x2d2>
 800389c:	2b0a      	cmp	r3, #10
 800389e:	d004      	beq.n	80038aa <HAL_TIM_ConfigClockSource+0x2d2>
 80038a0:	f241 010e 	movw	r1, #4110	; 0x100e
 80038a4:	4811      	ldr	r0, [pc, #68]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80038a6:	f002 f98a 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80038aa:	68e3      	ldr	r3, [r4, #12]
 80038ac:	2b0f      	cmp	r3, #15
 80038ae:	d904      	bls.n	80038ba <HAL_TIM_ConfigClockSource+0x2e2>
 80038b0:	f241 010f 	movw	r1, #4111	; 0x100f
 80038b4:	480d      	ldr	r0, [pc, #52]	; (80038ec <HAL_TIM_ConfigClockSource+0x314>)
 80038b6:	f002 f982 	bl	8005bbe <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80038ba:	682b      	ldr	r3, [r5, #0]
 80038bc:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 80038be:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 80038c0:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80038c2:	6a1c      	ldr	r4, [r3, #32]
 80038c4:	f024 0401 	bic.w	r4, r4, #1
 80038c8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 80038ca:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80038cc:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80038d0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80038d4:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80038d8:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80038da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038dc:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80038de:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80038e0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80038e4:	f042 0257 	orr.w	r2, r2, #87	; 0x57
   TIMx->SMCR = tmpsmcr;
 80038e8:	609a      	str	r2, [r3, #8]
 80038ea:	e6a5      	b.n	8003638 <HAL_TIM_ConfigClockSource+0x60>
 80038ec:	080084c5 	.word	0x080084c5
 80038f0:	fffe0088 	.word	0xfffe0088
 80038f4:	40012c00 	.word	0x40012c00
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 80038f8:	4a47      	ldr	r2, [pc, #284]	; (8003a18 <HAL_TIM_ConfigClockSource+0x440>)
 80038fa:	4293      	cmp	r3, r2
 80038fc:	d00f      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x346>
 80038fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003902:	d00c      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x346>
 8003904:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003908:	4293      	cmp	r3, r2
 800390a:	d008      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x346>
 800390c:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003910:	4293      	cmp	r3, r2
 8003912:	d004      	beq.n	800391e <HAL_TIM_ConfigClockSource+0x346>
 8003914:	f241 0129 	movw	r1, #4137	; 0x1029
 8003918:	4840      	ldr	r0, [pc, #256]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 800391a:	f002 f950 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800391e:	6863      	ldr	r3, [r4, #4]
 8003920:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003924:	d009      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x362>
 8003926:	f033 0202 	bics.w	r2, r3, #2
 800392a:	d006      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x362>
 800392c:	2b0a      	cmp	r3, #10
 800392e:	d004      	beq.n	800393a <HAL_TIM_ConfigClockSource+0x362>
 8003930:	f241 012c 	movw	r1, #4140	; 0x102c
 8003934:	4839      	ldr	r0, [pc, #228]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 8003936:	f002 f942 	bl	8005bbe <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800393a:	68e3      	ldr	r3, [r4, #12]
 800393c:	2b0f      	cmp	r3, #15
 800393e:	d904      	bls.n	800394a <HAL_TIM_ConfigClockSource+0x372>
 8003940:	f241 012d 	movw	r1, #4141	; 0x102d
 8003944:	4835      	ldr	r0, [pc, #212]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 8003946:	f002 f93a 	bl	8005bbe <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800394a:	682b      	ldr	r3, [r5, #0]
 800394c:	6861      	ldr	r1, [r4, #4]
  tmpccer = TIMx->CCER;
 800394e:	6a18      	ldr	r0, [r3, #32]
      TIM_TI1_ConfigInputStage(htim->Instance, 
 8003950:	68e6      	ldr	r6, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003952:	6a1c      	ldr	r4, [r3, #32]
 8003954:	f024 0401 	bic.w	r4, r4, #1
 8003958:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;    
 800395a:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800395c:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003960:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003964:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8003968:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 800396a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800396c:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 800396e:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003970:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003974:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8003978:	e7b6      	b.n	80038e8 <HAL_TIM_ConfigClockSource+0x310>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800397a:	4a27      	ldr	r2, [pc, #156]	; (8003a18 <HAL_TIM_ConfigClockSource+0x440>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d00f      	beq.n	80039a0 <HAL_TIM_ConfigClockSource+0x3c8>
 8003980:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003984:	d00c      	beq.n	80039a0 <HAL_TIM_ConfigClockSource+0x3c8>
 8003986:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800398a:	4293      	cmp	r3, r2
 800398c:	d008      	beq.n	80039a0 <HAL_TIM_ConfigClockSource+0x3c8>
 800398e:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003992:	4293      	cmp	r3, r2
 8003994:	d004      	beq.n	80039a0 <HAL_TIM_ConfigClockSource+0x3c8>
 8003996:	f241 0138 	movw	r1, #4152	; 0x1038
 800399a:	4820      	ldr	r0, [pc, #128]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 800399c:	f002 f90f 	bl	8005bbe <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80039a0:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 80039a2:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80039a8:	f043 0307 	orr.w	r3, r3, #7
 80039ac:	e71d      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80039ae:	4a1a      	ldr	r2, [pc, #104]	; (8003a18 <HAL_TIM_ConfigClockSource+0x440>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d00f      	beq.n	80039d4 <HAL_TIM_ConfigClockSource+0x3fc>
 80039b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039b8:	d00c      	beq.n	80039d4 <HAL_TIM_ConfigClockSource+0x3fc>
 80039ba:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80039be:	4293      	cmp	r3, r2
 80039c0:	d008      	beq.n	80039d4 <HAL_TIM_ConfigClockSource+0x3fc>
 80039c2:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d004      	beq.n	80039d4 <HAL_TIM_ConfigClockSource+0x3fc>
 80039ca:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80039ce:	4813      	ldr	r0, [pc, #76]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 80039d0:	f002 f8f5 	bl	8005bbe <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80039d4:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 80039d6:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80039d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80039dc:	f043 0317 	orr.w	r3, r3, #23
 80039e0:	e703      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80039e2:	4a0d      	ldr	r2, [pc, #52]	; (8003a18 <HAL_TIM_ConfigClockSource+0x440>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d00f      	beq.n	8003a08 <HAL_TIM_ConfigClockSource+0x430>
 80039e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ec:	d00c      	beq.n	8003a08 <HAL_TIM_ConfigClockSource+0x430>
 80039ee:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d008      	beq.n	8003a08 <HAL_TIM_ConfigClockSource+0x430>
 80039f6:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d004      	beq.n	8003a08 <HAL_TIM_ConfigClockSource+0x430>
 80039fe:	f241 0148 	movw	r1, #4168	; 0x1048
 8003a02:	4806      	ldr	r0, [pc, #24]	; (8003a1c <HAL_TIM_ConfigClockSource+0x444>)
 8003a04:	f002 f8db 	bl	8005bbe <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 8003a08:	682a      	ldr	r2, [r5, #0]
   tmpsmcr = TIMx->SMCR;
 8003a0a:	6893      	ldr	r3, [r2, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8003a0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8003a10:	f043 0327 	orr.w	r3, r3, #39	; 0x27
 8003a14:	e6e9      	b.n	80037ea <HAL_TIM_ConfigClockSource+0x212>
 8003a16:	bf00      	nop
 8003a18:	40012c00 	.word	0x40012c00
 8003a1c:	080084c5 	.word	0x080084c5

08003a20 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003a20:	6a03      	ldr	r3, [r0, #32]
 8003a22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a26:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a28:	6a02      	ldr	r2, [r0, #32]
{
 8003a2a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003a2c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a2e:	6d43      	ldr	r3, [r0, #84]	; 0x54

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a30:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003a32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8003a3a:	432b      	orrs	r3, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a3c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8003a3e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003a42:	ea42 4205 	orr.w	r2, r2, r5, lsl #16

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003a46:	4d0d      	ldr	r5, [pc, #52]	; (8003a7c <TIM_OC5_SetConfig+0x5c>)
 8003a48:	42a8      	cmp	r0, r5
 8003a4a:	d00b      	beq.n	8003a64 <TIM_OC5_SetConfig+0x44>
 8003a4c:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003a50:	42a8      	cmp	r0, r5
 8003a52:	d007      	beq.n	8003a64 <TIM_OC5_SetConfig+0x44>
 8003a54:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a58:	42a8      	cmp	r0, r5
 8003a5a:	d003      	beq.n	8003a64 <TIM_OC5_SetConfig+0x44>
 8003a5c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003a60:	42a8      	cmp	r0, r5
 8003a62:	d104      	bne.n	8003a6e <TIM_OC5_SetConfig+0x4e>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003a64:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003a66:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003a6a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a6e:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003a70:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003a72:	684b      	ldr	r3, [r1, #4]
 8003a74:	6583      	str	r3, [r0, #88]	; 0x58
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003a76:	6202      	str	r2, [r0, #32]
 8003a78:	bd30      	pop	{r4, r5, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40012c00 	.word	0x40012c00

08003a80 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U; 

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003a80:	6a03      	ldr	r3, [r0, #32]
 8003a82:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003a86:	6203      	str	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a88:	6a02      	ldr	r2, [r0, #32]
{
 8003a8a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2; 
 8003a8c:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003a8e:	6d43      	ldr	r3, [r0, #84]	; 0x54
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a90:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003a92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a9a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003a9e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003aa0:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003aa4:	ea42 5205 	orr.w	r2, r2, r5, lsl #20

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa8:	4d0c      	ldr	r5, [pc, #48]	; (8003adc <TIM_OC6_SetConfig+0x5c>)
 8003aaa:	42a8      	cmp	r0, r5
 8003aac:	d00b      	beq.n	8003ac6 <TIM_OC6_SetConfig+0x46>
 8003aae:	f505 55a0 	add.w	r5, r5, #5120	; 0x1400
 8003ab2:	42a8      	cmp	r0, r5
 8003ab4:	d007      	beq.n	8003ac6 <TIM_OC6_SetConfig+0x46>
 8003ab6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003aba:	42a8      	cmp	r0, r5
 8003abc:	d003      	beq.n	8003ac6 <TIM_OC6_SetConfig+0x46>
 8003abe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003ac2:	42a8      	cmp	r0, r5
 8003ac4:	d104      	bne.n	8003ad0 <TIM_OC6_SetConfig+0x50>
  {   
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003ac6:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003ac8:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003acc:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }
  
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ad0:	6044      	str	r4, [r0, #4]
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003ad2:	6543      	str	r3, [r0, #84]	; 0x54
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003ad4:	684b      	ldr	r3, [r1, #4]
 8003ad6:	65c3      	str	r3, [r0, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003ad8:	6202      	str	r2, [r0, #32]
 8003ada:	bd30      	pop	{r4, r5, pc}
 8003adc:	40012c00 	.word	0x40012c00

08003ae0 <HAL_TIM_PWM_ConfigChannel>:
  assert_param(IS_TIM_CHANNELS(Channel)); 
 8003ae0:	2a14      	cmp	r2, #20
{
 8003ae2:	b570      	push	{r4, r5, r6, lr}
 8003ae4:	4604      	mov	r4, r0
 8003ae6:	460d      	mov	r5, r1
 8003ae8:	4616      	mov	r6, r2
  assert_param(IS_TIM_CHANNELS(Channel)); 
 8003aea:	f200 811c 	bhi.w	8003d26 <HAL_TIM_PWM_ConfigChannel+0x246>
 8003aee:	4b90      	ldr	r3, [pc, #576]	; (8003d30 <HAL_TIM_PWM_ConfigChannel+0x250>)
 8003af0:	40d3      	lsrs	r3, r2
 8003af2:	07db      	lsls	r3, r3, #31
 8003af4:	d404      	bmi.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x20>
 8003af6:	f240 618a 	movw	r1, #1674	; 0x68a
 8003afa:	488e      	ldr	r0, [pc, #568]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003afc:	f002 f85f 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	f023 0210 	bic.w	r2, r3, #16
 8003b06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003b0a:	f023 0310 	bic.w	r3, r3, #16
 8003b0e:	2b60      	cmp	r3, #96	; 0x60
 8003b10:	d007      	beq.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x42>
 8003b12:	4b89      	ldr	r3, [pc, #548]	; (8003d38 <HAL_TIM_PWM_ConfigChannel+0x258>)
 8003b14:	429a      	cmp	r2, r3
 8003b16:	d004      	beq.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x42>
 8003b18:	f240 618b 	movw	r1, #1675	; 0x68b
 8003b1c:	4885      	ldr	r0, [pc, #532]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003b1e:	f002 f84e 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8003b22:	68ab      	ldr	r3, [r5, #8]
 8003b24:	f033 0302 	bics.w	r3, r3, #2
 8003b28:	d004      	beq.n	8003b34 <HAL_TIM_PWM_ConfigChannel+0x54>
 8003b2a:	f240 618c 	movw	r1, #1676	; 0x68c
 8003b2e:	4881      	ldr	r0, [pc, #516]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003b30:	f002 f845 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 8003b34:	692b      	ldr	r3, [r5, #16]
 8003b36:	f033 0304 	bics.w	r3, r3, #4
 8003b3a:	d004      	beq.n	8003b46 <HAL_TIM_PWM_ConfigChannel+0x66>
 8003b3c:	f240 618d 	movw	r1, #1677	; 0x68d
 8003b40:	487c      	ldr	r0, [pc, #496]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003b42:	f002 f83c 	bl	8005bbe <assert_failed>
  __HAL_LOCK(htim);
 8003b46:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	f04f 0002 	mov.w	r0, #2
 8003b50:	f000 80ed 	beq.w	8003d2e <HAL_TIM_PWM_ConfigChannel+0x24e>
 8003b54:	2301      	movs	r3, #1
  switch (Channel)
 8003b56:	2e08      	cmp	r6, #8
  __HAL_LOCK(htim);
 8003b58:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003b5c:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8003b60:	f000 8089 	beq.w	8003c76 <HAL_TIM_PWM_ConfigChannel+0x196>
 8003b64:	d809      	bhi.n	8003b7a <HAL_TIM_PWM_ConfigChannel+0x9a>
 8003b66:	b396      	cbz	r6, 8003bce <HAL_TIM_PWM_ConfigChannel+0xee>
 8003b68:	2e04      	cmp	r6, #4
 8003b6a:	d05e      	beq.n	8003c2a <HAL_TIM_PWM_ConfigChannel+0x14a>
  htim->State = HAL_TIM_STATE_READY;
 8003b6c:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003b6e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003b70:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8003b74:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8003b78:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003b7a:	2e10      	cmp	r6, #16
 8003b7c:	f000 809d 	beq.w	8003cba <HAL_TIM_PWM_ConfigChannel+0x1da>
 8003b80:	2e14      	cmp	r6, #20
 8003b82:	f000 80b5 	beq.w	8003cf0 <HAL_TIM_PWM_ConfigChannel+0x210>
 8003b86:	2e0c      	cmp	r6, #12
 8003b88:	d1f0      	bne.n	8003b6c <HAL_TIM_PWM_ConfigChannel+0x8c>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance)); 
 8003b8a:	6823      	ldr	r3, [r4, #0]
 8003b8c:	4a6b      	ldr	r2, [pc, #428]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d00b      	beq.n	8003baa <HAL_TIM_PWM_ConfigChannel+0xca>
 8003b92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b96:	d008      	beq.n	8003baa <HAL_TIM_PWM_ConfigChannel+0xca>
 8003b98:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d004      	beq.n	8003baa <HAL_TIM_PWM_ConfigChannel+0xca>
 8003ba0:	f240 61cc 	movw	r1, #1740	; 0x6cc
 8003ba4:	4863      	ldr	r0, [pc, #396]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003ba6:	f002 f80a 	bl	8005bbe <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003baa:	4629      	mov	r1, r5
 8003bac:	6820      	ldr	r0, [r4, #0]
 8003bae:	f7ff fcc7 	bl	8003540 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bb2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003bb4:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003bb6:	69da      	ldr	r2, [r3, #28]
 8003bb8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003bbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003bbe:	69da      	ldr	r2, [r3, #28]
 8003bc0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003bc4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003bc6:	69da      	ldr	r2, [r3, #28]
 8003bc8:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003bcc:	e073      	b.n	8003cb6 <HAL_TIM_PWM_ConfigChannel+0x1d6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance)); 
 8003bce:	6823      	ldr	r3, [r4, #0]
 8003bd0:	4a5a      	ldr	r2, [pc, #360]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d017      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bda:	d014      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003bdc:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003be0:	4293      	cmp	r3, r2
 8003be2:	d010      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003be4:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d00c      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003bec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d008      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003bf4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003bf8:	4293      	cmp	r3, r2
 8003bfa:	d004      	beq.n	8003c06 <HAL_TIM_PWM_ConfigChannel+0x126>
 8003bfc:	f240 6199 	movw	r1, #1689	; 0x699
 8003c00:	484c      	ldr	r0, [pc, #304]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003c02:	f001 ffdc 	bl	8005bbe <assert_failed>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c06:	4629      	mov	r1, r5
 8003c08:	6820      	ldr	r0, [r4, #0]
 8003c0a:	f7ff fb73 	bl	80032f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c0e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c10:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c12:	699a      	ldr	r2, [r3, #24]
 8003c14:	f042 0208 	orr.w	r2, r2, #8
 8003c18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c1a:	699a      	ldr	r2, [r3, #24]
 8003c1c:	f022 0204 	bic.w	r2, r2, #4
 8003c20:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c22:	699a      	ldr	r2, [r3, #24]
 8003c24:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c26:	619a      	str	r2, [r3, #24]
    break;
 8003c28:	e7a0      	b.n	8003b6c <HAL_TIM_PWM_ConfigChannel+0x8c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance)); 
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	4a43      	ldr	r2, [pc, #268]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d00f      	beq.n	8003c52 <HAL_TIM_PWM_ConfigChannel+0x172>
 8003c32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c36:	d00c      	beq.n	8003c52 <HAL_TIM_PWM_ConfigChannel+0x172>
 8003c38:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d008      	beq.n	8003c52 <HAL_TIM_PWM_ConfigChannel+0x172>
 8003c40:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d004      	beq.n	8003c52 <HAL_TIM_PWM_ConfigChannel+0x172>
 8003c48:	f240 61aa 	movw	r1, #1706	; 0x6aa
 8003c4c:	4839      	ldr	r0, [pc, #228]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003c4e:	f001 ffb6 	bl	8005bbe <assert_failed>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c52:	4629      	mov	r1, r5
 8003c54:	6820      	ldr	r0, [r4, #0]
 8003c56:	f7ff fbb5 	bl	80033c4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c5a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c5c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c5e:	699a      	ldr	r2, [r3, #24]
 8003c60:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c64:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c66:	699a      	ldr	r2, [r3, #24]
 8003c68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c6c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003c74:	e7d7      	b.n	8003c26 <HAL_TIM_PWM_ConfigChannel+0x146>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance)); 
 8003c76:	6823      	ldr	r3, [r4, #0]
 8003c78:	4a30      	ldr	r2, [pc, #192]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d00b      	beq.n	8003c96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8003c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c82:	d008      	beq.n	8003c96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8003c84:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003c88:	4293      	cmp	r3, r2
 8003c8a:	d004      	beq.n	8003c96 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8003c8c:	f240 61bb 	movw	r1, #1723	; 0x6bb
 8003c90:	4828      	ldr	r0, [pc, #160]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003c92:	f001 ff94 	bl	8005bbe <assert_failed>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c96:	4629      	mov	r1, r5
 8003c98:	6820      	ldr	r0, [r4, #0]
 8003c9a:	f7ff fbf3 	bl	8003484 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c9e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003ca0:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003ca2:	69da      	ldr	r2, [r3, #28]
 8003ca4:	f042 0208 	orr.w	r2, r2, #8
 8003ca8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003caa:	69da      	ldr	r2, [r3, #28]
 8003cac:	f022 0204 	bic.w	r2, r2, #4
 8003cb0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003cb2:	69da      	ldr	r2, [r3, #28]
 8003cb4:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 8003cb6:	61da      	str	r2, [r3, #28]
    break;
 8003cb8:	e758      	b.n	8003b6c <HAL_TIM_PWM_ConfigChannel+0x8c>
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance)); 
 8003cba:	6822      	ldr	r2, [r4, #0]
 8003cbc:	4b1f      	ldr	r3, [pc, #124]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d004      	beq.n	8003ccc <HAL_TIM_PWM_ConfigChannel+0x1ec>
 8003cc2:	f240 61dd 	movw	r1, #1757	; 0x6dd
 8003cc6:	481b      	ldr	r0, [pc, #108]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003cc8:	f001 ff79 	bl	8005bbe <assert_failed>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003ccc:	4629      	mov	r1, r5
 8003cce:	6820      	ldr	r0, [r4, #0]
 8003cd0:	f7ff fea6 	bl	8003a20 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003cd4:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003cd6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003cd8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cda:	f042 0208 	orr.w	r2, r2, #8
 8003cde:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003ce0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003ce2:	f022 0204 	bic.w	r2, r2, #4
 8003ce6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 8003ce8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003cea:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003cec:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 8003cee:	e73d      	b.n	8003b6c <HAL_TIM_PWM_ConfigChannel+0x8c>
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
 8003cf0:	6822      	ldr	r2, [r4, #0]
 8003cf2:	4b12      	ldr	r3, [pc, #72]	; (8003d3c <HAL_TIM_PWM_ConfigChannel+0x25c>)
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d004      	beq.n	8003d02 <HAL_TIM_PWM_ConfigChannel+0x222>
 8003cf8:	f240 61ee 	movw	r1, #1774	; 0x6ee
 8003cfc:	480d      	ldr	r0, [pc, #52]	; (8003d34 <HAL_TIM_PWM_ConfigChannel+0x254>)
 8003cfe:	f001 ff5e 	bl	8005bbe <assert_failed>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d02:	4629      	mov	r1, r5
 8003d04:	6820      	ldr	r0, [r4, #0]
 8003d06:	f7ff febb 	bl	8003a80 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d0a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003d0c:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d0e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d10:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d14:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d16:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d1c:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 8003d1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003d20:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003d24:	e7e2      	b.n	8003cec <HAL_TIM_PWM_ConfigChannel+0x20c>
  assert_param(IS_TIM_CHANNELS(Channel)); 
 8003d26:	2a3c      	cmp	r2, #60	; 0x3c
 8003d28:	f47f aee5 	bne.w	8003af6 <HAL_TIM_PWM_ConfigChannel+0x16>
 8003d2c:	e6e8      	b.n	8003b00 <HAL_TIM_PWM_ConfigChannel+0x20>
}
 8003d2e:	bd70      	pop	{r4, r5, r6, pc}
 8003d30:	00111111 	.word	0x00111111
 8003d34:	080084fd 	.word	0x080084fd
 8003d38:	00010040 	.word	0x00010040
 8003d3c:	40012c00 	.word	0x40012c00

08003d40 <HAL_TIMEx_MasterConfigSynchronization>:
{
 8003d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 8003d42:	4a33      	ldr	r2, [pc, #204]	; (8003e10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003d44:	6803      	ldr	r3, [r0, #0]
 8003d46:	4293      	cmp	r3, r2
{
 8003d48:	4605      	mov	r5, r0
 8003d4a:	460e      	mov	r6, r1
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
 8003d4c:	d017      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d52:	d014      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d54:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d010      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d5c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d00c      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d008      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d6c:	f502 3296 	add.w	r2, r2, #76800	; 0x12c00
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d004      	beq.n	8003d7e <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 8003d74:	f240 7117 	movw	r1, #1815	; 0x717
 8003d78:	4826      	ldr	r0, [pc, #152]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003d7a:	f001 ff20 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8003d7e:	6833      	ldr	r3, [r6, #0]
 8003d80:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 8003d84:	d006      	beq.n	8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003d86:	2b40      	cmp	r3, #64	; 0x40
 8003d88:	d004      	beq.n	8003d94 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8003d8a:	f44f 61e3 	mov.w	r1, #1816	; 0x718
 8003d8e:	4821      	ldr	r0, [pc, #132]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003d90:	f001 ff15 	bl	8005bbe <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8003d94:	68b3      	ldr	r3, [r6, #8]
 8003d96:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8003d9a:	d004      	beq.n	8003da6 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8003d9c:	f240 7119 	movw	r1, #1817	; 0x719
 8003da0:	481c      	ldr	r0, [pc, #112]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003da2:	f001 ff0c 	bl	8005bbe <assert_failed>
  __HAL_LOCK(htim);
 8003da6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d02d      	beq.n	8003e0a <HAL_TIMEx_MasterConfigSynchronization+0xca>
 8003dae:	2301      	movs	r3, #1
 8003db0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003db4:	4a16      	ldr	r2, [pc, #88]	; (8003e10 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
  tmpcr2 = htim->Instance->CR2;
 8003db6:	682b      	ldr	r3, [r5, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003db8:	4293      	cmp	r3, r2
  tmpcr2 = htim->Instance->CR2;
 8003dba:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003dbc:	689f      	ldr	r7, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003dbe:	d115      	bne.n	8003dec <HAL_TIMEx_MasterConfigSynchronization+0xac>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8003dc0:	6873      	ldr	r3, [r6, #4]
 8003dc2:	f433 1340 	bics.w	r3, r3, #3145728	; 0x300000
 8003dc6:	d00d      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003dc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003dcc:	d00a      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003dce:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003dd2:	d007      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003dd4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003dd8:	d004      	beq.n	8003de4 <HAL_TIMEx_MasterConfigSynchronization+0xa4>
 8003dda:	f44f 61e5 	mov.w	r1, #1832	; 0x728
 8003dde:	480d      	ldr	r0, [pc, #52]	; (8003e14 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003de0:	f001 feed 	bl	8005bbe <assert_failed>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003de4:	6873      	ldr	r3, [r6, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003de6:	f424 0470 	bic.w	r4, r4, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003dea:	431c      	orrs	r4, r3
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003dec:	6833      	ldr	r3, [r6, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003dee:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003df2:	431c      	orrs	r4, r3
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003df4:	68b3      	ldr	r3, [r6, #8]
  tmpsmcr &= ~TIM_SMCR_MSM;
 8003df6:	f027 0780 	bic.w	r7, r7, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003dfa:	431f      	orrs	r7, r3
  htim->Instance->CR2 = tmpcr2;
 8003dfc:	682b      	ldr	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8003dfe:	2000      	movs	r0, #0
  htim->Instance->CR2 = tmpcr2;
 8003e00:	605c      	str	r4, [r3, #4]
  htim->Instance->SMCR = tmpsmcr;
 8003e02:	609f      	str	r7, [r3, #8]
  __HAL_UNLOCK(htim);
 8003e04:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  return HAL_OK;
 8003e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8003e0a:	2002      	movs	r0, #2
} 
 8003e0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	40012c00 	.word	0x40012c00
 8003e14:	080084fd 	.word	0x080084fd

08003e18 <HAL_TIMEx_CommutationCallback>:
 8003e18:	4770      	bx	lr

08003e1a <HAL_TIMEx_BreakCallback>:
 8003e1a:	4770      	bx	lr

08003e1c <HAL_TIMEx_Break2Callback>:
{
 8003e1c:	4770      	bx	lr

08003e1e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e1e:	6803      	ldr	r3, [r0, #0]
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8003e26:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	f022 0201 	bic.w	r2, r2, #1
 8003e2e:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e30:	2320      	movs	r3, #32
 8003e32:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
 8003e36:	4770      	bx	lr

08003e38 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8003e38:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 8003e3c:	2b20      	cmp	r3, #32
 8003e3e:	d13d      	bne.n	8003ebc <HAL_UART_Receive_IT+0x84>
    if((pData == NULL ) || (Size == 0U))
 8003e40:	2900      	cmp	r1, #0
 8003e42:	d039      	beq.n	8003eb8 <HAL_UART_Receive_IT+0x80>
 8003e44:	2a00      	cmp	r2, #0
 8003e46:	d037      	beq.n	8003eb8 <HAL_UART_Receive_IT+0x80>
    __HAL_LOCK(huart);
 8003e48:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d035      	beq.n	8003ebc <HAL_UART_Receive_IT+0x84>
 8003e50:	2301      	movs	r3, #1
 8003e52:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    UART_MASK_COMPUTATION(huart);
 8003e56:	6883      	ldr	r3, [r0, #8]
    huart->pRxBuffPtr = pData;
 8003e58:	6541      	str	r1, [r0, #84]	; 0x54
    UART_MASK_COMPUTATION(huart);
 8003e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxXferSize = Size;
 8003e5e:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8003e62:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8003e66:	d119      	bne.n	8003e9c <HAL_UART_Receive_IT+0x64>
 8003e68:	6903      	ldr	r3, [r0, #16]
 8003e6a:	b9ab      	cbnz	r3, 8003e98 <HAL_UART_Receive_IT+0x60>
 8003e6c:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003e70:	f8a0 305c 	strh.w	r3, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e74:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e76:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e78:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003e7a:	f880 206a 	strb.w	r2, [r0, #106]	; 0x6a
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e7e:	6802      	ldr	r2, [r0, #0]
    __HAL_UNLOCK(huart);
 8003e80:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e84:	6891      	ldr	r1, [r2, #8]
 8003e86:	f041 0101 	orr.w	r1, r1, #1
 8003e8a:	6091      	str	r1, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003e8c:	6811      	ldr	r1, [r2, #0]
 8003e8e:	f441 7190 	orr.w	r1, r1, #288	; 0x120
 8003e92:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8003e94:	4618      	mov	r0, r3
 8003e96:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8003e98:	23ff      	movs	r3, #255	; 0xff
 8003e9a:	e7e9      	b.n	8003e70 <HAL_UART_Receive_IT+0x38>
 8003e9c:	b923      	cbnz	r3, 8003ea8 <HAL_UART_Receive_IT+0x70>
 8003e9e:	6903      	ldr	r3, [r0, #16]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0f9      	beq.n	8003e98 <HAL_UART_Receive_IT+0x60>
 8003ea4:	237f      	movs	r3, #127	; 0x7f
 8003ea6:	e7e3      	b.n	8003e70 <HAL_UART_Receive_IT+0x38>
 8003ea8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003eac:	d1e2      	bne.n	8003e74 <HAL_UART_Receive_IT+0x3c>
 8003eae:	6903      	ldr	r3, [r0, #16]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d0f7      	beq.n	8003ea4 <HAL_UART_Receive_IT+0x6c>
 8003eb4:	233f      	movs	r3, #63	; 0x3f
 8003eb6:	e7db      	b.n	8003e70 <HAL_UART_Receive_IT+0x38>
      return HAL_ERROR;
 8003eb8:	2001      	movs	r0, #1
 8003eba:	4770      	bx	lr
    return HAL_BUSY;
 8003ebc:	2002      	movs	r0, #2
}
 8003ebe:	4770      	bx	lr

08003ec0 <HAL_UART_TxCpltCallback>:
 8003ec0:	4770      	bx	lr

08003ec2 <HAL_UART_ErrorCallback>:
 8003ec2:	4770      	bx	lr

08003ec4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003ec4:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003ec6:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003ece:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52

  HAL_UART_ErrorCallback(huart);
 8003ed2:	f7ff fff6 	bl	8003ec2 <HAL_UART_ErrorCallback>
 8003ed6:	bd08      	pop	{r3, pc}

08003ed8 <UART_SetConfig>:
{
 8003ed8:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003eda:	6842      	ldr	r2, [r0, #4]
 8003edc:	4b75      	ldr	r3, [pc, #468]	; (80040b4 <UART_SetConfig+0x1dc>)
 8003ede:	429a      	cmp	r2, r3
{
 8003ee0:	4604      	mov	r4, r0
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 8003ee2:	d904      	bls.n	8003eee <UART_SetConfig+0x16>
 8003ee4:	f640 0139 	movw	r1, #2105	; 0x839
 8003ee8:	4873      	ldr	r0, [pc, #460]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003eea:	f001 fe68 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 8003eee:	68a3      	ldr	r3, [r4, #8]
 8003ef0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ef4:	d007      	beq.n	8003f06 <UART_SetConfig+0x2e>
 8003ef6:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8003efa:	d004      	beq.n	8003f06 <UART_SetConfig+0x2e>
 8003efc:	f640 013a 	movw	r1, #2106	; 0x83a
 8003f00:	486d      	ldr	r0, [pc, #436]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f02:	f001 fe5c 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 8003f06:	68e3      	ldr	r3, [r4, #12]
 8003f08:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8003f0c:	d004      	beq.n	8003f18 <UART_SetConfig+0x40>
 8003f0e:	f640 013b 	movw	r1, #2107	; 0x83b
 8003f12:	4869      	ldr	r0, [pc, #420]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f14:	f001 fe53 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 8003f18:	6923      	ldr	r3, [r4, #16]
 8003f1a:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8003f1e:	d007      	beq.n	8003f30 <UART_SetConfig+0x58>
 8003f20:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8003f24:	d004      	beq.n	8003f30 <UART_SetConfig+0x58>
 8003f26:	f640 013c 	movw	r1, #2108	; 0x83c
 8003f2a:	4863      	ldr	r0, [pc, #396]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f2c:	f001 fe47 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 8003f30:	6963      	ldr	r3, [r4, #20]
 8003f32:	f033 020c 	bics.w	r2, r3, #12
 8003f36:	d100      	bne.n	8003f3a <UART_SetConfig+0x62>
 8003f38:	b923      	cbnz	r3, 8003f44 <UART_SetConfig+0x6c>
 8003f3a:	f640 013d 	movw	r1, #2109	; 0x83d
 8003f3e:	485e      	ldr	r0, [pc, #376]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f40:	f001 fe3d 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 8003f44:	69a3      	ldr	r3, [r4, #24]
 8003f46:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 8003f4a:	d004      	beq.n	8003f56 <UART_SetConfig+0x7e>
 8003f4c:	f640 013e 	movw	r1, #2110	; 0x83e
 8003f50:	4859      	ldr	r0, [pc, #356]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f52:	f001 fe34 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 8003f56:	6a23      	ldr	r3, [r4, #32]
 8003f58:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8003f5c:	d004      	beq.n	8003f68 <UART_SetConfig+0x90>
 8003f5e:	f640 013f 	movw	r1, #2111	; 0x83f
 8003f62:	4855      	ldr	r0, [pc, #340]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f64:	f001 fe2b 	bl	8005bbe <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 8003f68:	69e3      	ldr	r3, [r4, #28]
 8003f6a:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 8003f6e:	d004      	beq.n	8003f7a <UART_SetConfig+0xa2>
 8003f70:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8003f74:	4850      	ldr	r0, [pc, #320]	; (80040b8 <UART_SetConfig+0x1e0>)
 8003f76:	f001 fe22 	bl	8005bbe <assert_failed>
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f7a:	6921      	ldr	r1, [r4, #16]
 8003f7c:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003f7e:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f80:	69e2      	ldr	r2, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003f82:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f84:	430b      	orrs	r3, r1
 8003f86:	6961      	ldr	r1, [r4, #20]
 8003f88:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003f8a:	494c      	ldr	r1, [pc, #304]	; (80040bc <UART_SetConfig+0x1e4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003f8c:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003f8e:	4001      	ands	r1, r0
 8003f90:	430b      	orrs	r3, r1
 8003f92:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f94:	686b      	ldr	r3, [r5, #4]
 8003f96:	68e1      	ldr	r1, [r4, #12]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003f98:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003f9a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003f9e:	430b      	orrs	r3, r1
 8003fa0:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003fa2:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003fa4:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003fa6:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003faa:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003fac:	430b      	orrs	r3, r1
 8003fae:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fb0:	4b43      	ldr	r3, [pc, #268]	; (80040c0 <UART_SetConfig+0x1e8>)
 8003fb2:	429d      	cmp	r5, r3
 8003fb4:	d112      	bne.n	8003fdc <UART_SetConfig+0x104>
 8003fb6:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8003fba:	4942      	ldr	r1, [pc, #264]	; (80040c4 <UART_SetConfig+0x1ec>)
 8003fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fbe:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fc2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003fc6:	5ccb      	ldrb	r3, [r1, r3]
 8003fc8:	d13b      	bne.n	8004042 <UART_SetConfig+0x16a>
    switch (clocksource)
 8003fca:	2b08      	cmp	r3, #8
 8003fcc:	d836      	bhi.n	800403c <UART_SetConfig+0x164>
 8003fce:	e8df f003 	tbb	[pc, r3]
 8003fd2:	210f      	.short	0x210f
 8003fd4:	352d3524 	.word	0x352d3524
 8003fd8:	3535      	.short	0x3535
 8003fda:	30          	.byte	0x30
 8003fdb:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003fdc:	4b3a      	ldr	r3, [pc, #232]	; (80040c8 <UART_SetConfig+0x1f0>)
 8003fde:	429d      	cmp	r5, r3
 8003fe0:	d003      	beq.n	8003fea <UART_SetConfig+0x112>
 8003fe2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003fe6:	429d      	cmp	r5, r3
 8003fe8:	d15e      	bne.n	80040a8 <UART_SetConfig+0x1d0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fea:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003fee:	d131      	bne.n	8004054 <UART_SetConfig+0x17c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003ff0:	f7fe fe38 	bl	8002c64 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ff4:	6861      	ldr	r1, [r4, #4]
 8003ff6:	084a      	lsrs	r2, r1, #1
 8003ff8:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003ffc:	fbb3 f3f1 	udiv	r3, r3, r1
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004000:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8004002:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8004004:	f023 020f 	bic.w	r2, r3, #15
    huart->Instance->BRR = brrtemp;
 8004008:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800400a:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 800400e:	4313      	orrs	r3, r2
 8004010:	60cb      	str	r3, [r1, #12]
 8004012:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004014:	f7fe fe3e 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
 8004018:	e7ec      	b.n	8003ff4 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800401a:	6860      	ldr	r0, [r4, #4]
 800401c:	0843      	lsrs	r3, r0, #1
 800401e:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004022:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004026:	fbb3 f3f0 	udiv	r3, r3, r0
 800402a:	e7e9      	b.n	8004000 <UART_SetConfig+0x128>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800402c:	f7fe fce0 	bl	80029f0 <HAL_RCC_GetSysClockFreq>
 8004030:	e7e0      	b.n	8003ff4 <UART_SetConfig+0x11c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004032:	6860      	ldr	r0, [r4, #4]
 8004034:	0843      	lsrs	r3, r0, #1
 8004036:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800403a:	e7f4      	b.n	8004026 <UART_SetConfig+0x14e>
        ret = HAL_ERROR;
 800403c:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 800403e:	2300      	movs	r3, #0
 8004040:	e7e0      	b.n	8004004 <UART_SetConfig+0x12c>
    switch (clocksource)
 8004042:	2b08      	cmp	r3, #8
 8004044:	d833      	bhi.n	80040ae <UART_SetConfig+0x1d6>
 8004046:	e8df f003 	tbb	[pc, r3]
 800404a:	1005      	.short	0x1005
 800404c:	3227321b 	.word	0x3227321b
 8004050:	3232      	.short	0x3232
 8004052:	2a          	.byte	0x2a
 8004053:	00          	.byte	0x00
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004054:	f7fe fe06 	bl	8002c64 <HAL_RCC_GetPCLK1Freq>
 8004058:	6863      	ldr	r3, [r4, #4]
 800405a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800405e:	fbb0 f0f3 	udiv	r0, r0, r3
 8004062:	b280      	uxth	r0, r0
 8004064:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8004066:	2000      	movs	r0, #0
        break;
 8004068:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800406a:	f7fe fe13 	bl	8002c94 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800406e:	6863      	ldr	r3, [r4, #4]
 8004070:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8004074:	fbb0 f0f3 	udiv	r0, r0, r3
 8004078:	4b11      	ldr	r3, [pc, #68]	; (80040c0 <UART_SetConfig+0x1e8>)
 800407a:	b280      	uxth	r0, r0
 800407c:	60d8      	str	r0, [r3, #12]
 800407e:	e7f2      	b.n	8004066 <UART_SetConfig+0x18e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004080:	6862      	ldr	r2, [r4, #4]
 8004082:	0853      	lsrs	r3, r2, #1
 8004084:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8004088:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800408c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004090:	4a0b      	ldr	r2, [pc, #44]	; (80040c0 <UART_SetConfig+0x1e8>)
 8004092:	b29b      	uxth	r3, r3
 8004094:	60d3      	str	r3, [r2, #12]
 8004096:	e7e6      	b.n	8004066 <UART_SetConfig+0x18e>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004098:	f7fe fcaa 	bl	80029f0 <HAL_RCC_GetSysClockFreq>
 800409c:	e7e7      	b.n	800406e <UART_SetConfig+0x196>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800409e:	6862      	ldr	r2, [r4, #4]
 80040a0:	0853      	lsrs	r3, r2, #1
 80040a2:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80040a6:	e7f1      	b.n	800408c <UART_SetConfig+0x1b4>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80040a8:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80040ac:	d0c6      	beq.n	800403c <UART_SetConfig+0x164>
        ret = HAL_ERROR;
 80040ae:	2001      	movs	r0, #1
  return ret;
 80040b0:	bd38      	pop	{r3, r4, r5, pc}
 80040b2:	bf00      	nop
 80040b4:	00895440 	.word	0x00895440
 80040b8:	0800853c 	.word	0x0800853c
 80040bc:	efff69f3 	.word	0xefff69f3
 80040c0:	40013800 	.word	0x40013800
 80040c4:	08008538 	.word	0x08008538
 80040c8:	40004400 	.word	0x40004400

080040cc <UART_AdvFeatureConfig>:
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80040cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80040ce:	2bff      	cmp	r3, #255	; 0xff
{
 80040d0:	b510      	push	{r4, lr}
 80040d2:	4604      	mov	r4, r0
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 80040d4:	d904      	bls.n	80040e0 <UART_AdvFeatureConfig+0x14>
 80040d6:	f640 01a2 	movw	r1, #2210	; 0x8a2
 80040da:	485c      	ldr	r0, [pc, #368]	; (800424c <UART_AdvFeatureConfig+0x180>)
 80040dc:	f001 fd6f 	bl	8005bbe <assert_failed>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040e2:	07d8      	lsls	r0, r3, #31
 80040e4:	d50f      	bpl.n	8004106 <UART_AdvFeatureConfig+0x3a>
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 80040e6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80040e8:	f433 3300 	bics.w	r3, r3, #131072	; 0x20000
 80040ec:	d004      	beq.n	80040f8 <UART_AdvFeatureConfig+0x2c>
 80040ee:	f640 01a7 	movw	r1, #2215	; 0x8a7
 80040f2:	4856      	ldr	r0, [pc, #344]	; (800424c <UART_AdvFeatureConfig+0x180>)
 80040f4:	f001 fd63 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040f8:	6822      	ldr	r2, [r4, #0]
 80040fa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80040fc:	6853      	ldr	r3, [r2, #4]
 80040fe:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004102:	430b      	orrs	r3, r1
 8004104:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004106:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004108:	0799      	lsls	r1, r3, #30
 800410a:	d50f      	bpl.n	800412c <UART_AdvFeatureConfig+0x60>
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800410c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800410e:	f433 3380 	bics.w	r3, r3, #65536	; 0x10000
 8004112:	d004      	beq.n	800411e <UART_AdvFeatureConfig+0x52>
 8004114:	f640 01ae 	movw	r1, #2222	; 0x8ae
 8004118:	484c      	ldr	r0, [pc, #304]	; (800424c <UART_AdvFeatureConfig+0x180>)
 800411a:	f001 fd50 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800411e:	6822      	ldr	r2, [r4, #0]
 8004120:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8004122:	6853      	ldr	r3, [r2, #4]
 8004124:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004128:	430b      	orrs	r3, r1
 800412a:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800412c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800412e:	075a      	lsls	r2, r3, #29
 8004130:	d50f      	bpl.n	8004152 <UART_AdvFeatureConfig+0x86>
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 8004132:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004134:	f433 2380 	bics.w	r3, r3, #262144	; 0x40000
 8004138:	d004      	beq.n	8004144 <UART_AdvFeatureConfig+0x78>
 800413a:	f640 01b5 	movw	r1, #2229	; 0x8b5
 800413e:	4843      	ldr	r0, [pc, #268]	; (800424c <UART_AdvFeatureConfig+0x180>)
 8004140:	f001 fd3d 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004144:	6822      	ldr	r2, [r4, #0]
 8004146:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8004148:	6853      	ldr	r3, [r2, #4]
 800414a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800414e:	430b      	orrs	r3, r1
 8004150:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004152:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004154:	071b      	lsls	r3, r3, #28
 8004156:	d50f      	bpl.n	8004178 <UART_AdvFeatureConfig+0xac>
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 8004158:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800415a:	f433 4300 	bics.w	r3, r3, #32768	; 0x8000
 800415e:	d004      	beq.n	800416a <UART_AdvFeatureConfig+0x9e>
 8004160:	f640 01bc 	movw	r1, #2236	; 0x8bc
 8004164:	4839      	ldr	r0, [pc, #228]	; (800424c <UART_AdvFeatureConfig+0x180>)
 8004166:	f001 fd2a 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800416a:	6822      	ldr	r2, [r4, #0]
 800416c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800416e:	6853      	ldr	r3, [r2, #4]
 8004170:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004174:	430b      	orrs	r3, r1
 8004176:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004178:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800417a:	06d8      	lsls	r0, r3, #27
 800417c:	d50f      	bpl.n	800419e <UART_AdvFeatureConfig+0xd2>
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800417e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004180:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8004184:	d004      	beq.n	8004190 <UART_AdvFeatureConfig+0xc4>
 8004186:	f640 01c3 	movw	r1, #2243	; 0x8c3
 800418a:	4830      	ldr	r0, [pc, #192]	; (800424c <UART_AdvFeatureConfig+0x180>)
 800418c:	f001 fd17 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004190:	6822      	ldr	r2, [r4, #0]
 8004192:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004194:	6893      	ldr	r3, [r2, #8]
 8004196:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800419a:	430b      	orrs	r3, r1
 800419c:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800419e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041a0:	0699      	lsls	r1, r3, #26
 80041a2:	d50f      	bpl.n	80041c4 <UART_AdvFeatureConfig+0xf8>
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 80041a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80041a6:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 80041aa:	d004      	beq.n	80041b6 <UART_AdvFeatureConfig+0xea>
 80041ac:	f640 01ca 	movw	r1, #2250	; 0x8ca
 80041b0:	4826      	ldr	r0, [pc, #152]	; (800424c <UART_AdvFeatureConfig+0x180>)
 80041b2:	f001 fd04 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041b6:	6822      	ldr	r2, [r4, #0]
 80041b8:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80041ba:	6893      	ldr	r3, [r2, #8]
 80041bc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80041c0:	430b      	orrs	r3, r1
 80041c2:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80041c6:	065a      	lsls	r2, r3, #25
 80041c8:	d52b      	bpl.n	8004222 <UART_AdvFeatureConfig+0x156>
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 80041ca:	6822      	ldr	r2, [r4, #0]
 80041cc:	4b20      	ldr	r3, [pc, #128]	; (8004250 <UART_AdvFeatureConfig+0x184>)
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d004      	beq.n	80041dc <UART_AdvFeatureConfig+0x110>
 80041d2:	f640 01d1 	movw	r1, #2257	; 0x8d1
 80041d6:	481d      	ldr	r0, [pc, #116]	; (800424c <UART_AdvFeatureConfig+0x180>)
 80041d8:	f001 fcf1 	bl	8005bbe <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 80041dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80041de:	f433 1380 	bics.w	r3, r3, #1048576	; 0x100000
 80041e2:	d004      	beq.n	80041ee <UART_AdvFeatureConfig+0x122>
 80041e4:	f640 01d2 	movw	r1, #2258	; 0x8d2
 80041e8:	4818      	ldr	r0, [pc, #96]	; (800424c <UART_AdvFeatureConfig+0x180>)
 80041ea:	f001 fce8 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041ee:	6821      	ldr	r1, [r4, #0]
 80041f0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80041f2:	684b      	ldr	r3, [r1, #4]
 80041f4:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80041f8:	4313      	orrs	r3, r2
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041fa:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041fe:	604b      	str	r3, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004200:	d10f      	bne.n	8004222 <UART_AdvFeatureConfig+0x156>
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 8004202:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004204:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 8004208:	d004      	beq.n	8004214 <UART_AdvFeatureConfig+0x148>
 800420a:	f640 01d7 	movw	r1, #2263	; 0x8d7
 800420e:	480f      	ldr	r0, [pc, #60]	; (800424c <UART_AdvFeatureConfig+0x180>)
 8004210:	f001 fcd5 	bl	8005bbe <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004214:	6822      	ldr	r2, [r4, #0]
 8004216:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8004218:	6853      	ldr	r3, [r2, #4]
 800421a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800421e:	430b      	orrs	r3, r1
 8004220:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004222:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004224:	061b      	lsls	r3, r3, #24
 8004226:	d50f      	bpl.n	8004248 <UART_AdvFeatureConfig+0x17c>
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 8004228:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800422a:	f433 2300 	bics.w	r3, r3, #524288	; 0x80000
 800422e:	d004      	beq.n	800423a <UART_AdvFeatureConfig+0x16e>
 8004230:	f640 01df 	movw	r1, #2271	; 0x8df
 8004234:	4805      	ldr	r0, [pc, #20]	; (800424c <UART_AdvFeatureConfig+0x180>)
 8004236:	f001 fcc2 	bl	8005bbe <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800423a:	6822      	ldr	r2, [r4, #0]
 800423c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800423e:	6853      	ldr	r3, [r2, #4]
 8004240:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004244:	430b      	orrs	r3, r1
 8004246:	6053      	str	r3, [r2, #4]
 8004248:	bd10      	pop	{r4, pc}
 800424a:	bf00      	nop
 800424c:	0800853c 	.word	0x0800853c
 8004250:	40013800 	.word	0x40013800

08004254 <UART_WaitOnFlagUntilTimeout>:
{
 8004254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004258:	9d06      	ldr	r5, [sp, #24]
 800425a:	4604      	mov	r4, r0
 800425c:	460f      	mov	r7, r1
 800425e:	4616      	mov	r6, r2
 8004260:	4698      	mov	r8, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004262:	6821      	ldr	r1, [r4, #0]
 8004264:	69ca      	ldr	r2, [r1, #28]
 8004266:	ea37 0302 	bics.w	r3, r7, r2
 800426a:	bf0c      	ite	eq
 800426c:	2201      	moveq	r2, #1
 800426e:	2200      	movne	r2, #0
 8004270:	42b2      	cmp	r2, r6
 8004272:	d002      	beq.n	800427a <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8004274:	2000      	movs	r0, #0
}
 8004276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 800427a:	1c6b      	adds	r3, r5, #1
 800427c:	d0f2      	beq.n	8004264 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800427e:	b99d      	cbnz	r5, 80042a8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004280:	6823      	ldr	r3, [r4, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004288:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800428a:	689a      	ldr	r2, [r3, #8]
 800428c:	f022 0201 	bic.w	r2, r2, #1
 8004290:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8004292:	2320      	movs	r3, #32
 8004294:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8004298:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 800429c:	2300      	movs	r3, #0
 800429e:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 80042a2:	2003      	movs	r0, #3
 80042a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80042a8:	f7fc fcc4 	bl	8000c34 <HAL_GetTick>
 80042ac:	eba0 0008 	sub.w	r0, r0, r8
 80042b0:	4285      	cmp	r5, r0
 80042b2:	d2d6      	bcs.n	8004262 <UART_WaitOnFlagUntilTimeout+0xe>
 80042b4:	e7e4      	b.n	8004280 <UART_WaitOnFlagUntilTimeout+0x2c>

080042b6 <HAL_UART_Transmit>:
{
 80042b6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80042ba:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80042bc:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80042c0:	2b20      	cmp	r3, #32
{
 80042c2:	4604      	mov	r4, r0
 80042c4:	460d      	mov	r5, r1
 80042c6:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80042c8:	d14c      	bne.n	8004364 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 80042ca:	2900      	cmp	r1, #0
 80042cc:	d048      	beq.n	8004360 <HAL_UART_Transmit+0xaa>
 80042ce:	2a00      	cmp	r2, #0
 80042d0:	d046      	beq.n	8004360 <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 80042d2:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80042d6:	2b01      	cmp	r3, #1
 80042d8:	d044      	beq.n	8004364 <HAL_UART_Transmit+0xae>
 80042da:	2301      	movs	r3, #1
 80042dc:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e0:	2300      	movs	r3, #0
 80042e2:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042e4:	2321      	movs	r3, #33	; 0x21
 80042e6:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 80042ea:	f7fc fca3 	bl	8000c34 <HAL_GetTick>
    huart->TxXferSize = Size;
 80042ee:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 80042f2:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 80042f4:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 80042f8:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 80042fc:	b292      	uxth	r2, r2
 80042fe:	b962      	cbnz	r2, 800431a <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004300:	9700      	str	r7, [sp, #0]
 8004302:	4633      	mov	r3, r6
 8004304:	2140      	movs	r1, #64	; 0x40
 8004306:	4620      	mov	r0, r4
 8004308:	f7ff ffa4 	bl	8004254 <UART_WaitOnFlagUntilTimeout>
 800430c:	b998      	cbnz	r0, 8004336 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800430e:	2320      	movs	r3, #32
 8004310:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8004314:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8004318:	e00e      	b.n	8004338 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 800431a:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800431e:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 8004320:	3b01      	subs	r3, #1
 8004322:	b29b      	uxth	r3, r3
 8004324:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004328:	2200      	movs	r2, #0
 800432a:	4633      	mov	r3, r6
 800432c:	2180      	movs	r1, #128	; 0x80
 800432e:	4620      	mov	r0, r4
 8004330:	f7ff ff90 	bl	8004254 <UART_WaitOnFlagUntilTimeout>
 8004334:	b118      	cbz	r0, 800433e <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 8004336:	2003      	movs	r0, #3
}
 8004338:	b002      	add	sp, #8
 800433a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800433e:	68a3      	ldr	r3, [r4, #8]
 8004340:	6822      	ldr	r2, [r4, #0]
 8004342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004346:	d107      	bne.n	8004358 <HAL_UART_Transmit+0xa2>
 8004348:	6923      	ldr	r3, [r4, #16]
 800434a:	b92b      	cbnz	r3, 8004358 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 800434c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8004350:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004354:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 8004356:	e7cf      	b.n	80042f8 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8004358:	782b      	ldrb	r3, [r5, #0]
 800435a:	8513      	strh	r3, [r2, #40]	; 0x28
 800435c:	3501      	adds	r5, #1
 800435e:	e7cb      	b.n	80042f8 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8004360:	2001      	movs	r0, #1
 8004362:	e7e9      	b.n	8004338 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8004364:	2002      	movs	r0, #2
 8004366:	e7e7      	b.n	8004338 <HAL_UART_Transmit+0x82>

08004368 <UART_CheckIdleState>:
{
 8004368:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800436a:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800436c:	2600      	movs	r6, #0
 800436e:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8004370:	f7fc fc60 	bl	8000c34 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004374:	6823      	ldr	r3, [r4, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 800437a:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800437c:	d417      	bmi.n	80043ae <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800437e:	6823      	ldr	r3, [r4, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	075b      	lsls	r3, r3, #29
 8004384:	d50a      	bpl.n	800439c <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004386:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800438a:	9300      	str	r3, [sp, #0]
 800438c:	2200      	movs	r2, #0
 800438e:	462b      	mov	r3, r5
 8004390:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004394:	4620      	mov	r0, r4
 8004396:	f7ff ff5d 	bl	8004254 <UART_WaitOnFlagUntilTimeout>
 800439a:	b9a0      	cbnz	r0, 80043c6 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 800439c:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800439e:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80043a0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80043a4:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 80043a8:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 80043ac:	e00c      	b.n	80043c8 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	4632      	mov	r2, r6
 80043b6:	4603      	mov	r3, r0
 80043b8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80043bc:	4620      	mov	r0, r4
 80043be:	f7ff ff49 	bl	8004254 <UART_WaitOnFlagUntilTimeout>
 80043c2:	2800      	cmp	r0, #0
 80043c4:	d0db      	beq.n	800437e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80043c6:	2003      	movs	r0, #3
}
 80043c8:	b002      	add	sp, #8
 80043ca:	bd70      	pop	{r4, r5, r6, pc}

080043cc <HAL_UART_Init>:
{
 80043cc:	b510      	push	{r4, lr}
  if(huart == NULL)
 80043ce:	4604      	mov	r4, r0
 80043d0:	2800      	cmp	r0, #0
 80043d2:	d04d      	beq.n	8004470 <HAL_UART_Init+0xa4>
  if(huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 80043d4:	6981      	ldr	r1, [r0, #24]
 80043d6:	6803      	ldr	r3, [r0, #0]
 80043d8:	4a26      	ldr	r2, [pc, #152]	; (8004474 <HAL_UART_Init+0xa8>)
 80043da:	2900      	cmp	r1, #0
 80043dc:	d03c      	beq.n	8004458 <HAL_UART_Init+0x8c>
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 80043de:	4293      	cmp	r3, r2
 80043e0:	d00c      	beq.n	80043fc <HAL_UART_Init+0x30>
 80043e2:	f5a2 4274 	sub.w	r2, r2, #62464	; 0xf400
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d008      	beq.n	80043fc <HAL_UART_Init+0x30>
 80043ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d004      	beq.n	80043fc <HAL_UART_Init+0x30>
 80043f2:	f240 1131 	movw	r1, #305	; 0x131
    assert_param(IS_UART_INSTANCE(huart->Instance));
 80043f6:	4820      	ldr	r0, [pc, #128]	; (8004478 <HAL_UART_Init+0xac>)
 80043f8:	f001 fbe1 	bl	8005bbe <assert_failed>
  if(huart->gState == HAL_UART_STATE_RESET)
 80043fc:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8004400:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004404:	b923      	cbnz	r3, 8004410 <HAL_UART_Init+0x44>
    huart->Lock = HAL_UNLOCKED;
 8004406:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800440a:	4620      	mov	r0, r4
 800440c:	f001 fdcc 	bl	8005fa8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8004410:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8004412:	2324      	movs	r3, #36	; 0x24
 8004414:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8004418:	6813      	ldr	r3, [r2, #0]
 800441a:	f023 0301 	bic.w	r3, r3, #1
 800441e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004420:	4620      	mov	r0, r4
 8004422:	f7ff fd59 	bl	8003ed8 <UART_SetConfig>
 8004426:	2801      	cmp	r0, #1
 8004428:	d022      	beq.n	8004470 <HAL_UART_Init+0xa4>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800442a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800442c:	b113      	cbz	r3, 8004434 <HAL_UART_Init+0x68>
    UART_AdvFeatureConfig(huart);
 800442e:	4620      	mov	r0, r4
 8004430:	f7ff fe4c 	bl	80040cc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004434:	6823      	ldr	r3, [r4, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800443c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800443e:	689a      	ldr	r2, [r3, #8]
 8004440:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004444:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8004446:	681a      	ldr	r2, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800444c:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800444e:	601a      	str	r2, [r3, #0]
}
 8004450:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8004454:	f7ff bf88 	b.w	8004368 <UART_CheckIdleState>
    assert_param(IS_UART_INSTANCE(huart->Instance));
 8004458:	4293      	cmp	r3, r2
 800445a:	d0cf      	beq.n	80043fc <HAL_UART_Init+0x30>
 800445c:	4a07      	ldr	r2, [pc, #28]	; (800447c <HAL_UART_Init+0xb0>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d0cc      	beq.n	80043fc <HAL_UART_Init+0x30>
 8004462:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004466:	4293      	cmp	r3, r2
 8004468:	d0c8      	beq.n	80043fc <HAL_UART_Init+0x30>
 800446a:	f44f 719b 	mov.w	r1, #310	; 0x136
 800446e:	e7c2      	b.n	80043f6 <HAL_UART_Init+0x2a>
}
 8004470:	2001      	movs	r0, #1
 8004472:	bd10      	pop	{r4, pc}
 8004474:	40013800 	.word	0x40013800
 8004478:	0800853c 	.word	0x0800853c
 800447c:	40004400 	.word	0x40004400

08004480 <UART_Transmit_IT>:
HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004480:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8004484:	2b21      	cmp	r3, #33	; 0x21
 8004486:	d127      	bne.n	80044d8 <UART_Transmit_IT+0x58>
  {
    if(huart->TxXferCount == 0U)
 8004488:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 800448c:	6802      	ldr	r2, [r0, #0]
 800448e:	b29b      	uxth	r3, r3
 8004490:	b94b      	cbnz	r3, 80044a6 <UART_Transmit_IT+0x26>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004492:	6811      	ldr	r1, [r2, #0]
 8004494:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8004498:	6011      	str	r1, [r2, #0]

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800449a:	6811      	ldr	r1, [r2, #0]
 800449c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 80044a0:	6011      	str	r1, [r2, #0]
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
      }
      huart->TxXferCount--;

      return HAL_OK;
 80044a2:	2000      	movs	r0, #0
 80044a4:	4770      	bx	lr
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044a6:	6883      	ldr	r3, [r0, #8]
 80044a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ac:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80044ae:	d10e      	bne.n	80044ce <UART_Transmit_IT+0x4e>
 80044b0:	6901      	ldr	r1, [r0, #16]
 80044b2:	b961      	cbnz	r1, 80044ce <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80044b4:	f833 1b02 	ldrh.w	r1, [r3], #2
 80044b8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80044bc:	8511      	strh	r1, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80044be:	64c3      	str	r3, [r0, #76]	; 0x4c
      huart->TxXferCount--;
 80044c0:	f8b0 3052 	ldrh.w	r3, [r0, #82]	; 0x52
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29b      	uxth	r3, r3
 80044c8:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
 80044cc:	e7e9      	b.n	80044a2 <UART_Transmit_IT+0x22>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80044ce:	1c59      	adds	r1, r3, #1
 80044d0:	64c1      	str	r1, [r0, #76]	; 0x4c
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	8513      	strh	r3, [r2, #40]	; 0x28
 80044d6:	e7f3      	b.n	80044c0 <UART_Transmit_IT+0x40>
    }
  }
  else
  {
    return HAL_BUSY;
 80044d8:	2002      	movs	r0, #2
  }
}
 80044da:	4770      	bx	lr

080044dc <UART_EndTransmit_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044dc:	6801      	ldr	r1, [r0, #0]
{
 80044de:	b508      	push	{r3, lr}
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80044e0:	680b      	ldr	r3, [r1, #0]
 80044e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80044e6:	600b      	str	r3, [r1, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80044e8:	2320      	movs	r3, #32
 80044ea:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69

  HAL_UART_TxCpltCallback(huart);
 80044ee:	f7ff fce7 	bl	8003ec0 <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 80044f2:	2000      	movs	r0, #0
 80044f4:	bd08      	pop	{r3, pc}

080044f6 <UART_Receive_IT>:
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 80044f6:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80044fa:	2b22      	cmp	r3, #34	; 0x22
{
 80044fc:	b510      	push	{r4, lr}
 80044fe:	6803      	ldr	r3, [r0, #0]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004500:	d129      	bne.n	8004556 <UART_Receive_IT+0x60>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004502:	8c99      	ldrh	r1, [r3, #36]	; 0x24
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004504:	6883      	ldr	r3, [r0, #8]
  uint16_t  uhMask = huart->Mask;
 8004506:	f8b0 205c 	ldrh.w	r2, [r0, #92]	; 0x5c
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800450a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800450e:	ea02 0201 	and.w	r2, r2, r1
 8004512:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8004514:	d11b      	bne.n	800454e <UART_Receive_IT+0x58>
 8004516:	6901      	ldr	r1, [r0, #16]
 8004518:	b9c9      	cbnz	r1, 800454e <UART_Receive_IT+0x58>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr ;
      *tmp = (uint16_t)(uhdata & uhMask);
 800451a:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr +=2U;
 800451e:	6543      	str	r3, [r0, #84]	; 0x54
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
    }

    if(--huart->RxXferCount == 0U)
 8004520:	f8b0 405a 	ldrh.w	r4, [r0, #90]	; 0x5a
 8004524:	3c01      	subs	r4, #1
 8004526:	b2a4      	uxth	r4, r4
 8004528:	f8a0 405a 	strh.w	r4, [r0, #90]	; 0x5a
 800452c:	b96c      	cbnz	r4, 800454a <UART_Receive_IT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800452e:	6803      	ldr	r3, [r0, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004536:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	f022 0201 	bic.w	r2, r2, #1
 800453e:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004540:	2320      	movs	r3, #32
 8004542:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a

      HAL_UART_RxCpltCallback(huart);
 8004546:	f000 fa5f 	bl	8004a08 <HAL_UART_RxCpltCallback>

      return HAL_OK;
    }

    return HAL_OK;
 800454a:	2000      	movs	r0, #0
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);

    return HAL_BUSY;
  }
}
 800454c:	bd10      	pop	{r4, pc}
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800454e:	1c59      	adds	r1, r3, #1
 8004550:	6541      	str	r1, [r0, #84]	; 0x54
 8004552:	701a      	strb	r2, [r3, #0]
 8004554:	e7e4      	b.n	8004520 <UART_Receive_IT+0x2a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004556:	699a      	ldr	r2, [r3, #24]
 8004558:	f042 0208 	orr.w	r2, r2, #8
 800455c:	619a      	str	r2, [r3, #24]
    return HAL_BUSY;
 800455e:	2002      	movs	r0, #2
 8004560:	bd10      	pop	{r4, pc}
	...

08004564 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004564:	6802      	ldr	r2, [r0, #0]
 8004566:	69d3      	ldr	r3, [r2, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004568:	6811      	ldr	r1, [r2, #0]
{
 800456a:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 800456c:	f013 050f 	ands.w	r5, r3, #15
{
 8004570:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8004572:	d107      	bne.n	8004584 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004574:	069e      	lsls	r6, r3, #26
 8004576:	d505      	bpl.n	8004584 <HAL_UART_IRQHandler+0x20>
 8004578:	068e      	lsls	r6, r1, #26
 800457a:	d503      	bpl.n	8004584 <HAL_UART_IRQHandler+0x20>
}
 800457c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8004580:	f7ff bfb9 	b.w	80044f6 <UART_Receive_IT>
  cr3its = READ_REG(huart->Instance->CR3);
 8004584:	6890      	ldr	r0, [r2, #8]
  if(   (errorflags != RESET)
 8004586:	2d00      	cmp	r5, #0
 8004588:	d05c      	beq.n	8004644 <HAL_UART_IRQHandler+0xe0>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 800458a:	f010 0501 	ands.w	r5, r0, #1
 800458e:	d102      	bne.n	8004596 <HAL_UART_IRQHandler+0x32>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8004590:	f411 7f90 	tst.w	r1, #288	; 0x120
 8004594:	d056      	beq.n	8004644 <HAL_UART_IRQHandler+0xe0>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004596:	07d8      	lsls	r0, r3, #31
 8004598:	d507      	bpl.n	80045aa <HAL_UART_IRQHandler+0x46>
 800459a:	05ce      	lsls	r6, r1, #23
 800459c:	d505      	bpl.n	80045aa <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 800459e:	2001      	movs	r0, #1
 80045a0:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045a2:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80045a4:	f040 0001 	orr.w	r0, r0, #1
 80045a8:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045aa:	0798      	lsls	r0, r3, #30
 80045ac:	d506      	bpl.n	80045bc <HAL_UART_IRQHandler+0x58>
 80045ae:	b12d      	cbz	r5, 80045bc <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 80045b0:	2002      	movs	r0, #2
 80045b2:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80045b4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80045b6:	f040 0004 	orr.w	r0, r0, #4
 80045ba:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045bc:	075e      	lsls	r6, r3, #29
 80045be:	d506      	bpl.n	80045ce <HAL_UART_IRQHandler+0x6a>
 80045c0:	b12d      	cbz	r5, 80045ce <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 80045c2:	2004      	movs	r0, #4
 80045c4:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80045c6:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80045c8:	f040 0002 	orr.w	r0, r0, #2
 80045cc:	66e0      	str	r0, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 80045ce:	0718      	lsls	r0, r3, #28
 80045d0:	d507      	bpl.n	80045e2 <HAL_UART_IRQHandler+0x7e>
 80045d2:	068e      	lsls	r6, r1, #26
 80045d4:	d400      	bmi.n	80045d8 <HAL_UART_IRQHandler+0x74>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80045d6:	b125      	cbz	r5, 80045e2 <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80045d8:	2008      	movs	r0, #8
 80045da:	6210      	str	r0, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045dc:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80045de:	4302      	orrs	r2, r0
 80045e0:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045e2:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80045e4:	2a00      	cmp	r2, #0
 80045e6:	d050      	beq.n	800468a <HAL_UART_IRQHandler+0x126>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045e8:	0698      	lsls	r0, r3, #26
 80045ea:	d504      	bpl.n	80045f6 <HAL_UART_IRQHandler+0x92>
 80045ec:	068a      	lsls	r2, r1, #26
 80045ee:	d502      	bpl.n	80045f6 <HAL_UART_IRQHandler+0x92>
        UART_Receive_IT(huart);
 80045f0:	4620      	mov	r0, r4
 80045f2:	f7ff ff80 	bl	80044f6 <UART_Receive_IT>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80045f6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80045f8:	071b      	lsls	r3, r3, #28
        UART_EndRxTransfer(huart);
 80045fa:	4620      	mov	r0, r4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80045fc:	d404      	bmi.n	8004608 <HAL_UART_IRQHandler+0xa4>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80045fe:	6823      	ldr	r3, [r4, #0]
 8004600:	689d      	ldr	r5, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 8004602:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8004606:	d019      	beq.n	800463c <HAL_UART_IRQHandler+0xd8>
        UART_EndRxTransfer(huart);
 8004608:	f7ff fc09 	bl	8003e1e <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	689a      	ldr	r2, [r3, #8]
 8004610:	0656      	lsls	r6, r2, #25
 8004612:	d50f      	bpl.n	8004634 <HAL_UART_IRQHandler+0xd0>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004614:	689a      	ldr	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 8004616:	6e60      	ldr	r0, [r4, #100]	; 0x64
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004618:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800461c:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 800461e:	b148      	cbz	r0, 8004634 <HAL_UART_IRQHandler+0xd0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004620:	4b1a      	ldr	r3, [pc, #104]	; (800468c <HAL_UART_IRQHandler+0x128>)
 8004622:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004624:	f7fd f8b4 	bl	8001790 <HAL_DMA_Abort_IT>
 8004628:	b378      	cbz	r0, 800468a <HAL_UART_IRQHandler+0x126>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800462a:	6e60      	ldr	r0, [r4, #100]	; 0x64
}
 800462c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004630:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004632:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8004634:	4620      	mov	r0, r4
 8004636:	f7ff fc44 	bl	8003ec2 <HAL_UART_ErrorCallback>
 800463a:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800463c:	f7ff fc41 	bl	8003ec2 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004640:	66e5      	str	r5, [r4, #108]	; 0x6c
 8004642:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8004644:	02dd      	lsls	r5, r3, #11
 8004646:	d50e      	bpl.n	8004666 <HAL_UART_IRQHandler+0x102>
 8004648:	0246      	lsls	r6, r0, #9
 800464a:	d50c      	bpl.n	8004666 <HAL_UART_IRQHandler+0x102>
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800464c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004650:	6213      	str	r3, [r2, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8004652:	2320      	movs	r3, #32
 8004654:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    HAL_UARTEx_WakeupCallback(huart);
 8004658:	4620      	mov	r0, r4
    huart->RxState = HAL_UART_STATE_READY;
 800465a:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
}
 800465e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8004662:	f000 b815 	b.w	8004690 <HAL_UARTEx_WakeupCallback>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004666:	061d      	lsls	r5, r3, #24
 8004668:	d506      	bpl.n	8004678 <HAL_UART_IRQHandler+0x114>
 800466a:	0608      	lsls	r0, r1, #24
 800466c:	d504      	bpl.n	8004678 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 800466e:	4620      	mov	r0, r4
}
 8004670:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_Transmit_IT(huart);
 8004674:	f7ff bf04 	b.w	8004480 <UART_Transmit_IT>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004678:	065a      	lsls	r2, r3, #25
 800467a:	d506      	bpl.n	800468a <HAL_UART_IRQHandler+0x126>
 800467c:	064b      	lsls	r3, r1, #25
 800467e:	d504      	bpl.n	800468a <HAL_UART_IRQHandler+0x126>
    UART_EndTransmit_IT(huart);
 8004680:	4620      	mov	r0, r4
}
 8004682:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    UART_EndTransmit_IT(huart);
 8004686:	f7ff bf29 	b.w	80044dc <UART_EndTransmit_IT>
 800468a:	bd70      	pop	{r4, r5, r6, pc}
 800468c:	08003ec5 	.word	0x08003ec5

08004690 <HAL_UARTEx_WakeupCallback>:
  * @brief  UART wakeup from Stop mode callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004690:	4770      	bx	lr
	...

08004694 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004694:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8004696:	481e      	ldr	r0, [pc, #120]	; (8004710 <MX_ADC1_Init+0x7c>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004698:	2400      	movs	r4, #0
 800469a:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800469e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80046a2:	e880 001c 	stmia.w	r0, {r2, r3, r4}
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046a6:	2301      	movs	r3, #1
{
 80046a8:	b08a      	sub	sp, #40	; 0x28
  hadc1.Init.ContinuousConvMode = ENABLE;
 80046aa:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80046ac:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 80046ae:	6203      	str	r3, [r0, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80046b0:	6343      	str	r3, [r0, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80046b2:	2304      	movs	r3, #4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80046b4:	6104      	str	r4, [r0, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80046b6:	6244      	str	r4, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80046b8:	6304      	str	r4, [r0, #48]	; 0x30
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80046ba:	60c4      	str	r4, [r0, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80046bc:	6143      	str	r3, [r0, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80046be:	6184      	str	r4, [r0, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80046c0:	6384      	str	r4, [r0, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80046c2:	f7fc fb09 	bl	8000cd8 <HAL_ADC_Init>
 80046c6:	b118      	cbz	r0, 80046d0 <MX_ADC1_Init+0x3c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80046c8:	214d      	movs	r1, #77	; 0x4d
 80046ca:	4812      	ldr	r0, [pc, #72]	; (8004714 <MX_ADC1_Init+0x80>)
 80046cc:	f001 fa76 	bl	8005bbc <_Error_Handler>
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80046d0:	a90a      	add	r1, sp, #40	; 0x28
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80046d2:	480f      	ldr	r0, [pc, #60]	; (8004710 <MX_ADC1_Init+0x7c>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80046d4:	f841 4d24 	str.w	r4, [r1, #-36]!
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80046d8:	f7fc fe7a 	bl	80013d0 <HAL_ADCEx_MultiModeConfigChannel>
 80046dc:	b118      	cbz	r0, 80046e6 <MX_ADC1_Init+0x52>
  {
    _Error_Handler(__FILE__, __LINE__);
 80046de:	2155      	movs	r1, #85	; 0x55
 80046e0:	480c      	ldr	r0, [pc, #48]	; (8004714 <MX_ADC1_Init+0x80>)
 80046e2:	f001 fa6b 	bl	8005bbc <_Error_Handler>
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 80046e6:	2301      	movs	r3, #1
 80046e8:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80046ea:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80046ec:	2206      	movs	r2, #6
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80046ee:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046f0:	a904      	add	r1, sp, #16
 80046f2:	4807      	ldr	r0, [pc, #28]	; (8004710 <MX_ADC1_Init+0x7c>)
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80046f4:	9307      	str	r3, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80046f6:	9206      	str	r2, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80046f8:	9308      	str	r3, [sp, #32]
  sConfig.Offset = 0;
 80046fa:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80046fc:	f7fc fc8c 	bl	8001018 <HAL_ADC_ConfigChannel>
 8004700:	b118      	cbz	r0, 800470a <MX_ADC1_Init+0x76>
  {
    _Error_Handler(__FILE__, __LINE__);
 8004702:	2162      	movs	r1, #98	; 0x62
 8004704:	4803      	ldr	r0, [pc, #12]	; (8004714 <MX_ADC1_Init+0x80>)
 8004706:	f001 fa59 	bl	8005bbc <_Error_Handler>
  }

}
 800470a:	b00a      	add	sp, #40	; 0x28
 800470c:	bd10      	pop	{r4, pc}
 800470e:	bf00      	nop
 8004710:	20000234 	.word	0x20000234
 8004714:	08008575 	.word	0x08008575

08004718 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004718:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800471a:	6803      	ldr	r3, [r0, #0]
 800471c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004720:	b086      	sub	sp, #24
 8004722:	4606      	mov	r6, r0
  if(adcHandle->Instance==ADC1)
 8004724:	d130      	bne.n	8004788 <HAL_ADC_MspInit+0x70>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004726:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800472a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800472e:	2500      	movs	r5, #0
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004730:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004732:	4c16      	ldr	r4, [pc, #88]	; (800478c <HAL_ADC_MspInit+0x74>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004734:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004738:	615a      	str	r2, [r3, #20]
 800473a:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800473c:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC12_CLK_ENABLE();
 800473e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004742:	9300      	str	r3, [sp, #0]
 8004744:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004746:	2301      	movs	r3, #1
 8004748:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800474a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800474e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004750:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004752:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004754:	f7fd f888 	bl	8001868 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8004758:	4b0d      	ldr	r3, [pc, #52]	; (8004790 <HAL_ADC_MspInit+0x78>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800475a:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800475c:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004760:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004764:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800476a:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800476c:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800476e:	2320      	movs	r3, #32
    hdma_adc1.Init.MemInc = DMA_MINC_DISABLE;
 8004770:	60e5      	str	r5, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004772:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004774:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004776:	f7fc ff7b 	bl	8001670 <HAL_DMA_Init>
 800477a:	b118      	cbz	r0, 8004784 <HAL_ADC_MspInit+0x6c>
    {
      _Error_Handler(__FILE__, __LINE__);
 800477c:	2187      	movs	r1, #135	; 0x87
 800477e:	4805      	ldr	r0, [pc, #20]	; (8004794 <HAL_ADC_MspInit+0x7c>)
 8004780:	f001 fa1c 	bl	8005bbc <_Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004784:	63f4      	str	r4, [r6, #60]	; 0x3c
 8004786:	6266      	str	r6, [r4, #36]	; 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8004788:	b006      	add	sp, #24
 800478a:	bd70      	pop	{r4, r5, r6, pc}
 800478c:	20000288 	.word	0x20000288
 8004790:	40020008 	.word	0x40020008
 8004794:	08008575 	.word	0x08008575

08004798 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004798:	4b0a      	ldr	r3, [pc, #40]	; (80047c4 <MX_DMA_Init+0x2c>)
{
 800479a:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 800479c:	695a      	ldr	r2, [r3, #20]
 800479e:	f042 0201 	orr.w	r2, r2, #1
 80047a2:	615a      	str	r2, [r3, #20]
 80047a4:	695b      	ldr	r3, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80047a6:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80047a8:	f003 0301 	and.w	r3, r3, #1
 80047ac:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80047ae:	4611      	mov	r1, r2
 80047b0:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80047b2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80047b4:	f7fc fed0 	bl	8001558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80047b8:	200b      	movs	r0, #11
 80047ba:	f7fc ff0f 	bl	80015dc <HAL_NVIC_EnableIRQ>

}
 80047be:	b003      	add	sp, #12
 80047c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80047c4:	40021000 	.word	0x40021000

080047c8 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047c8:	4b40      	ldr	r3, [pc, #256]	; (80048cc <MX_GPIO_Init+0x104>)
{
 80047ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047ce:	695a      	ldr	r2, [r3, #20]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80047d0:	4e3f      	ldr	r6, [pc, #252]	; (80048d0 <MX_GPIO_Init+0x108>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047d2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80047d6:	615a      	str	r2, [r3, #20]
 80047d8:	695a      	ldr	r2, [r3, #20]
{
 80047da:	b08a      	sub	sp, #40	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80047dc:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 80047e0:	9200      	str	r2, [sp, #0]
 80047e2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80047e4:	695a      	ldr	r2, [r3, #20]
 80047e6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80047ea:	615a      	str	r2, [r3, #20]
 80047ec:	695a      	ldr	r2, [r3, #20]
 80047ee:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80047f2:	9201      	str	r2, [sp, #4]
 80047f4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80047f6:	695a      	ldr	r2, [r3, #20]
 80047f8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80047fc:	615a      	str	r2, [r3, #20]
 80047fe:	695a      	ldr	r2, [r3, #20]
 8004800:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004804:	9202      	str	r2, [sp, #8]
 8004806:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004808:	695a      	ldr	r2, [r3, #20]
 800480a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800480e:	615a      	str	r2, [r3, #20]
 8004810:	695a      	ldr	r2, [r3, #20]
 8004812:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004816:	9203      	str	r2, [sp, #12]
 8004818:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800481a:	695a      	ldr	r2, [r3, #20]
 800481c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004820:	615a      	str	r2, [r3, #20]
 8004822:	695b      	ldr	r3, [r3, #20]
 8004824:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004828:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800482a:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800482c:	2120      	movs	r1, #32
 800482e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004832:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004834:	f7fd f94c 	bl	8001ad0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 8004838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483c:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 800483e:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004840:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004842:	4b24      	ldr	r3, [pc, #144]	; (80048d4 <MX_GPIO_Init+0x10c>)
 8004844:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004846:	4630      	mov	r0, r6
                           PC4 PC6 PC7 PC8 
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
                          |GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004848:	2503      	movs	r5, #3
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800484a:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800484c:	f7fd f80c 	bl	8001868 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8004850:	f641 73df 	movw	r3, #8159	; 0x1fdf
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004854:	a905      	add	r1, sp, #20
 8004856:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8004858:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800485a:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800485c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800485e:	f7fd f803 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA6 PA7 PA8 
                           PA9 PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 8004862:	f641 73d0 	movw	r3, #8144	; 0x1fd0
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004866:	a905      	add	r1, sp, #20
 8004868:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8 
 800486c:	9305      	str	r3, [sp, #20]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800486e:	f04f 0820 	mov.w	r8, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004872:	2701      	movs	r7, #1
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004874:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004876:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004878:	f7fc fff6 	bl	8001868 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800487c:	a905      	add	r1, sp, #20
 800487e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = LD2_Pin;
 8004882:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004886:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004888:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800488a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800488c:	f7fc ffec 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8004890:	4b11      	ldr	r3, [pc, #68]	; (80048d8 <MX_GPIO_Init+0x110>)
 8004892:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004894:	a905      	add	r1, sp, #20
 8004896:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004898:	f8cd 8014 	str.w	r8, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800489c:	9707      	str	r7, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800489e:	f7fc ffe3 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12 
                           PB13 PB14 PB15 PB4 
                           PB5 PB6 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 80048a2:	f24f 3377 	movw	r3, #62327	; 0xf377
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_4 
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048a6:	a905      	add	r1, sp, #20
 80048a8:	480c      	ldr	r0, [pc, #48]	; (80048dc <MX_GPIO_Init+0x114>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12 
 80048aa:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048ac:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ae:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048b0:	f7fc ffda 	bl	8001868 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048b4:	2304      	movs	r3, #4
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048b6:	a905      	add	r1, sp, #20
 80048b8:	4809      	ldr	r0, [pc, #36]	; (80048e0 <MX_GPIO_Init+0x118>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048ba:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048bc:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048be:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80048c0:	f7fc ffd2 	bl	8001868 <HAL_GPIO_Init>

}
 80048c4:	b00a      	add	sp, #40	; 0x28
 80048c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048ca:	bf00      	nop
 80048cc:	40021000 	.word	0x40021000
 80048d0:	48000800 	.word	0x48000800
 80048d4:	10210000 	.word	0x10210000
 80048d8:	10110000 	.word	0x10110000
 80048dc:	48000400 	.word	0x48000400
 80048e0:	48000c00 	.word	0x48000c00

080048e4 <MX_I2C1_Init>:

/* I2C1 init function */
void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
 80048e4:	4815      	ldr	r0, [pc, #84]	; (800493c <MX_I2C1_Init+0x58>)
  hi2c1.Init.Timing = 0x0000020B;
 80048e6:	4916      	ldr	r1, [pc, #88]	; (8004940 <MX_I2C1_Init+0x5c>)
{
 80048e8:	b508      	push	{r3, lr}
  hi2c1.Init.Timing = 0x0000020B;
 80048ea:	f240 230b 	movw	r3, #523	; 0x20b
 80048ee:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048f2:	2201      	movs	r2, #1
  hi2c1.Init.OwnAddress1 = 0;
 80048f4:	2300      	movs	r3, #0
 80048f6:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048f8:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048fa:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80048fc:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80048fe:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004900:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004902:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004904:	f7fd fa90 	bl	8001e28 <HAL_I2C_Init>
 8004908:	b118      	cbz	r0, 8004912 <MX_I2C1_Init+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800490a:	2142      	movs	r1, #66	; 0x42
 800490c:	480d      	ldr	r0, [pc, #52]	; (8004944 <MX_I2C1_Init+0x60>)
 800490e:	f001 f955 	bl	8005bbc <_Error_Handler>
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004912:	2100      	movs	r1, #0
 8004914:	4809      	ldr	r0, [pc, #36]	; (800493c <MX_I2C1_Init+0x58>)
 8004916:	f7fd fd1d 	bl	8002354 <HAL_I2CEx_ConfigAnalogFilter>
 800491a:	b118      	cbz	r0, 8004924 <MX_I2C1_Init+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
 800491c:	2149      	movs	r1, #73	; 0x49
 800491e:	4809      	ldr	r0, [pc, #36]	; (8004944 <MX_I2C1_Init+0x60>)
 8004920:	f001 f94c 	bl	8005bbc <_Error_Handler>
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004924:	2100      	movs	r1, #0
 8004926:	4805      	ldr	r0, [pc, #20]	; (800493c <MX_I2C1_Init+0x58>)
 8004928:	f7fd fd4e 	bl	80023c8 <HAL_I2CEx_ConfigDigitalFilter>
 800492c:	b128      	cbz	r0, 800493a <MX_I2C1_Init+0x56>
  {
    _Error_Handler(__FILE__, __LINE__);
 800492e:	2150      	movs	r1, #80	; 0x50
 8004930:	4804      	ldr	r0, [pc, #16]	; (8004944 <MX_I2C1_Init+0x60>)
  }

}
 8004932:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004936:	f001 b941 	b.w	8005bbc <_Error_Handler>
 800493a:	bd08      	pop	{r3, pc}
 800493c:	200002cc 	.word	0x200002cc
 8004940:	40005400 	.word	0x40005400
 8004944:	08008582 	.word	0x08008582

08004948 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004948:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 800494a:	6802      	ldr	r2, [r0, #0]
 800494c:	4b15      	ldr	r3, [pc, #84]	; (80049a4 <HAL_I2C_MspInit+0x5c>)
 800494e:	429a      	cmp	r2, r3
{
 8004950:	b087      	sub	sp, #28
  if(i2cHandle->Instance==I2C1)
 8004952:	d125      	bne.n	80049a0 <HAL_I2C_MspInit+0x58>
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004954:	2404      	movs	r4, #4
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004956:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800495a:	2712      	movs	r7, #18
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800495c:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800495e:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004960:	eb0d 0104 	add.w	r1, sp, r4
 8004964:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004968:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800496a:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800496c:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800496e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004970:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004972:	f7fc ff79 	bl	8001868 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004976:	2380      	movs	r3, #128	; 0x80
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004978:	eb0d 0104 	add.w	r1, sp, r4
 800497c:	480a      	ldr	r0, [pc, #40]	; (80049a8 <HAL_I2C_MspInit+0x60>)
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800497e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004980:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004982:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004984:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004986:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004988:	f7fc ff6e 	bl	8001868 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800498c:	4b07      	ldr	r3, [pc, #28]	; (80049ac <HAL_I2C_MspInit+0x64>)
 800498e:	69da      	ldr	r2, [r3, #28]
 8004990:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004994:	61da      	str	r2, [r3, #28]
 8004996:	69db      	ldr	r3, [r3, #28]
 8004998:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800499c:	9300      	str	r3, [sp, #0]
 800499e:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80049a0:	b007      	add	sp, #28
 80049a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049a4:	40005400 	.word	0x40005400
 80049a8:	48000400 	.word	0x48000400
 80049ac:	40021000 	.word	0x40021000

080049b0 <uart_init>:

#endif


void uart_init()	//uart      
{
 80049b0:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart3, (uint8_t*)Rx_data, 1);
 80049b2:	4c07      	ldr	r4, [pc, #28]	; (80049d0 <uart_init+0x20>)
 80049b4:	4907      	ldr	r1, [pc, #28]	; (80049d4 <uart_init+0x24>)
 80049b6:	2201      	movs	r2, #1
 80049b8:	4620      	mov	r0, r4
 80049ba:	f7ff fa3d 	bl	8003e38 <HAL_UART_Receive_IT>
	HAL_UART_Transmit(&huart3, linkData, 10, 10);
 80049be:	230a      	movs	r3, #10
 80049c0:	4620      	mov	r0, r4
 80049c2:	461a      	mov	r2, r3
 80049c4:	4904      	ldr	r1, [pc, #16]	; (80049d8 <uart_init+0x28>)
}
 80049c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_UART_Transmit(&huart3, linkData, 10, 10);
 80049ca:	f7ff bc74 	b.w	80042b6 <HAL_UART_Transmit>
 80049ce:	bf00      	nop
 80049d0:	20000650 	.word	0x20000650
 80049d4:	20000382 	.word	0x20000382
 80049d8:	2000000b 	.word	0x2000000b

080049dc <tx_by_flag>:
		tx_data++;
	}
}

void tx_by_flag()					//Rx_callback     
{
 80049dc:	b530      	push	{r4, r5, lr}
	for(int i  = 0; i <= Rx_cnt ; i++){
 80049de:	4b07      	ldr	r3, [pc, #28]	; (80049fc <tx_by_flag+0x20>)
 80049e0:	4a07      	ldr	r2, [pc, #28]	; (8004a00 <tx_by_flag+0x24>)
 80049e2:	7819      	ldrb	r1, [r3, #0]
		print_buf[i] = Rx_buf[i];
 80049e4:	4c07      	ldr	r4, [pc, #28]	; (8004a04 <tx_by_flag+0x28>)
	for(int i  = 0; i <= Rx_cnt ; i++){
 80049e6:	2300      	movs	r3, #0
		Rx_buf[i] = 0;
 80049e8:	4618      	mov	r0, r3
		print_buf[i] = Rx_buf[i];
 80049ea:	7855      	ldrb	r5, [r2, #1]
 80049ec:	551d      	strb	r5, [r3, r4]
	for(int i  = 0; i <= Rx_cnt ; i++){
 80049ee:	3301      	adds	r3, #1
 80049f0:	4299      	cmp	r1, r3
		Rx_buf[i] = 0;
 80049f2:	f802 0f01 	strb.w	r0, [r2, #1]!
	for(int i  = 0; i <= Rx_cnt ; i++){
 80049f6:	daf8      	bge.n	80049ea <tx_by_flag+0xe>
	}


}
 80049f8:	bd30      	pop	{r4, r5, pc}
 80049fa:	bf00      	nop
 80049fc:	20000218 	.word	0x20000218
 8004a00:	20000413 	.word	0x20000413
 8004a04:	200004c2 	.word	0x200004c2

08004a08 <HAL_UART_RxCpltCallback>:
	return len;
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)		//callback  
{
 8004a08:	b538      	push	{r3, r4, r5, lr}

  if(huart -> Instance == USART3)
 8004a0a:	6802      	ldr	r2, [r0, #0]
 8004a0c:	4b0f      	ldr	r3, [pc, #60]	; (8004a4c <HAL_UART_RxCpltCallback+0x44>)
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	d110      	bne.n	8004a34 <HAL_UART_RxCpltCallback+0x2c>
  {
	  if(Rx_data[0] == '\r'){
 8004a12:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <HAL_UART_RxCpltCallback+0x48>)
 8004a14:	4c0f      	ldr	r4, [pc, #60]	; (8004a54 <HAL_UART_RxCpltCallback+0x4c>)
 8004a16:	7819      	ldrb	r1, [r3, #0]
 8004a18:	4a0f      	ldr	r2, [pc, #60]	; (8004a58 <HAL_UART_RxCpltCallback+0x50>)
 8004a1a:	290d      	cmp	r1, #13
 8004a1c:	d111      	bne.n	8004a42 <HAL_UART_RxCpltCallback+0x3a>
		  Rx_buf[Rx_cnt++] = '\n';
 8004a1e:	7820      	ldrb	r0, [r4, #0]
 8004a20:	1c43      	adds	r3, r0, #1
 8004a22:	b2db      	uxtb	r3, r3
 8004a24:	250a      	movs	r5, #10
 8004a26:	7023      	strb	r3, [r4, #0]
 8004a28:	5415      	strb	r5, [r2, r0]
		  Rx_buf[Rx_cnt] = '\r';
 8004a2a:	54d1      	strb	r1, [r2, r3]
		  tx_by_flag();
 8004a2c:	f7ff ffd6 	bl	80049dc <tx_by_flag>
		  Rx_cnt = 0;
 8004a30:	2300      	movs	r3, #0
 8004a32:	7023      	strb	r3, [r4, #0]
		  Rx_buf[Rx_cnt++] = Rx_data[0];
	  }
  }

  //    =  
  HAL_UART_Receive_IT(&huart3, (uint8_t *)Rx_data, 1);
 8004a34:	2201      	movs	r2, #1
 8004a36:	4906      	ldr	r1, [pc, #24]	; (8004a50 <HAL_UART_RxCpltCallback+0x48>)
 8004a38:	4808      	ldr	r0, [pc, #32]	; (8004a5c <HAL_UART_RxCpltCallback+0x54>)
}
 8004a3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  HAL_UART_Receive_IT(&huart3, (uint8_t *)Rx_data, 1);
 8004a3e:	f7ff b9fb 	b.w	8003e38 <HAL_UART_Receive_IT>
		  Rx_buf[Rx_cnt++] = Rx_data[0];
 8004a42:	7823      	ldrb	r3, [r4, #0]
 8004a44:	1c58      	adds	r0, r3, #1
 8004a46:	7020      	strb	r0, [r4, #0]
 8004a48:	54d1      	strb	r1, [r2, r3]
 8004a4a:	e7f3      	b.n	8004a34 <HAL_UART_RxCpltCallback+0x2c>
 8004a4c:	40004800 	.word	0x40004800
 8004a50:	20000382 	.word	0x20000382
 8004a54:	20000218 	.word	0x20000218
 8004a58:	20000414 	.word	0x20000414
 8004a5c:	20000650 	.word	0x20000650

08004a60 <Write_reg>:
void Read_MPU6050_Data(unsigned char senser_Add, unsigned char Register_Add);
float Tempt_Senser_Read();


void Write_reg(unsigned char senser_Add, unsigned char Register_Add, unsigned char data)		//I2C     
{
 8004a60:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	unsigned char buffer[2] = {Register_Add, data};
	HAL_I2C_Master_Transmit(&hi2c1, senser_Add, buffer, 2, 100);
 8004a62:	2364      	movs	r3, #100	; 0x64
	unsigned char buffer[2] = {Register_Add, data};
 8004a64:	f88d 100c 	strb.w	r1, [sp, #12]
 8004a68:	f88d 200d 	strb.w	r2, [sp, #13]
	HAL_I2C_Master_Transmit(&hi2c1, senser_Add, buffer, 2, 100);
 8004a6c:	9300      	str	r3, [sp, #0]
 8004a6e:	4601      	mov	r1, r0
 8004a70:	2302      	movs	r3, #2
 8004a72:	aa03      	add	r2, sp, #12
 8004a74:	4802      	ldr	r0, [pc, #8]	; (8004a80 <Write_reg+0x20>)
 8004a76:	f7fd fa75 	bl	8001f64 <HAL_I2C_Master_Transmit>
}
 8004a7a:	b005      	add	sp, #20
 8004a7c:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a80:	200002cc 	.word	0x200002cc

08004a84 <MPU_6050_init>:

void MPU_6050_init()									//MPU_6050   
{
 8004a84:	b508      	push	{r3, lr}
	Write_reg(MPU_6050_ADDRESS, 0x6b, 0x00);			//sleep mode disable
 8004a86:	2200      	movs	r2, #0
 8004a88:	216b      	movs	r1, #107	; 0x6b
 8004a8a:	20d0      	movs	r0, #208	; 0xd0
 8004a8c:	f7ff ffe8 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x19, 0x00);			//sample rate setting	8khz / 1 = 8Khz
 8004a90:	2200      	movs	r2, #0
 8004a92:	2119      	movs	r1, #25
 8004a94:	20d0      	movs	r0, #208	; 0xd0
 8004a96:	f7ff ffe3 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1a, 0x06);			//DLPF setting 5hz, 19ms, 5hz, 18.6ms   total sample rate = 1khz
 8004a9a:	2206      	movs	r2, #6
 8004a9c:	211a      	movs	r1, #26
 8004a9e:	20d0      	movs	r0, #208	; 0xd0
 8004aa0:	f7ff ffde 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1b, 0x00);			//gyroscope full scale	+- 250dps		131LSB
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	211b      	movs	r1, #27
 8004aa8:	20d0      	movs	r0, #208	; 0xd0
 8004aaa:	f7ff ffd9 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x1c, 0x08);			//accelerometer full scale  +-4g	8192
 8004aae:	20d0      	movs	r0, #208	; 0xd0
 8004ab0:	2208      	movs	r2, #8
 8004ab2:	211c      	movs	r1, #28
 8004ab4:	f7ff ffd4 	bl	8004a60 <Write_reg>

	HAL_Delay(100);										//   
 8004ab8:	2064      	movs	r0, #100	; 0x64
}
 8004aba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(100);										//   
 8004abe:	f7fc b8bf 	b.w	8000c40 <HAL_Delay>

08004ac2 <HMC5883L_init>:

void HMC5883L_init()									//HMC5883L  
{
 8004ac2:	b508      	push	{r3, lr}

	Write_reg(MPU_6050_ADDRESS, 0x6a, 0x00);			//mpu_6050 master mode off
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	216a      	movs	r1, #106	; 0x6a
 8004ac8:	20d0      	movs	r0, #208	; 0xd0
 8004aca:	f7ff ffc9 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x37, 0x02);			//mpu_6050 bypass mode on
 8004ace:	2202      	movs	r2, #2
 8004ad0:	2137      	movs	r1, #55	; 0x37
 8004ad2:	20d0      	movs	r0, #208	; 0xd0
 8004ad4:	f7ff ffc4 	bl	8004a60 <Write_reg>

	Write_reg(HMC5883L_ADDRESS, 0x00, 0x78);			//configuration register : Samples averaged = 8, Output rate = 75Hz, Measurement Mode = Normal
 8004ad8:	2278      	movs	r2, #120	; 0x78
 8004ada:	2100      	movs	r1, #0
 8004adc:	203c      	movs	r0, #60	; 0x3c
 8004ade:	f7ff ffbf 	bl	8004a60 <Write_reg>
	Write_reg(HMC5883L_ADDRESS, 0x01, 0x40);			//configuration register : Sensor Field Range = +-1.9Ga, Gain = 820
 8004ae2:	2240      	movs	r2, #64	; 0x40
 8004ae4:	2101      	movs	r1, #1
 8004ae6:	203c      	movs	r0, #60	; 0x3c
 8004ae8:	f7ff ffba 	bl	8004a60 <Write_reg>
	Write_reg(HMC5883L_ADDRESS, 0x02, 0x00);			//Mode register : Operating Mode = Continuous-Measurement Mode
 8004aec:	2200      	movs	r2, #0
 8004aee:	2102      	movs	r1, #2
 8004af0:	203c      	movs	r0, #60	; 0x3c
 8004af2:	f7ff ffb5 	bl	8004a60 <Write_reg>

	HAL_Delay(100);										//   
 8004af6:	2064      	movs	r0, #100	; 0x64
 8004af8:	f7fc f8a2 	bl	8000c40 <HAL_Delay>

	Write_reg(MPU_6050_ADDRESS, 0x37, 0x00);			//mpu_6050 bypass mode off
 8004afc:	2200      	movs	r2, #0
 8004afe:	2137      	movs	r1, #55	; 0x37
 8004b00:	20d0      	movs	r0, #208	; 0xd0
 8004b02:	f7ff ffad 	bl	8004a60 <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x25, 0x9e);			//slave read,write set and slave addr set
 8004b06:	229e      	movs	r2, #158	; 0x9e
 8004b08:	2125      	movs	r1, #37	; 0x25
 8004b0a:	20d0      	movs	r0, #208	; 0xd0
 8004b0c:	f7ff ffa8 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x26, 0x03);			//slave register addr set
 8004b10:	2203      	movs	r2, #3
 8004b12:	2126      	movs	r1, #38	; 0x26
 8004b14:	20d0      	movs	r0, #208	; 0xd0
 8004b16:	f7ff ffa3 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x27, 0x82);			//slave en, bytsw, dis, group, len set
 8004b1a:	2282      	movs	r2, #130	; 0x82
 8004b1c:	2127      	movs	r1, #39	; 0x27
 8004b1e:	20d0      	movs	r0, #208	; 0xd0
 8004b20:	f7ff ff9e 	bl	8004a60 <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x28, 0x9e);			//slave read,write set and slave addr set
 8004b24:	229e      	movs	r2, #158	; 0x9e
 8004b26:	2128      	movs	r1, #40	; 0x28
 8004b28:	20d0      	movs	r0, #208	; 0xd0
 8004b2a:	f7ff ff99 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x29, 0x05);			//slave register addr set
 8004b2e:	2205      	movs	r2, #5
 8004b30:	2129      	movs	r1, #41	; 0x29
 8004b32:	20d0      	movs	r0, #208	; 0xd0
 8004b34:	f7ff ff94 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2a, 0x82);			//slave en, bytsw, dis, group, len set
 8004b38:	2282      	movs	r2, #130	; 0x82
 8004b3a:	212a      	movs	r1, #42	; 0x2a
 8004b3c:	20d0      	movs	r0, #208	; 0xd0
 8004b3e:	f7ff ff8f 	bl	8004a60 <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x2b, 0x9e);			//slave read,write set and slave addr set
 8004b42:	229e      	movs	r2, #158	; 0x9e
 8004b44:	212b      	movs	r1, #43	; 0x2b
 8004b46:	20d0      	movs	r0, #208	; 0xd0
 8004b48:	f7ff ff8a 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2c, 0x07);			//slave register addr set
 8004b4c:	2207      	movs	r2, #7
 8004b4e:	212c      	movs	r1, #44	; 0x2c
 8004b50:	20d0      	movs	r0, #208	; 0xd0
 8004b52:	f7ff ff85 	bl	8004a60 <Write_reg>
	Write_reg(MPU_6050_ADDRESS, 0x2d, 0x82);			//slave en, bytsw, dis, group, len set
 8004b56:	2282      	movs	r2, #130	; 0x82
 8004b58:	212d      	movs	r1, #45	; 0x2d
 8004b5a:	20d0      	movs	r0, #208	; 0xd0
 8004b5c:	f7ff ff80 	bl	8004a60 <Write_reg>

	Write_reg(MPU_6050_ADDRESS, 0x6a, 0x20);			//mpu_6050 master mode on
 8004b60:	20d0      	movs	r0, #208	; 0xd0
 8004b62:	2220      	movs	r2, #32
 8004b64:	216a      	movs	r1, #106	; 0x6a
 8004b66:	f7ff ff7b 	bl	8004a60 <Write_reg>

	HAL_Delay(100);
 8004b6a:	2064      	movs	r0, #100	; 0x64
}
 8004b6c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_Delay(100);
 8004b70:	f7fc b866 	b.w	8000c40 <HAL_Delay>

08004b74 <MS5611_init>:

void MS5611_init()										//MS5611   
{
 8004b74:	b570      	push	{r4, r5, r6, lr}
 8004b76:	b08a      	sub	sp, #40	; 0x28
	uint8_t command = 0x1e;
 8004b78:	231e      	movs	r3, #30
 8004b7a:	f88d 300f 	strb.w	r3, [sp, #15]
	uint8_t temp_R[6] = {0xa2, 0xa4, 0xa6, 0xa8, 0xaa, 0xac};
 8004b7e:	23a2      	movs	r3, #162	; 0xa2
 8004b80:	f88d 3014 	strb.w	r3, [sp, #20]
 8004b84:	23a4      	movs	r3, #164	; 0xa4
 8004b86:	f88d 3015 	strb.w	r3, [sp, #21]
 8004b8a:	23a6      	movs	r3, #166	; 0xa6
 8004b8c:	f88d 3016 	strb.w	r3, [sp, #22]
 8004b90:	23a8      	movs	r3, #168	; 0xa8
 8004b92:	f88d 3017 	strb.w	r3, [sp, #23]
 8004b96:	23aa      	movs	r3, #170	; 0xaa
 8004b98:	f88d 3018 	strb.w	r3, [sp, #24]
	uint16_t Data[6];
	unsigned short int calc_data;
	uint8_t *calcA = &calc_data, *calcB;
	calcB = calcA + 1;

	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8004b9c:	2564      	movs	r5, #100	; 0x64
	uint8_t temp_R[6] = {0xa2, 0xa4, 0xa6, 0xa8, 0xaa, 0xac};
 8004b9e:	23ac      	movs	r3, #172	; 0xac
 8004ba0:	f88d 3019 	strb.w	r3, [sp, #25]
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8004ba4:	f10d 020f 	add.w	r2, sp, #15
 8004ba8:	2301      	movs	r3, #1
 8004baa:	21ee      	movs	r1, #238	; 0xee
 8004bac:	9500      	str	r5, [sp, #0]
 8004bae:	4822      	ldr	r0, [pc, #136]	; (8004c38 <MS5611_init+0xc4>)
	HAL_Delay(10);
	for(int i = 0 ; i < 6 ; i++){
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &temp_R[i], 1, 100);
 8004bb0:	4e21      	ldr	r6, [pc, #132]	; (8004c38 <MS5611_init+0xc4>)
	HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &command, 1, 100);
 8004bb2:	f7fd f9d7 	bl	8001f64 <HAL_I2C_Master_Transmit>
	HAL_Delay(10);
 8004bb6:	200a      	movs	r0, #10
 8004bb8:	f7fc f842 	bl	8000c40 <HAL_Delay>
	for(int i = 0 ; i < 6 ; i++){
 8004bbc:	2400      	movs	r4, #0
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &temp_R[i], 1, 100);
 8004bbe:	aa05      	add	r2, sp, #20
 8004bc0:	4422      	add	r2, r4
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	21ee      	movs	r1, #238	; 0xee
 8004bc6:	9500      	str	r5, [sp, #0]
 8004bc8:	4630      	mov	r0, r6
 8004bca:	f7fd f9cb 	bl	8001f64 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_D, 2, 200);
 8004bce:	23c8      	movs	r3, #200	; 0xc8
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	aa04      	add	r2, sp, #16
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	21ef      	movs	r1, #239	; 0xef
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f7fd fa5b 	bl	8002094 <HAL_I2C_Master_Receive>
		calc_data = temp_D[1];
 8004bde:	f89d 3011 	ldrb.w	r3, [sp, #17]
 8004be2:	f8ad 3012 	strh.w	r3, [sp, #18]
		*calcB = temp_D[0];
 8004be6:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8004bea:	f88d 3013 	strb.w	r3, [sp, #19]
		Data[i] = calc_data;
 8004bee:	ab07      	add	r3, sp, #28
 8004bf0:	f8bd 2012 	ldrh.w	r2, [sp, #18]
 8004bf4:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
	for(int i = 0 ; i < 6 ; i++){
 8004bf8:	3401      	adds	r4, #1
 8004bfa:	2c06      	cmp	r4, #6
 8004bfc:	d1df      	bne.n	8004bbe <MS5611_init+0x4a>
	}
	SENS_t1 = Data[0];
 8004bfe:	4b0f      	ldr	r3, [pc, #60]	; (8004c3c <MS5611_init+0xc8>)
 8004c00:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8004c04:	801a      	strh	r2, [r3, #0]
	OFF_t1 = Data[1];
 8004c06:	4b0e      	ldr	r3, [pc, #56]	; (8004c40 <MS5611_init+0xcc>)
 8004c08:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 8004c0c:	801a      	strh	r2, [r3, #0]
	TCS = Data[2];
 8004c0e:	4b0d      	ldr	r3, [pc, #52]	; (8004c44 <MS5611_init+0xd0>)
 8004c10:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8004c14:	801a      	strh	r2, [r3, #0]
	TCO = Data[3];
 8004c16:	4b0c      	ldr	r3, [pc, #48]	; (8004c48 <MS5611_init+0xd4>)
 8004c18:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 8004c1c:	801a      	strh	r2, [r3, #0]
	TREF = Data[4];
 8004c1e:	4b0b      	ldr	r3, [pc, #44]	; (8004c4c <MS5611_init+0xd8>)
 8004c20:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 8004c24:	801a      	strh	r2, [r3, #0]
	TEMPSENS = Data[5];
 8004c26:	4b0a      	ldr	r3, [pc, #40]	; (8004c50 <MS5611_init+0xdc>)
 8004c28:	f8bd 2026 	ldrh.w	r2, [sp, #38]	; 0x26
 8004c2c:	801a      	strh	r2, [r3, #0]
	HAL_Delay(10);
 8004c2e:	200a      	movs	r0, #10
 8004c30:	f7fc f806 	bl	8000c40 <HAL_Delay>
}
 8004c34:	b00a      	add	sp, #40	; 0x28
 8004c36:	bd70      	pop	{r4, r5, r6, pc}
 8004c38:	200002cc 	.word	0x200002cc
 8004c3c:	2000053c 	.word	0x2000053c
 8004c40:	20000380 	.word	0x20000380
 8004c44:	200003f8 	.word	0x200003f8
 8004c48:	200004c0 	.word	0x200004c0
 8004c4c:	20000330 	.word	0x20000330
 8004c50:	2000055c 	.word	0x2000055c
 8004c54:	00000000 	.word	0x00000000

08004c58 <Read_MPU6050_Data>:
	  HAL_I2C_Master_Receive(&hi2c1, (senser_Add | 0x01), Tmp_buffer, 1, 200);
	  return Tmp_buffer[0];
}

void Read_MPU6050_Data(unsigned char senser_Add, unsigned char Register_Add)
{
 8004c58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c5a:	b08f      	sub	sp, #60	; 0x3c
	unsigned char Tmp_buffer[14] = {Register_Add};
 8004c5c:	ac06      	add	r4, sp, #24
 8004c5e:	260e      	movs	r6, #14
{
 8004c60:	460d      	mov	r5, r1
 8004c62:	4607      	mov	r7, r0
	unsigned char Tmp_buffer[14] = {Register_Add};
 8004c64:	4632      	mov	r2, r6
 8004c66:	2100      	movs	r1, #0
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f001 fa39 	bl	80060e0 <memset>
	short int temp_d[7];
	char *calcA = &Out_data;
	char *calcB;
	calcB = calcA + 1;

	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 14, 100);			//       
 8004c6e:	2364      	movs	r3, #100	; 0x64
 8004c70:	9302      	str	r3, [sp, #8]
 8004c72:	462a      	mov	r2, r5
 8004c74:	2301      	movs	r3, #1
 8004c76:	e88d 0050 	stmia.w	sp, {r4, r6}
 8004c7a:	4639      	mov	r1, r7
 8004c7c:	4834      	ldr	r0, [pc, #208]	; (8004d50 <Read_MPU6050_Data+0xf8>)
	unsigned char Tmp_buffer[14] = {Register_Add};
 8004c7e:	f88d 5018 	strb.w	r5, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 14, 100);			//       
 8004c82:	f7fd fa9f 	bl	80021c4 <HAL_I2C_Mem_Read>
 8004c86:	2300      	movs	r3, #0
	//HAL_I2C_Master_Receive(&hi2c1, (senser_Add | 0x01), Tmp_buffer, 14, 200);				//burst read sequence

	for(int i = 0 ; i < 7 ; i++){
	*calcB = Tmp_buffer[(2*i)];
	*calcA = Tmp_buffer[(2*i) + 1];
	temp_d[i] = Out_data;
 8004c88:	aa0a      	add	r2, sp, #40	; 0x28
	*calcB = Tmp_buffer[(2*i)];
 8004c8a:	5ce1      	ldrb	r1, [r4, r3]
 8004c8c:	f88d 1017 	strb.w	r1, [sp, #23]
	*calcA = Tmp_buffer[(2*i) + 1];
 8004c90:	18e1      	adds	r1, r4, r3
 8004c92:	7849      	ldrb	r1, [r1, #1]
 8004c94:	f88d 1016 	strb.w	r1, [sp, #22]
	temp_d[i] = Out_data;
 8004c98:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8004c9c:	5299      	strh	r1, [r3, r2]
 8004c9e:	3302      	adds	r3, #2
	for(int i = 0 ; i < 7 ; i++){
 8004ca0:	2b0e      	cmp	r3, #14
 8004ca2:	d1f2      	bne.n	8004c8a <Read_MPU6050_Data+0x32>
	}

	Accel_X = temp_d[0] ;
 8004ca4:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
 8004ca8:	f7fb fbe8 	bl	800047c <__aeabi_i2d>
 8004cac:	4b29      	ldr	r3, [pc, #164]	; (8004d54 <Read_MPU6050_Data+0xfc>)
 8004cae:	e9c3 0100 	strd	r0, r1, [r3]
	Accel_Y = temp_d[1] ;
 8004cb2:	f9bd 002a 	ldrsh.w	r0, [sp, #42]	; 0x2a
 8004cb6:	f7fb fbe1 	bl	800047c <__aeabi_i2d>
 8004cba:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <Read_MPU6050_Data+0x100>)
 8004cbc:	e9c3 0100 	strd	r0, r1, [r3]
	Accel_Z = temp_d[2] ;
 8004cc0:	f9bd 002c 	ldrsh.w	r0, [sp, #44]	; 0x2c
 8004cc4:	f7fb fbda 	bl	800047c <__aeabi_i2d>
 8004cc8:	4b24      	ldr	r3, [pc, #144]	; (8004d5c <Read_MPU6050_Data+0x104>)
 8004cca:	e9c3 0100 	strd	r0, r1, [r3]
	Temperature = temp_d[3] / 340 + 36.53;
 8004cce:	f44f 73aa 	mov.w	r3, #340	; 0x154
 8004cd2:	f9bd 002e 	ldrsh.w	r0, [sp, #46]	; 0x2e
 8004cd6:	fb90 f0f3 	sdiv	r0, r0, r3
 8004cda:	f7fb fbcf 	bl	800047c <__aeabi_i2d>
 8004cde:	a318      	add	r3, pc, #96	; (adr r3, 8004d40 <Read_MPU6050_Data+0xe8>)
 8004ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce4:	f7fb fa7e 	bl	80001e4 <__adddf3>
 8004ce8:	4b1d      	ldr	r3, [pc, #116]	; (8004d60 <Read_MPU6050_Data+0x108>)
 8004cea:	e9c3 0100 	strd	r0, r1, [r3]
	Gyro_X = temp_d[4] / 131.0;
 8004cee:	f9bd 0030 	ldrsh.w	r0, [sp, #48]	; 0x30
 8004cf2:	f7fb fbc3 	bl	800047c <__aeabi_i2d>
 8004cf6:	a314      	add	r3, pc, #80	; (adr r3, 8004d48 <Read_MPU6050_Data+0xf0>)
 8004cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cfc:	f7fb fd4e 	bl	800079c <__aeabi_ddiv>
 8004d00:	4b18      	ldr	r3, [pc, #96]	; (8004d64 <Read_MPU6050_Data+0x10c>)
 8004d02:	e9c3 0100 	strd	r0, r1, [r3]
	Gyro_Y = temp_d[5] / 131.0;
 8004d06:	f9bd 0032 	ldrsh.w	r0, [sp, #50]	; 0x32
 8004d0a:	f7fb fbb7 	bl	800047c <__aeabi_i2d>
 8004d0e:	a30e      	add	r3, pc, #56	; (adr r3, 8004d48 <Read_MPU6050_Data+0xf0>)
 8004d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d14:	f7fb fd42 	bl	800079c <__aeabi_ddiv>
 8004d18:	4b13      	ldr	r3, [pc, #76]	; (8004d68 <Read_MPU6050_Data+0x110>)
 8004d1a:	e9c3 0100 	strd	r0, r1, [r3]
	Gyro_Z = temp_d[6] / 131.0;
 8004d1e:	f9bd 0034 	ldrsh.w	r0, [sp, #52]	; 0x34
 8004d22:	f7fb fbab 	bl	800047c <__aeabi_i2d>
 8004d26:	a308      	add	r3, pc, #32	; (adr r3, 8004d48 <Read_MPU6050_Data+0xf0>)
 8004d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d2c:	f7fb fd36 	bl	800079c <__aeabi_ddiv>
 8004d30:	4b0e      	ldr	r3, [pc, #56]	; (8004d6c <Read_MPU6050_Data+0x114>)
 8004d32:	e9c3 0100 	strd	r0, r1, [r3]
}
 8004d36:	b00f      	add	sp, #60	; 0x3c
 8004d38:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w
 8004d40:	0a3d70a4 	.word	0x0a3d70a4
 8004d44:	404243d7 	.word	0x404243d7
 8004d48:	00000000 	.word	0x00000000
 8004d4c:	40606000 	.word	0x40606000
 8004d50:	200002cc 	.word	0x200002cc
 8004d54:	20000388 	.word	0x20000388
 8004d58:	20000528 	.word	0x20000528
 8004d5c:	20000350 	.word	0x20000350
 8004d60:	20000358 	.word	0x20000358
 8004d64:	20000588 	.word	0x20000588
 8004d68:	20000560 	.word	0x20000560
 8004d6c:	20000488 	.word	0x20000488

08004d70 <Read_HMC5883L_Data>:

void Read_HMC5883L_Data(unsigned char senser_Add, unsigned char Register_Add)
{
 8004d70:	b530      	push	{r4, r5, lr}
 8004d72:	b08b      	sub	sp, #44	; 0x2c
	unsigned char Tmp_buffer[6] = {Register_Add};
 8004d74:	ad06      	add	r5, sp, #24
 8004d76:	2400      	movs	r4, #0
	short int temp_d[3];
	char *calcA = &Out_data;
	char *calcB;
	calcB = calcA + 1;

	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8004d78:	2364      	movs	r3, #100	; 0x64
	unsigned char Tmp_buffer[6] = {Register_Add};
 8004d7a:	80ac      	strh	r4, [r5, #4]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8004d7c:	9302      	str	r3, [sp, #8]
 8004d7e:	2306      	movs	r3, #6
{
 8004d80:	460a      	mov	r2, r1
	unsigned char Tmp_buffer[6] = {Register_Add};
 8004d82:	9406      	str	r4, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8004d84:	9301      	str	r3, [sp, #4]
	unsigned char Tmp_buffer[6] = {Register_Add};
 8004d86:	f88d 1018 	strb.w	r1, [sp, #24]
	HAL_I2C_Mem_Read(&hi2c1, senser_Add, Register_Add, I2C_MEMADD_SIZE_8BIT, &Tmp_buffer[0], 6, 100);
 8004d8a:	2301      	movs	r3, #1
 8004d8c:	4601      	mov	r1, r0
 8004d8e:	9500      	str	r5, [sp, #0]
 8004d90:	481a      	ldr	r0, [pc, #104]	; (8004dfc <Read_HMC5883L_Data+0x8c>)
 8004d92:	f7fd fa17 	bl	80021c4 <HAL_I2C_Mem_Read>
 8004d96:	4623      	mov	r3, r4
	//HAL_I2C_Master_Receive(&hi2c1, (senser_Add | 0x01), Tmp_buffer, 6, 200);

	for(int i = 0 ; i < 3 ; i++){
		*calcB = Tmp_buffer[(2*i)];
		*calcA = Tmp_buffer[(2*i) + 1];
		temp_d[i] = Out_data;
 8004d98:	aa08      	add	r2, sp, #32
		*calcB = Tmp_buffer[(2*i)];
 8004d9a:	5ce9      	ldrb	r1, [r5, r3]
 8004d9c:	f88d 1017 	strb.w	r1, [sp, #23]
		*calcA = Tmp_buffer[(2*i) + 1];
 8004da0:	18e9      	adds	r1, r5, r3
 8004da2:	7849      	ldrb	r1, [r1, #1]
 8004da4:	f88d 1016 	strb.w	r1, [sp, #22]
		temp_d[i] = Out_data;
 8004da8:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8004dac:	5299      	strh	r1, [r3, r2]
 8004dae:	3302      	adds	r3, #2
	for(int i = 0 ; i < 3 ; i++){
 8004db0:	2b06      	cmp	r3, #6
 8004db2:	d1f2      	bne.n	8004d9a <Read_HMC5883L_Data+0x2a>
	}

	Magnet_X = temp_d[0] / 820.0;
 8004db4:	f9bd 0020 	ldrsh.w	r0, [sp, #32]
 8004db8:	f7fb fb60 	bl	800047c <__aeabi_i2d>
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	4b10      	ldr	r3, [pc, #64]	; (8004e00 <Read_HMC5883L_Data+0x90>)
 8004dc0:	f7fb fcec 	bl	800079c <__aeabi_ddiv>
 8004dc4:	4b0f      	ldr	r3, [pc, #60]	; (8004e04 <Read_HMC5883L_Data+0x94>)
 8004dc6:	e9c3 0100 	strd	r0, r1, [r3]
	Magnet_Y = temp_d[2] / 820.0;
 8004dca:	f9bd 0024 	ldrsh.w	r0, [sp, #36]	; 0x24
 8004dce:	f7fb fb55 	bl	800047c <__aeabi_i2d>
 8004dd2:	2200      	movs	r2, #0
 8004dd4:	4b0a      	ldr	r3, [pc, #40]	; (8004e00 <Read_HMC5883L_Data+0x90>)
 8004dd6:	f7fb fce1 	bl	800079c <__aeabi_ddiv>
 8004dda:	4b0b      	ldr	r3, [pc, #44]	; (8004e08 <Read_HMC5883L_Data+0x98>)
 8004ddc:	e9c3 0100 	strd	r0, r1, [r3]
	Magnet_Z = temp_d[1] / 820.0;
 8004de0:	f9bd 0022 	ldrsh.w	r0, [sp, #34]	; 0x22
 8004de4:	f7fb fb4a 	bl	800047c <__aeabi_i2d>
 8004de8:	2200      	movs	r2, #0
 8004dea:	4b05      	ldr	r3, [pc, #20]	; (8004e00 <Read_HMC5883L_Data+0x90>)
 8004dec:	f7fb fcd6 	bl	800079c <__aeabi_ddiv>
 8004df0:	4b06      	ldr	r3, [pc, #24]	; (8004e0c <Read_HMC5883L_Data+0x9c>)
 8004df2:	e9c3 0100 	strd	r0, r1, [r3]

}
 8004df6:	b00b      	add	sp, #44	; 0x2c
 8004df8:	bd30      	pop	{r4, r5, pc}
 8004dfa:	bf00      	nop
 8004dfc:	200002cc 	.word	0x200002cc
 8004e00:	4089a000 	.word	0x4089a000
 8004e04:	20000530 	.word	0x20000530
 8004e08:	20000370 	.word	0x20000370
 8004e0c:	200004a0 	.word	0x200004a0

08004e10 <Read_MS5611_Data>:

void Read_MS5611_Data(int Type)
{
 8004e10:	b51f      	push	{r0, r1, r2, r3, r4, lr}

	uint8_t temp_A[4] = {0,};
 8004e12:	2200      	movs	r2, #0
 8004e14:	9202      	str	r2, [sp, #8]
	uint32_t Data= 0;
 8004e16:	9203      	str	r2, [sp, #12]
	char *calcA, *calcB, *calcC = &Data;
	calcB = calcC + 1;
	calcA = calcC + 2;

	switch(Type){
 8004e18:	1c42      	adds	r2, r0, #1
{
 8004e1a:	4603      	mov	r3, r0
	switch(Type){
 8004e1c:	d022      	beq.n	8004e64 <Read_MS5611_Data+0x54>
 8004e1e:	2801      	cmp	r0, #1
 8004e20:	d11d      	bne.n	8004e5e <Read_MS5611_Data+0x4e>

	case 1:
		//HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
		//HAL_Delay(10);
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
 8004e22:	2264      	movs	r2, #100	; 0x64
 8004e24:	9200      	str	r2, [sp, #0]
 8004e26:	21ee      	movs	r1, #238	; 0xee
 8004e28:	4a1e      	ldr	r2, [pc, #120]	; (8004ea4 <Read_MS5611_Data+0x94>)
 8004e2a:	481f      	ldr	r0, [pc, #124]	; (8004ea8 <Read_MS5611_Data+0x98>)
 8004e2c:	f7fd f89a 	bl	8001f64 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
 8004e30:	23c8      	movs	r3, #200	; 0xc8
 8004e32:	9300      	str	r3, [sp, #0]
 8004e34:	aa02      	add	r2, sp, #8
 8004e36:	2304      	movs	r3, #4
 8004e38:	21ef      	movs	r1, #239	; 0xef
 8004e3a:	481b      	ldr	r0, [pc, #108]	; (8004ea8 <Read_MS5611_Data+0x98>)
 8004e3c:	f7fd f92a 	bl	8002094 <HAL_I2C_Master_Receive>
		*calcC = temp_A[2];
 8004e40:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8004e44:	f88d 300c 	strb.w	r3, [sp, #12]
		*calcB = temp_A[1];
 8004e48:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8004e4c:	f88d 300d 	strb.w	r3, [sp, #13]
		*calcA = temp_A[0];
 8004e50:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004e54:	f88d 300e 	strb.w	r3, [sp, #14]
		D_PRESS = Data;
 8004e58:	9a03      	ldr	r2, [sp, #12]
 8004e5a:	4b14      	ldr	r3, [pc, #80]	; (8004eac <Read_MS5611_Data+0x9c>)
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
		*calcC = temp_A[2];
		*calcB = temp_A[1];
		*calcA = temp_A[0];
		D_TEMPER = Data;
 8004e5c:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8004e5e:	b005      	add	sp, #20
 8004e60:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[2], 1, 100);
 8004e64:	2364      	movs	r3, #100	; 0x64
 8004e66:	9300      	str	r3, [sp, #0]
 8004e68:	4a0e      	ldr	r2, [pc, #56]	; (8004ea4 <Read_MS5611_Data+0x94>)
 8004e6a:	480f      	ldr	r0, [pc, #60]	; (8004ea8 <Read_MS5611_Data+0x98>)
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	21ee      	movs	r1, #238	; 0xee
 8004e70:	f7fd f878 	bl	8001f64 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c1, (MS5611_ADDRESS | 0x01), temp_A, 4, 200);
 8004e74:	23c8      	movs	r3, #200	; 0xc8
 8004e76:	9300      	str	r3, [sp, #0]
 8004e78:	aa02      	add	r2, sp, #8
 8004e7a:	2304      	movs	r3, #4
 8004e7c:	21ef      	movs	r1, #239	; 0xef
 8004e7e:	480a      	ldr	r0, [pc, #40]	; (8004ea8 <Read_MS5611_Data+0x98>)
 8004e80:	f7fd f908 	bl	8002094 <HAL_I2C_Master_Receive>
		*calcC = temp_A[2];
 8004e84:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8004e88:	f88d 300c 	strb.w	r3, [sp, #12]
		*calcB = temp_A[1];
 8004e8c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8004e90:	f88d 300d 	strb.w	r3, [sp, #13]
		*calcA = temp_A[0];
 8004e94:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8004e98:	f88d 300e 	strb.w	r3, [sp, #14]
		D_TEMPER = Data;
 8004e9c:	9a03      	ldr	r2, [sp, #12]
 8004e9e:	4b04      	ldr	r3, [pc, #16]	; (8004eb0 <Read_MS5611_Data+0xa0>)
 8004ea0:	e7dc      	b.n	8004e5c <Read_MS5611_Data+0x4c>
 8004ea2:	bf00      	nop
 8004ea4:	2000000a 	.word	0x2000000a
 8004ea8:	200002cc 	.word	0x200002cc
 8004eac:	20000490 	.word	0x20000490
 8004eb0:	20000410 	.word	0x20000410

08004eb4 <Calc_TP>:

void Calc_TP()
{
 8004eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  d_T = D_TEMPER - TREF * pow(2, 8);
 8004eb8:	4b96      	ldr	r3, [pc, #600]	; (8005114 <Calc_TP+0x260>)
{
 8004eba:	b085      	sub	sp, #20
	  d_T = D_TEMPER - TREF * pow(2, 8);
 8004ebc:	6818      	ldr	r0, [r3, #0]
 8004ebe:	f7fb facd 	bl	800045c <__aeabi_ui2d>
 8004ec2:	4b95      	ldr	r3, [pc, #596]	; (8005118 <Calc_TP+0x264>)
 8004ec4:	4604      	mov	r4, r0
 8004ec6:	8818      	ldrh	r0, [r3, #0]
 8004ec8:	460d      	mov	r5, r1
 8004eca:	f7fb fad7 	bl	800047c <__aeabi_i2d>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	4b92      	ldr	r3, [pc, #584]	; (800511c <Calc_TP+0x268>)
 8004ed2:	f7fb fb39 	bl	8000548 <__aeabi_dmul>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	460b      	mov	r3, r1
 8004eda:	4620      	mov	r0, r4
 8004edc:	4629      	mov	r1, r5
 8004ede:	f7fb f97f 	bl	80001e0 <__aeabi_dsub>
 8004ee2:	f7fb fde1 	bl	8000aa8 <__aeabi_d2iz>
 8004ee6:	4b8e      	ldr	r3, [pc, #568]	; (8005120 <Calc_TP+0x26c>)
 8004ee8:	6018      	str	r0, [r3, #0]
	  TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 8004eea:	4b8e      	ldr	r3, [pc, #568]	; (8005124 <Calc_TP+0x270>)
	  d_T = D_TEMPER - TREF * pow(2, 8);
 8004eec:	4605      	mov	r5, r0
	  TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 8004eee:	8818      	ldrh	r0, [r3, #0]
 8004ef0:	4368      	muls	r0, r5
 8004ef2:	f7fb fac3 	bl	800047c <__aeabi_i2d>
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 8004efc:	f7fb fb24 	bl	8000548 <__aeabi_dmul>
 8004f00:	2200      	movs	r2, #0
 8004f02:	4b89      	ldr	r3, [pc, #548]	; (8005128 <Calc_TP+0x274>)
 8004f04:	f7fb f96e 	bl	80001e4 <__adddf3>
 8004f08:	f7fb fdce 	bl	8000aa8 <__aeabi_d2iz>

	  OFF = OFF_t1 * pow(2, 16) + (TCO * d_T)/pow(2, 7);
 8004f0c:	4b87      	ldr	r3, [pc, #540]	; (800512c <Calc_TP+0x278>)
	  TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 8004f0e:	4604      	mov	r4, r0
	  OFF = OFF_t1 * pow(2, 16) + (TCO * d_T)/pow(2, 7);
 8004f10:	8818      	ldrh	r0, [r3, #0]
 8004f12:	4368      	muls	r0, r5
 8004f14:	f7fb fab2 	bl	800047c <__aeabi_i2d>
 8004f18:	2200      	movs	r2, #0
 8004f1a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004f1e:	f7fb fb13 	bl	8000548 <__aeabi_dmul>
 8004f22:	4b83      	ldr	r3, [pc, #524]	; (8005130 <Calc_TP+0x27c>)
 8004f24:	4606      	mov	r6, r0
 8004f26:	8818      	ldrh	r0, [r3, #0]
 8004f28:	460f      	mov	r7, r1
 8004f2a:	f7fb faa7 	bl	800047c <__aeabi_i2d>
 8004f2e:	2200      	movs	r2, #0
 8004f30:	4b80      	ldr	r3, [pc, #512]	; (8005134 <Calc_TP+0x280>)
 8004f32:	f7fb fb09 	bl	8000548 <__aeabi_dmul>
 8004f36:	4602      	mov	r2, r0
 8004f38:	460b      	mov	r3, r1
 8004f3a:	4630      	mov	r0, r6
 8004f3c:	4639      	mov	r1, r7
 8004f3e:	f7fb f951 	bl	80001e4 <__adddf3>
 8004f42:	f7fb fdd9 	bl	8000af8 <__aeabi_d2lz>
	  SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2,8);
 8004f46:	4b7c      	ldr	r3, [pc, #496]	; (8005138 <Calc_TP+0x284>)
	  OFF = OFF_t1 * pow(2, 16) + (TCO * d_T)/pow(2, 7);
 8004f48:	e9cd 0100 	strd	r0, r1, [sp]
	  SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2,8);
 8004f4c:	8818      	ldrh	r0, [r3, #0]
 8004f4e:	4368      	muls	r0, r5
 8004f50:	f7fb fa94 	bl	800047c <__aeabi_i2d>
 8004f54:	2200      	movs	r2, #0
 8004f56:	4b79      	ldr	r3, [pc, #484]	; (800513c <Calc_TP+0x288>)
 8004f58:	f7fb faf6 	bl	8000548 <__aeabi_dmul>
 8004f5c:	4b78      	ldr	r3, [pc, #480]	; (8005140 <Calc_TP+0x28c>)
 8004f5e:	4606      	mov	r6, r0
 8004f60:	8818      	ldrh	r0, [r3, #0]
 8004f62:	460f      	mov	r7, r1
 8004f64:	f7fb fa8a 	bl	800047c <__aeabi_i2d>
 8004f68:	2200      	movs	r2, #0
 8004f6a:	4b76      	ldr	r3, [pc, #472]	; (8005144 <Calc_TP+0x290>)
 8004f6c:	f7fb faec 	bl	8000548 <__aeabi_dmul>
 8004f70:	4602      	mov	r2, r0
 8004f72:	460b      	mov	r3, r1
 8004f74:	4630      	mov	r0, r6
 8004f76:	4639      	mov	r1, r7
 8004f78:	f7fb f934 	bl	80001e4 <__adddf3>
 8004f7c:	f7fb fdbc 	bl	8000af8 <__aeabi_d2lz>

	  if(TEMP < 2000){
 8004f80:	f5b4 6ffa 	cmp.w	r4, #2000	; 0x7d0
	  SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2,8);
 8004f84:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004f88:	4e6f      	ldr	r6, [pc, #444]	; (8005148 <Calc_TP+0x294>)
	  if(TEMP < 2000){
 8004f8a:	f280 80b7 	bge.w	80050fc <Calc_TP+0x248>
		  T2 = pow(d_T, 2) / pow(2, 31);
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f7fb fa74 	bl	800047c <__aeabi_i2d>
 8004f94:	4602      	mov	r2, r0
 8004f96:	460b      	mov	r3, r1
 8004f98:	f7fb fad6 	bl	8000548 <__aeabi_dmul>
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
 8004fa2:	f7fb fad1 	bl	8000548 <__aeabi_dmul>
 8004fa6:	f7fb fda7 	bl	8000af8 <__aeabi_d2lz>
 8004faa:	e9c6 0100 	strd	r0, r1, [r6]
		  OFF2 = 5 * pow((TEMP - 2000), 2) / 2;
 8004fae:	f5a4 60fa 	sub.w	r0, r4, #2000	; 0x7d0
 8004fb2:	f7fb fa63 	bl	800047c <__aeabi_i2d>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	460b      	mov	r3, r1
 8004fba:	f7fb fac5 	bl	8000548 <__aeabi_dmul>
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	4b62      	ldr	r3, [pc, #392]	; (800514c <Calc_TP+0x298>)
		  SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8004fc2:	4d63      	ldr	r5, [pc, #396]	; (8005150 <Calc_TP+0x29c>)
		  OFF2 = 5 * pow((TEMP - 2000), 2) / 2;
 8004fc4:	f7fb fac0 	bl	8000548 <__aeabi_dmul>
 8004fc8:	2200      	movs	r2, #0
 8004fca:	4b62      	ldr	r3, [pc, #392]	; (8005154 <Calc_TP+0x2a0>)
 8004fcc:	4680      	mov	r8, r0
 8004fce:	4689      	mov	r9, r1
 8004fd0:	f7fb faba 	bl	8000548 <__aeabi_dmul>
 8004fd4:	f7fb fd90 	bl	8000af8 <__aeabi_d2lz>
 8004fd8:	4b5f      	ldr	r3, [pc, #380]	; (8005158 <Calc_TP+0x2a4>)
 8004fda:	4606      	mov	r6, r0
 8004fdc:	460f      	mov	r7, r1
 8004fde:	e9c3 6700 	strd	r6, r7, [r3]
		  SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	4b5d      	ldr	r3, [pc, #372]	; (800515c <Calc_TP+0x2a8>)
 8004fe6:	4640      	mov	r0, r8
 8004fe8:	4649      	mov	r1, r9
 8004fea:	f7fb faad 	bl	8000548 <__aeabi_dmul>
 8004fee:	f7fb fd83 	bl	8000af8 <__aeabi_d2lz>
		  if(TEMP < -1500){
 8004ff2:	4b5b      	ldr	r3, [pc, #364]	; (8005160 <Calc_TP+0x2ac>)
		  SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8004ff4:	4682      	mov	sl, r0
 8004ff6:	468b      	mov	fp, r1
		  if(TEMP < -1500){
 8004ff8:	429c      	cmp	r4, r3
		  SENS2 = 5 * pow((TEMP - 2000), 2) / 4;
 8004ffa:	e9c5 ab00 	strd	sl, fp, [r5]
		  if(TEMP < -1500){
 8004ffe:	da3a      	bge.n	8005076 <Calc_TP+0x1c2>
			  OFF2 = OFF2 + 7 * pow((TEMP + 1500), 2);
 8005000:	f204 50dc 	addw	r0, r4, #1500	; 0x5dc
 8005004:	f7fb fa3a 	bl	800047c <__aeabi_i2d>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	f7fb fa9c 	bl	8000548 <__aeabi_dmul>
 8005010:	4680      	mov	r8, r0
 8005012:	4689      	mov	r9, r1
 8005014:	4630      	mov	r0, r6
 8005016:	4639      	mov	r1, r7
 8005018:	f7fb fa68 	bl	80004ec <__aeabi_l2d>
 800501c:	2200      	movs	r2, #0
 800501e:	4606      	mov	r6, r0
 8005020:	460f      	mov	r7, r1
 8005022:	4b50      	ldr	r3, [pc, #320]	; (8005164 <Calc_TP+0x2b0>)
 8005024:	4640      	mov	r0, r8
 8005026:	4649      	mov	r1, r9
 8005028:	f7fb fa8e 	bl	8000548 <__aeabi_dmul>
 800502c:	4602      	mov	r2, r0
 800502e:	460b      	mov	r3, r1
 8005030:	4630      	mov	r0, r6
 8005032:	4639      	mov	r1, r7
 8005034:	f7fb f8d6 	bl	80001e4 <__adddf3>
 8005038:	f7fb fd5e 	bl	8000af8 <__aeabi_d2lz>
 800503c:	4b46      	ldr	r3, [pc, #280]	; (8005158 <Calc_TP+0x2a4>)
			  SENS2 = SENS2 + 11 * pow((TEMP + 1500) , 2) / 2;
 800503e:	2200      	movs	r2, #0
			  OFF2 = OFF2 + 7 * pow((TEMP + 1500), 2);
 8005040:	e9c3 0100 	strd	r0, r1, [r3]
			  SENS2 = SENS2 + 11 * pow((TEMP + 1500) , 2) / 2;
 8005044:	4b48      	ldr	r3, [pc, #288]	; (8005168 <Calc_TP+0x2b4>)
 8005046:	4640      	mov	r0, r8
 8005048:	4649      	mov	r1, r9
 800504a:	f7fb fa7d 	bl	8000548 <__aeabi_dmul>
 800504e:	2200      	movs	r2, #0
 8005050:	4b40      	ldr	r3, [pc, #256]	; (8005154 <Calc_TP+0x2a0>)
 8005052:	f7fb fa79 	bl	8000548 <__aeabi_dmul>
 8005056:	4606      	mov	r6, r0
 8005058:	460f      	mov	r7, r1
 800505a:	4650      	mov	r0, sl
 800505c:	4659      	mov	r1, fp
 800505e:	f7fb fa45 	bl	80004ec <__aeabi_l2d>
 8005062:	4602      	mov	r2, r0
 8005064:	460b      	mov	r3, r1
 8005066:	4630      	mov	r0, r6
 8005068:	4639      	mov	r1, r7
 800506a:	f7fb f8bb 	bl	80001e4 <__adddf3>
 800506e:	f7fb fd43 	bl	8000af8 <__aeabi_d2lz>
 8005072:	e9c5 0100 	strd	r0, r1, [r5]
		  T2 = 0;
		  OFF2 = 0;
		  SENS2 = 0;
	  }

	  TEMP -= T2;
 8005076:	4b34      	ldr	r3, [pc, #208]	; (8005148 <Calc_TP+0x294>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	1ae4      	subs	r4, r4, r3
 800507c:	4b3b      	ldr	r3, [pc, #236]	; (800516c <Calc_TP+0x2b8>)
 800507e:	601c      	str	r4, [r3, #0]
	  OFF -= OFF2;
 8005080:	4b35      	ldr	r3, [pc, #212]	; (8005158 <Calc_TP+0x2a4>)
 8005082:	e9d3 4500 	ldrd	r4, r5, [r3]
 8005086:	e9dd 2300 	ldrd	r2, r3, [sp]
 800508a:	1b12      	subs	r2, r2, r4
 800508c:	eb63 0305 	sbc.w	r3, r3, r5
 8005090:	461d      	mov	r5, r3
 8005092:	4b37      	ldr	r3, [pc, #220]	; (8005170 <Calc_TP+0x2bc>)
 8005094:	4614      	mov	r4, r2
 8005096:	e9c3 4500 	strd	r4, r5, [r3]
	  SENS -= SENS2;
 800509a:	4b2d      	ldr	r3, [pc, #180]	; (8005150 <Calc_TP+0x29c>)
 800509c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050a4:	1a80      	subs	r0, r0, r2
 80050a6:	eb61 0103 	sbc.w	r1, r1, r3
 80050aa:	460b      	mov	r3, r1
 80050ac:	4931      	ldr	r1, [pc, #196]	; (8005174 <Calc_TP+0x2c0>)
 80050ae:	4602      	mov	r2, r0
 80050b0:	e9c1 2300 	strd	r2, r3, [r1]

	  Pressure = (D_PRESS * SENS / pow(2,21) - OFF) / pow(2, 15);
 80050b4:	4930      	ldr	r1, [pc, #192]	; (8005178 <Calc_TP+0x2c4>)
 80050b6:	680e      	ldr	r6, [r1, #0]
 80050b8:	fba6 0100 	umull	r0, r1, r6, r0
 80050bc:	fb06 1103 	mla	r1, r6, r3, r1
 80050c0:	f7fb fa14 	bl	80004ec <__aeabi_l2d>
 80050c4:	2200      	movs	r2, #0
 80050c6:	4b2d      	ldr	r3, [pc, #180]	; (800517c <Calc_TP+0x2c8>)
 80050c8:	f7fb fa3e 	bl	8000548 <__aeabi_dmul>
 80050cc:	4606      	mov	r6, r0
 80050ce:	460f      	mov	r7, r1
 80050d0:	4620      	mov	r0, r4
 80050d2:	4629      	mov	r1, r5
 80050d4:	f7fb fa0a 	bl	80004ec <__aeabi_l2d>
 80050d8:	4602      	mov	r2, r0
 80050da:	460b      	mov	r3, r1
 80050dc:	4630      	mov	r0, r6
 80050de:	4639      	mov	r1, r7
 80050e0:	f7fb f87e 	bl	80001e0 <__aeabi_dsub>
 80050e4:	2200      	movs	r2, #0
 80050e6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80050ea:	f7fb fa2d 	bl	8000548 <__aeabi_dmul>
 80050ee:	f7fb fcdb 	bl	8000aa8 <__aeabi_d2iz>
 80050f2:	4b23      	ldr	r3, [pc, #140]	; (8005180 <Calc_TP+0x2cc>)
 80050f4:	6018      	str	r0, [r3, #0]

}
 80050f6:	b005      	add	sp, #20
 80050f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		  OFF2 = 0;
 80050fc:	4916      	ldr	r1, [pc, #88]	; (8005158 <Calc_TP+0x2a4>)
		  T2 = 0;
 80050fe:	2200      	movs	r2, #0
 8005100:	2300      	movs	r3, #0
		  OFF2 = 0;
 8005102:	e9c1 2300 	strd	r2, r3, [r1]
		  SENS2 = 0;
 8005106:	4912      	ldr	r1, [pc, #72]	; (8005150 <Calc_TP+0x29c>)
		  T2 = 0;
 8005108:	e9c6 2300 	strd	r2, r3, [r6]
		  SENS2 = 0;
 800510c:	e9c1 2300 	strd	r2, r3, [r1]
 8005110:	e7b1      	b.n	8005076 <Calc_TP+0x1c2>
 8005112:	bf00      	nop
 8005114:	20000410 	.word	0x20000410
 8005118:	20000330 	.word	0x20000330
 800511c:	40700000 	.word	0x40700000
 8005120:	20000538 	.word	0x20000538
 8005124:	2000055c 	.word	0x2000055c
 8005128:	409f4000 	.word	0x409f4000
 800512c:	200004c0 	.word	0x200004c0
 8005130:	20000380 	.word	0x20000380
 8005134:	40f00000 	.word	0x40f00000
 8005138:	200003f8 	.word	0x200003f8
 800513c:	3f700000 	.word	0x3f700000
 8005140:	2000053c 	.word	0x2000053c
 8005144:	40e00000 	.word	0x40e00000
 8005148:	20000320 	.word	0x20000320
 800514c:	40140000 	.word	0x40140000
 8005150:	20000478 	.word	0x20000478
 8005154:	3fe00000 	.word	0x3fe00000
 8005158:	20000318 	.word	0x20000318
 800515c:	3fd00000 	.word	0x3fd00000
 8005160:	fffffa24 	.word	0xfffffa24
 8005164:	401c0000 	.word	0x401c0000
 8005168:	40260000 	.word	0x40260000
 800516c:	200003fc 	.word	0x200003fc
 8005170:	20000348 	.word	0x20000348
 8005174:	20000360 	.word	0x20000360
 8005178:	20000490 	.word	0x20000490
 800517c:	3ea00000 	.word	0x3ea00000
 8005180:	20000558 	.word	0x20000558

08005184 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)		//  
{
	  //static unsigned char num =0;
	  if(htim -> Instance == TIM7){		// 
 8005184:	6802      	ldr	r2, [r0, #0]
 8005186:	4b04      	ldr	r3, [pc, #16]	; (8005198 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8005188:	429a      	cmp	r2, r3
		  num1++;
 800518a:	bf01      	itttt	eq
 800518c:	4a03      	ldreq	r2, [pc, #12]	; (800519c <HAL_TIM_PeriodElapsedCallback+0x18>)
 800518e:	6813      	ldreq	r3, [r2, #0]
 8005190:	3301      	addeq	r3, #1
 8005192:	6013      	streq	r3, [r2, #0]
 8005194:	4770      	bx	lr
 8005196:	bf00      	nop
 8005198:	40001400 	.word	0x40001400
 800519c:	20000220 	.word	0x20000220

080051a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80051a0:	b510      	push	{r4, lr}
 80051a2:	b096      	sub	sp, #88	; 0x58
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 80051a4:	2303      	movs	r3, #3
 80051a6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80051a8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80051ac:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80051ae:	2300      	movs	r3, #0
 80051b0:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80051b2:	2301      	movs	r3, #1
 80051b4:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80051b6:	2310      	movs	r3, #16
 80051b8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80051ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80051be:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80051c0:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051c2:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80051c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80051c8:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80051ca:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80051cc:	f7fd f934 	bl	8002438 <HAL_RCC_OscConfig>
 80051d0:	b100      	cbz	r0, 80051d4 <SystemClock_Config+0x34>
 80051d2:	e7fe      	b.n	80051d2 <SystemClock_Config+0x32>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80051d4:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80051d6:	e88d 0018 	stmia.w	sp, {r3, r4}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80051da:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80051dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80051e0:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80051e2:	4621      	mov	r1, r4
 80051e4:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80051e6:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80051e8:	f7fd fc34 	bl	8002a54 <HAL_RCC_ClockConfig>
 80051ec:	b100      	cbz	r0, 80051f0 <SystemClock_Config+0x50>
 80051ee:	e7fe      	b.n	80051ee <SystemClock_Config+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80051f0:	2320      	movs	r3, #32
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80051f2:	9008      	str	r0, [sp, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051f4:	a805      	add	r0, sp, #20
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80051f6:	9305      	str	r3, [sp, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051f8:	f7fd fd64 	bl	8002cc4 <HAL_RCCEx_PeriphCLKConfig>
 80051fc:	4604      	mov	r4, r0
 80051fe:	b100      	cbz	r0, 8005202 <SystemClock_Config+0x62>
 8005200:	e7fe      	b.n	8005200 <SystemClock_Config+0x60>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8005202:	f7fd fd29 	bl	8002c58 <HAL_RCC_GetHCLKFreq>
 8005206:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800520a:	fbb0 f0f3 	udiv	r0, r0, r3
 800520e:	f7fc f9fb 	bl	8001608 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8005212:	2004      	movs	r0, #4
 8005214:	f7fc fa0e 	bl	8001634 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005218:	4622      	mov	r2, r4
 800521a:	4621      	mov	r1, r4
 800521c:	f04f 30ff 	mov.w	r0, #4294967295
 8005220:	f7fc f99a 	bl	8001558 <HAL_NVIC_SetPriority>
}
 8005224:	b016      	add	sp, #88	; 0x58
 8005226:	bd10      	pop	{r4, pc}

08005228 <main>:
{
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	ed2d 8b02 	vpush	{d8}
 8005230:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 8005232:	f7fb fce1 	bl	8000bf8 <HAL_Init>
  SystemClock_Config();
 8005236:	f7ff ffb3 	bl	80051a0 <SystemClock_Config>
  MX_GPIO_Init();
 800523a:	f7ff fac5 	bl	80047c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800523e:	f7ff faab 	bl	8004798 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8005242:	f000 fe6d 	bl	8005f20 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8005246:	f000 fe8d 	bl	8005f64 <MX_USART3_UART_Init>
  MX_TIM7_Init();
 800524a:	f000 fd93 	bl	8005d74 <MX_TIM7_Init>
  MX_TIM2_Init();
 800524e:	f000 fe13 	bl	8005e78 <MX_TIM2_Init>
  MX_ADC1_Init();
 8005252:	f7ff fa1f 	bl	8004694 <MX_ADC1_Init>
  MX_I2C1_Init();
 8005256:	f7ff fb45 	bl	80048e4 <MX_I2C1_Init>
  MX_TIM3_Init();
 800525a:	f000 fd53 	bl	8005d04 <MX_TIM3_Init>
  * @retval None
  */
static void MX_NVIC_Init(void)
{
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800525e:	2200      	movs	r2, #0
 8005260:	4611      	mov	r1, r2
 8005262:	2028      	movs	r0, #40	; 0x28
 8005264:	f7fc f978 	bl	8001558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8005268:	2028      	movs	r0, #40	; 0x28
 800526a:	f7fc f9b7 	bl	80015dc <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800526e:	2200      	movs	r2, #0
 8005270:	4611      	mov	r1, r2
 8005272:	2017      	movs	r0, #23
 8005274:	f7fc f970 	bl	8001558 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8005278:	2017      	movs	r0, #23
 800527a:	f7fc f9af 	bl	80015dc <HAL_NVIC_EnableIRQ>
  uart_init();				//usart  and   
 800527e:	f7ff fb97 	bl	80049b0 <uart_init>
  MPU_6050_init();			//MPU6050  
 8005282:	f7ff fbff 	bl	8004a84 <MPU_6050_init>
  HMC5883L_init();			//HMC5883L  
 8005286:	f7ff fc1c 	bl	8004ac2 <HMC5883L_init>
  MS5611_init();			//MS5611   
 800528a:	f7ff fc73 	bl	8004b74 <MS5611_init>
  Read_MS5611_Data(1);
 800528e:	2001      	movs	r0, #1
 8005290:	f7ff fdbe 	bl	8004e10 <Read_MS5611_Data>
  Read_MS5611_Data(-1);
 8005294:	f04f 30ff 	mov.w	r0, #4294967295
 8005298:	f7ff fdba 	bl	8004e10 <Read_MS5611_Data>
  d_T = D_TEMPER - TREF * pow(2, 8);
 800529c:	4ba8      	ldr	r3, [pc, #672]	; (8005540 <main+0x318>)
 800529e:	6818      	ldr	r0, [r3, #0]
 80052a0:	f7fb f8dc 	bl	800045c <__aeabi_ui2d>
 80052a4:	4ba7      	ldr	r3, [pc, #668]	; (8005544 <main+0x31c>)
 80052a6:	4604      	mov	r4, r0
 80052a8:	8818      	ldrh	r0, [r3, #0]
 80052aa:	460d      	mov	r5, r1
 80052ac:	f7fb f8e6 	bl	800047c <__aeabi_i2d>
 80052b0:	2200      	movs	r2, #0
 80052b2:	4ba5      	ldr	r3, [pc, #660]	; (8005548 <main+0x320>)
 80052b4:	f7fb f948 	bl	8000548 <__aeabi_dmul>
 80052b8:	4602      	mov	r2, r0
 80052ba:	460b      	mov	r3, r1
 80052bc:	4620      	mov	r0, r4
 80052be:	4629      	mov	r1, r5
 80052c0:	f7fa ff8e 	bl	80001e0 <__aeabi_dsub>
 80052c4:	f7fb fbf0 	bl	8000aa8 <__aeabi_d2iz>
 80052c8:	4ba0      	ldr	r3, [pc, #640]	; (800554c <main+0x324>)
 80052ca:	6018      	str	r0, [r3, #0]
  TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 80052cc:	4ba0      	ldr	r3, [pc, #640]	; (8005550 <main+0x328>)
  d_T = D_TEMPER - TREF * pow(2, 8);
 80052ce:	4606      	mov	r6, r0
  TEMP = 2000 + d_T * TEMPSENS / pow(2, 23);
 80052d0:	8818      	ldrh	r0, [r3, #0]
 80052d2:	4370      	muls	r0, r6
 80052d4:	f7fb f8d2 	bl	800047c <__aeabi_i2d>
 80052d8:	2200      	movs	r2, #0
 80052da:	f04f 537a 	mov.w	r3, #1048576000	; 0x3e800000
 80052de:	f7fb f933 	bl	8000548 <__aeabi_dmul>
 80052e2:	2200      	movs	r2, #0
 80052e4:	4b9b      	ldr	r3, [pc, #620]	; (8005554 <main+0x32c>)
 80052e6:	f7fa ff7d 	bl	80001e4 <__adddf3>
 80052ea:	f7fb fbdd 	bl	8000aa8 <__aeabi_d2iz>
 80052ee:	4b9a      	ldr	r3, [pc, #616]	; (8005558 <main+0x330>)
 80052f0:	6018      	str	r0, [r3, #0]
  OFF = OFF_t1 * pow(2, 16) + (TCO * d_T)/pow(2, 7);
 80052f2:	4b9a      	ldr	r3, [pc, #616]	; (800555c <main+0x334>)
 80052f4:	8818      	ldrh	r0, [r3, #0]
 80052f6:	4370      	muls	r0, r6
 80052f8:	f7fb f8c0 	bl	800047c <__aeabi_i2d>
 80052fc:	2200      	movs	r2, #0
 80052fe:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8005302:	f7fb f921 	bl	8000548 <__aeabi_dmul>
 8005306:	4b96      	ldr	r3, [pc, #600]	; (8005560 <main+0x338>)
 8005308:	4604      	mov	r4, r0
 800530a:	8818      	ldrh	r0, [r3, #0]
 800530c:	460d      	mov	r5, r1
 800530e:	f7fb f8b5 	bl	800047c <__aeabi_i2d>
 8005312:	2200      	movs	r2, #0
 8005314:	4b93      	ldr	r3, [pc, #588]	; (8005564 <main+0x33c>)
 8005316:	f7fb f917 	bl	8000548 <__aeabi_dmul>
 800531a:	4602      	mov	r2, r0
 800531c:	460b      	mov	r3, r1
 800531e:	4620      	mov	r0, r4
 8005320:	4629      	mov	r1, r5
 8005322:	f7fa ff5f 	bl	80001e4 <__adddf3>
 8005326:	f7fb fbe7 	bl	8000af8 <__aeabi_d2lz>
 800532a:	4b8f      	ldr	r3, [pc, #572]	; (8005568 <main+0x340>)
 800532c:	4604      	mov	r4, r0
 800532e:	460d      	mov	r5, r1
 8005330:	e9c3 4500 	strd	r4, r5, [r3]
  SENS = SENS_t1 * pow(2, 15) + (TCS * d_T) / pow(2,8);
 8005334:	4b8d      	ldr	r3, [pc, #564]	; (800556c <main+0x344>)
 8005336:	8818      	ldrh	r0, [r3, #0]
 8005338:	4370      	muls	r0, r6
 800533a:	f7fb f89f 	bl	800047c <__aeabi_i2d>
 800533e:	2200      	movs	r2, #0
 8005340:	4b8b      	ldr	r3, [pc, #556]	; (8005570 <main+0x348>)
 8005342:	f7fb f901 	bl	8000548 <__aeabi_dmul>
 8005346:	4b8b      	ldr	r3, [pc, #556]	; (8005574 <main+0x34c>)
 8005348:	4606      	mov	r6, r0
 800534a:	8818      	ldrh	r0, [r3, #0]
 800534c:	460f      	mov	r7, r1
 800534e:	f7fb f895 	bl	800047c <__aeabi_i2d>
 8005352:	2200      	movs	r2, #0
 8005354:	4b88      	ldr	r3, [pc, #544]	; (8005578 <main+0x350>)
 8005356:	f7fb f8f7 	bl	8000548 <__aeabi_dmul>
 800535a:	4602      	mov	r2, r0
 800535c:	460b      	mov	r3, r1
 800535e:	4630      	mov	r0, r6
 8005360:	4639      	mov	r1, r7
 8005362:	f7fa ff3f 	bl	80001e4 <__adddf3>
 8005366:	f7fb fbc7 	bl	8000af8 <__aeabi_d2lz>
 800536a:	4a84      	ldr	r2, [pc, #528]	; (800557c <main+0x354>)
 800536c:	460b      	mov	r3, r1
 800536e:	e882 0009 	stmia.w	r2, {r0, r3}
  Pressure = (D_PRESS * SENS / pow(2,21) - OFF) / pow(2, 15);
 8005372:	4a83      	ldr	r2, [pc, #524]	; (8005580 <main+0x358>)
 8005374:	6812      	ldr	r2, [r2, #0]
 8005376:	fba2 0100 	umull	r0, r1, r2, r0
 800537a:	fb02 1103 	mla	r1, r2, r3, r1
 800537e:	f7fb f8b5 	bl	80004ec <__aeabi_l2d>
 8005382:	2200      	movs	r2, #0
 8005384:	4b7f      	ldr	r3, [pc, #508]	; (8005584 <main+0x35c>)
 8005386:	f7fb f8df 	bl	8000548 <__aeabi_dmul>
 800538a:	4606      	mov	r6, r0
 800538c:	460f      	mov	r7, r1
 800538e:	4620      	mov	r0, r4
 8005390:	4629      	mov	r1, r5
 8005392:	f7fb f8ab 	bl	80004ec <__aeabi_l2d>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4630      	mov	r0, r6
 800539c:	4639      	mov	r1, r7
 800539e:	f7fa ff1f 	bl	80001e0 <__aeabi_dsub>
 80053a2:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80053a6:	2200      	movs	r2, #0
 80053a8:	f7fb f8ce 	bl	8000548 <__aeabi_dmul>
 80053ac:	f7fb fb7c 	bl	8000aa8 <__aeabi_d2iz>
 80053b0:	4b75      	ldr	r3, [pc, #468]	; (8005588 <main+0x360>)
	  Base_Accel_X += Accel_X;
 80053b2:	4c76      	ldr	r4, [pc, #472]	; (800558c <main+0x364>)
  Pressure = (D_PRESS * SENS / pow(2,21) - OFF) / pow(2, 15);
 80053b4:	6018      	str	r0, [r3, #0]
 80053b6:	2314      	movs	r3, #20
 80053b8:	9302      	str	r3, [sp, #8]
	  Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 80053ba:	2149      	movs	r1, #73	; 0x49
 80053bc:	20d0      	movs	r0, #208	; 0xd0
 80053be:	f7ff fcd7 	bl	8004d70 <Read_HMC5883L_Data>
	  Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 80053c2:	213b      	movs	r1, #59	; 0x3b
 80053c4:	20d0      	movs	r0, #208	; 0xd0
 80053c6:	f7ff fc47 	bl	8004c58 <Read_MPU6050_Data>
	  Base_Accel_X += Accel_X;
 80053ca:	4b71      	ldr	r3, [pc, #452]	; (8005590 <main+0x368>)
	  Base_Accel_Y += Accel_Y;
 80053cc:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 80055c8 <main+0x3a0>
	  Base_Accel_Z += Accel_Z;
 80053d0:	f8df 81f8 	ldr.w	r8, [pc, #504]	; 80055cc <main+0x3a4>
 80053d4:	4d6f      	ldr	r5, [pc, #444]	; (8005594 <main+0x36c>)
	  Base_Gyro_X += Gyro_X;
 80053d6:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 80055d0 <main+0x3a8>
	  Base_Gyro_Y += Gyro_Y;
 80053da:	f8df a1f8 	ldr.w	sl, [pc, #504]	; 80055d4 <main+0x3ac>
	  Base_Mage_Y += Magnet_Y;
 80053de:	4f6e      	ldr	r7, [pc, #440]	; (8005598 <main+0x370>)
	  Base_Mage_Z += Magnet_Z;
 80053e0:	4e6e      	ldr	r6, [pc, #440]	; (800559c <main+0x374>)
	  Base_Accel_X += Accel_X;
 80053e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053e6:	e9d4 0100 	ldrd	r0, r1, [r4]
 80053ea:	f7fa fefb 	bl	80001e4 <__adddf3>
	  Base_Accel_Y += Accel_Y;
 80053ee:	4b6c      	ldr	r3, [pc, #432]	; (80055a0 <main+0x378>)
	  Base_Accel_X += Accel_X;
 80053f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
	  Base_Accel_Y += Accel_Y;
 80053f4:	e9d3 2300 	ldrd	r2, r3, [r3]
	  Base_Accel_X += Accel_X;
 80053f8:	e9c4 0100 	strd	r0, r1, [r4]
	  Base_Accel_Y += Accel_Y;
 80053fc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005400:	f7fa fef0 	bl	80001e4 <__adddf3>
	  Base_Accel_Z += Accel_Z;
 8005404:	e9d5 2300 	ldrd	r2, r3, [r5]
	  Base_Accel_Y += Accel_Y;
 8005408:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800540c:	e9c9 0100 	strd	r0, r1, [r9]
	  Base_Accel_Z += Accel_Z;
 8005410:	e9d8 0100 	ldrd	r0, r1, [r8]
 8005414:	f7fa fee6 	bl	80001e4 <__adddf3>
	  Base_Gyro_X += Gyro_X;
 8005418:	4b62      	ldr	r3, [pc, #392]	; (80055a4 <main+0x37c>)
	  Base_Accel_Z += Accel_Z;
 800541a:	e9cd 0108 	strd	r0, r1, [sp, #32]
	  Base_Gyro_X += Gyro_X;
 800541e:	e9d3 2300 	ldrd	r2, r3, [r3]
	  Base_Accel_Z += Accel_Z;
 8005422:	e9c8 0100 	strd	r0, r1, [r8]
	  Base_Gyro_X += Gyro_X;
 8005426:	e9db 0100 	ldrd	r0, r1, [fp]
 800542a:	f7fa fedb 	bl	80001e4 <__adddf3>
	  Base_Gyro_Y += Gyro_Y;
 800542e:	4b5e      	ldr	r3, [pc, #376]	; (80055a8 <main+0x380>)
	  Base_Gyro_X += Gyro_X;
 8005430:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
	  Base_Gyro_Y += Gyro_Y;
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
	  Base_Gyro_X += Gyro_X;
 8005438:	e9cb 0100 	strd	r0, r1, [fp]
	  Base_Gyro_Y += Gyro_Y;
 800543c:	e9da 0100 	ldrd	r0, r1, [sl]
 8005440:	f7fa fed0 	bl	80001e4 <__adddf3>
	  Base_Gyro_Z += Gyro_Z;
 8005444:	4b59      	ldr	r3, [pc, #356]	; (80055ac <main+0x384>)
	  Base_Gyro_Y += Gyro_Y;
 8005446:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800544a:	e9ca 0100 	strd	r0, r1, [sl]
	  Base_Gyro_Z += Gyro_Z;
 800544e:	4958      	ldr	r1, [pc, #352]	; (80055b0 <main+0x388>)
 8005450:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005454:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005458:	f7fa fec4 	bl	80001e4 <__adddf3>
 800545c:	4b54      	ldr	r3, [pc, #336]	; (80055b0 <main+0x388>)
 800545e:	e9c3 0100 	strd	r0, r1, [r3]
 8005462:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
	  Base_Mage_X += Magnet_X;
 8005466:	4b53      	ldr	r3, [pc, #332]	; (80055b4 <main+0x38c>)
 8005468:	4953      	ldr	r1, [pc, #332]	; (80055b8 <main+0x390>)
 800546a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005472:	f7fa feb7 	bl	80001e4 <__adddf3>
 8005476:	4b50      	ldr	r3, [pc, #320]	; (80055b8 <main+0x390>)
 8005478:	e9c3 0100 	strd	r0, r1, [r3]
	  Base_Mage_Y += Magnet_Y;
 800547c:	4b4f      	ldr	r3, [pc, #316]	; (80055bc <main+0x394>)
	  Base_Mage_X += Magnet_X;
 800547e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
	  Base_Mage_Y += Magnet_Y;
 8005482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005486:	e9d7 0100 	ldrd	r0, r1, [r7]
 800548a:	f7fa feab 	bl	80001e4 <__adddf3>
	  Base_Mage_Z += Magnet_Z;
 800548e:	4b4c      	ldr	r3, [pc, #304]	; (80055c0 <main+0x398>)
	  Base_Mage_Y += Magnet_Y;
 8005490:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8005494:	e9c7 0100 	strd	r0, r1, [r7]
	  Base_Mage_Z += Magnet_Z;
 8005498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800549c:	e9d6 0100 	ldrd	r0, r1, [r6]
 80054a0:	f7fa fea0 	bl	80001e4 <__adddf3>
  for(int i = 0; i < 20 ; i++)
 80054a4:	9b02      	ldr	r3, [sp, #8]
 80054a6:	3b01      	subs	r3, #1
	  Base_Mage_Z += Magnet_Z;
 80054a8:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 80054ac:	e9c6 0100 	strd	r0, r1, [r6]
  for(int i = 0; i < 20 ; i++)
 80054b0:	9302      	str	r3, [sp, #8]
 80054b2:	d182      	bne.n	80053ba <main+0x192>
  Base_Accel_X /= 20;
 80054b4:	2200      	movs	r2, #0
 80054b6:	4b43      	ldr	r3, [pc, #268]	; (80055c4 <main+0x39c>)
 80054b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054bc:	f7fb f96e 	bl	800079c <__aeabi_ddiv>
  Base_Accel_Y /= 20;
 80054c0:	2200      	movs	r2, #0
  Base_Accel_X /= 20;
 80054c2:	e9c4 0100 	strd	r0, r1, [r4]
  Base_Accel_Y /= 20;
 80054c6:	4b3f      	ldr	r3, [pc, #252]	; (80055c4 <main+0x39c>)
 80054c8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80054cc:	f7fb f966 	bl	800079c <__aeabi_ddiv>
  Base_Accel_Z /= 20;
 80054d0:	2200      	movs	r2, #0
  Base_Accel_Y /= 20;
 80054d2:	e9c9 0100 	strd	r0, r1, [r9]
  Base_Accel_Z /= 20;
 80054d6:	4b3b      	ldr	r3, [pc, #236]	; (80055c4 <main+0x39c>)
 80054d8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80054dc:	f7fb f95e 	bl	800079c <__aeabi_ddiv>
  Base_Gyro_X /= 20;
 80054e0:	2200      	movs	r2, #0
  Base_Accel_Z /= 20;
 80054e2:	e9c8 0100 	strd	r0, r1, [r8]
  Base_Gyro_X /= 20;
 80054e6:	4b37      	ldr	r3, [pc, #220]	; (80055c4 <main+0x39c>)
 80054e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80054ec:	f7fb f956 	bl	800079c <__aeabi_ddiv>
  Base_Gyro_Y /= 20;
 80054f0:	2200      	movs	r2, #0
  Base_Gyro_X /= 20;
 80054f2:	e9cb 0100 	strd	r0, r1, [fp]
  Base_Gyro_Y /= 20;
 80054f6:	4b33      	ldr	r3, [pc, #204]	; (80055c4 <main+0x39c>)
 80054f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054fc:	f7fb f94e 	bl	800079c <__aeabi_ddiv>
  Base_Gyro_Z /= 20;
 8005500:	2200      	movs	r2, #0
  Base_Gyro_Y /= 20;
 8005502:	e9ca 0100 	strd	r0, r1, [sl]
  Base_Gyro_Z /= 20;
 8005506:	4b2f      	ldr	r3, [pc, #188]	; (80055c4 <main+0x39c>)
 8005508:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800550c:	f7fb f946 	bl	800079c <__aeabi_ddiv>
 8005510:	4b27      	ldr	r3, [pc, #156]	; (80055b0 <main+0x388>)
  Base_Mage_X /= 20;
 8005512:	2200      	movs	r2, #0
  Base_Gyro_Z /= 20;
 8005514:	e9c3 0100 	strd	r0, r1, [r3]
  Base_Mage_X /= 20;
 8005518:	4b2a      	ldr	r3, [pc, #168]	; (80055c4 <main+0x39c>)
 800551a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800551e:	f7fb f93d 	bl	800079c <__aeabi_ddiv>
 8005522:	4b25      	ldr	r3, [pc, #148]	; (80055b8 <main+0x390>)
  Base_Mage_Y /= 20;
 8005524:	2200      	movs	r2, #0
  Base_Mage_X /= 20;
 8005526:	e9c3 0100 	strd	r0, r1, [r3]
  Base_Mage_Y /= 20;
 800552a:	4b26      	ldr	r3, [pc, #152]	; (80055c4 <main+0x39c>)
 800552c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005530:	f7fb f934 	bl	800079c <__aeabi_ddiv>
  Base_Mage_Z /= 20;
 8005534:	2200      	movs	r2, #0
 8005536:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <main+0x39c>)
  Base_Mage_Y /= 20;
 8005538:	e9c7 0100 	strd	r0, r1, [r7]
 800553c:	e04c      	b.n	80055d8 <main+0x3b0>
 800553e:	bf00      	nop
 8005540:	20000410 	.word	0x20000410
 8005544:	20000330 	.word	0x20000330
 8005548:	40700000 	.word	0x40700000
 800554c:	20000538 	.word	0x20000538
 8005550:	2000055c 	.word	0x2000055c
 8005554:	409f4000 	.word	0x409f4000
 8005558:	200003fc 	.word	0x200003fc
 800555c:	200004c0 	.word	0x200004c0
 8005560:	20000380 	.word	0x20000380
 8005564:	40f00000 	.word	0x40f00000
 8005568:	20000348 	.word	0x20000348
 800556c:	200003f8 	.word	0x200003f8
 8005570:	3f700000 	.word	0x3f700000
 8005574:	2000053c 	.word	0x2000053c
 8005578:	40e00000 	.word	0x40e00000
 800557c:	20000360 	.word	0x20000360
 8005580:	20000490 	.word	0x20000490
 8005584:	3ea00000 	.word	0x3ea00000
 8005588:	20000558 	.word	0x20000558
 800558c:	20000378 	.word	0x20000378
 8005590:	20000388 	.word	0x20000388
 8005594:	20000350 	.word	0x20000350
 8005598:	200003f0 	.word	0x200003f0
 800559c:	20000408 	.word	0x20000408
 80055a0:	20000528 	.word	0x20000528
 80055a4:	20000588 	.word	0x20000588
 80055a8:	20000560 	.word	0x20000560
 80055ac:	20000488 	.word	0x20000488
 80055b0:	20000580 	.word	0x20000580
 80055b4:	20000530 	.word	0x20000530
 80055b8:	200004b8 	.word	0x200004b8
 80055bc:	20000370 	.word	0x20000370
 80055c0:	200004a0 	.word	0x200004a0
 80055c4:	40340000 	.word	0x40340000
 80055c8:	20000550 	.word	0x20000550
 80055cc:	200003e0 	.word	0x200003e0
 80055d0:	20000338 	.word	0x20000338
 80055d4:	20000540 	.word	0x20000540
  Base_Mage_Z /= 20;
 80055d8:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 80055dc:	f7fb f8de 	bl	800079c <__aeabi_ddiv>
 80055e0:	e9c6 0100 	strd	r0, r1, [r6]
  Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 80055e4:	2149      	movs	r1, #73	; 0x49
 80055e6:	20d0      	movs	r0, #208	; 0xd0
 80055e8:	f7ff fbc2 	bl	8004d70 <Read_HMC5883L_Data>
  Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 80055ec:	213b      	movs	r1, #59	; 0x3b
 80055ee:	20d0      	movs	r0, #208	; 0xd0
 80055f0:	f7ff fb32 	bl	8004c58 <Read_MPU6050_Data>
  Accel_X = Accel_X - Base_Accel_X;
 80055f4:	49ba      	ldr	r1, [pc, #744]	; (80058e0 <main+0x6b8>)
 80055f6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80055fa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80055fe:	f7fa fdef 	bl	80001e0 <__aeabi_dsub>
 8005602:	4bb7      	ldr	r3, [pc, #732]	; (80058e0 <main+0x6b8>)
  AccXangle = atan2(Accel_Y, (sqrt((pow(Accel_X, 2) + pow(Accel_Z, 2))))) * 57.3;				//roll
 8005604:	4cb7      	ldr	r4, [pc, #732]	; (80058e4 <main+0x6bc>)
  Accel_X = Accel_X - Base_Accel_X;
 8005606:	460f      	mov	r7, r1
  Accel_Y = Accel_Y - Base_Accel_Y;
 8005608:	49b7      	ldr	r1, [pc, #732]	; (80058e8 <main+0x6c0>)
  Accel_X = Accel_X - Base_Accel_X;
 800560a:	4606      	mov	r6, r0
 800560c:	e9c3 6700 	strd	r6, r7, [r3]
  Accel_Y = Accel_Y - Base_Accel_Y;
 8005610:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005614:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005618:	f7fa fde2 	bl	80001e0 <__aeabi_dsub>
 800561c:	4bb2      	ldr	r3, [pc, #712]	; (80058e8 <main+0x6c0>)
 800561e:	4682      	mov	sl, r0
 8005620:	468b      	mov	fp, r1
 8005622:	e9c3 ab00 	strd	sl, fp, [r3]
  Accel_Z = Accel_Z + (8192 - Base_Accel_Z);
 8005626:	2000      	movs	r0, #0
 8005628:	e9d8 2300 	ldrd	r2, r3, [r8]
 800562c:	49af      	ldr	r1, [pc, #700]	; (80058ec <main+0x6c4>)
 800562e:	f7fa fdd7 	bl	80001e0 <__aeabi_dsub>
 8005632:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005636:	f7fa fdd5 	bl	80001e4 <__adddf3>
 800563a:	4680      	mov	r8, r0
 800563c:	4689      	mov	r9, r1
  AccXangle = atan2(Accel_Y, (sqrt((pow(Accel_X, 2) + pow(Accel_Z, 2))))) * 57.3;				//roll
 800563e:	4632      	mov	r2, r6
 8005640:	463b      	mov	r3, r7
  Accel_Z = Accel_Z + (8192 - Base_Accel_Z);
 8005642:	e9c5 8900 	strd	r8, r9, [r5]
  AccXangle = atan2(Accel_Y, (sqrt((pow(Accel_X, 2) + pow(Accel_Z, 2))))) * 57.3;				//roll
 8005646:	4630      	mov	r0, r6
 8005648:	4639      	mov	r1, r7
 800564a:	f7fa ff7d 	bl	8000548 <__aeabi_dmul>
 800564e:	4642      	mov	r2, r8
 8005650:	4606      	mov	r6, r0
 8005652:	460f      	mov	r7, r1
 8005654:	464b      	mov	r3, r9
 8005656:	4640      	mov	r0, r8
 8005658:	4649      	mov	r1, r9
 800565a:	f7fa ff75 	bl	8000548 <__aeabi_dmul>
 800565e:	4602      	mov	r2, r0
 8005660:	460b      	mov	r3, r1
 8005662:	4630      	mov	r0, r6
 8005664:	4639      	mov	r1, r7
 8005666:	f7fa fdbd 	bl	80001e4 <__adddf3>
 800566a:	ec41 0b10 	vmov	d0, r0, r1
 800566e:	f002 fa77 	bl	8007b60 <sqrt>
 8005672:	eeb0 1a40 	vmov.f32	s2, s0
 8005676:	eef0 1a60 	vmov.f32	s3, s1
 800567a:	ec4b ab10 	vmov	d0, sl, fp
 800567e:	f002 fa6c 	bl	8007b5a <atan2>
 8005682:	a391      	add	r3, pc, #580	; (adr r3, 80058c8 <main+0x6a0>)
 8005684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005688:	ec51 0b10 	vmov	r0, r1, d0
 800568c:	f7fa ff5c 	bl	8000548 <__aeabi_dmul>
  AccYangle = atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3;		//pitch
 8005690:	4b93      	ldr	r3, [pc, #588]	; (80058e0 <main+0x6b8>)
 8005692:	ed93 8b00 	vldr	d8, [r3]
 8005696:	4b94      	ldr	r3, [pc, #592]	; (80058e8 <main+0x6c0>)
 8005698:	e9d3 2300 	ldrd	r2, r3, [r3]
  AccXangle = atan2(Accel_Y, (sqrt((pow(Accel_X, 2) + pow(Accel_Z, 2))))) * 57.3;				//roll
 800569c:	e9c4 0100 	strd	r0, r1, [r4]
  AccYangle = atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3;		//pitch
 80056a0:	4610      	mov	r0, r2
 80056a2:	4619      	mov	r1, r3
 80056a4:	f7fa ff50 	bl	8000548 <__aeabi_dmul>
 80056a8:	e9d5 8900 	ldrd	r8, r9, [r5]
 80056ac:	4606      	mov	r6, r0
 80056ae:	460f      	mov	r7, r1
 80056b0:	4642      	mov	r2, r8
 80056b2:	464b      	mov	r3, r9
 80056b4:	4640      	mov	r0, r8
 80056b6:	4649      	mov	r1, r9
 80056b8:	f7fa ff46 	bl	8000548 <__aeabi_dmul>
 80056bc:	4602      	mov	r2, r0
 80056be:	460b      	mov	r3, r1
 80056c0:	4630      	mov	r0, r6
 80056c2:	4639      	mov	r1, r7
 80056c4:	f7fa fd8e 	bl	80001e4 <__adddf3>
 80056c8:	ec41 0b10 	vmov	d0, r0, r1
 80056cc:	f002 fa48 	bl	8007b60 <sqrt>
 80056d0:	eeb0 1a40 	vmov.f32	s2, s0
 80056d4:	eef0 1a60 	vmov.f32	s3, s1
 80056d8:	eeb0 0a48 	vmov.f32	s0, s16
 80056dc:	eef0 0a68 	vmov.f32	s1, s17
 80056e0:	f002 fa3b 	bl	8007b5a <atan2>
 80056e4:	a378      	add	r3, pc, #480	; (adr r3, 80058c8 <main+0x6a0>)
 80056e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ea:	ec51 0b10 	vmov	r0, r1, d0
 80056ee:	f7fa ff2b 	bl	8000548 <__aeabi_dmul>
 80056f2:	f8df 8254 	ldr.w	r8, [pc, #596]	; 8005948 <main+0x720>
  Heading = 0.0;
 80056f6:	4e7e      	ldr	r6, [pc, #504]	; (80058f0 <main+0x6c8>)
  AccYangle = atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3;		//pitch
 80056f8:	e9c8 0100 	strd	r0, r1, [r8]
  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 80056fc:	497d      	ldr	r1, [pc, #500]	; (80058f4 <main+0x6cc>)
  Heading = 0.0;
 80056fe:	2200      	movs	r2, #0
 8005700:	2300      	movs	r3, #0
 8005702:	e9c6 2300 	strd	r2, r3, [r6]
  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 8005706:	680a      	ldr	r2, [r1, #0]
 8005708:	6849      	ldr	r1, [r1, #4]
 800570a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800570e:	497a      	ldr	r1, [pc, #488]	; (80058f8 <main+0x6d0>)
 8005710:	ec43 2b10 	vmov	d0, r2, r3
 8005714:	ed91 1b00 	vldr	d1, [r1]
 8005718:	f002 fa1f 	bl	8007b5a <atan2>
 800571c:	a36c      	add	r3, pc, #432	; (adr r3, 80058d0 <main+0x6a8>)
 800571e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005722:	ec51 0b10 	vmov	r0, r1, d0
 8005726:	f7fa fd5b 	bl	80001e0 <__aeabi_dsub>
 800572a:	2200      	movs	r2, #0
 800572c:	4b73      	ldr	r3, [pc, #460]	; (80058fc <main+0x6d4>)
 800572e:	f7fa ff0b 	bl	8000548 <__aeabi_dmul>
 8005732:	a369      	add	r3, pc, #420	; (adr r3, 80058d8 <main+0x6b0>)
 8005734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005738:	f7fb f830 	bl	800079c <__aeabi_ddiv>
 800573c:	2200      	movs	r2, #0
 800573e:	4b6f      	ldr	r3, [pc, #444]	; (80058fc <main+0x6d4>)
 8005740:	f7fa fd50 	bl	80001e4 <__adddf3>
  Base_Angle = Heading - MagAngle;
 8005744:	e9d6 6700 	ldrd	r6, r7, [r6]
  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 8005748:	460b      	mov	r3, r1
 800574a:	496d      	ldr	r1, [pc, #436]	; (8005900 <main+0x6d8>)
 800574c:	4602      	mov	r2, r0
 800574e:	e9c1 2300 	strd	r2, r3, [r1]
  Base_Angle = Heading - MagAngle;
 8005752:	4630      	mov	r0, r6
 8005754:	4639      	mov	r1, r7
 8005756:	f7fa fd43 	bl	80001e0 <__aeabi_dsub>
 800575a:	4b6a      	ldr	r3, [pc, #424]	; (8005904 <main+0x6dc>)
 800575c:	e9c3 0100 	strd	r0, r1, [r3]
  GyroZangle = Heading;
 8005760:	4b69      	ldr	r3, [pc, #420]	; (8005908 <main+0x6e0>)
  GyroXangle = AccXangle;
 8005762:	e9d4 0100 	ldrd	r0, r1, [r4]
  GyroZangle = Heading;
 8005766:	e9c3 6700 	strd	r6, r7, [r3]
  GyroXangle = AccXangle;
 800576a:	4b68      	ldr	r3, [pc, #416]	; (800590c <main+0x6e4>)
  GyroYangle = AccYangle;
 800576c:	4c68      	ldr	r4, [pc, #416]	; (8005910 <main+0x6e8>)
  GyroXangle = AccXangle;
 800576e:	e9c3 0100 	strd	r0, r1, [r3]
  GyroYangle = AccYangle;
 8005772:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005776:	e9c4 2300 	strd	r2, r3, [r4]
  CompXangle = AccXangle;
 800577a:	4c66      	ldr	r4, [pc, #408]	; (8005914 <main+0x6ec>)
 800577c:	e9c4 0100 	strd	r0, r1, [r4]
  CompYangle = AccYangle;
 8005780:	4965      	ldr	r1, [pc, #404]	; (8005918 <main+0x6f0>)
  HAL_TIM_Base_Start_IT(&htim7);
 8005782:	4866      	ldr	r0, [pc, #408]	; (800591c <main+0x6f4>)
  CompYangle = AccYangle;
 8005784:	e9c1 2300 	strd	r2, r3, [r1]
  CompZangle = Heading;
 8005788:	4b65      	ldr	r3, [pc, #404]	; (8005920 <main+0x6f8>)
 800578a:	e9c3 6700 	strd	r6, r7, [r3]
  HAL_TIM_Base_Start_IT(&htim7);
 800578e:	f7fd fbaf 	bl	8002ef0 <HAL_TIM_Base_Start_IT>
	  if(cnt == 0){
 8005792:	4c64      	ldr	r4, [pc, #400]	; (8005924 <main+0x6fc>)
 8005794:	6823      	ldr	r3, [r4, #0]
 8005796:	b963      	cbnz	r3, 80057b2 <main+0x58a>
		  if(p_flag == 1) HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 8005798:	4b63      	ldr	r3, [pc, #396]	; (8005928 <main+0x700>)
		  else HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 800579a:	4864      	ldr	r0, [pc, #400]	; (800592c <main+0x704>)
		  if(p_flag == 1) HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	2264      	movs	r2, #100	; 0x64
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	9200      	str	r2, [sp, #0]
		  else HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 80057a4:	bf16      	itet	ne
 80057a6:	2301      	movne	r3, #1
		  if(p_flag == 1) HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[0], 1, 100);
 80057a8:	4a61      	ldreq	r2, [pc, #388]	; (8005930 <main+0x708>)
		  else HAL_I2C_Master_Transmit(&hi2c1, MS5611_ADDRESS, &cammand[1], 1, 100);
 80057aa:	4a62      	ldrne	r2, [pc, #392]	; (8005934 <main+0x70c>)
 80057ac:	21ee      	movs	r1, #238	; 0xee
 80057ae:	f7fc fbd9 	bl	8001f64 <HAL_I2C_Master_Transmit>
	  cnt++;
 80057b2:	6823      	ldr	r3, [r4, #0]
 80057b4:	3301      	adds	r3, #1
	  if(cnt >= 10){
 80057b6:	2b09      	cmp	r3, #9
	  cnt++;
 80057b8:	6023      	str	r3, [r4, #0]
	  if(cnt >= 10){
 80057ba:	dd0d      	ble.n	80057d8 <main+0x5b0>
		  Read_MS5611_Data(p_flag);
 80057bc:	4d5a      	ldr	r5, [pc, #360]	; (8005928 <main+0x700>)
 80057be:	6828      	ldr	r0, [r5, #0]
 80057c0:	f7ff fb26 	bl	8004e10 <Read_MS5611_Data>
		  if(p_flag == -1) Calc_TP();
 80057c4:	682b      	ldr	r3, [r5, #0]
 80057c6:	3301      	adds	r3, #1
 80057c8:	d101      	bne.n	80057ce <main+0x5a6>
 80057ca:	f7ff fb73 	bl	8004eb4 <Calc_TP>
		  p_flag = -p_flag;
 80057ce:	682b      	ldr	r3, [r5, #0]
 80057d0:	425b      	negs	r3, r3
 80057d2:	602b      	str	r3, [r5, #0]
		  cnt = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	6023      	str	r3, [r4, #0]
	  Read_MPU6050_Data(MPU_6050_ADDRESS, 0x3b);
 80057d8:	213b      	movs	r1, #59	; 0x3b
 80057da:	20d0      	movs	r0, #208	; 0xd0
 80057dc:	f7ff fa3c 	bl	8004c58 <Read_MPU6050_Data>
	  Read_HMC5883L_Data(MPU_6050_ADDRESS, 0x49);
 80057e0:	2149      	movs	r1, #73	; 0x49
 80057e2:	20d0      	movs	r0, #208	; 0xd0
 80057e4:	f7ff fac4 	bl	8004d70 <Read_HMC5883L_Data>
	  Accel_X = Accel_X - Base_Accel_X;
 80057e8:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 80058e0 <main+0x6b8>
 80057ec:	4b52      	ldr	r3, [pc, #328]	; (8005938 <main+0x710>)
	  Accel_Y = Accel_Y - Base_Accel_Y;
 80057ee:	4d3e      	ldr	r5, [pc, #248]	; (80058e8 <main+0x6c0>)
	  Accel_Z = Accel_Z + (8192 - Base_Accel_Z);
 80057f0:	4c52      	ldr	r4, [pc, #328]	; (800593c <main+0x714>)
	  CompZangle = (ALPHA*(CompZangle + (Gyro_Z * (double)(CNT_Register / 10000)))) + ((1 - ALPHA)*Heading);
 80057f2:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8005920 <main+0x6f8>
	  Accel_X = Accel_X - Base_Accel_X;
 80057f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057fa:	e9da 0100 	ldrd	r0, r1, [sl]
 80057fe:	f7fa fcef 	bl	80001e0 <__aeabi_dsub>
	  Accel_Y = Accel_Y - Base_Accel_Y;
 8005802:	4b4f      	ldr	r3, [pc, #316]	; (8005940 <main+0x718>)
	  Accel_X = Accel_X - Base_Accel_X;
 8005804:	4680      	mov	r8, r0
 8005806:	4689      	mov	r9, r1
 8005808:	e9ca 8900 	strd	r8, r9, [sl]
	  Accel_Y = Accel_Y - Base_Accel_Y;
 800580c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005810:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005814:	f7fa fce4 	bl	80001e0 <__aeabi_dsub>
	  Accel_Z = Accel_Z + (8192 - Base_Accel_Z);
 8005818:	4b4a      	ldr	r3, [pc, #296]	; (8005944 <main+0x71c>)
	  Accel_Y = Accel_Y - Base_Accel_Y;
 800581a:	ec41 0b18 	vmov	d8, r0, r1
 800581e:	e9c5 0100 	strd	r0, r1, [r5]
	  Accel_Z = Accel_Z + (8192 - Base_Accel_Z);
 8005822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005826:	2000      	movs	r0, #0
 8005828:	4930      	ldr	r1, [pc, #192]	; (80058ec <main+0x6c4>)
 800582a:	f7fa fcd9 	bl	80001e0 <__aeabi_dsub>
 800582e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005832:	f7fa fcd7 	bl	80001e4 <__adddf3>
 8005836:	4606      	mov	r6, r0
 8005838:	460f      	mov	r7, r1
 800583a:	e9c4 6700 	strd	r6, r7, [r4]
	  AccXangle = (atan2(Accel_Y, (sqrt((pow(Accel_X, 2) + pow(Accel_Z, 2))))) * 57.3);
 800583e:	4642      	mov	r2, r8
 8005840:	464b      	mov	r3, r9
 8005842:	4640      	mov	r0, r8
 8005844:	4649      	mov	r1, r9
 8005846:	f7fa fe7f 	bl	8000548 <__aeabi_dmul>
 800584a:	4632      	mov	r2, r6
 800584c:	4680      	mov	r8, r0
 800584e:	4689      	mov	r9, r1
 8005850:	463b      	mov	r3, r7
 8005852:	4630      	mov	r0, r6
 8005854:	4639      	mov	r1, r7
 8005856:	f7fa fe77 	bl	8000548 <__aeabi_dmul>
 800585a:	4602      	mov	r2, r0
 800585c:	460b      	mov	r3, r1
 800585e:	4640      	mov	r0, r8
 8005860:	4649      	mov	r1, r9
 8005862:	f7fa fcbf 	bl	80001e4 <__adddf3>
 8005866:	ec41 0b10 	vmov	d0, r0, r1
 800586a:	f002 f979 	bl	8007b60 <sqrt>
 800586e:	eeb0 1a40 	vmov.f32	s2, s0
 8005872:	eef0 1a60 	vmov.f32	s3, s1
 8005876:	eeb0 0a48 	vmov.f32	s0, s16
 800587a:	eef0 0a68 	vmov.f32	s1, s17
 800587e:	f002 f96c 	bl	8007b5a <atan2>
 8005882:	a311      	add	r3, pc, #68	; (adr r3, 80058c8 <main+0x6a0>)
 8005884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005888:	ec51 0b10 	vmov	r0, r1, d0
 800588c:	f7fa fe5c 	bl	8000548 <__aeabi_dmul>
 8005890:	4b14      	ldr	r3, [pc, #80]	; (80058e4 <main+0x6bc>)
 8005892:	e9c3 0100 	strd	r0, r1, [r3]
	  AccYangle = (atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3);
 8005896:	e9d5 2300 	ldrd	r2, r3, [r5]
 800589a:	4610      	mov	r0, r2
 800589c:	4619      	mov	r1, r3
 800589e:	f7fa fe53 	bl	8000548 <__aeabi_dmul>
 80058a2:	e9d4 6700 	ldrd	r6, r7, [r4]
 80058a6:	460d      	mov	r5, r1
 80058a8:	4604      	mov	r4, r0
 80058aa:	4632      	mov	r2, r6
 80058ac:	463b      	mov	r3, r7
 80058ae:	4630      	mov	r0, r6
 80058b0:	4639      	mov	r1, r7
 80058b2:	f7fa fe49 	bl	8000548 <__aeabi_dmul>
 80058b6:	4602      	mov	r2, r0
 80058b8:	460b      	mov	r3, r1
 80058ba:	4620      	mov	r0, r4
 80058bc:	4629      	mov	r1, r5
 80058be:	f7fa fc91 	bl	80001e4 <__adddf3>
 80058c2:	e043      	b.n	800594c <main+0x724>
 80058c4:	f3af 8000 	nop.w
 80058c8:	66666666 	.word	0x66666666
 80058cc:	404ca666 	.word	0x404ca666
 80058d0:	01a36e2f 	.word	0x01a36e2f
 80058d4:	3fc205bc 	.word	0x3fc205bc
 80058d8:	fc8b007a 	.word	0xfc8b007a
 80058dc:	400921fa 	.word	0x400921fa
 80058e0:	20000388 	.word	0x20000388
 80058e4:	200004a8 	.word	0x200004a8
 80058e8:	20000528 	.word	0x20000528
 80058ec:	40c00000 	.word	0x40c00000
 80058f0:	20000578 	.word	0x20000578
 80058f4:	20000370 	.word	0x20000370
 80058f8:	20000530 	.word	0x20000530
 80058fc:	40668000 	.word	0x40668000
 8005900:	20000568 	.word	0x20000568
 8005904:	20000400 	.word	0x20000400
 8005908:	20000328 	.word	0x20000328
 800590c:	20000570 	.word	0x20000570
 8005910:	20000340 	.word	0x20000340
 8005914:	20000498 	.word	0x20000498
 8005918:	20000368 	.word	0x20000368
 800591c:	20000610 	.word	0x20000610
 8005920:	200003e8 	.word	0x200003e8
 8005924:	2000021c 	.word	0x2000021c
 8005928:	20000018 	.word	0x20000018
 800592c:	200002cc 	.word	0x200002cc
 8005930:	20000008 	.word	0x20000008
 8005934:	20000009 	.word	0x20000009
 8005938:	20000378 	.word	0x20000378
 800593c:	20000350 	.word	0x20000350
 8005940:	20000550 	.word	0x20000550
 8005944:	200003e0 	.word	0x200003e0
 8005948:	20000548 	.word	0x20000548
 800594c:	ec41 0b10 	vmov	d0, r0, r1
 8005950:	ed9a 8b00 	vldr	d8, [sl]
 8005954:	f002 f904 	bl	8007b60 <sqrt>
 8005958:	eeb0 1a40 	vmov.f32	s2, s0
 800595c:	eef0 1a60 	vmov.f32	s3, s1
 8005960:	eeb0 0a48 	vmov.f32	s0, s16
 8005964:	eef0 0a68 	vmov.f32	s1, s17
 8005968:	f002 f8f7 	bl	8007b5a <atan2>
 800596c:	a38f      	add	r3, pc, #572	; (adr r3, 8005bac <main+0x984>)
 800596e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005972:	ec51 0b10 	vmov	r0, r1, d0
 8005976:	f7fa fde7 	bl	8000548 <__aeabi_dmul>
	  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 800597a:	4b7b      	ldr	r3, [pc, #492]	; (8005b68 <main+0x940>)
	  AccYangle = (atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3);
 800597c:	f8df a234 	ldr.w	sl, [pc, #564]	; 8005bb4 <main+0x98c>
	  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	9216      	str	r2, [sp, #88]	; 0x58
 8005986:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800598a:	9317      	str	r3, [sp, #92]	; 0x5c
 800598c:	4b77      	ldr	r3, [pc, #476]	; (8005b6c <main+0x944>)
	  Register = CNT_Register;
 800598e:	4c78      	ldr	r4, [pc, #480]	; (8005b70 <main+0x948>)
	  Gyro_X = Gyro_X - Base_Gyro_X;
 8005990:	4d78      	ldr	r5, [pc, #480]	; (8005b74 <main+0x94c>)
	  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 8005992:	ed93 1b00 	vldr	d1, [r3]
 8005996:	ed9d 0b16 	vldr	d0, [sp, #88]	; 0x58
	  AccYangle = (atan2(Accel_X, (sqrt((pow(Accel_Y, 2) + pow(Accel_Z, 2))))) * 57.3);
 800599a:	e9ca 0100 	strd	r0, r1, [sl]
	  MagAngle = 180 * (atan2((-1*Magnet_Y), Magnet_X) - 0.1408) /PI + 180;
 800599e:	f002 f8dc 	bl	8007b5a <atan2>
 80059a2:	a367      	add	r3, pc, #412	; (adr r3, 8005b40 <main+0x918>)
 80059a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059a8:	ec51 0b10 	vmov	r0, r1, d0
 80059ac:	f7fa fc18 	bl	80001e0 <__aeabi_dsub>
 80059b0:	2200      	movs	r2, #0
 80059b2:	4b71      	ldr	r3, [pc, #452]	; (8005b78 <main+0x950>)
 80059b4:	f7fa fdc8 	bl	8000548 <__aeabi_dmul>
 80059b8:	a363      	add	r3, pc, #396	; (adr r3, 8005b48 <main+0x920>)
 80059ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059be:	f7fa feed 	bl	800079c <__aeabi_ddiv>
 80059c2:	2200      	movs	r2, #0
 80059c4:	4b6c      	ldr	r3, [pc, #432]	; (8005b78 <main+0x950>)
 80059c6:	f7fa fc0d 	bl	80001e4 <__adddf3>
 80059ca:	4b6c      	ldr	r3, [pc, #432]	; (8005b7c <main+0x954>)
 80059cc:	e9c3 0100 	strd	r0, r1, [r3]
	  Heading = Base_Angle + MagAngle;
 80059d0:	4b6b      	ldr	r3, [pc, #428]	; (8005b80 <main+0x958>)
 80059d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059d6:	f7fa fc05 	bl	80001e4 <__adddf3>
 80059da:	4b6a      	ldr	r3, [pc, #424]	; (8005b84 <main+0x95c>)
	  Register = CNT_Register;
 80059dc:	6822      	ldr	r2, [r4, #0]
	  Heading = Base_Angle + MagAngle;
 80059de:	e9c3 0100 	strd	r0, r1, [r3]
	  Register = CNT_Register;
 80059e2:	4b69      	ldr	r3, [pc, #420]	; (8005b88 <main+0x960>)
 80059e4:	601a      	str	r2, [r3, #0]
	  Heading = Base_Angle + MagAngle;
 80059e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
	  double ALPHA = 1/(1 + (double)CNT_Register /10000);
 80059ea:	6820      	ldr	r0, [r4, #0]
 80059ec:	f7fa fd36 	bl	800045c <__aeabi_ui2d>
 80059f0:	a357      	add	r3, pc, #348	; (adr r3, 8005b50 <main+0x928>)
 80059f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f6:	f7fa fed1 	bl	800079c <__aeabi_ddiv>
 80059fa:	2200      	movs	r2, #0
 80059fc:	4b63      	ldr	r3, [pc, #396]	; (8005b8c <main+0x964>)
 80059fe:	f7fa fbf1 	bl	80001e4 <__adddf3>
 8005a02:	4602      	mov	r2, r0
 8005a04:	460b      	mov	r3, r1
 8005a06:	2000      	movs	r0, #0
 8005a08:	4960      	ldr	r1, [pc, #384]	; (8005b8c <main+0x964>)
 8005a0a:	f7fa fec7 	bl	800079c <__aeabi_ddiv>
	  Gyro_X = Gyro_X - Base_Gyro_X;
 8005a0e:	4b60      	ldr	r3, [pc, #384]	; (8005b90 <main+0x968>)
	  double ALPHA = 1/(1 + (double)CNT_Register /10000);
 8005a10:	4606      	mov	r6, r0
 8005a12:	460f      	mov	r7, r1
	  Gyro_X = Gyro_X - Base_Gyro_X;
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005a1c:	f7fa fbe0 	bl	80001e0 <__aeabi_dsub>
 8005a20:	e9c5 0100 	strd	r0, r1, [r5]
	  Gyro_Y = Gyro_Y - Base_Gyro_Y;
 8005a24:	4b5b      	ldr	r3, [pc, #364]	; (8005b94 <main+0x96c>)
 8005a26:	4d5c      	ldr	r5, [pc, #368]	; (8005b98 <main+0x970>)
 8005a28:	e9d3 2300 	ldrd	r2, r3, [r3]
	  Gyro_X = Gyro_X - Base_Gyro_X;
 8005a2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
	  Gyro_Y = Gyro_Y - Base_Gyro_Y;
 8005a30:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005a34:	f7fa fbd4 	bl	80001e0 <__aeabi_dsub>
 8005a38:	e9c5 0100 	strd	r0, r1, [r5]
	  Gyro_Z = Gyro_Z - Base_Gyro_Z;
 8005a3c:	4b57      	ldr	r3, [pc, #348]	; (8005b9c <main+0x974>)
 8005a3e:	4d58      	ldr	r5, [pc, #352]	; (8005ba0 <main+0x978>)
 8005a40:	e9d3 2300 	ldrd	r2, r3, [r3]
	  Gyro_Y = Gyro_Y - Base_Gyro_Y;
 8005a44:	e9cd 0106 	strd	r0, r1, [sp, #24]
	  Gyro_Z = Gyro_Z - Base_Gyro_Z;
 8005a48:	e9d5 0100 	ldrd	r0, r1, [r5]
 8005a4c:	f7fa fbc8 	bl	80001e0 <__aeabi_dsub>
 8005a50:	4680      	mov	r8, r0
 8005a52:	4689      	mov	r9, r1
 8005a54:	e9c5 8900 	strd	r8, r9, [r5]
	  CompZangle = (ALPHA*(CompZangle + (Gyro_Z * (double)(CNT_Register / 10000)))) + ((1 - ALPHA)*Heading);
 8005a58:	6820      	ldr	r0, [r4, #0]
 8005a5a:	f242 7510 	movw	r5, #10000	; 0x2710
 8005a5e:	fbb0 f0f5 	udiv	r0, r0, r5
 8005a62:	f7fa fcfb 	bl	800045c <__aeabi_ui2d>
 8005a66:	4642      	mov	r2, r8
 8005a68:	464b      	mov	r3, r9
 8005a6a:	f7fa fd6d 	bl	8000548 <__aeabi_dmul>
 8005a6e:	e9db 2300 	ldrd	r2, r3, [fp]
 8005a72:	f7fa fbb7 	bl	80001e4 <__adddf3>
 8005a76:	4632      	mov	r2, r6
 8005a78:	463b      	mov	r3, r7
 8005a7a:	f7fa fd65 	bl	8000548 <__aeabi_dmul>
 8005a7e:	4632      	mov	r2, r6
 8005a80:	4680      	mov	r8, r0
 8005a82:	4689      	mov	r9, r1
 8005a84:	463b      	mov	r3, r7
 8005a86:	2000      	movs	r0, #0
 8005a88:	4940      	ldr	r1, [pc, #256]	; (8005b8c <main+0x964>)
 8005a8a:	f7fa fba9 	bl	80001e0 <__aeabi_dsub>
 8005a8e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a92:	f7fa fd59 	bl	8000548 <__aeabi_dmul>
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4640      	mov	r0, r8
 8005a9c:	4649      	mov	r1, r9
 8005a9e:	f7fa fba1 	bl	80001e4 <__adddf3>
	  CompXangle = (0.99*(CompXangle + (Gyro_X * (double)(CNT_Register / 10000)))) + (0.01*AccXangle);			// 0.93 0.07  +1    
 8005aa2:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8005bb8 <main+0x990>
	  CompZangle = (ALPHA*(CompZangle + (Gyro_Z * (double)(CNT_Register / 10000)))) + ((1 - ALPHA)*Heading);
 8005aa6:	e9cb 0100 	strd	r0, r1, [fp]
	  CompXangle = (0.99*(CompXangle + (Gyro_X * (double)(CNT_Register / 10000)))) + (0.01*AccXangle);			// 0.93 0.07  +1    
 8005aaa:	6820      	ldr	r0, [r4, #0]
 8005aac:	fbb0 f0f5 	udiv	r0, r0, r5
 8005ab0:	f7fa fcd4 	bl	800045c <__aeabi_ui2d>
 8005ab4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab8:	f7fa fd46 	bl	8000548 <__aeabi_dmul>
 8005abc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8005ac0:	f7fa fb90 	bl	80001e4 <__adddf3>
 8005ac4:	a324      	add	r3, pc, #144	; (adr r3, 8005b58 <main+0x930>)
 8005ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aca:	f7fa fd3d 	bl	8000548 <__aeabi_dmul>
 8005ace:	460f      	mov	r7, r1
 8005ad0:	4934      	ldr	r1, [pc, #208]	; (8005ba4 <main+0x97c>)
 8005ad2:	4606      	mov	r6, r0
 8005ad4:	a322      	add	r3, pc, #136	; (adr r3, 8005b60 <main+0x938>)
 8005ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ada:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ade:	f7fa fd33 	bl	8000548 <__aeabi_dmul>
 8005ae2:	4602      	mov	r2, r0
 8005ae4:	460b      	mov	r3, r1
 8005ae6:	4630      	mov	r0, r6
 8005ae8:	4639      	mov	r1, r7
 8005aea:	f7fa fb7b 	bl	80001e4 <__adddf3>
	  CompYangle = (0.99*(CompYangle + (Gyro_Y * (double)(CNT_Register / 10000)))) + (0.01*AccYangle);
 8005aee:	4e2e      	ldr	r6, [pc, #184]	; (8005ba8 <main+0x980>)
	  CompXangle = (0.99*(CompXangle + (Gyro_X * (double)(CNT_Register / 10000)))) + (0.01*AccXangle);			// 0.93 0.07  +1    
 8005af0:	e9c8 0100 	strd	r0, r1, [r8]
	  CompYangle = (0.99*(CompYangle + (Gyro_Y * (double)(CNT_Register / 10000)))) + (0.01*AccYangle);
 8005af4:	6820      	ldr	r0, [r4, #0]
 8005af6:	fbb0 f0f5 	udiv	r0, r0, r5
 8005afa:	f7fa fcaf 	bl	800045c <__aeabi_ui2d>
 8005afe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b02:	f7fa fd21 	bl	8000548 <__aeabi_dmul>
 8005b06:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b0a:	f7fa fb6b 	bl	80001e4 <__adddf3>
 8005b0e:	a312      	add	r3, pc, #72	; (adr r3, 8005b58 <main+0x930>)
 8005b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b14:	f7fa fd18 	bl	8000548 <__aeabi_dmul>
 8005b18:	a311      	add	r3, pc, #68	; (adr r3, 8005b60 <main+0x938>)
 8005b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b1e:	4680      	mov	r8, r0
 8005b20:	4689      	mov	r9, r1
 8005b22:	e9da 0100 	ldrd	r0, r1, [sl]
 8005b26:	f7fa fd0f 	bl	8000548 <__aeabi_dmul>
 8005b2a:	460b      	mov	r3, r1
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	4649      	mov	r1, r9
 8005b30:	4640      	mov	r0, r8
 8005b32:	f7fa fb57 	bl	80001e4 <__adddf3>
	  CNT_Register = 0;
 8005b36:	2300      	movs	r3, #0
	  CompYangle = (0.99*(CompYangle + (Gyro_Y * (double)(CNT_Register / 10000)))) + (0.01*AccYangle);
 8005b38:	e9c6 0100 	strd	r0, r1, [r6]
	  CNT_Register = 0;
 8005b3c:	6023      	str	r3, [r4, #0]
  {
 8005b3e:	e628      	b.n	8005792 <main+0x56a>
 8005b40:	01a36e2f 	.word	0x01a36e2f
 8005b44:	3fc205bc 	.word	0x3fc205bc
 8005b48:	fc8b007a 	.word	0xfc8b007a
 8005b4c:	400921fa 	.word	0x400921fa
 8005b50:	00000000 	.word	0x00000000
 8005b54:	40c38800 	.word	0x40c38800
 8005b58:	7ae147ae 	.word	0x7ae147ae
 8005b5c:	3fefae14 	.word	0x3fefae14
 8005b60:	47ae147b 	.word	0x47ae147b
 8005b64:	3f847ae1 	.word	0x3f847ae1
 8005b68:	20000370 	.word	0x20000370
 8005b6c:	20000530 	.word	0x20000530
 8005b70:	40001424 	.word	0x40001424
 8005b74:	20000588 	.word	0x20000588
 8005b78:	40668000 	.word	0x40668000
 8005b7c:	20000568 	.word	0x20000568
 8005b80:	20000400 	.word	0x20000400
 8005b84:	20000578 	.word	0x20000578
 8005b88:	20000214 	.word	0x20000214
 8005b8c:	3ff00000 	.word	0x3ff00000
 8005b90:	20000338 	.word	0x20000338
 8005b94:	20000540 	.word	0x20000540
 8005b98:	20000560 	.word	0x20000560
 8005b9c:	20000580 	.word	0x20000580
 8005ba0:	20000488 	.word	0x20000488
 8005ba4:	200004a8 	.word	0x200004a8
 8005ba8:	20000368 	.word	0x20000368
 8005bac:	66666666 	.word	0x66666666
 8005bb0:	404ca666 	.word	0x404ca666
 8005bb4:	20000548 	.word	0x20000548
 8005bb8:	20000498 	.word	0x20000498

08005bbc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8005bbc:	e7fe      	b.n	8005bbc <_Error_Handler>

08005bbe <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bc0:	4b21      	ldr	r3, [pc, #132]	; (8005c48 <HAL_MspInit+0x88>)
{
 8005bc2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005bc4:	699a      	ldr	r2, [r3, #24]
 8005bc6:	f042 0201 	orr.w	r2, r2, #1
 8005bca:	619a      	str	r2, [r3, #24]
 8005bcc:	699a      	ldr	r2, [r3, #24]
 8005bce:	f002 0201 	and.w	r2, r2, #1
 8005bd2:	9200      	str	r2, [sp, #0]
 8005bd4:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005bd6:	69da      	ldr	r2, [r3, #28]
 8005bd8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005bdc:	61da      	str	r2, [r3, #28]
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be4:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005be6:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8005be8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8005bea:	f7fb fc97 	bl	800151c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8005bee:	2200      	movs	r2, #0
 8005bf0:	4611      	mov	r1, r2
 8005bf2:	f06f 000b 	mvn.w	r0, #11
 8005bf6:	f7fb fcaf 	bl	8001558 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	4611      	mov	r1, r2
 8005bfe:	f06f 000a 	mvn.w	r0, #10
 8005c02:	f7fb fca9 	bl	8001558 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8005c06:	2200      	movs	r2, #0
 8005c08:	4611      	mov	r1, r2
 8005c0a:	f06f 0009 	mvn.w	r0, #9
 8005c0e:	f7fb fca3 	bl	8001558 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8005c12:	2200      	movs	r2, #0
 8005c14:	4611      	mov	r1, r2
 8005c16:	f06f 0004 	mvn.w	r0, #4
 8005c1a:	f7fb fc9d 	bl	8001558 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8005c1e:	2200      	movs	r2, #0
 8005c20:	4611      	mov	r1, r2
 8005c22:	f06f 0003 	mvn.w	r0, #3
 8005c26:	f7fb fc97 	bl	8001558 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	4611      	mov	r1, r2
 8005c2e:	f06f 0001 	mvn.w	r0, #1
 8005c32:	f7fb fc91 	bl	8001558 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005c36:	2200      	movs	r2, #0
 8005c38:	4611      	mov	r1, r2
 8005c3a:	f04f 30ff 	mov.w	r0, #4294967295
 8005c3e:	f7fb fc8b 	bl	8001558 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005c42:	b003      	add	sp, #12
 8005c44:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c48:	40021000 	.word	0x40021000

08005c4c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8005c4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005c4e:	f7fa ffe5 	bl	8000c1c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8005c52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8005c56:	f7fb bd06 	b.w	8001666 <HAL_SYSTICK_IRQHandler>
	...

08005c5c <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005c5c:	4801      	ldr	r0, [pc, #4]	; (8005c64 <DMA1_Channel1_IRQHandler+0x8>)
 8005c5e:	f7fb bdbb 	b.w	80017d8 <HAL_DMA_IRQHandler>
 8005c62:	bf00      	nop
 8005c64:	20000288 	.word	0x20000288

08005c68 <EXTI9_5_IRQHandler>:
void EXTI9_5_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8005c68:	2020      	movs	r0, #32
 8005c6a:	f7fb bf4d 	b.w	8001b08 <HAL_GPIO_EXTI_IRQHandler>
	...

08005c70 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005c70:	4801      	ldr	r0, [pc, #4]	; (8005c78 <TIM3_IRQHandler+0x8>)
 8005c72:	f7fd b978 	b.w	8002f66 <HAL_TIM_IRQHandler>
 8005c76:	bf00      	nop
 8005c78:	20000590 	.word	0x20000590

08005c7c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005c7c:	4801      	ldr	r0, [pc, #4]	; (8005c84 <USART3_IRQHandler+0x8>)
 8005c7e:	f7fe bc71 	b.w	8004564 <HAL_UART_IRQHandler>
 8005c82:	bf00      	nop
 8005c84:	20000650 	.word	0x20000650

08005c88 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8005c88:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8005c8c:	f7fb bf3c 	b.w	8001b08 <HAL_GPIO_EXTI_IRQHandler>

08005c90 <TIM7_DAC2_IRQHandler>:
void TIM7_DAC2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_DAC2_IRQn 0 */

  /* USER CODE END TIM7_DAC2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8005c90:	4801      	ldr	r0, [pc, #4]	; (8005c98 <TIM7_DAC2_IRQHandler+0x8>)
 8005c92:	f7fd b968 	b.w	8002f66 <HAL_TIM_IRQHandler>
 8005c96:	bf00      	nop
 8005c98:	20000610 	.word	0x20000610

08005c9c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c9c:	4915      	ldr	r1, [pc, #84]	; (8005cf4 <SystemInit+0x58>)
 8005c9e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005ca2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ca6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8005caa:	4b13      	ldr	r3, [pc, #76]	; (8005cf8 <SystemInit+0x5c>)
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	f042 0201 	orr.w	r2, r2, #1
 8005cb2:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8005cb4:	6858      	ldr	r0, [r3, #4]
 8005cb6:	4a11      	ldr	r2, [pc, #68]	; (8005cfc <SystemInit+0x60>)
 8005cb8:	4002      	ands	r2, r0
 8005cba:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8005cbc:	681a      	ldr	r2, [r3, #0]
 8005cbe:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005cc2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005cc6:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005cc8:	681a      	ldr	r2, [r3, #0]
 8005cca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005cce:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8005cd0:	685a      	ldr	r2, [r3, #4]
 8005cd2:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8005cd6:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8005cd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cda:	f022 020f 	bic.w	r2, r2, #15
 8005cde:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8005ce0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005ce2:	4a07      	ldr	r2, [pc, #28]	; (8005d00 <SystemInit+0x64>)
 8005ce4:	4002      	ands	r2, r0
 8005ce6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8005ce8:	2200      	movs	r2, #0
 8005cea:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005cec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005cf0:	608b      	str	r3, [r1, #8]
 8005cf2:	4770      	bx	lr
 8005cf4:	e000ed00 	.word	0xe000ed00
 8005cf8:	40021000 	.word	0x40021000
 8005cfc:	f87fc00c 	.word	0xf87fc00c
 8005d00:	ff00fccc 	.word	0xff00fccc

08005d04 <MX_TIM3_Init>:
  HAL_TIM_MspPostInit(&htim2);

}
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8005d04:	b500      	push	{lr}
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8005d06:	4818      	ldr	r0, [pc, #96]	; (8005d68 <MX_TIM3_Init+0x64>)
  htim3.Init.Prescaler = 3200-1;
 8005d08:	4918      	ldr	r1, [pc, #96]	; (8005d6c <MX_TIM3_Init+0x68>)
 8005d0a:	f640 437f 	movw	r3, #3199	; 0xc7f
{
 8005d0e:	b089      	sub	sp, #36	; 0x24
  htim3.Init.Prescaler = 3200-1;
 8005d10:	e880 000a 	stmia.w	r0, {r1, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 1000;
 8005d14:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 1000;
 8005d1c:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005d1e:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d20:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8005d22:	f7fd fa1b 	bl	800315c <HAL_TIM_Base_Init>
 8005d26:	b118      	cbz	r0, 8005d30 <MX_TIM3_Init+0x2c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d28:	2171      	movs	r1, #113	; 0x71
 8005d2a:	4811      	ldr	r0, [pc, #68]	; (8005d70 <MX_TIM3_Init+0x6c>)
 8005d2c:	f7ff ff46 	bl	8005bbc <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005d30:	a908      	add	r1, sp, #32
 8005d32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d36:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8005d3a:	480b      	ldr	r0, [pc, #44]	; (8005d68 <MX_TIM3_Init+0x64>)
 8005d3c:	f7fd fc4c 	bl	80035d8 <HAL_TIM_ConfigClockSource>
 8005d40:	b118      	cbz	r0, 8005d4a <MX_TIM3_Init+0x46>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d42:	2177      	movs	r1, #119	; 0x77
 8005d44:	480a      	ldr	r0, [pc, #40]	; (8005d70 <MX_TIM3_Init+0x6c>)
 8005d46:	f7ff ff39 	bl	8005bbc <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d4a:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005d4c:	a901      	add	r1, sp, #4
 8005d4e:	4806      	ldr	r0, [pc, #24]	; (8005d68 <MX_TIM3_Init+0x64>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005d50:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005d52:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8005d54:	f7fd fff4 	bl	8003d40 <HAL_TIMEx_MasterConfigSynchronization>
 8005d58:	b118      	cbz	r0, 8005d62 <MX_TIM3_Init+0x5e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d5a:	217e      	movs	r1, #126	; 0x7e
 8005d5c:	4804      	ldr	r0, [pc, #16]	; (8005d70 <MX_TIM3_Init+0x6c>)
 8005d5e:	f7ff ff2d 	bl	8005bbc <_Error_Handler>
  }

}
 8005d62:	b009      	add	sp, #36	; 0x24
 8005d64:	f85d fb04 	ldr.w	pc, [sp], #4
 8005d68:	20000590 	.word	0x20000590
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	080085a7 	.word	0x080085a7

08005d74 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8005d74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig;

  htim7.Instance = TIM7;
 8005d76:	4810      	ldr	r0, [pc, #64]	; (8005db8 <MX_TIM7_Init+0x44>)
  htim7.Init.Prescaler = 3600-1;
 8005d78:	4b10      	ldr	r3, [pc, #64]	; (8005dbc <MX_TIM7_Init+0x48>)
 8005d7a:	f640 6c0f 	movw	ip, #3599	; 0xe0f
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d7e:	2400      	movs	r4, #0
  htim7.Init.Prescaler = 3600-1;
 8005d80:	e880 1008 	stmia.w	r0, {r3, ip}
  htim7.Init.Period = 10000-1;
 8005d84:	f242 730f 	movw	r3, #9999	; 0x270f
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005d88:	6084      	str	r4, [r0, #8]
  htim7.Init.Period = 10000-1;
 8005d8a:	60c3      	str	r3, [r0, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005d8c:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8005d8e:	f7fd f9e5 	bl	800315c <HAL_TIM_Base_Init>
 8005d92:	b118      	cbz	r0, 8005d9c <MX_TIM7_Init+0x28>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005d94:	218e      	movs	r1, #142	; 0x8e
 8005d96:	480a      	ldr	r0, [pc, #40]	; (8005dc0 <MX_TIM7_Init+0x4c>)
 8005d98:	f7ff ff10 	bl	8005bbc <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005d9c:	a901      	add	r1, sp, #4
 8005d9e:	4806      	ldr	r0, [pc, #24]	; (8005db8 <MX_TIM7_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005da0:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005da2:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8005da4:	f7fd ffcc 	bl	8003d40 <HAL_TIMEx_MasterConfigSynchronization>
 8005da8:	b118      	cbz	r0, 8005db2 <MX_TIM7_Init+0x3e>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005daa:	2195      	movs	r1, #149	; 0x95
 8005dac:	4804      	ldr	r0, [pc, #16]	; (8005dc0 <MX_TIM7_Init+0x4c>)
 8005dae:	f7ff ff05 	bl	8005bbc <_Error_Handler>
  }

}
 8005db2:	b004      	add	sp, #16
 8005db4:	bd10      	pop	{r4, pc}
 8005db6:	bf00      	nop
 8005db8:	20000610 	.word	0x20000610
 8005dbc:	40001400 	.word	0x40001400
 8005dc0:	080085a7 	.word	0x080085a7

08005dc4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8005dc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(tim_baseHandle->Instance==TIM2)
 8005dc6:	6803      	ldr	r3, [r0, #0]
 8005dc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dcc:	d10d      	bne.n	8005dea <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8005dce:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8005dd2:	69da      	ldr	r2, [r3, #28]
 8005dd4:	f042 0201 	orr.w	r2, r2, #1
 8005dd8:	61da      	str	r2, [r3, #28]
 8005dda:	69db      	ldr	r3, [r3, #28]
 8005ddc:	f003 0301 	and.w	r3, r3, #1
 8005de0:	9301      	str	r3, [sp, #4]
 8005de2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8005de4:	b005      	add	sp, #20
 8005de6:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(tim_baseHandle->Instance==TIM3)
 8005dea:	4a15      	ldr	r2, [pc, #84]	; (8005e40 <HAL_TIM_Base_MspInit+0x7c>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d112      	bne.n	8005e16 <HAL_TIM_Base_MspInit+0x52>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005df0:	4b14      	ldr	r3, [pc, #80]	; (8005e44 <HAL_TIM_Base_MspInit+0x80>)
 8005df2:	69da      	ldr	r2, [r3, #28]
 8005df4:	f042 0202 	orr.w	r2, r2, #2
 8005df8:	61da      	str	r2, [r3, #28]
 8005dfa:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005dfc:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005dfe:	f003 0302 	and.w	r3, r3, #2
 8005e02:	9302      	str	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005e04:	201d      	movs	r0, #29
 8005e06:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005e08:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005e0a:	f7fb fba5 	bl	8001558 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005e0e:	201d      	movs	r0, #29
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8005e10:	f7fb fbe4 	bl	80015dc <HAL_NVIC_EnableIRQ>
}
 8005e14:	e7e6      	b.n	8005de4 <HAL_TIM_Base_MspInit+0x20>
  else if(tim_baseHandle->Instance==TIM7)
 8005e16:	4a0c      	ldr	r2, [pc, #48]	; (8005e48 <HAL_TIM_Base_MspInit+0x84>)
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d1e3      	bne.n	8005de4 <HAL_TIM_Base_MspInit+0x20>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e1c:	4b09      	ldr	r3, [pc, #36]	; (8005e44 <HAL_TIM_Base_MspInit+0x80>)
 8005e1e:	69da      	ldr	r2, [r3, #28]
 8005e20:	f042 0220 	orr.w	r2, r2, #32
 8005e24:	61da      	str	r2, [r3, #28]
 8005e26:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8005e28:	2200      	movs	r2, #0
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e2a:	f003 0320 	and.w	r3, r3, #32
 8005e2e:	9303      	str	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8005e30:	2037      	movs	r0, #55	; 0x37
 8005e32:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005e34:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM7_DAC2_IRQn, 0, 0);
 8005e36:	f7fb fb8f 	bl	8001558 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_DAC2_IRQn);
 8005e3a:	2037      	movs	r0, #55	; 0x37
 8005e3c:	e7e8      	b.n	8005e10 <HAL_TIM_Base_MspInit+0x4c>
 8005e3e:	bf00      	nop
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40021000 	.word	0x40021000
 8005e48:	40001400 	.word	0x40001400

08005e4c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8005e4c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 8005e4e:	6803      	ldr	r3, [r0, #0]
 8005e50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e54:	d10c      	bne.n	8005e70 <HAL_TIM_MspPostInit+0x24>
  /* USER CODE END TIM2_MspPostInit 0 */
  
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = T2_PWM_CH2_Pin;
 8005e56:	2302      	movs	r3, #2
 8005e58:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e5a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005e60:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(T2_PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 8005e62:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005e64:	2301      	movs	r3, #1
    HAL_GPIO_Init(T2_PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 8005e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005e6a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(T2_PWM_CH2_GPIO_Port, &GPIO_InitStruct);
 8005e6c:	f7fb fcfc 	bl	8001868 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005e70:	b007      	add	sp, #28
 8005e72:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08005e78 <MX_TIM2_Init>:
{
 8005e78:	b500      	push	{lr}
  htim2.Instance = TIM2;
 8005e7a:	4827      	ldr	r0, [pc, #156]	; (8005f18 <MX_TIM2_Init+0xa0>)
  htim2.Init.Prescaler = 5-1;
 8005e7c:	2304      	movs	r3, #4
 8005e7e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
{
 8005e82:	b08f      	sub	sp, #60	; 0x3c
  htim2.Init.Prescaler = 5-1;
 8005e84:	e880 000a 	stmia.w	r0, {r1, r3}
  htim2.Init.Period = 32000-1;
 8005e88:	f647 42ff 	movw	r2, #31999	; 0x7cff
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 32000-1;
 8005e90:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005e92:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005e94:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005e96:	f7fd f961 	bl	800315c <HAL_TIM_Base_Init>
 8005e9a:	b118      	cbz	r0, 8005ea4 <MX_TIM2_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8005e9c:	2142      	movs	r1, #66	; 0x42
 8005e9e:	481f      	ldr	r0, [pc, #124]	; (8005f1c <MX_TIM2_Init+0xa4>)
 8005ea0:	f7ff fe8c 	bl	8005bbc <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005ea4:	a90e      	add	r1, sp, #56	; 0x38
 8005ea6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005eaa:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8005eae:	481a      	ldr	r0, [pc, #104]	; (8005f18 <MX_TIM2_Init+0xa0>)
 8005eb0:	f7fd fb92 	bl	80035d8 <HAL_TIM_ConfigClockSource>
 8005eb4:	b118      	cbz	r0, 8005ebe <MX_TIM2_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 8005eb6:	2148      	movs	r1, #72	; 0x48
 8005eb8:	4818      	ldr	r0, [pc, #96]	; (8005f1c <MX_TIM2_Init+0xa4>)
 8005eba:	f7ff fe7f 	bl	8005bbc <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005ebe:	4816      	ldr	r0, [pc, #88]	; (8005f18 <MX_TIM2_Init+0xa0>)
 8005ec0:	f7fd f9b0 	bl	8003224 <HAL_TIM_PWM_Init>
 8005ec4:	b118      	cbz	r0, 8005ece <MX_TIM2_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 8005ec6:	214d      	movs	r1, #77	; 0x4d
 8005ec8:	4814      	ldr	r0, [pc, #80]	; (8005f1c <MX_TIM2_Init+0xa4>)
 8005eca:	f7ff fe77 	bl	8005bbc <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ece:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ed0:	4669      	mov	r1, sp
 8005ed2:	4811      	ldr	r0, [pc, #68]	; (8005f18 <MX_TIM2_Init+0xa0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005ed4:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ed6:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005ed8:	f7fd ff32 	bl	8003d40 <HAL_TIMEx_MasterConfigSynchronization>
 8005edc:	b118      	cbz	r0, 8005ee6 <MX_TIM2_Init+0x6e>
    _Error_Handler(__FILE__, __LINE__);
 8005ede:	2154      	movs	r1, #84	; 0x54
 8005ee0:	480e      	ldr	r0, [pc, #56]	; (8005f1c <MX_TIM2_Init+0xa4>)
 8005ee2:	f7ff fe6b 	bl	8005bbc <_Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005ee6:	2360      	movs	r3, #96	; 0x60
 8005ee8:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 8000-1;
 8005eea:	f641 733f 	movw	r3, #7999	; 0x1f3f
 8005eee:	9308      	str	r3, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ef0:	2204      	movs	r2, #4
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ef2:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005ef4:	a907      	add	r1, sp, #28
 8005ef6:	4808      	ldr	r0, [pc, #32]	; (8005f18 <MX_TIM2_Init+0xa0>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005ef8:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005efa:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8005efc:	f7fd fdf0 	bl	8003ae0 <HAL_TIM_PWM_ConfigChannel>
 8005f00:	b118      	cbz	r0, 8005f0a <MX_TIM2_Init+0x92>
    _Error_Handler(__FILE__, __LINE__);
 8005f02:	215d      	movs	r1, #93	; 0x5d
 8005f04:	4805      	ldr	r0, [pc, #20]	; (8005f1c <MX_TIM2_Init+0xa4>)
 8005f06:	f7ff fe59 	bl	8005bbc <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8005f0a:	4803      	ldr	r0, [pc, #12]	; (8005f18 <MX_TIM2_Init+0xa0>)
 8005f0c:	f7ff ff9e 	bl	8005e4c <HAL_TIM_MspPostInit>
}
 8005f10:	b00f      	add	sp, #60	; 0x3c
 8005f12:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f16:	bf00      	nop
 8005f18:	200005d0 	.word	0x200005d0
 8005f1c:	080085a7 	.word	0x080085a7

08005f20 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart3;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005f20:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005f22:	480d      	ldr	r0, [pc, #52]	; (8005f58 <MX_USART2_UART_Init+0x38>)
  huart2.Init.BaudRate = 38400;
 8005f24:	4b0d      	ldr	r3, [pc, #52]	; (8005f5c <MX_USART2_UART_Init+0x3c>)
 8005f26:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 8005f2a:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f2e:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005f30:	2300      	movs	r3, #0
 8005f32:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005f34:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005f36:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005f38:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f3a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f3c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f3e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f40:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005f42:	f7fe fa43 	bl	80043cc <HAL_UART_Init>
 8005f46:	b128      	cbz	r0, 8005f54 <MX_USART2_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f48:	2145      	movs	r1, #69	; 0x45
 8005f4a:	4805      	ldr	r0, [pc, #20]	; (8005f60 <MX_USART2_UART_Init+0x40>)
  }

}
 8005f4c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005f50:	f7ff be34 	b.w	8005bbc <_Error_Handler>
 8005f54:	bd08      	pop	{r3, pc}
 8005f56:	bf00      	nop
 8005f58:	200006c0 	.word	0x200006c0
 8005f5c:	40004400 	.word	0x40004400
 8005f60:	080085b4 	.word	0x080085b4

08005f64 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8005f64:	b508      	push	{r3, lr}

  huart3.Instance = USART3;
 8005f66:	480d      	ldr	r0, [pc, #52]	; (8005f9c <MX_USART3_UART_Init+0x38>)
  huart3.Init.BaudRate = 38400;
 8005f68:	4b0d      	ldr	r3, [pc, #52]	; (8005fa0 <MX_USART3_UART_Init+0x3c>)
 8005f6a:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 8005f6e:	e880 4008 	stmia.w	r0, {r3, lr}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005f72:	220c      	movs	r2, #12
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8005f74:	2300      	movs	r3, #0
 8005f76:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005f78:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8005f7a:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005f7c:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005f7e:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8005f80:	61c3      	str	r3, [r0, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005f82:	6203      	str	r3, [r0, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005f84:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005f86:	f7fe fa21 	bl	80043cc <HAL_UART_Init>
 8005f8a:	b128      	cbz	r0, 8005f98 <MX_USART3_UART_Init+0x34>
  {
    _Error_Handler(__FILE__, __LINE__);
 8005f8c:	215a      	movs	r1, #90	; 0x5a
 8005f8e:	4805      	ldr	r0, [pc, #20]	; (8005fa4 <MX_USART3_UART_Init+0x40>)
  }

}
 8005f90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    _Error_Handler(__FILE__, __LINE__);
 8005f94:	f7ff be12 	b.w	8005bbc <_Error_Handler>
 8005f98:	bd08      	pop	{r3, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20000650 	.word	0x20000650
 8005fa0:	40004800 	.word	0x40004800
 8005fa4:	080085b4 	.word	0x080085b4

08005fa8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005fa8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART2)
 8005faa:	6803      	ldr	r3, [r0, #0]
 8005fac:	4a21      	ldr	r2, [pc, #132]	; (8006034 <HAL_UART_MspInit+0x8c>)
 8005fae:	4293      	cmp	r3, r2
{
 8005fb0:	b088      	sub	sp, #32
  if(uartHandle->Instance==USART2)
 8005fb2:	d11a      	bne.n	8005fea <HAL_UART_MspInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8005fb4:	4b20      	ldr	r3, [pc, #128]	; (8006038 <HAL_UART_MspInit+0x90>)
 8005fb6:	69da      	ldr	r2, [r3, #28]
 8005fb8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005fbc:	61da      	str	r2, [r3, #28]
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fc4:	9301      	str	r3, [sp, #4]
 8005fc6:	9b01      	ldr	r3, [sp, #4]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005fc8:	230c      	movs	r3, #12
 8005fca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005fcc:	2302      	movs	r3, #2
 8005fce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fd0:	2300      	movs	r3, #0
 8005fd2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005fd4:	2303      	movs	r3, #3
 8005fd6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fd8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005fda:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fdc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005fe0:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fe2:	f7fb fc41 	bl	8001868 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8005fe6:	b008      	add	sp, #32
 8005fe8:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART3)
 8005fea:	4a14      	ldr	r2, [pc, #80]	; (800603c <HAL_UART_MspInit+0x94>)
 8005fec:	4293      	cmp	r3, r2
 8005fee:	d1fa      	bne.n	8005fe6 <HAL_UART_MspInit+0x3e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ff0:	4b11      	ldr	r3, [pc, #68]	; (8006038 <HAL_UART_MspInit+0x90>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005ff2:	4813      	ldr	r0, [pc, #76]	; (8006040 <HAL_UART_MspInit+0x98>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8005ff4:	69da      	ldr	r2, [r3, #28]
 8005ff6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005ffa:	61da      	str	r2, [r3, #28]
 8005ffc:	69db      	ldr	r3, [r3, #28]
 8005ffe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006002:	9302      	str	r3, [sp, #8]
 8006004:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006006:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800600a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800600c:	2302      	movs	r3, #2
 800600e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006010:	2303      	movs	r3, #3
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006012:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006014:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006016:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8006018:	2307      	movs	r3, #7
 800601a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800601c:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800601e:	f7fb fc23 	bl	8001868 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8006022:	4622      	mov	r2, r4
 8006024:	4621      	mov	r1, r4
 8006026:	2027      	movs	r0, #39	; 0x27
 8006028:	f7fb fa96 	bl	8001558 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800602c:	2027      	movs	r0, #39	; 0x27
 800602e:	f7fb fad5 	bl	80015dc <HAL_NVIC_EnableIRQ>
}
 8006032:	e7d8      	b.n	8005fe6 <HAL_UART_MspInit+0x3e>
 8006034:	40004400 	.word	0x40004400
 8006038:	40021000 	.word	0x40021000
 800603c:	40004800 	.word	0x40004800
 8006040:	48000400 	.word	0x48000400

08006044 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8006044:	f8df d034 	ldr.w	sp, [pc, #52]	; 800607c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8006048:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800604a:	e003      	b.n	8006054 <LoopCopyDataInit>

0800604c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800604c:	4b0c      	ldr	r3, [pc, #48]	; (8006080 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800604e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8006050:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8006052:	3104      	adds	r1, #4

08006054 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8006054:	480b      	ldr	r0, [pc, #44]	; (8006084 <LoopForever+0xa>)
	ldr	r3, =_edata
 8006056:	4b0c      	ldr	r3, [pc, #48]	; (8006088 <LoopForever+0xe>)
	adds	r2, r0, r1
 8006058:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800605a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800605c:	d3f6      	bcc.n	800604c <CopyDataInit>
	ldr	r2, =_sbss
 800605e:	4a0b      	ldr	r2, [pc, #44]	; (800608c <LoopForever+0x12>)
	b	LoopFillZerobss
 8006060:	e002      	b.n	8006068 <LoopFillZerobss>

08006062 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8006062:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8006064:	f842 3b04 	str.w	r3, [r2], #4

08006068 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8006068:	4b09      	ldr	r3, [pc, #36]	; (8006090 <LoopForever+0x16>)
	cmp	r2, r3
 800606a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800606c:	d3f9      	bcc.n	8006062 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800606e:	f7ff fe15 	bl	8005c9c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006072:	f000 f811 	bl	8006098 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8006076:	f7ff f8d7 	bl	8005228 <main>

0800607a <LoopForever>:

LoopForever:
    b LoopForever
 800607a:	e7fe      	b.n	800607a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800607c:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 8006080:	08008840 	.word	0x08008840
	ldr	r0, =_sdata
 8006084:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8006088:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 800608c:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 8006090:	20000734 	.word	0x20000734

08006094 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8006094:	e7fe      	b.n	8006094 <ADC1_2_IRQHandler>
	...

08006098 <__libc_init_array>:
 8006098:	b570      	push	{r4, r5, r6, lr}
 800609a:	4e0d      	ldr	r6, [pc, #52]	; (80060d0 <__libc_init_array+0x38>)
 800609c:	4c0d      	ldr	r4, [pc, #52]	; (80060d4 <__libc_init_array+0x3c>)
 800609e:	1ba4      	subs	r4, r4, r6
 80060a0:	10a4      	asrs	r4, r4, #2
 80060a2:	2500      	movs	r5, #0
 80060a4:	42a5      	cmp	r5, r4
 80060a6:	d109      	bne.n	80060bc <__libc_init_array+0x24>
 80060a8:	4e0b      	ldr	r6, [pc, #44]	; (80060d8 <__libc_init_array+0x40>)
 80060aa:	4c0c      	ldr	r4, [pc, #48]	; (80060dc <__libc_init_array+0x44>)
 80060ac:	f002 f906 	bl	80082bc <_init>
 80060b0:	1ba4      	subs	r4, r4, r6
 80060b2:	10a4      	asrs	r4, r4, #2
 80060b4:	2500      	movs	r5, #0
 80060b6:	42a5      	cmp	r5, r4
 80060b8:	d105      	bne.n	80060c6 <__libc_init_array+0x2e>
 80060ba:	bd70      	pop	{r4, r5, r6, pc}
 80060bc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060c0:	4798      	blx	r3
 80060c2:	3501      	adds	r5, #1
 80060c4:	e7ee      	b.n	80060a4 <__libc_init_array+0xc>
 80060c6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80060ca:	4798      	blx	r3
 80060cc:	3501      	adds	r5, #1
 80060ce:	e7f2      	b.n	80060b6 <__libc_init_array+0x1e>
 80060d0:	08008838 	.word	0x08008838
 80060d4:	08008838 	.word	0x08008838
 80060d8:	08008838 	.word	0x08008838
 80060dc:	0800883c 	.word	0x0800883c

080060e0 <memset>:
 80060e0:	4402      	add	r2, r0
 80060e2:	4603      	mov	r3, r0
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d100      	bne.n	80060ea <memset+0xa>
 80060e8:	4770      	bx	lr
 80060ea:	f803 1b01 	strb.w	r1, [r3], #1
 80060ee:	e7f9      	b.n	80060e4 <memset+0x4>

080060f0 <__cvt>:
 80060f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060f4:	ec55 4b10 	vmov	r4, r5, d0
 80060f8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80060fa:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060fe:	2d00      	cmp	r5, #0
 8006100:	460e      	mov	r6, r1
 8006102:	4691      	mov	r9, r2
 8006104:	4619      	mov	r1, r3
 8006106:	bfb8      	it	lt
 8006108:	4622      	movlt	r2, r4
 800610a:	462b      	mov	r3, r5
 800610c:	f027 0720 	bic.w	r7, r7, #32
 8006110:	bfbb      	ittet	lt
 8006112:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006116:	461d      	movlt	r5, r3
 8006118:	2300      	movge	r3, #0
 800611a:	232d      	movlt	r3, #45	; 0x2d
 800611c:	bfb8      	it	lt
 800611e:	4614      	movlt	r4, r2
 8006120:	2f46      	cmp	r7, #70	; 0x46
 8006122:	700b      	strb	r3, [r1, #0]
 8006124:	d004      	beq.n	8006130 <__cvt+0x40>
 8006126:	2f45      	cmp	r7, #69	; 0x45
 8006128:	d100      	bne.n	800612c <__cvt+0x3c>
 800612a:	3601      	adds	r6, #1
 800612c:	2102      	movs	r1, #2
 800612e:	e000      	b.n	8006132 <__cvt+0x42>
 8006130:	2103      	movs	r1, #3
 8006132:	ab03      	add	r3, sp, #12
 8006134:	9301      	str	r3, [sp, #4]
 8006136:	ab02      	add	r3, sp, #8
 8006138:	9300      	str	r3, [sp, #0]
 800613a:	4632      	mov	r2, r6
 800613c:	4653      	mov	r3, sl
 800613e:	ec45 4b10 	vmov	d0, r4, r5
 8006142:	f000 fbad 	bl	80068a0 <_dtoa_r>
 8006146:	2f47      	cmp	r7, #71	; 0x47
 8006148:	4680      	mov	r8, r0
 800614a:	d102      	bne.n	8006152 <__cvt+0x62>
 800614c:	f019 0f01 	tst.w	r9, #1
 8006150:	d026      	beq.n	80061a0 <__cvt+0xb0>
 8006152:	2f46      	cmp	r7, #70	; 0x46
 8006154:	eb08 0906 	add.w	r9, r8, r6
 8006158:	d111      	bne.n	800617e <__cvt+0x8e>
 800615a:	f898 3000 	ldrb.w	r3, [r8]
 800615e:	2b30      	cmp	r3, #48	; 0x30
 8006160:	d10a      	bne.n	8006178 <__cvt+0x88>
 8006162:	2200      	movs	r2, #0
 8006164:	2300      	movs	r3, #0
 8006166:	4620      	mov	r0, r4
 8006168:	4629      	mov	r1, r5
 800616a:	f7fa fc55 	bl	8000a18 <__aeabi_dcmpeq>
 800616e:	b918      	cbnz	r0, 8006178 <__cvt+0x88>
 8006170:	f1c6 0601 	rsb	r6, r6, #1
 8006174:	f8ca 6000 	str.w	r6, [sl]
 8006178:	f8da 3000 	ldr.w	r3, [sl]
 800617c:	4499      	add	r9, r3
 800617e:	2200      	movs	r2, #0
 8006180:	2300      	movs	r3, #0
 8006182:	4620      	mov	r0, r4
 8006184:	4629      	mov	r1, r5
 8006186:	f7fa fc47 	bl	8000a18 <__aeabi_dcmpeq>
 800618a:	b938      	cbnz	r0, 800619c <__cvt+0xac>
 800618c:	2230      	movs	r2, #48	; 0x30
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	4599      	cmp	r9, r3
 8006192:	d905      	bls.n	80061a0 <__cvt+0xb0>
 8006194:	1c59      	adds	r1, r3, #1
 8006196:	9103      	str	r1, [sp, #12]
 8006198:	701a      	strb	r2, [r3, #0]
 800619a:	e7f8      	b.n	800618e <__cvt+0x9e>
 800619c:	f8cd 900c 	str.w	r9, [sp, #12]
 80061a0:	9b03      	ldr	r3, [sp, #12]
 80061a2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061a4:	eba3 0308 	sub.w	r3, r3, r8
 80061a8:	4640      	mov	r0, r8
 80061aa:	6013      	str	r3, [r2, #0]
 80061ac:	b004      	add	sp, #16
 80061ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080061b2 <__exponent>:
 80061b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061b4:	4603      	mov	r3, r0
 80061b6:	2900      	cmp	r1, #0
 80061b8:	bfb8      	it	lt
 80061ba:	4249      	neglt	r1, r1
 80061bc:	f803 2b02 	strb.w	r2, [r3], #2
 80061c0:	bfb4      	ite	lt
 80061c2:	222d      	movlt	r2, #45	; 0x2d
 80061c4:	222b      	movge	r2, #43	; 0x2b
 80061c6:	2909      	cmp	r1, #9
 80061c8:	7042      	strb	r2, [r0, #1]
 80061ca:	dd20      	ble.n	800620e <__exponent+0x5c>
 80061cc:	f10d 0207 	add.w	r2, sp, #7
 80061d0:	4617      	mov	r7, r2
 80061d2:	260a      	movs	r6, #10
 80061d4:	fb91 f5f6 	sdiv	r5, r1, r6
 80061d8:	fb06 1115 	mls	r1, r6, r5, r1
 80061dc:	3130      	adds	r1, #48	; 0x30
 80061de:	2d09      	cmp	r5, #9
 80061e0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80061e4:	f102 34ff 	add.w	r4, r2, #4294967295
 80061e8:	4629      	mov	r1, r5
 80061ea:	dc09      	bgt.n	8006200 <__exponent+0x4e>
 80061ec:	3130      	adds	r1, #48	; 0x30
 80061ee:	3a02      	subs	r2, #2
 80061f0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061f4:	42ba      	cmp	r2, r7
 80061f6:	461c      	mov	r4, r3
 80061f8:	d304      	bcc.n	8006204 <__exponent+0x52>
 80061fa:	1a20      	subs	r0, r4, r0
 80061fc:	b003      	add	sp, #12
 80061fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006200:	4622      	mov	r2, r4
 8006202:	e7e7      	b.n	80061d4 <__exponent+0x22>
 8006204:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006208:	f803 1b01 	strb.w	r1, [r3], #1
 800620c:	e7f2      	b.n	80061f4 <__exponent+0x42>
 800620e:	2230      	movs	r2, #48	; 0x30
 8006210:	461c      	mov	r4, r3
 8006212:	4411      	add	r1, r2
 8006214:	f804 2b02 	strb.w	r2, [r4], #2
 8006218:	7059      	strb	r1, [r3, #1]
 800621a:	e7ee      	b.n	80061fa <__exponent+0x48>

0800621c <_printf_float>:
 800621c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006220:	b08d      	sub	sp, #52	; 0x34
 8006222:	460c      	mov	r4, r1
 8006224:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006228:	4616      	mov	r6, r2
 800622a:	461f      	mov	r7, r3
 800622c:	4605      	mov	r5, r0
 800622e:	f001 f905 	bl	800743c <_localeconv_r>
 8006232:	6803      	ldr	r3, [r0, #0]
 8006234:	9304      	str	r3, [sp, #16]
 8006236:	4618      	mov	r0, r3
 8006238:	f7f9 ffc6 	bl	80001c8 <strlen>
 800623c:	2300      	movs	r3, #0
 800623e:	930a      	str	r3, [sp, #40]	; 0x28
 8006240:	f8d8 3000 	ldr.w	r3, [r8]
 8006244:	9005      	str	r0, [sp, #20]
 8006246:	3307      	adds	r3, #7
 8006248:	f023 0307 	bic.w	r3, r3, #7
 800624c:	f103 0208 	add.w	r2, r3, #8
 8006250:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006254:	f8d4 b000 	ldr.w	fp, [r4]
 8006258:	f8c8 2000 	str.w	r2, [r8]
 800625c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006260:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006264:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006268:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800626c:	9307      	str	r3, [sp, #28]
 800626e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006272:	f04f 32ff 	mov.w	r2, #4294967295
 8006276:	4ba5      	ldr	r3, [pc, #660]	; (800650c <_printf_float+0x2f0>)
 8006278:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800627c:	f7fa fbfe 	bl	8000a7c <__aeabi_dcmpun>
 8006280:	2800      	cmp	r0, #0
 8006282:	f040 81fb 	bne.w	800667c <_printf_float+0x460>
 8006286:	f04f 32ff 	mov.w	r2, #4294967295
 800628a:	4ba0      	ldr	r3, [pc, #640]	; (800650c <_printf_float+0x2f0>)
 800628c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006290:	f7fa fbd6 	bl	8000a40 <__aeabi_dcmple>
 8006294:	2800      	cmp	r0, #0
 8006296:	f040 81f1 	bne.w	800667c <_printf_float+0x460>
 800629a:	2200      	movs	r2, #0
 800629c:	2300      	movs	r3, #0
 800629e:	4640      	mov	r0, r8
 80062a0:	4649      	mov	r1, r9
 80062a2:	f7fa fbc3 	bl	8000a2c <__aeabi_dcmplt>
 80062a6:	b110      	cbz	r0, 80062ae <_printf_float+0x92>
 80062a8:	232d      	movs	r3, #45	; 0x2d
 80062aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062ae:	4b98      	ldr	r3, [pc, #608]	; (8006510 <_printf_float+0x2f4>)
 80062b0:	4a98      	ldr	r2, [pc, #608]	; (8006514 <_printf_float+0x2f8>)
 80062b2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80062b6:	bf8c      	ite	hi
 80062b8:	4690      	movhi	r8, r2
 80062ba:	4698      	movls	r8, r3
 80062bc:	2303      	movs	r3, #3
 80062be:	f02b 0204 	bic.w	r2, fp, #4
 80062c2:	6123      	str	r3, [r4, #16]
 80062c4:	6022      	str	r2, [r4, #0]
 80062c6:	f04f 0900 	mov.w	r9, #0
 80062ca:	9700      	str	r7, [sp, #0]
 80062cc:	4633      	mov	r3, r6
 80062ce:	aa0b      	add	r2, sp, #44	; 0x2c
 80062d0:	4621      	mov	r1, r4
 80062d2:	4628      	mov	r0, r5
 80062d4:	f000 f9e2 	bl	800669c <_printf_common>
 80062d8:	3001      	adds	r0, #1
 80062da:	f040 8093 	bne.w	8006404 <_printf_float+0x1e8>
 80062de:	f04f 30ff 	mov.w	r0, #4294967295
 80062e2:	b00d      	add	sp, #52	; 0x34
 80062e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e8:	6861      	ldr	r1, [r4, #4]
 80062ea:	1c4b      	adds	r3, r1, #1
 80062ec:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80062f0:	d13f      	bne.n	8006372 <_printf_float+0x156>
 80062f2:	2306      	movs	r3, #6
 80062f4:	6063      	str	r3, [r4, #4]
 80062f6:	2300      	movs	r3, #0
 80062f8:	9303      	str	r3, [sp, #12]
 80062fa:	ab0a      	add	r3, sp, #40	; 0x28
 80062fc:	9302      	str	r3, [sp, #8]
 80062fe:	ab09      	add	r3, sp, #36	; 0x24
 8006300:	9300      	str	r3, [sp, #0]
 8006302:	ec49 8b10 	vmov	d0, r8, r9
 8006306:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800630a:	6022      	str	r2, [r4, #0]
 800630c:	f8cd a004 	str.w	sl, [sp, #4]
 8006310:	6861      	ldr	r1, [r4, #4]
 8006312:	4628      	mov	r0, r5
 8006314:	f7ff feec 	bl	80060f0 <__cvt>
 8006318:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800631c:	2b47      	cmp	r3, #71	; 0x47
 800631e:	4680      	mov	r8, r0
 8006320:	d109      	bne.n	8006336 <_printf_float+0x11a>
 8006322:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006324:	1cd8      	adds	r0, r3, #3
 8006326:	db02      	blt.n	800632e <_printf_float+0x112>
 8006328:	6862      	ldr	r2, [r4, #4]
 800632a:	4293      	cmp	r3, r2
 800632c:	dd57      	ble.n	80063de <_printf_float+0x1c2>
 800632e:	f1aa 0a02 	sub.w	sl, sl, #2
 8006332:	fa5f fa8a 	uxtb.w	sl, sl
 8006336:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800633a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800633c:	d834      	bhi.n	80063a8 <_printf_float+0x18c>
 800633e:	3901      	subs	r1, #1
 8006340:	4652      	mov	r2, sl
 8006342:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006346:	9109      	str	r1, [sp, #36]	; 0x24
 8006348:	f7ff ff33 	bl	80061b2 <__exponent>
 800634c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800634e:	1883      	adds	r3, r0, r2
 8006350:	2a01      	cmp	r2, #1
 8006352:	4681      	mov	r9, r0
 8006354:	6123      	str	r3, [r4, #16]
 8006356:	dc02      	bgt.n	800635e <_printf_float+0x142>
 8006358:	6822      	ldr	r2, [r4, #0]
 800635a:	07d1      	lsls	r1, r2, #31
 800635c:	d501      	bpl.n	8006362 <_printf_float+0x146>
 800635e:	3301      	adds	r3, #1
 8006360:	6123      	str	r3, [r4, #16]
 8006362:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006366:	2b00      	cmp	r3, #0
 8006368:	d0af      	beq.n	80062ca <_printf_float+0xae>
 800636a:	232d      	movs	r3, #45	; 0x2d
 800636c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006370:	e7ab      	b.n	80062ca <_printf_float+0xae>
 8006372:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006376:	d002      	beq.n	800637e <_printf_float+0x162>
 8006378:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800637c:	d1bb      	bne.n	80062f6 <_printf_float+0xda>
 800637e:	b189      	cbz	r1, 80063a4 <_printf_float+0x188>
 8006380:	2300      	movs	r3, #0
 8006382:	9303      	str	r3, [sp, #12]
 8006384:	ab0a      	add	r3, sp, #40	; 0x28
 8006386:	9302      	str	r3, [sp, #8]
 8006388:	ab09      	add	r3, sp, #36	; 0x24
 800638a:	9300      	str	r3, [sp, #0]
 800638c:	ec49 8b10 	vmov	d0, r8, r9
 8006390:	6022      	str	r2, [r4, #0]
 8006392:	f8cd a004 	str.w	sl, [sp, #4]
 8006396:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800639a:	4628      	mov	r0, r5
 800639c:	f7ff fea8 	bl	80060f0 <__cvt>
 80063a0:	4680      	mov	r8, r0
 80063a2:	e7be      	b.n	8006322 <_printf_float+0x106>
 80063a4:	2301      	movs	r3, #1
 80063a6:	e7a5      	b.n	80062f4 <_printf_float+0xd8>
 80063a8:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80063ac:	d119      	bne.n	80063e2 <_printf_float+0x1c6>
 80063ae:	2900      	cmp	r1, #0
 80063b0:	6863      	ldr	r3, [r4, #4]
 80063b2:	dd0c      	ble.n	80063ce <_printf_float+0x1b2>
 80063b4:	6121      	str	r1, [r4, #16]
 80063b6:	b913      	cbnz	r3, 80063be <_printf_float+0x1a2>
 80063b8:	6822      	ldr	r2, [r4, #0]
 80063ba:	07d2      	lsls	r2, r2, #31
 80063bc:	d502      	bpl.n	80063c4 <_printf_float+0x1a8>
 80063be:	3301      	adds	r3, #1
 80063c0:	440b      	add	r3, r1
 80063c2:	6123      	str	r3, [r4, #16]
 80063c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c6:	65a3      	str	r3, [r4, #88]	; 0x58
 80063c8:	f04f 0900 	mov.w	r9, #0
 80063cc:	e7c9      	b.n	8006362 <_printf_float+0x146>
 80063ce:	b913      	cbnz	r3, 80063d6 <_printf_float+0x1ba>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	07d0      	lsls	r0, r2, #31
 80063d4:	d501      	bpl.n	80063da <_printf_float+0x1be>
 80063d6:	3302      	adds	r3, #2
 80063d8:	e7f3      	b.n	80063c2 <_printf_float+0x1a6>
 80063da:	2301      	movs	r3, #1
 80063dc:	e7f1      	b.n	80063c2 <_printf_float+0x1a6>
 80063de:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80063e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063e6:	4293      	cmp	r3, r2
 80063e8:	db05      	blt.n	80063f6 <_printf_float+0x1da>
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	6123      	str	r3, [r4, #16]
 80063ee:	07d1      	lsls	r1, r2, #31
 80063f0:	d5e8      	bpl.n	80063c4 <_printf_float+0x1a8>
 80063f2:	3301      	adds	r3, #1
 80063f4:	e7e5      	b.n	80063c2 <_printf_float+0x1a6>
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	bfd4      	ite	le
 80063fa:	f1c3 0302 	rsble	r3, r3, #2
 80063fe:	2301      	movgt	r3, #1
 8006400:	4413      	add	r3, r2
 8006402:	e7de      	b.n	80063c2 <_printf_float+0x1a6>
 8006404:	6823      	ldr	r3, [r4, #0]
 8006406:	055a      	lsls	r2, r3, #21
 8006408:	d407      	bmi.n	800641a <_printf_float+0x1fe>
 800640a:	6923      	ldr	r3, [r4, #16]
 800640c:	4642      	mov	r2, r8
 800640e:	4631      	mov	r1, r6
 8006410:	4628      	mov	r0, r5
 8006412:	47b8      	blx	r7
 8006414:	3001      	adds	r0, #1
 8006416:	d12b      	bne.n	8006470 <_printf_float+0x254>
 8006418:	e761      	b.n	80062de <_printf_float+0xc2>
 800641a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800641e:	f240 80e2 	bls.w	80065e6 <_printf_float+0x3ca>
 8006422:	2200      	movs	r2, #0
 8006424:	2300      	movs	r3, #0
 8006426:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800642a:	f7fa faf5 	bl	8000a18 <__aeabi_dcmpeq>
 800642e:	2800      	cmp	r0, #0
 8006430:	d03c      	beq.n	80064ac <_printf_float+0x290>
 8006432:	2301      	movs	r3, #1
 8006434:	4a38      	ldr	r2, [pc, #224]	; (8006518 <_printf_float+0x2fc>)
 8006436:	4631      	mov	r1, r6
 8006438:	4628      	mov	r0, r5
 800643a:	47b8      	blx	r7
 800643c:	3001      	adds	r0, #1
 800643e:	f43f af4e 	beq.w	80062de <_printf_float+0xc2>
 8006442:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006444:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006446:	429a      	cmp	r2, r3
 8006448:	db02      	blt.n	8006450 <_printf_float+0x234>
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	07d8      	lsls	r0, r3, #31
 800644e:	d50f      	bpl.n	8006470 <_printf_float+0x254>
 8006450:	9b05      	ldr	r3, [sp, #20]
 8006452:	9a04      	ldr	r2, [sp, #16]
 8006454:	4631      	mov	r1, r6
 8006456:	4628      	mov	r0, r5
 8006458:	47b8      	blx	r7
 800645a:	3001      	adds	r0, #1
 800645c:	f43f af3f 	beq.w	80062de <_printf_float+0xc2>
 8006460:	f04f 0800 	mov.w	r8, #0
 8006464:	f104 091a 	add.w	r9, r4, #26
 8006468:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800646a:	3b01      	subs	r3, #1
 800646c:	4598      	cmp	r8, r3
 800646e:	db12      	blt.n	8006496 <_printf_float+0x27a>
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	079b      	lsls	r3, r3, #30
 8006474:	d509      	bpl.n	800648a <_printf_float+0x26e>
 8006476:	f04f 0800 	mov.w	r8, #0
 800647a:	f104 0919 	add.w	r9, r4, #25
 800647e:	68e3      	ldr	r3, [r4, #12]
 8006480:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006482:	1a9b      	subs	r3, r3, r2
 8006484:	4598      	cmp	r8, r3
 8006486:	f2c0 80ee 	blt.w	8006666 <_printf_float+0x44a>
 800648a:	68e0      	ldr	r0, [r4, #12]
 800648c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800648e:	4298      	cmp	r0, r3
 8006490:	bfb8      	it	lt
 8006492:	4618      	movlt	r0, r3
 8006494:	e725      	b.n	80062e2 <_printf_float+0xc6>
 8006496:	2301      	movs	r3, #1
 8006498:	464a      	mov	r2, r9
 800649a:	4631      	mov	r1, r6
 800649c:	4628      	mov	r0, r5
 800649e:	47b8      	blx	r7
 80064a0:	3001      	adds	r0, #1
 80064a2:	f43f af1c 	beq.w	80062de <_printf_float+0xc2>
 80064a6:	f108 0801 	add.w	r8, r8, #1
 80064aa:	e7dd      	b.n	8006468 <_printf_float+0x24c>
 80064ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dc34      	bgt.n	800651c <_printf_float+0x300>
 80064b2:	2301      	movs	r3, #1
 80064b4:	4a18      	ldr	r2, [pc, #96]	; (8006518 <_printf_float+0x2fc>)
 80064b6:	4631      	mov	r1, r6
 80064b8:	4628      	mov	r0, r5
 80064ba:	47b8      	blx	r7
 80064bc:	3001      	adds	r0, #1
 80064be:	f43f af0e 	beq.w	80062de <_printf_float+0xc2>
 80064c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064c4:	b923      	cbnz	r3, 80064d0 <_printf_float+0x2b4>
 80064c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064c8:	b913      	cbnz	r3, 80064d0 <_printf_float+0x2b4>
 80064ca:	6823      	ldr	r3, [r4, #0]
 80064cc:	07d9      	lsls	r1, r3, #31
 80064ce:	d5cf      	bpl.n	8006470 <_printf_float+0x254>
 80064d0:	9b05      	ldr	r3, [sp, #20]
 80064d2:	9a04      	ldr	r2, [sp, #16]
 80064d4:	4631      	mov	r1, r6
 80064d6:	4628      	mov	r0, r5
 80064d8:	47b8      	blx	r7
 80064da:	3001      	adds	r0, #1
 80064dc:	f43f aeff 	beq.w	80062de <_printf_float+0xc2>
 80064e0:	f04f 0900 	mov.w	r9, #0
 80064e4:	f104 0a1a 	add.w	sl, r4, #26
 80064e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064ea:	425b      	negs	r3, r3
 80064ec:	4599      	cmp	r9, r3
 80064ee:	db01      	blt.n	80064f4 <_printf_float+0x2d8>
 80064f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064f2:	e78b      	b.n	800640c <_printf_float+0x1f0>
 80064f4:	2301      	movs	r3, #1
 80064f6:	4652      	mov	r2, sl
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b8      	blx	r7
 80064fe:	3001      	adds	r0, #1
 8006500:	f43f aeed 	beq.w	80062de <_printf_float+0xc2>
 8006504:	f109 0901 	add.w	r9, r9, #1
 8006508:	e7ee      	b.n	80064e8 <_printf_float+0x2cc>
 800650a:	bf00      	nop
 800650c:	7fefffff 	.word	0x7fefffff
 8006510:	080085c3 	.word	0x080085c3
 8006514:	080085c7 	.word	0x080085c7
 8006518:	080085d3 	.word	0x080085d3
 800651c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800651e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006520:	429a      	cmp	r2, r3
 8006522:	bfa8      	it	ge
 8006524:	461a      	movge	r2, r3
 8006526:	2a00      	cmp	r2, #0
 8006528:	4691      	mov	r9, r2
 800652a:	dc38      	bgt.n	800659e <_printf_float+0x382>
 800652c:	f104 031a 	add.w	r3, r4, #26
 8006530:	f04f 0b00 	mov.w	fp, #0
 8006534:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006538:	9306      	str	r3, [sp, #24]
 800653a:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800653e:	ebaa 0309 	sub.w	r3, sl, r9
 8006542:	459b      	cmp	fp, r3
 8006544:	db33      	blt.n	80065ae <_printf_float+0x392>
 8006546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006548:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800654a:	429a      	cmp	r2, r3
 800654c:	db3a      	blt.n	80065c4 <_printf_float+0x3a8>
 800654e:	6823      	ldr	r3, [r4, #0]
 8006550:	07da      	lsls	r2, r3, #31
 8006552:	d437      	bmi.n	80065c4 <_printf_float+0x3a8>
 8006554:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006556:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006558:	eba3 020a 	sub.w	r2, r3, sl
 800655c:	eba3 0901 	sub.w	r9, r3, r1
 8006560:	4591      	cmp	r9, r2
 8006562:	bfa8      	it	ge
 8006564:	4691      	movge	r9, r2
 8006566:	f1b9 0f00 	cmp.w	r9, #0
 800656a:	dc33      	bgt.n	80065d4 <_printf_float+0x3b8>
 800656c:	f04f 0800 	mov.w	r8, #0
 8006570:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006574:	f104 0a1a 	add.w	sl, r4, #26
 8006578:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800657a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800657c:	1a9b      	subs	r3, r3, r2
 800657e:	eba3 0309 	sub.w	r3, r3, r9
 8006582:	4598      	cmp	r8, r3
 8006584:	f6bf af74 	bge.w	8006470 <_printf_float+0x254>
 8006588:	2301      	movs	r3, #1
 800658a:	4652      	mov	r2, sl
 800658c:	4631      	mov	r1, r6
 800658e:	4628      	mov	r0, r5
 8006590:	47b8      	blx	r7
 8006592:	3001      	adds	r0, #1
 8006594:	f43f aea3 	beq.w	80062de <_printf_float+0xc2>
 8006598:	f108 0801 	add.w	r8, r8, #1
 800659c:	e7ec      	b.n	8006578 <_printf_float+0x35c>
 800659e:	4613      	mov	r3, r2
 80065a0:	4631      	mov	r1, r6
 80065a2:	4642      	mov	r2, r8
 80065a4:	4628      	mov	r0, r5
 80065a6:	47b8      	blx	r7
 80065a8:	3001      	adds	r0, #1
 80065aa:	d1bf      	bne.n	800652c <_printf_float+0x310>
 80065ac:	e697      	b.n	80062de <_printf_float+0xc2>
 80065ae:	2301      	movs	r3, #1
 80065b0:	9a06      	ldr	r2, [sp, #24]
 80065b2:	4631      	mov	r1, r6
 80065b4:	4628      	mov	r0, r5
 80065b6:	47b8      	blx	r7
 80065b8:	3001      	adds	r0, #1
 80065ba:	f43f ae90 	beq.w	80062de <_printf_float+0xc2>
 80065be:	f10b 0b01 	add.w	fp, fp, #1
 80065c2:	e7ba      	b.n	800653a <_printf_float+0x31e>
 80065c4:	9b05      	ldr	r3, [sp, #20]
 80065c6:	9a04      	ldr	r2, [sp, #16]
 80065c8:	4631      	mov	r1, r6
 80065ca:	4628      	mov	r0, r5
 80065cc:	47b8      	blx	r7
 80065ce:	3001      	adds	r0, #1
 80065d0:	d1c0      	bne.n	8006554 <_printf_float+0x338>
 80065d2:	e684      	b.n	80062de <_printf_float+0xc2>
 80065d4:	464b      	mov	r3, r9
 80065d6:	eb08 020a 	add.w	r2, r8, sl
 80065da:	4631      	mov	r1, r6
 80065dc:	4628      	mov	r0, r5
 80065de:	47b8      	blx	r7
 80065e0:	3001      	adds	r0, #1
 80065e2:	d1c3      	bne.n	800656c <_printf_float+0x350>
 80065e4:	e67b      	b.n	80062de <_printf_float+0xc2>
 80065e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065e8:	2a01      	cmp	r2, #1
 80065ea:	dc01      	bgt.n	80065f0 <_printf_float+0x3d4>
 80065ec:	07db      	lsls	r3, r3, #31
 80065ee:	d537      	bpl.n	8006660 <_printf_float+0x444>
 80065f0:	2301      	movs	r3, #1
 80065f2:	4642      	mov	r2, r8
 80065f4:	4631      	mov	r1, r6
 80065f6:	4628      	mov	r0, r5
 80065f8:	47b8      	blx	r7
 80065fa:	3001      	adds	r0, #1
 80065fc:	f43f ae6f 	beq.w	80062de <_printf_float+0xc2>
 8006600:	9b05      	ldr	r3, [sp, #20]
 8006602:	9a04      	ldr	r2, [sp, #16]
 8006604:	4631      	mov	r1, r6
 8006606:	4628      	mov	r0, r5
 8006608:	47b8      	blx	r7
 800660a:	3001      	adds	r0, #1
 800660c:	f43f ae67 	beq.w	80062de <_printf_float+0xc2>
 8006610:	2200      	movs	r2, #0
 8006612:	2300      	movs	r3, #0
 8006614:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006618:	f7fa f9fe 	bl	8000a18 <__aeabi_dcmpeq>
 800661c:	b158      	cbz	r0, 8006636 <_printf_float+0x41a>
 800661e:	f04f 0800 	mov.w	r8, #0
 8006622:	f104 0a1a 	add.w	sl, r4, #26
 8006626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006628:	3b01      	subs	r3, #1
 800662a:	4598      	cmp	r8, r3
 800662c:	db0d      	blt.n	800664a <_printf_float+0x42e>
 800662e:	464b      	mov	r3, r9
 8006630:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006634:	e6eb      	b.n	800640e <_printf_float+0x1f2>
 8006636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006638:	f108 0201 	add.w	r2, r8, #1
 800663c:	3b01      	subs	r3, #1
 800663e:	4631      	mov	r1, r6
 8006640:	4628      	mov	r0, r5
 8006642:	47b8      	blx	r7
 8006644:	3001      	adds	r0, #1
 8006646:	d1f2      	bne.n	800662e <_printf_float+0x412>
 8006648:	e649      	b.n	80062de <_printf_float+0xc2>
 800664a:	2301      	movs	r3, #1
 800664c:	4652      	mov	r2, sl
 800664e:	4631      	mov	r1, r6
 8006650:	4628      	mov	r0, r5
 8006652:	47b8      	blx	r7
 8006654:	3001      	adds	r0, #1
 8006656:	f43f ae42 	beq.w	80062de <_printf_float+0xc2>
 800665a:	f108 0801 	add.w	r8, r8, #1
 800665e:	e7e2      	b.n	8006626 <_printf_float+0x40a>
 8006660:	2301      	movs	r3, #1
 8006662:	4642      	mov	r2, r8
 8006664:	e7eb      	b.n	800663e <_printf_float+0x422>
 8006666:	2301      	movs	r3, #1
 8006668:	464a      	mov	r2, r9
 800666a:	4631      	mov	r1, r6
 800666c:	4628      	mov	r0, r5
 800666e:	47b8      	blx	r7
 8006670:	3001      	adds	r0, #1
 8006672:	f43f ae34 	beq.w	80062de <_printf_float+0xc2>
 8006676:	f108 0801 	add.w	r8, r8, #1
 800667a:	e700      	b.n	800647e <_printf_float+0x262>
 800667c:	4642      	mov	r2, r8
 800667e:	464b      	mov	r3, r9
 8006680:	4640      	mov	r0, r8
 8006682:	4649      	mov	r1, r9
 8006684:	f7fa f9fa 	bl	8000a7c <__aeabi_dcmpun>
 8006688:	2800      	cmp	r0, #0
 800668a:	f43f ae2d 	beq.w	80062e8 <_printf_float+0xcc>
 800668e:	4b01      	ldr	r3, [pc, #4]	; (8006694 <_printf_float+0x478>)
 8006690:	4a01      	ldr	r2, [pc, #4]	; (8006698 <_printf_float+0x47c>)
 8006692:	e60e      	b.n	80062b2 <_printf_float+0x96>
 8006694:	080085cb 	.word	0x080085cb
 8006698:	080085cf 	.word	0x080085cf

0800669c <_printf_common>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	4691      	mov	r9, r2
 80066a2:	461f      	mov	r7, r3
 80066a4:	688a      	ldr	r2, [r1, #8]
 80066a6:	690b      	ldr	r3, [r1, #16]
 80066a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066ac:	4293      	cmp	r3, r2
 80066ae:	bfb8      	it	lt
 80066b0:	4613      	movlt	r3, r2
 80066b2:	f8c9 3000 	str.w	r3, [r9]
 80066b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066ba:	4606      	mov	r6, r0
 80066bc:	460c      	mov	r4, r1
 80066be:	b112      	cbz	r2, 80066c6 <_printf_common+0x2a>
 80066c0:	3301      	adds	r3, #1
 80066c2:	f8c9 3000 	str.w	r3, [r9]
 80066c6:	6823      	ldr	r3, [r4, #0]
 80066c8:	0699      	lsls	r1, r3, #26
 80066ca:	bf42      	ittt	mi
 80066cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80066d0:	3302      	addmi	r3, #2
 80066d2:	f8c9 3000 	strmi.w	r3, [r9]
 80066d6:	6825      	ldr	r5, [r4, #0]
 80066d8:	f015 0506 	ands.w	r5, r5, #6
 80066dc:	d107      	bne.n	80066ee <_printf_common+0x52>
 80066de:	f104 0a19 	add.w	sl, r4, #25
 80066e2:	68e3      	ldr	r3, [r4, #12]
 80066e4:	f8d9 2000 	ldr.w	r2, [r9]
 80066e8:	1a9b      	subs	r3, r3, r2
 80066ea:	429d      	cmp	r5, r3
 80066ec:	db29      	blt.n	8006742 <_printf_common+0xa6>
 80066ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80066f2:	6822      	ldr	r2, [r4, #0]
 80066f4:	3300      	adds	r3, #0
 80066f6:	bf18      	it	ne
 80066f8:	2301      	movne	r3, #1
 80066fa:	0692      	lsls	r2, r2, #26
 80066fc:	d42e      	bmi.n	800675c <_printf_common+0xc0>
 80066fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006702:	4639      	mov	r1, r7
 8006704:	4630      	mov	r0, r6
 8006706:	47c0      	blx	r8
 8006708:	3001      	adds	r0, #1
 800670a:	d021      	beq.n	8006750 <_printf_common+0xb4>
 800670c:	6823      	ldr	r3, [r4, #0]
 800670e:	68e5      	ldr	r5, [r4, #12]
 8006710:	f8d9 2000 	ldr.w	r2, [r9]
 8006714:	f003 0306 	and.w	r3, r3, #6
 8006718:	2b04      	cmp	r3, #4
 800671a:	bf08      	it	eq
 800671c:	1aad      	subeq	r5, r5, r2
 800671e:	68a3      	ldr	r3, [r4, #8]
 8006720:	6922      	ldr	r2, [r4, #16]
 8006722:	bf0c      	ite	eq
 8006724:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006728:	2500      	movne	r5, #0
 800672a:	4293      	cmp	r3, r2
 800672c:	bfc4      	itt	gt
 800672e:	1a9b      	subgt	r3, r3, r2
 8006730:	18ed      	addgt	r5, r5, r3
 8006732:	f04f 0900 	mov.w	r9, #0
 8006736:	341a      	adds	r4, #26
 8006738:	454d      	cmp	r5, r9
 800673a:	d11b      	bne.n	8006774 <_printf_common+0xd8>
 800673c:	2000      	movs	r0, #0
 800673e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006742:	2301      	movs	r3, #1
 8006744:	4652      	mov	r2, sl
 8006746:	4639      	mov	r1, r7
 8006748:	4630      	mov	r0, r6
 800674a:	47c0      	blx	r8
 800674c:	3001      	adds	r0, #1
 800674e:	d103      	bne.n	8006758 <_printf_common+0xbc>
 8006750:	f04f 30ff 	mov.w	r0, #4294967295
 8006754:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006758:	3501      	adds	r5, #1
 800675a:	e7c2      	b.n	80066e2 <_printf_common+0x46>
 800675c:	18e1      	adds	r1, r4, r3
 800675e:	1c5a      	adds	r2, r3, #1
 8006760:	2030      	movs	r0, #48	; 0x30
 8006762:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006766:	4422      	add	r2, r4
 8006768:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800676c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006770:	3302      	adds	r3, #2
 8006772:	e7c4      	b.n	80066fe <_printf_common+0x62>
 8006774:	2301      	movs	r3, #1
 8006776:	4622      	mov	r2, r4
 8006778:	4639      	mov	r1, r7
 800677a:	4630      	mov	r0, r6
 800677c:	47c0      	blx	r8
 800677e:	3001      	adds	r0, #1
 8006780:	d0e6      	beq.n	8006750 <_printf_common+0xb4>
 8006782:	f109 0901 	add.w	r9, r9, #1
 8006786:	e7d7      	b.n	8006738 <_printf_common+0x9c>

08006788 <quorem>:
 8006788:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800678c:	6903      	ldr	r3, [r0, #16]
 800678e:	690c      	ldr	r4, [r1, #16]
 8006790:	429c      	cmp	r4, r3
 8006792:	4680      	mov	r8, r0
 8006794:	f300 8082 	bgt.w	800689c <quorem+0x114>
 8006798:	3c01      	subs	r4, #1
 800679a:	f101 0714 	add.w	r7, r1, #20
 800679e:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80067a2:	f100 0614 	add.w	r6, r0, #20
 80067a6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80067aa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80067ae:	eb06 030e 	add.w	r3, r6, lr
 80067b2:	3501      	adds	r5, #1
 80067b4:	eb07 090e 	add.w	r9, r7, lr
 80067b8:	9301      	str	r3, [sp, #4]
 80067ba:	fbb0 f5f5 	udiv	r5, r0, r5
 80067be:	b395      	cbz	r5, 8006826 <quorem+0x9e>
 80067c0:	f04f 0a00 	mov.w	sl, #0
 80067c4:	4638      	mov	r0, r7
 80067c6:	46b4      	mov	ip, r6
 80067c8:	46d3      	mov	fp, sl
 80067ca:	f850 2b04 	ldr.w	r2, [r0], #4
 80067ce:	b293      	uxth	r3, r2
 80067d0:	fb05 a303 	mla	r3, r5, r3, sl
 80067d4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067d8:	b29b      	uxth	r3, r3
 80067da:	ebab 0303 	sub.w	r3, fp, r3
 80067de:	0c12      	lsrs	r2, r2, #16
 80067e0:	f8bc b000 	ldrh.w	fp, [ip]
 80067e4:	fb05 a202 	mla	r2, r5, r2, sl
 80067e8:	fa13 f38b 	uxtah	r3, r3, fp
 80067ec:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80067f0:	fa1f fb82 	uxth.w	fp, r2
 80067f4:	f8dc 2000 	ldr.w	r2, [ip]
 80067f8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80067fc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006800:	b29b      	uxth	r3, r3
 8006802:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006806:	4581      	cmp	r9, r0
 8006808:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800680c:	f84c 3b04 	str.w	r3, [ip], #4
 8006810:	d2db      	bcs.n	80067ca <quorem+0x42>
 8006812:	f856 300e 	ldr.w	r3, [r6, lr]
 8006816:	b933      	cbnz	r3, 8006826 <quorem+0x9e>
 8006818:	9b01      	ldr	r3, [sp, #4]
 800681a:	3b04      	subs	r3, #4
 800681c:	429e      	cmp	r6, r3
 800681e:	461a      	mov	r2, r3
 8006820:	d330      	bcc.n	8006884 <quorem+0xfc>
 8006822:	f8c8 4010 	str.w	r4, [r8, #16]
 8006826:	4640      	mov	r0, r8
 8006828:	f001 f833 	bl	8007892 <__mcmp>
 800682c:	2800      	cmp	r0, #0
 800682e:	db25      	blt.n	800687c <quorem+0xf4>
 8006830:	3501      	adds	r5, #1
 8006832:	4630      	mov	r0, r6
 8006834:	f04f 0e00 	mov.w	lr, #0
 8006838:	f857 2b04 	ldr.w	r2, [r7], #4
 800683c:	f8d0 c000 	ldr.w	ip, [r0]
 8006840:	b293      	uxth	r3, r2
 8006842:	ebae 0303 	sub.w	r3, lr, r3
 8006846:	0c12      	lsrs	r2, r2, #16
 8006848:	fa13 f38c 	uxtah	r3, r3, ip
 800684c:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006850:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006854:	b29b      	uxth	r3, r3
 8006856:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800685a:	45b9      	cmp	r9, r7
 800685c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8006860:	f840 3b04 	str.w	r3, [r0], #4
 8006864:	d2e8      	bcs.n	8006838 <quorem+0xb0>
 8006866:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800686a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800686e:	b92a      	cbnz	r2, 800687c <quorem+0xf4>
 8006870:	3b04      	subs	r3, #4
 8006872:	429e      	cmp	r6, r3
 8006874:	461a      	mov	r2, r3
 8006876:	d30b      	bcc.n	8006890 <quorem+0x108>
 8006878:	f8c8 4010 	str.w	r4, [r8, #16]
 800687c:	4628      	mov	r0, r5
 800687e:	b003      	add	sp, #12
 8006880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006884:	6812      	ldr	r2, [r2, #0]
 8006886:	3b04      	subs	r3, #4
 8006888:	2a00      	cmp	r2, #0
 800688a:	d1ca      	bne.n	8006822 <quorem+0x9a>
 800688c:	3c01      	subs	r4, #1
 800688e:	e7c5      	b.n	800681c <quorem+0x94>
 8006890:	6812      	ldr	r2, [r2, #0]
 8006892:	3b04      	subs	r3, #4
 8006894:	2a00      	cmp	r2, #0
 8006896:	d1ef      	bne.n	8006878 <quorem+0xf0>
 8006898:	3c01      	subs	r4, #1
 800689a:	e7ea      	b.n	8006872 <quorem+0xea>
 800689c:	2000      	movs	r0, #0
 800689e:	e7ee      	b.n	800687e <quorem+0xf6>

080068a0 <_dtoa_r>:
 80068a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068a4:	ec57 6b10 	vmov	r6, r7, d0
 80068a8:	b097      	sub	sp, #92	; 0x5c
 80068aa:	e9cd 6700 	strd	r6, r7, [sp]
 80068ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068b0:	9107      	str	r1, [sp, #28]
 80068b2:	4604      	mov	r4, r0
 80068b4:	920a      	str	r2, [sp, #40]	; 0x28
 80068b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80068b8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80068ba:	b93e      	cbnz	r6, 80068cc <_dtoa_r+0x2c>
 80068bc:	2010      	movs	r0, #16
 80068be:	f000 fdcb 	bl	8007458 <malloc>
 80068c2:	6260      	str	r0, [r4, #36]	; 0x24
 80068c4:	6046      	str	r6, [r0, #4]
 80068c6:	6086      	str	r6, [r0, #8]
 80068c8:	6006      	str	r6, [r0, #0]
 80068ca:	60c6      	str	r6, [r0, #12]
 80068cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068ce:	6819      	ldr	r1, [r3, #0]
 80068d0:	b151      	cbz	r1, 80068e8 <_dtoa_r+0x48>
 80068d2:	685a      	ldr	r2, [r3, #4]
 80068d4:	604a      	str	r2, [r1, #4]
 80068d6:	2301      	movs	r3, #1
 80068d8:	4093      	lsls	r3, r2
 80068da:	608b      	str	r3, [r1, #8]
 80068dc:	4620      	mov	r0, r4
 80068de:	f000 fe02 	bl	80074e6 <_Bfree>
 80068e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068e4:	2200      	movs	r2, #0
 80068e6:	601a      	str	r2, [r3, #0]
 80068e8:	9b01      	ldr	r3, [sp, #4]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	bfbf      	itttt	lt
 80068ee:	2301      	movlt	r3, #1
 80068f0:	602b      	strlt	r3, [r5, #0]
 80068f2:	9b01      	ldrlt	r3, [sp, #4]
 80068f4:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80068f8:	bfb2      	itee	lt
 80068fa:	9301      	strlt	r3, [sp, #4]
 80068fc:	2300      	movge	r3, #0
 80068fe:	602b      	strge	r3, [r5, #0]
 8006900:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006904:	4ba8      	ldr	r3, [pc, #672]	; (8006ba8 <_dtoa_r+0x308>)
 8006906:	ea33 0308 	bics.w	r3, r3, r8
 800690a:	d11b      	bne.n	8006944 <_dtoa_r+0xa4>
 800690c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800690e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006912:	6013      	str	r3, [r2, #0]
 8006914:	9b00      	ldr	r3, [sp, #0]
 8006916:	b923      	cbnz	r3, 8006922 <_dtoa_r+0x82>
 8006918:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800691c:	2800      	cmp	r0, #0
 800691e:	f000 8578 	beq.w	8007412 <_dtoa_r+0xb72>
 8006922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006924:	b953      	cbnz	r3, 800693c <_dtoa_r+0x9c>
 8006926:	4ba1      	ldr	r3, [pc, #644]	; (8006bac <_dtoa_r+0x30c>)
 8006928:	e021      	b.n	800696e <_dtoa_r+0xce>
 800692a:	4ba1      	ldr	r3, [pc, #644]	; (8006bb0 <_dtoa_r+0x310>)
 800692c:	9302      	str	r3, [sp, #8]
 800692e:	3308      	adds	r3, #8
 8006930:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	9802      	ldr	r0, [sp, #8]
 8006936:	b017      	add	sp, #92	; 0x5c
 8006938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800693c:	4b9b      	ldr	r3, [pc, #620]	; (8006bac <_dtoa_r+0x30c>)
 800693e:	9302      	str	r3, [sp, #8]
 8006940:	3303      	adds	r3, #3
 8006942:	e7f5      	b.n	8006930 <_dtoa_r+0x90>
 8006944:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006948:	2200      	movs	r2, #0
 800694a:	2300      	movs	r3, #0
 800694c:	4630      	mov	r0, r6
 800694e:	4639      	mov	r1, r7
 8006950:	f7fa f862 	bl	8000a18 <__aeabi_dcmpeq>
 8006954:	4681      	mov	r9, r0
 8006956:	b160      	cbz	r0, 8006972 <_dtoa_r+0xd2>
 8006958:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800695a:	2301      	movs	r3, #1
 800695c:	6013      	str	r3, [r2, #0]
 800695e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 8553 	beq.w	800740c <_dtoa_r+0xb6c>
 8006966:	4b93      	ldr	r3, [pc, #588]	; (8006bb4 <_dtoa_r+0x314>)
 8006968:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800696a:	6013      	str	r3, [r2, #0]
 800696c:	3b01      	subs	r3, #1
 800696e:	9302      	str	r3, [sp, #8]
 8006970:	e7e0      	b.n	8006934 <_dtoa_r+0x94>
 8006972:	aa14      	add	r2, sp, #80	; 0x50
 8006974:	a915      	add	r1, sp, #84	; 0x54
 8006976:	ec47 6b10 	vmov	d0, r6, r7
 800697a:	4620      	mov	r0, r4
 800697c:	f001 f801 	bl	8007982 <__d2b>
 8006980:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006984:	4682      	mov	sl, r0
 8006986:	2d00      	cmp	r5, #0
 8006988:	d07e      	beq.n	8006a88 <_dtoa_r+0x1e8>
 800698a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800698e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006992:	4630      	mov	r0, r6
 8006994:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006998:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800699c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80069a0:	2200      	movs	r2, #0
 80069a2:	4b85      	ldr	r3, [pc, #532]	; (8006bb8 <_dtoa_r+0x318>)
 80069a4:	f7f9 fc1c 	bl	80001e0 <__aeabi_dsub>
 80069a8:	a379      	add	r3, pc, #484	; (adr r3, 8006b90 <_dtoa_r+0x2f0>)
 80069aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ae:	f7f9 fdcb 	bl	8000548 <__aeabi_dmul>
 80069b2:	a379      	add	r3, pc, #484	; (adr r3, 8006b98 <_dtoa_r+0x2f8>)
 80069b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b8:	f7f9 fc14 	bl	80001e4 <__adddf3>
 80069bc:	4606      	mov	r6, r0
 80069be:	4628      	mov	r0, r5
 80069c0:	460f      	mov	r7, r1
 80069c2:	f7f9 fd5b 	bl	800047c <__aeabi_i2d>
 80069c6:	a376      	add	r3, pc, #472	; (adr r3, 8006ba0 <_dtoa_r+0x300>)
 80069c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069cc:	f7f9 fdbc 	bl	8000548 <__aeabi_dmul>
 80069d0:	4602      	mov	r2, r0
 80069d2:	460b      	mov	r3, r1
 80069d4:	4630      	mov	r0, r6
 80069d6:	4639      	mov	r1, r7
 80069d8:	f7f9 fc04 	bl	80001e4 <__adddf3>
 80069dc:	4606      	mov	r6, r0
 80069de:	460f      	mov	r7, r1
 80069e0:	f7fa f862 	bl	8000aa8 <__aeabi_d2iz>
 80069e4:	2200      	movs	r2, #0
 80069e6:	4683      	mov	fp, r0
 80069e8:	2300      	movs	r3, #0
 80069ea:	4630      	mov	r0, r6
 80069ec:	4639      	mov	r1, r7
 80069ee:	f7fa f81d 	bl	8000a2c <__aeabi_dcmplt>
 80069f2:	b158      	cbz	r0, 8006a0c <_dtoa_r+0x16c>
 80069f4:	4658      	mov	r0, fp
 80069f6:	f7f9 fd41 	bl	800047c <__aeabi_i2d>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	4630      	mov	r0, r6
 8006a00:	4639      	mov	r1, r7
 8006a02:	f7fa f809 	bl	8000a18 <__aeabi_dcmpeq>
 8006a06:	b908      	cbnz	r0, 8006a0c <_dtoa_r+0x16c>
 8006a08:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a0c:	f1bb 0f16 	cmp.w	fp, #22
 8006a10:	d859      	bhi.n	8006ac6 <_dtoa_r+0x226>
 8006a12:	496a      	ldr	r1, [pc, #424]	; (8006bbc <_dtoa_r+0x31c>)
 8006a14:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006a18:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006a20:	f7fa f822 	bl	8000a68 <__aeabi_dcmpgt>
 8006a24:	2800      	cmp	r0, #0
 8006a26:	d050      	beq.n	8006aca <_dtoa_r+0x22a>
 8006a28:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a2c:	2300      	movs	r3, #0
 8006a2e:	930e      	str	r3, [sp, #56]	; 0x38
 8006a30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a32:	1b5d      	subs	r5, r3, r5
 8006a34:	1e6b      	subs	r3, r5, #1
 8006a36:	9306      	str	r3, [sp, #24]
 8006a38:	bf45      	ittet	mi
 8006a3a:	f1c5 0301 	rsbmi	r3, r5, #1
 8006a3e:	9305      	strmi	r3, [sp, #20]
 8006a40:	2300      	movpl	r3, #0
 8006a42:	2300      	movmi	r3, #0
 8006a44:	bf4c      	ite	mi
 8006a46:	9306      	strmi	r3, [sp, #24]
 8006a48:	9305      	strpl	r3, [sp, #20]
 8006a4a:	f1bb 0f00 	cmp.w	fp, #0
 8006a4e:	db3e      	blt.n	8006ace <_dtoa_r+0x22e>
 8006a50:	9b06      	ldr	r3, [sp, #24]
 8006a52:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006a56:	445b      	add	r3, fp
 8006a58:	9306      	str	r3, [sp, #24]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	9308      	str	r3, [sp, #32]
 8006a5e:	9b07      	ldr	r3, [sp, #28]
 8006a60:	2b09      	cmp	r3, #9
 8006a62:	f200 80af 	bhi.w	8006bc4 <_dtoa_r+0x324>
 8006a66:	2b05      	cmp	r3, #5
 8006a68:	bfc4      	itt	gt
 8006a6a:	3b04      	subgt	r3, #4
 8006a6c:	9307      	strgt	r3, [sp, #28]
 8006a6e:	9b07      	ldr	r3, [sp, #28]
 8006a70:	f1a3 0302 	sub.w	r3, r3, #2
 8006a74:	bfcc      	ite	gt
 8006a76:	2600      	movgt	r6, #0
 8006a78:	2601      	movle	r6, #1
 8006a7a:	2b03      	cmp	r3, #3
 8006a7c:	f200 80ae 	bhi.w	8006bdc <_dtoa_r+0x33c>
 8006a80:	e8df f003 	tbb	[pc, r3]
 8006a84:	772f8482 	.word	0x772f8482
 8006a88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a8a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8006a8c:	441d      	add	r5, r3
 8006a8e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006a92:	2b20      	cmp	r3, #32
 8006a94:	dd11      	ble.n	8006aba <_dtoa_r+0x21a>
 8006a96:	9a00      	ldr	r2, [sp, #0]
 8006a98:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8006a9c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006aa0:	fa22 f000 	lsr.w	r0, r2, r0
 8006aa4:	fa08 f303 	lsl.w	r3, r8, r3
 8006aa8:	4318      	orrs	r0, r3
 8006aaa:	f7f9 fcd7 	bl	800045c <__aeabi_ui2d>
 8006aae:	2301      	movs	r3, #1
 8006ab0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006ab4:	3d01      	subs	r5, #1
 8006ab6:	9312      	str	r3, [sp, #72]	; 0x48
 8006ab8:	e772      	b.n	80069a0 <_dtoa_r+0x100>
 8006aba:	f1c3 0020 	rsb	r0, r3, #32
 8006abe:	9b00      	ldr	r3, [sp, #0]
 8006ac0:	fa03 f000 	lsl.w	r0, r3, r0
 8006ac4:	e7f1      	b.n	8006aaa <_dtoa_r+0x20a>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e7b1      	b.n	8006a2e <_dtoa_r+0x18e>
 8006aca:	900e      	str	r0, [sp, #56]	; 0x38
 8006acc:	e7b0      	b.n	8006a30 <_dtoa_r+0x190>
 8006ace:	9b05      	ldr	r3, [sp, #20]
 8006ad0:	eba3 030b 	sub.w	r3, r3, fp
 8006ad4:	9305      	str	r3, [sp, #20]
 8006ad6:	f1cb 0300 	rsb	r3, fp, #0
 8006ada:	9308      	str	r3, [sp, #32]
 8006adc:	2300      	movs	r3, #0
 8006ade:	930b      	str	r3, [sp, #44]	; 0x2c
 8006ae0:	e7bd      	b.n	8006a5e <_dtoa_r+0x1be>
 8006ae2:	2301      	movs	r3, #1
 8006ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8006ae6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	dd7a      	ble.n	8006be2 <_dtoa_r+0x342>
 8006aec:	9304      	str	r3, [sp, #16]
 8006aee:	9303      	str	r3, [sp, #12]
 8006af0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006af2:	2200      	movs	r2, #0
 8006af4:	606a      	str	r2, [r5, #4]
 8006af6:	2104      	movs	r1, #4
 8006af8:	f101 0214 	add.w	r2, r1, #20
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d975      	bls.n	8006bec <_dtoa_r+0x34c>
 8006b00:	6869      	ldr	r1, [r5, #4]
 8006b02:	4620      	mov	r0, r4
 8006b04:	f000 fcbb 	bl	800747e <_Balloc>
 8006b08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006b0a:	6028      	str	r0, [r5, #0]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	9302      	str	r3, [sp, #8]
 8006b10:	9b03      	ldr	r3, [sp, #12]
 8006b12:	2b0e      	cmp	r3, #14
 8006b14:	f200 80e5 	bhi.w	8006ce2 <_dtoa_r+0x442>
 8006b18:	2e00      	cmp	r6, #0
 8006b1a:	f000 80e2 	beq.w	8006ce2 <_dtoa_r+0x442>
 8006b1e:	ed9d 7b00 	vldr	d7, [sp]
 8006b22:	f1bb 0f00 	cmp.w	fp, #0
 8006b26:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8006b2a:	dd74      	ble.n	8006c16 <_dtoa_r+0x376>
 8006b2c:	4a23      	ldr	r2, [pc, #140]	; (8006bbc <_dtoa_r+0x31c>)
 8006b2e:	f00b 030f 	and.w	r3, fp, #15
 8006b32:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006b36:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006b3a:	06f0      	lsls	r0, r6, #27
 8006b3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b40:	d559      	bpl.n	8006bf6 <_dtoa_r+0x356>
 8006b42:	4b1f      	ldr	r3, [pc, #124]	; (8006bc0 <_dtoa_r+0x320>)
 8006b44:	ec51 0b17 	vmov	r0, r1, d7
 8006b48:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b4c:	f7f9 fe26 	bl	800079c <__aeabi_ddiv>
 8006b50:	e9cd 0100 	strd	r0, r1, [sp]
 8006b54:	f006 060f 	and.w	r6, r6, #15
 8006b58:	2503      	movs	r5, #3
 8006b5a:	4f19      	ldr	r7, [pc, #100]	; (8006bc0 <_dtoa_r+0x320>)
 8006b5c:	2e00      	cmp	r6, #0
 8006b5e:	d14c      	bne.n	8006bfa <_dtoa_r+0x35a>
 8006b60:	4642      	mov	r2, r8
 8006b62:	464b      	mov	r3, r9
 8006b64:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b68:	f7f9 fe18 	bl	800079c <__aeabi_ddiv>
 8006b6c:	e9cd 0100 	strd	r0, r1, [sp]
 8006b70:	e06a      	b.n	8006c48 <_dtoa_r+0x3a8>
 8006b72:	2301      	movs	r3, #1
 8006b74:	9309      	str	r3, [sp, #36]	; 0x24
 8006b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006b78:	445b      	add	r3, fp
 8006b7a:	9304      	str	r3, [sp, #16]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	2b01      	cmp	r3, #1
 8006b80:	9303      	str	r3, [sp, #12]
 8006b82:	bfb8      	it	lt
 8006b84:	2301      	movlt	r3, #1
 8006b86:	e7b3      	b.n	8006af0 <_dtoa_r+0x250>
 8006b88:	2300      	movs	r3, #0
 8006b8a:	e7ab      	b.n	8006ae4 <_dtoa_r+0x244>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	e7f1      	b.n	8006b74 <_dtoa_r+0x2d4>
 8006b90:	636f4361 	.word	0x636f4361
 8006b94:	3fd287a7 	.word	0x3fd287a7
 8006b98:	8b60c8b3 	.word	0x8b60c8b3
 8006b9c:	3fc68a28 	.word	0x3fc68a28
 8006ba0:	509f79fb 	.word	0x509f79fb
 8006ba4:	3fd34413 	.word	0x3fd34413
 8006ba8:	7ff00000 	.word	0x7ff00000
 8006bac:	080085de 	.word	0x080085de
 8006bb0:	080085d5 	.word	0x080085d5
 8006bb4:	080085d4 	.word	0x080085d4
 8006bb8:	3ff80000 	.word	0x3ff80000
 8006bbc:	08008610 	.word	0x08008610
 8006bc0:	080085e8 	.word	0x080085e8
 8006bc4:	2601      	movs	r6, #1
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9307      	str	r3, [sp, #28]
 8006bca:	9609      	str	r6, [sp, #36]	; 0x24
 8006bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8006bd0:	9304      	str	r3, [sp, #16]
 8006bd2:	9303      	str	r3, [sp, #12]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	2312      	movs	r3, #18
 8006bd8:	920a      	str	r2, [sp, #40]	; 0x28
 8006bda:	e789      	b.n	8006af0 <_dtoa_r+0x250>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	9309      	str	r3, [sp, #36]	; 0x24
 8006be0:	e7f4      	b.n	8006bcc <_dtoa_r+0x32c>
 8006be2:	2301      	movs	r3, #1
 8006be4:	9304      	str	r3, [sp, #16]
 8006be6:	9303      	str	r3, [sp, #12]
 8006be8:	461a      	mov	r2, r3
 8006bea:	e7f5      	b.n	8006bd8 <_dtoa_r+0x338>
 8006bec:	686a      	ldr	r2, [r5, #4]
 8006bee:	3201      	adds	r2, #1
 8006bf0:	606a      	str	r2, [r5, #4]
 8006bf2:	0049      	lsls	r1, r1, #1
 8006bf4:	e780      	b.n	8006af8 <_dtoa_r+0x258>
 8006bf6:	2502      	movs	r5, #2
 8006bf8:	e7af      	b.n	8006b5a <_dtoa_r+0x2ba>
 8006bfa:	07f1      	lsls	r1, r6, #31
 8006bfc:	d508      	bpl.n	8006c10 <_dtoa_r+0x370>
 8006bfe:	4640      	mov	r0, r8
 8006c00:	4649      	mov	r1, r9
 8006c02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006c06:	f7f9 fc9f 	bl	8000548 <__aeabi_dmul>
 8006c0a:	3501      	adds	r5, #1
 8006c0c:	4680      	mov	r8, r0
 8006c0e:	4689      	mov	r9, r1
 8006c10:	1076      	asrs	r6, r6, #1
 8006c12:	3708      	adds	r7, #8
 8006c14:	e7a2      	b.n	8006b5c <_dtoa_r+0x2bc>
 8006c16:	f000 809d 	beq.w	8006d54 <_dtoa_r+0x4b4>
 8006c1a:	f1cb 0600 	rsb	r6, fp, #0
 8006c1e:	4b9f      	ldr	r3, [pc, #636]	; (8006e9c <_dtoa_r+0x5fc>)
 8006c20:	4f9f      	ldr	r7, [pc, #636]	; (8006ea0 <_dtoa_r+0x600>)
 8006c22:	f006 020f 	and.w	r2, r6, #15
 8006c26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006c32:	f7f9 fc89 	bl	8000548 <__aeabi_dmul>
 8006c36:	e9cd 0100 	strd	r0, r1, [sp]
 8006c3a:	1136      	asrs	r6, r6, #4
 8006c3c:	2300      	movs	r3, #0
 8006c3e:	2502      	movs	r5, #2
 8006c40:	2e00      	cmp	r6, #0
 8006c42:	d17c      	bne.n	8006d3e <_dtoa_r+0x49e>
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d191      	bne.n	8006b6c <_dtoa_r+0x2cc>
 8006c48:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	f000 8084 	beq.w	8006d58 <_dtoa_r+0x4b8>
 8006c50:	e9dd 8900 	ldrd	r8, r9, [sp]
 8006c54:	2200      	movs	r2, #0
 8006c56:	4b93      	ldr	r3, [pc, #588]	; (8006ea4 <_dtoa_r+0x604>)
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	f7f9 fee6 	bl	8000a2c <__aeabi_dcmplt>
 8006c60:	2800      	cmp	r0, #0
 8006c62:	d079      	beq.n	8006d58 <_dtoa_r+0x4b8>
 8006c64:	9b03      	ldr	r3, [sp, #12]
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d076      	beq.n	8006d58 <_dtoa_r+0x4b8>
 8006c6a:	9b04      	ldr	r3, [sp, #16]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	dd34      	ble.n	8006cda <_dtoa_r+0x43a>
 8006c70:	2200      	movs	r2, #0
 8006c72:	4b8d      	ldr	r3, [pc, #564]	; (8006ea8 <_dtoa_r+0x608>)
 8006c74:	4640      	mov	r0, r8
 8006c76:	4649      	mov	r1, r9
 8006c78:	f7f9 fc66 	bl	8000548 <__aeabi_dmul>
 8006c7c:	e9cd 0100 	strd	r0, r1, [sp]
 8006c80:	9e04      	ldr	r6, [sp, #16]
 8006c82:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006c86:	3501      	adds	r5, #1
 8006c88:	4628      	mov	r0, r5
 8006c8a:	f7f9 fbf7 	bl	800047c <__aeabi_i2d>
 8006c8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c92:	f7f9 fc59 	bl	8000548 <__aeabi_dmul>
 8006c96:	2200      	movs	r2, #0
 8006c98:	4b84      	ldr	r3, [pc, #528]	; (8006eac <_dtoa_r+0x60c>)
 8006c9a:	f7f9 faa3 	bl	80001e4 <__adddf3>
 8006c9e:	4680      	mov	r8, r0
 8006ca0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8006ca4:	2e00      	cmp	r6, #0
 8006ca6:	d15a      	bne.n	8006d5e <_dtoa_r+0x4be>
 8006ca8:	2200      	movs	r2, #0
 8006caa:	4b81      	ldr	r3, [pc, #516]	; (8006eb0 <_dtoa_r+0x610>)
 8006cac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cb0:	f7f9 fa96 	bl	80001e0 <__aeabi_dsub>
 8006cb4:	4642      	mov	r2, r8
 8006cb6:	464b      	mov	r3, r9
 8006cb8:	e9cd 0100 	strd	r0, r1, [sp]
 8006cbc:	f7f9 fed4 	bl	8000a68 <__aeabi_dcmpgt>
 8006cc0:	2800      	cmp	r0, #0
 8006cc2:	f040 829b 	bne.w	80071fc <_dtoa_r+0x95c>
 8006cc6:	4642      	mov	r2, r8
 8006cc8:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006ccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006cd0:	f7f9 feac 	bl	8000a2c <__aeabi_dcmplt>
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	f040 828f 	bne.w	80071f8 <_dtoa_r+0x958>
 8006cda:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006cde:	e9cd 2300 	strd	r2, r3, [sp]
 8006ce2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	f2c0 8150 	blt.w	8006f8a <_dtoa_r+0x6ea>
 8006cea:	f1bb 0f0e 	cmp.w	fp, #14
 8006cee:	f300 814c 	bgt.w	8006f8a <_dtoa_r+0x6ea>
 8006cf2:	4b6a      	ldr	r3, [pc, #424]	; (8006e9c <_dtoa_r+0x5fc>)
 8006cf4:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006cf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f280 80da 	bge.w	8006eb8 <_dtoa_r+0x618>
 8006d04:	9b03      	ldr	r3, [sp, #12]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f300 80d6 	bgt.w	8006eb8 <_dtoa_r+0x618>
 8006d0c:	f040 8273 	bne.w	80071f6 <_dtoa_r+0x956>
 8006d10:	2200      	movs	r2, #0
 8006d12:	4b67      	ldr	r3, [pc, #412]	; (8006eb0 <_dtoa_r+0x610>)
 8006d14:	4640      	mov	r0, r8
 8006d16:	4649      	mov	r1, r9
 8006d18:	f7f9 fc16 	bl	8000548 <__aeabi_dmul>
 8006d1c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006d20:	f7f9 fe98 	bl	8000a54 <__aeabi_dcmpge>
 8006d24:	9e03      	ldr	r6, [sp, #12]
 8006d26:	4637      	mov	r7, r6
 8006d28:	2800      	cmp	r0, #0
 8006d2a:	f040 824a 	bne.w	80071c2 <_dtoa_r+0x922>
 8006d2e:	9b02      	ldr	r3, [sp, #8]
 8006d30:	9a02      	ldr	r2, [sp, #8]
 8006d32:	1c5d      	adds	r5, r3, #1
 8006d34:	2331      	movs	r3, #49	; 0x31
 8006d36:	7013      	strb	r3, [r2, #0]
 8006d38:	f10b 0b01 	add.w	fp, fp, #1
 8006d3c:	e245      	b.n	80071ca <_dtoa_r+0x92a>
 8006d3e:	07f2      	lsls	r2, r6, #31
 8006d40:	d505      	bpl.n	8006d4e <_dtoa_r+0x4ae>
 8006d42:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006d46:	f7f9 fbff 	bl	8000548 <__aeabi_dmul>
 8006d4a:	3501      	adds	r5, #1
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	1076      	asrs	r6, r6, #1
 8006d50:	3708      	adds	r7, #8
 8006d52:	e775      	b.n	8006c40 <_dtoa_r+0x3a0>
 8006d54:	2502      	movs	r5, #2
 8006d56:	e777      	b.n	8006c48 <_dtoa_r+0x3a8>
 8006d58:	465f      	mov	r7, fp
 8006d5a:	9e03      	ldr	r6, [sp, #12]
 8006d5c:	e794      	b.n	8006c88 <_dtoa_r+0x3e8>
 8006d5e:	9a02      	ldr	r2, [sp, #8]
 8006d60:	4b4e      	ldr	r3, [pc, #312]	; (8006e9c <_dtoa_r+0x5fc>)
 8006d62:	4432      	add	r2, r6
 8006d64:	9213      	str	r2, [sp, #76]	; 0x4c
 8006d66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d68:	1e71      	subs	r1, r6, #1
 8006d6a:	2a00      	cmp	r2, #0
 8006d6c:	d048      	beq.n	8006e00 <_dtoa_r+0x560>
 8006d6e:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d76:	2000      	movs	r0, #0
 8006d78:	494e      	ldr	r1, [pc, #312]	; (8006eb4 <_dtoa_r+0x614>)
 8006d7a:	f7f9 fd0f 	bl	800079c <__aeabi_ddiv>
 8006d7e:	4642      	mov	r2, r8
 8006d80:	464b      	mov	r3, r9
 8006d82:	f7f9 fa2d 	bl	80001e0 <__aeabi_dsub>
 8006d86:	9d02      	ldr	r5, [sp, #8]
 8006d88:	4680      	mov	r8, r0
 8006d8a:	4689      	mov	r9, r1
 8006d8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006d90:	f7f9 fe8a 	bl	8000aa8 <__aeabi_d2iz>
 8006d94:	4606      	mov	r6, r0
 8006d96:	f7f9 fb71 	bl	800047c <__aeabi_i2d>
 8006d9a:	4602      	mov	r2, r0
 8006d9c:	460b      	mov	r3, r1
 8006d9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006da2:	f7f9 fa1d 	bl	80001e0 <__aeabi_dsub>
 8006da6:	3630      	adds	r6, #48	; 0x30
 8006da8:	f805 6b01 	strb.w	r6, [r5], #1
 8006dac:	4642      	mov	r2, r8
 8006dae:	464b      	mov	r3, r9
 8006db0:	e9cd 0100 	strd	r0, r1, [sp]
 8006db4:	f7f9 fe3a 	bl	8000a2c <__aeabi_dcmplt>
 8006db8:	2800      	cmp	r0, #0
 8006dba:	d165      	bne.n	8006e88 <_dtoa_r+0x5e8>
 8006dbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006dc0:	2000      	movs	r0, #0
 8006dc2:	4938      	ldr	r1, [pc, #224]	; (8006ea4 <_dtoa_r+0x604>)
 8006dc4:	f7f9 fa0c 	bl	80001e0 <__aeabi_dsub>
 8006dc8:	4642      	mov	r2, r8
 8006dca:	464b      	mov	r3, r9
 8006dcc:	f7f9 fe2e 	bl	8000a2c <__aeabi_dcmplt>
 8006dd0:	2800      	cmp	r0, #0
 8006dd2:	f040 80ba 	bne.w	8006f4a <_dtoa_r+0x6aa>
 8006dd6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006dd8:	429d      	cmp	r5, r3
 8006dda:	f43f af7e 	beq.w	8006cda <_dtoa_r+0x43a>
 8006dde:	2200      	movs	r2, #0
 8006de0:	4b31      	ldr	r3, [pc, #196]	; (8006ea8 <_dtoa_r+0x608>)
 8006de2:	4640      	mov	r0, r8
 8006de4:	4649      	mov	r1, r9
 8006de6:	f7f9 fbaf 	bl	8000548 <__aeabi_dmul>
 8006dea:	2200      	movs	r2, #0
 8006dec:	4680      	mov	r8, r0
 8006dee:	4689      	mov	r9, r1
 8006df0:	4b2d      	ldr	r3, [pc, #180]	; (8006ea8 <_dtoa_r+0x608>)
 8006df2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006df6:	f7f9 fba7 	bl	8000548 <__aeabi_dmul>
 8006dfa:	e9cd 0100 	strd	r0, r1, [sp]
 8006dfe:	e7c5      	b.n	8006d8c <_dtoa_r+0x4ec>
 8006e00:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006e04:	4642      	mov	r2, r8
 8006e06:	464b      	mov	r3, r9
 8006e08:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e0c:	f7f9 fb9c 	bl	8000548 <__aeabi_dmul>
 8006e10:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006e14:	9d02      	ldr	r5, [sp, #8]
 8006e16:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e1a:	f7f9 fe45 	bl	8000aa8 <__aeabi_d2iz>
 8006e1e:	4606      	mov	r6, r0
 8006e20:	f7f9 fb2c 	bl	800047c <__aeabi_i2d>
 8006e24:	3630      	adds	r6, #48	; 0x30
 8006e26:	4602      	mov	r2, r0
 8006e28:	460b      	mov	r3, r1
 8006e2a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006e2e:	f7f9 f9d7 	bl	80001e0 <__aeabi_dsub>
 8006e32:	f805 6b01 	strb.w	r6, [r5], #1
 8006e36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006e38:	42ab      	cmp	r3, r5
 8006e3a:	4680      	mov	r8, r0
 8006e3c:	4689      	mov	r9, r1
 8006e3e:	f04f 0200 	mov.w	r2, #0
 8006e42:	d125      	bne.n	8006e90 <_dtoa_r+0x5f0>
 8006e44:	4b1b      	ldr	r3, [pc, #108]	; (8006eb4 <_dtoa_r+0x614>)
 8006e46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006e4a:	f7f9 f9cb 	bl	80001e4 <__adddf3>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	460b      	mov	r3, r1
 8006e52:	4640      	mov	r0, r8
 8006e54:	4649      	mov	r1, r9
 8006e56:	f7f9 fe07 	bl	8000a68 <__aeabi_dcmpgt>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	d175      	bne.n	8006f4a <_dtoa_r+0x6aa>
 8006e5e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006e62:	2000      	movs	r0, #0
 8006e64:	4913      	ldr	r1, [pc, #76]	; (8006eb4 <_dtoa_r+0x614>)
 8006e66:	f7f9 f9bb 	bl	80001e0 <__aeabi_dsub>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	460b      	mov	r3, r1
 8006e6e:	4640      	mov	r0, r8
 8006e70:	4649      	mov	r1, r9
 8006e72:	f7f9 fddb 	bl	8000a2c <__aeabi_dcmplt>
 8006e76:	2800      	cmp	r0, #0
 8006e78:	f43f af2f 	beq.w	8006cda <_dtoa_r+0x43a>
 8006e7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006e80:	2b30      	cmp	r3, #48	; 0x30
 8006e82:	f105 32ff 	add.w	r2, r5, #4294967295
 8006e86:	d001      	beq.n	8006e8c <_dtoa_r+0x5ec>
 8006e88:	46bb      	mov	fp, r7
 8006e8a:	e04d      	b.n	8006f28 <_dtoa_r+0x688>
 8006e8c:	4615      	mov	r5, r2
 8006e8e:	e7f5      	b.n	8006e7c <_dtoa_r+0x5dc>
 8006e90:	4b05      	ldr	r3, [pc, #20]	; (8006ea8 <_dtoa_r+0x608>)
 8006e92:	f7f9 fb59 	bl	8000548 <__aeabi_dmul>
 8006e96:	e9cd 0100 	strd	r0, r1, [sp]
 8006e9a:	e7bc      	b.n	8006e16 <_dtoa_r+0x576>
 8006e9c:	08008610 	.word	0x08008610
 8006ea0:	080085e8 	.word	0x080085e8
 8006ea4:	3ff00000 	.word	0x3ff00000
 8006ea8:	40240000 	.word	0x40240000
 8006eac:	401c0000 	.word	0x401c0000
 8006eb0:	40140000 	.word	0x40140000
 8006eb4:	3fe00000 	.word	0x3fe00000
 8006eb8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006ebc:	9d02      	ldr	r5, [sp, #8]
 8006ebe:	4642      	mov	r2, r8
 8006ec0:	464b      	mov	r3, r9
 8006ec2:	4630      	mov	r0, r6
 8006ec4:	4639      	mov	r1, r7
 8006ec6:	f7f9 fc69 	bl	800079c <__aeabi_ddiv>
 8006eca:	f7f9 fded 	bl	8000aa8 <__aeabi_d2iz>
 8006ece:	9000      	str	r0, [sp, #0]
 8006ed0:	f7f9 fad4 	bl	800047c <__aeabi_i2d>
 8006ed4:	4642      	mov	r2, r8
 8006ed6:	464b      	mov	r3, r9
 8006ed8:	f7f9 fb36 	bl	8000548 <__aeabi_dmul>
 8006edc:	4602      	mov	r2, r0
 8006ede:	460b      	mov	r3, r1
 8006ee0:	4630      	mov	r0, r6
 8006ee2:	4639      	mov	r1, r7
 8006ee4:	f7f9 f97c 	bl	80001e0 <__aeabi_dsub>
 8006ee8:	9e00      	ldr	r6, [sp, #0]
 8006eea:	9f03      	ldr	r7, [sp, #12]
 8006eec:	3630      	adds	r6, #48	; 0x30
 8006eee:	f805 6b01 	strb.w	r6, [r5], #1
 8006ef2:	9e02      	ldr	r6, [sp, #8]
 8006ef4:	1bae      	subs	r6, r5, r6
 8006ef6:	42b7      	cmp	r7, r6
 8006ef8:	4602      	mov	r2, r0
 8006efa:	460b      	mov	r3, r1
 8006efc:	d138      	bne.n	8006f70 <_dtoa_r+0x6d0>
 8006efe:	f7f9 f971 	bl	80001e4 <__adddf3>
 8006f02:	4606      	mov	r6, r0
 8006f04:	460f      	mov	r7, r1
 8006f06:	4602      	mov	r2, r0
 8006f08:	460b      	mov	r3, r1
 8006f0a:	4640      	mov	r0, r8
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	f7f9 fd8d 	bl	8000a2c <__aeabi_dcmplt>
 8006f12:	b9c8      	cbnz	r0, 8006f48 <_dtoa_r+0x6a8>
 8006f14:	4632      	mov	r2, r6
 8006f16:	463b      	mov	r3, r7
 8006f18:	4640      	mov	r0, r8
 8006f1a:	4649      	mov	r1, r9
 8006f1c:	f7f9 fd7c 	bl	8000a18 <__aeabi_dcmpeq>
 8006f20:	b110      	cbz	r0, 8006f28 <_dtoa_r+0x688>
 8006f22:	9b00      	ldr	r3, [sp, #0]
 8006f24:	07db      	lsls	r3, r3, #31
 8006f26:	d40f      	bmi.n	8006f48 <_dtoa_r+0x6a8>
 8006f28:	4651      	mov	r1, sl
 8006f2a:	4620      	mov	r0, r4
 8006f2c:	f000 fadb 	bl	80074e6 <_Bfree>
 8006f30:	2300      	movs	r3, #0
 8006f32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f34:	702b      	strb	r3, [r5, #0]
 8006f36:	f10b 0301 	add.w	r3, fp, #1
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f43f acf8 	beq.w	8006934 <_dtoa_r+0x94>
 8006f44:	601d      	str	r5, [r3, #0]
 8006f46:	e4f5      	b.n	8006934 <_dtoa_r+0x94>
 8006f48:	465f      	mov	r7, fp
 8006f4a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f4e:	2a39      	cmp	r2, #57	; 0x39
 8006f50:	f105 33ff 	add.w	r3, r5, #4294967295
 8006f54:	d106      	bne.n	8006f64 <_dtoa_r+0x6c4>
 8006f56:	9a02      	ldr	r2, [sp, #8]
 8006f58:	429a      	cmp	r2, r3
 8006f5a:	d107      	bne.n	8006f6c <_dtoa_r+0x6cc>
 8006f5c:	2330      	movs	r3, #48	; 0x30
 8006f5e:	7013      	strb	r3, [r2, #0]
 8006f60:	3701      	adds	r7, #1
 8006f62:	4613      	mov	r3, r2
 8006f64:	781a      	ldrb	r2, [r3, #0]
 8006f66:	3201      	adds	r2, #1
 8006f68:	701a      	strb	r2, [r3, #0]
 8006f6a:	e78d      	b.n	8006e88 <_dtoa_r+0x5e8>
 8006f6c:	461d      	mov	r5, r3
 8006f6e:	e7ec      	b.n	8006f4a <_dtoa_r+0x6aa>
 8006f70:	2200      	movs	r2, #0
 8006f72:	4ba4      	ldr	r3, [pc, #656]	; (8007204 <_dtoa_r+0x964>)
 8006f74:	f7f9 fae8 	bl	8000548 <__aeabi_dmul>
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	4606      	mov	r6, r0
 8006f7e:	460f      	mov	r7, r1
 8006f80:	f7f9 fd4a 	bl	8000a18 <__aeabi_dcmpeq>
 8006f84:	2800      	cmp	r0, #0
 8006f86:	d09a      	beq.n	8006ebe <_dtoa_r+0x61e>
 8006f88:	e7ce      	b.n	8006f28 <_dtoa_r+0x688>
 8006f8a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f8c:	2a00      	cmp	r2, #0
 8006f8e:	f000 80cd 	beq.w	800712c <_dtoa_r+0x88c>
 8006f92:	9a07      	ldr	r2, [sp, #28]
 8006f94:	2a01      	cmp	r2, #1
 8006f96:	f300 80af 	bgt.w	80070f8 <_dtoa_r+0x858>
 8006f9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f9c:	2a00      	cmp	r2, #0
 8006f9e:	f000 80a7 	beq.w	80070f0 <_dtoa_r+0x850>
 8006fa2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006fa6:	9e08      	ldr	r6, [sp, #32]
 8006fa8:	9d05      	ldr	r5, [sp, #20]
 8006faa:	9a05      	ldr	r2, [sp, #20]
 8006fac:	441a      	add	r2, r3
 8006fae:	9205      	str	r2, [sp, #20]
 8006fb0:	9a06      	ldr	r2, [sp, #24]
 8006fb2:	2101      	movs	r1, #1
 8006fb4:	441a      	add	r2, r3
 8006fb6:	4620      	mov	r0, r4
 8006fb8:	9206      	str	r2, [sp, #24]
 8006fba:	f000 fb34 	bl	8007626 <__i2b>
 8006fbe:	4607      	mov	r7, r0
 8006fc0:	2d00      	cmp	r5, #0
 8006fc2:	dd0c      	ble.n	8006fde <_dtoa_r+0x73e>
 8006fc4:	9b06      	ldr	r3, [sp, #24]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	dd09      	ble.n	8006fde <_dtoa_r+0x73e>
 8006fca:	42ab      	cmp	r3, r5
 8006fcc:	9a05      	ldr	r2, [sp, #20]
 8006fce:	bfa8      	it	ge
 8006fd0:	462b      	movge	r3, r5
 8006fd2:	1ad2      	subs	r2, r2, r3
 8006fd4:	9205      	str	r2, [sp, #20]
 8006fd6:	9a06      	ldr	r2, [sp, #24]
 8006fd8:	1aed      	subs	r5, r5, r3
 8006fda:	1ad3      	subs	r3, r2, r3
 8006fdc:	9306      	str	r3, [sp, #24]
 8006fde:	9b08      	ldr	r3, [sp, #32]
 8006fe0:	b1f3      	cbz	r3, 8007020 <_dtoa_r+0x780>
 8006fe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 80a5 	beq.w	8007134 <_dtoa_r+0x894>
 8006fea:	2e00      	cmp	r6, #0
 8006fec:	dd10      	ble.n	8007010 <_dtoa_r+0x770>
 8006fee:	4639      	mov	r1, r7
 8006ff0:	4632      	mov	r2, r6
 8006ff2:	4620      	mov	r0, r4
 8006ff4:	f000 fbae 	bl	8007754 <__pow5mult>
 8006ff8:	4652      	mov	r2, sl
 8006ffa:	4601      	mov	r1, r0
 8006ffc:	4607      	mov	r7, r0
 8006ffe:	4620      	mov	r0, r4
 8007000:	f000 fb1a 	bl	8007638 <__multiply>
 8007004:	4651      	mov	r1, sl
 8007006:	4680      	mov	r8, r0
 8007008:	4620      	mov	r0, r4
 800700a:	f000 fa6c 	bl	80074e6 <_Bfree>
 800700e:	46c2      	mov	sl, r8
 8007010:	9b08      	ldr	r3, [sp, #32]
 8007012:	1b9a      	subs	r2, r3, r6
 8007014:	d004      	beq.n	8007020 <_dtoa_r+0x780>
 8007016:	4651      	mov	r1, sl
 8007018:	4620      	mov	r0, r4
 800701a:	f000 fb9b 	bl	8007754 <__pow5mult>
 800701e:	4682      	mov	sl, r0
 8007020:	2101      	movs	r1, #1
 8007022:	4620      	mov	r0, r4
 8007024:	f000 faff 	bl	8007626 <__i2b>
 8007028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800702a:	2b00      	cmp	r3, #0
 800702c:	4606      	mov	r6, r0
 800702e:	f340 8083 	ble.w	8007138 <_dtoa_r+0x898>
 8007032:	461a      	mov	r2, r3
 8007034:	4601      	mov	r1, r0
 8007036:	4620      	mov	r0, r4
 8007038:	f000 fb8c 	bl	8007754 <__pow5mult>
 800703c:	9b07      	ldr	r3, [sp, #28]
 800703e:	2b01      	cmp	r3, #1
 8007040:	4606      	mov	r6, r0
 8007042:	dd7c      	ble.n	800713e <_dtoa_r+0x89e>
 8007044:	f04f 0800 	mov.w	r8, #0
 8007048:	6933      	ldr	r3, [r6, #16]
 800704a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800704e:	6918      	ldr	r0, [r3, #16]
 8007050:	f000 fa9b 	bl	800758a <__hi0bits>
 8007054:	f1c0 0020 	rsb	r0, r0, #32
 8007058:	9b06      	ldr	r3, [sp, #24]
 800705a:	4418      	add	r0, r3
 800705c:	f010 001f 	ands.w	r0, r0, #31
 8007060:	f000 8096 	beq.w	8007190 <_dtoa_r+0x8f0>
 8007064:	f1c0 0320 	rsb	r3, r0, #32
 8007068:	2b04      	cmp	r3, #4
 800706a:	f340 8087 	ble.w	800717c <_dtoa_r+0x8dc>
 800706e:	9b05      	ldr	r3, [sp, #20]
 8007070:	f1c0 001c 	rsb	r0, r0, #28
 8007074:	4403      	add	r3, r0
 8007076:	9305      	str	r3, [sp, #20]
 8007078:	9b06      	ldr	r3, [sp, #24]
 800707a:	4405      	add	r5, r0
 800707c:	4403      	add	r3, r0
 800707e:	9306      	str	r3, [sp, #24]
 8007080:	9b05      	ldr	r3, [sp, #20]
 8007082:	2b00      	cmp	r3, #0
 8007084:	dd05      	ble.n	8007092 <_dtoa_r+0x7f2>
 8007086:	4651      	mov	r1, sl
 8007088:	461a      	mov	r2, r3
 800708a:	4620      	mov	r0, r4
 800708c:	f000 fbb0 	bl	80077f0 <__lshift>
 8007090:	4682      	mov	sl, r0
 8007092:	9b06      	ldr	r3, [sp, #24]
 8007094:	2b00      	cmp	r3, #0
 8007096:	dd05      	ble.n	80070a4 <_dtoa_r+0x804>
 8007098:	4631      	mov	r1, r6
 800709a:	461a      	mov	r2, r3
 800709c:	4620      	mov	r0, r4
 800709e:	f000 fba7 	bl	80077f0 <__lshift>
 80070a2:	4606      	mov	r6, r0
 80070a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d074      	beq.n	8007194 <_dtoa_r+0x8f4>
 80070aa:	4631      	mov	r1, r6
 80070ac:	4650      	mov	r0, sl
 80070ae:	f000 fbf0 	bl	8007892 <__mcmp>
 80070b2:	2800      	cmp	r0, #0
 80070b4:	da6e      	bge.n	8007194 <_dtoa_r+0x8f4>
 80070b6:	2300      	movs	r3, #0
 80070b8:	4651      	mov	r1, sl
 80070ba:	220a      	movs	r2, #10
 80070bc:	4620      	mov	r0, r4
 80070be:	f000 fa29 	bl	8007514 <__multadd>
 80070c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070c4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80070c8:	4682      	mov	sl, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	f000 81a8 	beq.w	8007420 <_dtoa_r+0xb80>
 80070d0:	2300      	movs	r3, #0
 80070d2:	4639      	mov	r1, r7
 80070d4:	220a      	movs	r2, #10
 80070d6:	4620      	mov	r0, r4
 80070d8:	f000 fa1c 	bl	8007514 <__multadd>
 80070dc:	9b04      	ldr	r3, [sp, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	4607      	mov	r7, r0
 80070e2:	f300 80c8 	bgt.w	8007276 <_dtoa_r+0x9d6>
 80070e6:	9b07      	ldr	r3, [sp, #28]
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	f340 80c4 	ble.w	8007276 <_dtoa_r+0x9d6>
 80070ee:	e059      	b.n	80071a4 <_dtoa_r+0x904>
 80070f0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80070f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80070f6:	e756      	b.n	8006fa6 <_dtoa_r+0x706>
 80070f8:	9b03      	ldr	r3, [sp, #12]
 80070fa:	1e5e      	subs	r6, r3, #1
 80070fc:	9b08      	ldr	r3, [sp, #32]
 80070fe:	42b3      	cmp	r3, r6
 8007100:	bfbf      	itttt	lt
 8007102:	9b08      	ldrlt	r3, [sp, #32]
 8007104:	9608      	strlt	r6, [sp, #32]
 8007106:	1af2      	sublt	r2, r6, r3
 8007108:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800710a:	bfb6      	itet	lt
 800710c:	189b      	addlt	r3, r3, r2
 800710e:	1b9e      	subge	r6, r3, r6
 8007110:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8007112:	9b03      	ldr	r3, [sp, #12]
 8007114:	bfb8      	it	lt
 8007116:	2600      	movlt	r6, #0
 8007118:	2b00      	cmp	r3, #0
 800711a:	bfb9      	ittee	lt
 800711c:	9b05      	ldrlt	r3, [sp, #20]
 800711e:	9a03      	ldrlt	r2, [sp, #12]
 8007120:	9d05      	ldrge	r5, [sp, #20]
 8007122:	9b03      	ldrge	r3, [sp, #12]
 8007124:	bfbc      	itt	lt
 8007126:	1a9d      	sublt	r5, r3, r2
 8007128:	2300      	movlt	r3, #0
 800712a:	e73e      	b.n	8006faa <_dtoa_r+0x70a>
 800712c:	9e08      	ldr	r6, [sp, #32]
 800712e:	9d05      	ldr	r5, [sp, #20]
 8007130:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007132:	e745      	b.n	8006fc0 <_dtoa_r+0x720>
 8007134:	9a08      	ldr	r2, [sp, #32]
 8007136:	e76e      	b.n	8007016 <_dtoa_r+0x776>
 8007138:	9b07      	ldr	r3, [sp, #28]
 800713a:	2b01      	cmp	r3, #1
 800713c:	dc19      	bgt.n	8007172 <_dtoa_r+0x8d2>
 800713e:	9b00      	ldr	r3, [sp, #0]
 8007140:	b9bb      	cbnz	r3, 8007172 <_dtoa_r+0x8d2>
 8007142:	9b01      	ldr	r3, [sp, #4]
 8007144:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007148:	b99b      	cbnz	r3, 8007172 <_dtoa_r+0x8d2>
 800714a:	9b01      	ldr	r3, [sp, #4]
 800714c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007150:	0d1b      	lsrs	r3, r3, #20
 8007152:	051b      	lsls	r3, r3, #20
 8007154:	b183      	cbz	r3, 8007178 <_dtoa_r+0x8d8>
 8007156:	9b05      	ldr	r3, [sp, #20]
 8007158:	3301      	adds	r3, #1
 800715a:	9305      	str	r3, [sp, #20]
 800715c:	9b06      	ldr	r3, [sp, #24]
 800715e:	3301      	adds	r3, #1
 8007160:	9306      	str	r3, [sp, #24]
 8007162:	f04f 0801 	mov.w	r8, #1
 8007166:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007168:	2b00      	cmp	r3, #0
 800716a:	f47f af6d 	bne.w	8007048 <_dtoa_r+0x7a8>
 800716e:	2001      	movs	r0, #1
 8007170:	e772      	b.n	8007058 <_dtoa_r+0x7b8>
 8007172:	f04f 0800 	mov.w	r8, #0
 8007176:	e7f6      	b.n	8007166 <_dtoa_r+0x8c6>
 8007178:	4698      	mov	r8, r3
 800717a:	e7f4      	b.n	8007166 <_dtoa_r+0x8c6>
 800717c:	d080      	beq.n	8007080 <_dtoa_r+0x7e0>
 800717e:	9a05      	ldr	r2, [sp, #20]
 8007180:	331c      	adds	r3, #28
 8007182:	441a      	add	r2, r3
 8007184:	9205      	str	r2, [sp, #20]
 8007186:	9a06      	ldr	r2, [sp, #24]
 8007188:	441a      	add	r2, r3
 800718a:	441d      	add	r5, r3
 800718c:	4613      	mov	r3, r2
 800718e:	e776      	b.n	800707e <_dtoa_r+0x7de>
 8007190:	4603      	mov	r3, r0
 8007192:	e7f4      	b.n	800717e <_dtoa_r+0x8de>
 8007194:	9b03      	ldr	r3, [sp, #12]
 8007196:	2b00      	cmp	r3, #0
 8007198:	dc36      	bgt.n	8007208 <_dtoa_r+0x968>
 800719a:	9b07      	ldr	r3, [sp, #28]
 800719c:	2b02      	cmp	r3, #2
 800719e:	dd33      	ble.n	8007208 <_dtoa_r+0x968>
 80071a0:	9b03      	ldr	r3, [sp, #12]
 80071a2:	9304      	str	r3, [sp, #16]
 80071a4:	9b04      	ldr	r3, [sp, #16]
 80071a6:	b963      	cbnz	r3, 80071c2 <_dtoa_r+0x922>
 80071a8:	4631      	mov	r1, r6
 80071aa:	2205      	movs	r2, #5
 80071ac:	4620      	mov	r0, r4
 80071ae:	f000 f9b1 	bl	8007514 <__multadd>
 80071b2:	4601      	mov	r1, r0
 80071b4:	4606      	mov	r6, r0
 80071b6:	4650      	mov	r0, sl
 80071b8:	f000 fb6b 	bl	8007892 <__mcmp>
 80071bc:	2800      	cmp	r0, #0
 80071be:	f73f adb6 	bgt.w	8006d2e <_dtoa_r+0x48e>
 80071c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071c4:	9d02      	ldr	r5, [sp, #8]
 80071c6:	ea6f 0b03 	mvn.w	fp, r3
 80071ca:	2300      	movs	r3, #0
 80071cc:	9303      	str	r3, [sp, #12]
 80071ce:	4631      	mov	r1, r6
 80071d0:	4620      	mov	r0, r4
 80071d2:	f000 f988 	bl	80074e6 <_Bfree>
 80071d6:	2f00      	cmp	r7, #0
 80071d8:	f43f aea6 	beq.w	8006f28 <_dtoa_r+0x688>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	b12b      	cbz	r3, 80071ec <_dtoa_r+0x94c>
 80071e0:	42bb      	cmp	r3, r7
 80071e2:	d003      	beq.n	80071ec <_dtoa_r+0x94c>
 80071e4:	4619      	mov	r1, r3
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 f97d 	bl	80074e6 <_Bfree>
 80071ec:	4639      	mov	r1, r7
 80071ee:	4620      	mov	r0, r4
 80071f0:	f000 f979 	bl	80074e6 <_Bfree>
 80071f4:	e698      	b.n	8006f28 <_dtoa_r+0x688>
 80071f6:	2600      	movs	r6, #0
 80071f8:	4637      	mov	r7, r6
 80071fa:	e7e2      	b.n	80071c2 <_dtoa_r+0x922>
 80071fc:	46bb      	mov	fp, r7
 80071fe:	4637      	mov	r7, r6
 8007200:	e595      	b.n	8006d2e <_dtoa_r+0x48e>
 8007202:	bf00      	nop
 8007204:	40240000 	.word	0x40240000
 8007208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800720a:	bb93      	cbnz	r3, 8007272 <_dtoa_r+0x9d2>
 800720c:	9b03      	ldr	r3, [sp, #12]
 800720e:	9304      	str	r3, [sp, #16]
 8007210:	9d02      	ldr	r5, [sp, #8]
 8007212:	4631      	mov	r1, r6
 8007214:	4650      	mov	r0, sl
 8007216:	f7ff fab7 	bl	8006788 <quorem>
 800721a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800721e:	f805 9b01 	strb.w	r9, [r5], #1
 8007222:	9b02      	ldr	r3, [sp, #8]
 8007224:	9a04      	ldr	r2, [sp, #16]
 8007226:	1aeb      	subs	r3, r5, r3
 8007228:	429a      	cmp	r2, r3
 800722a:	f300 80dc 	bgt.w	80073e6 <_dtoa_r+0xb46>
 800722e:	9b02      	ldr	r3, [sp, #8]
 8007230:	2a01      	cmp	r2, #1
 8007232:	bfac      	ite	ge
 8007234:	189b      	addge	r3, r3, r2
 8007236:	3301      	addlt	r3, #1
 8007238:	4698      	mov	r8, r3
 800723a:	2300      	movs	r3, #0
 800723c:	9303      	str	r3, [sp, #12]
 800723e:	4651      	mov	r1, sl
 8007240:	2201      	movs	r2, #1
 8007242:	4620      	mov	r0, r4
 8007244:	f000 fad4 	bl	80077f0 <__lshift>
 8007248:	4631      	mov	r1, r6
 800724a:	4682      	mov	sl, r0
 800724c:	f000 fb21 	bl	8007892 <__mcmp>
 8007250:	2800      	cmp	r0, #0
 8007252:	f300 808d 	bgt.w	8007370 <_dtoa_r+0xad0>
 8007256:	d103      	bne.n	8007260 <_dtoa_r+0x9c0>
 8007258:	f019 0f01 	tst.w	r9, #1
 800725c:	f040 8088 	bne.w	8007370 <_dtoa_r+0xad0>
 8007260:	4645      	mov	r5, r8
 8007262:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007266:	2b30      	cmp	r3, #48	; 0x30
 8007268:	f105 32ff 	add.w	r2, r5, #4294967295
 800726c:	d1af      	bne.n	80071ce <_dtoa_r+0x92e>
 800726e:	4615      	mov	r5, r2
 8007270:	e7f7      	b.n	8007262 <_dtoa_r+0x9c2>
 8007272:	9b03      	ldr	r3, [sp, #12]
 8007274:	9304      	str	r3, [sp, #16]
 8007276:	2d00      	cmp	r5, #0
 8007278:	dd05      	ble.n	8007286 <_dtoa_r+0x9e6>
 800727a:	4639      	mov	r1, r7
 800727c:	462a      	mov	r2, r5
 800727e:	4620      	mov	r0, r4
 8007280:	f000 fab6 	bl	80077f0 <__lshift>
 8007284:	4607      	mov	r7, r0
 8007286:	f1b8 0f00 	cmp.w	r8, #0
 800728a:	d04c      	beq.n	8007326 <_dtoa_r+0xa86>
 800728c:	6879      	ldr	r1, [r7, #4]
 800728e:	4620      	mov	r0, r4
 8007290:	f000 f8f5 	bl	800747e <_Balloc>
 8007294:	693a      	ldr	r2, [r7, #16]
 8007296:	3202      	adds	r2, #2
 8007298:	4605      	mov	r5, r0
 800729a:	0092      	lsls	r2, r2, #2
 800729c:	f107 010c 	add.w	r1, r7, #12
 80072a0:	300c      	adds	r0, #12
 80072a2:	f000 f8e1 	bl	8007468 <memcpy>
 80072a6:	2201      	movs	r2, #1
 80072a8:	4629      	mov	r1, r5
 80072aa:	4620      	mov	r0, r4
 80072ac:	f000 faa0 	bl	80077f0 <__lshift>
 80072b0:	9b00      	ldr	r3, [sp, #0]
 80072b2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80072b6:	9703      	str	r7, [sp, #12]
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	4607      	mov	r7, r0
 80072be:	9305      	str	r3, [sp, #20]
 80072c0:	4631      	mov	r1, r6
 80072c2:	4650      	mov	r0, sl
 80072c4:	f7ff fa60 	bl	8006788 <quorem>
 80072c8:	9903      	ldr	r1, [sp, #12]
 80072ca:	4605      	mov	r5, r0
 80072cc:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80072d0:	4650      	mov	r0, sl
 80072d2:	f000 fade 	bl	8007892 <__mcmp>
 80072d6:	463a      	mov	r2, r7
 80072d8:	9000      	str	r0, [sp, #0]
 80072da:	4631      	mov	r1, r6
 80072dc:	4620      	mov	r0, r4
 80072de:	f000 faf2 	bl	80078c6 <__mdiff>
 80072e2:	68c3      	ldr	r3, [r0, #12]
 80072e4:	4602      	mov	r2, r0
 80072e6:	bb03      	cbnz	r3, 800732a <_dtoa_r+0xa8a>
 80072e8:	4601      	mov	r1, r0
 80072ea:	9006      	str	r0, [sp, #24]
 80072ec:	4650      	mov	r0, sl
 80072ee:	f000 fad0 	bl	8007892 <__mcmp>
 80072f2:	9a06      	ldr	r2, [sp, #24]
 80072f4:	4603      	mov	r3, r0
 80072f6:	4611      	mov	r1, r2
 80072f8:	4620      	mov	r0, r4
 80072fa:	9306      	str	r3, [sp, #24]
 80072fc:	f000 f8f3 	bl	80074e6 <_Bfree>
 8007300:	9b06      	ldr	r3, [sp, #24]
 8007302:	b9a3      	cbnz	r3, 800732e <_dtoa_r+0xa8e>
 8007304:	9a07      	ldr	r2, [sp, #28]
 8007306:	b992      	cbnz	r2, 800732e <_dtoa_r+0xa8e>
 8007308:	9a05      	ldr	r2, [sp, #20]
 800730a:	b982      	cbnz	r2, 800732e <_dtoa_r+0xa8e>
 800730c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007310:	d029      	beq.n	8007366 <_dtoa_r+0xac6>
 8007312:	9b00      	ldr	r3, [sp, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	dd01      	ble.n	800731c <_dtoa_r+0xa7c>
 8007318:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800731c:	f108 0501 	add.w	r5, r8, #1
 8007320:	f888 9000 	strb.w	r9, [r8]
 8007324:	e753      	b.n	80071ce <_dtoa_r+0x92e>
 8007326:	4638      	mov	r0, r7
 8007328:	e7c2      	b.n	80072b0 <_dtoa_r+0xa10>
 800732a:	2301      	movs	r3, #1
 800732c:	e7e3      	b.n	80072f6 <_dtoa_r+0xa56>
 800732e:	9a00      	ldr	r2, [sp, #0]
 8007330:	2a00      	cmp	r2, #0
 8007332:	db04      	blt.n	800733e <_dtoa_r+0xa9e>
 8007334:	d125      	bne.n	8007382 <_dtoa_r+0xae2>
 8007336:	9a07      	ldr	r2, [sp, #28]
 8007338:	bb1a      	cbnz	r2, 8007382 <_dtoa_r+0xae2>
 800733a:	9a05      	ldr	r2, [sp, #20]
 800733c:	bb0a      	cbnz	r2, 8007382 <_dtoa_r+0xae2>
 800733e:	2b00      	cmp	r3, #0
 8007340:	ddec      	ble.n	800731c <_dtoa_r+0xa7c>
 8007342:	4651      	mov	r1, sl
 8007344:	2201      	movs	r2, #1
 8007346:	4620      	mov	r0, r4
 8007348:	f000 fa52 	bl	80077f0 <__lshift>
 800734c:	4631      	mov	r1, r6
 800734e:	4682      	mov	sl, r0
 8007350:	f000 fa9f 	bl	8007892 <__mcmp>
 8007354:	2800      	cmp	r0, #0
 8007356:	dc03      	bgt.n	8007360 <_dtoa_r+0xac0>
 8007358:	d1e0      	bne.n	800731c <_dtoa_r+0xa7c>
 800735a:	f019 0f01 	tst.w	r9, #1
 800735e:	d0dd      	beq.n	800731c <_dtoa_r+0xa7c>
 8007360:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007364:	d1d8      	bne.n	8007318 <_dtoa_r+0xa78>
 8007366:	2339      	movs	r3, #57	; 0x39
 8007368:	f888 3000 	strb.w	r3, [r8]
 800736c:	f108 0801 	add.w	r8, r8, #1
 8007370:	4645      	mov	r5, r8
 8007372:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007376:	2b39      	cmp	r3, #57	; 0x39
 8007378:	f105 32ff 	add.w	r2, r5, #4294967295
 800737c:	d03b      	beq.n	80073f6 <_dtoa_r+0xb56>
 800737e:	3301      	adds	r3, #1
 8007380:	e040      	b.n	8007404 <_dtoa_r+0xb64>
 8007382:	2b00      	cmp	r3, #0
 8007384:	f108 0501 	add.w	r5, r8, #1
 8007388:	dd05      	ble.n	8007396 <_dtoa_r+0xaf6>
 800738a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800738e:	d0ea      	beq.n	8007366 <_dtoa_r+0xac6>
 8007390:	f109 0901 	add.w	r9, r9, #1
 8007394:	e7c4      	b.n	8007320 <_dtoa_r+0xa80>
 8007396:	9b02      	ldr	r3, [sp, #8]
 8007398:	9a04      	ldr	r2, [sp, #16]
 800739a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800739e:	1aeb      	subs	r3, r5, r3
 80073a0:	4293      	cmp	r3, r2
 80073a2:	46a8      	mov	r8, r5
 80073a4:	f43f af4b 	beq.w	800723e <_dtoa_r+0x99e>
 80073a8:	4651      	mov	r1, sl
 80073aa:	2300      	movs	r3, #0
 80073ac:	220a      	movs	r2, #10
 80073ae:	4620      	mov	r0, r4
 80073b0:	f000 f8b0 	bl	8007514 <__multadd>
 80073b4:	9b03      	ldr	r3, [sp, #12]
 80073b6:	9903      	ldr	r1, [sp, #12]
 80073b8:	42bb      	cmp	r3, r7
 80073ba:	4682      	mov	sl, r0
 80073bc:	f04f 0300 	mov.w	r3, #0
 80073c0:	f04f 020a 	mov.w	r2, #10
 80073c4:	4620      	mov	r0, r4
 80073c6:	d104      	bne.n	80073d2 <_dtoa_r+0xb32>
 80073c8:	f000 f8a4 	bl	8007514 <__multadd>
 80073cc:	9003      	str	r0, [sp, #12]
 80073ce:	4607      	mov	r7, r0
 80073d0:	e776      	b.n	80072c0 <_dtoa_r+0xa20>
 80073d2:	f000 f89f 	bl	8007514 <__multadd>
 80073d6:	2300      	movs	r3, #0
 80073d8:	9003      	str	r0, [sp, #12]
 80073da:	220a      	movs	r2, #10
 80073dc:	4639      	mov	r1, r7
 80073de:	4620      	mov	r0, r4
 80073e0:	f000 f898 	bl	8007514 <__multadd>
 80073e4:	e7f3      	b.n	80073ce <_dtoa_r+0xb2e>
 80073e6:	4651      	mov	r1, sl
 80073e8:	2300      	movs	r3, #0
 80073ea:	220a      	movs	r2, #10
 80073ec:	4620      	mov	r0, r4
 80073ee:	f000 f891 	bl	8007514 <__multadd>
 80073f2:	4682      	mov	sl, r0
 80073f4:	e70d      	b.n	8007212 <_dtoa_r+0x972>
 80073f6:	9b02      	ldr	r3, [sp, #8]
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d105      	bne.n	8007408 <_dtoa_r+0xb68>
 80073fc:	9a02      	ldr	r2, [sp, #8]
 80073fe:	f10b 0b01 	add.w	fp, fp, #1
 8007402:	2331      	movs	r3, #49	; 0x31
 8007404:	7013      	strb	r3, [r2, #0]
 8007406:	e6e2      	b.n	80071ce <_dtoa_r+0x92e>
 8007408:	4615      	mov	r5, r2
 800740a:	e7b2      	b.n	8007372 <_dtoa_r+0xad2>
 800740c:	4b09      	ldr	r3, [pc, #36]	; (8007434 <_dtoa_r+0xb94>)
 800740e:	f7ff baae 	b.w	800696e <_dtoa_r+0xce>
 8007412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007414:	2b00      	cmp	r3, #0
 8007416:	f47f aa88 	bne.w	800692a <_dtoa_r+0x8a>
 800741a:	4b07      	ldr	r3, [pc, #28]	; (8007438 <_dtoa_r+0xb98>)
 800741c:	f7ff baa7 	b.w	800696e <_dtoa_r+0xce>
 8007420:	9b04      	ldr	r3, [sp, #16]
 8007422:	2b00      	cmp	r3, #0
 8007424:	f73f aef4 	bgt.w	8007210 <_dtoa_r+0x970>
 8007428:	9b07      	ldr	r3, [sp, #28]
 800742a:	2b02      	cmp	r3, #2
 800742c:	f77f aef0 	ble.w	8007210 <_dtoa_r+0x970>
 8007430:	e6b8      	b.n	80071a4 <_dtoa_r+0x904>
 8007432:	bf00      	nop
 8007434:	080085d3 	.word	0x080085d3
 8007438:	080085d5 	.word	0x080085d5

0800743c <_localeconv_r>:
 800743c:	4b04      	ldr	r3, [pc, #16]	; (8007450 <_localeconv_r+0x14>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	6a18      	ldr	r0, [r3, #32]
 8007442:	4b04      	ldr	r3, [pc, #16]	; (8007454 <_localeconv_r+0x18>)
 8007444:	2800      	cmp	r0, #0
 8007446:	bf08      	it	eq
 8007448:	4618      	moveq	r0, r3
 800744a:	30f0      	adds	r0, #240	; 0xf0
 800744c:	4770      	bx	lr
 800744e:	bf00      	nop
 8007450:	20000020 	.word	0x20000020
 8007454:	20000084 	.word	0x20000084

08007458 <malloc>:
 8007458:	4b02      	ldr	r3, [pc, #8]	; (8007464 <malloc+0xc>)
 800745a:	4601      	mov	r1, r0
 800745c:	6818      	ldr	r0, [r3, #0]
 800745e:	f000 baed 	b.w	8007a3c <_malloc_r>
 8007462:	bf00      	nop
 8007464:	20000020 	.word	0x20000020

08007468 <memcpy>:
 8007468:	b510      	push	{r4, lr}
 800746a:	1e43      	subs	r3, r0, #1
 800746c:	440a      	add	r2, r1
 800746e:	4291      	cmp	r1, r2
 8007470:	d100      	bne.n	8007474 <memcpy+0xc>
 8007472:	bd10      	pop	{r4, pc}
 8007474:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007478:	f803 4f01 	strb.w	r4, [r3, #1]!
 800747c:	e7f7      	b.n	800746e <memcpy+0x6>

0800747e <_Balloc>:
 800747e:	b570      	push	{r4, r5, r6, lr}
 8007480:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007482:	4604      	mov	r4, r0
 8007484:	460e      	mov	r6, r1
 8007486:	b93d      	cbnz	r5, 8007498 <_Balloc+0x1a>
 8007488:	2010      	movs	r0, #16
 800748a:	f7ff ffe5 	bl	8007458 <malloc>
 800748e:	6260      	str	r0, [r4, #36]	; 0x24
 8007490:	6045      	str	r5, [r0, #4]
 8007492:	6085      	str	r5, [r0, #8]
 8007494:	6005      	str	r5, [r0, #0]
 8007496:	60c5      	str	r5, [r0, #12]
 8007498:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800749a:	68eb      	ldr	r3, [r5, #12]
 800749c:	b183      	cbz	r3, 80074c0 <_Balloc+0x42>
 800749e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074a0:	68db      	ldr	r3, [r3, #12]
 80074a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80074a6:	b9b8      	cbnz	r0, 80074d8 <_Balloc+0x5a>
 80074a8:	2101      	movs	r1, #1
 80074aa:	fa01 f506 	lsl.w	r5, r1, r6
 80074ae:	1d6a      	adds	r2, r5, #5
 80074b0:	0092      	lsls	r2, r2, #2
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 fab4 	bl	8007a20 <_calloc_r>
 80074b8:	b160      	cbz	r0, 80074d4 <_Balloc+0x56>
 80074ba:	6046      	str	r6, [r0, #4]
 80074bc:	6085      	str	r5, [r0, #8]
 80074be:	e00e      	b.n	80074de <_Balloc+0x60>
 80074c0:	2221      	movs	r2, #33	; 0x21
 80074c2:	2104      	movs	r1, #4
 80074c4:	4620      	mov	r0, r4
 80074c6:	f000 faab 	bl	8007a20 <_calloc_r>
 80074ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80074cc:	60e8      	str	r0, [r5, #12]
 80074ce:	68db      	ldr	r3, [r3, #12]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d1e4      	bne.n	800749e <_Balloc+0x20>
 80074d4:	2000      	movs	r0, #0
 80074d6:	bd70      	pop	{r4, r5, r6, pc}
 80074d8:	6802      	ldr	r2, [r0, #0]
 80074da:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80074de:	2300      	movs	r3, #0
 80074e0:	6103      	str	r3, [r0, #16]
 80074e2:	60c3      	str	r3, [r0, #12]
 80074e4:	bd70      	pop	{r4, r5, r6, pc}

080074e6 <_Bfree>:
 80074e6:	b570      	push	{r4, r5, r6, lr}
 80074e8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80074ea:	4606      	mov	r6, r0
 80074ec:	460d      	mov	r5, r1
 80074ee:	b93c      	cbnz	r4, 8007500 <_Bfree+0x1a>
 80074f0:	2010      	movs	r0, #16
 80074f2:	f7ff ffb1 	bl	8007458 <malloc>
 80074f6:	6270      	str	r0, [r6, #36]	; 0x24
 80074f8:	6044      	str	r4, [r0, #4]
 80074fa:	6084      	str	r4, [r0, #8]
 80074fc:	6004      	str	r4, [r0, #0]
 80074fe:	60c4      	str	r4, [r0, #12]
 8007500:	b13d      	cbz	r5, 8007512 <_Bfree+0x2c>
 8007502:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007504:	686a      	ldr	r2, [r5, #4]
 8007506:	68db      	ldr	r3, [r3, #12]
 8007508:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800750c:	6029      	str	r1, [r5, #0]
 800750e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007512:	bd70      	pop	{r4, r5, r6, pc}

08007514 <__multadd>:
 8007514:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007518:	690d      	ldr	r5, [r1, #16]
 800751a:	461f      	mov	r7, r3
 800751c:	4606      	mov	r6, r0
 800751e:	460c      	mov	r4, r1
 8007520:	f101 0e14 	add.w	lr, r1, #20
 8007524:	2300      	movs	r3, #0
 8007526:	f8de 0000 	ldr.w	r0, [lr]
 800752a:	b281      	uxth	r1, r0
 800752c:	fb02 7101 	mla	r1, r2, r1, r7
 8007530:	0c0f      	lsrs	r7, r1, #16
 8007532:	0c00      	lsrs	r0, r0, #16
 8007534:	fb02 7000 	mla	r0, r2, r0, r7
 8007538:	b289      	uxth	r1, r1
 800753a:	3301      	adds	r3, #1
 800753c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007540:	429d      	cmp	r5, r3
 8007542:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007546:	f84e 1b04 	str.w	r1, [lr], #4
 800754a:	dcec      	bgt.n	8007526 <__multadd+0x12>
 800754c:	b1d7      	cbz	r7, 8007584 <__multadd+0x70>
 800754e:	68a3      	ldr	r3, [r4, #8]
 8007550:	429d      	cmp	r5, r3
 8007552:	db12      	blt.n	800757a <__multadd+0x66>
 8007554:	6861      	ldr	r1, [r4, #4]
 8007556:	4630      	mov	r0, r6
 8007558:	3101      	adds	r1, #1
 800755a:	f7ff ff90 	bl	800747e <_Balloc>
 800755e:	6922      	ldr	r2, [r4, #16]
 8007560:	3202      	adds	r2, #2
 8007562:	f104 010c 	add.w	r1, r4, #12
 8007566:	4680      	mov	r8, r0
 8007568:	0092      	lsls	r2, r2, #2
 800756a:	300c      	adds	r0, #12
 800756c:	f7ff ff7c 	bl	8007468 <memcpy>
 8007570:	4621      	mov	r1, r4
 8007572:	4630      	mov	r0, r6
 8007574:	f7ff ffb7 	bl	80074e6 <_Bfree>
 8007578:	4644      	mov	r4, r8
 800757a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800757e:	3501      	adds	r5, #1
 8007580:	615f      	str	r7, [r3, #20]
 8007582:	6125      	str	r5, [r4, #16]
 8007584:	4620      	mov	r0, r4
 8007586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800758a <__hi0bits>:
 800758a:	0c02      	lsrs	r2, r0, #16
 800758c:	0412      	lsls	r2, r2, #16
 800758e:	4603      	mov	r3, r0
 8007590:	b9b2      	cbnz	r2, 80075c0 <__hi0bits+0x36>
 8007592:	0403      	lsls	r3, r0, #16
 8007594:	2010      	movs	r0, #16
 8007596:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800759a:	bf04      	itt	eq
 800759c:	021b      	lsleq	r3, r3, #8
 800759e:	3008      	addeq	r0, #8
 80075a0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80075a4:	bf04      	itt	eq
 80075a6:	011b      	lsleq	r3, r3, #4
 80075a8:	3004      	addeq	r0, #4
 80075aa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80075ae:	bf04      	itt	eq
 80075b0:	009b      	lsleq	r3, r3, #2
 80075b2:	3002      	addeq	r0, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	db06      	blt.n	80075c6 <__hi0bits+0x3c>
 80075b8:	005b      	lsls	r3, r3, #1
 80075ba:	d503      	bpl.n	80075c4 <__hi0bits+0x3a>
 80075bc:	3001      	adds	r0, #1
 80075be:	4770      	bx	lr
 80075c0:	2000      	movs	r0, #0
 80075c2:	e7e8      	b.n	8007596 <__hi0bits+0xc>
 80075c4:	2020      	movs	r0, #32
 80075c6:	4770      	bx	lr

080075c8 <__lo0bits>:
 80075c8:	6803      	ldr	r3, [r0, #0]
 80075ca:	f013 0207 	ands.w	r2, r3, #7
 80075ce:	4601      	mov	r1, r0
 80075d0:	d00b      	beq.n	80075ea <__lo0bits+0x22>
 80075d2:	07da      	lsls	r2, r3, #31
 80075d4:	d423      	bmi.n	800761e <__lo0bits+0x56>
 80075d6:	0798      	lsls	r0, r3, #30
 80075d8:	bf49      	itett	mi
 80075da:	085b      	lsrmi	r3, r3, #1
 80075dc:	089b      	lsrpl	r3, r3, #2
 80075de:	2001      	movmi	r0, #1
 80075e0:	600b      	strmi	r3, [r1, #0]
 80075e2:	bf5c      	itt	pl
 80075e4:	600b      	strpl	r3, [r1, #0]
 80075e6:	2002      	movpl	r0, #2
 80075e8:	4770      	bx	lr
 80075ea:	b298      	uxth	r0, r3
 80075ec:	b9a8      	cbnz	r0, 800761a <__lo0bits+0x52>
 80075ee:	0c1b      	lsrs	r3, r3, #16
 80075f0:	2010      	movs	r0, #16
 80075f2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80075f6:	bf04      	itt	eq
 80075f8:	0a1b      	lsreq	r3, r3, #8
 80075fa:	3008      	addeq	r0, #8
 80075fc:	071a      	lsls	r2, r3, #28
 80075fe:	bf04      	itt	eq
 8007600:	091b      	lsreq	r3, r3, #4
 8007602:	3004      	addeq	r0, #4
 8007604:	079a      	lsls	r2, r3, #30
 8007606:	bf04      	itt	eq
 8007608:	089b      	lsreq	r3, r3, #2
 800760a:	3002      	addeq	r0, #2
 800760c:	07da      	lsls	r2, r3, #31
 800760e:	d402      	bmi.n	8007616 <__lo0bits+0x4e>
 8007610:	085b      	lsrs	r3, r3, #1
 8007612:	d006      	beq.n	8007622 <__lo0bits+0x5a>
 8007614:	3001      	adds	r0, #1
 8007616:	600b      	str	r3, [r1, #0]
 8007618:	4770      	bx	lr
 800761a:	4610      	mov	r0, r2
 800761c:	e7e9      	b.n	80075f2 <__lo0bits+0x2a>
 800761e:	2000      	movs	r0, #0
 8007620:	4770      	bx	lr
 8007622:	2020      	movs	r0, #32
 8007624:	4770      	bx	lr

08007626 <__i2b>:
 8007626:	b510      	push	{r4, lr}
 8007628:	460c      	mov	r4, r1
 800762a:	2101      	movs	r1, #1
 800762c:	f7ff ff27 	bl	800747e <_Balloc>
 8007630:	2201      	movs	r2, #1
 8007632:	6144      	str	r4, [r0, #20]
 8007634:	6102      	str	r2, [r0, #16]
 8007636:	bd10      	pop	{r4, pc}

08007638 <__multiply>:
 8007638:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800763c:	4614      	mov	r4, r2
 800763e:	690a      	ldr	r2, [r1, #16]
 8007640:	6923      	ldr	r3, [r4, #16]
 8007642:	429a      	cmp	r2, r3
 8007644:	bfb8      	it	lt
 8007646:	460b      	movlt	r3, r1
 8007648:	4689      	mov	r9, r1
 800764a:	bfbc      	itt	lt
 800764c:	46a1      	movlt	r9, r4
 800764e:	461c      	movlt	r4, r3
 8007650:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007654:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007658:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800765c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007660:	eb07 060a 	add.w	r6, r7, sl
 8007664:	429e      	cmp	r6, r3
 8007666:	bfc8      	it	gt
 8007668:	3101      	addgt	r1, #1
 800766a:	f7ff ff08 	bl	800747e <_Balloc>
 800766e:	f100 0514 	add.w	r5, r0, #20
 8007672:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007676:	462b      	mov	r3, r5
 8007678:	2200      	movs	r2, #0
 800767a:	4543      	cmp	r3, r8
 800767c:	d316      	bcc.n	80076ac <__multiply+0x74>
 800767e:	f104 0214 	add.w	r2, r4, #20
 8007682:	f109 0114 	add.w	r1, r9, #20
 8007686:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 800768a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800768e:	9301      	str	r3, [sp, #4]
 8007690:	9c01      	ldr	r4, [sp, #4]
 8007692:	4294      	cmp	r4, r2
 8007694:	4613      	mov	r3, r2
 8007696:	d80c      	bhi.n	80076b2 <__multiply+0x7a>
 8007698:	2e00      	cmp	r6, #0
 800769a:	dd03      	ble.n	80076a4 <__multiply+0x6c>
 800769c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d054      	beq.n	800774e <__multiply+0x116>
 80076a4:	6106      	str	r6, [r0, #16]
 80076a6:	b003      	add	sp, #12
 80076a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076ac:	f843 2b04 	str.w	r2, [r3], #4
 80076b0:	e7e3      	b.n	800767a <__multiply+0x42>
 80076b2:	f8b3 a000 	ldrh.w	sl, [r3]
 80076b6:	3204      	adds	r2, #4
 80076b8:	f1ba 0f00 	cmp.w	sl, #0
 80076bc:	d020      	beq.n	8007700 <__multiply+0xc8>
 80076be:	46ae      	mov	lr, r5
 80076c0:	4689      	mov	r9, r1
 80076c2:	f04f 0c00 	mov.w	ip, #0
 80076c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80076ca:	f8be b000 	ldrh.w	fp, [lr]
 80076ce:	b2a3      	uxth	r3, r4
 80076d0:	fb0a b303 	mla	r3, sl, r3, fp
 80076d4:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 80076d8:	f8de 4000 	ldr.w	r4, [lr]
 80076dc:	4463      	add	r3, ip
 80076de:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80076e2:	fb0a c40b 	mla	r4, sl, fp, ip
 80076e6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80076f0:	454f      	cmp	r7, r9
 80076f2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 80076f6:	f84e 3b04 	str.w	r3, [lr], #4
 80076fa:	d8e4      	bhi.n	80076c6 <__multiply+0x8e>
 80076fc:	f8ce c000 	str.w	ip, [lr]
 8007700:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007704:	f1b9 0f00 	cmp.w	r9, #0
 8007708:	d01f      	beq.n	800774a <__multiply+0x112>
 800770a:	682b      	ldr	r3, [r5, #0]
 800770c:	46ae      	mov	lr, r5
 800770e:	468c      	mov	ip, r1
 8007710:	f04f 0a00 	mov.w	sl, #0
 8007714:	f8bc 4000 	ldrh.w	r4, [ip]
 8007718:	f8be b002 	ldrh.w	fp, [lr, #2]
 800771c:	fb09 b404 	mla	r4, r9, r4, fp
 8007720:	44a2      	add	sl, r4
 8007722:	b29b      	uxth	r3, r3
 8007724:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007728:	f84e 3b04 	str.w	r3, [lr], #4
 800772c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007730:	f8be 4000 	ldrh.w	r4, [lr]
 8007734:	0c1b      	lsrs	r3, r3, #16
 8007736:	fb09 4303 	mla	r3, r9, r3, r4
 800773a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800773e:	4567      	cmp	r7, ip
 8007740:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007744:	d8e6      	bhi.n	8007714 <__multiply+0xdc>
 8007746:	f8ce 3000 	str.w	r3, [lr]
 800774a:	3504      	adds	r5, #4
 800774c:	e7a0      	b.n	8007690 <__multiply+0x58>
 800774e:	3e01      	subs	r6, #1
 8007750:	e7a2      	b.n	8007698 <__multiply+0x60>
	...

08007754 <__pow5mult>:
 8007754:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007758:	4615      	mov	r5, r2
 800775a:	f012 0203 	ands.w	r2, r2, #3
 800775e:	4606      	mov	r6, r0
 8007760:	460f      	mov	r7, r1
 8007762:	d007      	beq.n	8007774 <__pow5mult+0x20>
 8007764:	3a01      	subs	r2, #1
 8007766:	4c21      	ldr	r4, [pc, #132]	; (80077ec <__pow5mult+0x98>)
 8007768:	2300      	movs	r3, #0
 800776a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800776e:	f7ff fed1 	bl	8007514 <__multadd>
 8007772:	4607      	mov	r7, r0
 8007774:	10ad      	asrs	r5, r5, #2
 8007776:	d035      	beq.n	80077e4 <__pow5mult+0x90>
 8007778:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800777a:	b93c      	cbnz	r4, 800778c <__pow5mult+0x38>
 800777c:	2010      	movs	r0, #16
 800777e:	f7ff fe6b 	bl	8007458 <malloc>
 8007782:	6270      	str	r0, [r6, #36]	; 0x24
 8007784:	6044      	str	r4, [r0, #4]
 8007786:	6084      	str	r4, [r0, #8]
 8007788:	6004      	str	r4, [r0, #0]
 800778a:	60c4      	str	r4, [r0, #12]
 800778c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007790:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007794:	b94c      	cbnz	r4, 80077aa <__pow5mult+0x56>
 8007796:	f240 2171 	movw	r1, #625	; 0x271
 800779a:	4630      	mov	r0, r6
 800779c:	f7ff ff43 	bl	8007626 <__i2b>
 80077a0:	2300      	movs	r3, #0
 80077a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80077a6:	4604      	mov	r4, r0
 80077a8:	6003      	str	r3, [r0, #0]
 80077aa:	f04f 0800 	mov.w	r8, #0
 80077ae:	07eb      	lsls	r3, r5, #31
 80077b0:	d50a      	bpl.n	80077c8 <__pow5mult+0x74>
 80077b2:	4639      	mov	r1, r7
 80077b4:	4622      	mov	r2, r4
 80077b6:	4630      	mov	r0, r6
 80077b8:	f7ff ff3e 	bl	8007638 <__multiply>
 80077bc:	4639      	mov	r1, r7
 80077be:	4681      	mov	r9, r0
 80077c0:	4630      	mov	r0, r6
 80077c2:	f7ff fe90 	bl	80074e6 <_Bfree>
 80077c6:	464f      	mov	r7, r9
 80077c8:	106d      	asrs	r5, r5, #1
 80077ca:	d00b      	beq.n	80077e4 <__pow5mult+0x90>
 80077cc:	6820      	ldr	r0, [r4, #0]
 80077ce:	b938      	cbnz	r0, 80077e0 <__pow5mult+0x8c>
 80077d0:	4622      	mov	r2, r4
 80077d2:	4621      	mov	r1, r4
 80077d4:	4630      	mov	r0, r6
 80077d6:	f7ff ff2f 	bl	8007638 <__multiply>
 80077da:	6020      	str	r0, [r4, #0]
 80077dc:	f8c0 8000 	str.w	r8, [r0]
 80077e0:	4604      	mov	r4, r0
 80077e2:	e7e4      	b.n	80077ae <__pow5mult+0x5a>
 80077e4:	4638      	mov	r0, r7
 80077e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077ea:	bf00      	nop
 80077ec:	080086d8 	.word	0x080086d8

080077f0 <__lshift>:
 80077f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f4:	460c      	mov	r4, r1
 80077f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80077fa:	6923      	ldr	r3, [r4, #16]
 80077fc:	6849      	ldr	r1, [r1, #4]
 80077fe:	eb0a 0903 	add.w	r9, sl, r3
 8007802:	68a3      	ldr	r3, [r4, #8]
 8007804:	4607      	mov	r7, r0
 8007806:	4616      	mov	r6, r2
 8007808:	f109 0501 	add.w	r5, r9, #1
 800780c:	42ab      	cmp	r3, r5
 800780e:	db31      	blt.n	8007874 <__lshift+0x84>
 8007810:	4638      	mov	r0, r7
 8007812:	f7ff fe34 	bl	800747e <_Balloc>
 8007816:	2200      	movs	r2, #0
 8007818:	4680      	mov	r8, r0
 800781a:	f100 0314 	add.w	r3, r0, #20
 800781e:	4611      	mov	r1, r2
 8007820:	4552      	cmp	r2, sl
 8007822:	db2a      	blt.n	800787a <__lshift+0x8a>
 8007824:	6920      	ldr	r0, [r4, #16]
 8007826:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800782a:	f104 0114 	add.w	r1, r4, #20
 800782e:	f016 021f 	ands.w	r2, r6, #31
 8007832:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8007836:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800783a:	d022      	beq.n	8007882 <__lshift+0x92>
 800783c:	f1c2 0c20 	rsb	ip, r2, #32
 8007840:	2000      	movs	r0, #0
 8007842:	680e      	ldr	r6, [r1, #0]
 8007844:	4096      	lsls	r6, r2
 8007846:	4330      	orrs	r0, r6
 8007848:	f843 0b04 	str.w	r0, [r3], #4
 800784c:	f851 0b04 	ldr.w	r0, [r1], #4
 8007850:	458e      	cmp	lr, r1
 8007852:	fa20 f00c 	lsr.w	r0, r0, ip
 8007856:	d8f4      	bhi.n	8007842 <__lshift+0x52>
 8007858:	6018      	str	r0, [r3, #0]
 800785a:	b108      	cbz	r0, 8007860 <__lshift+0x70>
 800785c:	f109 0502 	add.w	r5, r9, #2
 8007860:	3d01      	subs	r5, #1
 8007862:	4638      	mov	r0, r7
 8007864:	f8c8 5010 	str.w	r5, [r8, #16]
 8007868:	4621      	mov	r1, r4
 800786a:	f7ff fe3c 	bl	80074e6 <_Bfree>
 800786e:	4640      	mov	r0, r8
 8007870:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007874:	3101      	adds	r1, #1
 8007876:	005b      	lsls	r3, r3, #1
 8007878:	e7c8      	b.n	800780c <__lshift+0x1c>
 800787a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800787e:	3201      	adds	r2, #1
 8007880:	e7ce      	b.n	8007820 <__lshift+0x30>
 8007882:	3b04      	subs	r3, #4
 8007884:	f851 2b04 	ldr.w	r2, [r1], #4
 8007888:	f843 2f04 	str.w	r2, [r3, #4]!
 800788c:	458e      	cmp	lr, r1
 800788e:	d8f9      	bhi.n	8007884 <__lshift+0x94>
 8007890:	e7e6      	b.n	8007860 <__lshift+0x70>

08007892 <__mcmp>:
 8007892:	6903      	ldr	r3, [r0, #16]
 8007894:	690a      	ldr	r2, [r1, #16]
 8007896:	1a9b      	subs	r3, r3, r2
 8007898:	b530      	push	{r4, r5, lr}
 800789a:	d10c      	bne.n	80078b6 <__mcmp+0x24>
 800789c:	0092      	lsls	r2, r2, #2
 800789e:	3014      	adds	r0, #20
 80078a0:	3114      	adds	r1, #20
 80078a2:	1884      	adds	r4, r0, r2
 80078a4:	4411      	add	r1, r2
 80078a6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078aa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078ae:	4295      	cmp	r5, r2
 80078b0:	d003      	beq.n	80078ba <__mcmp+0x28>
 80078b2:	d305      	bcc.n	80078c0 <__mcmp+0x2e>
 80078b4:	2301      	movs	r3, #1
 80078b6:	4618      	mov	r0, r3
 80078b8:	bd30      	pop	{r4, r5, pc}
 80078ba:	42a0      	cmp	r0, r4
 80078bc:	d3f3      	bcc.n	80078a6 <__mcmp+0x14>
 80078be:	e7fa      	b.n	80078b6 <__mcmp+0x24>
 80078c0:	f04f 33ff 	mov.w	r3, #4294967295
 80078c4:	e7f7      	b.n	80078b6 <__mcmp+0x24>

080078c6 <__mdiff>:
 80078c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078ca:	460d      	mov	r5, r1
 80078cc:	4607      	mov	r7, r0
 80078ce:	4611      	mov	r1, r2
 80078d0:	4628      	mov	r0, r5
 80078d2:	4614      	mov	r4, r2
 80078d4:	f7ff ffdd 	bl	8007892 <__mcmp>
 80078d8:	1e06      	subs	r6, r0, #0
 80078da:	d108      	bne.n	80078ee <__mdiff+0x28>
 80078dc:	4631      	mov	r1, r6
 80078de:	4638      	mov	r0, r7
 80078e0:	f7ff fdcd 	bl	800747e <_Balloc>
 80078e4:	2301      	movs	r3, #1
 80078e6:	6103      	str	r3, [r0, #16]
 80078e8:	6146      	str	r6, [r0, #20]
 80078ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ee:	bfa4      	itt	ge
 80078f0:	4623      	movge	r3, r4
 80078f2:	462c      	movge	r4, r5
 80078f4:	4638      	mov	r0, r7
 80078f6:	6861      	ldr	r1, [r4, #4]
 80078f8:	bfa6      	itte	ge
 80078fa:	461d      	movge	r5, r3
 80078fc:	2600      	movge	r6, #0
 80078fe:	2601      	movlt	r6, #1
 8007900:	f7ff fdbd 	bl	800747e <_Balloc>
 8007904:	692b      	ldr	r3, [r5, #16]
 8007906:	60c6      	str	r6, [r0, #12]
 8007908:	6926      	ldr	r6, [r4, #16]
 800790a:	f105 0914 	add.w	r9, r5, #20
 800790e:	f104 0214 	add.w	r2, r4, #20
 8007912:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8007916:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800791a:	f100 0514 	add.w	r5, r0, #20
 800791e:	f04f 0c00 	mov.w	ip, #0
 8007922:	f852 ab04 	ldr.w	sl, [r2], #4
 8007926:	f859 4b04 	ldr.w	r4, [r9], #4
 800792a:	fa1c f18a 	uxtah	r1, ip, sl
 800792e:	b2a3      	uxth	r3, r4
 8007930:	1ac9      	subs	r1, r1, r3
 8007932:	0c23      	lsrs	r3, r4, #16
 8007934:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8007938:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800793c:	b289      	uxth	r1, r1
 800793e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007942:	45c8      	cmp	r8, r9
 8007944:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007948:	4696      	mov	lr, r2
 800794a:	f845 3b04 	str.w	r3, [r5], #4
 800794e:	d8e8      	bhi.n	8007922 <__mdiff+0x5c>
 8007950:	45be      	cmp	lr, r7
 8007952:	d305      	bcc.n	8007960 <__mdiff+0x9a>
 8007954:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8007958:	b18b      	cbz	r3, 800797e <__mdiff+0xb8>
 800795a:	6106      	str	r6, [r0, #16]
 800795c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007960:	f85e 1b04 	ldr.w	r1, [lr], #4
 8007964:	fa1c f381 	uxtah	r3, ip, r1
 8007968:	141a      	asrs	r2, r3, #16
 800796a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800796e:	b29b      	uxth	r3, r3
 8007970:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007974:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007978:	f845 3b04 	str.w	r3, [r5], #4
 800797c:	e7e8      	b.n	8007950 <__mdiff+0x8a>
 800797e:	3e01      	subs	r6, #1
 8007980:	e7e8      	b.n	8007954 <__mdiff+0x8e>

08007982 <__d2b>:
 8007982:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007986:	460e      	mov	r6, r1
 8007988:	2101      	movs	r1, #1
 800798a:	ec59 8b10 	vmov	r8, r9, d0
 800798e:	4615      	mov	r5, r2
 8007990:	f7ff fd75 	bl	800747e <_Balloc>
 8007994:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007998:	4607      	mov	r7, r0
 800799a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800799e:	bb34      	cbnz	r4, 80079ee <__d2b+0x6c>
 80079a0:	9301      	str	r3, [sp, #4]
 80079a2:	f1b8 0f00 	cmp.w	r8, #0
 80079a6:	d027      	beq.n	80079f8 <__d2b+0x76>
 80079a8:	a802      	add	r0, sp, #8
 80079aa:	f840 8d08 	str.w	r8, [r0, #-8]!
 80079ae:	f7ff fe0b 	bl	80075c8 <__lo0bits>
 80079b2:	9900      	ldr	r1, [sp, #0]
 80079b4:	b1f0      	cbz	r0, 80079f4 <__d2b+0x72>
 80079b6:	9a01      	ldr	r2, [sp, #4]
 80079b8:	f1c0 0320 	rsb	r3, r0, #32
 80079bc:	fa02 f303 	lsl.w	r3, r2, r3
 80079c0:	430b      	orrs	r3, r1
 80079c2:	40c2      	lsrs	r2, r0
 80079c4:	617b      	str	r3, [r7, #20]
 80079c6:	9201      	str	r2, [sp, #4]
 80079c8:	9b01      	ldr	r3, [sp, #4]
 80079ca:	61bb      	str	r3, [r7, #24]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	bf14      	ite	ne
 80079d0:	2102      	movne	r1, #2
 80079d2:	2101      	moveq	r1, #1
 80079d4:	6139      	str	r1, [r7, #16]
 80079d6:	b1c4      	cbz	r4, 8007a0a <__d2b+0x88>
 80079d8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80079dc:	4404      	add	r4, r0
 80079de:	6034      	str	r4, [r6, #0]
 80079e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80079e4:	6028      	str	r0, [r5, #0]
 80079e6:	4638      	mov	r0, r7
 80079e8:	b003      	add	sp, #12
 80079ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80079f2:	e7d5      	b.n	80079a0 <__d2b+0x1e>
 80079f4:	6179      	str	r1, [r7, #20]
 80079f6:	e7e7      	b.n	80079c8 <__d2b+0x46>
 80079f8:	a801      	add	r0, sp, #4
 80079fa:	f7ff fde5 	bl	80075c8 <__lo0bits>
 80079fe:	9b01      	ldr	r3, [sp, #4]
 8007a00:	617b      	str	r3, [r7, #20]
 8007a02:	2101      	movs	r1, #1
 8007a04:	6139      	str	r1, [r7, #16]
 8007a06:	3020      	adds	r0, #32
 8007a08:	e7e5      	b.n	80079d6 <__d2b+0x54>
 8007a0a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007a0e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007a12:	6030      	str	r0, [r6, #0]
 8007a14:	6918      	ldr	r0, [r3, #16]
 8007a16:	f7ff fdb8 	bl	800758a <__hi0bits>
 8007a1a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007a1e:	e7e1      	b.n	80079e4 <__d2b+0x62>

08007a20 <_calloc_r>:
 8007a20:	b538      	push	{r3, r4, r5, lr}
 8007a22:	fb02 f401 	mul.w	r4, r2, r1
 8007a26:	4621      	mov	r1, r4
 8007a28:	f000 f808 	bl	8007a3c <_malloc_r>
 8007a2c:	4605      	mov	r5, r0
 8007a2e:	b118      	cbz	r0, 8007a38 <_calloc_r+0x18>
 8007a30:	4622      	mov	r2, r4
 8007a32:	2100      	movs	r1, #0
 8007a34:	f7fe fb54 	bl	80060e0 <memset>
 8007a38:	4628      	mov	r0, r5
 8007a3a:	bd38      	pop	{r3, r4, r5, pc}

08007a3c <_malloc_r>:
 8007a3c:	b570      	push	{r4, r5, r6, lr}
 8007a3e:	1ccd      	adds	r5, r1, #3
 8007a40:	f025 0503 	bic.w	r5, r5, #3
 8007a44:	3508      	adds	r5, #8
 8007a46:	2d0c      	cmp	r5, #12
 8007a48:	bf38      	it	cc
 8007a4a:	250c      	movcc	r5, #12
 8007a4c:	2d00      	cmp	r5, #0
 8007a4e:	4606      	mov	r6, r0
 8007a50:	db01      	blt.n	8007a56 <_malloc_r+0x1a>
 8007a52:	42a9      	cmp	r1, r5
 8007a54:	d903      	bls.n	8007a5e <_malloc_r+0x22>
 8007a56:	230c      	movs	r3, #12
 8007a58:	6033      	str	r3, [r6, #0]
 8007a5a:	2000      	movs	r0, #0
 8007a5c:	bd70      	pop	{r4, r5, r6, pc}
 8007a5e:	f000 f86d 	bl	8007b3c <__malloc_lock>
 8007a62:	4a23      	ldr	r2, [pc, #140]	; (8007af0 <_malloc_r+0xb4>)
 8007a64:	6814      	ldr	r4, [r2, #0]
 8007a66:	4621      	mov	r1, r4
 8007a68:	b991      	cbnz	r1, 8007a90 <_malloc_r+0x54>
 8007a6a:	4c22      	ldr	r4, [pc, #136]	; (8007af4 <_malloc_r+0xb8>)
 8007a6c:	6823      	ldr	r3, [r4, #0]
 8007a6e:	b91b      	cbnz	r3, 8007a78 <_malloc_r+0x3c>
 8007a70:	4630      	mov	r0, r6
 8007a72:	f000 f841 	bl	8007af8 <_sbrk_r>
 8007a76:	6020      	str	r0, [r4, #0]
 8007a78:	4629      	mov	r1, r5
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f000 f83c 	bl	8007af8 <_sbrk_r>
 8007a80:	1c43      	adds	r3, r0, #1
 8007a82:	d126      	bne.n	8007ad2 <_malloc_r+0x96>
 8007a84:	230c      	movs	r3, #12
 8007a86:	6033      	str	r3, [r6, #0]
 8007a88:	4630      	mov	r0, r6
 8007a8a:	f000 f858 	bl	8007b3e <__malloc_unlock>
 8007a8e:	e7e4      	b.n	8007a5a <_malloc_r+0x1e>
 8007a90:	680b      	ldr	r3, [r1, #0]
 8007a92:	1b5b      	subs	r3, r3, r5
 8007a94:	d41a      	bmi.n	8007acc <_malloc_r+0x90>
 8007a96:	2b0b      	cmp	r3, #11
 8007a98:	d90f      	bls.n	8007aba <_malloc_r+0x7e>
 8007a9a:	600b      	str	r3, [r1, #0]
 8007a9c:	50cd      	str	r5, [r1, r3]
 8007a9e:	18cc      	adds	r4, r1, r3
 8007aa0:	4630      	mov	r0, r6
 8007aa2:	f000 f84c 	bl	8007b3e <__malloc_unlock>
 8007aa6:	f104 000b 	add.w	r0, r4, #11
 8007aaa:	1d23      	adds	r3, r4, #4
 8007aac:	f020 0007 	bic.w	r0, r0, #7
 8007ab0:	1ac3      	subs	r3, r0, r3
 8007ab2:	d01b      	beq.n	8007aec <_malloc_r+0xb0>
 8007ab4:	425a      	negs	r2, r3
 8007ab6:	50e2      	str	r2, [r4, r3]
 8007ab8:	bd70      	pop	{r4, r5, r6, pc}
 8007aba:	428c      	cmp	r4, r1
 8007abc:	bf0d      	iteet	eq
 8007abe:	6863      	ldreq	r3, [r4, #4]
 8007ac0:	684b      	ldrne	r3, [r1, #4]
 8007ac2:	6063      	strne	r3, [r4, #4]
 8007ac4:	6013      	streq	r3, [r2, #0]
 8007ac6:	bf18      	it	ne
 8007ac8:	460c      	movne	r4, r1
 8007aca:	e7e9      	b.n	8007aa0 <_malloc_r+0x64>
 8007acc:	460c      	mov	r4, r1
 8007ace:	6849      	ldr	r1, [r1, #4]
 8007ad0:	e7ca      	b.n	8007a68 <_malloc_r+0x2c>
 8007ad2:	1cc4      	adds	r4, r0, #3
 8007ad4:	f024 0403 	bic.w	r4, r4, #3
 8007ad8:	42a0      	cmp	r0, r4
 8007ada:	d005      	beq.n	8007ae8 <_malloc_r+0xac>
 8007adc:	1a21      	subs	r1, r4, r0
 8007ade:	4630      	mov	r0, r6
 8007ae0:	f000 f80a 	bl	8007af8 <_sbrk_r>
 8007ae4:	3001      	adds	r0, #1
 8007ae6:	d0cd      	beq.n	8007a84 <_malloc_r+0x48>
 8007ae8:	6025      	str	r5, [r4, #0]
 8007aea:	e7d9      	b.n	8007aa0 <_malloc_r+0x64>
 8007aec:	bd70      	pop	{r4, r5, r6, pc}
 8007aee:	bf00      	nop
 8007af0:	20000224 	.word	0x20000224
 8007af4:	20000228 	.word	0x20000228

08007af8 <_sbrk_r>:
 8007af8:	b538      	push	{r3, r4, r5, lr}
 8007afa:	4c06      	ldr	r4, [pc, #24]	; (8007b14 <_sbrk_r+0x1c>)
 8007afc:	2300      	movs	r3, #0
 8007afe:	4605      	mov	r5, r0
 8007b00:	4608      	mov	r0, r1
 8007b02:	6023      	str	r3, [r4, #0]
 8007b04:	f000 fbcc 	bl	80082a0 <_sbrk>
 8007b08:	1c43      	adds	r3, r0, #1
 8007b0a:	d102      	bne.n	8007b12 <_sbrk_r+0x1a>
 8007b0c:	6823      	ldr	r3, [r4, #0]
 8007b0e:	b103      	cbz	r3, 8007b12 <_sbrk_r+0x1a>
 8007b10:	602b      	str	r3, [r5, #0]
 8007b12:	bd38      	pop	{r3, r4, r5, pc}
 8007b14:	20000730 	.word	0x20000730

08007b18 <__ascii_mbtowc>:
 8007b18:	b082      	sub	sp, #8
 8007b1a:	b901      	cbnz	r1, 8007b1e <__ascii_mbtowc+0x6>
 8007b1c:	a901      	add	r1, sp, #4
 8007b1e:	b142      	cbz	r2, 8007b32 <__ascii_mbtowc+0x1a>
 8007b20:	b14b      	cbz	r3, 8007b36 <__ascii_mbtowc+0x1e>
 8007b22:	7813      	ldrb	r3, [r2, #0]
 8007b24:	600b      	str	r3, [r1, #0]
 8007b26:	7812      	ldrb	r2, [r2, #0]
 8007b28:	1c10      	adds	r0, r2, #0
 8007b2a:	bf18      	it	ne
 8007b2c:	2001      	movne	r0, #1
 8007b2e:	b002      	add	sp, #8
 8007b30:	4770      	bx	lr
 8007b32:	4610      	mov	r0, r2
 8007b34:	e7fb      	b.n	8007b2e <__ascii_mbtowc+0x16>
 8007b36:	f06f 0001 	mvn.w	r0, #1
 8007b3a:	e7f8      	b.n	8007b2e <__ascii_mbtowc+0x16>

08007b3c <__malloc_lock>:
 8007b3c:	4770      	bx	lr

08007b3e <__malloc_unlock>:
 8007b3e:	4770      	bx	lr

08007b40 <__ascii_wctomb>:
 8007b40:	b149      	cbz	r1, 8007b56 <__ascii_wctomb+0x16>
 8007b42:	2aff      	cmp	r2, #255	; 0xff
 8007b44:	bf85      	ittet	hi
 8007b46:	238a      	movhi	r3, #138	; 0x8a
 8007b48:	6003      	strhi	r3, [r0, #0]
 8007b4a:	700a      	strbls	r2, [r1, #0]
 8007b4c:	f04f 30ff 	movhi.w	r0, #4294967295
 8007b50:	bf98      	it	ls
 8007b52:	2001      	movls	r0, #1
 8007b54:	4770      	bx	lr
 8007b56:	4608      	mov	r0, r1
 8007b58:	4770      	bx	lr

08007b5a <atan2>:
 8007b5a:	f000 b85d 	b.w	8007c18 <__ieee754_atan2>
	...

08007b60 <sqrt>:
 8007b60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007b64:	ed2d 8b02 	vpush	{d8}
 8007b68:	b08b      	sub	sp, #44	; 0x2c
 8007b6a:	ec55 4b10 	vmov	r4, r5, d0
 8007b6e:	f000 f92d 	bl	8007dcc <__ieee754_sqrt>
 8007b72:	4b26      	ldr	r3, [pc, #152]	; (8007c0c <sqrt+0xac>)
 8007b74:	eeb0 8a40 	vmov.f32	s16, s0
 8007b78:	eef0 8a60 	vmov.f32	s17, s1
 8007b7c:	f993 6000 	ldrsb.w	r6, [r3]
 8007b80:	1c73      	adds	r3, r6, #1
 8007b82:	d02a      	beq.n	8007bda <sqrt+0x7a>
 8007b84:	4622      	mov	r2, r4
 8007b86:	462b      	mov	r3, r5
 8007b88:	4620      	mov	r0, r4
 8007b8a:	4629      	mov	r1, r5
 8007b8c:	f7f8 ff76 	bl	8000a7c <__aeabi_dcmpun>
 8007b90:	4607      	mov	r7, r0
 8007b92:	bb10      	cbnz	r0, 8007bda <sqrt+0x7a>
 8007b94:	f04f 0800 	mov.w	r8, #0
 8007b98:	f04f 0900 	mov.w	r9, #0
 8007b9c:	4642      	mov	r2, r8
 8007b9e:	464b      	mov	r3, r9
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	f7f8 ff42 	bl	8000a2c <__aeabi_dcmplt>
 8007ba8:	b1b8      	cbz	r0, 8007bda <sqrt+0x7a>
 8007baa:	2301      	movs	r3, #1
 8007bac:	9300      	str	r3, [sp, #0]
 8007bae:	4b18      	ldr	r3, [pc, #96]	; (8007c10 <sqrt+0xb0>)
 8007bb0:	9301      	str	r3, [sp, #4]
 8007bb2:	9708      	str	r7, [sp, #32]
 8007bb4:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007bb8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007bbc:	b9b6      	cbnz	r6, 8007bec <sqrt+0x8c>
 8007bbe:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007bc2:	4668      	mov	r0, sp
 8007bc4:	f000 fb63 	bl	800828e <matherr>
 8007bc8:	b1d0      	cbz	r0, 8007c00 <sqrt+0xa0>
 8007bca:	9b08      	ldr	r3, [sp, #32]
 8007bcc:	b11b      	cbz	r3, 8007bd6 <sqrt+0x76>
 8007bce:	f000 fb61 	bl	8008294 <__errno>
 8007bd2:	9b08      	ldr	r3, [sp, #32]
 8007bd4:	6003      	str	r3, [r0, #0]
 8007bd6:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007bda:	eeb0 0a48 	vmov.f32	s0, s16
 8007bde:	eef0 0a68 	vmov.f32	s1, s17
 8007be2:	b00b      	add	sp, #44	; 0x2c
 8007be4:	ecbd 8b02 	vpop	{d8}
 8007be8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007bec:	4642      	mov	r2, r8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	4640      	mov	r0, r8
 8007bf2:	4649      	mov	r1, r9
 8007bf4:	f7f8 fdd2 	bl	800079c <__aeabi_ddiv>
 8007bf8:	2e02      	cmp	r6, #2
 8007bfa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007bfe:	d1e0      	bne.n	8007bc2 <sqrt+0x62>
 8007c00:	f000 fb48 	bl	8008294 <__errno>
 8007c04:	2321      	movs	r3, #33	; 0x21
 8007c06:	6003      	str	r3, [r0, #0]
 8007c08:	e7df      	b.n	8007bca <sqrt+0x6a>
 8007c0a:	bf00      	nop
 8007c0c:	200001f0 	.word	0x200001f0
 8007c10:	080087ef 	.word	0x080087ef
 8007c14:	00000000 	.word	0x00000000

08007c18 <__ieee754_atan2>:
 8007c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c1c:	ec57 6b11 	vmov	r6, r7, d1
 8007c20:	4273      	negs	r3, r6
 8007c22:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8007c26:	4333      	orrs	r3, r6
 8007c28:	f8df c19c 	ldr.w	ip, [pc, #412]	; 8007dc8 <__ieee754_atan2+0x1b0>
 8007c2c:	ec51 0b10 	vmov	r0, r1, d0
 8007c30:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8007c34:	4563      	cmp	r3, ip
 8007c36:	ee11 8a10 	vmov	r8, s2
 8007c3a:	ee10 9a10 	vmov	r9, s0
 8007c3e:	468e      	mov	lr, r1
 8007c40:	d807      	bhi.n	8007c52 <__ieee754_atan2+0x3a>
 8007c42:	4244      	negs	r4, r0
 8007c44:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007c48:	4304      	orrs	r4, r0
 8007c4a:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8007c4e:	4564      	cmp	r4, ip
 8007c50:	d907      	bls.n	8007c62 <__ieee754_atan2+0x4a>
 8007c52:	4632      	mov	r2, r6
 8007c54:	463b      	mov	r3, r7
 8007c56:	f7f8 fac5 	bl	80001e4 <__adddf3>
 8007c5a:	ec41 0b10 	vmov	d0, r0, r1
 8007c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c62:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8007c66:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007c6a:	4334      	orrs	r4, r6
 8007c6c:	d103      	bne.n	8007c76 <__ieee754_atan2+0x5e>
 8007c6e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c72:	f000 b95d 	b.w	8007f30 <atan>
 8007c76:	17bc      	asrs	r4, r7, #30
 8007c78:	f004 0402 	and.w	r4, r4, #2
 8007c7c:	ea59 0903 	orrs.w	r9, r9, r3
 8007c80:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8007c84:	d107      	bne.n	8007c96 <__ieee754_atan2+0x7e>
 8007c86:	2c02      	cmp	r4, #2
 8007c88:	d030      	beq.n	8007cec <__ieee754_atan2+0xd4>
 8007c8a:	2c03      	cmp	r4, #3
 8007c8c:	d1e5      	bne.n	8007c5a <__ieee754_atan2+0x42>
 8007c8e:	a13c      	add	r1, pc, #240	; (adr r1, 8007d80 <__ieee754_atan2+0x168>)
 8007c90:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c94:	e7e1      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007c96:	ea58 0802 	orrs.w	r8, r8, r2
 8007c9a:	d106      	bne.n	8007caa <__ieee754_atan2+0x92>
 8007c9c:	f1be 0f00 	cmp.w	lr, #0
 8007ca0:	da6a      	bge.n	8007d78 <__ieee754_atan2+0x160>
 8007ca2:	a139      	add	r1, pc, #228	; (adr r1, 8007d88 <__ieee754_atan2+0x170>)
 8007ca4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ca8:	e7d7      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007caa:	4562      	cmp	r2, ip
 8007cac:	d122      	bne.n	8007cf4 <__ieee754_atan2+0xdc>
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d111      	bne.n	8007cd6 <__ieee754_atan2+0xbe>
 8007cb2:	2c02      	cmp	r4, #2
 8007cb4:	d007      	beq.n	8007cc6 <__ieee754_atan2+0xae>
 8007cb6:	2c03      	cmp	r4, #3
 8007cb8:	d009      	beq.n	8007cce <__ieee754_atan2+0xb6>
 8007cba:	2c01      	cmp	r4, #1
 8007cbc:	d156      	bne.n	8007d6c <__ieee754_atan2+0x154>
 8007cbe:	a134      	add	r1, pc, #208	; (adr r1, 8007d90 <__ieee754_atan2+0x178>)
 8007cc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cc4:	e7c9      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007cc6:	a134      	add	r1, pc, #208	; (adr r1, 8007d98 <__ieee754_atan2+0x180>)
 8007cc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ccc:	e7c5      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007cce:	a134      	add	r1, pc, #208	; (adr r1, 8007da0 <__ieee754_atan2+0x188>)
 8007cd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cd4:	e7c1      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007cd6:	2c02      	cmp	r4, #2
 8007cd8:	d008      	beq.n	8007cec <__ieee754_atan2+0xd4>
 8007cda:	2c03      	cmp	r4, #3
 8007cdc:	d0d7      	beq.n	8007c8e <__ieee754_atan2+0x76>
 8007cde:	2c01      	cmp	r4, #1
 8007ce0:	f04f 0000 	mov.w	r0, #0
 8007ce4:	d146      	bne.n	8007d74 <__ieee754_atan2+0x15c>
 8007ce6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8007cea:	e7b6      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007cec:	a12e      	add	r1, pc, #184	; (adr r1, 8007da8 <__ieee754_atan2+0x190>)
 8007cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007cf2:	e7b2      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007cf4:	4563      	cmp	r3, ip
 8007cf6:	d0d1      	beq.n	8007c9c <__ieee754_atan2+0x84>
 8007cf8:	1a9b      	subs	r3, r3, r2
 8007cfa:	151b      	asrs	r3, r3, #20
 8007cfc:	2b3c      	cmp	r3, #60	; 0x3c
 8007cfe:	dc1e      	bgt.n	8007d3e <__ieee754_atan2+0x126>
 8007d00:	2f00      	cmp	r7, #0
 8007d02:	da01      	bge.n	8007d08 <__ieee754_atan2+0xf0>
 8007d04:	333c      	adds	r3, #60	; 0x3c
 8007d06:	db1e      	blt.n	8007d46 <__ieee754_atan2+0x12e>
 8007d08:	4632      	mov	r2, r6
 8007d0a:	463b      	mov	r3, r7
 8007d0c:	f7f8 fd46 	bl	800079c <__aeabi_ddiv>
 8007d10:	ec41 0b10 	vmov	d0, r0, r1
 8007d14:	f000 fab4 	bl	8008280 <fabs>
 8007d18:	f000 f90a 	bl	8007f30 <atan>
 8007d1c:	ec51 0b10 	vmov	r0, r1, d0
 8007d20:	2c01      	cmp	r4, #1
 8007d22:	d013      	beq.n	8007d4c <__ieee754_atan2+0x134>
 8007d24:	2c02      	cmp	r4, #2
 8007d26:	d014      	beq.n	8007d52 <__ieee754_atan2+0x13a>
 8007d28:	2c00      	cmp	r4, #0
 8007d2a:	d096      	beq.n	8007c5a <__ieee754_atan2+0x42>
 8007d2c:	a320      	add	r3, pc, #128	; (adr r3, 8007db0 <__ieee754_atan2+0x198>)
 8007d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d32:	f7f8 fa55 	bl	80001e0 <__aeabi_dsub>
 8007d36:	a31c      	add	r3, pc, #112	; (adr r3, 8007da8 <__ieee754_atan2+0x190>)
 8007d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3c:	e013      	b.n	8007d66 <__ieee754_atan2+0x14e>
 8007d3e:	a11e      	add	r1, pc, #120	; (adr r1, 8007db8 <__ieee754_atan2+0x1a0>)
 8007d40:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d44:	e7ec      	b.n	8007d20 <__ieee754_atan2+0x108>
 8007d46:	2000      	movs	r0, #0
 8007d48:	2100      	movs	r1, #0
 8007d4a:	e7e9      	b.n	8007d20 <__ieee754_atan2+0x108>
 8007d4c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8007d50:	e783      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007d52:	a317      	add	r3, pc, #92	; (adr r3, 8007db0 <__ieee754_atan2+0x198>)
 8007d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d58:	f7f8 fa42 	bl	80001e0 <__aeabi_dsub>
 8007d5c:	4602      	mov	r2, r0
 8007d5e:	460b      	mov	r3, r1
 8007d60:	a111      	add	r1, pc, #68	; (adr r1, 8007da8 <__ieee754_atan2+0x190>)
 8007d62:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d66:	f7f8 fa3b 	bl	80001e0 <__aeabi_dsub>
 8007d6a:	e776      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007d6c:	a114      	add	r1, pc, #80	; (adr r1, 8007dc0 <__ieee754_atan2+0x1a8>)
 8007d6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d72:	e772      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007d74:	2100      	movs	r1, #0
 8007d76:	e770      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007d78:	a10f      	add	r1, pc, #60	; (adr r1, 8007db8 <__ieee754_atan2+0x1a0>)
 8007d7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007d7e:	e76c      	b.n	8007c5a <__ieee754_atan2+0x42>
 8007d80:	54442d18 	.word	0x54442d18
 8007d84:	c00921fb 	.word	0xc00921fb
 8007d88:	54442d18 	.word	0x54442d18
 8007d8c:	bff921fb 	.word	0xbff921fb
 8007d90:	54442d18 	.word	0x54442d18
 8007d94:	bfe921fb 	.word	0xbfe921fb
 8007d98:	7f3321d2 	.word	0x7f3321d2
 8007d9c:	4002d97c 	.word	0x4002d97c
 8007da0:	7f3321d2 	.word	0x7f3321d2
 8007da4:	c002d97c 	.word	0xc002d97c
 8007da8:	54442d18 	.word	0x54442d18
 8007dac:	400921fb 	.word	0x400921fb
 8007db0:	33145c07 	.word	0x33145c07
 8007db4:	3ca1a626 	.word	0x3ca1a626
 8007db8:	54442d18 	.word	0x54442d18
 8007dbc:	3ff921fb 	.word	0x3ff921fb
 8007dc0:	54442d18 	.word	0x54442d18
 8007dc4:	3fe921fb 	.word	0x3fe921fb
 8007dc8:	7ff00000 	.word	0x7ff00000

08007dcc <__ieee754_sqrt>:
 8007dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dd0:	ec55 4b10 	vmov	r4, r5, d0
 8007dd4:	4e54      	ldr	r6, [pc, #336]	; (8007f28 <__ieee754_sqrt+0x15c>)
 8007dd6:	43ae      	bics	r6, r5
 8007dd8:	ee10 0a10 	vmov	r0, s0
 8007ddc:	462b      	mov	r3, r5
 8007dde:	462a      	mov	r2, r5
 8007de0:	4621      	mov	r1, r4
 8007de2:	d113      	bne.n	8007e0c <__ieee754_sqrt+0x40>
 8007de4:	ee10 2a10 	vmov	r2, s0
 8007de8:	462b      	mov	r3, r5
 8007dea:	ee10 0a10 	vmov	r0, s0
 8007dee:	4629      	mov	r1, r5
 8007df0:	f7f8 fbaa 	bl	8000548 <__aeabi_dmul>
 8007df4:	4602      	mov	r2, r0
 8007df6:	460b      	mov	r3, r1
 8007df8:	4620      	mov	r0, r4
 8007dfa:	4629      	mov	r1, r5
 8007dfc:	f7f8 f9f2 	bl	80001e4 <__adddf3>
 8007e00:	4604      	mov	r4, r0
 8007e02:	460d      	mov	r5, r1
 8007e04:	ec45 4b10 	vmov	d0, r4, r5
 8007e08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e0c:	2d00      	cmp	r5, #0
 8007e0e:	dc10      	bgt.n	8007e32 <__ieee754_sqrt+0x66>
 8007e10:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007e14:	4330      	orrs	r0, r6
 8007e16:	d0f5      	beq.n	8007e04 <__ieee754_sqrt+0x38>
 8007e18:	b15d      	cbz	r5, 8007e32 <__ieee754_sqrt+0x66>
 8007e1a:	ee10 2a10 	vmov	r2, s0
 8007e1e:	462b      	mov	r3, r5
 8007e20:	4620      	mov	r0, r4
 8007e22:	4629      	mov	r1, r5
 8007e24:	f7f8 f9dc 	bl	80001e0 <__aeabi_dsub>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	460b      	mov	r3, r1
 8007e2c:	f7f8 fcb6 	bl	800079c <__aeabi_ddiv>
 8007e30:	e7e6      	b.n	8007e00 <__ieee754_sqrt+0x34>
 8007e32:	151b      	asrs	r3, r3, #20
 8007e34:	d10c      	bne.n	8007e50 <__ieee754_sqrt+0x84>
 8007e36:	2a00      	cmp	r2, #0
 8007e38:	d06d      	beq.n	8007f16 <__ieee754_sqrt+0x14a>
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	02d6      	lsls	r6, r2, #11
 8007e3e:	d56e      	bpl.n	8007f1e <__ieee754_sqrt+0x152>
 8007e40:	1e44      	subs	r4, r0, #1
 8007e42:	1b1b      	subs	r3, r3, r4
 8007e44:	f1c0 0420 	rsb	r4, r0, #32
 8007e48:	fa21 f404 	lsr.w	r4, r1, r4
 8007e4c:	4322      	orrs	r2, r4
 8007e4e:	4081      	lsls	r1, r0
 8007e50:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007e54:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007e58:	07dd      	lsls	r5, r3, #31
 8007e5a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007e5e:	bf42      	ittt	mi
 8007e60:	0052      	lslmi	r2, r2, #1
 8007e62:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8007e66:	0049      	lslmi	r1, r1, #1
 8007e68:	1058      	asrs	r0, r3, #1
 8007e6a:	2500      	movs	r5, #0
 8007e6c:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 8007e70:	441a      	add	r2, r3
 8007e72:	0049      	lsls	r1, r1, #1
 8007e74:	2316      	movs	r3, #22
 8007e76:	462c      	mov	r4, r5
 8007e78:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007e7c:	19a7      	adds	r7, r4, r6
 8007e7e:	4297      	cmp	r7, r2
 8007e80:	bfde      	ittt	le
 8007e82:	1bd2      	suble	r2, r2, r7
 8007e84:	19bc      	addle	r4, r7, r6
 8007e86:	19ad      	addle	r5, r5, r6
 8007e88:	0052      	lsls	r2, r2, #1
 8007e8a:	3b01      	subs	r3, #1
 8007e8c:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007e90:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007e94:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007e98:	d1f0      	bne.n	8007e7c <__ieee754_sqrt+0xb0>
 8007e9a:	f04f 0e20 	mov.w	lr, #32
 8007e9e:	469c      	mov	ip, r3
 8007ea0:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007ea4:	42a2      	cmp	r2, r4
 8007ea6:	eb06 070c 	add.w	r7, r6, ip
 8007eaa:	dc02      	bgt.n	8007eb2 <__ieee754_sqrt+0xe6>
 8007eac:	d112      	bne.n	8007ed4 <__ieee754_sqrt+0x108>
 8007eae:	428f      	cmp	r7, r1
 8007eb0:	d810      	bhi.n	8007ed4 <__ieee754_sqrt+0x108>
 8007eb2:	2f00      	cmp	r7, #0
 8007eb4:	eb07 0c06 	add.w	ip, r7, r6
 8007eb8:	da34      	bge.n	8007f24 <__ieee754_sqrt+0x158>
 8007eba:	f1bc 0f00 	cmp.w	ip, #0
 8007ebe:	db31      	blt.n	8007f24 <__ieee754_sqrt+0x158>
 8007ec0:	f104 0801 	add.w	r8, r4, #1
 8007ec4:	1b12      	subs	r2, r2, r4
 8007ec6:	428f      	cmp	r7, r1
 8007ec8:	bf88      	it	hi
 8007eca:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007ece:	1bc9      	subs	r1, r1, r7
 8007ed0:	4433      	add	r3, r6
 8007ed2:	4644      	mov	r4, r8
 8007ed4:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 8007ed8:	f1be 0e01 	subs.w	lr, lr, #1
 8007edc:	443a      	add	r2, r7
 8007ede:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007ee2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007ee6:	d1dd      	bne.n	8007ea4 <__ieee754_sqrt+0xd8>
 8007ee8:	430a      	orrs	r2, r1
 8007eea:	d006      	beq.n	8007efa <__ieee754_sqrt+0x12e>
 8007eec:	1c5c      	adds	r4, r3, #1
 8007eee:	bf13      	iteet	ne
 8007ef0:	3301      	addne	r3, #1
 8007ef2:	3501      	addeq	r5, #1
 8007ef4:	4673      	moveq	r3, lr
 8007ef6:	f023 0301 	bicne.w	r3, r3, #1
 8007efa:	106a      	asrs	r2, r5, #1
 8007efc:	085b      	lsrs	r3, r3, #1
 8007efe:	07e9      	lsls	r1, r5, #31
 8007f00:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007f04:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007f08:	bf48      	it	mi
 8007f0a:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007f0e:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007f12:	461c      	mov	r4, r3
 8007f14:	e776      	b.n	8007e04 <__ieee754_sqrt+0x38>
 8007f16:	0aca      	lsrs	r2, r1, #11
 8007f18:	3b15      	subs	r3, #21
 8007f1a:	0549      	lsls	r1, r1, #21
 8007f1c:	e78b      	b.n	8007e36 <__ieee754_sqrt+0x6a>
 8007f1e:	0052      	lsls	r2, r2, #1
 8007f20:	3001      	adds	r0, #1
 8007f22:	e78b      	b.n	8007e3c <__ieee754_sqrt+0x70>
 8007f24:	46a0      	mov	r8, r4
 8007f26:	e7cd      	b.n	8007ec4 <__ieee754_sqrt+0xf8>
 8007f28:	7ff00000 	.word	0x7ff00000
 8007f2c:	00000000 	.word	0x00000000

08007f30 <atan>:
 8007f30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f34:	ec55 4b10 	vmov	r4, r5, d0
 8007f38:	4bc7      	ldr	r3, [pc, #796]	; (8008258 <atan+0x328>)
 8007f3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007f3e:	429e      	cmp	r6, r3
 8007f40:	46ab      	mov	fp, r5
 8007f42:	dd18      	ble.n	8007f76 <atan+0x46>
 8007f44:	4ac5      	ldr	r2, [pc, #788]	; (800825c <atan+0x32c>)
 8007f46:	4296      	cmp	r6, r2
 8007f48:	dc01      	bgt.n	8007f4e <atan+0x1e>
 8007f4a:	d109      	bne.n	8007f60 <atan+0x30>
 8007f4c:	b144      	cbz	r4, 8007f60 <atan+0x30>
 8007f4e:	4622      	mov	r2, r4
 8007f50:	462b      	mov	r3, r5
 8007f52:	4620      	mov	r0, r4
 8007f54:	4629      	mov	r1, r5
 8007f56:	f7f8 f945 	bl	80001e4 <__adddf3>
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	460d      	mov	r5, r1
 8007f5e:	e006      	b.n	8007f6e <atan+0x3e>
 8007f60:	f1bb 0f00 	cmp.w	fp, #0
 8007f64:	f300 813a 	bgt.w	80081dc <atan+0x2ac>
 8007f68:	a59f      	add	r5, pc, #636	; (adr r5, 80081e8 <atan+0x2b8>)
 8007f6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007f6e:	ec45 4b10 	vmov	d0, r4, r5
 8007f72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f76:	4bba      	ldr	r3, [pc, #744]	; (8008260 <atan+0x330>)
 8007f78:	429e      	cmp	r6, r3
 8007f7a:	dc14      	bgt.n	8007fa6 <atan+0x76>
 8007f7c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8007f80:	429e      	cmp	r6, r3
 8007f82:	dc0d      	bgt.n	8007fa0 <atan+0x70>
 8007f84:	a39a      	add	r3, pc, #616	; (adr r3, 80081f0 <atan+0x2c0>)
 8007f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f8a:	ee10 0a10 	vmov	r0, s0
 8007f8e:	4629      	mov	r1, r5
 8007f90:	f7f8 f928 	bl	80001e4 <__adddf3>
 8007f94:	2200      	movs	r2, #0
 8007f96:	4bb3      	ldr	r3, [pc, #716]	; (8008264 <atan+0x334>)
 8007f98:	f7f8 fd66 	bl	8000a68 <__aeabi_dcmpgt>
 8007f9c:	2800      	cmp	r0, #0
 8007f9e:	d1e6      	bne.n	8007f6e <atan+0x3e>
 8007fa0:	f04f 3aff 	mov.w	sl, #4294967295
 8007fa4:	e02b      	b.n	8007ffe <atan+0xce>
 8007fa6:	f000 f96b 	bl	8008280 <fabs>
 8007faa:	4baf      	ldr	r3, [pc, #700]	; (8008268 <atan+0x338>)
 8007fac:	429e      	cmp	r6, r3
 8007fae:	ec55 4b10 	vmov	r4, r5, d0
 8007fb2:	f300 80bf 	bgt.w	8008134 <atan+0x204>
 8007fb6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8007fba:	429e      	cmp	r6, r3
 8007fbc:	f300 80a0 	bgt.w	8008100 <atan+0x1d0>
 8007fc0:	ee10 2a10 	vmov	r2, s0
 8007fc4:	ee10 0a10 	vmov	r0, s0
 8007fc8:	462b      	mov	r3, r5
 8007fca:	4629      	mov	r1, r5
 8007fcc:	f7f8 f90a 	bl	80001e4 <__adddf3>
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	4ba4      	ldr	r3, [pc, #656]	; (8008264 <atan+0x334>)
 8007fd4:	f7f8 f904 	bl	80001e0 <__aeabi_dsub>
 8007fd8:	2200      	movs	r2, #0
 8007fda:	4606      	mov	r6, r0
 8007fdc:	460f      	mov	r7, r1
 8007fde:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	4629      	mov	r1, r5
 8007fe6:	f7f8 f8fd 	bl	80001e4 <__adddf3>
 8007fea:	4602      	mov	r2, r0
 8007fec:	460b      	mov	r3, r1
 8007fee:	4630      	mov	r0, r6
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	f7f8 fbd3 	bl	800079c <__aeabi_ddiv>
 8007ff6:	f04f 0a00 	mov.w	sl, #0
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	460d      	mov	r5, r1
 8007ffe:	4622      	mov	r2, r4
 8008000:	462b      	mov	r3, r5
 8008002:	4620      	mov	r0, r4
 8008004:	4629      	mov	r1, r5
 8008006:	f7f8 fa9f 	bl	8000548 <__aeabi_dmul>
 800800a:	4602      	mov	r2, r0
 800800c:	460b      	mov	r3, r1
 800800e:	4680      	mov	r8, r0
 8008010:	4689      	mov	r9, r1
 8008012:	f7f8 fa99 	bl	8000548 <__aeabi_dmul>
 8008016:	a378      	add	r3, pc, #480	; (adr r3, 80081f8 <atan+0x2c8>)
 8008018:	e9d3 2300 	ldrd	r2, r3, [r3]
 800801c:	4606      	mov	r6, r0
 800801e:	460f      	mov	r7, r1
 8008020:	f7f8 fa92 	bl	8000548 <__aeabi_dmul>
 8008024:	a376      	add	r3, pc, #472	; (adr r3, 8008200 <atan+0x2d0>)
 8008026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800802a:	f7f8 f8db 	bl	80001e4 <__adddf3>
 800802e:	4632      	mov	r2, r6
 8008030:	463b      	mov	r3, r7
 8008032:	f7f8 fa89 	bl	8000548 <__aeabi_dmul>
 8008036:	a374      	add	r3, pc, #464	; (adr r3, 8008208 <atan+0x2d8>)
 8008038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800803c:	f7f8 f8d2 	bl	80001e4 <__adddf3>
 8008040:	4632      	mov	r2, r6
 8008042:	463b      	mov	r3, r7
 8008044:	f7f8 fa80 	bl	8000548 <__aeabi_dmul>
 8008048:	a371      	add	r3, pc, #452	; (adr r3, 8008210 <atan+0x2e0>)
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	f7f8 f8c9 	bl	80001e4 <__adddf3>
 8008052:	4632      	mov	r2, r6
 8008054:	463b      	mov	r3, r7
 8008056:	f7f8 fa77 	bl	8000548 <__aeabi_dmul>
 800805a:	a36f      	add	r3, pc, #444	; (adr r3, 8008218 <atan+0x2e8>)
 800805c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008060:	f7f8 f8c0 	bl	80001e4 <__adddf3>
 8008064:	4632      	mov	r2, r6
 8008066:	463b      	mov	r3, r7
 8008068:	f7f8 fa6e 	bl	8000548 <__aeabi_dmul>
 800806c:	a36c      	add	r3, pc, #432	; (adr r3, 8008220 <atan+0x2f0>)
 800806e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008072:	f7f8 f8b7 	bl	80001e4 <__adddf3>
 8008076:	4642      	mov	r2, r8
 8008078:	464b      	mov	r3, r9
 800807a:	f7f8 fa65 	bl	8000548 <__aeabi_dmul>
 800807e:	a36a      	add	r3, pc, #424	; (adr r3, 8008228 <atan+0x2f8>)
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	4680      	mov	r8, r0
 8008086:	4689      	mov	r9, r1
 8008088:	4630      	mov	r0, r6
 800808a:	4639      	mov	r1, r7
 800808c:	f7f8 fa5c 	bl	8000548 <__aeabi_dmul>
 8008090:	a367      	add	r3, pc, #412	; (adr r3, 8008230 <atan+0x300>)
 8008092:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008096:	f7f8 f8a3 	bl	80001e0 <__aeabi_dsub>
 800809a:	4632      	mov	r2, r6
 800809c:	463b      	mov	r3, r7
 800809e:	f7f8 fa53 	bl	8000548 <__aeabi_dmul>
 80080a2:	a365      	add	r3, pc, #404	; (adr r3, 8008238 <atan+0x308>)
 80080a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a8:	f7f8 f89a 	bl	80001e0 <__aeabi_dsub>
 80080ac:	4632      	mov	r2, r6
 80080ae:	463b      	mov	r3, r7
 80080b0:	f7f8 fa4a 	bl	8000548 <__aeabi_dmul>
 80080b4:	a362      	add	r3, pc, #392	; (adr r3, 8008240 <atan+0x310>)
 80080b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ba:	f7f8 f891 	bl	80001e0 <__aeabi_dsub>
 80080be:	4632      	mov	r2, r6
 80080c0:	463b      	mov	r3, r7
 80080c2:	f7f8 fa41 	bl	8000548 <__aeabi_dmul>
 80080c6:	a360      	add	r3, pc, #384	; (adr r3, 8008248 <atan+0x318>)
 80080c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080cc:	f7f8 f888 	bl	80001e0 <__aeabi_dsub>
 80080d0:	4632      	mov	r2, r6
 80080d2:	463b      	mov	r3, r7
 80080d4:	f7f8 fa38 	bl	8000548 <__aeabi_dmul>
 80080d8:	f1ba 3fff 	cmp.w	sl, #4294967295
 80080dc:	4602      	mov	r2, r0
 80080de:	460b      	mov	r3, r1
 80080e0:	d155      	bne.n	800818e <atan+0x25e>
 80080e2:	4640      	mov	r0, r8
 80080e4:	4649      	mov	r1, r9
 80080e6:	f7f8 f87d 	bl	80001e4 <__adddf3>
 80080ea:	4622      	mov	r2, r4
 80080ec:	462b      	mov	r3, r5
 80080ee:	f7f8 fa2b 	bl	8000548 <__aeabi_dmul>
 80080f2:	4602      	mov	r2, r0
 80080f4:	460b      	mov	r3, r1
 80080f6:	4620      	mov	r0, r4
 80080f8:	4629      	mov	r1, r5
 80080fa:	f7f8 f871 	bl	80001e0 <__aeabi_dsub>
 80080fe:	e72c      	b.n	8007f5a <atan+0x2a>
 8008100:	ee10 0a10 	vmov	r0, s0
 8008104:	2200      	movs	r2, #0
 8008106:	4b57      	ldr	r3, [pc, #348]	; (8008264 <atan+0x334>)
 8008108:	4629      	mov	r1, r5
 800810a:	f7f8 f869 	bl	80001e0 <__aeabi_dsub>
 800810e:	2200      	movs	r2, #0
 8008110:	4606      	mov	r6, r0
 8008112:	460f      	mov	r7, r1
 8008114:	4b53      	ldr	r3, [pc, #332]	; (8008264 <atan+0x334>)
 8008116:	4620      	mov	r0, r4
 8008118:	4629      	mov	r1, r5
 800811a:	f7f8 f863 	bl	80001e4 <__adddf3>
 800811e:	4602      	mov	r2, r0
 8008120:	460b      	mov	r3, r1
 8008122:	4630      	mov	r0, r6
 8008124:	4639      	mov	r1, r7
 8008126:	f7f8 fb39 	bl	800079c <__aeabi_ddiv>
 800812a:	f04f 0a01 	mov.w	sl, #1
 800812e:	4604      	mov	r4, r0
 8008130:	460d      	mov	r5, r1
 8008132:	e764      	b.n	8007ffe <atan+0xce>
 8008134:	4b4d      	ldr	r3, [pc, #308]	; (800826c <atan+0x33c>)
 8008136:	429e      	cmp	r6, r3
 8008138:	dc1d      	bgt.n	8008176 <atan+0x246>
 800813a:	ee10 0a10 	vmov	r0, s0
 800813e:	2200      	movs	r2, #0
 8008140:	4b4b      	ldr	r3, [pc, #300]	; (8008270 <atan+0x340>)
 8008142:	4629      	mov	r1, r5
 8008144:	f7f8 f84c 	bl	80001e0 <__aeabi_dsub>
 8008148:	2200      	movs	r2, #0
 800814a:	4606      	mov	r6, r0
 800814c:	460f      	mov	r7, r1
 800814e:	4b48      	ldr	r3, [pc, #288]	; (8008270 <atan+0x340>)
 8008150:	4620      	mov	r0, r4
 8008152:	4629      	mov	r1, r5
 8008154:	f7f8 f9f8 	bl	8000548 <__aeabi_dmul>
 8008158:	2200      	movs	r2, #0
 800815a:	4b42      	ldr	r3, [pc, #264]	; (8008264 <atan+0x334>)
 800815c:	f7f8 f842 	bl	80001e4 <__adddf3>
 8008160:	4602      	mov	r2, r0
 8008162:	460b      	mov	r3, r1
 8008164:	4630      	mov	r0, r6
 8008166:	4639      	mov	r1, r7
 8008168:	f7f8 fb18 	bl	800079c <__aeabi_ddiv>
 800816c:	f04f 0a02 	mov.w	sl, #2
 8008170:	4604      	mov	r4, r0
 8008172:	460d      	mov	r5, r1
 8008174:	e743      	b.n	8007ffe <atan+0xce>
 8008176:	462b      	mov	r3, r5
 8008178:	ee10 2a10 	vmov	r2, s0
 800817c:	2000      	movs	r0, #0
 800817e:	493d      	ldr	r1, [pc, #244]	; (8008274 <atan+0x344>)
 8008180:	f7f8 fb0c 	bl	800079c <__aeabi_ddiv>
 8008184:	f04f 0a03 	mov.w	sl, #3
 8008188:	4604      	mov	r4, r0
 800818a:	460d      	mov	r5, r1
 800818c:	e737      	b.n	8007ffe <atan+0xce>
 800818e:	4640      	mov	r0, r8
 8008190:	4649      	mov	r1, r9
 8008192:	f7f8 f827 	bl	80001e4 <__adddf3>
 8008196:	4622      	mov	r2, r4
 8008198:	462b      	mov	r3, r5
 800819a:	f7f8 f9d5 	bl	8000548 <__aeabi_dmul>
 800819e:	4e36      	ldr	r6, [pc, #216]	; (8008278 <atan+0x348>)
 80081a0:	4b36      	ldr	r3, [pc, #216]	; (800827c <atan+0x34c>)
 80081a2:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 80081a6:	4456      	add	r6, sl
 80081a8:	449a      	add	sl, r3
 80081aa:	e9da 2300 	ldrd	r2, r3, [sl]
 80081ae:	f7f8 f817 	bl	80001e0 <__aeabi_dsub>
 80081b2:	4622      	mov	r2, r4
 80081b4:	462b      	mov	r3, r5
 80081b6:	f7f8 f813 	bl	80001e0 <__aeabi_dsub>
 80081ba:	4602      	mov	r2, r0
 80081bc:	460b      	mov	r3, r1
 80081be:	e9d6 0100 	ldrd	r0, r1, [r6]
 80081c2:	f7f8 f80d 	bl	80001e0 <__aeabi_dsub>
 80081c6:	f1bb 0f00 	cmp.w	fp, #0
 80081ca:	4604      	mov	r4, r0
 80081cc:	460d      	mov	r5, r1
 80081ce:	f6bf aece 	bge.w	8007f6e <atan+0x3e>
 80081d2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081d6:	4604      	mov	r4, r0
 80081d8:	461d      	mov	r5, r3
 80081da:	e6c8      	b.n	8007f6e <atan+0x3e>
 80081dc:	a51c      	add	r5, pc, #112	; (adr r5, 8008250 <atan+0x320>)
 80081de:	e9d5 4500 	ldrd	r4, r5, [r5]
 80081e2:	e6c4      	b.n	8007f6e <atan+0x3e>
 80081e4:	f3af 8000 	nop.w
 80081e8:	54442d18 	.word	0x54442d18
 80081ec:	bff921fb 	.word	0xbff921fb
 80081f0:	8800759c 	.word	0x8800759c
 80081f4:	7e37e43c 	.word	0x7e37e43c
 80081f8:	e322da11 	.word	0xe322da11
 80081fc:	3f90ad3a 	.word	0x3f90ad3a
 8008200:	24760deb 	.word	0x24760deb
 8008204:	3fa97b4b 	.word	0x3fa97b4b
 8008208:	a0d03d51 	.word	0xa0d03d51
 800820c:	3fb10d66 	.word	0x3fb10d66
 8008210:	c54c206e 	.word	0xc54c206e
 8008214:	3fb745cd 	.word	0x3fb745cd
 8008218:	920083ff 	.word	0x920083ff
 800821c:	3fc24924 	.word	0x3fc24924
 8008220:	5555550d 	.word	0x5555550d
 8008224:	3fd55555 	.word	0x3fd55555
 8008228:	2c6a6c2f 	.word	0x2c6a6c2f
 800822c:	bfa2b444 	.word	0xbfa2b444
 8008230:	52defd9a 	.word	0x52defd9a
 8008234:	3fadde2d 	.word	0x3fadde2d
 8008238:	af749a6d 	.word	0xaf749a6d
 800823c:	3fb3b0f2 	.word	0x3fb3b0f2
 8008240:	fe231671 	.word	0xfe231671
 8008244:	3fbc71c6 	.word	0x3fbc71c6
 8008248:	9998ebc4 	.word	0x9998ebc4
 800824c:	3fc99999 	.word	0x3fc99999
 8008250:	54442d18 	.word	0x54442d18
 8008254:	3ff921fb 	.word	0x3ff921fb
 8008258:	440fffff 	.word	0x440fffff
 800825c:	7ff00000 	.word	0x7ff00000
 8008260:	3fdbffff 	.word	0x3fdbffff
 8008264:	3ff00000 	.word	0x3ff00000
 8008268:	3ff2ffff 	.word	0x3ff2ffff
 800826c:	40037fff 	.word	0x40037fff
 8008270:	3ff80000 	.word	0x3ff80000
 8008274:	bff00000 	.word	0xbff00000
 8008278:	080087f8 	.word	0x080087f8
 800827c:	08008818 	.word	0x08008818

08008280 <fabs>:
 8008280:	ec53 2b10 	vmov	r2, r3, d0
 8008284:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008288:	ec43 2b10 	vmov	d0, r2, r3
 800828c:	4770      	bx	lr

0800828e <matherr>:
 800828e:	2000      	movs	r0, #0
 8008290:	4770      	bx	lr
	...

08008294 <__errno>:
 8008294:	4b01      	ldr	r3, [pc, #4]	; (800829c <__errno+0x8>)
 8008296:	6818      	ldr	r0, [r3, #0]
 8008298:	4770      	bx	lr
 800829a:	bf00      	nop
 800829c:	20000020 	.word	0x20000020

080082a0 <_sbrk>:
 80082a0:	4b04      	ldr	r3, [pc, #16]	; (80082b4 <_sbrk+0x14>)
 80082a2:	6819      	ldr	r1, [r3, #0]
 80082a4:	4602      	mov	r2, r0
 80082a6:	b909      	cbnz	r1, 80082ac <_sbrk+0xc>
 80082a8:	4903      	ldr	r1, [pc, #12]	; (80082b8 <_sbrk+0x18>)
 80082aa:	6019      	str	r1, [r3, #0]
 80082ac:	6818      	ldr	r0, [r3, #0]
 80082ae:	4402      	add	r2, r0
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	4770      	bx	lr
 80082b4:	2000022c 	.word	0x2000022c
 80082b8:	20000734 	.word	0x20000734

080082bc <_init>:
 80082bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082be:	bf00      	nop
 80082c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082c2:	bc08      	pop	{r3}
 80082c4:	469e      	mov	lr, r3
 80082c6:	4770      	bx	lr

080082c8 <_fini>:
 80082c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ca:	bf00      	nop
 80082cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ce:	bc08      	pop	{r3}
 80082d0:	469e      	mov	lr, r3
 80082d2:	4770      	bx	lr
