Flow report for graphicionado_rtl
Wed Dec 11 00:09:45 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Flow Summary                                                                        ;
+-----------------------------------+-------------------------------------------------+
; Flow Status                       ; Successful - Wed Dec 11 00:09:45 2019           ;
; Quartus Prime Version             ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                     ; graphicionado_rtl                               ;
; Top-level Entity Name             ; rand_mem_read_module                            ;
; Family                            ; Stratix IV                                      ;
; Logic utilization                 ; < 1 %                                           ;
;     Combinational ALUTs           ; 69 / 58,080 ( < 1 % )                           ;
;     Memory ALUTs                  ; 0 / 29,040 ( 0 % )                              ;
;     Dedicated logic registers     ; 130 / 58,080 ( < 1 % )                          ;
; Total registers                   ; 260                                             ;
; Total pins                        ; 264 / 584 ( 45 % )                              ;
; Total virtual pins                ; 0                                               ;
; Total block memory bits           ; 0 / 6,617,088 ( 0 % )                           ;
; DSP block 18-bit elements         ; 0 / 384 ( 0 % )                                 ;
; Total GXB Receiver Channel PCS    ; 0 / 16 ( 0 % )                                  ;
; Total GXB Receiver Channel PMA    ; 0 / 24 ( 0 % )                                  ;
; Total GXB Transmitter Channel PCS ; 0 / 16 ( 0 % )                                  ;
; Total GXB Transmitter Channel PMA ; 0 / 24 ( 0 % )                                  ;
; Total PLLs                        ; 0 / 4 ( 0 % )                                   ;
; Total DLLs                        ; 0 / 4 ( 0 % )                                   ;
; Device                            ; EP4SGX70HF35C2                                  ;
; Timing Models                     ; Final                                           ;
+-----------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 12/11/2019 00:06:56 ;
; Main task         ; Compilation         ;
; Revision Name     ; graphicionado_rtl   ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                             ;
+--------------------------------------+----------------------------------------+-------------------+----------------------+-----------------------------------+
; Assignment Name                      ; Value                                  ; Default Value     ; Entity Name          ; Section Id                        ;
+--------------------------------------+----------------------------------------+-------------------+----------------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 345052705264.157604441613387           ; --                ; --                   ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                     ; --                ; --                   ; tb                                ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --                ; --                   ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --                ; --                   ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --                ; --                   ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                    ; --                ; --                   ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; tb                                     ; --                ; --                   ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                      ; --                ; --                   ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)        ; <None>            ; --                   ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                        ; --                ; --                   ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; testbench.sv                           ; --                ; --                   ; tb                                ;
; EDA_TEST_BENCH_MODULE_NAME           ; tb                                     ; --                ; --                   ; tb                                ;
; EDA_TEST_BENCH_NAME                  ; tb                                     ; --                ; --                   ; eda_simulation                    ;
; EDA_TIME_SCALE                       ; 1 ns                                   ; --                ; --                   ; eda_simulation                    ;
; FITTER_EFFORT                        ; Standard Fit                           ; Auto Fit          ; --                   ; --                                ;
; FLOW_ENABLE_POWER_ANALYZER           ; On                                     ; Off               ; --                   ; --                                ;
; MUX_RESTRUCTURE                      ; Off                                    ; Auto              ; --                   ; --                                ;
; NUM_PARALLEL_PROCESSORS              ; 1                                      ; --                ; --                   ; --                                ;
; OPTIMIZATION_MODE                    ; Aggressive Performance                 ; Balanced          ; --                   ; --                                ;
; OPTIMIZATION_TECHNIQUE               ; Speed                                  ; Balanced          ; --                   ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family) ; --                ; rand_mem_read_module ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family) ; --                ; rand_mem_read_module ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family) ; --                ; rand_mem_read_module ; Top                               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; On                                     ; Off               ; --                   ; --                                ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; On                                     ; Off               ; --                   ; --                                ;
; PLACEMENT_EFFORT_MULTIPLIER          ; 4.0                                    ; 1.0               ; --                   ; --                                ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                    ; --                ; --                   ; --                                ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE   ; 12.5 %                                 ; 12.5%             ; --                   ; --                                ;
; POWER_INPUT_FILE_NAME                ; simulation/modelsim/p7.vcd             ; --                ; rand_mem_read_module ; p7.vcd                            ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW  ; --                ; --                   ; --                                ;
; POWER_REPORT_POWER_DISSIPATION       ; On                                     ; Off               ; --                   ; --                                ;
; POWER_REPORT_SIGNAL_ACTIVITY         ; On                                     ; Off               ; --                   ; --                                ;
; POWER_USE_INPUT_FILES                ; On                                     ; Off               ; --                   ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                           ; --                ; --                   ; --                                ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL     ; MAXIMUM                                ; Normal            ; --                   ; --                                ;
; TOP_LEVEL_ENTITY                     ; rand_mem_read_module                   ; graphicionado_rtl ; --                   ; --                                ;
+--------------------------------------+----------------------------------------+-------------------+----------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:19     ; 1.0                     ; 1232 MB             ; 00:00:29                           ;
; Fitter               ; 00:00:53     ; 1.0                     ; 1549 MB             ; 00:00:50                           ;
; Assembler            ; 00:00:05     ; 1.0                     ; 1081 MB             ; 00:00:04                           ;
; Power Analyzer       ; 00:01:16     ; 1.0                     ; 1427 MB             ; 00:01:07                           ;
; Timing Analyzer      ; 00:00:06     ; 1.0                     ; 1055 MB             ; 00:00:03                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 1232 MB             ; 00:00:01                           ;
; Total                ; 00:02:40     ; --                      ; --                  ; 00:02:34                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                                 ;
+----------------------+---------------------------+--------------+--------------+----------------+
; Module Name          ; Machine Hostname          ; OS Name      ; OS Version   ; Processor type ;
+----------------------+---------------------------+--------------+--------------+----------------+
; Analysis & Synthesis ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Fitter               ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Assembler            ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Power Analyzer       ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; Timing Analyzer      ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
; EDA Netlist Writer   ; linux-15.ews.illinois.edu ; CentOS Linux ; CentOS Linux ; x86_64         ;
+----------------------+---------------------------+--------------+--------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off graphicionado_rtl -c graphicionado_rtl
quartus_fit --read_settings_files=off --write_settings_files=off graphicionado_rtl -c graphicionado_rtl
quartus_asm --read_settings_files=off --write_settings_files=off graphicionado_rtl -c graphicionado_rtl
quartus_pow --read_settings_files=off --write_settings_files=off graphicionado_rtl -c graphicionado_rtl
quartus_sta graphicionado_rtl -c graphicionado_rtl
quartus_eda --read_settings_files=off --write_settings_files=off graphicionado_rtl -c graphicionado_rtl



