{
  "meta": {
    "name": "ND-5000/5800 Microcode Definition",
    "version": "1.0",
    "wordSize": 128,
    "byteOrder": "big-endian",
    "source": "ND-05.022.1 Reference Manual Appendix A, MICROCODE-FIELDS.md",
    "notes": "16 bytes per microcode word, byte 0 = bits 127-120. All values include complete enumeration of valid field values with mnemonics and descriptions."
  },
  "fieldGroups": {
    "ALU": {
      "description": "Arithmetic Logic Unit control",
      "unit": "ALU",
      "fields": {
        "ALU_TRUE": {
          "highBit": 127,
          "lowBit": 122,
          "width": 6,
          "description": "ALU operation when condition is true (4-bit ALU + 2-bit carry)",
          "subfields": {
            "ALU": {
              "highBit": 127,
              "lowBit": 124,
              "width": 4,
              "values": {
                "0": {
                  "mnemonic": "ALU,FZRO",
                  "description": "FORCE ZERO ALU OUTPUT"
                },
                "1": {
                  "mnemonic": "ALU,ADIRC",
                  "description": "ALU OUTPUT COMPLEMENTED"
                },
                "2": {
                  "mnemonic": "ALU,AND",
                  "description": "LOGICAL AND OF A AND B"
                },
                "3": {
                  "mnemonic": "ALU,ANDCB",
                  "description": "LOGICAL AND OF A AND B COMPLEMENTED"
                },
                "4": {
                  "mnemonic": "ALU,A",
                  "description": "A OPERAND DIRECT THROUGH THE ALU"
                },
                "5": {
                  "mnemonic": "ALU,XOR",
                  "description": "LOGICAL EXCLUSIVE OR OF A AND B"
                },
                "6": {
                  "mnemonic": "ALU,ANDCA",
                  "description": "LOGICAL AND OF A COMPLEMENTED AND B"
                },
                "7": {
                  "mnemonic": "ALU,OR",
                  "description": "LOGICAL OR OF A AND B"
                },
                "8": {
                  "mnemonic": "ALU,A-1",
                  "description": "DECREMENT A OPERAND"
                },
                "9": {
                  "mnemonic": "ALU,A,/2",
                  "description": "FBUS = ALU.OUTPUT/2; FBUS(31) = CARRY"
                },
                "10": {
                  "mnemonic": "ALU,A-B",
                  "description": "A MINUS B OPERAND (carry selects -1 or +C)"
                },
                "11": {
                  "mnemonic": "ALU,A-B,*2",
                  "description": "FBUS = ALU.OUTPUT*2; FBUS(00) = 0"
                },
                "12": {
                  "mnemonic": "ALU,A+B,/2",
                  "description": "FBUS = ALU.OUTPUT/2; FBUS(31) = CARRY"
                },
                "13": {
                  "mnemonic": "ALU,A+B",
                  "description": "A OPERAND ADDED B OPERAND"
                },
                "14": {
                  "mnemonic": "ALU,B-A",
                  "description": "B OPERAND MINUS A OPERAND (carry selects -1 or +C)"
                },
                "15": {
                  "mnemonic": "ALU,A+B,*2",
                  "description": "FBUS = ALU.OUTPUT*2; FBUS(00) = 0"
                }
              }
            },
            "CARRY": {
              "highBit": 123,
              "lowBit": 122,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "(zero)",
                  "description": "Carry input = 0"
                },
                "1": {
                  "mnemonic": "CRY,ONE",
                  "description": "ONE AS CARRY"
                },
                "2": {
                  "mnemonic": "CRY,C",
                  "description": "C FROM STATUS AS CARRY"
                },
                "3": {
                  "mnemonic": "CRY,MC",
                  "description": "MICRO CARRY AS CARRY"
                }
              }
            }
          }
        },
        "ALU_FALSE": {
          "highBit": 121,
          "lowBit": 116,
          "width": 6,
          "description": "ALU operation when condition is false (4-bit ALU + 2-bit carry)",
          "subfields": {
            "ALU": {
              "highBit": 121,
              "lowBit": 118,
              "width": 4,
              "values": {
                "0": {
                  "mnemonic": "ALUF,FZRO",
                  "description": "FORCE ZERO ALU OUTPUT"
                },
                "1": {
                  "mnemonic": "ALUF,ADRC",
                  "description": "ALU OUTPUT COMPLEMENTED"
                },
                "2": {
                  "mnemonic": "ALUF,AND",
                  "description": "LOGICAL AND OF A AND B"
                },
                "3": {
                  "mnemonic": "ALUF,ANDCB",
                  "description": "LOGICAL AND OF A AND B COMPLEMENTED"
                },
                "4": {
                  "mnemonic": "ALUF,A",
                  "description": "A OPERAND DIRECT THROUGH THE ALU"
                },
                "5": {
                  "mnemonic": "ALUF,XOR",
                  "description": "LOGICAL EXCLUSIVE OR OF A AND B"
                },
                "6": {
                  "mnemonic": "ALUF,ANDCA",
                  "description": "LOGICAL AND OF A COMPLEMENTED AND B"
                },
                "7": {
                  "mnemonic": "ALUF,OR",
                  "description": "LOGICAL OR OF A AND B"
                },
                "8": {
                  "mnemonic": "ALUF,A-1",
                  "description": "DECREMENT A OPERAND"
                },
                "9": {
                  "mnemonic": "ALUF,A,/2",
                  "description": "FBUS = ALU.OUTPUT/2; FBUS(31) = CARRY"
                },
                "10": {
                  "mnemonic": "ALUF,A-B",
                  "description": "A MINUS B OPERAND (carry selects -1 or +C)"
                },
                "11": {
                  "mnemonic": "ALUF,A-B,*2",
                  "description": "FBUS = ALU.OUTPUT*2"
                },
                "12": {
                  "mnemonic": "ALUF,A+B,/2",
                  "description": "FBUS = ALU.OUTPUT/2"
                },
                "13": {
                  "mnemonic": "ALUF,A+B",
                  "description": "A OPERAND ADDED B OPERAND"
                },
                "14": {
                  "mnemonic": "ALUF,B-A",
                  "description": "B OPERAND MINUS A OPERAND (carry selects -1 or +C)"
                },
                "15": {
                  "mnemonic": "ALUF,A+B,*2",
                  "description": "FBUS = ALU.OUTPUT*2"
                }
              }
            },
            "CARRY": {
              "highBit": 117,
              "lowBit": 116,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "(zero)",
                  "description": "Carry input = 0"
                },
                "1": {
                  "mnemonic": "CRYF,ONE",
                  "description": "ONE AS CARRY"
                },
                "2": {
                  "mnemonic": "CRYF,C",
                  "description": "C FROM STATUS AS CARRY"
                },
                "3": {
                  "mnemonic": "CRYF,MC",
                  "description": "MICRO CARRY AS CARRY"
                }
              }
            }
          }
        },
        "EXUC": {
          "highBit": 115,
          "lowBit": 115,
          "width": 1,
          "description": "Execute unconditional - for sneak instructions during pipeline breaks",
          "values": {
            "0": {
              "mnemonic": "(normal)",
              "description": "Normal conditional execution"
            },
            "1": {
              "mnemonic": "EXUC",
              "description": "EXECUTE UNCONDITIONAL"
            }
          }
        },
        "COND_ALU": {
          "highBit": 114,
          "lowBit": 114,
          "width": 1,
          "description": "Enable conditional ALU operation",
          "values": {
            "0": {
              "mnemonic": "(true only)",
              "description": "ALU uses true function only"
            },
            "1": {
              "mnemonic": "(conditional)",
              "description": "ALU selects function based on condition"
            }
          }
        }
      }
    },
    "Q_REGISTER": {
      "description": "Q shift register control",
      "unit": "ALU",
      "fields": {
        "Q_REG": {
          "highBit": 113,
          "lowBit": 111,
          "width": 3,
          "description": "Q-register operation (hold, load, shift, rotate)",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "No Q-register operation"
            },
            "1": {
              "mnemonic": "Q,F",
              "description": "Q <- ALU OUTPUT"
            },
            "2": {
              "mnemonic": "Q,Q*DIV",
              "description": "Q <- Q*2; Q(00) <- DIVR (divide shift)"
            },
            "3": {
              "mnemonic": "Q,Q*LOG",
              "description": "Q <- Q*2; Q(00) <- 0 (logical shift left)"
            },
            "4": {
              "mnemonic": "Q,Q/ARI",
              "description": "Q <- Q/2; Q(SIGN.BIT) <- Q(SIGN.BIT) (arithmetic shift right)"
            },
            "5": {
              "mnemonic": "Q,Q/LOG",
              "description": "Q <- Q/2; Q(SIGN.BIT) <- 0 (logical shift right)"
            },
            "6": {
              "mnemonic": "Q,Q/ROT",
              "description": "Q <- Q/2; Q(SIGN.BIT) <- Q(00) (rotate right)"
            },
            "7": {
              "mnemonic": "Q,Q*ROT",
              "description": "Q <- Q*2; Q(00) <- Q(SIGN.BIT) (rotate left)"
            }
          }
        }
      }
    },
    "AAP": {
      "description": "Additional Arithmetic Processor control",
      "unit": "AAP",
      "fields": {
        "AAP_CTRL": {
          "highBit": 110,
          "lowBit": 103,
          "width": 8,
          "description": "AAP type (bits 7-5) + operation (bits 4-0)",
          "subfields": {
            "TYPE": {
              "highBit": 110,
              "lowBit": 108,
              "width": 3,
              "values": {
                "0": {
                  "mnemonic": "(none)",
                  "description": "No AAP operation"
                },
                "1": {
                  "mnemonic": "AAP1",
                  "description": "ND-570 floating point unit"
                },
                "2": {
                  "mnemonic": "AAP2",
                  "description": "Extended AAP"
                },
                "6": {
                  "mnemonic": "EXPISO",
                  "description": "Exponent isolate (standalone)"
                }
              }
            },
            "AAP1_OP": {
              "highBit": 107,
              "lowBit": 103,
              "width": 5,
              "description": "Operation code when TYPE=1 (AAP1)",
              "values": {
                "1": {
                  "mnemonic": "AAP1,CTF",
                  "description": "CONVERT TO FLOATING"
                },
                "2": {
                  "mnemonic": "AAP1,CTDF",
                  "description": "CONVERT TO DOUBLE FLOATING"
                },
                "3": {
                  "mnemonic": "AAP1,UCTF",
                  "description": "UNSIGNED CONVERT TO FLOATING"
                },
                "4": {
                  "mnemonic": "AAP1,UCTDF",
                  "description": "UNSIGNED CONVERT TO DOUBLE FLOATING"
                },
                "5": {
                  "mnemonic": "AAP1,CTBYR",
                  "description": "CONVERT TO BYTE ROUNDED"
                },
                "6": {
                  "mnemonic": "AAP1,CTHWR",
                  "description": "CONVERT TO HALFWORD ROUNDED"
                },
                "7": {
                  "mnemonic": "AAP1,CTWR",
                  "description": "CONVERT TO WORD ROUNDED"
                },
                "8": {
                  "mnemonic": "AAP1,CTBY",
                  "description": "CONVERT TO BYTE"
                },
                "9": {
                  "mnemonic": "AAP1,CTHW",
                  "description": "CONVERT TO HALFWORD"
                },
                "10": {
                  "mnemonic": "AAP1,CTW",
                  "description": "CONVERT TO WORD"
                },
                "11": {
                  "mnemonic": "AAP1,INTR",
                  "description": "INTEGER-PART ROUNDED"
                },
                "12": {
                  "mnemonic": "AAP1,INT",
                  "description": "INTEGER-PART TRUNCATED"
                },
                "13": {
                  "mnemonic": "AAP1,SHA",
                  "description": "SHIFT ARITHMETICAL"
                },
                "14": {
                  "mnemonic": "AAP1,SHL",
                  "description": "SHIFT LOGICAL"
                },
                "15": {
                  "mnemonic": "AAP1,SHR",
                  "description": "SHIFT ROTATIONAL"
                },
                "16": {
                  "mnemonic": "AAP1,DTOFR",
                  "description": "CONVERT DOUBLE TO FLOATING ROUNDED"
                },
                "17": {
                  "mnemonic": "AAP1,A+B",
                  "description": "A+B"
                },
                "18": {
                  "mnemonic": "AAP1,B-A",
                  "description": "B-A"
                },
                "19": {
                  "mnemonic": "AAP1,B/A",
                  "description": "B/A"
                },
                "20": {
                  "mnemonic": "AAP1,A-B",
                  "description": "A-B"
                },
                "21": {
                  "mnemonic": "AAP1,COMP",
                  "description": "COMPARE (A-B)"
                },
                "22": {
                  "mnemonic": "AAP1,A/B",
                  "description": "A/B"
                },
                "23": {
                  "mnemonic": "AAP1,DIVP",
                  "description": "PARTIAL DIVIDE A/B"
                },
                "24": {
                  "mnemonic": "AAP1,A*B",
                  "description": "A*B"
                },
                "25": {
                  "mnemonic": "AAP1,UMUL",
                  "description": "UNSIGNED MULTIPLY"
                },
                "26": {
                  "mnemonic": "AAP1,MUL4",
                  "description": "MULTIPLY WITH OVERFLOW"
                },
                "27": {
                  "mnemonic": "AAP1,RRF",
                  "description": "READ AAP REGISTERFILE"
                },
                "28": {
                  "mnemonic": "AAP1,WRF",
                  "description": "WRITE AAP REGISTERFILE"
                },
                "30": {
                  "mnemonic": "AAP1,CLEAR",
                  "description": "COPY A TO F / RESET AAP"
                }
              }
            },
            "AAP2_OP": {
              "highBit": 107,
              "lowBit": 103,
              "width": 5,
              "description": "Operation code when TYPE=2 (AAP2)",
              "values": {
                "0": {
                  "mnemonic": "AAP2,SUBAB",
                  "description": "SUBTRACT A-B"
                },
                "1": {
                  "mnemonic": "AAP2,ABSSUB",
                  "description": "MAGNITUDE OF DIFFERENCE"
                },
                "2": {
                  "mnemonic": "AAP2,MUL",
                  "description": "MULTIPLY"
                },
                "3": {
                  "mnemonic": "AAP2,MULABSA",
                  "description": "B TIMES MAGNITUDE OF A"
                },
                "4": {
                  "mnemonic": "AAP2,NEG",
                  "description": "NEGATE"
                },
                "5": {
                  "mnemonic": "AAP2,MULABSB",
                  "description": "A TIMES MAGNITUDE OF B"
                },
                "6": {
                  "mnemonic": "AAP2,MULNEG",
                  "description": "MULTIPLY AND NEGATE"
                },
                "7": {
                  "mnemonic": "AAP2,MULNEGA",
                  "description": "B TIMES NEGATIVE VALUE OF A"
                },
                "8": {
                  "mnemonic": "AAP2,ADD",
                  "description": "ADD"
                },
                "9": {
                  "mnemonic": "AAP2,ABSADD",
                  "description": "MAGNITUDE OF SUM"
                },
                "10": {
                  "mnemonic": "AAP2,ADDABS",
                  "description": "SUM OF MAGNITUDES"
                },
                "11": {
                  "mnemonic": "AAP2,MULNEGB",
                  "description": "A TIMES NEGATIVE VALUE OF B"
                },
                "12": {
                  "mnemonic": "AAP2,PASS",
                  "description": "IDENTITY"
                },
                "13": {
                  "mnemonic": "AAP2,MULNEGAB",
                  "description": "NEGATIVE VALUE OF A TIMES B"
                },
                "14": {
                  "mnemonic": "AAP2,PASSABS",
                  "description": "ABSOLUTE VALUE"
                },
                "16": {
                  "mnemonic": "AAP2,SUBBA",
                  "description": "SUBTRACT B-A"
                },
                "17": {
                  "mnemonic": "AAP2,SUBABABS",
                  "description": "DIFFERENCE OF MAGNITUDES (A-B)"
                },
                "18": {
                  "mnemonic": "AAP2,SUBBAABS",
                  "description": "DIFFERENCE OF MAGNITUDES (B-A)"
                },
                "20": {
                  "mnemonic": "AAP2,IMUL",
                  "description": "INTEGER MUL, ONE RESULT"
                },
                "21": {
                  "mnemonic": "AAP2,IMULD",
                  "description": "INTEGER MUL, TWO RESULTS"
                },
                "22": {
                  "mnemonic": "AAP2,IMULU",
                  "description": "INTEGER UMUL, ONE RESULT"
                },
                "23": {
                  "mnemonic": "AAP2,IMULUD",
                  "description": "INTEGER UMUL, TWO RESULTS"
                },
                "24": {
                  "mnemonic": "AAP2,CLEAR",
                  "description": "CLEAR ONGOING AAP2-SEQUENCE"
                },
                "27": {
                  "mnemonic": "AAP2,CTI",
                  "description": "CONVERT TO INTEGER"
                },
                "28": {
                  "mnemonic": "AAP2,CTIR",
                  "description": "CONVERT TO INTEGER ROUNDED"
                },
                "29": {
                  "mnemonic": "AAP2,CTF",
                  "description": "CONVERT TO FLOATING"
                },
                "30": {
                  "mnemonic": "AAP2,CBF",
                  "description": "CONVERT TO OTHER FLOATING FORMAT"
                },
                "31": {
                  "mnemonic": "AAP2,EXPISO",
                  "description": "EXPONENT ISOLATE"
                }
              }
            }
          }
        }
      }
    },
    "TIMING": {
      "description": "Microcycle timing control",
      "unit": "TIMING",
      "fields": {
        "TIMING": {
          "highBit": 102,
          "lowBit": 101,
          "width": 2,
          "description": "Cycle time selection",
          "values": {
            "0": {
              "mnemonic": "(NORM)",
              "description": "Normal cycle time"
            },
            "1": {
              "mnemonic": "SLOW1",
              "description": "CYCLE TIME = 110 N.SEC."
            },
            "2": {
              "mnemonic": "SLOW2",
              "description": "CYCLE TIME = 160 N.SEC."
            },
            "3": {
              "mnemonic": "SLOW3",
              "description": "Slowest cycle time"
            }
          }
        }
      }
    },
    "DATATYPE": {
      "description": "Data type control",
      "unit": "ALU",
      "fields": {
        "DATATYPE": {
          "highBit": 100,
          "lowBit": 98,
          "width": 3,
          "description": "Data type for operation",
          "values": {
            "0": {
              "mnemonic": "TYP,W",
              "description": "DATA TYPE IS WORD (32 bits)"
            },
            "1": {
              "mnemonic": "TYP,F",
              "description": "DATA TYPE IS SINGLE FLOATING (32 bits)"
            },
            "2": {
              "mnemonic": "TYP,HW",
              "description": "DATA TYPE IS HALF WORD (16 bits)"
            },
            "3": {
              "mnemonic": "TYP,BY",
              "description": "DATA TYPE IS BYTE (8 bits)"
            },
            "4": {
              "mnemonic": "TYP,BI",
              "description": "DATA TYPE IS BIT"
            },
            "5": {
              "mnemonic": "TYP,DF",
              "description": "DATA TYPE IS DOUBLE FLOATING (64 bits)"
            },
            "6": {
              "mnemonic": "TYP,DD",
              "description": "DATA TYPE IS 128 BITS FLOATING POINT"
            },
            "7": {
              "mnemonic": "TYP,DR",
              "description": "DATA TYPE CONTROLLED BY ICA (OR-logic)"
            }
          }
        }
      }
    },
    "OPERANDS": {
      "description": "ALU operand selection",
      "unit": "ALU",
      "fields": {
        "OR_ENABLE": {
          "highBit": 97,
          "lowBit": 97,
          "width": 1,
          "description": "Enable OR control logic for operand/destination selection",
          "values": {
            "0": {
              "mnemonic": "(disabled)",
              "description": "OR control disabled"
            },
            "1": {
              "mnemonic": "ORA/ORD",
              "description": "OR control enabled"
            }
          }
        },
        "A_OP": {
          "highBit": 96,
          "lowBit": 89,
          "width": 8,
          "description": "A-operand select (3-bit group XXX + 5-bit register ZZZZZ)",
          "subfields": {
            "GROUP": {
              "highBit": 96,
              "lowBit": 94,
              "width": 3,
              "description": "Register group select",
              "values": {
                "0": {
                  "mnemonic": "BMG",
                  "description": "Bit Mask Group (000)"
                },
                "1": {
                  "mnemonic": "ALU",
                  "description": "Working Register File (001)"
                },
                "2": {
                  "mnemonic": "MMS",
                  "description": "Memory Management System (010)"
                },
                "3": {
                  "mnemonic": "SPEC",
                  "description": "Special Registers (011)"
                },
                "4": {
                  "mnemonic": "MIC",
                  "description": "Microcode Control (100)"
                },
                "5": {
                  "mnemonic": "IDU",
                  "description": "Instruction Decode Unit (101)"
                },
                "6": {
                  "mnemonic": "IAC",
                  "description": "Instruction Address Control (110)"
                },
                "7": {
                  "mnemonic": "DAC",
                  "description": "Data Address Control (111)"
                }
              }
            },
            "REGISTER": {
              "highBit": 93,
              "lowBit": 89,
              "width": 5,
              "description": "Register select within group (0-31)"
            }
          },
          "values": {
            "0": {
              "mnemonic": "A,BM00",
              "description": "A-BUS IS BIT MASK 0"
            },
            "1": {
              "mnemonic": "A,BM01",
              "description": "A-BUS IS BIT MASK 1"
            },
            "2": {
              "mnemonic": "A,BM02",
              "description": "A-BUS IS BIT MASK 2"
            },
            "3": {
              "mnemonic": "A,BM03",
              "description": "A-BUS IS BIT MASK 3"
            },
            "4": {
              "mnemonic": "A,BM04",
              "description": "A-BUS IS BIT MASK 4"
            },
            "5": {
              "mnemonic": "A,BM05",
              "description": "A-BUS IS BIT MASK 5"
            },
            "6": {
              "mnemonic": "A,BM06",
              "description": "A-BUS IS BIT MASK 6"
            },
            "7": {
              "mnemonic": "A,BM07",
              "description": "A-BUS IS BIT MASK 7"
            },
            "8": {
              "mnemonic": "A,BM10",
              "description": "A-BUS IS BIT MASK 10"
            },
            "9": {
              "mnemonic": "A,BM11",
              "description": "A-BUS IS BIT MASK 11"
            },
            "10": {
              "mnemonic": "A,BM12",
              "description": "A-BUS IS BIT MASK 12"
            },
            "11": {
              "mnemonic": "A,BM13",
              "description": "A-BUS IS BIT MASK 13"
            },
            "12": {
              "mnemonic": "A,BM14",
              "description": "A-BUS IS BIT MASK 14"
            },
            "13": {
              "mnemonic": "A,BM15",
              "description": "A-BUS IS BIT MASK 15"
            },
            "14": {
              "mnemonic": "A,BM16",
              "description": "A-BUS IS BIT MASK 16"
            },
            "15": {
              "mnemonic": "A,BM17",
              "description": "A-BUS IS BIT MASK 17"
            },
            "16": {
              "mnemonic": "A,BM20",
              "description": "A-BUS IS BIT MASK 20"
            },
            "17": {
              "mnemonic": "A,BM21",
              "description": "A-BUS IS BIT MASK 21"
            },
            "18": {
              "mnemonic": "A,BM22",
              "description": "A-BUS IS BIT MASK 22"
            },
            "19": {
              "mnemonic": "A,BM23",
              "description": "A-BUS IS BIT MASK 23"
            },
            "20": {
              "mnemonic": "A,BM24",
              "description": "A-BUS IS BIT MASK 24"
            },
            "21": {
              "mnemonic": "A,BM25",
              "description": "A-BUS IS BIT MASK 25"
            },
            "22": {
              "mnemonic": "A,BM26",
              "description": "A-BUS IS BIT MASK 26"
            },
            "23": {
              "mnemonic": "A,BM27",
              "description": "A-BUS IS BIT MASK 27"
            },
            "24": {
              "mnemonic": "A,BM30",
              "description": "A-BUS IS BIT MASK 30"
            },
            "25": {
              "mnemonic": "A,BM31",
              "description": "A-BUS IS BIT MASK 31"
            },
            "26": {
              "mnemonic": "A,BM32",
              "description": "A-BUS IS BIT MASK 32"
            },
            "27": {
              "mnemonic": "A,BM33",
              "description": "A-BUS IS BIT MASK 33"
            },
            "28": {
              "mnemonic": "A,BM34",
              "description": "A-BUS IS BIT MASK 34"
            },
            "29": {
              "mnemonic": "A,BM35",
              "description": "A-BUS IS BIT MASK 35"
            },
            "30": {
              "mnemonic": "A,BM36",
              "description": "A-BUS IS BIT MASK 36"
            },
            "31": {
              "mnemonic": "A,BM37",
              "description": "A-BUS IS BIT MASK 37"
            },
            "32": {
              "mnemonic": "A,X1",
              "description": "A-BUS IS INDEX REGISTER X1"
            },
            "33": {
              "mnemonic": "A,X2",
              "description": "A-BUS IS INDEX REGISTER X2"
            },
            "34": {
              "mnemonic": "A,X3",
              "description": "A-BUS IS INDEX REGISTER X3"
            },
            "35": {
              "mnemonic": "A,X4",
              "description": "A-BUS IS INDEX REGISTER X4"
            },
            "36": {
              "mnemonic": "A,A1",
              "description": "A-BUS IS FLOATING MOST REGISTER A1"
            },
            "37": {
              "mnemonic": "A,A2",
              "description": "A-BUS IS FLOATING MOST REGISTER A2"
            },
            "38": {
              "mnemonic": "A,A3",
              "description": "A-BUS IS FLOATING MOST REGISTER A3"
            },
            "39": {
              "mnemonic": "A,A4",
              "description": "A-BUS IS FLOATING MOST REGISTER A4"
            },
            "40": {
              "mnemonic": "A,SC1",
              "description": "A-BUS IS SCRATCH REGISTER 1"
            },
            "41": {
              "mnemonic": "A,SC2",
              "description": "A-BUS IS SCRATCH REGISTER 2"
            },
            "42": {
              "mnemonic": "A,SC3",
              "description": "A-BUS IS SCRATCH REGISTER 3"
            },
            "43": {
              "mnemonic": "A,SC4",
              "description": "A-BUS IS SCRATCH REGISTER 4"
            },
            "44": {
              "mnemonic": "A,E1",
              "description": "A-BUS IS FLOATING LEAST REGISTER E1"
            },
            "45": {
              "mnemonic": "A,E2",
              "description": "A-BUS IS FLOATING LEAST REGISTER E2"
            },
            "46": {
              "mnemonic": "A,E3",
              "description": "A-BUS IS FLOATING LEAST REGISTER E3"
            },
            "47": {
              "mnemonic": "A,E4",
              "description": "A-BUS IS FLOATING LEAST REGISTER E4"
            },
            "48": {
              "mnemonic": "A,SC5",
              "description": "A-BUS IS SCRATCH REGISTER 5"
            },
            "49": {
              "mnemonic": "A,SC6",
              "description": "A-BUS IS SCRATCH REGISTER 6"
            },
            "50": {
              "mnemonic": "A,SC7",
              "description": "A-BUS IS SCRATCH REGISTER 7"
            },
            "51": {
              "mnemonic": "A,SC10",
              "description": "A-BUS IS SCRATCH REGISTER 10"
            },
            "52": {
              "mnemonic": "A,SC11",
              "description": "A-BUS IS SCRATCH REGISTER 11"
            },
            "53": {
              "mnemonic": "A,SC12",
              "description": "A-BUS IS SCRATCH REGISTER 12"
            },
            "54": {
              "mnemonic": "A,SC13",
              "description": "A-BUS IS SCRATCH REGISTER 13"
            },
            "55": {
              "mnemonic": "A,SC14",
              "description": "A-BUS IS SCRATCH REGISTER 14"
            },
            "56": {
              "mnemonic": "A,DATA",
              "description": "A-BUS IS DATA INPUT REGISTER"
            },
            "57": {
              "mnemonic": "A,BMLC",
              "description": "A-BUS IS BIT MASK FROM LOOP COUNTER"
            },
            "58": {
              "mnemonic": "A,AAPRES",
              "description": "A-BUS IS AAP RESULT"
            },
            "59": {
              "mnemonic": "A,Q",
              "description": "A-BUS IS Q-REGISTER"
            },
            "60": {
              "mnemonic": "A,ALU,STS",
              "description": "A-BUS IS ALU STATUS BITS"
            },
            "61": {
              "mnemonic": "A,ALU,TE",
              "description": "A-BUS IS ALU TRAP ENABLE BITS"
            },
            "62": {
              "mnemonic": "A,PXBM",
              "description": "A-BUS IS POST-INDEX BIT-MASK"
            },
            "63": {
              "mnemonic": "A,ALU,REG37",
              "description": "[UNDOCUMENTED GUESS] A-BUS IS ALU REGISTER 37 - very common (674 uses), possibly special/reserved register"
            },
            "64": {
              "mnemonic": "A,DMM,PSTP",
              "description": "A-BUS IS DMM PSTP REGISTER"
            },
            "65": {
              "mnemonic": "A,DMM,PUWP",
              "description": "A-BUS IS DMM PUWP REGISTER"
            },
            "66": {
              "mnemonic": "A,DMM,LA",
              "description": "A-BUS IS DMM LA REGISTER"
            },
            "67": {
              "mnemonic": "A,DMM,WR",
              "description": "A-BUS IS DMM WR REGISTER"
            },
            "68": {
              "mnemonic": "A,DMM,CAP",
              "description": "A-BUS IS DMM CAPABILITY"
            },
            "69": {
              "mnemonic": "A,DMM,PS",
              "description": "A-BUS IS DMM PS REGISTER"
            },
            "70": {
              "mnemonic": "A,DMM,PHS",
              "description": "A-BUS IS DMM PHS REGISTER"
            },
            "71": {
              "mnemonic": "A,DMM,DOM",
              "description": "A-BUS IS DMM DOM REGISTER"
            },
            "72": {
              "mnemonic": "A,DMM,MEM",
              "description": "A-BUS IS DATA MEMORY"
            },
            "74": {
              "mnemonic": "A,DMM,PHYS",
              "description": "A-BUS IS DATA PHYSICAL ADDRESS"
            },
            "75": {
              "mnemonic": "A,DMM,STS",
              "description": "A-BUS IS DMM STS REGISTER"
            },
            "79": {
              "mnemonic": "A,DMM,ADOM",
              "description": "A-BUS IS DMM ADOM REGISTER"
            },
            "80": {
              "mnemonic": "A,IMM,PSTP",
              "description": "A-BUS IS IMM PSTP REGISTER"
            },
            "81": {
              "mnemonic": "A,IMM,PUWP",
              "description": "A-BUS IS IMM PUWP REGISTER"
            },
            "82": {
              "mnemonic": "A,IMM,LA",
              "description": "A-BUS IS IMM LA REGISTER"
            },
            "83": {
              "mnemonic": "A,IMM,WR",
              "description": "A-BUS IS IMM WR REGISTER"
            },
            "84": {
              "mnemonic": "A,IMM,CAP",
              "description": "A-BUS IS IMM CAPABILITY"
            },
            "85": {
              "mnemonic": "A,IMM,PS",
              "description": "A-BUS IS IMM PS REGISTER"
            },
            "86": {
              "mnemonic": "A,IMM,PHS",
              "description": "A-BUS IS IMM PHS REGISTER"
            },
            "87": {
              "mnemonic": "A,IMM,DOM",
              "description": "A-BUS IS IMM DOM REGISTER"
            },
            "88": {
              "mnemonic": "A,IMM,MEM",
              "description": "A-BUS IS INSTRUCTION MEMORY"
            },
            "90": {
              "mnemonic": "A,IMM,PHYS",
              "description": "A-BUS IS INSTRUCTION PHYSICAL ADDR"
            },
            "91": {
              "mnemonic": "A,IMM,STS",
              "description": "A-BUS IS IMM STS REGISTER"
            },
            "95": {
              "mnemonic": "A,IMM,ADOM",
              "description": "A-BUS IS IMM ADOM REGISTER"
            },
            "96": {
              "mnemonic": "A,SPEC,MOD",
              "description": "A-BUS IS MODUS-REGISTER"
            },
            "97": {
              "mnemonic": "A,SPEC,AOB",
              "description": "A-BUS IS AOB-REGISTER"
            },
            "98": {
              "mnemonic": "A,SPEC,IAR",
              "description": "A-BUS IS IAR-REGISTER"
            },
            "99": {
              "mnemonic": "A,SPEC,OC,DP",
              "description": "A-BUS IS DPA-PART OF OC"
            },
            "100": {
              "mnemonic": "A,SPEC,OC,AD",
              "description": "A-BUS IS NADDR-PART OF OC"
            },
            "101": {
              "mnemonic": "A,SPEC,OC,CO",
              "description": "A-BUS IS CONTROL-PART OF OC"
            },
            "102": {
              "mnemonic": "A,SPEC,AC",
              "description": "A-BUS IS ADDRESS-CACHE"
            },
            "103": {
              "mnemonic": "A,SPEC,IC",
              "description": "A-BUS IS INSTRUCTION-CACHE"
            },
            "104": {
              "mnemonic": "A,SPEC,OLAH2",
              "description": "A-BUS IS OLAH2-REGISTER"
            },
            "105": {
              "mnemonic": "A,SPEC,AFLAG",
              "description": "A-BUS IS ACCP-FLAG-REGISTER"
            },
            "106": {
              "mnemonic": "A,SPEC,AOBASR",
              "description": "A-BUS IS COMM.-REGISTER"
            },
            "107": {
              "mnemonic": "A,SPEC,IRL",
              "description": "A-BUS IS INSTR.-READ-LATCH"
            },
            "108": {
              "mnemonic": "A,SPEC,DACR",
              "description": "A-BUS IS DAC-REGISTER"
            },
            "109": {
              "mnemonic": "A,SPEC,ACH",
              "description": "A-BUS IS AC-HOLD-REGISTER"
            },
            "110": {
              "mnemonic": "A,SPEC,DLAH",
              "description": "A-BUS IS DLA-HOLD-REGISTER"
            },
            "111": {
              "mnemonic": "A,SPEC,LA",
              "description": "A-BUS IS LA-LATCH"
            },
            "112": {
              "mnemonic": "A,SPEC,FLA",
              "description": "A-BUS IS FORWARD-LA-LATCH"
            },
            "113": {
              "mnemonic": "A,SPEC,DPSDOM",
              "description": "A-BUS IS DATA PS/DOM"
            },
            "114": {
              "mnemonic": "A,SPEC,IPSDOM",
              "description": "A-BUS IS INSTRUCTION PS/DOM"
            },
            "115": {
              "mnemonic": "A,SPEC,IDIR",
              "description": "A-BUS IS INSTR.-CACHE-DIR"
            },
            "116": {
              "mnemonic": "A,SPEC,DCALA",
              "description": "A-BUS IS DATA-CACHE LA"
            },
            "117": {
              "mnemonic": "A,SPEC,CSTRC",
              "description": "A-BUS IS CSTRC"
            },
            "118": {
              "mnemonic": "A,SPEC,DCADAT",
              "description": "A-BUS IS DATA-CACHE DATA"
            },
            "119": {
              "mnemonic": "A,SPEC,STRACE",
              "description": "A-BUS IS STRACE"
            },
            "120": {
              "mnemonic": "A,SPEC,ITRACE",
              "description": "A-BUS IS ITRACE"
            },
            "121": {
              "mnemonic": "A,SPEC,ATRACE",
              "description": "A-BUS IS ATRACE"
            },
            "122": {
              "mnemonic": "A,SPEC,DTRACE",
              "description": "A-BUS IS DTRACE"
            },
            "123": {
              "mnemonic": "A,SPEC,CTRACE",
              "description": "A-BUS IS CTRACE"
            },
            "124": {
              "mnemonic": "A,SPEC,REG34",
              "description": "[UNDOCUMENTED GUESS] A-BUS IS SPEC REGISTER 34 - unknown purpose, single use with ALU,XOR at address 004615"
            },
            "128": {
              "mnemonic": "A,MIC,MISTS",
              "description": "A-BUS IS MIC STATUS REGISTER"
            },
            "129": {
              "mnemonic": "A,MIC,VECT",
              "description": "A-BUS IS MIC VECTOR REGISTER"
            },
            "130": {
              "mnemonic": "A,MIC,RFA1",
              "description": "A-BUS IS RF-ADDRESS REGISTER 1"
            },
            "131": {
              "mnemonic": "A,MIC,RFA2",
              "description": "A-BUS IS RF-ADDRESS REGISTER 2"
            },
            "132": {
              "mnemonic": "A,MIC,STS",
              "description": "A-BUS IS MIC STATUS BITS"
            },
            "133": {
              "mnemonic": "A,MIC,TE",
              "description": "A-BUS IS MIC TRAP ENABLE BITS"
            },
            "134": {
              "mnemonic": "A,MIC,CURR",
              "description": "A-BUS IS MIC CURR REGISTER"
            },
            "135": {
              "mnemonic": "A,MIC,CNT32",
              "description": "A-BUS IS MIC 32-BIT COUNTER"
            },
            "140": {
              "mnemonic": "A,RF1",
              "description": "A-BUS IS REG.FILE POINTED TO BY RF1 REGISTER"
            },
            "141": {
              "mnemonic": "A,RF2",
              "description": "A-BUS IS REG.FILE POINTED TO BY RF2 REGISTER"
            },
            "142": {
              "mnemonic": "A,RF1D",
              "description": "A-BUS IS REG.FILE POINTED TO BY RF1, RF1 DECREMENT"
            },
            "143": {
              "mnemonic": "A,RF2D",
              "description": "A-BUS IS REG.FILE POINTED TO BY RF2, RF2 DECREMENT"
            },
            "144": {
              "mnemonic": "A,SRF0",
              "description": "A-BUS IS SRF-WORD 0"
            },
            "145": {
              "mnemonic": "A,SRF1",
              "description": "A-BUS IS SRF-WORD 1"
            },
            "146": {
              "mnemonic": "A,SRF2",
              "description": "A-BUS IS SRF-WORD 2"
            },
            "147": {
              "mnemonic": "A,SRF3",
              "description": "A-BUS IS SRF-WORD 3"
            },
            "148": {
              "mnemonic": "A,SRF4",
              "description": "A-BUS IS SRF-WORD 4"
            },
            "149": {
              "mnemonic": "A,SRF5",
              "description": "A-BUS IS SRF-WORD 5"
            },
            "150": {
              "mnemonic": "A,SRF6",
              "description": "A-BUS IS SRF-WORD 6"
            },
            "151": {
              "mnemonic": "A,SRF7",
              "description": "A-BUS IS SRF-WORD 7"
            },
            "152": {
              "mnemonic": "A,SRF10",
              "description": "A-BUS IS SRF-WORD 10"
            },
            "153": {
              "mnemonic": "A,SRF11",
              "description": "A-BUS IS SRF-WORD 11"
            },
            "154": {
              "mnemonic": "A,SRF12",
              "description": "A-BUS IS SRF-WORD 12"
            },
            "155": {
              "mnemonic": "A,SRF13",
              "description": "A-BUS IS SRF-WORD 13"
            },
            "156": {
              "mnemonic": "A,SRF14",
              "description": "A-BUS IS SRF-WORD 14"
            },
            "157": {
              "mnemonic": "A,SRF15",
              "description": "A-BUS IS SRF-WORD 15"
            },
            "158": {
              "mnemonic": "A,SRF16",
              "description": "A-BUS IS SRF-WORD 16"
            },
            "159": {
              "mnemonic": "A,SRF17",
              "description": "A-BUS IS SRF-WORD 17"
            },
            "160": {
              "mnemonic": "A,IDU,TE",
              "description": "A-BUS IS MIC TRAP ENABLE REGISTER"
            },
            "161": {
              "mnemonic": "A,IDU,HL",
              "description": "A-BUS IS IDU HL REGISTER"
            },
            "162": {
              "mnemonic": "A,IDU,LL",
              "description": "A-BUS IS IDU LL REGISTER"
            },
            "163": {
              "mnemonic": "A,IDU,LIMC",
              "description": "A-BUS IS IDU LIMIT CONTROL REGISTER"
            },
            "164": {
              "mnemonic": "A,IDU,B2",
              "description": "A-BUS IS IDU BUFFER-2"
            },
            "165": {
              "mnemonic": "A,IDU,STS",
              "description": "A-BUS IS IDU STATUS REGISTER"
            },
            "166": {
              "mnemonic": "A,IDU,DPA",
              "description": "A-BUS IS DPA-BUS-REGISTER"
            },
            "195": {
              "mnemonic": "A,IAC,ILAR",
              "description": "A-BUS IS IAC LA-REGISTER"
            },
            "196": {
              "mnemonic": "A,IAC,S",
              "description": "A-BUS IS IAC SCRATCH REGISTER"
            },
            "197": {
              "mnemonic": "A,IAC,Y",
              "description": "A-BUS IS IAC Y REGISTER"
            },
            "198": {
              "mnemonic": "A,IAC,SP",
              "description": "A-BUS IS IAC SP REGISTER"
            },
            "202": {
              "mnemonic": "A,IAC,L",
              "description": "A-BUS IS IAC L (LINK) REGISTER"
            },
            "203": {
              "mnemonic": "A,IAC,P",
              "description": "A-BUS IS IAC P REGISTER"
            },
            "204": {
              "mnemonic": "A,IAC,NPC",
              "description": "A-BUS IS IAC NPC REGISTER"
            },
            "227": {
              "mnemonic": "A,DAC,DLAR",
              "description": "A-BUS IS DAC LA-REGISTER"
            },
            "228": {
              "mnemonic": "A,DAC,EAO",
              "description": "A-BUS IS DAC EAO REGISTER"
            },
            "229": {
              "mnemonic": "A,DAC,EA1",
              "description": "A-BUS IS DAC EA1 REGISTER"
            },
            "230": {
              "mnemonic": "A,DAC,EA2",
              "description": "A-BUS IS DAC EA2 REGISTER"
            },
            "231": {
              "mnemonic": "A,DAC,EA3",
              "description": "A-BUS IS DAC EA3 REGISTER"
            },
            "233": {
              "mnemonic": "A,MARG",
              "description": "A-BUS IS MINI ARGUMENT"
            },
            "234": {
              "mnemonic": "A,DAC,B",
              "description": "A-BUS IS DAC B REGISTER"
            },
            "235": {
              "mnemonic": "A,DAC,R",
              "description": "A-BUS IS DAC R REGISTER"
            },
            "245": {
              "mnemonic": "A,DAC,XFER",
              "description": "[UNDOCUMENTED GUESS] A-BUS IS DAC TRANSFER REGISTER - used at DAC_R_SC10, DAC_R_SC6 for DAC-to-scratch transfers"
            },
            "238": {
              "mnemonic": "A,SARG",
              "description": "A-BUS IS SHORT ARGUMENT"
            },
            "239": {
              "mnemonic": "A,LARG",
              "description": "A-BUS IS LONG ARGUMENT"
            }
          }
        },
        "B_OP": {
          "highBit": 88,
          "lowBit": 84,
          "width": 5,
          "description": "B-operand select",
          "values": {
            "0": {
              "mnemonic": "B,X1",
              "description": "B-BUS IS INDEX REGISTER X1"
            },
            "1": {
              "mnemonic": "B,X2",
              "description": "B-BUS IS INDEX REGISTER X2"
            },
            "2": {
              "mnemonic": "B,X3",
              "description": "B-BUS IS INDEX REGISTER X3"
            },
            "3": {
              "mnemonic": "B,X4",
              "description": "B-BUS IS INDEX REGISTER X4"
            },
            "4": {
              "mnemonic": "B,A1",
              "description": "B-BUS IS FLOATING MOST REGISTER A1"
            },
            "5": {
              "mnemonic": "B,A2",
              "description": "B-BUS IS FLOATING MOST REGISTER A2"
            },
            "6": {
              "mnemonic": "B,A3",
              "description": "B-BUS IS FLOATING MOST REGISTER A3"
            },
            "7": {
              "mnemonic": "B,A4",
              "description": "B-BUS IS FLOATING MOST REGISTER A4"
            },
            "8": {
              "mnemonic": "B,SC1",
              "description": "B-BUS IS SCRATCH REGISTER SC1"
            },
            "9": {
              "mnemonic": "B,SC2",
              "description": "B-BUS IS SCRATCH REGISTER SC2"
            },
            "10": {
              "mnemonic": "B,SC3",
              "description": "B-BUS IS SCRATCH REGISTER SC3"
            },
            "11": {
              "mnemonic": "B,SC4",
              "description": "B-BUS IS SCRATCH REGISTER SC4"
            },
            "12": {
              "mnemonic": "B,E1",
              "description": "B-BUS IS FLOATING LEAST REGISTER E1"
            },
            "13": {
              "mnemonic": "B,E2",
              "description": "B-BUS IS FLOATING LEAST REGISTER E2"
            },
            "14": {
              "mnemonic": "B,E3",
              "description": "B-BUS IS FLOATING LEAST REGISTER E3"
            },
            "15": {
              "mnemonic": "B,E4",
              "description": "B-BUS IS FLOATING LEAST REGISTER E4"
            },
            "16": {
              "mnemonic": "B,SC5",
              "description": "B-BUS IS SCRATCH REGISTER SC5"
            },
            "17": {
              "mnemonic": "B,SC6",
              "description": "B-BUS IS SCRATCH REGISTER SC6"
            },
            "18": {
              "mnemonic": "B,SC7",
              "description": "B-BUS IS SCRATCH REGISTER SC7"
            },
            "19": {
              "mnemonic": "B,SC10",
              "description": "B-BUS IS SCRATCH REGISTER SC10"
            },
            "20": {
              "mnemonic": "B,SC11",
              "description": "B-BUS IS SCRATCH REGISTER SC11"
            },
            "21": {
              "mnemonic": "B,SC12",
              "description": "B-BUS IS SCRATCH REGISTER SC12"
            },
            "22": {
              "mnemonic": "B,SC13",
              "description": "B-BUS IS SCRATCH REGISTER SC13"
            },
            "23": {
              "mnemonic": "B,SC14",
              "description": "B-BUS IS SCRATCH REGISTER SC14"
            },
            "24": {
              "mnemonic": "B,LC",
              "description": "B-BUS IS LOOP COUNTER (LC)"
            },
            "25": {
              "mnemonic": "B,Q",
              "description": "B-BUS IS Q-REGISTER"
            },
            "26": {
              "mnemonic": "B,BCD",
              "description": "B-BUS IS BCD CORRECTION (1/4 OR 0/8)"
            },
            "27": {
              "mnemonic": "B,IXC",
              "description": "B-BUS IS INDEX-COUNTERS"
            },
            "31": {
              "mnemonic": "ORB,IN",
              "description": "OR B-operand from instruction"
            }
          }
        },
        "DEST": {
          "highBit": 83,
          "lowBit": 76,
          "width": 8,
          "description": "Destination select (3-bit group + 5-bit register)",
          "subfields": {
            "GROUP": {
              "highBit": 83,
              "lowBit": 81,
              "width": 3,
              "description": "Destination group select",
              "values": {
                "0": {
                  "mnemonic": "ALU",
                  "description": "Working Register File (000)"
                },
                "1": {
                  "mnemonic": "SPEC",
                  "description": "Special Registers (001)"
                },
                "2": {
                  "mnemonic": "MMS_NOOP",
                  "description": "Memory Management NOOP (010)"
                },
                "3": {
                  "mnemonic": "MMS_DMM",
                  "description": "Memory Management DMM (011)"
                },
                "4": {
                  "mnemonic": "MIC",
                  "description": "Microcode Control (100)"
                },
                "5": {
                  "mnemonic": "IDU",
                  "description": "Instruction Decode Unit (101)"
                },
                "6": {
                  "mnemonic": "IAC",
                  "description": "Instruction Address Control (110)"
                },
                "7": {
                  "mnemonic": "DAC",
                  "description": "Data Address Control (111)"
                }
              }
            },
            "REGISTER": {
              "highBit": 80,
              "lowBit": 76,
              "width": 5,
              "description": "Register select within group (0-31)"
            }
          },
          "values": {
            "0": {
              "mnemonic": "D,X1",
              "description": "DESTINATION IS INDEX REGISTER X1"
            },
            "1": {
              "mnemonic": "D,X2",
              "description": "DESTINATION IS INDEX REGISTER X2"
            },
            "2": {
              "mnemonic": "D,X3",
              "description": "DESTINATION IS INDEX REGISTER X3"
            },
            "3": {
              "mnemonic": "D,X4",
              "description": "DESTINATION IS INDEX REGISTER X4"
            },
            "4": {
              "mnemonic": "D,A1",
              "description": "DESTINATION IS FLOATING MOST REGISTER A1"
            },
            "5": {
              "mnemonic": "D,A2",
              "description": "DESTINATION IS FLOATING MOST REGISTER A2"
            },
            "6": {
              "mnemonic": "D,A3",
              "description": "DESTINATION IS FLOATING MOST REGISTER A3"
            },
            "7": {
              "mnemonic": "D,A4",
              "description": "DESTINATION IS FLOATING MOST REGISTER A4"
            },
            "8": {
              "mnemonic": "D,SC1",
              "description": "DESTINATION IS SCRATCH REGISTER SC1"
            },
            "9": {
              "mnemonic": "D,SC2",
              "description": "DESTINATION IS SCRATCH REGISTER SC2"
            },
            "10": {
              "mnemonic": "D,SC3",
              "description": "DESTINATION IS SCRATCH REGISTER SC3"
            },
            "11": {
              "mnemonic": "D,SC4",
              "description": "DESTINATION IS SCRATCH REGISTER SC4"
            },
            "12": {
              "mnemonic": "D,E1",
              "description": "DESTINATION IS FLOATING LEAST REGISTER E1"
            },
            "13": {
              "mnemonic": "D,E2",
              "description": "DESTINATION IS FLOATING LEAST REGISTER E2"
            },
            "14": {
              "mnemonic": "D,E3",
              "description": "DESTINATION IS FLOATING LEAST REGISTER E3"
            },
            "15": {
              "mnemonic": "D,E4",
              "description": "DESTINATION IS FLOATING LEAST REGISTER E4"
            },
            "16": {
              "mnemonic": "D,SC5",
              "description": "DESTINATION IS SCRATCH REGISTER SC5"
            },
            "17": {
              "mnemonic": "D,SC6",
              "description": "DESTINATION IS SCRATCH REGISTER SC6"
            },
            "18": {
              "mnemonic": "D,SC7",
              "description": "DESTINATION IS SCRATCH REGISTER SC7"
            },
            "19": {
              "mnemonic": "D,SC10",
              "description": "DESTINATION IS SCRATCH REGISTER SC10"
            },
            "20": {
              "mnemonic": "D,SC11",
              "description": "DESTINATION IS SCRATCH REGISTER SC11"
            },
            "21": {
              "mnemonic": "D,SC12",
              "description": "DESTINATION IS SCRATCH REGISTER SC12"
            },
            "22": {
              "mnemonic": "D,SC13",
              "description": "DESTINATION IS SCRATCH REGISTER SC13"
            },
            "23": {
              "mnemonic": "D,SC14",
              "description": "DESTINATION IS SCRATCH REGISTER SC14"
            },
            "24": {
              "mnemonic": "D,NONE",
              "description": "NO DESTINATION"
            },
            "25": {
              "mnemonic": "D,IXC",
              "description": "DESTINATION IS INDEX-COUNTERS CLEAR"
            },
            "26": {
              "mnemonic": "D,LC",
              "description": "DESTINATION IS LOOP COUNTER (LC)"
            },
            "31": {
              "mnemonic": "D,ALU,REG37",
              "description": "[UNDOCUMENTED GUESS] DESTINATION IS ALU REGISTER 37 - very common (253 uses), possibly special/reserved register"
            },
            "32": {
              "mnemonic": "D,SPEC,MOD",
              "description": "WRITE MODUS REGISTER"
            },
            "33": {
              "mnemonic": "D,SPEC,AIB",
              "description": "WRITE ACCP-INPUT-BUFFER"
            },
            "34": {
              "mnemonic": "D,SPEC,DCADAT",
              "description": "WRITE DATA-CACHE DATA"
            },
            "35": {
              "mnemonic": "D,SPEC,OC,DP",
              "description": "WRITE DPA-PART OF OC"
            },
            "36": {
              "mnemonic": "D,SPEC,OC,AD",
              "description": "WRITE NADDR-PART OF OC"
            },
            "37": {
              "mnemonic": "D,SPEC,OC,CO",
              "description": "WRITE CONTROL-PART OF OC"
            },
            "38": {
              "mnemonic": "D,SPEC,AC",
              "description": "WRITE ADDRESS-CACHE"
            },
            "39": {
              "mnemonic": "D,SPEC,IC",
              "description": "WRITE INSTRUCTION-CACHE"
            },
            "40": {
              "mnemonic": "D,SPEC,MIB",
              "description": "WRITE MIB-REGISTER"
            },
            "41": {
              "mnemonic": "D,SPEC,TRPARM",
              "description": "TRAP-ARM"
            },
            "42": {
              "mnemonic": "D,SPEC,TRPCLR",
              "description": "TRAP-CLEAR"
            },
            "43": {
              "mnemonic": "D,SPEC,CC",
              "description": "WRITE CONTROL-WORD-CACHE"
            },
            "44": {
              "mnemonic": "D,SPEC,LA",
              "description": "WRITE LA-REGISTER"
            },
            "45": {
              "mnemonic": "D,SPEC,FLA",
              "description": "WRITE FORWARD-LA-REGISTER"
            },
            "46": {
              "mnemonic": "D,SPEC,CLDCA",
              "description": "CLEAR DATA-CACHE"
            },
            "47": {
              "mnemonic": "D,SPEC,CLICA",
              "description": "CLEAR INSTRUCTION-CACHE"
            },
            "48": {
              "mnemonic": "D,SPEC,CTRACE",
              "description": "WRITE CTRACE"
            },
            "80": {
              "mnemonic": "D,DMM,PSTP",
              "description": "DESTINATION IS DMM PSTP REGISTER"
            },
            "81": {
              "mnemonic": "D,DMM,PUWP",
              "description": "DESTINATION IS DMM PUWP REGISTER"
            },
            "82": {
              "mnemonic": "D,DMM,LA",
              "description": "DESTINATION IS DMM LA REGISTER"
            },
            "83": {
              "mnemonic": "D,DMM,WR",
              "description": "DESTINATION IS DMM WR REGISTER"
            },
            "84": {
              "mnemonic": "D,DMM,CAP",
              "description": "DESTINATION IS DMM CAPABILITY REGISTER"
            },
            "85": {
              "mnemonic": "D,DMM,PS",
              "description": "DESTINATION IS DMM PS REGISTER"
            },
            "86": {
              "mnemonic": "D,DMM,PHS",
              "description": "DESTINATION IS DMM PHS REGISTER"
            },
            "87": {
              "mnemonic": "D,DMM,DOM",
              "description": "DESTINATION IS DMM DOM REGISTER"
            },
            "88": {
              "mnemonic": "D,DMM,MEM",
              "description": "WRITE MEMORY DMM"
            },
            "89": {
              "mnemonic": "D,DMM,WTSB",
              "description": "DESTINATION IS DMM TSB"
            },
            "90": {
              "mnemonic": "D,DMM,CTSB",
              "description": "DMM TSB CLEAR"
            },
            "91": {
              "mnemonic": "D,DMM,CTRPOCK",
              "description": "TRAP CLEAR AND UNLOCK THE DMM"
            },
            "94": {
              "mnemonic": "D,DMM,DIRTY",
              "description": "DESTINATION IS DMM DIRTY-DOM-PS REGISTER"
            },
            "95": {
              "mnemonic": "D,DMM,ADOM",
              "description": "DESTINATION IS DMM ADOM REGISTER"
            },
            "96": {
              "mnemonic": "D,IMM,PSTP",
              "description": "DESTINATION IS IMM PSTP REGISTER"
            },
            "97": {
              "mnemonic": "D,IMM,PUWP",
              "description": "DESTINATION IS IMM PUWP REGISTER"
            },
            "98": {
              "mnemonic": "D,IMM,LA",
              "description": "DESTINATION IS IMM LA REGISTER"
            },
            "99": {
              "mnemonic": "D,IMM,WR",
              "description": "DESTINATION IS IMM WR REGISTER"
            },
            "100": {
              "mnemonic": "D,IMM,CAP",
              "description": "DESTINATION IS IMM CAPABILITY REGISTER"
            },
            "101": {
              "mnemonic": "D,IMM,PS",
              "description": "DESTINATION IS IMM PS REGISTER"
            },
            "102": {
              "mnemonic": "D,IMM,PHS",
              "description": "DESTINATION IS IMM PHS REGISTER"
            },
            "103": {
              "mnemonic": "D,IMM,DOM",
              "description": "DESTINATION IS IMM DOM REGISTER"
            },
            "104": {
              "mnemonic": "D,IMM,MEM",
              "description": "WRITE MEMORY IMM"
            },
            "105": {
              "mnemonic": "D,IMM,WTSB",
              "description": "DESTINATION IS IMM TSB"
            },
            "106": {
              "mnemonic": "D,IMM,CTSB",
              "description": "IMM TSB CLEAR"
            },
            "107": {
              "mnemonic": "D,IMM,CTRP",
              "description": "TRAP CLEAR AND UNLOCK THE IMM"
            },
            "110": {
              "mnemonic": "D,IMM,DIRTY",
              "description": "DESTINATION IS IMM DIRTY-DOM-PS REGISTER"
            },
            "111": {
              "mnemonic": "D,IMM,ADOM",
              "description": "DESTINATION IS IMM ADOM REGISTER"
            },
            "112": {
              "mnemonic": "D,MM,PSTP",
              "description": "DESTINATION IS IMM AND DMM PSTP REGISTER"
            },
            "113": {
              "mnemonic": "D,MM,PUWP",
              "description": "DESTINATION IS IMM AND DMM PUWP REGISTER"
            },
            "114": {
              "mnemonic": "D,MM,LA",
              "description": "DESTINATION IS IMM AND DMM LA REGISTER"
            },
            "115": {
              "mnemonic": "D,MM,WR",
              "description": "DESTINATION IS IMM AND DMM WR REGISTER"
            },
            "116": {
              "mnemonic": "D,MM,CAP",
              "description": "DESTINATION IS IMM AND DMM CAP REGISTERS"
            },
            "117": {
              "mnemonic": "D,MM,PS",
              "description": "DESTINATION IS IMM AND DMM PS REGISTER"
            },
            "118": {
              "mnemonic": "D,MM,PHS",
              "description": "DESTINATION IS IMM AND DMM PHS REGISTER"
            },
            "119": {
              "mnemonic": "D,MM,DOM",
              "description": "DESTINATION IS IMM AND DMM DOM REGISTER"
            },
            "121": {
              "mnemonic": "D,MM,WTSB",
              "description": "DESTINATION IS IMM AND DMM TSB"
            },
            "122": {
              "mnemonic": "D,MM,CTSB",
              "description": "IMM AND DMM TSB CLEAR"
            },
            "123": {
              "mnemonic": "D,MM,CTRP",
              "description": "TRAP CLEAR AND UNLOCK THE IMM AND DMM"
            },
            "126": {
              "mnemonic": "D,MM,DIRTY",
              "description": "DESTINATION IS IMM AND DMM DIRTY-DOM-PS REGISTER"
            },
            "127": {
              "mnemonic": "D,MM,ADOM",
              "description": "DESTINATION IS IMM AND DMM ADOM REGISTER"
            },
            "128": {
              "mnemonic": "D,MIC,MISTS",
              "description": "DESTINATION IS MIC STATUS REGISTER"
            },
            "129": {
              "mnemonic": "D,MIC,VECT",
              "description": "DESTINATION IS MIC VECTOR REGISTER"
            },
            "130": {
              "mnemonic": "D,RFA1",
              "description": "DEST. IS RF1 ADDR. REG."
            },
            "131": {
              "mnemonic": "D,RFA2",
              "description": "DEST. IS RF2 ADDR. REG."
            },
            "132": {
              "mnemonic": "D,MIC,STS",
              "description": "DESTINATION IS MIC STS-BITS"
            },
            "133": {
              "mnemonic": "D,MIC,TE",
              "description": "DESTINATION IS MIC TRAP ENABLE BITS"
            },
            "134": {
              "mnemonic": "D,MIC,BRK",
              "description": "DESTINATION IS MIC BREAKPOINT-REGISTER"
            },
            "135": {
              "mnemonic": "D,MIC,CNT32",
              "description": "DESTINATION IS MIC 32-BIT COUNTER"
            },
            "136": {
              "mnemonic": "D,MIC,RESTU",
              "description": "CLEAR STACK UNDERFLOW"
            },
            "140": {
              "mnemonic": "D,RF1",
              "description": "DESTINATION IS REG.FILE POINTED TO BY RF1 REGISTER"
            },
            "141": {
              "mnemonic": "D,RF2",
              "description": "DESTINATION IS REG.FILE POINTED TO BY RF2 REGISTER"
            },
            "142": {
              "mnemonic": "D,RF1D",
              "description": "DESTINATION IS REG.FILE POINTED TO BY RF1, RF1 DECR."
            },
            "143": {
              "mnemonic": "D,RF2D",
              "description": "DESTINATION IS REG.FILE POINTED TO BY RF2, RF2 DECR."
            },
            "144": {
              "mnemonic": "D,SRF0",
              "description": "DESTINATION IS SRF-WORD 0"
            },
            "145": {
              "mnemonic": "D,SRF1",
              "description": "DESTINATION IS SRF-WORD 1"
            },
            "146": {
              "mnemonic": "D,SRF2",
              "description": "DESTINATION IS SRF-WORD 2"
            },
            "147": {
              "mnemonic": "D,SRF3",
              "description": "DESTINATION IS SRF-WORD 3"
            },
            "148": {
              "mnemonic": "D,SRF4",
              "description": "DESTINATION IS SRF-WORD 4"
            },
            "149": {
              "mnemonic": "D,SRF5",
              "description": "DESTINATION IS SRF-WORD 5"
            },
            "150": {
              "mnemonic": "D,SRF6",
              "description": "DESTINATION IS SRF-WORD 6"
            },
            "151": {
              "mnemonic": "D,SRF7",
              "description": "DESTINATION IS SRF-WORD 7"
            },
            "152": {
              "mnemonic": "D,SRF10",
              "description": "DESTINATION IS SRF-WORD 10"
            },
            "153": {
              "mnemonic": "D,SRF11",
              "description": "DESTINATION IS SRF-WORD 11"
            },
            "154": {
              "mnemonic": "D,SRF12",
              "description": "DESTINATION IS SRF-WORD 12"
            },
            "155": {
              "mnemonic": "D,SRF13",
              "description": "DESTINATION IS SRF-WORD 13"
            },
            "156": {
              "mnemonic": "D,SRF14",
              "description": "DESTINATION IS SRF-WORD 14"
            },
            "157": {
              "mnemonic": "D,SRF15",
              "description": "DESTINATION IS SRF-WORD 15"
            },
            "158": {
              "mnemonic": "D,SRF16",
              "description": "DESTINATION IS SRF-WORD 16"
            },
            "159": {
              "mnemonic": "D,SRF17",
              "description": "DESTINATION IS SRF-WORD 17"
            },
            "160": {
              "mnemonic": "D,IDU,TE",
              "description": "DESTINATION IS MIC TRAP ENABLE REGISTER"
            },
            "161": {
              "mnemonic": "D,IDU,HL",
              "description": "DESTINATION IS IDU HL REGISTER"
            },
            "162": {
              "mnemonic": "D,IDU,LL",
              "description": "DESTINATION IS IDU LL REGISTER"
            },
            "163": {
              "mnemonic": "D,IDU,LIMC",
              "description": "DESTINATION IS IDU LIMIT CONTROL REGISTER"
            },
            "164": {
              "mnemonic": "D,IDU,CSIT",
              "description": "CONDITIONAL SETTING OF SINGLE INSTRUCTION-TRAP"
            },
            "165": {
              "mnemonic": "D,IDU,STS",
              "description": "DESTINATION IS IDU STATUS REGISTER"
            },
            "166": {
              "mnemonic": "D,IDU,AREG",
              "description": "DESTINATION IS IDU ADDRESS REGISTER"
            },
            "167": {
              "mnemonic": "D,IDU,IBUF",
              "description": "DESTINATION IS IDU IBUF-REGISTER"
            },
            "193": {
              "mnemonic": "D,IAC,NPC",
              "description": "DESTINATION IS IAC NPC REGISTER"
            },
            "194": {
              "mnemonic": "D,IAC,P",
              "description": "DESTINATION IS IAC P REGISTER"
            },
            "196": {
              "mnemonic": "D,IAC,L",
              "description": "DESTINATION IS IAC L (LINK) REGISTER"
            },
            "197": {
              "mnemonic": "D,IAC,SUML",
              "description": "SUM IS TRANSFERRED TO IAC Y REGISTER"
            },
            "200": {
              "mnemonic": "D,IAC,DPA",
              "description": "DESTINATION IS IAC-DPA-REGISTER"
            },
            "205": {
              "mnemonic": "D,IAC,CLKNPC",
              "description": "LA -> NPC"
            },
            "206": {
              "mnemonic": "D,IAC,CLKP",
              "description": "NPC -> P"
            },
            "207": {
              "mnemonic": "D,IAC,CLKSP",
              "description": "P -> SP"
            },
            "225": {
              "mnemonic": "D,DAC,R",
              "description": "DESTINATION IS DAC R (RECORD) REGISTER"
            },
            "226": {
              "mnemonic": "D,DAC,B",
              "description": "DESTINATION IS DAC B (BASE) REGISTER"
            },
            "227": {
              "mnemonic": "D,DAC,SUMB",
              "description": "SUM IS TRANSFERRED TO DAC B REGISTER"
            },
            "228": {
              "mnemonic": "D,DAC,REG04",
              "description": "[UNDOCUMENTED GUESS] DESTINATION IS DAC REGISTER 04 - 8 occurrences"
            },
            "229": {
              "mnemonic": "D,DAC,REG05",
              "description": "[UNDOCUMENTED GUESS] DESTINATION IS DAC REGISTER 05 - 12 occurrences"
            },
            "232": {
              "mnemonic": "D,DAC,DPA",
              "description": "DESTINATION IS DAC DPA-REGISTER"
            },
            "252": {
              "mnemonic": "D,DAC,LDRES",
              "description": "[UNDOCUMENTED GUESS] DESTINATION IS DAC LOAD RESULT REGISTER - used at LOADR, LOADCT_R, LOADRB_R with READ operations"
            }
          }
        }
      }
    },
    "STATUS": {
      "description": "Status and flag control",
      "unit": "ALU",
      "fields": {
        "STATUS": {
          "highBit": 75,
          "lowBit": 72,
          "width": 4,
          "description": "Status bits control",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "Hold status unchanged"
            },
            "1": {
              "mnemonic": "K,ONE",
              "description": "SET K (FLAG) 1 TO K"
            },
            "2": {
              "mnemonic": "K,ZRO",
              "description": "CLEAR K (FLAG) 0 TO K"
            },
            "3": {
              "mnemonic": "K,1IFZ",
              "description": "SET K TO 1 IF ALU OPERATION IS 0"
            },
            "4": {
              "mnemonic": "ST,SAVA",
              "description": "SAVE STATUS FROM ALU OPERATION"
            },
            "5": {
              "mnemonic": "ST,SAVC",
              "description": "SAVE STATUS FROM ALU IN COMPARE"
            },
            "6": {
              "mnemonic": "ST,SAVF",
              "description": "SAVE STATUS FROM FLOATING OPERATION"
            },
            "7": {
              "mnemonic": "ST,SAVB",
              "description": "SAVE STATUS FROM BCD OPERATION"
            },
            "8": {
              "mnemonic": "ST,LOAD",
              "description": "LOAD ALU STATUS"
            },
            "9": {
              "mnemonic": "ST,SAVM",
              "description": "SAVE MIXED STATUS FOR INTEGER MULTIPLY"
            },
            "12": {
              "mnemonic": "ST,ACCA",
              "description": "SAVE AND ACCUMULATE ALU STATUS"
            },
            "13": {
              "mnemonic": "ST,ACCM",
              "description": "SAVE AND ACCUMULATE MIXED STATUS"
            },
            "14": {
              "mnemonic": "ST,ACCF",
              "description": "SAVE AND ACCUMULATE AAP STATUS"
            },
            "15": {
              "mnemonic": "TE,ALU,LOAD",
              "description": "LOAD ALU TRAP ENABLE BITS"
            }
          }
        },
        "IXC_INCR": {
          "highBit": 71,
          "lowBit": 71,
          "width": 1,
          "description": "Index counter increment",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "No index counter adjustment"
            },
            "1": {
              "mnemonic": "IXADJ",
              "description": "INDEX COUNTER INCREMENT"
            }
          }
        },
        "LC_DECR": {
          "highBit": 70,
          "lowBit": 70,
          "width": 1,
          "description": "Loop counter decrement",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "No loop counter decrement"
            },
            "1": {
              "mnemonic": "LCDECR",
              "description": "DECREMENT THE LOOP COUNTER"
            }
          }
        }
      }
    },
    "SEQUENCER": {
      "description": "Microprogram sequence control",
      "unit": "MIC",
      "fields": {
        "COND_SEQ": {
          "highBit": 69,
          "lowBit": 69,
          "width": 1,
          "description": "Enable conditional sequence",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "Use true sequence only"
            },
            "1": {
              "mnemonic": "C,SEQ",
              "description": "ENABLE CONDITIONAL SEQUENCE"
            }
          }
        },
        "SEQ_TRUE": {
          "highBit": 68,
          "lowBit": 65,
          "width": 4,
          "description": "Sequence control when condition true (2-bit type + 2-bit stack)",
          "subfields": {
            "TYPE": {
              "highBit": 68,
              "lowBit": 67,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "T,JMP",
                  "description": "JUMP TO ADDRESS (1 cycle)"
                },
                "1": {
                  "mnemonic": "T,JMPREL",
                  "description": "JUMP RELATIVE / VECTOR (2 cycles)"
                },
                "2": {
                  "mnemonic": "T,RETURN",
                  "description": "RETURN TO SEQUENCER ADDRESS (2 cycles)"
                },
                "3": {
                  "mnemonic": "T,NEXT",
                  "description": "NEXT MICRO INSTRUCTION (2 cycles)"
                }
              }
            },
            "STACK": {
              "highBit": 66,
              "lowBit": 65,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "T,HOLD",
                  "description": "HOLD SEQUENCER STACK"
                },
                "1": {
                  "mnemonic": "T,POP",
                  "description": "POP SEQUENCER STACK"
                },
                "2": {
                  "mnemonic": "T,LOAD",
                  "description": "LOAD SEQUENCER STACK"
                },
                "3": {
                  "mnemonic": "T,PUSH",
                  "description": "PUSH SEQUENCER STACK"
                }
              }
            }
          }
        },
        "SEQ_FALSE": {
          "highBit": 64,
          "lowBit": 61,
          "width": 4,
          "description": "Sequence control when condition false (2-bit type + 2-bit stack)",
          "subfields": {
            "TYPE": {
              "highBit": 64,
              "lowBit": 63,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "F,JMP",
                  "description": "FALSE JUMP TO ADDRESS"
                },
                "1": {
                  "mnemonic": "F,JMPREL",
                  "description": "FALSE VECTOR JUMP TO ADDRESS"
                },
                "2": {
                  "mnemonic": "F,RETURN",
                  "description": "FALSE RETURN TO TOP OF STACK"
                },
                "3": {
                  "mnemonic": "F,NEXT",
                  "description": "FALSE NEXT MICRO INSTRUCTION"
                }
              }
            },
            "STACK": {
              "highBit": 62,
              "lowBit": 61,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "F,HOLD",
                  "description": "FALSE HOLD SEQUENCER STACK"
                },
                "1": {
                  "mnemonic": "F,POP",
                  "description": "FALSE POP SEQUENCER STACK"
                },
                "2": {
                  "mnemonic": "F,LOAD",
                  "description": "FALSE LOAD SEQUENCER STACK"
                },
                "3": {
                  "mnemonic": "F,PUSH",
                  "description": "FALSE PUSH SEQUENCER STACK"
                }
              }
            }
          }
        },
        "INVSEQ": {
          "highBit": 60,
          "lowBit": 60,
          "width": 1,
          "description": "Invert test condition for sequence selection",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "Use condition as-is"
            },
            "1": {
              "mnemonic": "INVSEQ",
              "description": "INVERT TEST CONDITION FOR SEQUENCE"
            }
          }
        },
        "CSAVE": {
          "highBit": 59,
          "lowBit": 59,
          "width": 1,
          "description": "Save test condition to stack",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "Don't save condition"
            },
            "1": {
              "mnemonic": "CSAVE",
              "description": "PUSH TEST CONDITION TO STACK(2)"
            }
          }
        },
        "TESTOBJ": {
          "highBit": 58,
          "lowBit": 53,
          "width": 6,
          "description": "Test condition select",
          "values": {
            "0": {
              "mnemonic": "COND,MSEXO",
              "description": "EXOR OF S AND O FROM ALU RESULT"
            },
            "1": {
              "mnemonic": "COND,MSORZ",
              "description": "OR OF S AND Z FROM ALU OPERATION"
            },
            "2": {
              "mnemonic": "COND,SORZ",
              "description": "OR OF S AND Z FROM STATUS (S1)"
            },
            "3": {
              "mnemonic": "COND,MCNZ",
              "description": "AND OF C AND NOT Z FROM ALU OPERATION"
            },
            "8": {
              "mnemonic": "COND,CNZ",
              "description": "AND OF C AND NOT Z FROM STATUS (S1)"
            },
            "9": {
              "mnemonic": "COND,MZRO",
              "description": "Z FROM ALU OPERATION"
            },
            "10": {
              "mnemonic": "COND,MCRY",
              "description": "C FROM ALU OPERATION"
            },
            "11": {
              "mnemonic": "COND,MSGN",
              "description": "S FROM ALU OPERATION"
            },
            "16": {
              "mnemonic": "COND,MOVFL",
              "description": "O FROM ALU OPERATION"
            },
            "17": {
              "mnemonic": "COND,ZRO",
              "description": "Z FROM S1"
            },
            "18": {
              "mnemonic": "COND,CRY",
              "description": "C FROM S1"
            },
            "19": {
              "mnemonic": "COND,SGN",
              "description": "S FROM S1"
            },
            "20": {
              "mnemonic": "COND,K",
              "description": "K FROM S1"
            },
            "21": {
              "mnemonic": "COND,OVFL",
              "description": "O FROM S1"
            },
            "24": {
              "mnemonic": "COND,PARITY",
              "description": "PARITY OF LEAST SIGNIFICANT BYTE OF F-BUS"
            },
            "25": {
              "mnemonic": "COND,Q0",
              "description": "Q-REGISTER BIT 0"
            },
            "26": {
              "mnemonic": "COND,SAVC1",
              "description": "TOP BIT OF SAVED CONDITION STACK"
            },
            "27": {
              "mnemonic": "COND,SAVC2",
              "description": "BOTTOM BIT OF SAVED CONDITION STACK"
            },
            "28": {
              "mnemonic": "COND,LCZ",
              "description": "LOOP COUNTER ZERO RESULT"
            },
            "32": {
              "mnemonic": "COND,ENTER",
              "description": "CHECK FOR ENT- INSTRUCTIONS"
            },
            "34": {
              "mnemonic": "COND,DATOP",
              "description": "CHECK FOR DATA AS OPERAND"
            },
            "35": {
              "mnemonic": "COND,CONOP",
              "description": "CHECK FOR CONSTANT AS OPERAND"
            },
            "36": {
              "mnemonic": "COND,PDONE",
              "description": "PART DONE FROM STATUS (S1)"
            },
            "37": {
              "mnemonic": "COND,MFS",
              "description": "S FROM FLOATING AAP"
            },
            "40": {
              "mnemonic": "COND,MFO",
              "description": "O FROM FLOATING AAP"
            },
            "41": {
              "mnemonic": "COND,MFU",
              "description": "U FROM FLOATING AAP"
            },
            "42": {
              "mnemonic": "COND,MDZ",
              "description": "DIVIDE BY 0 FROM FLOATING AAP"
            },
            "43": {
              "mnemonic": "COND,MIVO",
              "description": "INVALID OPERATION FROM BCD AAP"
            },
            "44": {
              "mnemonic": "COND,MBO",
              "description": "O FROM BCD AAP"
            },
            "48": {
              "mnemonic": "COND,RF1OCT",
              "description": "ZERO IN RF-ADDRESS 1 BITS 0-2"
            },
            "49": {
              "mnemonic": "COND,RF2OCT",
              "description": "ZERO IN RF-ADDRESS 2 BITS 0-2"
            },
            "56": {
              "mnemonic": "COND,GOOPS",
              "description": "GET-TYPE IS G,OOPS"
            },
            "57": {
              "mnemonic": "COND,AQSLZ",
              "description": "Q0 FOR ALU, LCZ FOR SEQ."
            },
            "59": {
              "mnemonic": "COND,IRALT",
              "description": "FIRST-OPERAND IS ALT-ADDRESSED"
            },
            "60": {
              "mnemonic": "COND,CALL",
              "description": "MACROINSTR. IS CALL"
            },
            "61": {
              "mnemonic": "COND,ENTM",
              "description": "MACROINSTR. IS ENTM"
            },
            "62": {
              "mnemonic": "COND,ENTT",
              "description": "MACROINSTR. IS ENTT"
            },
            "63": {
              "mnemonic": "COND,JUMPG",
              "description": "MACROINSTR. IS JUMPG"
            }
          }
        }
      }
    },
    "IAC": {
      "description": "Instruction Address Control",
      "unit": "IAC",
      "fields": {
        "ABR": {
          "highBit": 52,
          "lowBit": 51,
          "width": 2,
          "description": "Alternative branch control",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "No alternative branch"
            },
            "1": {
              "mnemonic": "ABR,NEXT",
              "description": "CALCULATE NEXT INSTRUCTION STREAM ADDRESS"
            },
            "2": {
              "mnemonic": "ABR,NPCREL",
              "description": "CALCULATE JUMP TARGET ADDRESS"
            },
            "3": {
              "mnemonic": "ABR,NEXTL",
              "description": "CALCULATE NEXT ADDRESS TO LINK REGISTER"
            }
          }
        },
        "TBC": {
          "highBit": 50,
          "lowBit": 48,
          "width": 3,
          "description": "Target branch cache control",
          "values": {
            "0": {
              "mnemonic": "TBC,NEXT",
              "description": "CACHE WRITE NEXT INSTRUCTION STREAM ADDRESS"
            },
            "1": {
              "mnemonic": "TBC,SUBR",
              "description": "CACHE WRITE SUBROUTINE ADDRESS"
            },
            "2": {
              "mnemonic": "TBC,L",
              "description": "CACHE WRITE LINK REGISTER (ASSUMING)"
            },
            "3": {
              "mnemonic": "TBC,NPCREL",
              "description": "CACHE WRITE NPC RELATIVE JUMP ADDRESS"
            },
            "4": {
              "mnemonic": "TBC,PREL",
              "description": "CACHE WRITE P RELATIVE JUMP ADDRESS"
            },
            "6": {
              "mnemonic": "TBC,INCILAR",
              "description": "ILAR + 4 -> ILAR"
            },
            "7": {
              "mnemonic": "TBC,NOOP",
              "description": "NO TBC-OPERATION"
            }
          }
        },
        "GET": {
          "highBit": 47,
          "lowBit": 44,
          "width": 4,
          "description": "Instruction/operand fetch control",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "No fetch operation"
            },
            "1": {
              "mnemonic": "CLEAR",
              "description": "CLEAR IAC"
            },
            "3": {
              "mnemonic": "ISAMP",
              "description": "INTERRUPT SAMPLE"
            },
            "4": {
              "mnemonic": "G,OOPS",
              "description": "GET NEXT INSTRUCTION AND OPERAND SPECIFIER"
            },
            "5": {
              "mnemonic": "G,OOPS,T",
              "description": "GET NEXT INSTRUCTION AND OPERAND SPECIFIER IF TRUE"
            },
            "6": {
              "mnemonic": "G,OOPS,F",
              "description": "GET NEXT INSTRUCTION AND OPERAND SPECIFIER IF FALSE"
            },
            "7": {
              "mnemonic": "G,COOPS",
              "description": "GET NEXT INSTRUCTION AND OPERAND AFTER CALL"
            },
            "8": {
              "mnemonic": "G,DIR1",
              "description": "GET IMMEDIATE OPERAND 1 BYTE LONG"
            },
            "9": {
              "mnemonic": "G,DIR2",
              "description": "GET IMMEDIATE OPERAND 2 BYTES LONG"
            },
            "10": {
              "mnemonic": "G,OPS",
              "description": "GET SECOND OR LATER OPERAND SPECIFIER"
            },
            "11": {
              "mnemonic": "G,DIR4",
              "description": "GET IMMEDIATE OPERAND 4 BYTES LONG"
            },
            "13": {
              "mnemonic": "G,OPSTRD",
              "description": "GET SECOND OPERAND SPECIFIER FOR STRING INSTR"
            },
            "14": {
              "mnemonic": "G,TOOPS",
              "description": "GET NEXT INSTRUCTION CODE, FOR TESTING ONLY"
            },
            "15": {
              "mnemonic": "LOADLA",
              "description": "SET START ADDRESS FROM IB TO LA"
            }
          }
        }
      }
    },
    "CONTROL": {
      "description": "Miscellaneous control",
      "unit": "MIC",
      "fields": {
        "STOP": {
          "highBit": 43,
          "lowBit": 43,
          "width": 1,
          "description": "Stop microprogram execution",
          "values": {
            "0": {
              "mnemonic": "(continue)",
              "description": "Continue execution"
            },
            "1": {
              "mnemonic": "STOP",
              "description": "STOP-MICROPROGRAM"
            }
          }
        },
        "AAPSYNC": {
          "highBit": 42,
          "lowBit": 42,
          "width": 1,
          "description": "Wait for AAP ready",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "Normal operation"
            },
            "1": {
              "mnemonic": "AAPSYNC",
              "description": "WAIT FOR AAP READY"
            }
          }
        }
      }
    },
    "MEMORY": {
      "description": "Data memory control",
      "unit": "DAC",
      "fields": {
        "MEMORY": {
          "highBit": 41,
          "lowBit": 32,
          "width": 4,
          "description": "Memory control (split field: bit 41 + bits 34-32)",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "No data request"
            },
            "1": {
              "mnemonic": "LADDR",
              "description": "PERFORM A LADDER REQUEST"
            },
            "2": {
              "mnemonic": "WR,POF",
              "description": "PERFORM A PHYSICAL WRITE WITH MMS"
            },
            "3": {
              "mnemonic": "CCD",
              "description": "CLEAR CACHE AND DUMP DIRTY"
            },
            "4": {
              "mnemonic": "WR,PHYS",
              "description": "WRITE PHYSICAL SEGMENT"
            },
            "5": {
              "mnemonic": "WR,DOM",
              "description": "WRITE DATA MEMORY IN NORMAL DOMAIN"
            },
            "6": {
              "mnemonic": "WR,ADOM",
              "description": "WRITE DATA MEMORY IN ALTERNATIVE DOMAIN"
            },
            "7": {
              "mnemonic": "WRITE",
              "description": "WRITE DATA MEMORY"
            },
            "8": {
              "mnemonic": "QVACC",
              "description": "FORCE QVACC (USE WITH A,IAC, AND LOADLA)"
            },
            "9": {
              "mnemonic": "RD,POF",
              "description": "PERFORM A PHYSICAL READ WITH MMS"
            },
            "11": {
              "mnemonic": "RD,PX",
              "description": "READ DATA MEMORY, WRITE PERMIT REQUIRED"
            },
            "12": {
              "mnemonic": "RD,PHYS",
              "description": "READ PHYSICAL SEGMENT"
            },
            "13": {
              "mnemonic": "RD,DOM",
              "description": "READ DATA MEMORY IN NORMAL DOMAIN"
            },
            "14": {
              "mnemonic": "RD,ADOM",
              "description": "READ DATA MEMORY IN ALTERNATIVE DOMAIN"
            },
            "15": {
              "mnemonic": "READ",
              "description": "READ DATA MEMORY"
            }
          }
        },
        "EA_SAVE": {
          "highBit": 39,
          "lowBit": 38,
          "width": 2,
          "description": "EA save control",
          "values": {
            "0": {
              "mnemonic": "(none)",
              "description": "No EA save"
            },
            "1": {
              "mnemonic": "EA1SAVE",
              "description": "SAVE ADDRESS IN EA1 AND EAO"
            },
            "2": {
              "mnemonic": "EA2SAVE",
              "description": "SAVE ADDRESS IN EA2 AND EAO"
            },
            "3": {
              "mnemonic": "EA3SAVE",
              "description": "SAVE ADDRESS IN EA3 AND EAO"
            }
          }
        },
        "MEMOT": {
          "highBit": 37,
          "lowBit": 37,
          "width": 1,
          "description": "Memory request if data operand",
          "values": {
            "0": {
              "mnemonic": "(req)",
              "description": "Request"
            },
            "1": {
              "mnemonic": "C,MEMOT",
              "description": "MEMORY REQUEST IF DATA-OPERAND"
            }
          }
        },
        "ADACT": {
          "highBit": 35,
          "lowBit": 35,
          "width": 1,
          "description": "Address arithmetic activate",
          "values": {
            "0": {
              "mnemonic": "(hold)",
              "description": "Hold"
            },
            "1": {
              "mnemonic": "ADACT",
              "description": "ADDRESS ARITHMETIC ACTIVATE"
            }
          }
        }
      }
    },
    "ADDRESS": {
      "description": "Address and argument fields",
      "unit": "MIC",
      "fields": {
        "ABS_ADDR": {
          "highBit": 31,
          "lowBit": 16,
          "width": 16,
          "description": "Absolute microprogram jump address (also overlaps with long/short argument)"
        },
        "AA": {
          "highBit": 15,
          "lowBit": 13,
          "width": 3,
          "description": "Address A-operand",
          "values": {
            "0": {
              "mnemonic": "AA,0",
              "description": "ADDRESS A OPERAND IS ZERO"
            },
            "1": {
              "mnemonic": "AA,MARG",
              "description": "ADDRESS A OPERAND IS MINIARGUMENT"
            },
            "2": {
              "mnemonic": "AA,DISP",
              "description": "ADDRESS A OPERAND IS DISPLACEMENT"
            },
            "3": {
              "mnemonic": "AA,DATA",
              "description": "ADDRESS A OPERAND IS DATA REGISTER"
            },
            "4": {
              "mnemonic": "AA,EAO",
              "description": "ADDRESS A OPERAND IS EAO REGISTER"
            },
            "5": {
              "mnemonic": "AA,EA1",
              "description": "ADDRESS A OPERAND IS EA1 REGISTER"
            },
            "6": {
              "mnemonic": "AA,EA2",
              "description": "ADDRESS A OPERAND IS EA2 REGISTER"
            },
            "7": {
              "mnemonic": "AA,EA3",
              "description": "ADDRESS A OPERAND IS EA3 REGISTER"
            }
          }
        },
        "AB": {
          "highBit": 12,
          "lowBit": 9,
          "width": 4,
          "description": "Address B-operand",
          "values": {
            "0": {
              "mnemonic": "AB,0",
              "description": "ADDRESS B OPERAND IS ZERO"
            },
            "1": {
              "mnemonic": "AB,MARG",
              "description": "ADDRESS B OPERAND IS MINIARGUMENT"
            },
            "2": {
              "mnemonic": "AB,B",
              "description": "ADDRESS B OPERAND IS BASE (B) REGISTER"
            },
            "3": {
              "mnemonic": "AB,R",
              "description": "ADDRESS B OPERAND IS RECORD (R) REGISTER"
            },
            "4": {
              "mnemonic": "AB,IX1",
              "description": "ADDRESS B OPERAND IS INDEX REGISTER X1"
            },
            "5": {
              "mnemonic": "AB,IX2",
              "description": "ADDRESS B OPERAND IS INDEX REGISTER X2"
            },
            "6": {
              "mnemonic": "AB,IX3",
              "description": "ADDRESS B OPERAND IS INDEX REGISTER X3"
            },
            "7": {
              "mnemonic": "AB,IX4",
              "description": "ADDRESS B OPERAND IS INDEX REGISTER X4"
            },
            "8": {
              "mnemonic": "AB,CMBRET",
              "description": "RETURN FROM CMISS U-CODE"
            },
            "9": {
              "mnemonic": "AB,ADR",
              "description": "EAO IF RECYCLE NOT NECESSARY"
            },
            "10": {
              "mnemonic": "AB,EA1DIR",
              "description": "EA1 IF RECYCLE NOT NECESSARY"
            },
            "11": {
              "mnemonic": "AB,ADR+4",
              "description": "PREVIOUS ADDRESS +4 IF RECYCLE NOT NECESSARY"
            },
            "12": {
              "mnemonic": "AB,X1ORS",
              "description": "DESC(X)(I1), I1 SCALED ACCORDING TO INSTRUCTION"
            },
            "13": {
              "mnemonic": "AB,X2ORS",
              "description": "DESC(X)(I2), I2 SCALED ACCORDING TO INSTRUCTION"
            },
            "14": {
              "mnemonic": "AB,X3ORS",
              "description": "DESC(X)(I3), I3 SCALED ACCORDING TO INSTRUCTION"
            },
            "15": {
              "mnemonic": "AB,X4ORS",
              "description": "DESC(X)(I4), I4 SCALED ACCORDING TO INSTRUCTION"
            }
          }
        },
        "SCAL": {
          "highBit": 8,
          "lowBit": 6,
          "width": 3,
          "description": "Index scaling",
          "values": {
            "0": {
              "mnemonic": "IX*1",
              "description": "SCALING = *1 (Byte)"
            },
            "1": {
              "mnemonic": "IX*2",
              "description": "SCALING = *2 (Halfword)"
            },
            "2": {
              "mnemonic": "IX*4",
              "description": "SCALING = *4 (Word/Single float)"
            },
            "3": {
              "mnemonic": "IX*8",
              "description": "SCALING = *8 (Double float)"
            },
            "4": {
              "mnemonic": "IX/8",
              "description": "SCALING = /8 (Bit)"
            },
            "5": {
              "mnemonic": "IX*16",
              "description": "SCALING = *16 (80-bit floating)"
            }
          }
        },
        "ORCON": {
          "highBit": 5,
          "lowBit": 0,
          "width": 6,
          "description": "OR logic control field",
          "subfields": {
            "ORCON_N": {
              "highBit": 5,
              "lowBit": 5,
              "width": 1,
              "values": {
                "0": {
                  "mnemonic": "(current)",
                  "description": "OR-CONTROL IS FOR CURRENT CYCLE"
                },
                "1": {
                  "mnemonic": "OR.N",
                  "description": "OR-CONTROL IS FOR NEXT CYCLE"
                }
              }
            },
            "ORCON_E": {
              "highBit": 4,
              "lowBit": 4,
              "width": 1,
              "values": {
                "0": {
                  "mnemonic": "(disabled)",
                  "description": "EXTENSION REGISTER DISABLED"
                },
                "1": {
                  "mnemonic": "OR,NE",
                  "description": "ENABLE EXTENSION REGISTER IN NEXT MICRO CYCLE"
                }
              }
            },
            "ORCON_A": {
              "highBit": 3,
              "lowBit": 2,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "ORA,IN",
                  "description": "OR A OPERAND FROM INSTRUCTION"
                },
                "1": {
                  "mnemonic": "ORA,OP",
                  "description": "OR A OPERAND FROM OPERAND SPECIFIER"
                },
                "3": {
                  "mnemonic": "ORA,ALTEN",
                  "description": "OR A OPERAND FROM STRING SOURCE OPERAND"
                }
              }
            },
            "ORCON_D": {
              "highBit": 1,
              "lowBit": 0,
              "width": 2,
              "values": {
                "0": {
                  "mnemonic": "ORD,IN",
                  "description": "OR DESTINATION FROM INSTRUCTION"
                },
                "1": {
                  "mnemonic": "ORD,OP",
                  "description": "OR DESTINATION FROM OPERAND SPECIFIER"
                },
                "2": {
                  "mnemonic": "ORD,OP1",
                  "description": "OR DESTINATION FROM FIRST OPERAND SPECIFIER"
                },
                "3": {
                  "mnemonic": "ORD,ALTEN",
                  "description": "OR DESTINATION FROM STRING DEST. OPERAND"
                }
              }
            }
          }
        }
      }
    }
  }
}