{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1656400265015 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656400265016 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 04:11:04 2022 " "Processing started: Tue Jun 28 04:11:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656400265016 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400265016 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400265016 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1656400265641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1656400265642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "modules/shifter.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux_k.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k " "Found entity 1: mux_k" {  } { { "modules/mux_k.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux_k.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273324 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux modules/mux.v " "Entity \"mux\" obtained from \"modules/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1656400273327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "modules/mux.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/latch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latch16 " "Found entity 1: latch16" {  } { { "modules/latch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/elatch.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/elatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 elatch16 " "Found entity 1: elatch16" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(23) " "Verilog HDL information at alu.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656400273333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/rb.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/rb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Found entity 1: RB" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF32 " "Found entity 1: EFF32" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273338 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MIR.v(82) " "Verilog HDL information at MIR.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656400273340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mir.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/uctest.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/uctest.v" { { "Info" "ISGN_ENTITY_NAME" "1 UCtest " "Found entity 1: UCtest" {  } { { "modules/UCtest.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/UCtest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/eff24.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/eff24.v" { { "Info" "ISGN_ENTITY_NAME" "1 EFF24 " "Found entity 1: EFF24" {  } { { "modules/EFF24.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273345 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pc.v(19) " "Verilog HDL information at pc.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1656400273347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ev22g5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ev22g5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EV22G5 " "Found entity 1: EV22G5" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program.v 1 1 " "Found 1 design units, including 1 entities, in source file program.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROGRAM " "Found entity 1: PROGRAM" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data.v 1 1 " "Found 1 design units, including 1 entities, in source file data.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA " "Found entity 1: DATA" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EV22G5 " "Elaborating entity \"EV22G5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1656400273496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "EV22G5.bdf" "pll" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "altpll_component" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 100 " "Parameter \"clk0_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 100 " "Parameter \"clk1_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 250000 " "Parameter \"clk1_phase_shift\" = \"250000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 100 " "Parameter \"clk2_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 500000 " "Parameter \"clk2_phase_shift\" = \"500000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 100 " "Parameter \"clk3_divide_by\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 750000 " "Parameter \"clk3_phase_shift\" = \"750000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273581 ""}  } { { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656400273581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "EV22G5.bdf" "alu" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 720 1208 1320 920 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273696 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(45) " "Verilog HDL Always Construct warning at alu.v(45): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656400273697 "|EV22G5|alu:alu"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_out alu.v(47) " "Verilog HDL Always Construct warning at alu.v(47): variable \"c_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "modules/alu.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/alu.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1656400273697 "|EV22G5|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF32 EFF32:exeStage " "Elaborating entity \"EFF32\" for hierarchy \"EFF32:exeStage\"" {  } { { "EV22G5.bdf" "exeStage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -64 976 1144 48 "exeStage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UCtest UCtest:uctest " "Elaborating entity \"UCtest\" for hierarchy \"UCtest:uctest\"" {  } { { "EV22G5.bdf" "uctest" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -40 -104 24 40 "uctest" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR MIR:MIRstage " "Elaborating entity \"MIR\" for hierarchy \"MIR:MIRstage\"" {  } { { "EV22G5.bdf" "MIRstage" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -336 728 928 -224 "MIRstage" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273702 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "MIR.v(87) " "Verilog HDL Case Statement information at MIR.v(87): all case item expressions in this case statement are onehot" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1656400273711 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 MIR.v(9) " "Net \"ROM0.data_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273721 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a 0 MIR.v(9) " "Net \"ROM0.waddr_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 MIR.v(10) " "Net \"ROM1.data_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 MIR.v(10) " "Net \"ROM1.waddr_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 MIR.v(11) " "Net \"ROM2.data_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 MIR.v(11) " "Net \"ROM2.waddr_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 MIR.v(12) " "Net \"ROM3.data_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 MIR.v(12) " "Net \"ROM3.waddr_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273722 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 MIR.v(13) " "Net \"ROM4.data_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273723 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 MIR.v(13) " "Net \"ROM4.waddr_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273723 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 MIR.v(9) " "Net \"ROM0.we_a\" at MIR.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273723 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 MIR.v(10) " "Net \"ROM1.we_a\" at MIR.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273723 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 MIR.v(11) " "Net \"ROM2.we_a\" at MIR.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273728 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 MIR.v(12) " "Net \"ROM3.we_a\" at MIR.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273728 "|EV22G5|MIR:MIRstage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 MIR.v(13) " "Net \"ROM4.we_a\" at MIR.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "modules/MIR.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1656400273729 "|EV22G5|MIR:MIRstage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EFF24 EFF24:InstReg " "Elaborating entity \"EFF24\" for hierarchy \"EFF24:InstReg\"" {  } { { "EV22G5.bdf" "InstReg" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -368 352 520 -256 "InstReg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROGRAM PROGRAM:program " "Elaborating entity \"PROGRAM\" for hierarchy \"PROGRAM:program\"" {  } { { "EV22G5.bdf" "program" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -352 -120 96 -224 "program" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PROGRAM:program\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273869 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PROGRAM:program\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"PROGRAM:program\|altsyncram:altsyncram_component\"" {  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PROGRAM:program\|altsyncram:altsyncram_component " "Instantiated megafunction \"PROGRAM:program\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PROGRAM.hex " "Parameter \"init_file\" = \"PROGRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400273871 ""}  } { { "PROGRAM.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PROGRAM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656400273871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_57a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_57a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_57a1 " "Found entity 1: altsyncram_57a1" {  } { { "db/altsyncram_57a1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_57a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400273966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400273966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_57a1 PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated " "Elaborating entity \"altsyncram_57a1\" for hierarchy \"PROGRAM:program\|altsyncram:altsyncram_component\|altsyncram_57a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400273966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc " "Elaborating entity \"pc\" for hierarchy \"pc:pc\"" {  } { { "EV22G5.bdf" "pc" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -176 -136 72 -64 "pc" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274071 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(24) " "Verilog HDL assignment warning at pc.v(24): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274074 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(25) " "Verilog HDL assignment warning at pc.v(25): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274074 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(29) " "Verilog HDL assignment warning at pc.v(29): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274074 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(31) " "Verilog HDL assignment warning at pc.v(31): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274074 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(41) " "Verilog HDL assignment warning at pc.v(41): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274074 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(43) " "Verilog HDL assignment warning at pc.v(43): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274075 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(53) " "Verilog HDL assignment warning at pc.v(53): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274075 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(55) " "Verilog HDL assignment warning at pc.v(55): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274075 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 12 pc.v(64) " "Verilog HDL assignment warning at pc.v(64): truncated value with size 24 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274075 "|EV22G5|pc:pc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(66) " "Verilog HDL assignment warning at pc.v(66): truncated value with size 32 to match size of target (12)" {  } { { "modules/pc.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/pc.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1656400274075 "|EV22G5|pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "elatch16 elatch16:LATCHA " "Elaborating entity \"elatch16\" for hierarchy \"elatch16:LATCHA\"" {  } { { "EV22G5.bdf" "LATCHA" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 552 816 976 632 "LATCHA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274076 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q elatch.v(6) " "Verilog HDL Always Construct warning at elatch.v(6): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656400274077 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] elatch.v(6) " "Inferred latch for \"Q\[0\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] elatch.v(6) " "Inferred latch for \"Q\[1\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] elatch.v(6) " "Inferred latch for \"Q\[2\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] elatch.v(6) " "Inferred latch for \"Q\[3\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] elatch.v(6) " "Inferred latch for \"Q\[4\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] elatch.v(6) " "Inferred latch for \"Q\[5\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] elatch.v(6) " "Inferred latch for \"Q\[6\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] elatch.v(6) " "Inferred latch for \"Q\[7\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[8\] elatch.v(6) " "Inferred latch for \"Q\[8\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[9\] elatch.v(6) " "Inferred latch for \"Q\[9\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[10\] elatch.v(6) " "Inferred latch for \"Q\[10\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[11\] elatch.v(6) " "Inferred latch for \"Q\[11\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[12\] elatch.v(6) " "Inferred latch for \"Q\[12\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[13\] elatch.v(6) " "Inferred latch for \"Q\[13\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[14\] elatch.v(6) " "Inferred latch for \"Q\[14\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[15\] elatch.v(6) " "Inferred latch for \"Q\[15\]\" at elatch.v(6)" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274078 "|EV22G5|elatch16:LATCHA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k mux_k:muxK " "Elaborating entity \"mux_k\" for hierarchy \"mux_k:muxK\"" {  } { { "EV22G5.bdf" "muxK" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 624 792 616 "muxK" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB RB:RB " "Elaborating entity \"RB\" for hierarchy \"RB:RB\"" {  } { { "EV22G5.bdf" "RB" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 408 200 408 584 "RB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274082 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "RB.v(55) " "Verilog HDL or VHDL warning at the RB.v(55): index expression is not wide enough to address all of the elements in the array" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 55 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1656400274090 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A RB.v(49) " "Verilog HDL Always Construct warning at RB.v(49): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656400274091 "|EV22G5|RB:RB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "B RB.v(49) " "Verilog HDL Always Construct warning at RB.v(49): inferring latch(es) for variable \"B\", which holds its previous value in one or more paths through the always construct" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1656400274091 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[0\] RB.v(49) " "Inferred latch for \"B\[0\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274104 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[1\] RB.v(49) " "Inferred latch for \"B\[1\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274104 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[2\] RB.v(49) " "Inferred latch for \"B\[2\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274104 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[3\] RB.v(49) " "Inferred latch for \"B\[3\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[4\] RB.v(49) " "Inferred latch for \"B\[4\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[5\] RB.v(49) " "Inferred latch for \"B\[5\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[6\] RB.v(49) " "Inferred latch for \"B\[6\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[7\] RB.v(49) " "Inferred latch for \"B\[7\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[8\] RB.v(49) " "Inferred latch for \"B\[8\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[9\] RB.v(49) " "Inferred latch for \"B\[9\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274105 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[10\] RB.v(49) " "Inferred latch for \"B\[10\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274106 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[11\] RB.v(49) " "Inferred latch for \"B\[11\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274107 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[12\] RB.v(49) " "Inferred latch for \"B\[12\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274107 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[13\] RB.v(49) " "Inferred latch for \"B\[13\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274107 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[14\] RB.v(49) " "Inferred latch for \"B\[14\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274108 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B\[15\] RB.v(49) " "Inferred latch for \"B\[15\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274108 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] RB.v(49) " "Inferred latch for \"A\[0\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274108 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] RB.v(49) " "Inferred latch for \"A\[1\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274109 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] RB.v(49) " "Inferred latch for \"A\[2\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274109 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] RB.v(49) " "Inferred latch for \"A\[3\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274110 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] RB.v(49) " "Inferred latch for \"A\[4\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274110 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] RB.v(49) " "Inferred latch for \"A\[5\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274110 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] RB.v(49) " "Inferred latch for \"A\[6\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274112 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] RB.v(49) " "Inferred latch for \"A\[7\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274112 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[8\] RB.v(49) " "Inferred latch for \"A\[8\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274112 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[9\] RB.v(49) " "Inferred latch for \"A\[9\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[10\] RB.v(49) " "Inferred latch for \"A\[10\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[11\] RB.v(49) " "Inferred latch for \"A\[11\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[12\] RB.v(49) " "Inferred latch for \"A\[12\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[13\] RB.v(49) " "Inferred latch for \"A\[13\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[14\] RB.v(49) " "Inferred latch for \"A\[14\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[15\] RB.v(49) " "Inferred latch for \"A\[15\]\" at RB.v(49)" {  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274113 "|EV22G5|RB:RB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch16 latch16:LATCHC " "Elaborating entity \"latch16\" for hierarchy \"latch16:LATCHC\"" {  } { { "EV22G5.bdf" "LATCHC" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 976 672 832 1056 "LATCHC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"shifter:shifter\"" {  } { { "EV22G5.bdf" "shifter" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 960 920 1096 1040 "shifter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA DATA:inst3 " "Elaborating entity \"DATA\" for hierarchy \"DATA:inst3\"" {  } { { "EV22G5.bdf" "inst3" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "altsyncram_component" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA:inst3\|altsyncram:altsyncram_component\"" {  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1656400274252 ""}  } { { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1656400274252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2jf1 " "Found entity 1: altsyncram_2jf1" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1656400274354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400274354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2jf1 DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated " "Elaborating entity \"altsyncram_2jf1\" for hierarchy \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400274354 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[1\] " "LATCH primitive \"elatch16:LATCHB\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[2\] " "LATCH primitive \"elatch16:LATCHB\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[3\] " "LATCH primitive \"elatch16:LATCHB\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[4\] " "LATCH primitive \"elatch16:LATCHB\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[5\] " "LATCH primitive \"elatch16:LATCHB\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[6\] " "LATCH primitive \"elatch16:LATCHB\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[7\] " "LATCH primitive \"elatch16:LATCHB\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[8\] " "LATCH primitive \"elatch16:LATCHB\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274649 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[9\] " "LATCH primitive \"elatch16:LATCHB\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274650 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[10\] " "LATCH primitive \"elatch16:LATCHB\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274650 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[11\] " "LATCH primitive \"elatch16:LATCHB\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[12\] " "LATCH primitive \"elatch16:LATCHB\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[13\] " "LATCH primitive \"elatch16:LATCHB\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274651 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[14\] " "LATCH primitive \"elatch16:LATCHB\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[15\] " "LATCH primitive \"elatch16:LATCHB\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHB\|Q\[0\] " "LATCH primitive \"elatch16:LATCHB\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[1\] " "LATCH primitive \"elatch16:LATCHA\|Q\[1\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[2\] " "LATCH primitive \"elatch16:LATCHA\|Q\[2\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[3\] " "LATCH primitive \"elatch16:LATCHA\|Q\[3\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[4\] " "LATCH primitive \"elatch16:LATCHA\|Q\[4\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[5\] " "LATCH primitive \"elatch16:LATCHA\|Q\[5\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[6\] " "LATCH primitive \"elatch16:LATCHA\|Q\[6\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[7\] " "LATCH primitive \"elatch16:LATCHA\|Q\[7\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[8\] " "LATCH primitive \"elatch16:LATCHA\|Q\[8\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[9\] " "LATCH primitive \"elatch16:LATCHA\|Q\[9\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[10\] " "LATCH primitive \"elatch16:LATCHA\|Q\[10\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[11\] " "LATCH primitive \"elatch16:LATCHA\|Q\[11\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[12\] " "LATCH primitive \"elatch16:LATCHA\|Q\[12\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[13\] " "LATCH primitive \"elatch16:LATCHA\|Q\[13\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[14\] " "LATCH primitive \"elatch16:LATCHA\|Q\[14\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[15\] " "LATCH primitive \"elatch16:LATCHA\|Q\[15\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "elatch16:LATCHA\|Q\[0\] " "LATCH primitive \"elatch16:LATCHA\|Q\[0\]\" is permanently enabled" {  } { { "modules/elatch.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/elatch.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1656400274653 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "5 " "Found 5 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM4 " "RAM logic \"MIR:MIRstage\|ROM4\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM4" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 13 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656400275183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM0 " "RAM logic \"MIR:MIRstage\|ROM0\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM0" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656400275183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM1 " "RAM logic \"MIR:MIRstage\|ROM1\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM1" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 10 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656400275183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM2 " "RAM logic \"MIR:MIRstage\|ROM2\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM2" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656400275183 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MIR:MIRstage\|ROM3 " "RAM logic \"MIR:MIRstage\|ROM3\" is uninferred due to inappropriate RAM size" {  } { { "modules/MIR.v" "ROM3" { Text "D:/intelFPGA/Projects/EV22G5/modules/MIR.v" 12 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1656400275183 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1656400275183 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 7 D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif " "Memory depth (8) in the design file differs from memory depth (7) in the Memory Initialization File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram4_MIR_6c8de232.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1656400275184 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram2_MIR_6c8de232.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1656400275186 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 11 D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif " "Memory depth (16) in the design file differs from memory depth (11) in the Memory Initialization File \"D:/intelFPGA/Projects/EV22G5/db/EV22G5.ram3_MIR_6c8de232.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1656400275187 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 359 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 313 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 244 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 221 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 198 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 175 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 152 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 129 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 106 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\] " "Synthesized away node \"DATA:inst3\|altsyncram:altsyncram_component\|altsyncram_2jf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_2jf1.tdf" "" { Text "D:/intelFPGA/Projects/EV22G5/db/altsyncram_2jf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DATA.v" "" { Text "D:/intelFPGA/Projects/EV22G5/DATA.v" 86 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 504 -176 40 632 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1656400275200 "|EV22G5|DATA:inst3|altsyncram:altsyncram_component|altsyncram_2jf1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1656400275200 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1656400275200 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[15\] " "Latch RB:RB\|B\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[22\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[22\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276112 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[14\] " "Latch RB:RB\|B\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276112 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276112 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[13\] " "Latch RB:RB\|B\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[12\] " "Latch RB:RB\|B\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[11\] " "Latch RB:RB\|B\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[10\] " "Latch RB:RB\|B\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[9\] " "Latch RB:RB\|B\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[8\] " "Latch RB:RB\|B\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276113 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276113 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[7\] " "Latch RB:RB\|B\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276114 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[6\] " "Latch RB:RB\|B\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276114 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[5\] " "Latch RB:RB\|B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276114 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[4\] " "Latch RB:RB\|B\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276114 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[3\] " "Latch RB:RB\|B\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276114 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276114 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[2\] " "Latch RB:RB\|B\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276115 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[1\] " "Latch RB:RB\|B\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[18\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[18\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276115 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276115 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RB:RB\|B\[0\] " "Latch RB:RB\|B\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA EFF32:OperandStage\|Q\[17\] " "Ports D and ENA on the latch are fed by the same signal EFF32:OperandStage\|Q\[17\]" {  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1656400276115 ""}  } { { "modules/RB.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/RB.v" 49 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1656400276115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[31\] GND " "Pin \"MIR_output\[31\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[30\] GND " "Pin \"MIR_output\[30\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[27\] GND " "Pin \"MIR_output\[27\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[26\] GND " "Pin \"MIR_output\[26\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[25\] GND " "Pin \"MIR_output\[25\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[24\] GND " "Pin \"MIR_output\[24\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MIR_output\[10\] GND " "Pin \"MIR_output\[10\]\" is stuck at GND" {  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { -248 1000 1176 -232 "MIR_output\[32..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1656400276665 "|EV22G5|MIR_output[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1656400276665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1656400276840 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1656400280586 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400280935 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1656400281408 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1656400281408 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1656400281572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1523 " "Implemented 1523 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1656400281755 ""} { "Info" "ICUT_CUT_TM_OPINS" "118 " "Implemented 118 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1656400281755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1378 " "Implemented 1378 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1656400281755 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1656400281755 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1656400281755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1656400281755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656400281826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 04:11:21 2022 " "Processing ended: Tue Jun 28 04:11:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656400281826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656400281826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656400281826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1656400281826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1656400284421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656400284422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 04:11:23 2022 " "Processing started: Tue Jun 28 04:11:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656400284422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1656400284422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1656400284422 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1656400284642 ""}
{ "Info" "0" "" "Project  = EV22G5" {  } {  } 0 0 "Project  = EV22G5" 0 0 "Fitter" 0 0 1656400284642 ""}
{ "Info" "0" "" "Revision = EV22G5" {  } {  } 0 0 "Revision = EV22G5" 0 0 "Fitter" 0 0 1656400284642 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1656400284789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1656400284789 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EV22G5 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"EV22G5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1656400284820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656400284923 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1656400284923 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 100 0 0 " "Implementing clock multiplication of 1, clock division of 100, and phase shift of 0 degrees (0 ps) for PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1656400284999 ""}  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1656400284999 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1656400285175 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1656400285184 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656400285370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656400285370 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1656400285370 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1656400285370 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656400285377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656400285377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656400285377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656400285377 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1656400285377 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1656400285377 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1656400285379 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1656400285497 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "119 120 " "No exact pin location assignment(s) for 119 pins of 120 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1656400286072 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1656400286752 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EV22G5.sdc " "Synopsys Design Constraints File file not found: 'EV22G5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1656400286755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656400286755 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1656400286759 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1656400286776 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1656400286776 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1656400286797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3) " "Automatically promoted node PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL3E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL3E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656400286986 ""}  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656400286986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk0~input (placed in PIN A8 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk0~input (placed in PIN A8 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656400286986 ""}  } { { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 176 -680 -512 192 "clk0" "" } } } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 2293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656400286986 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EFF32:OperandStage\|Q\[22\]  " "Automatically promoted node EFF32:OperandStage\|Q\[22\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1656400286987 ""}  } { { "modules/EFF32.v" "" { Text "D:/intelFPGA/Projects/EV22G5/modules/EFF32.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1656400286987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1656400287467 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656400287470 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1656400287470 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656400287478 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1656400287485 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1656400287491 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1656400287491 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1656400287495 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1656400287597 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1656400287600 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1656400287600 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "117 unused 2.5V 0 117 0 " "Number of I/O pins in group: 117 (unused VREF, 2.5V VCCIO, 0 input, 117 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1656400287605 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1656400287605 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1656400287605 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 3 21 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1656400287606 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1656400287606 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1656400287606 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "D:/intelFPGA/Projects/EV22G5/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.v" "" { Text "D:/intelFPGA/Projects/EV22G5/PLL.v" 116 0 0 } } { "EV22G5.bdf" "" { Schematic "D:/intelFPGA/Projects/EV22G5/EV22G5.bdf" { { 256 -696 -376 480 "pll" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1656400288755 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656400288821 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1656400288828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1656400290246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656400290729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1656400290759 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1656400299122 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656400299123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1656400299716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "13 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "D:/intelFPGA/Projects/EV22G5/" { { 1 { 0 "Router estimated peak interconnect usage is 13% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1656400302410 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1656400302410 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1656400307853 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1656400307853 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656400307856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.69 " "Total time spent on timing analysis during the Fitter is 1.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1656400308056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656400308076 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656400308588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1656400308590 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1656400309028 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1656400309879 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.fit.smsg " "Generated suppressed messages file D:/intelFPGA/Projects/EV22G5/output_files/EV22G5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1656400310593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5281 " "Peak virtual memory: 5281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656400311233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 04:11:51 2022 " "Processing ended: Tue Jun 28 04:11:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656400311233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656400311233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656400311233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1656400311233 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1656400313170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656400313171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 04:11:52 2022 " "Processing started: Tue Jun 28 04:11:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656400313171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1656400313171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1656400313171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1656400313779 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1656400314706 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1656400314749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656400315013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 04:11:55 2022 " "Processing ended: Tue Jun 28 04:11:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656400315013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656400315013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656400315013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1656400315013 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1656400315716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1656400317143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656400317143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 04:11:56 2022 " "Processing started: Tue Jun 28 04:11:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656400317143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1656400317143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EV22G5 -c EV22G5 " "Command: quartus_sta EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1656400317143 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1656400317366 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1656400317621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1656400317621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400317714 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400317714 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1656400318047 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EV22G5.sdc " "Synopsys Design Constraints File file not found: 'EV22G5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1656400318107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400318108 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk_input clk_input " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clk_input clk_input" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656400318115 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 100 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1656400318115 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656400318115 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400318115 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk0 clk0 " "create_clock -period 1.000 -name clk0 clk0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656400318119 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name EFF32:OperandStage\|Q\[22\] EFF32:OperandStage\|Q\[22\] " "create_clock -period 1.000 -name EFF32:OperandStage\|Q\[22\] EFF32:OperandStage\|Q\[22\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1656400318119 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656400318119 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1656400318139 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656400318139 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1656400318141 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1656400318169 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656400318354 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656400318354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.194 " "Worst-case setup slack is -4.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.194            -124.242 EFF32:OperandStage\|Q\[22\]  " "   -4.194            -124.242 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318358 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.061           -1565.292 clk0  " "   -4.061           -1565.292 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318358 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400318358 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 clk0  " "    0.344               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.894               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400318374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400318385 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400318390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -648.088 clk0  " "   -3.000            -648.088 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.440               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.835               0.000 clk_input  " "    4.835               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400318400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400318400 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656400318573 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1656400318611 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1656400319356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656400319523 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656400319559 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656400319559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.691 " "Worst-case setup slack is -3.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.691            -109.455 EFF32:OperandStage\|Q\[22\]  " "   -3.691            -109.455 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570           -1357.245 clk0  " "   -3.570           -1357.245 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400319565 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.299 " "Worst-case hold slack is 0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 clk0  " "    0.299               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319596 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.837               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.837               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319596 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400319596 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400319611 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400319621 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -648.088 clk0  " "   -3.000            -648.088 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.469               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.818               0.000 clk_input  " "    4.818               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400319638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400319638 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1656400319838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1656400320069 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1656400320080 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1656400320080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.980 " "Worst-case setup slack is -1.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.980             -57.690 EFF32:OperandStage\|Q\[22\]  " "   -1.980             -57.690 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.879            -648.689 clk0  " "   -1.879            -648.689 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400320088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 clk0  " "    0.179               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.443               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400320112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400320125 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1656400320132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -670.817 clk0  " "   -3.000            -670.817 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 EFF32:OperandStage\|Q\[22\]  " "    0.419               0.000 EFF32:OperandStage\|Q\[22\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.587               0.000 clk_input  " "    4.587               0.000 clk_input " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1656400320143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1656400320143 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656400321035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1656400321038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656400321188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 04:12:01 2022 " "Processing ended: Tue Jun 28 04:12:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656400321188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656400321188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656400321188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1656400321188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1656400322782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1656400322783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 28 04:12:02 2022 " "Processing started: Tue Jun 28 04:12:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1656400322783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656400322783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EV22G5 -c EV22G5" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1656400322783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1656400323552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EV22G5.vo D:/intelFPGA/Projects/EV22G5/simulation/modelsim/ simulation " "Generated file EV22G5.vo in folder \"D:/intelFPGA/Projects/EV22G5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1656400323967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1656400324092 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 28 04:12:04 2022 " "Processing ended: Tue Jun 28 04:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1656400324092 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1656400324092 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1656400324092 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656400324092 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 142 s " "Quartus Prime Full Compilation was successful. 0 errors, 142 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1656400324825 ""}
