INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Michael Lim/Desktop/audio_effects/audio_effects.srcs/sources_1/new/clock_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_generator_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Michael Lim/Desktop/audio_effects/audio_effects.srcs/sim_1/new/test_clock_generator_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_clock_20
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Michael Lim/Desktop/audio_effects/audio_effects.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
