// Copyright (c) 2026 Huawei Technologies Co., Ltd.
// This program is free software, you can redistribute it and/or modify it under the terms and conditions of
// CANN Open Software License Agreement Version 2.0 (the "License").
// Please refer to the License for details. You may not use this file except in compliance with the License.
// THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
// INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
// See LICENSE in the root of the software repository for the full text of the License.

//===- VMILayoutAssignment.cpp - Assign VMI layouts ----------------------===//
//===----------------------------------------------------------------------===//

#include "PTO/IR/PTO.h"
#include "PTO/IR/PTOTypeUtils.h"
#include "PTO/IR/VMIUtils.h"
#include "PTO/Support/CodeConstants.h"
#include "PTO/Transforms/Passes.h"
#include "PTO/Transforms/VMIControlFlowSupport.h"
#include "PTO/Transforms/VMILayoutPropagation.h"
#include "PTO/Transforms/VMILayoutPlanner.h"
#include "PTO/Transforms/VMILayoutSupport.h"
#include "PTO/Transforms/VMILayoutSpineAnalysis.h"

#include "mlir/Dialect/ControlFlow/IR/ControlFlowOps.h"
#include "mlir/Dialect/Func/IR/FuncOps.h"
#include "mlir/Dialect/SCF/IR/SCF.h"
#include "mlir/IR/BuiltinOps.h"
#include "mlir/IR/SymbolTable.h"
#include "mlir/IR/Value.h"
#include "mlir/Pass/Pass.h"
#include "llvm/ADT/DenseMap.h"
#include "llvm/ADT/SmallPtrSet.h"
#include "llvm/ADT/SmallVector.h"
#include "llvm/ADT/TypeSwitch.h"
#include "llvm/Support/CommandLine.h"
#include "llvm/Support/raw_ostream.h"

#include <type_traits>

namespace mlir {
namespace pto {
#define GEN_PASS_DEF_VMILAYOUTASSIGNMENT
#include "PTO/Transforms/Passes.h.inc"
} // namespace pto
} // namespace mlir

using namespace mlir;
using namespace mlir::pto;

namespace {

struct DataNode {
  Value value;
  VMIVRegType type;
  unsigned parent = 0;
  VMILayoutAttr naturalLayout;
  VMILayoutAttr preferredLayout;
};

struct MaskNode {
  Value value;
  VMIMaskType type;
  unsigned parent = 0;
  VMILayoutAttr requestedLayout;
};

enum class DataLayoutSeedPhase {
  Explicit,
  SeedStart,
  GroupLoad = SeedStart,
  Reduce,
  GroupSlotLoad,
  GroupBroadcast,
  CompactCast,
  GroupStore,
  // A sub-32-bit layout class that carries elementwise compute wants to be
  // contiguous: the lane-stride carrier makes every sub-word op in the class
  // `laneStride` physical ops.  Placed after every semantic requirement and
  // before the lane-stride cost preferences (LaneStrideNarrowCast / Cast /
  // WeakReduce / Store), so it only overrides a lane stride that a cost
  // heuristic alone justified.
  //
  // This is a seed phase rather than a table row on purpose.  The unit the
  // solver decides a layout for is the union-find class (DataNode.parent), and
  // one class must end up on one layout, so the decision has to be taken on the
  // class - which is what setPreferredLayout does.  A per-cast relation row
  // cannot express it: two width-changing casts that merely share a wide-side
  // class (here the amax leg and the bulk leg meet at their common f32 vmul)
  // have to agree, so a row chosen for one would be forced back by the other.
  NarrowSideComputeContiguous,
  LaneStrideNarrowCast,
  // Cast layout preferences must get a chance to constrain downstream
  // cast/cast-back chains before the group-broadcast natural seed.
  // Otherwise a deinterleaved group-broadcast seed anchors the whole
  // equivalence class and the preferred C -> LS4 -> C path cannot be
  // selected.
  GroupBroadcastLoad,
  Cast,
  WeakReduce,
  Store,
  // A width-changing bitcast has exactly one legal relation (the contiguous
  // row of kWidthChangingBitcastLayoutPatterns), so its layout requirement can
  // neither be satisfied nor overridden by a soft layout preference.  Two
  // neighbours force its position: applying it *after* every soft preference
  // has been recorded turns those preferences into boundary conflicts the
  // reconciler materializes (an earlier request would let a preference be
  // skipped as "already usable" instead), and applying it *before* the Other
  // bucket keeps a producer's natural lane-stride seed from choosing a carrier
  // form the bitcast can neither consume nor convert back into contiguous.
  WidthChangingBitcast,
  Other,
  GroupStoreFallback,
  SeedEnd,
};

struct DataLayoutSeed {
  Value value;
  VMILayoutAttr layout;
  DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other;
};

struct DataUseRequest {
  OpOperand *operand;
  VMILayoutAttr layout;
  bool late = false;
  DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other;
};

struct MaskUseRequest {
  OpOperand *operand;
  VMILayoutAttr layout;
  DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other;
};

static std::optional<int64_t> getConstantIndexValue(Value value) {
  if (auto constant = value.getDefiningOp<arith::ConstantIndexOp>()) {
    return constant.value();
  }
  if (auto constant = value.getDefiningOp<arith::ConstantOp>()) {
    if (auto integerAttr = dyn_cast<IntegerAttr>(constant.getValue())) {
      return integerAttr.getInt();
    }
  }
  return std::nullopt;
}

static bool isLane0SplatShuffle(VMIShuffleOp op) {
  auto sourceType = cast<VMIVRegType>(op.getSource().getType());
  ArrayRef<int64_t> indices = op.getIndices();
  return sourceType.getElementCount() == 1 && !indices.empty() &&
         llvm::all_of(indices, [](int64_t index) { return index == 0; });
}

static VMILayoutAttr getExplicitLayout(Type type) {
  if (auto vreg = dyn_cast<VMIVRegType>(type)) {
    return vreg.getLayoutAttr();
  }
  if (auto mask = dyn_cast<VMIMaskType>(type)) {
    return mask.getLayoutAttr();
  }
  return {};
}
bool containsVMIType(Type type) {
  if (isa<VMIVRegType, VMIMaskType>(type)) {
    return true;
  }
  if (auto functionType = dyn_cast<FunctionType>(type)) {
    return llvm::any_of(functionType.getInputs(),
                        [](Type input) { return containsVMIType(input); }) ||
           llvm::any_of(functionType.getResults(),
                        [](Type result) { return containsVMIType(result); });
  }
  if (auto shapedType = dyn_cast<ShapedType>(type)) {
    return containsVMIType(shapedType.getElementType());
  }
  return false;
}

//===----------------------------------------------------------------------===//
// Direction-spine recognition.
//
// A cast *spine* is a run of cast legs that are reachable from one another
// through layout-transparent VMI ops (the ops for which isVMISameLayoutOp is
// true: elementwise arithmetic, lane-local maths, bitcasts, ...).  Each leg is
// directed by the storage element bit width of its operand and result:
// widening is "up" (extf / extsi / extui) and narrowing is "down" (truncf /
// trunci).  The predicate below therefore never looks at the element type, the
// element count or the shape - only at the direction sequence of the spine.
//
// The recognised shape is a *closed nested round trip*:
//
//     <up, down, up, down>   with   elem(leg0.source) == elem(leg3.result)
//
// i.e. the spine leaves an element type, is quantised down and widened back
// twice, and returns to the element type it started from (bf16 -> f32 -> f8 ->
// f32 -> bf16).  Only such a chain has a deinterleaved round trip worth keeping
// consistent end to end.
//
// In addition the narrow intermediate (leg1.result) must be a *pure* round trip
// inside the window: every use of it must be the closing widening leg (leg2) of
// the same window and nothing else.  The deinterleaved family is only the right
// choice for such a handoff, because only then can the narrow value stay split
// over the four physical parts of its wide side and be read back one-to-one by
// the widening leg (see the spine-scoped composite cast rows in
// VMILayoutSupport).  A chain whose narrow value is also stored, or fed to an
// elementwise op, or handed to a cast outside the window, would have to be
// packed back into a contiguous narrow value - which on this target costs more
// than the dist-encoded UB loads and stores the flip removes.  Those chains
// therefore keep the pre-existing (lane-stride) family.  Deliberately NOT
// recognised, so that these keep the pre-existing behaviour:
//   * <down, up>  - a single round trip (f32 -> f8 -> f32) is already optimal;
//   * <up>        - a chain that only widens has no round trip at all;
//   * <up, down>  - a chain that widens and narrows again without a closing
//                   widening leg never returns to a deinterleaved narrow form;
//   * <up, down, up, down> whose leg1.result has any use other than leg2.
//===----------------------------------------------------------------------===//

// Whether the direction-spine recognition is allowed to seed layouts.
//
// ON by default: the deinterleaved family it selects is the intended shape for
// the bf16 quantise/dequantise chain, and the two regression tests that used to
// assert the pre-existing layout for exactly that chain were updated together
// with this default flip:
//   test/lit/vmi_new/opt/fused_quant_dequant_vmi_opt.pto            (VPTO)
//   test/lit/vmi_new/vmi_layout_assignment_cast_roundtrip.pto       (ASSIGN)
// The ASSIGN test keeps a single-round-trip region per narrow element type as
// the counterexample set proving the predicate did not widen; the LOWER side of
// that test scopes its "no pto.vor" guard to those counterexamples, because
// merging a deinterleaved value back to contiguous order legitimately uses
// mask + or for the nested case only.
//
// Pass --vmi-prefer-cast-spine-round-trip=false to recover the pre-recognition
// layout for the closed nested round-trip chain (used by offline A/B scans).
//
// This switch is independent of --vmi-prefer-lane-stride-narrowing: a matched
// window is reseeded from the spine-scoped cast table, which pins the two outer
// legs (16<->32) to the deinterleaved family and, when the narrow handoff is
// pure, also pins the two inner legs (32<->16 or 32<->8) to the composite
// deinterleaved lane-stride form.  A window that does not match keeps the
// pre-existing tables - including the lane-stride narrowing ones, which that
// switch still controls.
static llvm::cl::opt<bool> preferCastSpineRoundTrip(
    "vmi-prefer-cast-spine-round-trip",
    llvm::cl::desc("Seed the deinterleaved family for closed nested round-trip "
                   "cast chains (widening, narrowing, widening, narrowing back "
                   "to the starting element type).  A chain is only recognised "
                   "when the narrow handoff is pure: the truncation result must "
                   "feed nothing but the matching extension of the same chain"),
    llvm::cl::init(true));

//===----------------------------------------------------------------------===//
// Narrow-side compute gate.
//
// A width-changing cast decides the layout of its sub-32-bit ("narrow") side.
// The lane-stride cost rows make that side lane-strided, which is right when the
// narrow value is short-lived - a store target, or an intermediate handed
// straight to the closing cast - because `physicalBits = elementBits *
// laneStride` then only widens the cast/store itself.  It is wrong when the
// narrow side carries elementwise compute, because every such op is then
// emitted `laneStride` times.
//
// The gate classifies the narrow side by what its layout equivalence class
// contains:
//   * elementwise compute      -> the gate fires (narrow side wants contiguous)
//   * memory access only       -> gate stays off (lane-stride is right)
//   * casts / pure handoff     -> gate stays off
//
// Memory access must NOT turn the gate on.  Note this falls out of the walk
// for free: the same-layout set contains no load/store op, so memory access
// terminates the traversal instead of being counted.
//
// Do not express this as `!isPureNarrowHandoff(...)`: that predicate treats a
// store the same way it treats compute, so inverting it would also flip the
// narrow sides that are correct today (e.g. the f8/ui8 cast results that feed
// nothing but a masked_store).
//
// The gate acts on exactly one decision: for a flagged cast,
// getCastLayoutFactForSeed asks only for the default preferred relation of the
// width pair, i.e. it skips the lane-stride cost rows.  That relation is
// `{c(), d(f)}` for every widening pair - the narrow side stays contiguous and
// the wide side takes the deinterleaved form.  No new relation row is
// introduced: the default row already exists, and it is the one the per-part
// vcvt actually implements (one source chunk widened to `f` parts, converted
// part-by-part from the same source).  Declaring an equal-layout `{c(), c()}`
// row here instead - the obvious-looking "both sides contiguous" fix - is a
// lie, because `getDataLayoutFactor` reports a non-unit factor only for the
// deinterleaved family, so a `c()` result claims a contiguous part split while
// the emitted vcvt produces the interleaved one.
//===----------------------------------------------------------------------===//

static llvm::cl::opt<bool> narrowSideComputeGate(
    "vmi-narrow-side-compute-gate",
    llvm::cl::desc("Keep the sub-32-bit side of a width-changing cast "
                   "contiguous when that side carries elementwise compute, by "
                   "letting only the default preferred relation for the width "
                   "pair answer (the lane-stride cost rows would repeat every "
                   "such op once per physical part).  Scoped to the flagged "
                   "casts, so no other cast's relation set changes.  OFF by "
                   "default: see "
                   "design/peephole-dense-subword-layout.md section 10."),
    llvm::cl::init(true));

static llvm::cl::opt<bool> debugNarrowSideCompute(
    "vmi-debug-narrow-side-compute",
    llvm::cl::desc("Print the width-changing casts whose sub-32-bit side "
                   "carries elementwise compute"),
    llvm::cl::init(false));

struct LayoutSolver {
  explicit LayoutSolver(ModuleOp module)
      : module(module), ctx(module.getContext()) {}

  unsigned addDataValue(Value value) {
    auto type = dyn_cast<VMIVRegType>(value.getType());
    if (!type) {
      return ~0U;
    }
    auto [it, inserted] = dataIds.try_emplace(value, dataNodes.size());
    if (inserted) {
      dataNodes.push_back(
          DataNode{value, type, it->second, type.getLayoutAttr(), {}});
      if (type.getLayoutAttr()) {
        dataLayoutSeeds.push_back(DataLayoutSeed{
            value, type.getLayoutAttr(), DataLayoutSeedPhase::Explicit});
      }
    }
    return it->second;
  }

  unsigned addMaskValue(Value value) {
    auto type = dyn_cast<VMIMaskType>(value.getType());
    if (!type) {
      return ~0U;
    }
    auto [it, inserted] = maskIds.try_emplace(value, maskNodes.size());
    if (inserted) {
      maskNodes.push_back(
          MaskNode{value, type, it->second, type.getLayoutAttr()});
    }
    return it->second;
  }

  unsigned find(unsigned id) {
    if (dataNodes[id].parent == id) {
      return id;
    }
    dataNodes[id].parent = find(dataNodes[id].parent);
    return dataNodes[id].parent;
  }

  unsigned findMask(unsigned id) {
    if (maskNodes[id].parent == id) {
      return id;
    }
    maskNodes[id].parent = findMask(maskNodes[id].parent);
    return maskNodes[id].parent;
  }

  LogicalResult unite(Value lhs, Value rhs, const Operation *op) {
    (void)op;
    addDataValue(lhs);
    addDataValue(rhs);
    return success();
  }

  LogicalResult uniteDataEquivalent(Value lhs, Value rhs, Operation *op) {
    unsigned lhsId = addDataValue(lhs);
    unsigned rhsId = addDataValue(rhs);
    if (lhsId == ~0U || rhsId == ~0U) {
      return success();
    }
    unsigned lhsRoot = find(lhsId);
    unsigned rhsRoot = find(rhsId);
    if (lhsRoot == rhsRoot) {
      return success();
    }

    DataNode &lhsNode = dataNodes[lhsRoot];
    DataNode &rhsNode = dataNodes[rhsRoot];
    if (lhsNode.naturalLayout && rhsNode.naturalLayout &&
        lhsNode.naturalLayout != rhsNode.naturalLayout) {
      return op->emitError()
             << kVMIDiagLayoutContractPrefix << "conflicting natural layouts "
             << lhsNode.naturalLayout << " and " << rhsNode.naturalLayout;
    }
    if (lhsNode.preferredLayout && rhsNode.preferredLayout &&
        lhsNode.preferredLayout != rhsNode.preferredLayout) {
      return op->emitError()
             << kVMIDiagLayoutContractPrefix << "conflicting preferred layouts "
             << lhsNode.preferredLayout << " and " << rhsNode.preferredLayout;
    }

    rhsNode.parent = lhsRoot;
    if (!lhsNode.naturalLayout) {
      lhsNode.naturalLayout = rhsNode.naturalLayout;
    }
    if (!lhsNode.preferredLayout) {
      lhsNode.preferredLayout = rhsNode.preferredLayout;
    }
    return success();
  }

  LogicalResult uniteMask(Value lhs, Value rhs, Operation *op) {
    unsigned lhsId = addMaskValue(lhs);
    unsigned rhsId = addMaskValue(rhs);
    if (lhsId == ~0U || rhsId == ~0U) {
      return success();
    }
    unsigned lhsRoot = findMask(lhsId);
    unsigned rhsRoot = findMask(rhsId);
    if (lhsRoot == rhsRoot) {
      return success();
    }

    MaskNode &lhsNode = maskNodes[lhsRoot];
    MaskNode &rhsNode = maskNodes[rhsRoot];
    if (lhsNode.requestedLayout && rhsNode.requestedLayout &&
        lhsNode.requestedLayout != rhsNode.requestedLayout) {
      return op->emitError()
             << kVMIDiagLayoutContractPrefix << "conflicting mask layouts "
             << lhsNode.requestedLayout << " and " << rhsNode.requestedLayout;
    }
    rhsNode.parent = lhsRoot;
    if (!lhsNode.requestedLayout) {
      lhsNode.requestedLayout = rhsNode.requestedLayout;
    }
    return success();
  }

  LogicalResult
  setNaturalLayout(Value value, VMILayoutAttr layout, Operation *op,
                   DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other) {
    unsigned id = addDataValue(value);
    if (id == ~0U || !layout) {
      return success();
    }
    unsigned root = find(id);
    
    dataNodes[root].naturalLayout = layout;
    dataLayoutSeeds.push_back(DataLayoutSeed{value, layout, phase});
    return success();
  }

  LogicalResult
  setPreferredLayout(Value value, VMILayoutAttr layout, Operation *op,
                     DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other) {
    unsigned id = addDataValue(value);
    if (id == ~0U || !layout) {
      return success();
    }
    unsigned root = find(id);
    
    dataNodes[root].preferredLayout = layout;
    dataLayoutSeeds.push_back(DataLayoutSeed{value, layout, phase});
    return success();
  }

  VMILayoutAttr getContiguousLayout() const {
    return VMILayoutAttr::getContiguous(ctx);
  }

  DataLayoutSeedPhase getCastSeedPhase(const VMICastLayoutFact &fact) const {
    if (fact.priority == VMICastLayoutPriority::High) {
      return DataLayoutSeedPhase::CompactCast;
    }
    if (fact.priority == VMICastLayoutPriority::LaneStrideNarrowing) {
      return DataLayoutSeedPhase::LaneStrideNarrowCast;
    }
    return DataLayoutSeedPhase::Cast;
  }

  // Whether the seed for \p value can still be applied without conflicting
  // with a preferred layout that is already pinned on the same value.
  bool canSeedPreferredLayout(Value value, VMILayoutAttr layout) {
    if (!layout) {
      return false;
    }
    unsigned id = addDataValue(value);
    if (id == ~0U) {
      return false;
    }
    VMILayoutAttr existing = dataNodes[find(id)].preferredLayout;
    return !existing || existing == layout;
  }

  // Cast layout fact used to seed one cast leg.  Only the legs the peephole
  // proved to be a narrow->wide handoff (the narrowing leg plus the widening
  // legs that consume it) are served from the spine-scoped table, which adds the
  // composite 32<->16 / 32<->8 rows on top of the layouts the generic tables
  // already offer.  Every other cast keeps the pre-existing table lookup and
  // phase unchanged - except a cast the narrow-side-compute gate flagged, whose
  // lane-stride *cost* rows are skipped so the default preferred row for the
  // width pair answers instead (see allowLaneStridePreference).  The two scoped
  // sets are disjoint (a spine narrow side is a pure cast handoff and never
  // carries compute), so each cast is served by at most one scoped lookup.
  FailureOr<VMICastLayoutFact> getCastLayoutFactForSeed(Operation *op,
                                                        Value seedValue,
                                                        VMIVRegType sourceType,
                                                        VMIVRegType resultType) {
    VMILayoutSupport supports;
    if (spineScopedCasts.contains(op)) {
      std::string reason;
      FailureOr<VMICastLayoutFact> spineFact =
          supports.getSpineScopedCastLayoutFact(sourceType, resultType,
                                                &reason);
      bool canUseSpine =
          succeeded(spineFact) &&
          canSeedPreferredLayout(seedValue, spineFact->resultLayout);
      if (canUseSpine) {
        return spineFact;
      }
      return supports.getPreferredCastLayoutFact(sourceType, resultType);
    }
    if (isGatedNarrowSideComputeCast(op)) {
      FailureOr<VMICastLayoutFact> gatedFact = supports.getPreferredCastLayoutFact(
          sourceType, resultType, /*reason=*/nullptr,
          /*allowLaneStridePreference=*/false);
      if (debugNarrowSideCompute) {
        llvm::errs() << "[narrow-side-compute] fact for " << op->getName()
                     << " src=" << sourceType << " dst=" << resultType << " -> ";
        if (succeeded(gatedFact)) {
          llvm::errs() << "srcLayout=" << gatedFact->sourceLayout
                       << " resultLayout=" << gatedFact->resultLayout << "\n";
        } else {
          llvm::errs() << "FAILED\n";
        }
      }
      if (succeeded(gatedFact)) {
        return gatedFact;
      }
    }
    return supports.getPreferredCastLayoutFact(sourceType, resultType);
  }

  VMILayoutAttr getPreferredDenseStoreLayout(VMIVRegType type) const {
    VMILayoutSupport supports;
    FailureOr<VMIStoreLayoutFact> fact =
        supports.getPreferredStoreLayoutFact(type);
    if (failed(fact)) {
      return {};
    }
    return fact->valueLayout;
  }

  bool hasDataLayoutSeed(Value value) {
    unsigned id = addDataValue(value);
    if (id == ~0U) {
      return false;
    }
    DataNode &node = dataNodes[find(id)];
    return static_cast<bool>(node.naturalLayout || node.preferredLayout);
  }

  FailureOr<VMIMaskedStoreLayoutFact>
  getPreferredDenseMaskedStoreLayout(VMIVRegType valueType,
                                     VMIMaskType maskType) const {
    VMILayoutSupport supports;
    return supports.getPreferredMaskedStoreLayoutFact(valueType, maskType);
  }

  VMILayoutAttr getGroupSlotsLayout(int64_t numGroups) const {
    return VMILayoutAttr::getGroupSlots(ctx, numGroups);
  }

  VMILayoutAttr getPreferredGroupSlotsLayout(VMIVRegType type,
                                             int64_t numGroups) const {
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      if (existing.isGroupSlots() && existing.getSlots() > 0) {
        return existing;
      }
    }
    VMILayoutSupport supports;
    FailureOr<VMIGroupReduceLayoutFact> fact =
        supports.getPreferredGroupReduceLayoutFact(VMIGroupReduceKind::Other,
                                                   type, numGroups);
    if (succeeded(fact)) {
      return fact->resultLayout;
    }
    return getGroupSlotsLayout(numGroups);
  }

  DataLayoutSeedPhase
  getGroupReduceUseSeedPhase(VMIGroupReduceKind kind, VMIVRegType sourceType,
                             int64_t numGroups,
                             VMIGroupReduceLayoutFact fact) const {
    if (!fact.sourceLayout || !fact.sourceLayout.isContiguous() ||
        fact.sourceLayout.getLaneStride() != 1) {
      return DataLayoutSeedPhase::Reduce;
    }

    VMILayoutSupport supports;
    FailureOr<SmallVector<VMIGroupReduceLayoutFact, mlir::pto::kValue4>>
        resultFacts = supports.getGroupReduceLayoutFactsForLayout(
            kind, sourceType, numGroups, VMIGroupReduceLayoutPort::Result,
            fact.resultLayout);
    if (succeeded(resultFacts) && resultFacts->size() > 1) {
      return DataLayoutSeedPhase::WeakReduce;
    }
    return DataLayoutSeedPhase::Reduce;
  }

  VMILayoutAttr getPreferredGroupSlotLoadLayout(VMIGroupSlotLoadOp op) const {
    auto type = cast<VMIVRegType>(op.getResult().getType());
    int64_t numGroups = op.getNumGroupsAttr().getInt();
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      if (existing.isGroupSlots() && existing.getSlots() > 0) {
        return existing;
      }
    }
    std::optional<int64_t> sourceGroupStride =
        getConstantIndexValue(op.getSourceGroupStride());
    if (sourceGroupStride && *sourceGroupStride == 1) {
      return VMILayoutAttr::getGroupSlots(ctx, numGroups, /*slots=*/mlir::pto::kValue8);
    }
    return VMILayoutAttr::getGroupSlots(ctx, numGroups, /*slots=*/1);
  }

  VMILayoutAttr
  getPreferredGroupBroadcastLoadLayout(VMIGroupBroadcastLoadOp op) const {
    auto type = cast<VMIVRegType>(op.getResult().getType());
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      return existing;
    }

    VMILayoutSupport supports;
    FailureOr<VMIGroupBroadcastLoadDirectFact> fact =
        supports.getGroupBroadcastLoadDirectFact(
            type, op.getSource().getType(), op.getSourceGroupStride(),
            op.getNumGroupsAttr().getInt());
    if (failed(fact)) {
      return {};
    }
    VMILayoutAttr directLayout = fact->layout.resultLayout;
    // A direct E2B packet fills exactly one physical part. When the
    // contiguous form of this broadcast spans multiple physical chunks, the
    // direct table can only offer a deinterleaved split layout. Prefer the
    // generic contiguous lowering (group_slots -> contiguous) so consumers
    // such as plain elementwise vmul can stay contiguous and avoid
    // vldsx2/vintlv-style deinterleave materialization.
    if (fact->kind == VMIGroupBroadcastLoadDirectKind::E2B &&
        directLayout.isDeinterleaved()) {
      VMILayoutAttr contiguous = getContiguousLayout();
      auto contiguousType = VMIVRegType::get(
          ctx, type.getElementCount(), type.getElementType(), contiguous);
      FailureOr<int64_t> contiguousArity = getVMIPhysicalArity(contiguousType);
      if (succeeded(contiguousArity) && *contiguousArity > 1) {
        FailureOr<
            SmallVector<VMIGroupBroadcastLayoutFact, mlir::pto::kValue4>>
            contiguousFacts = supports.getGroupBroadcastLayoutFactsForLayout(
                type, contiguousType, op.getNumGroupsAttr().getInt(),
                VMIGroupBroadcastLayoutPort::Result, contiguous);
        if (succeeded(contiguousFacts) && !contiguousFacts->empty()) {
          return contiguous;
        }
      }
    }
    return directLayout;
  }

  VMILayoutAttr getPreferredGroupBroadcastSourceLayout(Value value,
                                                       int64_t numGroups) {
    auto type = dyn_cast<VMIVRegType>(value.getType());
    if (!type) {
      return getContiguousLayout();
    }
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      if (existing.isGroupSlots() && existing.getSlots() > 0) {
        return existing;
      }
    }
    VMILayoutAttr solved = getDataLayout(value);
    if (solved && solved.isGroupSlots() && solved.getNumGroups() == numGroups &&
        solved.getSlots() > 0) {
      return solved;
    }
    if (type.getElementCount() == numGroups) {
      // Prefer the packed carrier for plastic producers, including partial
      // packets with fewer than eight groups.  This keeps the broadcast on
      // the single-source vselr path; explicit or otherwise fixed slots=1
      // values retain their layout and use the cross-source fallback.
      return VMILayoutAttr::getGroupSlots(ctx, numGroups, /*slots=*/mlir::pto::kValue8);
    }
    if (auto load = value.getDefiningOp<VMIGroupSlotLoadOp>()) {
      return getPreferredGroupSlotLoadLayout(load);
    }
    return getPreferredGroupSlotsLayout(type, numGroups);
  }

  VMILayoutAttr
  getPreferredGroupBroadcastResultLayout(VMIGroupBroadcastOp op) const {
    auto type = cast<VMIVRegType>(op.getResult().getType());
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      return existing;
    }

    VMILayoutSupport supports;
    return supports.getPreferredGroupBroadcastResultLayout(
        type, op.getNumGroupsAttr().getInt());
  }

  VMILayoutAttr getPreferredGroupLoadResultLayout(VMIGroupLoadOp op) const {
    auto type = cast<VMIVRegType>(op.getResult().getType());
    if (VMILayoutAttr existing = type.getLayoutAttr()) {
      return existing;
    }

    int64_t numGroups = op.getNumGroupsAttr().getInt();
    if (numGroups <= 0 || type.getElementCount() % numGroups != 0) {
      return getContiguousLayout();
    }

    if (!type.getElementType().isF32()) {
      return getContiguousLayout();
    }

    int64_t groupSize = type.getElementCount() / numGroups;
    std::optional<int64_t> rowStride = getConstantIndexValue(op.getRowStride());
    if (rowStride && *rowStride == groupSize) {
      return getContiguousLayout();
    }
    if (!rowStride || *rowStride <= 0 ||
        *rowStride % mlir::pto::kValue8 != 0) {
      return getContiguousLayout();
    }

    if (groupSize == mlir::pto::kValue16) {
      return VMILayoutAttr::getBlockDeinterleaved(ctx, mlir::pto::kValue2);
    }
    if (groupSize == mlir::pto::kValue32) {
      return VMILayoutAttr::getBlockDeinterleaved(ctx, mlir::pto::kValue4);
    }

    return getContiguousLayout();
  }

  LogicalResult validateGroupLoadLayoutPlan(VMIGroupLoadOp op) const {
    auto type = cast<VMIVRegType>(op.getResult().getType());
    if (type.getLayoutAttr()) {
      return success();
    }

    int64_t numGroups = op.getNumGroupsAttr().getInt();
    if (numGroups <= 0 || type.getElementCount() % numGroups != 0) {
      return success();
    }

    int64_t groupSize = type.getElementCount() / numGroups;
    std::optional<int64_t> rowStride = getConstantIndexValue(op.getRowStride());
    if (rowStride && *rowStride == groupSize) {
      // Packed rows alias the contiguous layout.
      return success();
    }
    // A group covering one physical part or more goes through the full-chunk
    // plan, which accepts a dynamic row stride: leave it to that plan.
    FailureOr<int64_t> lanesPerPart =
        getDataLanesPerPart(type.getElementType());
    if (succeeded(lanesPerPart) && groupSize >= *lanesPerPart) {
      return success();
    }

    // Strided rows: the block forms (`vsldb`) address whole 32-byte blocks, so
    // one group must span a whole number of them and the row stride must
    // advance by a whole number of them.  Sub-32B groups and non-block row
    // strides used to be emulated by the sub-chunk gather, which is gone; the
    // contract is spelled out here because this pass is the first to see the
    // shape.
    unsigned elementBits =
        pto::getPTOStorageElemBitWidth(type.getElementType());
    if (elementBits == 0 || elementBits % mlir::pto::kValue8 != 0) {
      return success();
    }
    int64_t elementBytes = elementBits / 8;
    int64_t blockElements = kVMIVCGBlockBytes / elementBytes;
    bool granular = blockElements > 0 && groupSize > 0 &&
                    groupSize % blockElements == 0 && rowStride &&
                    *rowStride > 0 && *rowStride % blockElements == 0;
    if (granular) {
      return success();
    }

    std::string details;
    llvm::raw_string_ostream stream(details);
    stream << "group = "
           << (groupSize > 0 ? groupSize * elementBytes : 0) << " bytes, "
           << "row_stride = "
           << (rowStride && *rowStride > 0 ? *rowStride * elementBytes : 0)
           << " bytes";
    return op.emitError()
           << kVMIDiagLayoutContractPrefix
           << "pto.vmi.group_load with a row stride requires one group to be "
              "32, 64, or 128 bytes and the row stride to be a whole number of "
              "32-byte blocks with a 32-byte aligned source; got "
           << details;
  }

  VMILayoutAttr getDataLayout(Value value) {
    unsigned id = addDataValue(value);
    if (id == ~0U) {
      return {};
    }
    unsigned root = find(id);
    if (dataNodes[root].naturalLayout) {
      return dataNodes[root].naturalLayout;
    }
    if (dataNodes[root].preferredLayout) {
      return dataNodes[root].preferredLayout;
    }
    return getContiguousLayout();
  }

  void requestDataUse(OpOperand &operand, VMILayoutAttr layout,
                      bool late = false,
                      DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other) {
    if (isa<VMIVRegType>(operand.get().getType())) {
      addDataValue(operand.get());
      dataUseRequests.push_back(DataUseRequest{&operand, layout, late, phase});
    }
  }

  LogicalResult constrainElementwiseBinary(OpOperand &lhs, OpOperand &rhs,
                                           Value result, Operation *op) {
    if (failed(unite(lhs.get(), rhs.get(), op))) {
      return failure();
    }
    return unite(lhs.get(), result, op);
  }

  LogicalResult
  requestMaskUse(OpOperand &operand, VMILayoutAttr layout, Operation *op,
                 DataLayoutSeedPhase phase = DataLayoutSeedPhase::Other) {
    if (!isa<VMIMaskType>(operand.get().getType())) {
      return success();
    }
    if (!layout) {
      return op->emitError()
             << kVMIDiagLayoutContractPrefix
             << "cannot infer concrete mask use layout";
    }
    maskUseRequests.push_back(MaskUseRequest{&operand, layout, phase});
    return success();
  }

  LogicalResult collect() {
    module.walk([this](Operation *op) {
      for (Value result : op->getResults()) {
        addDataValue(result);
        addMaskValue(result);
      }
      for (Region &region : op->getRegions()) {
        for (Block &block : region) {
          for (BlockArgument arg : block.getArguments()) {
            addDataValue(arg);
            addMaskValue(arg);
          }
        }
      }
    });
    return success();
  }

  static std::optional<WalkResult> constraintResult(LogicalResult result) {
    return failed(result) ? WalkResult::interrupt() : WalkResult::advance();
  }

  std::optional<WalkResult> addBasicConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIGroupIotaOp>([this, op](auto groupIota) {
          return constraintResult(setNaturalLayout(
              groupIota.getResult(), getContiguousLayout(), op));
        })
        .Case<VMIMaskAndOp, VMIMaskOrOp, VMIMaskXOrOp>([this, op](auto maskOp) {
          bool failedToUnite =
              failed(uniteMask(maskOp.getLhs(), maskOp.getRhs(), op)) ||
              failed(uniteMask(maskOp.getLhs(), maskOp.getResult(), op));
          return constraintResult(failure(failedToUnite));
        })
        .Case<VMIMaskNotOp, VMIEnsureMaskLayoutOp>([this, op](auto maskOp) {
          return constraintResult(
              uniteMask(maskOp.getSource(), maskOp.getResult(), op));
        })
        .Case<VMIVaddcOp, VMIVsubcOp, VMIVaddcsOp, VMIVsubcsOp>(
            [this, op](auto binaryOp) {
              return constraintResult(constrainElementwiseBinary(
                  binaryOp.getLhsMutable(), binaryOp.getRhsMutable(),
                  binaryOp.getResult(), op));
            })
        .Case<VMIAddSOp, VMIMulSOp, VMIMaxSOp, VMIMinSOp, VMIShlSOp,
              VMIShrSOp>([this, op](auto scalarOp) {
          return constraintResult(
              unite(scalarOp.getSrc(), scalarOp.getResult(), op));
        })
        .Case<VMIBitcastOp>([this, op](VMIBitcastOp bitcast) {
          // The two bitcast kinds are one mechanism with two legal relation
          // sets, so the constraint is split exactly the way the relation
          // tables and the reconciler already split them:
          //
          //  * equal storage-element width: getBitcastLayoutFactsForLayout
          //    answers {L, L} for *every* layout, i.e. the source and the
          //    result carry one and the same layout and nothing ever has to be
          //    materialized.  `unite` records that class membership, and the
          //    bitcast transfer does the rest.
          //  * width-changing: only the rows of
          //    kWidthChangingBitcastLayoutPatterns (contiguous) are legal, and
          //    the two sides still have to match.  That is a relation, not a
          //    class: a neighbour that wants another layout is served by an
          //    ensure_layout on the boundary, so the bitcast must neither
          //    absorb the neighbour's layout nor let a producer's natural
          //    lane-stride seed win the race first.  The requirement is
          //    therefore stated as a *use request* on the source, at a phase
          //    that runs after every soft preference (so Store can still
          //    record its lane-stride wish as a boundary conflict) and before
          //    the Other bucket that carries the plain-load lane-stride
          //    seed.  The transfer relation {contiguous, contiguous} then
          //    carries contiguous to the result.  A value seed
          //    (setPreferredLayout) is deliberately NOT used here: it makes
          //    hasDataLayoutSeed() true for the result, which suppresses the
          //    consumer's lane-stride preference at collection time and
          //    silently drops it instead of materializing it at the boundary.
          auto sourceType = cast<VMIVRegType>(bitcast.getSource().getType());
          auto resultType = cast<VMIVRegType>(bitcast.getResult().getType());
          unsigned sourceBits =
              pto::getPTOStorageElemBitWidth(sourceType.getElementType());
          unsigned resultBits =
              pto::getPTOStorageElemBitWidth(resultType.getElementType());
          if (sourceBits == 0 || resultBits == 0 ||
              sourceBits == resultBits) {
            return constraintResult(
                unite(bitcast.getSource(), bitcast.getResult(), op));
          }
          requestDataUse(bitcast.getSourceMutable(), getContiguousLayout(),
                         /*late=*/false,
                         DataLayoutSeedPhase::WidthChangingBitcast);
          return std::optional<WalkResult>(WalkResult::advance());
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  std::optional<WalkResult> addCompositeConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIVmullOp>([this, op](VMIVmullOp vmull) {
          bool failedToUnite =
              failed(constrainElementwiseBinary(vmull.getAMutable(),
                                                vmull.getBMutable(),
                                                vmull.getLow(), op)) ||
              failed(unite(vmull.getA(), vmull.getHigh(), op));
          return constraintResult(failure(failedToUnite));
        })
        .Case<VMICmpFOp, VMICmpIOp>([this, op](auto compareOp) {
          return constraintResult(
              unite(compareOp.getLhs(), compareOp.getRhs(), op));
        })
        .Case<VMISelectOp>([this, op](VMISelectOp select) {
          bool failedToUnite =
              failed(unite(select.getTrueValue(), select.getFalseValue(), op)) ||
              failed(unite(select.getTrueValue(), select.getResult(), op));
          return constraintResult(failure(failedToUnite));
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  template <typename CastOp>
  WalkResult addConversionConstraint(CastOp castOp, Operation *op) {
    auto sourceType = cast<VMIVRegType>(castOp.getSource().getType());
    auto resultType = cast<VMIVRegType>(castOp.getResult().getType());
    FailureOr<VMICastLayoutFact> fact =
        VMILayoutSupport().getPreferredCastLayoutFact(sourceType, resultType);
    VMILayoutAttr resultLayout =
        succeeded(fact) ? fact->resultLayout : getContiguousLayout();
    return *constraintResult(setPreferredLayout(
        castOp.getResult(), resultLayout, op, DataLayoutSeedPhase::Cast));
  }

  // Whether the narrow-side-compute gate is enabled *and* flagged this cast.
  // Reading both here is what keeps the whole mechanism inert when the gate is
  // off: the analysis still runs, but no seed consults its result.
  bool isGatedNarrowSideComputeCast(Operation *castOp) const {
    return narrowSideComputeGate &&
           narrowSideComputeCasts.contains(castOp);
  }

  // Anchor the layout class of \p narrowValue - the sub-32-bit side of a
  // width-changing cast - to the contiguous form when the gate flagged that
  // cast, i.e. when the class carries elementwise compute that the lane-stride
  // carrier would repeat once per physical part.
  // Seeds the class, not the cast: setPreferredLayout stores the layout on the
  // union-find root, so this reaches every value that shares the class, which is
  // exactly the set the lane stride would have inflated.  Placed at
  // NarrowSideComputeContiguous so it loses to every semantic requirement and
  // wins only against the lane-stride cost heuristics.
  // No relation row is introduced here.  Once the narrow side is contiguous, the
  // cast takes the default preferred row for its width pair - {c(), d(f)} for
  // every widening pair, which is the pair the per-part vcvt already implements.
  // Declaring an equal-layout {c(), c()} row instead would be a lie:
  // getDataLayoutFactor reports a non-unit factor only for the deinterleaved
  // family, so a c() result claims a contiguous part split while the emitted
  // vcvt produces the interleaved one.
  // A class that is already pinned elsewhere is left alone; a genuine conflict
  // is still reported by setPreferredLayout's own call site.
  FailureOr<bool> seedNarrowSideComputeContiguous(Operation *castOp,
                                                  Value narrowValue) {
    if (!isGatedNarrowSideComputeCast(castOp)) {
      return false;
    }
    if (!isa<VMIVRegType>(narrowValue.getType())) {
      return false;
    }
    VMILayoutAttr contiguous = getContiguousLayout();
    if (!canSeedPreferredLayout(narrowValue, contiguous)) {
      return false;
    }
    if (failed(setPreferredLayout(narrowValue, contiguous, castOp,
                                  DataLayoutSeedPhase::
                                      NarrowSideComputeContiguous))) {
      return failure();
    }
    return true;
  }

  template <typename CastOp>
  WalkResult addExtensionConstraint(CastOp castOp, Operation *op) {
    auto sourceType = cast<VMIVRegType>(castOp.getSource().getType());
    auto resultType = cast<VMIVRegType>(castOp.getResult().getType());

    // A four-lane byte/halfword -> ui32 widening is a compact group-slot
    // operation.  Seed the result with the group-slot carrier so propagation
    // selects the existing group-slot extension lowering (and avoids creating
    // an unsupported group-slot -> dense lane-stride ensure_layout).
    if constexpr (std::is_same_v<CastOp, VMIExtUIOp>) {
      auto sourceInteger = dyn_cast<IntegerType>(sourceType.getElementType());
      auto resultInteger = dyn_cast<IntegerType>(resultType.getElementType());
      unsigned sourceBits =
          pto::getPTOStorageElemBitWidth(sourceType.getElementType());
      unsigned resultBits =
          pto::getPTOStorageElemBitWidth(resultType.getElementType());
      bool compactUI32Widen =
          sourceType.getElementCount() == 4 && sourceInteger && resultInteger &&
          !sourceType.getLayoutAttr() && !resultType.getLayoutAttr() &&
          (resultInteger.isUnsigned() || resultInteger.isSignless()) &&
          (sourceBits == 8 || sourceBits == 16) &&
          resultBits == 32;
      if (compactUI32Widen) {
        VMILayoutAttr compactLayout =
            VMILayoutAttr::getGroupSlots(ctx, /*numGroups=*/4,
                                         /*slots=*/mlir::pto::kValue8);
        return *constraintResult(setPreferredLayout(
            castOp.getResult(), compactLayout, op,
            DataLayoutSeedPhase::CompactCast));
      }
    }

    FailureOr<VMICastLayoutFact> fact = getCastLayoutFactForSeed(
        op, castOp.getResult(), sourceType, resultType);
    if (failed(fact)) {
      return WalkResult::advance();
    }
    // Widening: the narrow side is the source, which this constraint never
    // seeds itself (its layout arrives by propagation), so the class has to be
    // anchored here for the compute it carries to stay at one physical part.
    FailureOr<bool> gated =
        seedNarrowSideComputeContiguous(op, castOp.getSource());
    if (failed(gated)) {
      return WalkResult::interrupt();
    }
    return *constraintResult(setPreferredLayout(
        castOp.getResult(), fact->resultLayout, op, getCastSeedPhase(*fact)));
  }

  template <typename CastOp>
  WalkResult addTruncationConstraint(CastOp castOp, Operation *op) {
    auto sourceType = cast<VMIVRegType>(castOp.getSource().getType());
    auto resultType = cast<VMIVRegType>(castOp.getResult().getType());
    FailureOr<VMICastLayoutFact> fact = getCastLayoutFactForSeed(
        op, castOp.getResult(), sourceType, resultType);
    VMILayoutAttr resultLayout =
        succeeded(fact) ? fact->resultLayout : getContiguousLayout();
    DataLayoutSeedPhase phase = succeeded(fact) ? getCastSeedPhase(*fact)
                                                : DataLayoutSeedPhase::Cast;
    // Narrowing: the narrow side is the result, which this constraint seeds
    // itself.  When the gate already anchored it contiguous, stand down so the
    // class keeps that anchor instead of being re-pinned to a lane stride.
    FailureOr<bool> gated =
        seedNarrowSideComputeContiguous(op, castOp.getResult());
    if (failed(gated)) {
      return WalkResult::interrupt();
    }
    if (*gated) {
      return WalkResult::advance();
    }
    return *constraintResult(
        setPreferredLayout(castOp.getResult(), resultLayout, op, phase));
  }

  WalkResult addVexpdifConstraint(VMIVexpdifOp vexpdif, Operation *op) {
    auto sourceType = cast<VMIVRegType>(vexpdif.getX().getType());
    auto resultType = cast<VMIVRegType>(vexpdif.getResult().getType());
    if (failed(unite(vexpdif.getX(), vexpdif.getMax(), op))) {
      return WalkResult::interrupt();
    }
    if (sourceType.getElementType().isF32()) {
      return *constraintResult(
          unite(vexpdif.getX(), vexpdif.getResult(), op));
    }
    FailureOr<VMICastLayoutFact> fact =
        VMILayoutSupport().getPreferredCastLayoutFact(sourceType, resultType);
    if (failed(fact)) {
      return WalkResult::advance();
    }
    return *constraintResult(setPreferredLayout(
        vexpdif.getResult(), fact->resultLayout, op, getCastSeedPhase(*fact)));
  }

  std::optional<WalkResult> addCastConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIFPToSIOp, VMIFPToUIOp, VMISIToFPOp>(
            [this, op](auto castOp) {
              return addConversionConstraint(castOp, op);
            })
        .Case<VMIExtFOp, VMIExtSIOp, VMIExtUIOp>([this, op](auto castOp) {
          return addExtensionConstraint(castOp, op);
        })
        .Case<VMITruncFOp, VMITruncIOp>([this, op](auto castOp) {
          return addTruncationConstraint(castOp, op);
        })
        .Case<VMIVexpdifOp>([this, op](VMIVexpdifOp vexpdif) {
          return addVexpdifConstraint(vexpdif, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  template <typename ReduceOp>
  WalkResult addReductionConstraint(ReduceOp reduce, Operation *op) {
    VMILayoutAttr layout = getContiguousLayout();
    requestDataUse(reduce.getSourceMutable(), layout, /*late=*/false,
                   DataLayoutSeedPhase::Reduce);
    bool failedToConstrain =
        failed(requestMaskUse(reduce.getMaskMutable(), layout, op)) ||
        failed(setNaturalLayout(reduce.getResult(), layout, op,
                                DataLayoutSeedPhase::Reduce));
    return *constraintResult(failure(failedToConstrain));
  }

  template <typename ReduceOp>
  WalkResult addGroupReductionConstraint(ReduceOp reduce, Operation *op) {
    auto sourceType = cast<VMIVRegType>(reduce.getSource().getType());
    auto resultType = cast<VMIVRegType>(reduce.getResult().getType());
    int64_t numGroups = reduce.getNumGroupsAttr().getInt();
    FailureOr<VMIGroupReduceLayoutFact> fact =
        VMILayoutSupport().getPreferredGroupReduceLayoutFact(
            getVMIGroupReduceKind(op), sourceType, numGroups);
    VMILayoutAttr sourceLayout =
        succeeded(fact) ? fact->sourceLayout : getContiguousLayout();
    DataLayoutSeedPhase usePhase =
        succeeded(fact)
            ? getGroupReduceUseSeedPhase(getVMIGroupReduceKind(op), sourceType,
                                         numGroups, *fact)
            : DataLayoutSeedPhase::Reduce;
    requestDataUse(reduce.getSourceMutable(), sourceLayout, /*late=*/false,
                   usePhase);
    VMILayoutAttr resultLayout =
        succeeded(fact)
            ? fact->resultLayout
            : getPreferredGroupSlotsLayout(resultType, numGroups);
    bool failedToConstrain =
        failed(requestMaskUse(reduce.getMaskMutable(), sourceLayout, op,
                              usePhase)) ||
        failed(setNaturalLayout(reduce.getResult(), resultLayout, op,
                                DataLayoutSeedPhase::Reduce));
    return *constraintResult(failure(failedToConstrain));
  }

  template <typename HistogramOp>
  WalkResult addHistogramConstraint(HistogramOp histogram, Operation *op) {
    VMILayoutAttr layout = getContiguousLayout();
    requestDataUse(histogram.getAccMutable(), layout, /*late=*/false,
                   DataLayoutSeedPhase::Reduce);
    requestDataUse(histogram.getSourceMutable(), layout, /*late=*/false,
                   DataLayoutSeedPhase::Reduce);
    bool failedToConstrain =
        failed(requestMaskUse(histogram.getMaskMutable(), layout, op,
                              DataLayoutSeedPhase::Reduce)) ||
        failed(setNaturalLayout(histogram.getResult(), layout, op,
                                DataLayoutSeedPhase::Reduce));
    return *constraintResult(failure(failedToConstrain));
  }

  std::optional<WalkResult> addReductionConstraints(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIReduceAddIOp, VMIReduceAddFOp, VMIReduceMaxFOp,
              VMIReduceMinFOp, VMIReduceMaxIOp, VMIReduceMinIOp>(
            [this, op](auto reduce) {
              return addReductionConstraint(reduce, op);
            })
        .Case<VMIGroupReduceAddFOp, VMIGroupReduceMaxFOp,
              VMIGroupReduceMinFOp, VMIGroupReduceAddIOp,
              VMIGroupReduceMaxIOp, VMIGroupReduceMinIOp>(
            [this, op](auto reduce) {
              return addGroupReductionConstraint(reduce, op);
            })
        .Case<VMIVdhistOp, VMIVchistOp>([this, op](auto histogram) {
          return addHistogramConstraint(histogram, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  WalkResult addVselrConstraint(VMIVselrOp vselr, Operation *op) {
    FailureOr<VMIVselrLayoutFact> fact =
        VMILayoutSupport().getPreferredVselrLayoutFact(vselr);
    if (failed(fact)) {
      return WalkResult::advance();
    }
    requestDataUse(vselr.getSourceMutable(), fact->sourceLayout);
    requestDataUse(vselr.getIndexMutable(), fact->indexLayout);
    return *constraintResult(
        setNaturalLayout(vselr.getResult(), fact->resultLayout, op));
  }

  WalkResult addGroupBroadcastConstraint(VMIGroupBroadcastOp broadcast,
                                         Operation *op) {
    requestDataUse(
        broadcast.getSourceMutable(),
        getPreferredGroupBroadcastSourceLayout(
            broadcast.getSource(), broadcast.getNumGroupsAttr().getInt()),
        /*late=*/false, DataLayoutSeedPhase::GroupBroadcast);
    return *constraintResult(setPreferredLayout(
        broadcast.getResult(), getPreferredGroupBroadcastResultLayout(broadcast),
        op, DataLayoutSeedPhase::GroupBroadcast));
  }

  std::optional<WalkResult> addSpecialComputeConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIVselrOp>([this, op](auto vselr) {
          return addVselrConstraint(vselr, op);
        })
        .Case<VMIActivePrefixIndexOp>([this, op](auto activePrefix) {
          return constraintResult(setNaturalLayout(
              activePrefix.getResult(), getContiguousLayout(), op));
        })
        .Case<VMICompressOp>([this, op](auto compress) {
          requestDataUse(compress.getSourceMutable(), getContiguousLayout());
          return constraintResult(setNaturalLayout(
              compress.getResult(), getContiguousLayout(), op));
        })
        .Case<VMIGroupBroadcastOp>([this, op](auto broadcast) {
          return addGroupBroadcastConstraint(broadcast, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  template <typename InterleaveOp, typename Fact>
  WalkResult applyInterleaveFact(InterleaveOp interleave, const Fact &fact,
                                 Operation *op) {
    requestDataUse(interleave.getLhsMutable(), fact.lhsLayout);
    requestDataUse(interleave.getRhsMutable(), fact.rhsLayout);
    return *constraintResult(
        requestMaskUse(interleave.getMaskMutable(), fact.maskLayout, op));
  }

  std::optional<WalkResult> addInterleaveConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIVintlvOp>([this, op](VMIVintlvOp interleave) {
          auto type = cast<VMIVRegType>(interleave.getLow().getType());
          FailureOr<VMIInterleaveLayoutFact> fact =
              VMILayoutSupport().getPreferredVintlvLayoutFact(type);
          return failed(fact) ? WalkResult::advance()
                              : applyInterleaveFact(interleave, *fact, op);
        })
        .Case<VMIVdintlvOp>([this, op](VMIVdintlvOp interleave) {
          auto type = cast<VMIVRegType>(interleave.getLow().getType());
          FailureOr<VMIInterleaveLayoutFact> fact =
              VMILayoutSupport().getPreferredVdintlvLayoutFact(type);
          return failed(fact) ? WalkResult::advance()
                              : applyInterleaveFact(interleave, *fact, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  WalkResult addDeinterleaveLoadConstraint(VMIDeinterleaveLoadOp load,
                                           Operation *op) {
    FailureOr<VMIDeinterleaveLoadLayoutFact> fact =
        VMILayoutSupport().getPreferredDeinterleaveLoadLayoutFact(
            cast<VMIVRegType>(load.getLow().getType()));
    if (failed(fact)) {
      return WalkResult::advance();
    }
    bool failedToSet =
        failed(setNaturalLayout(load.getLow(), fact->lowLayout, op)) ||
        failed(setNaturalLayout(load.getHigh(), fact->highLayout, op));
    return *constraintResult(failure(failedToSet));
  }

  WalkResult addGatherConstraint(VMIGatherOp gather, Operation *op) {
    VMILayoutAttr layout = getContiguousLayout();
    requestDataUse(gather.getIndicesMutable(), layout);
    requestDataUse(gather.getPassthruMutable(), layout);
    bool failedToConstrain =
        failed(requestMaskUse(gather.getMaskMutable(), layout, op)) ||
        failed(setNaturalLayout(gather.getResult(), layout, op));
    return *constraintResult(failure(failedToConstrain));
  }

  std::optional<WalkResult> addSimpleLoadConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIDeinterleaveLoadOp>([this, op](auto load) {
          return addDeinterleaveLoadConstraint(load, op);
        })
        .Case<VMILoadOp>([this, op](auto load) {
          auto type = cast<VMIVRegType>(load.getResult().getType());
          FailureOr<int64_t> lanesPerPart =
              getDataLanesPerPart(type.getElementType());
          // Stock leaves plain VMILoadOp results unconstrained (the layout is
          // driven by consumer use-requests).  Seed a natural layout ONLY
          // when the packed/small-load lane-stride heuristic below actually
          // applies: seeding plain contiguous unconditionally would block
          // deinterleaved use-requests from propagating back to the load
          // (e.g. channel_split @128 f16 hitting the ensure-layout gap,
          // vmi_layout_assignment_store_prefer_lane_stride).
          // The heuristic is safe for packed float carriers (f4x2 /
          // hi-float8x2 / bf16x2, whose storage byte holds a pair of values)
          // and for >=16-bit dense elements (a lane-stride unpack keeps every
          // real element reachable through the EVEN part; pinned by the
          // ComputeMropeF16 capability guard).  Dense 8-bit elements are the
          // proven mine: an unpack-style distribution whose gap lanes read as
          // zeros (the e4m3 odd-column regression shape; hidden=128 configs
          // would hit it), so those keep no seed at all.
          Type loadElemTy = type.getElementType();
          bool isPackedCarrier = pto::isPTOFloat4PackedType(loadElemTy) ||
                                 pto::isPTOHiFloat8x2Type(loadElemTy) ||
                                 pto::isPTOBF16x2Type(loadElemTy);
          bool laneStrideSeedAllowed =
              isPackedCarrier ||
              pto::getPTOStorageElemBitWidth(loadElemTy) != 8;
          if (!laneStrideSeedAllowed || failed(lanesPerPart) ||
              type.getElementCount() >= *lanesPerPart ||
              *lanesPerPart % type.getElementCount() != 0) {
            return std::optional<WalkResult>(std::nullopt);
          }
          int64_t laneStride = *lanesPerPart / type.getElementCount();
          return constraintResult(setNaturalLayout(
              load.getResult(), VMILayoutAttr::getContiguous(ctx, laneStride),
              op));
        })
        .Case<VMIMaskedLoadOp, VMIExpandLoadOp>([this, op](auto load) {
          requestDataUse(load.getPassthruMutable(), getContiguousLayout());
          return constraintResult(setNaturalLayout(
              load.getResult(), getContiguousLayout(), op));
        })
        .Case<VMIGatherOp>([this, op](auto gather) {
          return addGatherConstraint(gather, op);
        })
        .Case<VMIStrideLoadOp>([this, op](auto load) {
          VMILayoutAttr layout = getContiguousLayout();
          bool failedToConstrain =
              failed(setNaturalLayout(load.getResult(), layout, op)) ||
              failed(requestMaskUse(load.getMaskMutable(), layout, op));
          return constraintResult(failure(failedToConstrain));
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  WalkResult addGroupLoadConstraint(VMIGroupLoadOp load, Operation *op) {
    if (failed(validateGroupLoadLayoutPlan(load))) {
      return WalkResult::interrupt();
    }
    VMILayoutAttr layout = getPreferredGroupLoadResultLayout(load);
    bool isDenseLaneStride = layout.isContiguous() &&
                             layout.getLaneStride() == 1;
    LogicalResult result =
        isDenseLaneStride
            ? setPreferredLayout(load.getResult(), layout, op)
            : setNaturalLayout(load.getResult(), layout, op,
                               DataLayoutSeedPhase::GroupLoad);
    return *constraintResult(result);
  }

  WalkResult addGroupBroadcastLoadConstraint(VMIGroupBroadcastLoadOp load,
                                             Operation *op) {
    FailureOr<VMIGroupBroadcastLoadDirectFact> directFact =
        VMILayoutSupport().getGroupBroadcastLoadDirectFact(load);
    bool scalarBroadcast =
        succeeded(directFact) &&
        directFact->kind == VMIGroupBroadcastLoadDirectKind::BRC &&
        load.getNumGroupsAttr().getInt() == 1;
    if (scalarBroadcast) {
      return WalkResult::advance();
    }
    DataLayoutSeedPhase phase =
        succeeded(directFact) ? DataLayoutSeedPhase::GroupBroadcastLoad
                              : DataLayoutSeedPhase::Other;
    // A direct E2B layout is a lowering preference, not a semantic
    // natural-layout contract.  Keep it as a preferred seed so a
    // downstream cast chain (for example C -> LS4 -> C) can select its
    // compatible layout and materialize an ensure_layout for E2B when
    // needed, instead of anchoring the whole equivalent value class.
    return *constraintResult(setPreferredLayout(
        load.getResult(), getPreferredGroupBroadcastLoadLayout(load), op,
        phase));
  }

  std::optional<WalkResult> addGroupLoadConstraints(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIGroupLoadOp>([this, op](auto load) {
          return addGroupLoadConstraint(load, op);
        })
        .Case<VMIGroupSlotLoadOp>([this, op](auto load) {
          return constraintResult(setPreferredLayout(
              load.getResult(), getPreferredGroupSlotLoadLayout(load), op,
              DataLayoutSeedPhase::GroupSlotLoad));
        })
        .Case<VMIGroupBroadcastLoadOp>([this, op](auto load) {
          return addGroupBroadcastLoadConstraint(load, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  WalkResult addDenseStoreConstraint(VMIStoreOp store) {
    auto valueType = cast<VMIVRegType>(store.getValue().getType());
    if (!hasDataLayoutSeed(store.getValue())) {
      VMILayoutAttr layout = getPreferredDenseStoreLayout(valueType);
      if (layout) {
        requestDataUse(store.getValueMutable(), layout, /*late=*/false,
                       DataLayoutSeedPhase::Store);
      }
    }
    return WalkResult::advance();
  }

  WalkResult addGroupStoreConstraint(VMIGroupStoreOp store) {
    auto valueType = cast<VMIVRegType>(store.getValue().getType());
    VMILayoutSupport supports;
    VMILayoutAttr highPriorityLayout;
    FailureOr<VMIGroupStoreLayoutFact> highPriorityFact =
        supports.getHighPriorityGroupStoreLayoutFact(store, valueType);
    if (succeeded(highPriorityFact)) {
      highPriorityLayout = highPriorityFact->valueLayout;
      requestDataUse(store.getValueMutable(), highPriorityLayout,
                     /*late=*/false, DataLayoutSeedPhase::GroupStore);
    }
    FailureOr<VMIGroupStoreLayoutFact> preferredFact =
        supports.getPreferredGroupStoreLayoutFact(store, valueType);
    bool hasDistinctFallback =
        succeeded(preferredFact) &&
        preferredFact->valueLayout != highPriorityLayout;
    if (hasDistinctFallback) {
      requestDataUse(store.getValueMutable(), preferredFact->valueLayout,
                     /*late=*/false,
                     DataLayoutSeedPhase::GroupStoreFallback);
    }
    return WalkResult::advance();
  }

  WalkResult addMaskedStoreConstraint(VMIMaskedStoreOp store, Operation *op) {
    if (hasDataLayoutSeed(store.getValue())) {
      return WalkResult::advance();
    }
    auto valueType = cast<VMIVRegType>(store.getValue().getType());
    auto maskType = cast<VMIMaskType>(store.getMask().getType());
    FailureOr<VMIMaskedStoreLayoutFact> fact =
        getPreferredDenseMaskedStoreLayout(valueType, maskType);
    if (failed(fact)) {
      return WalkResult::advance();
    }
    requestDataUse(store.getValueMutable(), fact->valueLayout,
                   /*late=*/false, DataLayoutSeedPhase::Store);
    return *constraintResult(requestMaskUse(
        store.getMaskMutable(), fact->maskLayout, op,
        DataLayoutSeedPhase::Store));
  }

  std::optional<WalkResult> addStoreConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIStoreOp>([this](auto store) {
          return addDenseStoreConstraint(store);
        })
        .Case<VMIInterleaveStoreOp>([this](auto store) {
          requestDataUse(store.getLowMutable(), getContiguousLayout());
          requestDataUse(store.getHighMutable(), getContiguousLayout());
          return WalkResult::advance();
        })
        .Case<VMIGroupStoreOp>([this](auto store) {
          return addGroupStoreConstraint(store);
        })
        .Case<VMIMaskedStoreOp>([this, op](auto store) {
          return addMaskedStoreConstraint(store, op);
        })
        .Case<VMIStrideStoreOp, VMICompressStoreOp>([this, op](auto store) {
          VMILayoutAttr layout = getContiguousLayout();
          requestDataUse(store.getValueMutable(), layout);
          return constraintResult(
              requestMaskUse(store.getMaskMutable(), layout, op));
        })
        .Case<VMIScatterOp>([this, op](auto scatter) {
          VMILayoutAttr layout = getContiguousLayout();
          requestDataUse(scatter.getValueMutable(), layout);
          requestDataUse(scatter.getIndicesMutable(), layout);
          return constraintResult(
              requestMaskUse(scatter.getMaskMutable(), layout, op));
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  WalkResult addChannelSplitConstraint(VMIChannelSplitOp split,
                                       Operation *op) {
    int64_t channels = split.getNumResults();
    bool unsupported = channels != mlir::pto::kValue2 &&
                       channels != mlir::pto::kValue4;
    if (unsupported) {
      split.emitError() << kVMIDiagUnsupportedPrefix
                        << "pto.vmi.channel_split supports only 2 or 4 channels";
      return WalkResult::interrupt();
    }
    requestDataUse(split.getSourceMutable(),
                   VMILayoutAttr::getDeinterleaved(ctx, channels));
    for (Value result : split.getResults()) {
      if (failed(setNaturalLayout(result, getContiguousLayout(), op))) {
        return WalkResult::interrupt();
      }
    }
    return WalkResult::advance();
  }

  WalkResult addChannelMergeConstraint(VMIChannelMergeOp merge,
                                       Operation *op) {
    int64_t channels = merge.getInputs().size();
    bool unsupported = channels != mlir::pto::kValue2 &&
                       channels != mlir::pto::kValue4;
    if (unsupported) {
      merge.emitError() << kVMIDiagUnsupportedPrefix
                        << "pto.vmi.channel_merge supports only 2 or 4 channels";
      return WalkResult::interrupt();
    }
    for (OpOperand &input : merge.getInputsMutable()) {
      requestDataUse(input, getContiguousLayout());
    }
    return *constraintResult(setNaturalLayout(
        merge.getResult(), VMILayoutAttr::getDeinterleaved(ctx, channels), op));
  }

  WalkResult addShuffleConstraint(VMIShuffleOp shuffle, Operation *op) {
    auto sourceType = cast<VMIVRegType>(shuffle.getSource().getType());
    auto resultType = cast<VMIVRegType>(shuffle.getResult().getType());
    bool hasExplicitLayout = sourceType.hasLayout() || resultType.hasLayout();
    if (hasExplicitLayout) {
      return WalkResult::advance();
    }
    requestDataUse(shuffle.getSourceMutable(), getContiguousLayout());
    if (isLane0SplatShuffle(shuffle)) {
      return WalkResult::advance();
    }
    return *constraintResult(
        setNaturalLayout(shuffle.getResult(), getContiguousLayout(), op));
  }

  std::optional<WalkResult> addChannelConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<VMIChannelSplitOp>([this, op](auto split) {
          return addChannelSplitConstraint(split, op);
        })
        .Case<VMIChannelMergeOp>([this, op](auto merge) {
          return addChannelMergeConstraint(merge, op);
        })
        .Case<VMIShuffleOp>([this, op](auto shuffle) {
          return addShuffleConstraint(shuffle, op);
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  LogicalResult addSwitchConstraints(cf::SwitchOp switchOp) {
    if (failed(addBranchConstraints(switchOp.getDefaultDestination(),
                                    switchOp.getDefaultOperands(), switchOp))) {
      return failure();
    }
    for (auto [destination, operands] :
         llvm::zip(switchOp.getCaseDestinations(), switchOp.getCaseOperands())) {
      if (failed(addBranchConstraints(destination, operands, switchOp))) {
        return failure();
      }
    }
    return success();
  }

  std::optional<WalkResult> addControlFlowConstraint(Operation *op) {
    return llvm::TypeSwitch<Operation *, std::optional<WalkResult>>(op)
        .Case<scf::IfOp>([this](auto controlOp) {
          return constraintResult(addIfConstraints(controlOp));
        })
        .Case<scf::ExecuteRegionOp>([this](auto controlOp) {
          return constraintResult(addExecuteRegionConstraints(controlOp));
        })
        .Case<scf::IndexSwitchOp>([this](auto controlOp) {
          return constraintResult(addIndexSwitchConstraints(controlOp));
        })
        .Case<scf::WhileOp>([this](auto controlOp) {
          return constraintResult(addWhileConstraints(controlOp));
        })
        .Case<scf::ForOp>([this](auto controlOp) {
          return constraintResult(addForConstraints(controlOp));
        })
        .Case<cf::BranchOp>([this, op](cf::BranchOp branch) {
          return constraintResult(addBranchConstraints(
              branch.getDest(), branch.getDestOperands(), op));
        })
        .Case<cf::CondBranchOp>([this, op](cf::CondBranchOp branch) {
          bool failedToConstrain =
              failed(addBranchConstraints(branch.getTrueDest(),
                                          branch.getTrueDestOperands(), op)) ||
              failed(addBranchConstraints(branch.getFalseDest(),
                                          branch.getFalseDestOperands(), op));
          return constraintResult(failure(failedToConstrain));
        })
        .Case<cf::SwitchOp>([this](auto switchOp) {
          return constraintResult(addSwitchConstraints(switchOp));
        })
        .Case<func::ReturnOp>([this](auto returnOp) {
          return constraintResult(addReturnConstraints(returnOp));
        })
        .Case<func::CallOp>([this](auto callOp) {
          return constraintResult(addCallConstraints(callOp));
        })
        .Default([](Operation *) { return std::nullopt; });
  }

  std::optional<WalkResult> addComputeConstraint(Operation *op) {
    if (auto result = addBasicConstraint(op)) {
      return result;
    }
    if (auto result = addCompositeConstraint(op)) {
      return result;
    }
    if (auto result = addCastConstraint(op)) {
      return result;
    }
    if (auto result = addReductionConstraints(op)) {
      return result;
    }
    if (auto result = addSpecialComputeConstraint(op)) {
      return result;
    }
    if (auto result = addInterleaveConstraint(op)) {
      return result;
    }
    return std::nullopt;
  }

  std::optional<WalkResult> addMemoryAndControlConstraint(Operation *op) {
    if (auto result = addSimpleLoadConstraint(op)) {
      return result;
    }
    if (auto result = addGroupLoadConstraints(op)) {
      return result;
    }
    if (auto result = addStoreConstraint(op)) {
      return result;
    }
    if (auto result = addChannelConstraint(op)) {
      return result;
    }
    if (auto result = addControlFlowConstraint(op)) {
      return result;
    }
    return std::nullopt;
  }

  WalkResult validateUnconstrainedOperation(Operation *op) const {
    bool isIndirectCall =
        op->getName().getStringRef() == "func.call_indirect";
    if (isIndirectCall) {
      if (hasVMIValueTypes(op)) {
        op->emitError()
            << kVMIDiagLayoutContractPrefix
            << "VMI typed call requires a direct internal callee with a body";
        return WalkResult::interrupt();
      }
      return WalkResult::advance();
    }
    if (auto funcOp = dyn_cast<func::FuncOp>(op)) {
      bool invalidDeclaration = funcOp.empty() && hasVMIFunctionType(funcOp);
      if (invalidDeclaration) {
        funcOp.emitError()
            << kVMIDiagLayoutContractPrefix
            << "VMI typed function declaration requires an explicit "
               "external ABI materialization plan";
        return WalkResult::interrupt();
      }
    }
    return WalkResult::advance();
  }

  WalkResult addConstraint(Operation *op) {
    if (auto result = addComputeConstraint(op)) {
      return *result;
    }
    if (auto result = addMemoryAndControlConstraint(op)) {
      return *result;
    }
    return validateUnconstrainedOperation(op);
  }

  LogicalResult addConstraints() {
    WalkResult result =
        module.walk([this](Operation *op) { return addConstraint(op); });
    return failure(result.wasInterrupted());
  }

  LogicalResult uniteEquivalentValues(Value lhs, Value rhs, Operation *op) {
    if (failed(uniteDataEquivalent(lhs, rhs, op))) {
      return failure();
    }
    return uniteMask(lhs, rhs, op);
  }

  LogicalResult addIfConstraints(scf::IfOp ifOp) {
    for (OpResult result : ifOp->getResults()) {
      unsigned resultNo = result.getResultNumber();
      for (Region *region : {&ifOp.getThenRegion(), &ifOp.getElseRegion()}) {
        if (region->empty()) {
          continue;
        }
        auto yieldOp = dyn_cast<scf::YieldOp>(region->front().getTerminator());
        if (!yieldOp || resultNo >= yieldOp.getNumOperands()) {
          continue;
        }
        if (failed(uniteEquivalentValues(result, yieldOp.getOperand(resultNo),
                                         ifOp))) {
          return failure();
        }
      }
    }
    return success();
  }

  LogicalResult addYieldConstraints(ResultRange results, scf::YieldOp yieldOp,
                                    Operation *op) {
    for (auto [index, result] : llvm::enumerate(results)) {
      if (index >= yieldOp.getNumOperands()) {
        break;
      }
      if (failed(uniteEquivalentValues(result, yieldOp.getOperand(index), op))) {
        return failure();
      }
    }
    return success();
  }

  LogicalResult addExecuteRegionConstraints(scf::ExecuteRegionOp executeOp) {
    WalkResult result = executeOp.getRegion().walk(
        [this, executeOp](scf::YieldOp yieldOp) mutable {
          const bool belongsToExecuteRegion =
              yieldOp->getParentOp() == executeOp.getOperation();
          if (!belongsToExecuteRegion) {
            return WalkResult::advance();
          }
          if (failed(addYieldConstraints(executeOp->getResults(), yieldOp,
                                         executeOp))) {
            return WalkResult::interrupt();
          }
          return WalkResult::advance();
        });
    return failure(result.wasInterrupted());
  }

  LogicalResult addIndexSwitchConstraints(scf::IndexSwitchOp indexSwitchOp) {
    auto addBlockTerminator =
        [this, indexSwitchOp](Block &block) mutable -> LogicalResult {
      auto yieldOp = dyn_cast<scf::YieldOp>(block.getTerminator());
      if (!yieldOp) {
        return success();
      }
      return addYieldConstraints(indexSwitchOp->getResults(), yieldOp,
                                 indexSwitchOp);
    };
    if (failed(addBlockTerminator(indexSwitchOp.getDefaultBlock()))) {
      return failure();
    }
    for (unsigned idx = 0, e = indexSwitchOp.getNumCases(); idx < e; ++idx) {
      if (failed(addBlockTerminator(indexSwitchOp.getCaseBlock(idx)))) {
        return failure();
      }
    }
    return success();
  }

  LogicalResult addWhileConstraints(scf::WhileOp whileOp) {
    return VMIControlFlowSupport::addWhileConstraints(
        whileOp, [this](Value lhs, Value rhs, Operation *op) {
          return uniteEquivalentValues(lhs, rhs, op);
        });
  }

  LogicalResult addForConstraints(scf::ForOp forOp) {
    return VMIControlFlowSupport::addForConstraints(
        forOp, [this](Value lhs, Value rhs, Operation *op) {
          return uniteEquivalentValues(lhs, rhs, op);
        });
  }

  LogicalResult addBranchConstraints(Block *dest, OperandRange operands,
                                     Operation *op) {
    if (!dest) {
      return success();
    }
    for (auto [index, operand] : llvm::enumerate(operands)) {
      if (index >= dest->getNumArguments()) {
        break;
      }
      if (failed(uniteEquivalentValues(operand, dest->getArgument(index), op))) {
        return failure();
      }
    }
    return success();
  }

  LogicalResult addReturnConstraints(func::ReturnOp returnOp) {
    auto func = returnOp->getParentOfType<func::FuncOp>();
    if (!func) {
      return success();
    }

    auto it = firstReturnOperandsByFunc.find(func);
    if (it == firstReturnOperandsByFunc.end()) {
      SmallVector<Value> operands(returnOp.getOperands());
      firstReturnOperandsByFunc.try_emplace(func, std::move(operands));
      return success();
    }

    ArrayRef<Value> firstOperands = it->second;
    for (auto [index, operand] : llvm::enumerate(returnOp.getOperands())) {
      if (index >= firstOperands.size()) {
        break;
      }
      if (failed(
              uniteEquivalentValues(firstOperands[index], operand, returnOp))) {
        return failure();
      }
    }
    return success();
  }

  bool hasVMIValueTypes(Operation *op) const {
    return llvm::any_of(op->getOperandTypes(), containsVMIType) ||
           llvm::any_of(op->getResultTypes(), containsVMIType);
  }

  bool hasVMIFunctionType(func::FuncOp func) const {
    FunctionType type = func.getFunctionType();
    return llvm::any_of(type.getInputs(), containsVMIType) ||
           llvm::any_of(type.getResults(), containsVMIType);
  }

  LogicalResult addCallConstraints(func::CallOp callOp) {
    if (!hasVMIValueTypes(callOp)) {
      return success();
    }

    auto callee = SymbolTable::lookupNearestSymbolFrom<func::FuncOp>(
        callOp, callOp.getCalleeAttr());
    if (!callee || callee.empty()) {
      return callOp.emitError()
             << kVMIDiagLayoutContractPrefix
             << "VMI typed call requires a direct internal callee with a body";
    }

    for (auto [operand, argument] :
         llvm::zip(callOp.getOperands(), callee.getArguments())) {
      if (failed(uniteEquivalentValues(operand, argument, callOp))) {
        return failure();
      }
    }

    SmallVector<func::ReturnOp> returns;
    callee.walk(
        [&returns](func::ReturnOp returnOp) { returns.push_back(returnOp); });
    for (func::ReturnOp returnOp : returns) {
      for (auto [index, result] : llvm::enumerate(callOp.getResults())) {
        if (index >= returnOp.getNumOperands()) {
          break;
        }
        if (failed(uniteEquivalentValues(result, returnOp.getOperand(index),
                                         callOp))) {
          return failure();
        }
      }
    }
    return success();
  }

  void rewriteDataTypes() {
    for (DataNode &node : dataNodes) {
      VMILayoutAttr layout = getDataLayout(node.value);
      node.value.setType(VMIVRegType::get(ctx, node.type.getElementCount(),
                                          node.type.getElementType(), layout));
    }
  }

  FailureOr<Value> materializeLayoutValue(Value value, Type targetType,
                                          Location loc,
                                          OpBuilder &builder) const {
    if (value.getType() == targetType) {
      return value;
    }

    if (auto sourceType = dyn_cast<VMIVRegType>(value.getType())) {
      auto targetVRegType = dyn_cast<VMIVRegType>(targetType);
      if (!targetVRegType ||
          sourceType.getElementCount() != targetVRegType.getElementCount() ||
          sourceType.getElementType() != targetVRegType.getElementType()) {
        return failure();
      }
      return builder.create<VMIEnsureLayoutOp>(loc, targetVRegType, value)
          .getResult();
    }

    if (auto sourceType = dyn_cast<VMIMaskType>(value.getType())) {
      auto targetMaskType = dyn_cast<VMIMaskType>(targetType);
      if (!targetMaskType ||
          sourceType.getElementCount() != targetMaskType.getElementCount() ||
          sourceType.getGranularity() != targetMaskType.getGranularity()) {
        return failure();
      }
      return builder
          .create<VMIEnsureMaskLayoutOp>(loc, targetMaskType, value)
          .getResult();
    }

    return failure();
  }

  LogicalResult materializeCallOperands(IRRewriter &rewriter) {
    WalkResult result = module.walk([this, &rewriter](func::CallOp call) {
      auto callee = SymbolTable::lookupNearestSymbolFrom<func::FuncOp>(
          call, call.getCalleeAttr());
      if (!callee || callee.empty()) {
        return WalkResult::advance();
      }

      rewriter.setInsertionPoint(call);
      for (auto [index, operand] : llvm::enumerate(call.getOperands())) {
        if (index >= callee.getNumArguments()) {
          break;
        }
        Type targetType = callee.getArgument(index).getType();
        if (!isa<VMIVRegType, VMIMaskType>(targetType)) {
          continue;
        }
        FailureOr<Value> materialized =
            materializeLayoutValue(operand, targetType, call.getLoc(),
                                   rewriter);
        if (failed(materialized)) {
          return WalkResult::interrupt();
        }
        call->setOperand(index, *materialized);
      }
      return WalkResult::advance();
    });
    return failure(result.wasInterrupted());
  }

  WalkResult materializeReturnOperands(func::ReturnOp ret,
                                       ArrayRef<Type> resultTypes,
                                       IRRewriter &rewriter) const {
    rewriter.setInsertionPoint(ret);
    for (auto [index, operand] : llvm::enumerate(ret.getOperands())) {
      if (index >= resultTypes.size()) {
        break;
      }
      Type targetType = resultTypes[index];
      if (!targetType || !isa<VMIVRegType, VMIMaskType>(targetType)) {
        continue;
      }
      FailureOr<Value> materialized =
          materializeLayoutValue(operand, targetType, ret.getLoc(), rewriter);
      if (failed(materialized)) {
        return WalkResult::interrupt();
      }
      ret->setOperand(index, *materialized);
    }
    return WalkResult::advance();
  }

  LogicalResult materializeFunctionReturns(IRRewriter &rewriter) {
    WalkResult result = module.walk([this, &rewriter](func::FuncOp func) {
      SmallVector<Type> resultTypes =
          getConsistentCallResultTypes(module, func);
      if (resultTypes.empty()) {
        return WalkResult::advance();
      }
      WalkResult nested = func.walk([this, &resultTypes, &rewriter](
                                        func::ReturnOp ret) {
        return materializeReturnOperands(ret, resultTypes, rewriter);
      });
      return nested.wasInterrupted() ? WalkResult::interrupt()
                                     : WalkResult::advance();
    });
    return failure(result.wasInterrupted());
  }

  LogicalResult materializeCallBoundaries() {
    IRRewriter rewriter(ctx);
    if (failed(materializeCallOperands(rewriter))) {
      return failure();
    }
    return materializeFunctionReturns(rewriter);
  }

  LogicalResult insertDataUseMaterializations() {
    OpBuilder builder(ctx);
    for (DataUseRequest request : dataUseRequests) {
      Value value = request.operand->get();
      auto sourceType = dyn_cast<VMIVRegType>(value.getType());
      if (!sourceType) {
        continue;
      }
      VMILayoutAttr sourceLayout = sourceType.getLayoutAttr();
      if (!sourceLayout) {
        return request.operand->getOwner()->emitError()
               << kVMIDiagLayoutContractPrefix
               << "data use materialization requires layout-assigned source "
                  "type";
      }
      if (sourceLayout == request.layout) {
        continue;
      }

      auto resultType =
          VMIVRegType::get(ctx, sourceType.getElementCount(),
                           sourceType.getElementType(), request.layout);
      builder.setInsertionPoint(request.operand->getOwner());
      auto ensure = builder.create<VMIEnsureLayoutOp>(
          request.operand->getOwner()->getLoc(), resultType, value);
      request.operand->set(ensure.getResult());
    }
    return success();
  }

        /// Apply one recorded seed request to \p propagator; the request is skipped
  /// when the value already carries a layout that the operand accepts.
  
            void addEquivalentValues(VMILayoutPropagator &propagator) {
    for (DataNode &node : dataNodes) {
      DataNode &root = dataNodes[find(dataIds.lookup(node.value))];
      propagator.addEquivalentValues(root.value, node.value);
    }
    for (MaskNode &node : maskNodes) {
      MaskNode &root = maskNodes[findMask(maskIds.lookup(node.value))];
      propagator.addEquivalentValues(root.value, node.value);
    }
  }

  std::unique_ptr<VMILayoutPropagator> createPropagator() {
    auto propagator = std::make_unique<VMILayoutPropagator>(module);
    addEquivalentValues(*propagator);
    return propagator;
  }

              static LogicalResult mergePlan(const VMILayoutPlan &source,
                                 VMILayoutPlan &result) {
    for (const auto &assignment : source.valueLayouts) {
      auto [it, inserted] =
          result.valueLayouts.try_emplace(assignment.first, assignment.second);
      if (!inserted && it->second != assignment.second) {
        return failure();
      }
    }
    for (const auto &assignment : source.useLayouts) {
      auto [it, inserted] =
          result.useLayouts.try_emplace(assignment.first, assignment.second);
      if (!inserted && it->second != assignment.second) {
        return failure();
      }
    }
    for (const auto &selection : source.selectedRelations) {
      auto [it, inserted] = result.selectedRelations.try_emplace(
          selection.first, selection.second);
      if (!inserted && it->second != selection.second) {
        return failure();
      }
    }
    return success();
  }

  FailureOr<VMILayoutPlan> selectLayoutPlan() {
    auto selected = selectCostedVMILayoutPlans(module);
    if (failed(selected)) {
      return failure();
    }
    VMILayoutPlan merged;
    for (const VMILayoutPlan &plan : selected->plans) {
      if (failed(mergePlan(plan, merged))) {
        return failure();
      }
    }
    return merged;
  }
LogicalResult applyLayouts() {
    std::unique_ptr<VMILayoutPropagator> propagator = createPropagator();
    FailureOr<VMILayoutPlan> plan = selectLayoutPlan();
    if (failed(plan)) {
      return failure();
    }
    if (failed(commitVMILayoutPlan(*plan, *propagator))) {
      return failure();
    }
    // Structural operations are intentionally absent from the relation graph.
    // Seed only their still-unassigned transport values here; an existing
    // solver assignment always wins and is never replaced by this ABI
    // fallback.  This must precede structural edge matching so components
    // made entirely of ABI transport have a concrete source layout.
    LogicalResult structuralValues = success();
    module.walk([&](Operation *op) {
      if (failed(structuralValues) ||
          !isa<scf::IfOp, scf::ForOp, scf::WhileOp, scf::YieldOp,
               scf::ConditionOp, cf::BranchOp, cf::CondBranchOp, cf::SwitchOp,
               func::CallOp, func::ReturnOp>(op)) {
        return;
      }
      auto seed = [&](Value value) {
        if (!value || !isa<VMIVRegType, VMIMaskType>(value.getType()) ||
            propagator->getRequestedOrCurrentLayout(value)) {
          return;
        }
        structuralValues = propagator->installPlanned(
            value, VMILayoutAttr::getContiguous(value.getContext()));
      };
      for (Value operand : op->getOperands()) {
        seed(operand);
      }
      if (isa<scf::WhileOp>(op)) {
        for (Value result : op->getResults()) {
          seed(result);
        }
      }
    });
    if (failed(structuralValues)) {
      return failure();
    }
    // Structural edges do not have operation relations, but their operand
    // uses must still match the layout of the destination value.  Record the
    // edge requirement as a use assignment; this preserves the producer's
    // primary layout and lets the propagator materialize one conversion at the
    // edge when necessary.
    LogicalResult structuralEdges = success();
    auto matchEdge = [&](OpOperand &edge, Value destination) {
      VMILayoutAttr layout =
          propagator->getRequestedOrCurrentLayout(destination);
      // Structural transport results/arguments can be untyped before this
      // pass.  In that case the edge source is the validated layout seed;
      // install it on the destination first, then constrain the edge use.
      if (!layout) {
        layout = propagator->getRequestedOrCurrentLayout(edge.get());
      }
      if (!layout || failed(propagator->installPlanned(destination, layout)) ||
          failed(propagator->installPlanned(edge, layout))) {
        structuralEdges = failure();
      }
    };
    module.walk([&](Operation *op) {
      if (failed(structuralEdges)) {
        return;
      }
      if (auto branch = dyn_cast<cf::BranchOp>(op)) {
        for (auto [index, operand] : llvm::enumerate(branch.getDestOperands())) {
          (void)operand;
          if (index < branch.getDest()->getNumArguments()) {
            matchEdge(branch->getOpOperand(index + 0),
                      branch.getDest()->getArgument(index));
          }
        }
      } else if (auto branch = dyn_cast<cf::CondBranchOp>(op)) {
        unsigned trueOffset = 1;
        for (auto [index, operand] : llvm::enumerate(branch.getTrueDestOperands())) {
          (void)operand;
          if (index < branch.getTrueDest()->getNumArguments()) {
            matchEdge(branch->getOpOperand(trueOffset + index),
                      branch.getTrueDest()->getArgument(index));
          }
        }
        unsigned falseOffset = trueOffset + branch.getTrueDestOperands().size();
        for (auto [index, operand] : llvm::enumerate(branch.getFalseDestOperands())) {
          (void)operand;
          if (index < branch.getFalseDest()->getNumArguments()) {
            matchEdge(branch->getOpOperand(falseOffset + index),
                      branch.getFalseDest()->getArgument(index));
          }
        }
      } else if (auto execute = dyn_cast<scf::ExecuteRegionOp>(op)) {
        for (Block &block : execute.getRegion()) {
          auto yield = dyn_cast<scf::YieldOp>(block.getTerminator());
          if (!yield) {
            continue;
          }
          for (auto [index, operand] : llvm::enumerate(yield.getOperands())) {
            (void)operand;
            if (index < execute.getNumResults()) {
              matchEdge(yield->getOpOperand(index), execute.getResult(index));
            }
          }
        }
      } else if (auto switchOp = dyn_cast<scf::IndexSwitchOp>(op)) {
        SmallVector<Block *> blocks;
        blocks.push_back(&switchOp.getDefaultBlock());
        for (unsigned index = 0; index < switchOp.getNumCases(); ++index) {
          blocks.push_back(&switchOp.getCaseBlock(index));
        }
        for (Block *block : blocks) {
          if (!block) {
            continue;
          }
          auto yield = dyn_cast<scf::YieldOp>(block->getTerminator());
          if (!yield) {
            continue;
          }
          for (auto [index, operand] : llvm::enumerate(yield.getOperands())) {
            (void)operand;
            if (index < switchOp.getNumResults()) {
              matchEdge(yield->getOpOperand(index), switchOp.getResult(index));
            }
          }
        }
      }
    });
    if (failed(structuralEdges)) {
      return failure();
    }
    LogicalResult structuralLoops = success();
    module.walk([&](scf::WhileOp whileOp) {
      if (failed(structuralLoops)) {
        return;
      }
      structuralLoops = VMIControlFlowSupport::addWhileConstraints(
          whileOp, [&](Value lhs, Value rhs, Operation *) {
            VMILayoutAttr lhsLayout =
                propagator->getRequestedOrCurrentLayout(lhs);
            VMILayoutAttr rhsLayout =
                propagator->getRequestedOrCurrentLayout(rhs);
            VMILayoutAttr layout = lhsLayout ? lhsLayout : rhsLayout;
            if (!layout) {
              return success();
            }
            if (failed(propagator->installPlanned(lhs, layout)) ||
                failed(propagator->installPlanned(rhs, layout))) {
              return failure();
            }
            return success();
          });
    });
    if (failed(structuralLoops)) {
      return failure();
    }
    // CFG block arguments are structural transport values and are not
    // selected operation relations.  Give an untyped transport argument the
    // stable dense primary layout; branch operands remain hard-equal to the
    // destination argument and are not independently re-selected here.
    LogicalResult transportArgs = success();
    module.walk([&](Operation *op) {
      if (failed(transportArgs)) {
        return;
      }
      for (Region &region : op->getRegions()) {
        for (Block &block : region) {
          for (BlockArgument arg : block.getArguments()) {
            if (!isa<VMIVRegType, VMIMaskType>(arg.getType()) ||
                getExplicitLayout(arg.getType())) {
              continue;
            }
            if (propagator->getRequestedOrCurrentLayout(arg)) {
              continue;
            }
            if (failed(propagator->installPlanned(
                    arg, VMILayoutAttr::getContiguous(arg.getContext())))) {
              transportArgs = failure();
              return;
            }
          }
        }
      }
    });
    if (failed(transportArgs)) {
      return failure();
    }
    // The cost plan is the sole layout decision.  The propagator has already
    // performed the read-only constraint propagation required by the plan in
    // commitVMILayoutPlan; submitting the legacy priority seeds here would
    // select a second, potentially different layout after the plan was
    // committed.
    IRRewriter rewriter(ctx);
    return propagator->apply(rewriter);
  }

  void rewriteFunctionType() {
    module.walk([this](func::FuncOp func) {
      if (func.empty()) {
        return;
      }

      SmallVector<Type> inputs = getFunctionInputTypes(func);
      SmallVector<Type> results;
      auto it = firstReturnOperandsByFunc.find(func);
      SmallVector<Type> callResultTypes =
          getConsistentCallResultTypes(module, func);
      if (!callResultTypes.empty()) {
        for (Type type : callResultTypes) {
          results.push_back(type);
        }
      } else if (it != firstReturnOperandsByFunc.end()) {
        for (Value operand : it->second) {
          results.push_back(operand.getType());
        }
      } else {
        FunctionType functionType = func.getFunctionType();
        for (Type type : functionType.getResults()) {
          if (auto vregType = dyn_cast<VMIVRegType>(type)) {
            results.push_back(VMIVRegType::get(ctx, vregType.getElementCount(),
                                               vregType.getElementType(),
                                               getContiguousLayout()));
          } else if (auto maskType = dyn_cast<VMIMaskType>(type)) {
            results.push_back(VMIMaskType::get(ctx, maskType.getElementCount(),
                                               "b32", getContiguousLayout()));
          } else {
            results.push_back(type);
          }
        }
      }

      func.setFunctionType(FunctionType::get(ctx, inputs, results));
    });
  }

  LogicalResult run() {
    if (failed(collect())) {
      return failure();
    }
    // Pure IR analysis: it only needs the op structure, so it runs before the
    // constraint walk decides any seed.  With the recognition disabled
    // directionSpineLegs stays empty and every cast seed goes through the
    // pre-existing tables and phases.
    if (preferCastSpineRoundTrip) {
      collectDirectionSpineLegs(module, directionSpineLegs);
      collectSpineScopedCasts(directionSpineLegs, spineScopedCasts);
    }
    // Pure IR analysis: it only needs the op structure, so it runs before the
    // constraint walk decides any seed.  The set is consumed by
    // isGatedNarrowSideComputeCast, which makes getCastLayoutFactForSeed skip
    // the lane-stride cost rows for exactly these casts; with the gate off the
    // analysis result is never read.
    collectNarrowSideCompute(module, narrowSideComputeCasts);
    if (debugNarrowSideCompute) {
      for (Operation *castOp : narrowSideComputeCasts) {
        Type narrowType;
        if (auto extf = dyn_cast<VMIExtFOp>(castOp)) {
          narrowType = extf.getSource().getType();
        } else if (auto extsi = dyn_cast<VMIExtSIOp>(castOp)) {
          narrowType = extsi.getSource().getType();
        } else if (auto extui = dyn_cast<VMIExtUIOp>(castOp)) {
          narrowType = extui.getSource().getType();
        } else if (auto truncf = dyn_cast<VMITruncFOp>(castOp)) {
          narrowType = truncf.getResult().getType();
        } else if (auto trunci = dyn_cast<VMITruncIOp>(castOp)) {
          narrowType = trunci.getResult().getType();
        }
        llvm::errs() << "[narrow-side-compute] " << castOp->getName()
                     << " narrow=" << narrowType << "\n";
      }
    }
    if (failed(addConstraints())) {
      return failure();
    }
    if (failed(applyLayouts())) {
      return failure();
    }
    if (failed(materializeCallBoundaries())) {
      return failure();
    }
    rewriteFunctionType();
    return validateVMILayoutAssignedIR(module, /*diagOS=*/nullptr,
                                       /*verifyHelperSupport=*/false);
  }

  ModuleOp module;
  MLIRContext *ctx;
  DenseMap<Value, unsigned> dataIds;
  DenseMap<Value, unsigned> maskIds;
  DenseMap<func::FuncOp, SmallVector<Value>> firstReturnOperandsByFunc;
  SmallVector<DataNode> dataNodes;
  SmallVector<MaskNode> maskNodes;
  SmallVector<DataLayoutSeed> dataLayoutSeeds;
  SmallVector<DataUseRequest> dataUseRequests;
  SmallVector<MaskUseRequest> maskUseRequests;
  // Cast ops that are legs of a closed nested round trip (see the
  // direction-spine recognition above).  Populated once per module, before the
  // constraint walk creates any seed.
  llvm::SmallPtrSet<Operation *, kDirectionSpineSetInlineCapacity> directionSpineLegs;
  // Subset of directionSpineLegs plus the widening legs that consume them: the
  // cast ops whose reconciliation must use the spine-scoped cast layout table.
  llvm::SmallPtrSet<Operation *, kDirectionSpineSetInlineCapacity> spineScopedCasts;
  // Width-changing casts whose sub-32-bit side carries elementwise compute in
  // its layout equivalence class (see collectNarrowSideCompute).  Populated
  // once per module, before the constraint walk creates any seed.
  llvm::SmallPtrSet<Operation *, kComputeCastSetInlineCapacity>
      narrowSideComputeCasts;
};

struct VMILayoutAssignmentPass
    : public mlir::pto::impl::VMILayoutAssignmentBase<VMILayoutAssignmentPass> {
  MLIR_DEFINE_EXPLICIT_INTERNAL_INLINE_TYPE_ID(VMILayoutAssignmentPass)

  void runOnOperation() override {
    if (failed(LayoutSolver(getOperation()).run())) {
      signalPassFailure();
    }
  }
};

} // namespace

std::unique_ptr<Pass> mlir::pto::createVMILayoutAssignmentPass() {
  return std::make_unique<VMILayoutAssignmentPass>();
}
