ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 70 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 70 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 70 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
  45 000a 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 3


  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 70 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 70 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 71 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 71 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 71 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 71 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 71 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 73 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** 
  79:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 80 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE134:
  88              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_TIM_Base_MspInit
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 4


  95              	HAL_TIM_Base_MspInit:
  96              	.LVL1:
  97              	.LFB135:
  81:Core/Src/stm32f4xx_hal_msp.c **** 
  82:Core/Src/stm32f4xx_hal_msp.c **** /**
  83:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  87:Core/Src/stm32f4xx_hal_msp.c **** */
  88:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 89 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 8
 101              		@ frame_needed = 0, uses_anonymous_args = 0
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 102              		.loc 1 90 3 view .LVU16
 103              		.loc 1 90 15 is_stmt 0 view .LVU17
 104 0000 0268     		ldr	r2, [r0]
 105              		.loc 1 90 5 view .LVU18
 106 0002 0E4B     		ldr	r3, .L12
 107 0004 9A42     		cmp	r2, r3
 108 0006 00D0     		beq	.L11
 109 0008 7047     		bx	lr
 110              	.L11:
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 111              		.loc 1 89 1 view .LVU19
 112 000a 00B5     		push	{lr}
 113              		.cfi_def_cfa_offset 4
 114              		.cfi_offset 14, -4
 115 000c 83B0     		sub	sp, sp, #12
 116              		.cfi_def_cfa_offset 16
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 117              		.loc 1 96 5 is_stmt 1 view .LVU20
 118              	.LBB4:
 119              		.loc 1 96 5 view .LVU21
 120 000e 0021     		movs	r1, #0
 121 0010 0191     		str	r1, [sp, #4]
 122              		.loc 1 96 5 view .LVU22
 123 0012 03F50B33 		add	r3, r3, #142336
 124 0016 1A6C     		ldr	r2, [r3, #64]
 125 0018 42F00802 		orr	r2, r2, #8
 126 001c 1A64     		str	r2, [r3, #64]
 127              		.loc 1 96 5 view .LVU23
 128 001e 1B6C     		ldr	r3, [r3, #64]
 129 0020 03F00803 		and	r3, r3, #8
 130 0024 0193     		str	r3, [sp, #4]
 131              		.loc 1 96 5 view .LVU24
 132 0026 019B     		ldr	r3, [sp, #4]
 133              	.LBE4:
 134              		.loc 1 96 5 view .LVU25
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 5


  97:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
  98:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 135              		.loc 1 98 5 view .LVU26
 136 0028 0A46     		mov	r2, r1
 137 002a 3220     		movs	r0, #50
 138              	.LVL2:
 139              		.loc 1 98 5 is_stmt 0 view .LVU27
 140 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 141              	.LVL3:
  99:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 142              		.loc 1 99 5 is_stmt 1 view .LVU28
 143 0030 3220     		movs	r0, #50
 144 0032 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 145              	.LVL4:
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 103:Core/Src/stm32f4xx_hal_msp.c ****   }
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c **** }
 146              		.loc 1 105 1 is_stmt 0 view .LVU29
 147 0036 03B0     		add	sp, sp, #12
 148              		.cfi_def_cfa_offset 4
 149              		@ sp needed
 150 0038 5DF804FB 		ldr	pc, [sp], #4
 151              	.L13:
 152              		.align	2
 153              	.L12:
 154 003c 000C0040 		.word	1073744896
 155              		.cfi_endproc
 156              	.LFE135:
 158              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 159              		.align	1
 160              		.global	HAL_TIM_Base_MspDeInit
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	HAL_TIM_Base_MspDeInit:
 166              	.LVL5:
 167              	.LFB136:
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c **** /**
 108:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 109:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 110:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 111:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 112:Core/Src/stm32f4xx_hal_msp.c **** */
 113:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 114:Core/Src/stm32f4xx_hal_msp.c **** {
 168              		.loc 1 114 1 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 0, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		.loc 1 114 1 is_stmt 0 view .LVU31
 173 0000 08B5     		push	{r3, lr}
 174              		.cfi_def_cfa_offset 8
 175              		.cfi_offset 3, -8
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 6


 176              		.cfi_offset 14, -4
 115:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM5)
 177              		.loc 1 115 3 is_stmt 1 view .LVU32
 178              		.loc 1 115 15 is_stmt 0 view .LVU33
 179 0002 0268     		ldr	r2, [r0]
 180              		.loc 1 115 5 view .LVU34
 181 0004 064B     		ldr	r3, .L18
 182 0006 9A42     		cmp	r2, r3
 183 0008 00D0     		beq	.L17
 184              	.LVL6:
 185              	.L14:
 116:Core/Src/stm32f4xx_hal_msp.c ****   {
 117:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 120:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 121:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c ****   }
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c **** }
 186              		.loc 1 130 1 view .LVU35
 187 000a 08BD     		pop	{r3, pc}
 188              	.LVL7:
 189              	.L17:
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 190              		.loc 1 121 5 is_stmt 1 view .LVU36
 191 000c 054A     		ldr	r2, .L18+4
 192 000e 136C     		ldr	r3, [r2, #64]
 193 0010 23F00803 		bic	r3, r3, #8
 194 0014 1364     		str	r3, [r2, #64]
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 195              		.loc 1 124 5 view .LVU37
 196 0016 3220     		movs	r0, #50
 197              	.LVL8:
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 198              		.loc 1 124 5 is_stmt 0 view .LVU38
 199 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 200              	.LVL9:
 201              		.loc 1 130 1 view .LVU39
 202 001c F5E7     		b	.L14
 203              	.L19:
 204 001e 00BF     		.align	2
 205              	.L18:
 206 0020 000C0040 		.word	1073744896
 207 0024 00380240 		.word	1073887232
 208              		.cfi_endproc
 209              	.LFE136:
 211              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 212              		.align	1
 213              		.global	HAL_UART_MspInit
 214              		.syntax unified
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 7


 215              		.thumb
 216              		.thumb_func
 218              	HAL_UART_MspInit:
 219              	.LVL10:
 220              	.LFB137:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** /**
 133:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 134:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 135:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 136:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f4xx_hal_msp.c **** */
 138:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 139:Core/Src/stm32f4xx_hal_msp.c **** {
 221              		.loc 1 139 1 is_stmt 1 view -0
 222              		.cfi_startproc
 223              		@ args = 0, pretend = 0, frame = 32
 224              		@ frame_needed = 0, uses_anonymous_args = 0
 225              		.loc 1 139 1 is_stmt 0 view .LVU41
 226 0000 00B5     		push	{lr}
 227              		.cfi_def_cfa_offset 4
 228              		.cfi_offset 14, -4
 229 0002 89B0     		sub	sp, sp, #36
 230              		.cfi_def_cfa_offset 40
 140:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 231              		.loc 1 140 3 is_stmt 1 view .LVU42
 232              		.loc 1 140 20 is_stmt 0 view .LVU43
 233 0004 0023     		movs	r3, #0
 234 0006 0393     		str	r3, [sp, #12]
 235 0008 0493     		str	r3, [sp, #16]
 236 000a 0593     		str	r3, [sp, #20]
 237 000c 0693     		str	r3, [sp, #24]
 238 000e 0793     		str	r3, [sp, #28]
 141:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 239              		.loc 1 141 3 is_stmt 1 view .LVU44
 240              		.loc 1 141 11 is_stmt 0 view .LVU45
 241 0010 0268     		ldr	r2, [r0]
 242              		.loc 1 141 5 view .LVU46
 243 0012 144B     		ldr	r3, .L24
 244 0014 9A42     		cmp	r2, r3
 245 0016 02D0     		beq	.L23
 246              	.LVL11:
 247              	.L20:
 142:Core/Src/stm32f4xx_hal_msp.c ****   {
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 150:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 151:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 152:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 153:Core/Src/stm32f4xx_hal_msp.c ****     */
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 8


 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 158:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c ****   }
 165:Core/Src/stm32f4xx_hal_msp.c **** 
 166:Core/Src/stm32f4xx_hal_msp.c **** }
 248              		.loc 1 166 1 view .LVU47
 249 0018 09B0     		add	sp, sp, #36
 250              		.cfi_remember_state
 251              		.cfi_def_cfa_offset 4
 252              		@ sp needed
 253 001a 5DF804FB 		ldr	pc, [sp], #4
 254              	.LVL12:
 255              	.L23:
 256              		.cfi_restore_state
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 257              		.loc 1 147 5 is_stmt 1 view .LVU48
 258              	.LBB5:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 259              		.loc 1 147 5 view .LVU49
 260 001e 0021     		movs	r1, #0
 261 0020 0191     		str	r1, [sp, #4]
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 147 5 view .LVU50
 263 0022 03F5FA33 		add	r3, r3, #128000
 264 0026 1A6C     		ldr	r2, [r3, #64]
 265 0028 42F40032 		orr	r2, r2, #131072
 266 002c 1A64     		str	r2, [r3, #64]
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 147 5 view .LVU51
 268 002e 1A6C     		ldr	r2, [r3, #64]
 269 0030 02F40032 		and	r2, r2, #131072
 270 0034 0192     		str	r2, [sp, #4]
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 271              		.loc 1 147 5 view .LVU52
 272 0036 019A     		ldr	r2, [sp, #4]
 273              	.LBE5:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 274              		.loc 1 147 5 view .LVU53
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 275              		.loc 1 149 5 view .LVU54
 276              	.LBB6:
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 277              		.loc 1 149 5 view .LVU55
 278 0038 0291     		str	r1, [sp, #8]
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 279              		.loc 1 149 5 view .LVU56
 280 003a 1A6B     		ldr	r2, [r3, #48]
 281 003c 42F00102 		orr	r2, r2, #1
 282 0040 1A63     		str	r2, [r3, #48]
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 283              		.loc 1 149 5 view .LVU57
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 9


 284 0042 1B6B     		ldr	r3, [r3, #48]
 285 0044 03F00103 		and	r3, r3, #1
 286 0048 0293     		str	r3, [sp, #8]
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 287              		.loc 1 149 5 view .LVU58
 288 004a 029B     		ldr	r3, [sp, #8]
 289              	.LBE6:
 149:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 290              		.loc 1 149 5 view .LVU59
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 291              		.loc 1 154 5 view .LVU60
 154:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 292              		.loc 1 154 25 is_stmt 0 view .LVU61
 293 004c 0C23     		movs	r3, #12
 294 004e 0393     		str	r3, [sp, #12]
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 295              		.loc 1 155 5 is_stmt 1 view .LVU62
 155:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 296              		.loc 1 155 26 is_stmt 0 view .LVU63
 297 0050 0223     		movs	r3, #2
 298 0052 0493     		str	r3, [sp, #16]
 156:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 299              		.loc 1 156 5 is_stmt 1 view .LVU64
 157:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 300              		.loc 1 157 5 view .LVU65
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 301              		.loc 1 158 5 view .LVU66
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 302              		.loc 1 158 31 is_stmt 0 view .LVU67
 303 0054 0723     		movs	r3, #7
 304 0056 0793     		str	r3, [sp, #28]
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 305              		.loc 1 159 5 is_stmt 1 view .LVU68
 306 0058 03A9     		add	r1, sp, #12
 307 005a 0348     		ldr	r0, .L24+4
 308              	.LVL13:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 309              		.loc 1 159 5 is_stmt 0 view .LVU69
 310 005c FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL14:
 312              		.loc 1 166 1 view .LVU70
 313 0060 DAE7     		b	.L20
 314              	.L25:
 315 0062 00BF     		.align	2
 316              	.L24:
 317 0064 00440040 		.word	1073759232
 318 0068 00000240 		.word	1073872896
 319              		.cfi_endproc
 320              	.LFE137:
 322              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 323              		.align	1
 324              		.global	HAL_UART_MspDeInit
 325              		.syntax unified
 326              		.thumb
 327              		.thumb_func
 329              	HAL_UART_MspDeInit:
 330              	.LVL15:
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 10


 331              	.LFB138:
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** /**
 169:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 170:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 171:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 172:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 173:Core/Src/stm32f4xx_hal_msp.c **** */
 174:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 175:Core/Src/stm32f4xx_hal_msp.c **** {
 332              		.loc 1 175 1 is_stmt 1 view -0
 333              		.cfi_startproc
 334              		@ args = 0, pretend = 0, frame = 0
 335              		@ frame_needed = 0, uses_anonymous_args = 0
 336              		.loc 1 175 1 is_stmt 0 view .LVU72
 337 0000 08B5     		push	{r3, lr}
 338              		.cfi_def_cfa_offset 8
 339              		.cfi_offset 3, -8
 340              		.cfi_offset 14, -4
 176:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 341              		.loc 1 176 3 is_stmt 1 view .LVU73
 342              		.loc 1 176 11 is_stmt 0 view .LVU74
 343 0002 0268     		ldr	r2, [r0]
 344              		.loc 1 176 5 view .LVU75
 345 0004 064B     		ldr	r3, .L30
 346 0006 9A42     		cmp	r2, r3
 347 0008 00D0     		beq	.L29
 348              	.LVL16:
 349              	.L26:
 177:Core/Src/stm32f4xx_hal_msp.c ****   {
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 182:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 185:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 186:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 187:Core/Src/stm32f4xx_hal_msp.c ****     */
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c **** }
 350              		.loc 1 195 1 view .LVU76
 351 000a 08BD     		pop	{r3, pc}
 352              	.LVL17:
 353              	.L29:
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 354              		.loc 1 182 5 is_stmt 1 view .LVU77
 355 000c 054A     		ldr	r2, .L30+4
 356 000e 136C     		ldr	r3, [r2, #64]
 357 0010 23F40033 		bic	r3, r3, #131072
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 11


 358 0014 1364     		str	r3, [r2, #64]
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 359              		.loc 1 188 5 view .LVU78
 360 0016 0C21     		movs	r1, #12
 361 0018 0348     		ldr	r0, .L30+8
 362              	.LVL18:
 188:Core/Src/stm32f4xx_hal_msp.c **** 
 363              		.loc 1 188 5 is_stmt 0 view .LVU79
 364 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 365              	.LVL19:
 366              		.loc 1 195 1 view .LVU80
 367 001e F4E7     		b	.L26
 368              	.L31:
 369              		.align	2
 370              	.L30:
 371 0020 00440040 		.word	1073759232
 372 0024 00380240 		.word	1073887232
 373 0028 00000240 		.word	1073872896
 374              		.cfi_endproc
 375              	.LFE138:
 377              		.text
 378              	.Letext0:
 379              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 380              		.file 3 "C:/Users/jonas/AppData/Roaming/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-de
 381              		.file 4 "C:/Users/jonas/AppData/Roaming/VSCodium/User/globalStorage/bmd.stm32-for-vscode/@xpack-de
 382              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 383              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 384              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 385              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 386              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 387              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:84     .text.HAL_MspInit:0000003c $d
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:89     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:95     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:154    .text.HAL_TIM_Base_MspInit:0000003c $d
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:159    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:165    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:206    .text.HAL_TIM_Base_MspDeInit:00000020 $d
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:212    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:218    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:317    .text.HAL_UART_MspInit:00000064 $d
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:323    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:329    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jonas\AppData\Local\Temp\ccUqJXR5.s:371    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
