<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) V-2023.09LR-1, Build 251R, May 14 2024
#install: C:\lscc\radiant\2024.1\synpbase
#OS: Windows 10 or later
#Hostname: LPGL109105

# Fri Oct  4 15:38:40 2024

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:Top-level is not specified. Trying to extract automatically...
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.vhd&apos;.
VHDL syntax check successful!
Options changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Fri Oct  4 15:38:41 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 321R, Built Aug 12 2024 03:12:33, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:126:11:126:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v&quot;:135:11:135:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3270:17:3270:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3277:17:3277:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3320:17:3320:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3327:17:3327:28|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3370:17:3370:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v&quot;:3377:17:3377:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5121:25:5121:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5125:25:5125:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5156:29:5156:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v&quot;:5160:29:5160:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1060:25:1060:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1064:25:1064:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1095:29:1095:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v&quot;:1099:29:1099:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1880:29:1880:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1885:29:1885:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1916:33:1916:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1920:33:1920:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1953:29:1953:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1958:29:1958:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1988:33:1988:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:1992:33:1992:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2502:29:2502:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2507:29:2507:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2538:33:2538:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2542:33:2542:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2575:29:2575:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2580:29:2580:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2611:33:2611:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:2615:33:2615:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3097:29:3097:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3102:29:3102:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3133:33:3133:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3137:33:3137:44|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3170:29:3170:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3175:29:3175:40|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3206:33:3206:45|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v&quot;:3210:33:3210:44|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1485:25:1485:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v&quot;:1491:25:1491:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:970:25:970:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v&quot;:976:25:976:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I::&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot; (library work)
@E: CS219 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11:0:11:6|Expecting one of the keywords module, primitive or macromodule
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:107:43:107:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:122:28:122:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:129:15:129:16|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:144:15:144:16|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:158:15:158:16|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:230:11:230:12|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:236:27:236:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:237:26:237:27|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:238:29:238:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:239:25:239:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:240:25:240:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:241:25:241:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:242:25:242:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:243:27:243:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:244:27:244:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:245:29:245:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:246:33:246:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:247:25:247:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:248:25:248:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:249:31:249:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:250:25:250:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:252:28:252:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:253:29:253:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:254:32:254:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:255:28:255:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:258:39:258:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:268:39:268:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:270:37:270:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:273:39:273:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:276:37:276:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:280:38:280:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:281:36:281:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:651:78:651:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:652:78:652:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:653:81:653:82|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:654:81:654:82|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:655:79:655:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:656:79:656:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1472:24:1472:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1488:34:1488:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1868:46:1868:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1916:11:1916:12|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1916:20:1916:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:1918:23:1918:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3705:11:3705:12|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3705:13:3705:14|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3707:16:3707:17|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3709:16:3709:17|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3711:16:3711:17|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3713:16:3713:17|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3874:38:3874:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3879:38:3879:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3884:38:3884:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3889:44:3889:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3894:44:3894:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3899:52:3899:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3914:11:3914:12|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3914:23:3914:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3915:27:3915:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3915:29:3915:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3916:20:3916:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3917:20:3917:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3918:20:3918:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3924:11:3924:12|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3924:23:3924:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3925:27:3925:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3925:29:3925:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3926:20:3926:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3927:20:3927:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3928:20:3928:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3931:17:3931:28|Unrecognized synthesis directive optimization. Verify the correct directive name.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3964:49:3964:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3974:49:3974:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:3996:14:3996:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4002:53:4002:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4004:53:4004:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4019:51:4019:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4100:66:4100:67|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4114:14:4114:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4121:42:4121:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4121:76:4121:77|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4135:68:4135:69|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4149:14:4149:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4156:85:4156:86|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4156:119:4156:120|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4179:40:4179:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4190:35:4190:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4191:27:4191:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4526:23:4526:25|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4536:13:4536:14|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4540:25:4540:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4543:30:4543:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4546:30:4546:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4549:17:4549:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4559:13:4559:14|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4563:25:4563:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4566:30:4566:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4569:17:4569:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4762:78:4762:79|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4938:21:4938:22|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4938:23:4938:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4940:26:4940:27|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4946:16:4946:17|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:4948:26:4948:27|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:5271:42:5271:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS219 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6080:0:6080:8|Expecting one of the keywords module, primitive or macromodule
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6600:4:6600:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6602:35:6602:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6851:4:6851:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6888:26:6888:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6921:67:6921:68|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6922:67:6922:68|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6924:53:6924:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6925:75:6925:76|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6926:33:6926:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6927:61:6927:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6933:41:6933:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6938:37:6938:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6939:40:6939:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6950:37:6950:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6951:40:6951:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:6976:4:6976:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7028:34:7028:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7029:39:7029:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7030:40:7030:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7114:4:7114:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7127:36:7127:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7128:39:7128:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7129:39:7129:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7130:38:7130:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7131:39:7131:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7132:33:7132:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7184:10:7184:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7308:10:7308:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7316:58:7316:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7359:10:7359:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7369:58:7369:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7516:85:7516:85|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7516:113:7516:114|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7517:77:7517:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7655:57:7655:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7668:57:7668:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7707:55:7707:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7720:99:7720:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7733:99:7733:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7746:100:7746:101|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7759:60:7759:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7759:62:7759:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7772:53:7772:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7785:60:7785:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7785:62:7785:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7818:35:7818:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7821:126:7821:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7822:126:7822:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7823:126:7823:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7827:108:7827:109|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7832:50:7832:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7837:60:7837:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7841:35:7841:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7843:43:7843:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7844:43:7844:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7845:53:7845:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7849:37:7849:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7852:129:7852:130|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7859:47:7859:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7865:46:7865:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7881:29:7881:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7883:34:7883:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7901:37:7901:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7908:33:7908:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7909:34:7909:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:7913:49:7913:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8003:59:8003:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8016:58:8016:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8029:59:8029:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8042:57:8042:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8055:59:8055:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8068:59:8068:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8081:53:8081:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8094:58:8094:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8107:55:8107:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8133:99:8133:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8146:99:8146:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8159:100:8159:101|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8172:60:8172:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8172:62:8172:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8185:53:8185:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8198:60:8198:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8198:62:8198:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8239:28:8239:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8251:47:8251:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8254:43:8254:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8268:55:8268:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8271:44:8271:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8276:87:8276:88|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8278:44:8278:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8284:62:8284:63|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8286:48:8286:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8323:35:8323:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8326:126:8326:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8327:126:8327:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8338:48:8338:49|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8342:37:8342:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8345:129:8345:130|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8351:51:8351:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8357:50:8357:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8372:35:8372:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8375:126:8375:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8376:126:8376:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8377:126:8377:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8383:104:8383:105|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8384:104:8384:105|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8386:42:8386:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8387:95:8387:96|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8395:41:8395:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8400:54:8400:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8402:37:8402:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8405:129:8405:130|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8412:71:8412:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8435:35:8435:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8438:126:8438:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8439:126:8439:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8440:126:8440:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8441:60:8441:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8453:50:8453:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8459:49:8459:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8465:31:8465:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8477:37:8477:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8480:129:8480:130|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8487:57:8487:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8493:52:8493:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8499:51:8499:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8505:32:8505:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8524:32:8524:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8594:55:8594:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8607:55:8607:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8620:56:8620:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8633:60:8633:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8633:62:8633:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8646:53:8646:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8659:60:8659:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8659:62:8659:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8698:85:8698:85|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8698:153:8698:154|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8714:33:8714:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8732:61:8732:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8732:88:8732:89|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8733:59:8733:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8733:86:8733:87|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8734:64:8734:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8735:58:8735:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8735:84:8735:85|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8736:61:8736:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8736:87:8736:88|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8768:88:8768:88|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8768:116:8768:117|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8879:57:8879:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8918:99:8918:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8931:60:8931:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8931:62:8931:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8944:53:8944:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8957:60:8957:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:8957:62:8957:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9146:40:9146:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9159:37:9159:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9172:38:9172:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9185:37:9185:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9208:34:9208:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9292:55:9292:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9305:55:9305:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9318:60:9318:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9318:62:9318:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9331:53:9331:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9344:60:9344:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9344:62:9344:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9383:84:9383:84|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9383:112:9383:113|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9521:57:9521:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9534:57:9534:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9573:55:9573:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9586:99:9586:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9599:99:9599:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9612:60:9612:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9612:62:9612:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9625:53:9625:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9638:60:9638:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9638:62:9638:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9658:35:9658:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9661:126:9661:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9662:126:9662:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9663:126:9663:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9668:108:9668:109|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9676:58:9676:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9684:37:9684:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9686:43:9686:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9687:43:9687:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9735:32:9735:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9737:38:9737:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9738:29:9738:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9746:36:9746:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9747:42:9747:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9748:42:9748:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9750:36:9750:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9751:42:9751:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9752:42:9752:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9753:29:9753:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9760:32:9760:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9761:32:9761:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9762:32:9762:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9763:29:9763:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9764:29:9764:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9765:29:9765:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9800:35:9800:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9803:126:9803:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9804:126:9804:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9805:126:9805:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9806:60:9806:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9808:60:9808:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9818:50:9818:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9865:50:9865:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9871:49:9871:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9872:49:9872:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9893:31:9893:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9895:31:9895:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9897:31:9897:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9901:36:9901:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9905:80:9905:81|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9905:140:9905:141|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9905:232:9905:233|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9905:293:9905:294|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9915:47:9915:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9919:51:9919:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:9920:54:9920:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10071:56:10071:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10084:57:10084:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10097:57:10097:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10110:57:10110:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10123:58:10123:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10136:55:10136:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10149:52:10149:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10162:59:10162:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10188:99:10188:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10201:60:10201:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10214:57:10214:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10227:58:10227:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10240:60:10240:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10240:62:10240:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10253:53:10253:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10266:60:10266:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10266:62:10266:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10309:43:10309:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10329:58:10329:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10375:45:10375:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10401:35:10401:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10404:126:10404:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10405:126:10405:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10411:63:10411:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10429:48:10429:49|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10430:52:10430:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10448:35:10448:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10451:126:10451:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10452:126:10452:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10453:126:10453:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10459:104:10459:105|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10460:104:10460:105|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10462:42:10462:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10471:41:10471:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10548:55:10548:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10561:55:10561:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10574:60:10574:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10574:62:10574:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10587:53:10587:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10600:60:10600:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10600:62:10600:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10639:78:10639:78|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10639:146:10639:147|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10765:57:10765:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10778:57:10778:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10817:55:10817:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10830:60:10830:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10830:62:10830:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10843:53:10843:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10856:60:10856:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10856:62:10856:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10912:32:10912:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10914:38:10914:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10915:29:10915:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10923:36:10923:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10924:42:10924:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10925:42:10925:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10927:36:10927:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10928:42:10928:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10929:42:10929:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10930:29:10930:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10937:32:10937:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10938:32:10938:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10939:32:10939:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10940:29:10940:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10941:29:10941:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10942:29:10942:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10977:29:10977:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10978:30:10978:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:10980:29:10980:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11012:57:11012:58|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11013:58:11013:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11014:58:11014:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11021:61:11021:62|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11022:62:11022:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11023:62:11023:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11038:31:11038:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11040:31:11040:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11042:31:11042:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11046:36:11046:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11050:80:11050:81|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11050:98:11050:99|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11050:184:11050:185|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11060:47:11060:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11064:51:11064:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11065:54:11065:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11214:56:11214:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11227:57:11227:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11240:57:11240:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11253:57:11253:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11266:58:11266:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11279:55:11279:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11292:52:11292:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11305:59:11305:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11331:60:11331:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11344:57:11344:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11357:58:11357:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11370:60:11370:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11370:62:11370:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11383:53:11383:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11396:60:11396:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11396:62:11396:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11438:43:11438:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11458:60:11458:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11504:45:11504:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11530:51:11530:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11546:82:11546:83|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11547:82:11547:83|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11620:55:11620:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11633:55:11633:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11646:60:11646:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11646:62:11646:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11659:53:11659:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11672:60:11672:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11672:62:11672:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11711:82:11711:82|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11711:150:11711:151|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11824:57:11824:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11837:57:11837:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11876:55:11876:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11889:60:11889:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11889:62:11889:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11902:53:11902:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11915:60:11915:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11915:62:11915:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11973:30:11973:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11974:34:11974:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11995:30:11995:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:11998:25:11998:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12012:28:12012:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12017:32:12017:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12018:34:12018:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12040:48:12040:49|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12057:25:12057:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12058:25:12058:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12096:37:12096:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12139:26:12139:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12172:31:12172:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12178:31:12178:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12179:31:12179:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12244:55:12244:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12257:55:12257:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12270:62:12270:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12296:57:12296:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12309:60:12309:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12309:62:12309:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12322:53:12322:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12335:60:12335:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12335:62:12335:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12375:88:12375:88|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12378:73:12378:74|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12379:75:12379:76|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12380:78:12380:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12381:81:12381:82|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12443:35:12443:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12448:140:12448:141|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12458:71:12458:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12465:77:12465:78|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12498:64:12498:65|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12502:53:12502:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12503:53:12503:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12505:58:12505:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12514:57:12514:58|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12515:57:12515:58|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12517:62:12517:63|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12574:22:12574:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12606:92:12606:92|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12607:115:12607:116|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12673:37:12673:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12690:50:12690:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12767:74:12767:75|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12768:79:12768:80|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12774:38:12774:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12775:43:12775:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12786:102:12786:103|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12825:80:12825:81|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12841:26:12841:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12842:38:12842:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12864:97:12864:97|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12866:75:12866:76|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12867:77:12867:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:12990:37:12990:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13169:74:13169:75|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13170:79:13170:80|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13176:38:13176:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13177:43:13177:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13184:130:13184:131|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13193:104:13193:105|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13198:90:13198:91|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13207:141:13207:142|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13215:116:13215:117|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13220:101:13220:102|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13229:126:13229:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13232:83:13232:84|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13240:49:13240:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13288:63:13288:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13301:60:13301:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13320:41:13320:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13341:26:13341:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13342:38:13342:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13364:58:13364:65|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13431:43:13431:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13431:74:13431:75|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13453:78:13453:78|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13515:35:13515:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13517:126:13517:127|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13521:45:13521:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13523:109:13523:110|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13528:39:13528:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13533:56:13533:57|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13537:39:13537:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13539:127:13539:128|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13542:134:13542:135|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13549:100:13549:101|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13592:22:13592:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:13800:10:13800:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:14409:35:14409:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:14414:39:14414:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:14424:43:14424:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:15377:38:15377:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:15378:38:15378:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:16335:41:16335:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:16529:45:16529:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:16592:36:16592:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:17825:46:17825:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:17839:10:17839:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG243 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:17991:32:17991:35|Expecting ) or comma delimiter
@E: CG243 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18016:38:18016:47|Expecting ) or comma delimiter
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18085:37:18085:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18086:38:18086:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18099:41:18099:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18100:42:18100:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18115:53:18115:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18116:54:18116:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18129:57:18129:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18130:58:18130:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18139:58:18139:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18140:57:18140:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18141:58:18141:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18152:50:18152:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18153:49:18153:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18154:50:18154:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18168:61:18168:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18169:62:18169:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18178:62:18178:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18179:61:18179:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18180:62:18180:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18192:58:18192:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18193:57:18193:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18194:58:18194:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18207:61:18207:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18208:62:18208:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18213:72:18213:73|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18215:67:18215:68|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18223:73:18223:74|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18235:74:18235:75|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18236:73:18236:74|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18237:74:18237:75|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18250:69:18250:70|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18264:73:18264:74|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18276:78:18276:79|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18277:77:18277:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18278:78:18278:79|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18283:98:18283:99|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18283:151:18283:152|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18283:205:18283:206|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18283:262:18283:263|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18300:87:18300:88|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18306:94:18306:95|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18307:93:18307:94|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18308:94:18308:95|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18318:94:18318:95|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18319:93:18319:94|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18320:94:18320:95|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18486:10:18486:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18546:10:18546:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18727:34:18727:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18728:34:18728:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18729:33:18729:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18730:33:18730:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18731:33:18731:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18732:33:18732:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18733:32:18733:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18756:45:18756:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18770:53:18770:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18794:34:18794:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18816:30:18816:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18841:39:18841:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18857:38:18857:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18877:39:18877:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18893:38:18893:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18931:51:18931:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:18999:34:18999:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19001:45:19001:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19002:37:19002:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19029:42:19029:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19040:41:19040:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19068:39:19068:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19069:40:19069:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19070:37:19070:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19076:47:19076:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19077:48:19077:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19078:45:19078:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19107:38:19107:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19142:48:19142:55|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19144:53:19144:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19160:43:19160:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19418:40:19418:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19435:26:19435:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19455:46:19455:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19496:61:19496:64|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19550:59:19550:64|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19554:16:19554:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19593:69:19593:74|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19597:16:19597:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19617:30:19617:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19636:34:19636:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19664:55:19664:60|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19668:16:19668:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19679:26:19679:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19702:56:19702:63|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19713:26:19713:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19745:47:19745:54|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19781:47:19781:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19805:83:19805:84|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19871:55:19871:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19936:27:19936:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19975:55:19975:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19981:63:19981:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:19995:54:19995:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20001:62:20001:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20041:78:20041:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20041:96:20041:97|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20050:45:20050:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20056:53:20056:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20087:69:20087:70|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20096:63:20096:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20104:69:20104:70|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20104:71:20104:72|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20105:71:20105:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20105:73:20105:74|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20113:68:20113:69|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20114:114:20114:115|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20141:54:20141:58|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20161:40:20161:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20183:46:20183:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20211:10:20211:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20233:32:20233:39|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20244:27:20244:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20294:55:20294:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20323:29:20323:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20326:28:20326:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20326:95:20326:96|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20327:33:20327:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20334:36:20334:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20335:31:20335:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20336:30:20336:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20366:51:20366:58|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20404:57:20404:64|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20459:32:20459:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20486:34:20486:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20512:4:20512:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20514:35:20514:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20608:37:20608:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20671:20:20671:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20672:20:20672:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20673:20:20673:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20674:20:20674:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20676:20:20676:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20677:20:20677:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20678:20:20678:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20679:20:20679:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:20682:20:20682:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21343:35:21343:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21398:28:21398:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21438:32:21438:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21460:46:21460:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21466:45:21466:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21467:41:21467:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21469:46:21469:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21470:42:21470:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21472:49:21472:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21473:45:21473:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21567:40:21567:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21568:38:21568:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21569:37:21569:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21570:41:21570:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21571:37:21571:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21572:43:21572:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21573:34:21573:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21574:35:21574:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21575:38:21575:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21576:35:21576:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21577:41:21577:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21578:31:21578:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21580:48:21580:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21582:33:21582:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21583:32:21583:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21655:4:21655:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21841:23:21841:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21909:4:21909:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21946:19:21946:20|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21968:19:21968:20|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21968:31:21968:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21968:33:21968:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21973:28:21973:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21974:28:21974:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21975:28:21975:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21976:35:21976:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21976:37:21976:38|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21977:28:21977:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21978:28:21978:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:21979:28:21979:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22464:44:22464:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22465:44:22465:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22466:44:22466:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22467:41:22467:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22468:45:22468:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22469:45:22469:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22470:45:22470:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22471:43:22471:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22472:41:22472:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22473:45:22473:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22474:42:22474:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22521:79:22521:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22522:73:22522:74|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22524:78:22524:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22525:78:22525:79|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22526:79:22526:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22566:81:22566:81|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22681:88:22681:88|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:22692:22:22692:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23436:81:23436:82|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23557:4:23557:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23628:44:23628:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23647:44:23647:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23655:36:23655:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23766:4:23766:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23821:34:23821:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:23847:4:23847:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:54:24027:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:109:24027:110|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:165:24027:166|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:221:24027:222|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:277:24027:278|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:323:24027:324|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:370:24027:371|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:417:24027:418|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:464:24027:465|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:511:24027:512|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24027:568:24027:569|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24035:55:24035:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24048:24:24048:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24050:20:24050:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24165:40:24165:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24195:36:24195:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24200:36:24200:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24690:77:24690:78|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24695:79:24695:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:24695:172:24695:173|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25066:137:25066:138|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25085:137:25085:138|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25192:113:25192:114|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25225:71:25225:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25238:71:25238:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25316:63:25316:64|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25458:70:25458:71|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25482:31:25482:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25485:31:25485:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25488:30:25488:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25495:32:25495:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25509:40:25509:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25528:33:25528:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25529:34:25529:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25580:135:25580:136|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25580:172:25580:173|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25592:52:25592:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25593:53:25593:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25628:4:25628:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25663:60:25663:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25703:37:25703:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25716:37:25716:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25719:32:25719:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25720:32:25720:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25721:31:25721:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25743:61:25743:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25743:87:25743:88|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25817:122:25817:123|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25900:48:25900:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25901:48:25901:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25902:47:25902:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25944:72:25944:73|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:25951:72:25951:73|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27009:64:27009:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27016:64:27016:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27487:30:27487:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27621:4:27621:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27763:68:27763:69|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27831:51:27831:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27848:61:27848:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27866:37:27866:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27867:40:27867:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27868:38:27868:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27869:37:27869:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27870:41:27870:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27877:49:27877:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27930:57:27930:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27948:33:27948:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27949:34:27949:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27950:35:27950:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27951:32:27951:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27952:31:27952:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27982:43:27982:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:27983:44:27983:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28039:4:28039:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28095:61:28095:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28131:46:28131:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28154:34:28154:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28155:37:28155:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28156:36:28156:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28157:37:28157:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28158:36:28158:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28159:37:28159:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28160:36:28160:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28429:44:28429:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28430:42:28430:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28469:78:28469:78|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28520:32:28520:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28521:35:28521:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28565:30:28565:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28582:32:28582:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28609:4:28609:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28711:65:28711:66|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28729:62:28729:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:28730:70:28730:71|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29168:33:29168:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29168:45:29168:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29195:36:29195:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29196:36:29196:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29197:30:29197:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29200:35:29200:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29201:29:29201:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29203:47:29203:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29239:4:29239:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29241:35:29241:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29420:4:29420:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29518:38:29518:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29539:40:29539:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29540:38:29540:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29541:40:29541:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29542:32:29542:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29561:35:29561:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29809:71:29809:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:29970:4:29970:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30149:55:30149:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30150:61:30150:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30151:59:30151:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30152:58:30152:59|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30154:55:30154:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30157:56:30157:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30169:46:30169:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30170:54:30170:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30171:50:30171:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30450:64:30450:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30451:65:30451:66|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30482:4:30482:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30535:24:30535:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30538:33:30538:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30539:36:30539:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30540:35:30540:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30541:28:30541:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30567:30:30567:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30568:37:30568:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30569:40:30569:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30570:39:30570:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30586:4:30586:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30672:24:30672:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30673:24:30673:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30745:34:30745:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30773:4:30773:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30814:30:30814:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30907:40:30907:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30908:41:30908:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30926:37:30926:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30927:35:30927:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30929:38:30929:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:30962:4:30962:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31075:52:31075:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31075:82:31075:83|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31174:30:31174:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31183:31:31183:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31184:31:31184:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31185:30:31185:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31186:30:31186:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31187:29:31187:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31230:4:31230:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31279:26:31279:27|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31466:42:31466:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31467:36:31467:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31503:84:31503:84|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31543:28:31543:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31543:40:31543:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31558:47:31558:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31598:89:31598:89|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31667:40:31667:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31696:62:31696:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31696:69:31696:70|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31727:80:31727:80|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31728:35:31728:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31810:45:31810:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31811:46:31811:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31812:46:31812:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31813:46:31813:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31945:36:31945:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31946:44:31946:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31947:40:31947:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31951:48:31951:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31962:30:31962:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31963:30:31963:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31979:33:31979:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:31990:26:31990:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32006:34:32006:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32054:22:32054:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32068:22:32068:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32083:22:32083:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32106:30:32106:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32106:51:32106:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32107:36:32107:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32108:41:32108:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32109:40:32109:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32139:4:32139:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32253:32:32253:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32348:44:32348:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32349:51:32349:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32350:52:32350:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32351:49:32351:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32368:39:32368:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32369:46:32369:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32370:47:32370:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32371:44:32371:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32405:80:32405:80|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32478:4:32478:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32754:38:32754:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32755:31:32755:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32767:32:32767:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32768:34:32768:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32769:39:32769:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32770:35:32770:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32802:4:32802:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:32884:23:32884:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33066:32:33066:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33067:31:33067:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33123:78:33123:78|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33197:31:33197:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33210:36:33210:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33376:31:33376:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33389:31:33389:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33406:33:33406:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33431:4:33431:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33442:27:33442:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33466:4:33466:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33472:37:33472:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33532:36:33532:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33572:52:33572:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33600:39:33600:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33618:37:33618:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33635:33:33635:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33676:22:33676:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33686:30:33686:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33689:76:33689:77|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33691:38:33691:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33706:29:33706:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33707:22:33707:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33757:41:33757:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33784:21:33784:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33795:21:33795:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33815:21:33815:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33826:21:33826:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33837:36:33837:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33870:73:33870:73|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33906:38:33906:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33925:50:33925:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33935:42:33935:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33936:40:33936:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33937:42:33937:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:33938:43:33938:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34011:45:34011:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34056:73:34056:73|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34093:38:34093:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34146:60:34146:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34192:39:34192:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34199:33:34199:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34200:45:34200:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34201:45:34201:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34202:44:34202:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34203:36:34203:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34204:34:34204:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34205:26:34205:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34293:73:34293:73|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34333:30:34333:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34342:32:34342:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34370:80:34370:80|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34390:28:34390:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34390:65:34390:66|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34396:34:34396:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34399:31:34399:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34476:4:34476:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34557:23:34557:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34558:30:34558:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34559:30:34559:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34560:38:34560:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34561:29:34561:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34562:35:34562:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34563:35:34563:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34564:26:34564:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34565:23:34565:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34566:26:34566:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34567:23:34567:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34568:23:34568:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34606:27:34606:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34607:27:34607:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34708:26:34708:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34709:26:34709:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34716:33:34716:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34752:4:34752:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34885:27:34885:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34886:27:34886:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34887:30:34887:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:34892:25:34892:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35085:53:35085:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35105:30:35105:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35106:38:35106:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35107:38:35107:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35111:30:35111:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35112:30:35112:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35146:33:35146:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35165:36:35165:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35180:36:35180:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35249:4:35249:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35341:23:35341:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35342:26:35342:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35343:26:35343:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35347:27:35347:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35534:38:35534:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35535:38:35535:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35536:38:35536:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35537:29:35537:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35538:35:35538:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35539:36:35539:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35540:33:35540:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35541:33:35541:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35593:4:35593:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35636:14:35636:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35692:215:35692:216|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35702:61:35702:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35702:66:35702:67|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35711:25:35711:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35712:22:35712:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35715:24:35715:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35724:23:35724:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35725:23:35725:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35726:22:35726:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35727:23:35727:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35734:31:35734:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35735:30:35735:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35736:31:35736:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35795:85:35795:86|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35800:106:35800:107|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35862:29:35862:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35865:26:35865:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35875:35:35875:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35876:35:35876:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35877:34:35877:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35878:33:35878:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35913:4:35913:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35973:14:35973:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35991:23:35991:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35993:23:35993:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35995:23:35995:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:35997:47:35997:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36072:45:36072:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36082:25:36082:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36171:39:36171:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36201:56:36201:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36241:30:36241:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36306:36:36306:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36306:56:36306:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36306:164:36306:165|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36307:39:36307:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36307:55:36307:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36307:112:36307:113|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36313:44:36313:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36313:49:36313:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36327:28:36327:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36520:30:36520:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36521:33:36521:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36522:36:36522:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36523:35:36523:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36524:36:36524:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36525:31:36525:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36526:46:36526:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36527:42:36527:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36528:34:36528:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36529:42:36529:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36606:4:36606:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36723:29:36723:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36781:34:36781:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36807:23:36807:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36842:25:36842:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36843:22:36843:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36846:24:36846:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36890:54:36890:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36918:25:36918:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36919:22:36919:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36931:25:36931:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36932:22:36932:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36943:36:36943:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36944:35:36944:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36945:35:36945:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:36946:33:36946:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37046:91:37046:92|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37062:34:37062:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37062:46:37062:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37063:34:37063:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37063:46:37063:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37064:37:37064:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37065:36:37065:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37066:37:37066:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37067:35:37067:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37068:36:37068:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37069:33:37069:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37070:36:37070:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37071:36:37071:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37072:36:37072:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37113:4:37113:9|Expecting (
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37413:4:37413:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37442:14:37442:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37643:39:37643:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37739:39:37739:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37770:39:37770:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37775:49:37775:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37775:88:37775:89|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37776:37:37776:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37776:42:37776:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37784:34:37784:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37784:69:37784:70|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37842:25:37842:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37845:26:37845:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37861:26:37861:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37871:33:37871:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37872:36:37872:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37873:32:37873:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37874:33:37874:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37875:35:37875:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37876:32:37876:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37878:36:37878:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37879:38:37879:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37880:30:37880:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:37926:4:37926:9|Expecting (
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38068:4:38068:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38176:25:38176:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38177:22:38177:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38180:24:38180:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38196:26:38196:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38197:24:38197:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38198:26:38198:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38199:26:38199:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38205:26:38205:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38206:26:38206:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38266:48:38266:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38270:100:38270:101|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38273:105:38273:106|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38276:105:38276:106|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38279:105:38279:106|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38294:56:38294:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38298:126:38298:127|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38301:131:38301:132|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38304:131:38304:132|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38307:131:38307:132|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38321:64:38321:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38503:28:38503:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38509:28:38509:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38569:47:38569:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38570:52:38570:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38571:77:38571:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38572:82:38572:83|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38594:32:38594:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38701:42:38701:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38702:47:38702:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38703:42:38703:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38704:47:38704:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38705:42:38705:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38706:42:38706:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38707:42:38707:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38708:42:38708:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38710:42:38710:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38711:34:38711:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38798:77:38798:77|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38828:22:38828:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38839:20:38839:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38840:19:38840:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38841:22:38841:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38842:20:38842:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38843:21:38843:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38844:19:38844:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38845:19:38845:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38904:81:38904:81|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38969:57:38969:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38987:32:38987:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:38995:71:38995:72|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39007:32:39007:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39012:31:39012:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39028:20:39028:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39033:28:39033:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39148:49:39148:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39217:34:39217:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39384:30:39384:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39385:37:39385:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39386:38:39386:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39387:29:39387:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39389:31:39389:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39390:45:39390:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39487:4:39487:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39623:20:39623:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39624:21:39624:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39625:21:39625:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39626:19:39626:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39627:19:39627:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39629:25:39629:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39630:31:39630:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39635:32:39635:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39636:33:39636:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39638:30:39638:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39645:34:39645:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39647:35:39647:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39648:32:39648:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39667:32:39667:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39668:28:39668:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39680:44:39680:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39694:36:39694:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39721:28:39721:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39777:35:39777:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39813:38:39813:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39836:28:39836:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39859:65:39859:66|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39859:70:39859:71|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39878:34:39878:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39919:61:39919:62|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:39957:69:39957:70|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40008:31:40008:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40010:30:40010:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40011:36:40011:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40012:35:40012:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40037:57:40037:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40141:42:40141:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40163:23:40163:27|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40198:20:40198:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40265:30:40265:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40266:30:40266:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40267:42:40267:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40305:4:40305:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40384:19:40384:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40406:36:40406:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40408:25:40408:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40409:26:40409:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40411:20:40411:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40413:21:40413:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40414:19:40414:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40415:19:40415:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40424:36:40424:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40473:44:40473:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40567:36:40567:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40581:28:40581:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40635:36:40635:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40702:36:40702:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40766:34:40766:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40767:34:40767:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40796:4:40796:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40850:45:40850:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40852:42:40852:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40864:33:40864:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40906:26:40906:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40908:27:40908:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40909:27:40909:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40910:27:40910:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40911:25:40911:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40912:27:40912:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40913:27:40913:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40914:25:40914:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40915:27:40915:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40916:27:40916:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40917:26:40917:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40955:35:40955:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40957:35:40957:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:40990:4:40990:9|Expecting (
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41257:4:41257:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41391:20:41391:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41402:29:41402:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41413:29:41413:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41442:25:41442:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41499:58:41499:65|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41526:52:41526:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41526:78:41526:79|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41530:65:41530:66|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41566:61:41566:68|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41611:45:41611:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41612:45:41612:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41716:58:41716:65|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41753:30:41753:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41801:58:41801:65|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41841:36:41841:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41916:56:41916:63|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41942:33:41942:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41945:66:41945:67|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41953:33:41953:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41956:53:41956:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41956:77:41956:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41991:70:41991:77|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:41998:35:41998:36|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42033:57:42033:64|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42082:69:42082:76|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42133:63:42133:70|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42184:76:42184:83|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42249:70:42249:77|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42311:4:42311:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42360:33:42360:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42379:39:42379:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42394:47:42394:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42416:49:42416:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42451:30:42451:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42461:63:42461:64|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42500:4:42500:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42550:33:42550:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42571:47:42571:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42572:40:42572:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42575:47:42575:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42589:39:42589:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42621:32:42621:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42640:30:42640:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42689:4:42689:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42713:36:42713:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42728:36:42728:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42771:4:42771:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42810:36:42810:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42889:36:42889:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42941:67:42941:67|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42968:50:42968:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:42987:43:42987:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43025:4:43025:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43046:240:43046:241|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43066:28:43066:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43067:27:43067:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43068:30:43068:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43069:28:43069:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43107:4:43107:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43139:19:43139:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43184:253:43184:254|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43204:28:43204:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43205:27:43205:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43206:30:43206:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43208:28:43208:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43214:27:43214:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43252:4:43252:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43333:48:43333:49|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43336:62:43336:63|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43349:35:43349:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43351:32:43351:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43353:33:43353:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43354:33:43354:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43369:35:43369:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43370:36:43370:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43371:38:43371:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43372:39:43372:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43373:42:43373:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43374:40:43374:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43418:38:43418:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43419:37:43419:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43420:36:43420:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43421:39:43421:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43481:107:43481:108|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43513:99:43513:100|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43649:4:43649:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43716:84:43716:85|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43753:4:43753:9|Expecting (
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43793:4:43793:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43867:42:43867:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43903:55:43903:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43971:71:43971:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43974:57:43974:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43975:52:43975:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43998:33:43998:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:43999:33:43999:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44033:4:44033:9|Expecting (
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44570:4:44570:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44615:27:44615:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44649:4:44649:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44730:30:44730:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44828:66:44828:67|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44903:4:44903:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44950:36:44950:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:44996:34:44996:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:45008:73:45008:74|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:45045:4:45045:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:45503:47:45503:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:45710:10:45710:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46267:4:46267:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46293:36:46293:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46306:28:46306:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46308:32:46308:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46382:4:46382:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46471:45:46471:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46473:45:46473:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46475:45:46475:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46477:45:46477:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46479:59:46479:60|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46480:42:46480:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46487:55:46487:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46496:55:46496:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46505:30:46505:31|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46505:101:46505:102|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46506:40:46506:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46557:34:46557:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46558:39:46558:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46559:26:46559:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46560:26:46560:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46566:44:46566:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46568:34:46568:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46569:34:46569:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46587:36:46587:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46630:29:46630:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46631:29:46631:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46632:33:46632:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46638:29:46638:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46639:29:46639:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46640:33:46640:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46654:29:46654:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46655:29:46655:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46656:33:46656:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46661:31:46661:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46662:29:46662:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46663:29:46663:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46664:33:46664:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46699:36:46699:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46777:58:46777:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46780:36:46780:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46806:37:46806:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46807:38:46807:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46808:38:46808:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46809:38:46809:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46810:36:46810:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46827:30:46827:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46828:39:46828:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46829:34:46829:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46852:52:46852:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46854:83:46854:84|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46858:49:46858:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46865:93:46865:94|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46865:132:46865:133|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46873:32:46873:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46874:30:46874:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46875:30:46875:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46876:39:46876:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46877:34:46877:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46888:36:46888:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46890:40:46890:41|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46892:44:46892:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:46983:4:46983:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47179:55:47179:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47180:57:47180:58|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47181:53:47181:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47222:27:47222:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47226:28:47226:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47274:60:47274:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47277:75:47277:76|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47282:67:47282:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47282:84:47282:85|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47287:60:47287:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47291:65:47291:66|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47297:67:47297:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47297:84:47297:85|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47318:67:47318:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47319:39:47319:40|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47382:42:47382:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47406:41:47406:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47579:4:47579:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47672:71:47672:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47674:61:47674:62|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47687:71:47687:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47735:61:47735:62|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47736:61:47736:62|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47774:75:47774:76|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47789:37:47789:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47790:34:47790:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47791:34:47791:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47792:36:47792:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47820:60:47820:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47820:83:47820:84|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47820:88:47820:89|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47856:54:47856:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47856:77:47856:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47856:82:47856:83|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47889:53:47889:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47890:50:47890:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47929:4:47929:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:47986:58:47986:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48023:57:48023:64|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48113:31:48113:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48156:4:48156:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48228:38:48228:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48237:36:48237:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48419:80:48419:81|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48484:22:48484:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48565:33:48565:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48614:32:48614:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48615:31:48615:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48616:31:48616:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48617:40:48617:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48618:41:48618:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48619:42:48619:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48620:40:48620:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48621:46:48621:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48622:31:48622:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48653:39:48653:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48709:4:48709:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48828:43:48828:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48869:43:48869:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:48948:79:48948:80|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49666:57:49666:64|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49791:42:49791:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49791:55:49791:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49808:43:49808:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49808:56:49808:57|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49921:46:49921:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49927:54:49927:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49987:81:49987:82|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:49992:81:49992:82|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50022:53:50022:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50100:71:50100:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50111:44:50111:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50112:44:50112:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50119:55:50119:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50156:55:50156:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50167:42:50167:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50179:52:50179:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50218:42:50218:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50264:35:50264:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50266:42:50266:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50320:4:50320:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50439:59:50439:60|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50495:93:50495:93|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50770:97:50770:98|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50773:40:50773:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50787:93:50787:94|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50801:39:50801:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50803:43:50803:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50804:43:50804:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50820:35:50820:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50821:32:50821:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50826:101:50826:102|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50827:98:50827:99|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:50848:89:50848:90|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51007:52:51007:53|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51028:37:51028:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51035:38:51035:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51067:79:51067:96|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51198:107:51198:108|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51273:38:51273:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51274:37:51274:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51321:53:51321:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51321:91:51321:92|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51402:54:51402:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51506:4:51506:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51557:47:51557:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51565:50:51565:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51566:45:51566:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51645:60:51645:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51645:65:51645:66|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51652:45:51652:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51653:45:51653:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51657:96:51657:97|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51661:93:51661:94|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51701:61:51701:68|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51761:73:51761:80|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51826:67:51826:74|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51875:73:51875:73|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51897:52:51897:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51960:79:51960:79|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51987:27:51987:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51988:27:51988:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:51989:27:51989:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52012:28:52012:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52020:27:52020:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52021:27:52021:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52022:27:52022:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52027:27:52027:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52028:27:52028:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52029:27:52029:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52068:10:52068:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52165:59:52165:66|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52241:10:52241:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52262:28:52262:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52263:28:52263:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52264:25:52264:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52321:55:52321:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52357:4:52357:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52557:44:52557:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52849:36:52849:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52850:34:52850:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52851:40:52851:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52852:35:52852:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52853:35:52853:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52854:39:52854:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52855:37:52855:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52900:4:52900:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52938:55:52938:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52977:33:52977:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52979:35:52979:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:52981:32:52981:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53154:89:53154:90|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53245:42:53245:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53246:32:53246:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53247:35:53247:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53249:37:53249:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53298:4:53298:9|Expecting (
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53342:21:53342:22|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53344:27:53344:28|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53403:44:53403:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53425:17:53425:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53426:23:53426:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53427:20:53427:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53428:24:53428:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53512:31:53512:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53513:34:53513:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53514:36:53514:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53550:4:53550:9|Expecting (
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53584:14:53584:15|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53659:24:53659:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53660:24:53660:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53664:34:53664:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53666:26:53666:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53667:26:53667:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53671:32:53671:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53673:32:53673:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53687:36:53687:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53689:36:53689:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53704:28:53704:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53705:28:53705:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53743:35:53743:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53744:35:53744:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53745:42:53745:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53746:44:53746:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53747:43:53747:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53748:43:53748:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53749:31:53749:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53750:31:53750:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53751:35:53751:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53752:35:53752:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53753:41:53753:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53776:24:53776:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53777:24:53777:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53780:41:53780:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53808:90:53808:91|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53835:29:53835:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53837:26:53837:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53840:47:53840:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53848:29:53848:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53850:26:53850:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53853:62:53853:63|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53875:62:53875:69|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:53930:24:53930:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54011:34:54011:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54012:35:54012:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54047:49:54047:56|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54257:31:54257:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54276:60:54276:67|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54309:54:54309:61|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54348:57:54348:64|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54654:20:54654:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54837:54:54837:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54845:46:54845:47|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:54869:30:54869:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55044:30:55044:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55078:30:55078:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55093:32:55093:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55094:33:55094:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55096:32:55096:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55097:34:55097:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55098:34:55098:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55099:33:55099:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55185:10:55185:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55437:22:55437:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55518:54:55518:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55527:30:55527:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55539:30:55539:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55558:32:55558:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55581:56:55581:63|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55744:10:55744:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55764:23:55764:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55770:29:55770:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55778:29:55778:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55817:10:55817:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55914:31:55914:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:55938:57:55938:64|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56020:57:56020:64|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56102:56:56102:63|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56157:10:56157:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56211:60:56211:71|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56260:10:56260:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56497:10:56497:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56611:56:56611:65|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56667:55:56667:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56702:43:56702:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56741:30:56741:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56766:62:56766:69|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56822:43:56822:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:56853:58:56853:65|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57350:39:57350:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57373:66:57373:67|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57520:63:57520:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57544:43:57544:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57589:32:57589:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57590:36:57590:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57591:36:57591:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57592:31:57592:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57593:29:57593:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57594:31:57594:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57595:31:57595:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57596:32:57596:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57597:31:57597:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57598:30:57598:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57599:33:57599:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57600:34:57600:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57601:33:57601:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57602:33:57602:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57603:33:57603:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57604:36:57604:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57781:63:57781:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57785:63:57785:64|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57841:51:57841:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57843:51:57843:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57868:33:57868:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57869:33:57869:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57870:33:57870:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57938:34:57938:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:57986:61:57986:68|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58096:45:58096:46|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58357:66:58357:73|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58507:62:58507:69|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58676:27:58676:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58677:27:58677:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58678:25:58678:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58680:26:58680:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58799:27:58799:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58800:25:58800:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58801:27:58801:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58802:29:58802:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58803:27:58803:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58805:26:58805:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58982:33:58982:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:58983:31:58983:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59018:67:59018:74|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59155:51:59155:58|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59202:54:59202:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59244:21:59244:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59252:27:59252:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59253:27:59253:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59461:33:59461:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59462:35:59462:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59463:30:59463:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59486:58:59486:65|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59522:34:59522:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59529:54:59529:55|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59541:39:59541:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59588:43:59588:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59600:67:59600:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59608:47:59608:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59622:59:59622:66|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59638:26:59638:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59659:27:59659:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59674:27:59674:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59687:54:59687:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59713:27:59713:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59714:27:59714:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59715:21:59715:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59716:24:59716:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59717:24:59717:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59718:19:59718:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59719:22:59719:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59720:22:59720:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59721:26:59721:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59722:29:59722:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59723:29:59723:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59724:19:59724:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59725:22:59725:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:59726:22:59726:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60138:52:60138:59|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60167:20:60167:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60168:23:60168:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60232:23:60232:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60249:31:60249:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60250:29:60250:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60251:36:60251:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60292:10:60292:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60351:61:60351:71|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60408:23:60408:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60435:66:60435:67|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60441:70:60441:71|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60549:27:60549:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60558:29:60558:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60560:34:60560:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60561:31:60561:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60637:56:60637:63|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60726:46:60726:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60731:41:60731:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60736:38:60736:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60746:40:60746:41|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60787:38:60787:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60787:47:60787:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60790:43:60790:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60801:32:60801:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:60806:32:60806:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61009:32:61009:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61040:51:61040:58|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61102:53:61102:54|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61108:91:61108:92|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61110:94:61110:95|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61127:21:61127:22|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61128:23:61128:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61132:32:61132:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61141:27:61141:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61142:23:61142:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61149:32:61149:35|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61158:27:61158:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61159:23:61159:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61166:32:61166:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61174:27:61174:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61227:45:61227:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61228:47:61228:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61229:42:61229:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61230:32:61230:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61231:47:61231:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61235:31:61235:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61244:58:61244:59|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61248:30:61248:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61255:23:61255:24|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61270:44:61270:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61270:47:61270:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61271:44:61271:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61271:47:61271:50|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61279:25:61279:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61286:35:61286:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61288:48:61288:49|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61295:23:61295:26|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61304:19:61304:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61305:27:61305:28|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61312:94:61312:95|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61337:42:61337:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61384:77:61384:78|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61450:80:61450:81|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61454:80:61454:81|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61468:82:61468:83|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61484:66:61484:69|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61485:69:61485:72|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61522:74:61522:75|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61539:81:61539:82|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61564:78:61564:79|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61596:59:61596:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61609:31:61609:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61618:32:61618:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61619:32:61619:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61633:50:61633:51|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61635:38:61635:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61636:38:61636:39|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61646:24:61646:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61647:26:61647:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61648:44:61648:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61682:36:61682:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61685:34:61685:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61686:36:61686:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61687:39:61687:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61688:34:61688:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61689:31:61689:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61690:31:61690:32|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61691:33:61691:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61692:33:61692:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61693:36:61693:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61701:52:61701:53|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61702:54:61702:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61703:54:61703:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61704:57:61704:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61705:50:61705:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61706:50:61706:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61707:54:61707:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61708:54:61708:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61709:50:61709:51|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61710:60:61710:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61711:60:61711:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61712:53:61712:54|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61716:42:61716:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61717:44:61717:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61718:47:61718:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61719:42:61719:43|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61720:39:61720:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61721:39:61721:40|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61722:41:61722:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61723:41:61723:42|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61762:50:61762:57|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61765:47:61765:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61844:45:61844:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61845:43:61845:44|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61846:51:61846:52|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61847:44:61847:45|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61848:29:61848:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61849:46:61849:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61850:31:61850:32|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61857:55:61857:56|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61963:45:61963:46|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61964:47:61964:48|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61968:20:61968:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:61972:29:61972:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62032:80:62032:81|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62033:57:62033:60|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62033:108:62033:111|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62043:88:62043:89|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62044:65:62044:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62044:88:62044:91|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62050:88:62050:89|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62051:65:62051:68|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62051:92:62051:95|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62057:97:62057:98|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62058:94:62058:95|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62062:97:62062:98|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62068:59:62068:61|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62075:109:62075:110|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62078:65:62078:66|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62078:92:62078:93|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62100:20:62100:21|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62115:32:62115:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62123:27:62123:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62129:55:62129:56|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62187:131:62187:132|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62195:31:62195:34|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62201:59:62201:60|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62254:136:62254:137|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62267:34:62267:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62296:22:62296:25|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62322:29:62322:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62330:32:62330:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62379:50:62379:57|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62421:28:62421:29|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62424:22:62424:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62429:38:62429:39|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62433:32:62433:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62434:43:62434:44|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62439:36:62439:37|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62440:47:62440:48|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62442:34:62442:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62445:26:62445:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62455:17:62455:18|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62457:24:62457:25|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62568:50:62568:57|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62761:10:62761:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62799:22:62799:23|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62800:41:62800:42|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62822:10:62822:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62838:26:62838:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62868:56:62868:63|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:62887:19:62887:20|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63209:61:63209:68|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63405:66:63405:73|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63530:57:63530:64|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63586:10:63586:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63629:55:63629:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63680:28:63680:29|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63683:56:63683:57|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63692:42:63692:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63715:60:63715:60|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63771:51:63771:56|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:63841:56:63841:61|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64037:61:64037:66|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64166:4:64166:30|Parse error at unexpected input token &apos;arianelattice_ipgen_AXI_BUS&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64233:56:64233:64|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64315:60:64315:67|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64323:16:64323:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64529:59:64529:66|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64604:70:64604:77|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64634:24:64634:25|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64636:19:64636:20|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64638:30:64638:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64641:19:64641:20|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64645:30:64645:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64647:26:64647:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64680:23:64680:24|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64680:29:64680:30|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64683:19:64683:20|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64687:20:64687:21|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64691:26:64691:27|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64699:64:64699:71|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:64931:58:64931:65|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65079:59:65079:66|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65287:35:65287:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65325:32:65325:33|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65362:35:65362:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65365:54:65365:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65407:54:65407:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65412:37:65412:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65423:29:65423:30|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65424:34:65424:35|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65426:32:65426:33|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65426:44:65426:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65454:64:65454:71|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65667:55:65667:62|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65794:25:65794:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65839:25:65839:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65848:57:65848:58|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65853:51:65853:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65879:33:65879:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:65923:51:65923:58|Expecting =
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66057:46:66057:47|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66098:30:66098:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66152:48:66152:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66191:36:66191:37|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66219:70:66219:71|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66238:30:66238:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66262:70:66262:71|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66278:56:66278:63|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66291:16:66291:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66587:53:66587:60|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66799:48:66799:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66827:49:66827:50|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66882:30:66882:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:66969:48:66969:49|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67025:30:67025:31|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67040:33:67040:34|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67087:65:67087:72|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67126:54:67126:55|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67127:60:67127:61|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67128:51:67128:52|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67148:42:67148:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67155:42:67155:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67163:42:67163:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67171:42:67171:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67178:42:67178:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67185:42:67185:43|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67197:25:67197:26|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67209:44:67209:45|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67222:58:67222:65|Expecting =
@W: CS141 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67238:16:67238:17|Unrecognized synthesis directive dc. Verify the correct directive name.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67470:75:67470:75|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67470:94:67470:95|Found unsized single bit literal in Verilog-2001 mode.
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67537:62:67537:63|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67537:97:67537:98|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67538:62:67538:63|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CG431 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67538:97:67538:98|Expecting radix character (one of b, o, h, or d) or unsized single bit literal (one of &apos;1, &apos;0, &apos;x, &apos;z) 
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67642:57:67642:64|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67643:64:67643:65|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67928:55:67928:55|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67966:59:67966:59|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:67987:35:67987:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68022:59:68022:59|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68059:35:68059:36|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68109:69:68109:69|Expecting =
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68139:37:68139:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CG429 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68164:37:68164:38|Found unsized single bit literal in Verilog-2001 mode.
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68216:59:68216:59|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68253:48:68253:59|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68309:51:68309:62|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68382:56:68382:66|Expecting =
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68520:63:68520:66|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68571:10:68571:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68582:10:68582:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68592:10:68592:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68605:10:68605:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68614:10:68614:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68627:10:68627:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68648:10:68648:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68659:10:68659:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68669:10:68669:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68682:10:68682:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68691:10:68691:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68704:10:68704:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68715:10:68715:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68733:10:68733:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68742:10:68742:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68750:57:68750:69|Expecting =
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68772:10:68772:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68780:10:68780:14|Parse error at unexpected input token &apos;logic&apos;
@E: CG666 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68790:10:68790:14|Parse error at unexpected input token &apos;logic&apos;
@E: CS187 :&quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\arianelattice\rtl\arianelattice.v&quot;:68798:56:68798:63|Expecting =
2116 syntax errors
# Fri Oct  4 15:38:42 2024

###########################################################]
@E::Verilog compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Oct  4 15:38:42 2024

###########################################################]
Running in Lattice mode

                               Synplify Pro (R) 

                Version V-2023.09LR-1 for win64 - May 14, 2024 

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity &amp; Diversity - Visit SolvNetPlus to read the &quot;Synopsys Statement on
            Inclusivity and Diversity&quot; (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Starting:    C:\lscc\radiant\2024.1\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\radiant\2024.1\synpbase
Hostname:    LPGL109105
Date:        Fri Oct  4 15:38:39 2024
Version:     V-2023.09LR-1

Arguments:   -product synplify_base -batch ariane_impl_1_synplify.tcl
ProductType: synplify_pro





log file: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\ariane_impl_1.srr&quot;
Running: impl_1 in foreground

Running proj_1|impl_1

Running Flow: compile (Compile) on proj_1|impl_1
# Fri Oct  4 15:38:40 2024

Running Flow: compile_flow (Compile Process) on proj_1|impl_1
# Fri Oct  4 15:38:40 2024

Running: compiler (Compile Input) on proj_1|impl_1
# Fri Oct  4 15:38:40 2024
compiler exited with errors
Job failed on: proj_1|impl_1

Job: &quot;compiler&quot; terminated with error status: 2
See log file: &quot;C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr&quot;
# Fri Oct  4 15:38:42 2024

Return Code: 2
Run Time:00h:00m:02s
Complete: Compile Process on proj_1|impl_1
Complete: Compile on proj_1|impl_1
Complete: Logic Synthesis on proj_1|impl_1
Copied C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\ariane_impl_1.srr to C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\ariane_impl_1.srf
Error: At line 61 while processing &quot;ariane_impl_1_synplify.tcl&quot;
2
TCL script complete: &quot;ariane_impl_1_synplify.tcl&quot;
TCL script had errors: &quot;ariane_impl_1_synplify.tcl&quot;
exit status=9
exit status=9
Save changes for project:
C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\proj_1.prj
batch mode default:no



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

