<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › dw_dmac.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dw_dmac.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the Synopsys DesignWare DMA Controller (aka DMACA on</span>
<span class="cm"> * AVR32 systems.)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Atmel Corporation</span>
<span class="cm"> * Copyright (C) 2010-2011 ST Microelectronics</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef DW_DMAC_H</span>
<span class="cp">#define DW_DMAC_H</span>

<span class="cp">#include &lt;linux/dmaengine.h&gt;</span>

<span class="cm">/**</span>
<span class="cm"> * struct dw_dma_platform_data - Controller configuration parameters</span>
<span class="cm"> * @nr_channels: Number of channels supported by hardware (max 8)</span>
<span class="cm"> * @is_private: The device channels should be marked as private and not for</span>
<span class="cm"> *	by the general purpose DMA channel allocator.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dw_dma_platform_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span>	<span class="n">nr_channels</span><span class="p">;</span>
	<span class="n">bool</span>		<span class="n">is_private</span><span class="p">;</span>
<span class="cp">#define CHAN_ALLOCATION_ASCENDING	0	</span><span class="cm">/* zero to seven */</span><span class="cp"></span>
<span class="cp">#define CHAN_ALLOCATION_DESCENDING	1	</span><span class="cm">/* seven to zero */</span><span class="cp"></span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">chan_allocation_order</span><span class="p">;</span>
<span class="cp">#define CHAN_PRIORITY_ASCENDING		0	</span><span class="cm">/* chan0 highest */</span><span class="cp"></span>
<span class="cp">#define CHAN_PRIORITY_DESCENDING	1	</span><span class="cm">/* chan7 highest */</span><span class="cp"></span>
	<span class="kt">unsigned</span> <span class="kt">char</span>	<span class="n">chan_priority</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* bursts size */</span>
<span class="k">enum</span> <span class="n">dw_dma_msize</span> <span class="p">{</span>
	<span class="n">DW_DMA_MSIZE_1</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_4</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_8</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_16</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_32</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_64</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_128</span><span class="p">,</span>
	<span class="n">DW_DMA_MSIZE_256</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct dw_dma_slave - Controller-specific information about a slave</span>
<span class="cm"> *</span>
<span class="cm"> * @dma_dev: required DMA master device</span>
<span class="cm"> * @cfg_hi: Platform-specific initializer for the CFG_HI register</span>
<span class="cm"> * @cfg_lo: Platform-specific initializer for the CFG_LO register</span>
<span class="cm"> * @src_master: src master for transfers on allocated channel.</span>
<span class="cm"> * @dst_master: dest master for transfers on allocated channel.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">dw_dma_slave</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span>		<span class="o">*</span><span class="n">dma_dev</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">cfg_hi</span><span class="p">;</span>
	<span class="n">u32</span>			<span class="n">cfg_lo</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">src_master</span><span class="p">;</span>
	<span class="n">u8</span>			<span class="n">dst_master</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Platform-configurable bits in CFG_HI */</span>
<span class="cp">#define DWC_CFGH_FCMODE		(1 &lt;&lt; 0)</span>
<span class="cp">#define DWC_CFGH_FIFO_MODE	(1 &lt;&lt; 1)</span>
<span class="cp">#define DWC_CFGH_PROTCTL(x)	((x) &lt;&lt; 2)</span>
<span class="cp">#define DWC_CFGH_SRC_PER(x)	((x) &lt;&lt; 7)</span>
<span class="cp">#define DWC_CFGH_DST_PER(x)	((x) &lt;&lt; 11)</span>

<span class="cm">/* Platform-configurable bits in CFG_LO */</span>
<span class="cp">#define DWC_CFGL_LOCK_CH_XFER	(0 &lt;&lt; 12)	</span><span class="cm">/* scope of LOCK_CH */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_LOCK_CH_BLOCK	(1 &lt;&lt; 12)</span>
<span class="cp">#define DWC_CFGL_LOCK_CH_XACT	(2 &lt;&lt; 12)</span>
<span class="cp">#define DWC_CFGL_LOCK_BUS_XFER	(0 &lt;&lt; 14)	</span><span class="cm">/* scope of LOCK_BUS */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_LOCK_BUS_BLOCK	(1 &lt;&lt; 14)</span>
<span class="cp">#define DWC_CFGL_LOCK_BUS_XACT	(2 &lt;&lt; 14)</span>
<span class="cp">#define DWC_CFGL_LOCK_CH	(1 &lt;&lt; 15)	</span><span class="cm">/* channel lockout */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_LOCK_BUS	(1 &lt;&lt; 16)	</span><span class="cm">/* busmaster lockout */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_HS_DST_POL	(1 &lt;&lt; 18)	</span><span class="cm">/* dst handshake active low */</span><span class="cp"></span>
<span class="cp">#define DWC_CFGL_HS_SRC_POL	(1 &lt;&lt; 19)	</span><span class="cm">/* src handshake active low */</span><span class="cp"></span>

<span class="cm">/* DMA API extensions */</span>
<span class="k">struct</span> <span class="n">dw_cyclic_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">dw_desc</span>	<span class="o">**</span><span class="n">desc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>	<span class="n">periods</span><span class="p">;</span>
	<span class="kt">void</span>		<span class="p">(</span><span class="o">*</span><span class="n">period_callback</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">param</span><span class="p">);</span>
	<span class="kt">void</span>		<span class="o">*</span><span class="n">period_callback_param</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">dw_cyclic_desc</span> <span class="o">*</span><span class="n">dw_dma_cyclic_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		<span class="n">dma_addr_t</span> <span class="n">buf_addr</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">buf_len</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">period_len</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dw_dma_cyclic_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">dw_dma_cyclic_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">dw_dma_cyclic_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>

<span class="n">dma_addr_t</span> <span class="n">dw_dma_get_src_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>

<span class="n">dma_addr_t</span> <span class="n">dw_dma_get_dst_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* DW_DMAC_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
