<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 79c1
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    76.93 --||-- Mem Ch  0: Reads (MB/s):  9782.05 --|
|--            Writes(MB/s):    26.35 --||--            Writes(MB/s):  4735.71 --|
|-- Mem Ch  1: Reads (MB/s):    66.35 --||-- Mem Ch  1: Reads (MB/s):  9774.09 --|
|--            Writes(MB/s):    22.40 --||--            Writes(MB/s):  4731.98 --|
|-- Mem Ch  2: Reads (MB/s):    71.22 --||-- Mem Ch  2: Reads (MB/s):  9778.73 --|
|--            Writes(MB/s):    26.08 --||--            Writes(MB/s):  4734.78 --|
|-- Mem Ch  3: Reads (MB/s):    68.90 --||-- Mem Ch  3: Reads (MB/s):  9777.47 --|
|--            Writes(MB/s):    22.15 --||--            Writes(MB/s):  4731.93 --|
|-- NODE 0 Mem Read (MB/s) :   283.41 --||-- NODE 1 Mem Read (MB/s) : 39112.34 --|
|-- NODE 0 Mem Write(MB/s) :    96.99 --||-- NODE 1 Mem Write(MB/s) : 18934.40 --|
|-- NODE 0 P. Write (T/s):     124406 --||-- NODE 1 P. Write (T/s):     429401 --|
|-- NODE 0 Memory (MB/s):      380.39 --||-- NODE 1 Memory (MB/s):    58046.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39395.75                --|
            |--                System Write Throughput(MB/s):      19031.39                --|
            |--               System Memory Throughput(MB/s):      58427.14                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a95
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     145 M        96    1046 K   456 K    715 K    36     108  
 1     156 M        24      50 M   365 M    718 K    12    1935 K
-----------------------------------------------------------------------
 *     302 M       120      51 M   366 M   1434 K    48    1935 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.79        Core1: 37.41        
Core2: 27.52        Core3: 36.66        
Core4: 26.67        Core5: 36.86        
Core6: 27.05        Core7: 40.22        
Core8: 26.27        Core9: 27.46        
Core10: 24.46        Core11: 38.48        
Core12: 26.85        Core13: 32.11        
Core14: 27.06        Core15: 29.82        
Core16: 26.86        Core17: 34.08        
Core18: 27.45        Core19: 35.69        
Core20: 27.88        Core21: 31.71        
Core22: 27.89        Core23: 33.29        
Core24: 25.19        Core25: 32.84        
Core26: 28.29        Core27: 39.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.07
Socket1: 34.61
DDR read Latency(ns)
Socket0: 41564.12
Socket1: 153.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.07        Core1: 37.92        
Core2: 28.37        Core3: 37.94        
Core4: 28.79        Core5: 37.36        
Core6: 27.95        Core7: 38.82        
Core8: 28.08        Core9: 26.45        
Core10: 28.48        Core11: 37.66        
Core12: 30.48        Core13: 32.30        
Core14: 27.73        Core15: 30.96        
Core16: 26.94        Core17: 34.43        
Core18: 30.46        Core19: 35.67        
Core20: 29.04        Core21: 32.68        
Core22: 29.97        Core23: 33.74        
Core24: 27.21        Core25: 33.80        
Core26: 29.80        Core27: 36.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.14
Socket1: 35.06
DDR read Latency(ns)
Socket0: 42153.25
Socket1: 153.32
irq_total: 428694.949803811
cpu_total: 33.67
cpu_0: 0.86
cpu_1: 75.40
cpu_2: 0.13
cpu_3: 88.36
cpu_4: 0.07
cpu_5: 87.70
cpu_6: 0.07
cpu_7: 50.53
cpu_8: 0.07
cpu_9: 22.41
cpu_10: 0.07
cpu_11: 55.05
cpu_12: 0.00
cpu_13: 79.39
cpu_14: 0.07
cpu_15: 80.19
cpu_16: 0.07
cpu_17: 62.97
cpu_18: 0.13
cpu_19: 69.55
cpu_20: 0.13
cpu_21: 72.07
cpu_22: 0.07
cpu_23: 71.81
cpu_24: 0.07
cpu_25: 76.00
cpu_26: 0.07
cpu_27: 49.40
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 121143
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 127127
Total_rx_packets_phy: 248270
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9886364761
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9182474227
Total_tx_bytes: 19068838988
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7976379
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8390109
Total_rx_bytes: 16366488
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8478281
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8898950
Total_rx_bytes_phy: 17377231
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1096778
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1018780
Total_tx_packets: 2115558
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1096784
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1018762
Total_tx_packets_phy: 2115546
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 120854
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 127122
Total_rx_packets: 247976
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9890802232
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9186392682
Total_tx_bytes_phy: 19077194914


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.31        Core1: 38.02        
Core2: 19.79        Core3: 38.45        
Core4: 26.64        Core5: 37.52        
Core6: 30.53        Core7: 38.29        
Core8: 29.95        Core9: 25.28        
Core10: 28.76        Core11: 36.71        
Core12: 28.86        Core13: 33.30        
Core14: 26.57        Core15: 32.87        
Core16: 26.25        Core17: 34.95        
Core18: 18.48        Core19: 35.61        
Core20: 20.35        Core21: 34.66        
Core22: 27.70        Core23: 34.28        
Core24: 21.98        Core25: 34.34        
Core26: 28.21        Core27: 34.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.90
Socket1: 35.57
DDR read Latency(ns)
Socket0: 41173.02
Socket1: 154.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.95        Core1: 38.52        
Core2: 28.07        Core3: 38.17        
Core4: 29.43        Core5: 37.91        
Core6: 30.07        Core7: 38.18        
Core8: 29.52        Core9: 27.10        
Core10: 28.58        Core11: 36.39        
Core12: 29.70        Core13: 33.49        
Core14: 31.45        Core15: 34.50        
Core16: 27.42        Core17: 35.15        
Core18: 28.88        Core19: 36.27        
Core20: 31.19        Core21: 35.08        
Core22: 28.32        Core23: 34.60        
Core24: 26.84        Core25: 35.21        
Core26: 28.67        Core27: 36.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.59
Socket1: 36.09
DDR read Latency(ns)
Socket0: 43372.59
Socket1: 154.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 38.52        
Core2: 30.95        Core3: 38.30        
Core4: 29.34        Core5: 37.77        
Core6: 29.76        Core7: 38.48        
Core8: 29.73        Core9: 27.00        
Core10: 26.88        Core11: 35.32        
Core12: 28.62        Core13: 32.93        
Core14: 28.57        Core15: 32.75        
Core16: 28.77        Core17: 35.04        
Core18: 29.92        Core19: 35.08        
Core20: 27.91        Core21: 35.20        
Core22: 29.04        Core23: 34.30        
Core24: 28.15        Core25: 34.58        
Core26: 30.77        Core27: 34.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.31
Socket1: 35.54
DDR read Latency(ns)
Socket0: 41815.58
Socket1: 153.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 38.10        
Core2: 28.28        Core3: 37.76        
Core4: 29.91        Core5: 37.11        
Core6: 30.96        Core7: 39.30        
Core8: 27.79        Core9: 26.26        
Core10: 30.10        Core11: 36.42        
Core12: 28.23        Core13: 32.71        
Core14: 27.98        Core15: 31.41        
Core16: 28.93        Core17: 34.88        
Core18: 28.60        Core19: 35.72        
Core20: 28.58        Core21: 33.07        
Core22: 29.13        Core23: 34.36        
Core24: 26.82        Core25: 33.82        
Core26: 29.35        Core27: 37.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 35.27
DDR read Latency(ns)
Socket0: 42571.75
Socket1: 153.38
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31797
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412530166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412535454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206333701; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206333701; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206338613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206338613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206343001; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206343001; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206347174; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206347174; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005291674; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4301862; Consumed Joules: 262.56; Watts: 43.72; Thermal headroom below TjMax: 59
S0; Consumed DRAM energy units: 2356488; Consumed DRAM Joules: 36.05; DRAM Watts: 6.00
S1P0; QPIClocks: 14412542238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412545926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206355633; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206355633; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206355629; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206355629; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206355577; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206355577; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206355532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206355532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005306312; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8238900; Consumed Joules: 502.86; Watts: 83.74; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 6614093; Consumed DRAM Joules: 101.20; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d06
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     255 K    786 K    0.68    0.08    0.01    0.02     5936        0        7     68
   1    1     0.12   0.13   0.92    1.20     109 M    129 M    0.15    0.22    0.09    0.11     3640    20684       88     55
   2    0     0.00   0.42   0.00    0.60      12 K     59 K    0.79    0.15    0.00    0.02      336        0        0     66
   3    1     0.17   0.16   1.08    1.20     123 M    148 M    0.17    0.24    0.07    0.09     4256    21007       47     55
   4    0     0.00   0.37   0.00    0.61    7759       43 K    0.82    0.18    0.00    0.01     3080        0        0     68
   5    1     0.20   0.19   1.06    1.20     115 M    140 M    0.18    0.24    0.06    0.07     3584    20183      233     55
   6    0     0.00   0.36   0.00    0.60    5817       33 K    0.83    0.14    0.00    0.02      224        0        1     67
   7    1     0.12   0.27   0.47    0.97      52 M     64 M    0.18    0.23    0.04    0.05     1232     9501      317     55
   8    0     0.00   0.40   0.00    0.60    6222       44 K    0.86    0.19    0.00    0.01      168        0        1     66
   9    1     0.15   0.72   0.20    0.61    5183 K   8779 K    0.41    0.46    0.00    0.01      224      722       54     56
  10    0     0.00   0.37   0.00    0.60    4962       33 K    0.85    0.20    0.00    0.01     2968        0        0     66
  11    1     0.16   0.27   0.58    1.09      55 M     65 M    0.17    0.27    0.03    0.04     2632     9891      106     54
  12    0     0.00   0.38   0.00    0.60    6162       37 K    0.84    0.26    0.00    0.01      112        0        0     68
  13    1     0.20   0.20   0.98    1.20      95 M    117 M    0.19    0.29    0.05    0.06     1680    18314       52     53
  14    0     0.00   0.39   0.00    0.60    6800       35 K    0.81    0.22    0.00    0.01      280        0        0     67
  15    1     0.26   0.24   1.09    1.20      98 M    125 M    0.22    0.32    0.04    0.05     3024    18210      421     53
  16    0     0.00   0.34   0.00    0.60    4947       32 K    0.85    0.19    0.00    0.01       56        0        0     67
  17    1     0.08   0.11   0.77    1.20      93 M    111 M    0.16    0.21    0.11    0.13     2464    17412      299     54
  18    0     0.00   0.34   0.00    0.60    5615       30 K    0.82    0.15    0.00    0.02      336        0        0     68
  19    1     0.15   0.18   0.83    1.20      88 M    108 M    0.19    0.23    0.06    0.07     1736    16352       57     55
  20    0     0.00   0.31   0.00    0.60    3964       27 K    0.86    0.12    0.00    0.02      336        0        0     68
  21    1     0.20   0.20   0.98    1.20      93 M    115 M    0.19    0.29    0.05    0.06     2912    17420       64     55
  22    0     0.00   0.29   0.00    0.60    2748       22 K    0.88    0.11    0.00    0.02        0        0        0     69
  23    1     0.14   0.16   0.89    1.20      94 M    114 M    0.18    0.25    0.07    0.08     3360    18326      121     55
  24    0     0.00   0.61   0.00    0.60      28 K     58 K    0.52    0.13    0.01    0.01     1288        1        0     68
  25    1     0.22   0.23   0.95    1.20      87 M    109 M    0.20    0.28    0.04    0.05     4648    16501       34     55
  26    0     0.00   0.31   0.00    0.60    5781       26 K    0.79    0.11    0.00    0.02      560        0        0     68
  27    1     0.10   0.22   0.46    0.95      56 M     66 M    0.16    0.24    0.06    0.07     3248    10397       40     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     357 K   1274 K    0.72    0.12    0.01    0.02    15680        1        9     59
 SKT    1     0.16   0.20   0.80    1.15    1167 M   1426 M    0.18    0.26    0.05    0.06    38640   214920     1933     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.15    1168 M   1428 M    0.18    0.26    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.07 %

 C1 core residency: 15.21 %; C3 core residency: 0.25 %; C6 core residency: 49.47 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.06 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.04 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   43%    43%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.41     0.48     219.26      30.10         157.95
 SKT   1    196.10    93.92     420.54      84.50         178.62
---------------------------------------------------------------------------------------------------------------
       *    197.51    94.40     639.79     114.60         178.69
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7dea
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    70.97 --||-- Mem Ch  0: Reads (MB/s):  9801.71 --|
|--            Writes(MB/s):    25.28 --||--            Writes(MB/s):  4792.68 --|
|-- Mem Ch  1: Reads (MB/s):    61.84 --||-- Mem Ch  1: Reads (MB/s):  9796.10 --|
|--            Writes(MB/s):    21.46 --||--            Writes(MB/s):  4788.19 --|
|-- Mem Ch  2: Reads (MB/s):    64.88 --||-- Mem Ch  2: Reads (MB/s):  9799.32 --|
|--            Writes(MB/s):    24.96 --||--            Writes(MB/s):  4791.40 --|
|-- Mem Ch  3: Reads (MB/s):    63.26 --||-- Mem Ch  3: Reads (MB/s):  9797.00 --|
|--            Writes(MB/s):    20.94 --||--            Writes(MB/s):  4788.37 --|
|-- NODE 0 Mem Read (MB/s) :   260.95 --||-- NODE 1 Mem Read (MB/s) : 39194.14 --|
|-- NODE 0 Mem Write(MB/s) :    92.65 --||-- NODE 1 Mem Write(MB/s) : 19160.63 --|
|-- NODE 0 P. Write (T/s):     124359 --||-- NODE 1 P. Write (T/s):     433620 --|
|-- NODE 0 Memory (MB/s):      353.60 --||-- NODE 1 Memory (MB/s):    58354.77 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39455.09                --|
            |--                System Write Throughput(MB/s):      19253.28                --|
            |--               System Memory Throughput(MB/s):      58708.37                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ebe
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     141 M        60     815 K   479 K    650 K     0      48  
 1     153 M        12      49 M   359 M    713 K    12    1821 K
-----------------------------------------------------------------------
 *     294 M        72      50 M   360 M   1364 K    12    1821 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.14        Core1: 38.82        
Core2: 29.24        Core3: 39.06        
Core4: 26.42        Core5: 38.81        
Core6: 26.88        Core7: 36.29        
Core8: 26.32        Core9: 28.50        
Core10: 25.94        Core11: 38.25        
Core12: 27.28        Core13: 35.72        
Core14: 29.50        Core15: 39.40        
Core16: 26.97        Core17: 36.24        
Core18: 26.45        Core19: 35.85        
Core20: 27.29        Core21: 35.53        
Core22: 28.02        Core23: 35.90        
Core24: 28.62        Core25: 36.34        
Core26: 30.72        Core27: 37.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 37.23
DDR read Latency(ns)
Socket0: 45895.75
Socket1: 154.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 38.61        
Core2: 29.59        Core3: 38.92        
Core4: 31.12        Core5: 38.45        
Core6: 28.06        Core7: 36.13        
Core8: 27.67        Core9: 27.54        
Core10: 26.90        Core11: 38.42        
Core12: 29.11        Core13: 35.63        
Core14: 29.78        Core15: 39.27        
Core16: 27.26        Core17: 36.21        
Core18: 28.61        Core19: 35.69        
Core20: 27.11        Core21: 34.86        
Core22: 26.71        Core23: 35.81        
Core24: 29.22        Core25: 36.66        
Core26: 27.46        Core27: 37.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.27
Socket1: 37.11
DDR read Latency(ns)
Socket0: 46637.35
Socket1: 155.29
irq_total: 393326.63884703
cpu_total: 33.53
cpu_0: 0.93
cpu_1: 85.37
cpu_2: 0.13
cpu_3: 76.66
cpu_4: 0.13
cpu_5: 87.57
cpu_6: 0.13
cpu_7: 65.16
cpu_8: 0.13
cpu_9: 22.21
cpu_10: 0.07
cpu_11: 62.17
cpu_12: 0.13
cpu_13: 71.48
cpu_14: 0.07
cpu_15: 63.36
cpu_16: 0.07
cpu_17: 67.02
cpu_18: 0.07
cpu_19: 67.35
cpu_20: 0.07
cpu_21: 55.39
cpu_22: 0.07
cpu_23: 83.98
cpu_24: 0.07
cpu_25: 61.17
cpu_26: 0.07
cpu_27: 68.09
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9699688824
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 8964822866
Total_tx_bytes_phy: 18664511690
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7311534
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7857348
Total_rx_bytes: 15168882
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1075614
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 994034
Total_tx_packets: 2069648
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 110780
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 119050
Total_rx_packets: 229830
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9695558370
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 8960212944
Total_tx_bytes: 18655771314
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7766981
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8333918
Total_rx_bytes_phy: 16100899
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1075595
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 994104
Total_tx_packets_phy: 2069699
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 110973
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 119055
Total_rx_packets_phy: 230028


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.01        Core1: 38.85        
Core2: 19.52        Core3: 38.80        
Core4: 22.03        Core5: 38.84        
Core6: 23.01        Core7: 36.77        
Core8: 26.52        Core9: 26.20        
Core10: 25.39        Core11: 38.17        
Core12: 26.02        Core13: 35.70        
Core14: 26.95        Core15: 39.47        
Core16: 26.85        Core17: 36.21        
Core18: 28.90        Core19: 35.96        
Core20: 28.27        Core21: 35.25        
Core22: 28.44        Core23: 36.18        
Core24: 26.89        Core25: 36.80        
Core26: 28.48        Core27: 37.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.72
Socket1: 37.24
DDR read Latency(ns)
Socket0: 44676.72
Socket1: 154.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.35        Core1: 38.78        
Core2: 28.78        Core3: 39.06        
Core4: 28.53        Core5: 38.69        
Core6: 27.52        Core7: 37.28        
Core8: 26.22        Core9: 27.01        
Core10: 28.26        Core11: 37.69        
Core12: 27.58        Core13: 36.28        
Core14: 27.47        Core15: 39.56        
Core16: 27.18        Core17: 35.98        
Core18: 27.47        Core19: 35.10        
Core20: 28.62        Core21: 34.90        
Core22: 28.94        Core23: 35.58        
Core24: 28.06        Core25: 35.82        
Core26: 29.76        Core27: 37.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.32
Socket1: 37.06
DDR read Latency(ns)
Socket0: 46740.57
Socket1: 154.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.51        Core1: 38.93        
Core2: 29.47        Core3: 38.67        
Core4: 28.81        Core5: 37.62        
Core6: 27.83        Core7: 35.96        
Core8: 28.19        Core9: 26.54        
Core10: 28.25        Core11: 37.26        
Core12: 29.89        Core13: 35.79        
Core14: 29.76        Core15: 38.80        
Core16: 27.24        Core17: 35.65        
Core18: 27.58        Core19: 35.20        
Core20: 28.19        Core21: 36.42        
Core22: 29.67        Core23: 35.30        
Core24: 28.34        Core25: 35.74        
Core26: 29.62        Core27: 36.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 36.71
DDR read Latency(ns)
Socket0: 46612.42
Socket1: 154.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.97        Core1: 38.71        
Core2: 26.67        Core3: 39.05        
Core4: 28.36        Core5: 39.05        
Core6: 28.00        Core7: 36.83        
Core8: 25.69        Core9: 26.55        
Core10: 26.87        Core11: 38.05        
Core12: 27.98        Core13: 35.63        
Core14: 28.38        Core15: 39.88        
Core16: 28.70        Core17: 36.14        
Core18: 27.48        Core19: 36.01        
Core20: 27.15        Core21: 35.11        
Core22: 26.84        Core23: 35.71        
Core24: 27.00        Core25: 36.54        
Core26: 28.00        Core27: 37.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.70
Socket1: 37.18
DDR read Latency(ns)
Socket0: 46448.47
Socket1: 154.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 397
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410166010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410171066; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205150240; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205150240; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205155183; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205155183; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205157233; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205157233; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205161665; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205161665; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004335722; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4298916; Consumed Joules: 262.39; Watts: 43.70; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2342991; Consumed DRAM Joules: 35.85; DRAM Watts: 5.97
S1P0; QPIClocks: 14410081266; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410084382; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205213436; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205213436; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205212990; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205212990; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205124528; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205124528; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205124596; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205124596; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005328666; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8388966; Consumed Joules: 512.02; Watts: 85.28; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6626354; Consumed DRAM Joules: 101.38; DRAM Watts: 16.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 265
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     247 K    778 K    0.68    0.08    0.01    0.02     9800        1        7     69
   1    1     0.15   0.15   1.04    1.20     117 M    139 M    0.16    0.22    0.08    0.09     3136    22878       79     53
   2    0     0.00   0.55   0.00    0.60      30 K     67 K    0.55    0.14    0.01    0.01     1680        0        2     68
   3    1     0.21   0.23   0.95    1.20      93 M    114 M    0.18    0.23    0.04    0.05     4032    16650       82     54
   4    0     0.00   0.30   0.00    0.60    5404       28 K    0.81    0.11    0.00    0.02     1680        0        0     68
   5    1     0.16   0.15   1.07    1.20     120 M    143 M    0.16    0.23    0.07    0.09     3640    21537      158     54
   6    0     0.00   0.31   0.00    0.60    4371       28 K    0.85    0.11    0.00    0.02      280        0        0     68
   7    1     0.18   0.21   0.84    1.20      78 M     97 M    0.19    0.26    0.04    0.05     2296    15740      258     53
   8    0     0.00   0.36   0.00    0.62    8041       41 K    0.81    0.17    0.00    0.02     2912        0        0     67
   9    1     0.14   0.68   0.21    0.62    4765 K   7982 K    0.40    0.48    0.00    0.01      280      658       24     55
  10    0     0.00   0.39   0.00    0.60    4946       30 K    0.84    0.16    0.00    0.02      280        0        0     66
  11    1     0.12   0.16   0.77    1.20      81 M     96 M    0.16    0.23    0.07    0.08     3920    15986       51     52
  12    0     0.00   0.39   0.00    0.60    7675       41 K    0.81    0.20    0.00    0.01      448        0        0     68
  13    1     0.19   0.22   0.88    1.20      82 M    101 M    0.19    0.26    0.04    0.05     3136    16218       57     52
  14    0     0.00   0.39   0.00    0.60    7606       37 K    0.80    0.20    0.00    0.01      168        0        0     68
  15    1     0.14   0.19   0.75    1.17      77 M     93 M    0.17    0.23    0.06    0.07     2128    14953      151     52
  16    0     0.00   0.33   0.00    0.60    4812       29 K    0.84    0.17    0.00    0.02     1624        0        0     68
  17    1     0.12   0.14   0.81    1.20      88 M    107 M    0.18    0.21    0.08    0.09     1680    17965      152     52
  18    0     0.00   0.35   0.00    0.60    6043       35 K    0.83    0.12    0.00    0.02      280        0        0     69
  19    1     0.12   0.14   0.83    1.20      87 M    105 M    0.17    0.23    0.07    0.09     1008    17548       44     53
  20    0     0.00   0.35   0.00    0.60    6394       38 K    0.83    0.13    0.00    0.02      224        0        0     69
  21    1     0.11   0.16   0.66    1.18      67 M     81 M    0.17    0.24    0.06    0.08     2520    14069       25     54
  22    0     0.00   0.32   0.00    0.60    4295       36 K    0.88    0.12    0.00    0.02        0        0        0     69
  23    1     0.20   0.20   1.02    1.20      98 M    121 M    0.19    0.26    0.05    0.06     3080    19313      124     54
  24    0     0.00   0.34   0.00    0.60    5647       39 K    0.86    0.13    0.00    0.02      168        0        0     69
  25    1     0.12   0.16   0.77    1.20      81 M     98 M    0.17    0.24    0.07    0.08     3976    16002       25     53
  26    0     0.00   0.34   0.00    0.60      19 K     53 K    0.63    0.15    0.01    0.03     2184        0        1     69
  27    1     0.19   0.22   0.86    1.20      82 M    101 M    0.18    0.23    0.04    0.05     3080    15558       27     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     362 K   1285 K    0.72    0.11    0.01    0.02    21728        1       10     60
 SKT    1     0.15   0.19   0.82    1.18    1162 M   1411 M    0.18    0.24    0.05    0.07    37912   225075     1257     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.41    1.17    1163 M   1412 M    0.18    0.24    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  114 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.85 %

 C1 core residency: 16.73 %; C3 core residency: 0.10 %; C6 core residency: 48.33 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   41%    41%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.29     0.46     219.22      29.93         165.10
 SKT   1    196.17    95.97     429.66      84.42         185.11
---------------------------------------------------------------------------------------------------------------
       *    197.46    96.43     648.89     114.36         185.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 34f
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    78.98 --||-- Mem Ch  0: Reads (MB/s):  9756.49 --|
|--            Writes(MB/s):    26.14 --||--            Writes(MB/s):  4799.17 --|
|-- Mem Ch  1: Reads (MB/s):    70.84 --||-- Mem Ch  1: Reads (MB/s):  9748.24 --|
|--            Writes(MB/s):    22.05 --||--            Writes(MB/s):  4795.01 --|
|-- Mem Ch  2: Reads (MB/s):    75.46 --||-- Mem Ch  2: Reads (MB/s):  9754.49 --|
|--            Writes(MB/s):    25.79 --||--            Writes(MB/s):  4798.33 --|
|-- Mem Ch  3: Reads (MB/s):    73.54 --||-- Mem Ch  3: Reads (MB/s):  9752.47 --|
|--            Writes(MB/s):    21.73 --||--            Writes(MB/s):  4794.42 --|
|-- NODE 0 Mem Read (MB/s) :   298.81 --||-- NODE 1 Mem Read (MB/s) : 39011.69 --|
|-- NODE 0 Mem Write(MB/s) :    95.71 --||-- NODE 1 Mem Write(MB/s) : 19186.91 --|
|-- NODE 0 P. Write (T/s):     124364 --||-- NODE 1 P. Write (T/s):     430828 --|
|-- NODE 0 Memory (MB/s):      394.52 --||-- NODE 1 Memory (MB/s):    58198.60 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39310.50                --|
            |--                System Write Throughput(MB/s):      19282.62                --|
            |--               System Memory Throughput(MB/s):      58593.12                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 443
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     143 M        24    1045 K   437 K    745 K     0       0  
 1     156 M         0      49 M   365 M    777 K     0    1985 K
-----------------------------------------------------------------------
 *     299 M        24      50 M   366 M   1523 K     0    1985 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.81        Core1: 37.79        
Core2: 28.36        Core3: 39.88        
Core4: 30.22        Core5: 37.62        
Core6: 26.39        Core7: 35.58        
Core8: 27.45        Core9: 28.35        
Core10: 26.59        Core11: 33.10        
Core12: 27.31        Core13: 33.44        
Core14: 25.55        Core15: 35.94        
Core16: 26.44        Core17: 34.72        
Core18: 27.17        Core19: 35.18        
Core20: 26.98        Core21: 35.61        
Core22: 26.42        Core23: 33.84        
Core24: 28.29        Core25: 33.97        
Core26: 31.67        Core27: 39.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.20
Socket1: 35.57
DDR read Latency(ns)
Socket0: 39597.14
Socket1: 155.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.98        Core1: 38.34        
Core2: 27.08        Core3: 39.81        
Core4: 27.00        Core5: 38.22        
Core6: 23.38        Core7: 35.30        
Core8: 26.56        Core9: 29.42        
Core10: 26.91        Core11: 35.67        
Core12: 27.06        Core13: 33.62        
Core14: 27.14        Core15: 36.47        
Core16: 26.38        Core17: 34.97        
Core18: 27.13        Core19: 35.28        
Core20: 27.11        Core21: 36.88        
Core22: 28.33        Core23: 34.09        
Core24: 27.39        Core25: 34.74        
Core26: 25.11        Core27: 38.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.52
Socket1: 36.15
DDR read Latency(ns)
Socket0: 39432.23
Socket1: 154.67
irq_total: 424642.693803714
cpu_total: 33.83
cpu_0: 0.86
cpu_1: 79.44
cpu_2: 0.07
cpu_3: 70.06
cpu_4: 0.00
cpu_5: 77.51
cpu_6: 0.00
cpu_7: 67.66
cpu_8: 0.07
cpu_9: 25.35
cpu_10: 0.07
cpu_11: 63.41
cpu_12: 0.07
cpu_13: 75.38
cpu_14: 0.07
cpu_15: 67.80
cpu_16: 0.07
cpu_17: 65.54
cpu_18: 0.07
cpu_19: 69.39
cpu_20: 0.07
cpu_21: 69.00
cpu_22: 0.07
cpu_23: 82.83
cpu_24: 0.07
cpu_25: 76.58
cpu_26: 0.07
cpu_27: 55.95
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8895437
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 9760522
Total_rx_bytes: 18655959
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 135007
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 147886
Total_rx_packets_phy: 282893
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9449137
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 10352022
Total_rx_bytes_phy: 19801159
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 134779
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 147886
Total_rx_packets: 282665
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9812497099
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9034705861
Total_tx_bytes_phy: 18847202960
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1088102
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1001851
Total_tx_packets: 2089953
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9808070976
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9030664500
Total_tx_bytes: 18838735476
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1088110
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1001854
Total_tx_packets_phy: 2089964


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.65        Core1: 38.26        
Core2: 27.39        Core3: 39.13        
Core4: 27.28        Core5: 38.72        
Core6: 28.05        Core7: 34.47        
Core8: 28.58        Core9: 29.56        
Core10: 22.45        Core11: 37.77        
Core12: 23.26        Core13: 33.96        
Core14: 22.00        Core15: 37.15        
Core16: 26.44        Core17: 35.17        
Core18: 24.96        Core19: 35.46        
Core20: 27.55        Core21: 36.34        
Core22: 27.63        Core23: 33.58        
Core24: 29.24        Core25: 33.83        
Core26: 26.69        Core27: 39.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.90
Socket1: 36.18
DDR read Latency(ns)
Socket0: 38157.39
Socket1: 154.10


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.61        Core1: 38.20        
Core2: 27.64        Core3: 39.05        
Core4: 27.69        Core5: 38.08        
Core6: 26.46        Core7: 36.55        
Core8: 28.68        Core9: 29.24        
Core10: 24.83        Core11: 37.21        
Core12: 27.04        Core13: 33.52        
Core14: 24.88        Core15: 36.57        
Core16: 27.91        Core17: 34.60        
Core18: 24.71        Core19: 35.06        
Core20: 26.07        Core21: 36.50        
Core22: 26.60        Core23: 34.31        
Core24: 26.62        Core25: 34.89        
Core26: 26.66        Core27: 38.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.90
Socket1: 36.26
DDR read Latency(ns)
Socket0: 39955.24
Socket1: 153.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.19        Core1: 38.50        
Core2: 28.91        Core3: 38.51        
Core4: 30.38        Core5: 37.54        
Core6: 28.07        Core7: 38.71        
Core8: 30.09        Core9: 27.72        
Core10: 24.57        Core11: 34.42        
Core12: 27.44        Core13: 32.83        
Core14: 26.61        Core15: 36.69        
Core16: 28.26        Core17: 35.26        
Core18: 27.17        Core19: 35.00        
Core20: 28.05        Core21: 35.42        
Core22: 28.10        Core23: 34.29        
Core24: 26.90        Core25: 34.03        
Core26: 25.81        Core27: 38.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.12
Socket1: 35.90
DDR read Latency(ns)
Socket0: 39438.22
Socket1: 154.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.45        Core1: 38.17        
Core2: 28.15        Core3: 39.25        
Core4: 28.56        Core5: 37.97        
Core6: 28.73        Core7: 35.77        
Core8: 29.66        Core9: 29.14        
Core10: 26.68        Core11: 36.80        
Core12: 26.69        Core13: 33.50        
Core14: 25.58        Core15: 36.29        
Core16: 27.10        Core17: 34.83        
Core18: 24.90        Core19: 35.30        
Core20: 28.01        Core21: 36.39        
Core22: 26.62        Core23: 33.67        
Core24: 26.46        Core25: 34.28        
Core26: 29.26        Core27: 38.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.80
Socket1: 36.10
DDR read Latency(ns)
Socket0: 40251.30
Socket1: 153.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1515
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417777074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417781934; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208955064; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208955064; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208959958; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208959958; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208963213; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208963213; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208967417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208967417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007513571; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297227; Consumed Joules: 262.28; Watts: 43.66; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2362799; Consumed DRAM Joules: 36.15; DRAM Watts: 6.02
S1P0; QPIClocks: 14417889982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417892286; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209029158; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209029158; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7209028962; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7209028962; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209028680; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209028680; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7209028702; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7209028702; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007535273; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8361586; Consumed Joules: 510.35; Watts: 84.95; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6618376; Consumed DRAM Joules: 101.26; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6be
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     244 K    758 K    0.68    0.08    0.01    0.02     9072        1        5     69
   1    1     0.12   0.12   0.97    1.20     114 M    135 M    0.15    0.21    0.10    0.11     1568    21654      185     53
   2    0     0.00   0.37   0.00    0.60      11 K     54 K    0.79    0.10    0.00    0.02      392        0        1     68
   3    1     0.12   0.13   0.90    1.20     105 M    124 M    0.16    0.22    0.09    0.11     3808    19299       62     53
   4    0     0.00   0.29   0.00    0.60    4096       24 K    0.84    0.11    0.00    0.02     1512        0        0     69
   5    1     0.12   0.12   0.95    1.20     111 M    131 M    0.15    0.21    0.09    0.11     2184    20490       70     53
   6    0     0.00   0.32   0.00    0.60    3765       31 K    0.88    0.12    0.00    0.02      224        0        0     68
   7    1     0.21   0.25   0.85    1.19      76 M     94 M    0.19    0.27    0.04    0.05     2744    14672      210     52
   8    0     0.00   0.32   0.00    0.60    4987       30 K    0.84    0.12    0.00    0.02     1120        0        0     67
   9    1     0.18   0.76   0.23    0.66    6627 K     10 M    0.40    0.40    0.00    0.01      616      499       57     54
  10    0     0.00   0.39   0.00    0.60    8098       47 K    0.83    0.18    0.00    0.01     1120        0        0     67
  11    1     0.17   0.24   0.72    1.19      66 M     80 M    0.18    0.26    0.04    0.05     3136    12340       58     52
  12    0     0.00   0.42   0.00    0.60    8768       42 K    0.79    0.27    0.00    0.01      728        0        1     68
  13    1     0.20   0.22   0.94    1.20      88 M    109 M    0.19    0.28    0.04    0.05     2912    16824       46     52
  14    0     0.00   0.42   0.00    0.60    8360       47 K    0.82    0.23    0.00    0.01     1176        0        0     68
  15    1     0.18   0.22   0.84    1.19      80 M    100 M    0.19    0.25    0.04    0.05     1064    14353      244     51
  16    0     0.00   0.36   0.00    0.60    8362       46 K    0.82    0.20    0.00    0.01      560        1        0     68
  17    1     0.09   0.11   0.79    1.20      94 M    112 M    0.16    0.22    0.11    0.13     3920    17582      173     52
  18    0     0.00   0.34   0.00    0.60    5966       37 K    0.84    0.15    0.00    0.02      224        0        1     69
  19    1     0.17   0.20   0.84    1.20      86 M    105 M    0.18    0.22    0.05    0.06     3080    16754       44     53
  20    0     0.00   0.34   0.00    0.60    6237       40 K    0.85    0.14    0.00    0.02      840        0        0     69
  21    1     0.17   0.19   0.86    1.20      84 M    103 M    0.18    0.25    0.05    0.06     3304    15961      227     53
  22    0     0.00   0.30   0.00    0.60    5138       31 K    0.84    0.12    0.00    0.02      336        0        0     70
  23    1     0.22   0.22   1.00    1.20      92 M    115 M    0.20    0.28    0.04    0.05     3080    17469      241     53
  24    0     0.00   0.32   0.00    0.60    3931       31 K    0.88    0.12    0.00    0.02      280        0        0     70
  25    1     0.21   0.21   0.97    1.20      91 M    114 M    0.19    0.27    0.04    0.05     4480    17805      145     53
  26    0     0.00   0.34   0.00    0.60    5975       31 K    0.81    0.10    0.00    0.02      896        0        0     69
  27    1     0.15   0.21   0.70    1.18      67 M     81 M    0.18    0.25    0.05    0.05      168    12131       47     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.38   0.00    0.60     330 K   1257 K    0.74    0.11    0.01    0.02    18480        2        7     60
 SKT    1     0.16   0.20   0.83    1.18    1167 M   1419 M    0.18    0.25    0.05    0.06    36064   217833     1809     48
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.41    1.18    1167 M   1421 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  115 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.14 %

 C1 core residency: 15.22 %; C3 core residency: 0.43 %; C6 core residency: 49.21 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  116 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.48     0.47     219.05      30.10         156.51
 SKT   1    195.37    96.12     428.79      84.51         183.28
---------------------------------------------------------------------------------------------------------------
       *    196.86    96.59     647.84     114.61         183.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7a5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    74.54 --||-- Mem Ch  0: Reads (MB/s):  9768.23 --|
|--            Writes(MB/s):    26.59 --||--            Writes(MB/s):  4779.51 --|
|-- Mem Ch  1: Reads (MB/s):    63.10 --||-- Mem Ch  1: Reads (MB/s):  9760.19 --|
|--            Writes(MB/s):    22.74 --||--            Writes(MB/s):  4774.66 --|
|-- Mem Ch  2: Reads (MB/s):    69.26 --||-- Mem Ch  2: Reads (MB/s):  9766.14 --|
|--            Writes(MB/s):    26.23 --||--            Writes(MB/s):  4778.55 --|
|-- Mem Ch  3: Reads (MB/s):    66.24 --||-- Mem Ch  3: Reads (MB/s):  9764.40 --|
|--            Writes(MB/s):    22.50 --||--            Writes(MB/s):  4774.59 --|
|-- NODE 0 Mem Read (MB/s) :   273.14 --||-- NODE 1 Mem Read (MB/s) : 39058.96 --|
|-- NODE 0 Mem Write(MB/s) :    98.05 --||-- NODE 1 Mem Write(MB/s) : 19107.30 --|
|-- NODE 0 P. Write (T/s):     124351 --||-- NODE 1 P. Write (T/s):     429986 --|
|-- NODE 0 Memory (MB/s):      371.19 --||-- NODE 1 Memory (MB/s):    58166.26 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39332.09                --|
            |--                System Write Throughput(MB/s):      19205.36                --|
            |--               System Memory Throughput(MB/s):      58537.45                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 887
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     143 M        72     534 K   436 K    740 K    36     312  
 1     153 M         0      48 M   363 M    694 K     0    1947 K
-----------------------------------------------------------------------
 *     297 M        72      49 M   363 M   1435 K    36    1947 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.73        Core1: 38.12        
Core2: 26.94        Core3: 38.02        
Core4: 25.85        Core5: 37.63        
Core6: 25.90        Core7: 40.08        
Core8: 26.37        Core9: 25.71        
Core10: 25.82        Core11: 38.02        
Core12: 25.66        Core13: 33.31        
Core14: 26.03        Core15: 31.94        
Core16: 24.46        Core17: 36.02        
Core18: 25.42        Core19: 35.60        
Core20: 26.42        Core21: 35.34        
Core22: 26.13        Core23: 35.36        
Core24: 25.51        Core25: 33.25        
Core26: 27.76        Core27: 36.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.46
Socket1: 35.79
DDR read Latency(ns)
Socket0: 44996.89
Socket1: 153.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.99        Core1: 38.47        
Core2: 27.08        Core3: 38.16        
Core4: 27.49        Core5: 37.57        
Core6: 27.84        Core7: 39.18        
Core8: 28.95        Core9: 25.15        
Core10: 27.33        Core11: 39.30        
Core12: 29.10        Core13: 33.86        
Core14: 26.58        Core15: 32.60        
Core16: 25.94        Core17: 36.06        
Core18: 28.16        Core19: 35.75        
Core20: 26.39        Core21: 35.65        
Core22: 26.51        Core23: 33.94        
Core24: 26.11        Core25: 32.57        
Core26: 27.03        Core27: 35.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.31
Socket1: 35.72
DDR read Latency(ns)
Socket0: 43398.88
Socket1: 153.62
irq_total: 421582.691148128
cpu_total: 33.49
cpu_0: 0.86
cpu_1: 85.56
cpu_2: 0.07
cpu_3: 77.05
cpu_4: 0.00
cpu_5: 83.97
cpu_6: 0.00
cpu_7: 54.03
cpu_8: 0.07
cpu_9: 22.62
cpu_10: 0.00
cpu_11: 51.03
cpu_12: 0.00
cpu_13: 81.70
cpu_14: 0.00
cpu_15: 78.58
cpu_16: 0.07
cpu_17: 65.80
cpu_18: 0.00
cpu_19: 67.86
cpu_20: 0.07
cpu_21: 71.19
cpu_22: 0.00
cpu_23: 73.92
cpu_24: 0.00
cpu_25: 66.73
cpu_26: 0.07
cpu_27: 56.49
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9778787758
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9050416802
Total_tx_bytes_phy: 18829204560
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7589912
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7899433
Total_rx_bytes: 15489345
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 114998
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 119688
Total_rx_packets: 234686
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1084369
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1003603
Total_tx_packets_phy: 2087972
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9774466733
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9046619145
Total_tx_bytes: 18821085878
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 115504
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 119690
Total_rx_packets_phy: 235194
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 8082232
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8378340
Total_rx_bytes_phy: 16460572
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1084371
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1003627
Total_tx_packets: 2087998


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.98        Core1: 38.44        
Core2: 22.51        Core3: 37.96        
Core4: 25.86        Core5: 37.70        
Core6: 22.58        Core7: 38.45        
Core8: 24.27        Core9: 26.34        
Core10: 26.75        Core11: 38.22        
Core12: 20.30        Core13: 33.77        
Core14: 27.51        Core15: 35.26        
Core16: 22.51        Core17: 36.00        
Core18: 29.73        Core19: 36.89        
Core20: 26.28        Core21: 36.57        
Core22: 27.09        Core23: 35.53        
Core24: 25.10        Core25: 34.40        
Core26: 26.45        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.65
Socket1: 36.43
DDR read Latency(ns)
Socket0: 43263.24
Socket1: 153.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.19        Core1: 37.88        
Core2: 25.60        Core3: 37.91        
Core4: 27.92        Core5: 37.72        
Core6: 28.33        Core7: 38.76        
Core8: 28.59        Core9: 26.48        
Core10: 25.75        Core11: 38.06        
Core12: 25.70        Core13: 33.22        
Core14: 28.07        Core15: 33.61        
Core16: 26.23        Core17: 35.80        
Core18: 27.66        Core19: 36.73        
Core20: 27.86        Core21: 35.16        
Core22: 26.20        Core23: 35.26        
Core24: 26.62        Core25: 33.18        
Core26: 26.18        Core27: 35.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.47
Socket1: 35.92
DDR read Latency(ns)
Socket0: 45189.67
Socket1: 153.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.80        Core1: 38.55        
Core2: 26.29        Core3: 39.11        
Core4: 27.20        Core5: 37.91        
Core6: 26.34        Core7: 38.27        
Core8: 27.62        Core9: 23.39        
Core10: 25.32        Core11: 37.64        
Core12: 25.76        Core13: 34.08        
Core14: 26.22        Core15: 34.57        
Core16: 29.33        Core17: 36.24        
Core18: 26.03        Core19: 36.84        
Core20: 26.25        Core21: 36.40        
Core22: 27.30        Core23: 35.32        
Core24: 25.94        Core25: 34.03        
Core26: 28.00        Core27: 33.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.94
Socket1: 36.24
DDR read Latency(ns)
Socket0: 43263.89
Socket1: 153.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.37        Core1: 38.53        
Core2: 24.86        Core3: 39.22        
Core4: 27.98        Core5: 37.97        
Core6: 26.95        Core7: 36.85        
Core8: 29.57        Core9: 23.62        
Core10: 25.56        Core11: 37.12        
Core12: 26.02        Core13: 34.03        
Core14: 25.91        Core15: 35.06        
Core16: 26.34        Core17: 36.49        
Core18: 27.07        Core19: 36.84        
Core20: 27.29        Core21: 37.09        
Core22: 26.80        Core23: 34.85        
Core24: 25.75        Core25: 35.56        
Core26: 25.18        Core27: 34.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.52
Socket1: 36.42
DDR read Latency(ns)
Socket0: 43367.59
Socket1: 153.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2601
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416686962; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416690974; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208409208; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208409208; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208413909; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208413909; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208417867; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208417867; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208422009; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208422009; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007024186; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4305444; Consumed Joules: 262.78; Watts: 43.76; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2353937; Consumed DRAM Joules: 36.02; DRAM Watts: 6.00
S1P0; QPIClocks: 14416698378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416701014; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208432117; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208432117; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208445627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208445627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208445847; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208445847; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208445905; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208445905; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005317503; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8354089; Consumed Joules: 509.89; Watts: 84.91; Thermal headroom below TjMax: 48
S1; Consumed DRAM energy units: 6634905; Consumed DRAM Joules: 101.51; DRAM Watts: 16.90
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: afa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     253 K    776 K    0.67    0.09    0.01    0.02     7896        1        7     69
   1    1     0.16   0.15   1.04    1.20     116 M    139 M    0.16    0.23    0.07    0.09     3584    21891       93     53
   2    0     0.00   0.58   0.00    0.60      21 K     76 K    0.72    0.15    0.00    0.01      784        0        1     68
   3    1     0.13   0.13   0.97    1.20     113 M    134 M    0.16    0.22    0.09    0.11     2688    20694      153     52
   4    0     0.00   0.31   0.00    0.60    4262       23 K    0.82    0.11    0.00    0.02     1288        0        0     69
   5    1     0.15   0.15   1.02    1.20     117 M    139 M    0.16    0.22    0.08    0.09     3080    21025       75     53
   6    0     0.00   0.32   0.00    0.60    3577       29 K    0.88    0.11    0.00    0.02     1064        0        0     68
   7    1     0.15   0.25   0.58    1.05      61 M     74 M    0.18    0.24    0.04    0.05     2800    11245      142     52
   8    0     0.00   0.33   0.00    0.60    4120       30 K    0.86    0.13    0.00    0.02     4816        1        0     68
   9    1     0.14   0.68   0.21    0.62    4915 K   8082 K    0.39    0.50    0.00    0.01      224      469       50     54
  10    0     0.00   0.37   0.00    0.60    9279       40 K    0.77    0.27    0.00    0.02     1512        1        1     67
  11    1     0.15   0.26   0.59    1.10      54 M     66 M    0.18    0.26    0.04    0.04     1736     9627       88     52
  12    0     0.00   0.34   0.00    0.60    6436       33 K    0.81    0.16    0.00    0.02      280        0        0     69
  13    1     0.23   0.24   0.99    1.20      93 M    115 M    0.19    0.27    0.04    0.05     3304    17184      245     51
  14    0     0.00   0.31   0.00    0.60    6413       30 K    0.79    0.17    0.00    0.02      336        0        0     69
  15    1     0.23   0.24   0.99    1.20      89 M    113 M    0.21    0.30    0.04    0.05     2408    15574      307     51
  16    0     0.00   0.31   0.00    0.60    6028       33 K    0.82    0.16    0.00    0.02      448        0        0     68
  17    1     0.11   0.14   0.80    1.20      90 M    109 M    0.18    0.21    0.08    0.10     3192    16831       87     51
  18    0     0.00   0.32   0.00    0.60    6274       33 K    0.81    0.11    0.00    0.02      112        0        0     69
  19    1     0.13   0.16   0.82    1.20      89 M    107 M    0.17    0.23    0.07    0.08     3640    16439       65     53
  20    0     0.00   0.34   0.00    0.60    6663       37 K    0.82    0.12    0.00    0.02      504        0        0     69
  21    1     0.16   0.18   0.90    1.20      92 M    112 M    0.18    0.25    0.06    0.07     3136    17242       20     53
  22    0     0.00   0.32   0.00    0.60    5701       26 K    0.79    0.10    0.00    0.02      784        0        0     70
  23    1     0.16   0.18   0.90    1.20      90 M    110 M    0.18    0.25    0.06    0.07     2912    16575      131     53
  24    0     0.00   0.32   0.00    0.60    4756       29 K    0.84    0.12    0.00    0.02      224        0        0     70
  25    1     0.13   0.16   0.81    1.20      81 M     99 M    0.18    0.26    0.06    0.08     3976    15835       28     53
  26    0     0.00   0.33   0.00    0.60    4030       29 K    0.86    0.10    0.00    0.02      616        0        0     69
  27    1     0.16   0.25   0.66    1.11      62 M     76 M    0.19    0.27    0.04    0.05      504    11521       57     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     342 K   1232 K    0.72    0.11    0.01    0.02    20664        3        8     60
 SKT    1     0.16   0.20   0.81    1.16    1158 M   1409 M    0.18    0.25    0.05    0.06    37184   212152     1541     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.40    1.16    1159 M   1410 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.80 %

 C1 core residency: 16.09 %; C3 core residency: 0.11 %; C6 core residency: 49.00 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.91 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.98 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.36     0.49     219.00      30.04         153.71
 SKT   1    195.49    95.25     424.70      84.58         181.62
---------------------------------------------------------------------------------------------------------------
       *    196.85    95.74     643.70     114.62         181.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: bdd
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    84.38 --||-- Mem Ch  0: Reads (MB/s):  9778.04 --|
|--            Writes(MB/s):    26.96 --||--            Writes(MB/s):  4782.68 --|
|-- Mem Ch  1: Reads (MB/s):    71.23 --||-- Mem Ch  1: Reads (MB/s):  9771.20 --|
|--            Writes(MB/s):    22.92 --||--            Writes(MB/s):  4778.00 --|
|-- Mem Ch  2: Reads (MB/s):    76.20 --||-- Mem Ch  2: Reads (MB/s):  9779.16 --|
|--            Writes(MB/s):    26.51 --||--            Writes(MB/s):  4782.77 --|
|-- Mem Ch  3: Reads (MB/s):    73.37 --||-- Mem Ch  3: Reads (MB/s):  9776.24 --|
|--            Writes(MB/s):    22.46 --||--            Writes(MB/s):  4779.47 --|
|-- NODE 0 Mem Read (MB/s) :   305.18 --||-- NODE 1 Mem Read (MB/s) : 39104.63 --|
|-- NODE 0 Mem Write(MB/s) :    98.85 --||-- NODE 1 Mem Write(MB/s) : 19122.92 --|
|-- NODE 0 P. Write (T/s):     124395 --||-- NODE 1 P. Write (T/s):     432259 --|
|-- NODE 0 Memory (MB/s):      404.03 --||-- NODE 1 Memory (MB/s):    58227.55 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39409.81                --|
            |--                System Write Throughput(MB/s):      19221.77                --|
            |--               System Memory Throughput(MB/s):      58631.58                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: cb2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     142 M        12    1078 K   423 K    704 K     0     180  
 1     154 M         0      51 M   365 M    759 K     0    1980 K
-----------------------------------------------------------------------
 *     296 M        12      52 M   366 M   1464 K     0    1980 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.88        Core1: 39.41        
Core2: 27.47        Core3: 37.43        
Core4: 24.27        Core5: 37.69        
Core6: 25.65        Core7: 36.49        
Core8: 27.15        Core9: 26.21        
Core10: 27.55        Core11: 37.42        
Core12: 26.22        Core13: 34.20        
Core14: 25.97        Core15: 34.83        
Core16: 25.33        Core17: 36.83        
Core18: 25.54        Core19: 36.80        
Core20: 27.49        Core21: 39.16        
Core22: 26.28        Core23: 36.76        
Core24: 26.16        Core25: 36.54        
Core26: 31.44        Core27: 40.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.41
Socket1: 36.93
DDR read Latency(ns)
Socket0: 38027.23
Socket1: 152.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.45        Core1: 39.75        
Core2: 27.03        Core3: 37.06        
Core4: 26.34        Core5: 37.96        
Core6: 25.80        Core7: 35.20        
Core8: 27.04        Core9: 26.98        
Core10: 27.50        Core11: 35.88        
Core12: 26.66        Core13: 34.52        
Core14: 28.60        Core15: 35.75        
Core16: 25.61        Core17: 37.04        
Core18: 27.73        Core19: 37.46        
Core20: 27.25        Core21: 42.57        
Core22: 31.22        Core23: 36.92        
Core24: 27.88        Core25: 37.01        
Core26: 29.01        Core27: 40.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.15
Socket1: 37.08
DDR read Latency(ns)
Socket0: 38950.98
Socket1: 152.73
irq_total: 422670.159204819
cpu_total: 33.92
cpu_0: 0.93
cpu_1: 89.03
cpu_2: 0.13
cpu_3: 89.10
cpu_4: 0.13
cpu_5: 90.29
cpu_6: 0.13
cpu_7: 69.35
cpu_8: 0.13
cpu_9: 26.26
cpu_10: 0.07
cpu_11: 76.13
cpu_12: 0.07
cpu_13: 80.25
cpu_14: 0.07
cpu_15: 78.32
cpu_16: 0.13
cpu_17: 66.02
cpu_18: 0.07
cpu_19: 74.67
cpu_20: 0.07
cpu_21: 40.56
cpu_22: 0.13
cpu_23: 73.94
cpu_24: 0.13
cpu_25: 52.39
cpu_26: 0.13
cpu_27: 41.29
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8743495
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7989325
Total_rx_bytes: 16732820
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 132831
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 121048
Total_rx_packets_phy: 253879
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9296049
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8473369
Total_rx_bytes_phy: 17769418
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1084033
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1001456
Total_tx_packets_phy: 2085489
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9775798486
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9031105564
Total_tx_bytes_phy: 18806904050
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 132477
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 121050
Total_rx_packets: 253527
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9771472087
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9027098408
Total_tx_bytes: 18798570495
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1084034
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1001456
Total_tx_packets: 2085490


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.43        Core1: 39.27        
Core2: 22.75        Core3: 36.77        
Core4: 38.29        Core5: 37.89        
Core6: 25.33        Core7: 32.44        
Core8: 41.16        Core9: 27.31        
Core10: 26.25        Core11: 33.86        
Core12: 18.49        Core13: 35.45        
Core14: 29.81        Core15: 34.73        
Core16: 27.14        Core17: 36.03        
Core18: 29.09        Core19: 36.91        
Core20: 28.76        Core21: 42.68        
Core22: 29.12        Core23: 36.67        
Core24: 28.33        Core25: 37.73        
Core26: 29.66        Core27: 41.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.44
Socket1: 36.51
DDR read Latency(ns)
Socket0: 37452.09
Socket1: 152.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.02        Core1: 39.79        
Core2: 25.97        Core3: 36.37        
Core4: 26.33        Core5: 37.72        
Core6: 23.85        Core7: 33.94        
Core8: 27.79        Core9: 27.21        
Core10: 25.67        Core11: 34.61        
Core12: 26.84        Core13: 35.67        
Core14: 27.09        Core15: 36.01        
Core16: 25.15        Core17: 37.40        
Core18: 25.63        Core19: 37.05        
Core20: 25.89        Core21: 42.74        
Core22: 26.92        Core23: 37.11        
Core24: 28.67        Core25: 37.04        
Core26: 28.14        Core27: 40.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.51
Socket1: 36.95
DDR read Latency(ns)
Socket0: 38223.94
Socket1: 152.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.82        Core1: 39.61        
Core2: 28.88        Core3: 36.68        
Core4: 27.94        Core5: 37.73        
Core6: 28.34        Core7: 31.45        
Core8: 28.73        Core9: 28.12        
Core10: 27.30        Core11: 35.33        
Core12: 28.79        Core13: 35.71        
Core14: 26.39        Core15: 34.87        
Core16: 25.42        Core17: 37.17        
Core18: 25.28        Core19: 36.76        
Core20: 27.87        Core21: 42.69        
Core22: 28.78        Core23: 37.05        
Core24: 28.35        Core25: 38.05        
Core26: 29.15        Core27: 42.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 36.71
DDR read Latency(ns)
Socket0: 38589.29
Socket1: 152.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.20        Core1: 39.69        
Core2: 28.24        Core3: 36.92        
Core4: 29.29        Core5: 37.72        
Core6: 26.08        Core7: 31.77        
Core8: 27.90        Core9: 27.65        
Core10: 26.87        Core11: 34.92        
Core12: 28.83        Core13: 35.62        
Core14: 26.37        Core15: 35.54        
Core16: 26.46        Core17: 35.88        
Core18: 26.54        Core19: 36.85        
Core20: 28.07        Core21: 42.43        
Core22: 28.74        Core23: 37.02        
Core24: 28.58        Core25: 37.25        
Core26: 27.97        Core27: 42.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.55
Socket1: 36.64
DDR read Latency(ns)
Socket0: 38708.42
Socket1: 152.23
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3665
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14411986802; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14411991010; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206067489; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206067489; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206071385; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206071385; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206074896; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206074896; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206078487; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206078487; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005098263; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4296126; Consumed Joules: 262.21; Watts: 43.67; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2361722; Consumed DRAM Joules: 36.13; DRAM Watts: 6.02
S1P0; QPIClocks: 14412090426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412092426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206128580; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206128580; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206128485; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206128485; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206129184; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206129184; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206129206; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206129206; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005122400; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8296945; Consumed Joules: 506.41; Watts: 84.33; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6618157; Consumed DRAM Joules: 101.26; DRAM Watts: 16.86
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f29
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     262 K    818 K    0.68    0.08    0.01    0.02     6440        0        9     70
   1    1     0.20   0.18   1.08    1.20     118 M    144 M    0.17    0.21    0.06    0.07     3640    22718      215     52
   2    0     0.00   0.36   0.00    0.60    8601       46 K    0.81    0.11    0.00    0.02      504        0        0     68
   3    1     0.17   0.16   1.05    1.20     117 M    141 M    0.17    0.24    0.07    0.09     3696    21816       72     52
   4    0     0.00   0.33   0.00    0.60    5900       34 K    0.83    0.11    0.00    0.02     1568        0        0     69
   5    1     0.19   0.17   1.09    1.20     119 M    142 M    0.17    0.24    0.06    0.08     2016    22216       84     53
   6    0     0.00   0.56   0.00    0.60      38 K     76 K    0.49    0.40    0.01    0.01     4536        3        1     69
   7    1     0.11   0.13   0.83    1.19      92 M    111 M    0.17    0.24    0.09    0.10     4536    18897      615     52
   8    0     0.00   0.34   0.00    0.60    4325       30 K    0.86    0.12    0.00    0.02     2744        0        0     68
   9    1     0.19   0.64   0.29    0.73    6308 K     11 M    0.44    0.49    0.00    0.01      168      453       65     53
  10    0     0.00   0.33   0.00    0.60    3872       30 K    0.87    0.13    0.00    0.02      504        0        0     67
  11    1     0.20   0.21   0.97    1.20      95 M    115 M    0.17    0.27    0.05    0.06     3584    18253      210     51
  12    0     0.00   0.33   0.00    0.60    5272       31 K    0.83    0.16    0.00    0.02     1960        0        0     69
  13    1     0.20   0.20   0.99    1.20      99 M    120 M    0.18    0.26    0.05    0.06     3864    19760       54     51
  14    0     0.00   0.33   0.00    0.60    4999       29 K    0.83    0.16    0.00    0.02      112        0        0     69
  15    1     0.17   0.19   0.90    1.18      92 M    112 M    0.18    0.25    0.05    0.07     3304    17379      152     51
  16    0     0.00   0.33   0.00    0.60    5658       33 K    0.83    0.16    0.00    0.02      392        0        0     68
  17    1     0.12   0.15   0.79    1.19      89 M    108 M    0.17    0.20    0.08    0.09     2800    17693       45     52
  18    0     0.00   0.32   0.00    0.60    5077       30 K    0.83    0.10    0.00    0.02      280        0        0     69
  19    1     0.17   0.19   0.92    1.20      93 M    113 M    0.17    0.25    0.05    0.07     4648    18482       60     53
  20    0     0.00   0.34   0.00    0.60    5954       33 K    0.82    0.10    0.00    0.02      336        0        0     69
  21    1     0.10   0.22   0.44    0.92      53 M     63 M    0.16    0.23    0.06    0.07     1232    10556       13     54
  22    0     0.00   0.32   0.00    0.60    4937       29 K    0.83    0.10    0.00    0.02      112        0        0     70
  23    1     0.17   0.18   0.92    1.20      92 M    112 M    0.18    0.24    0.06    0.07     1904    17721       53     53
  24    0     0.00   0.32   0.00    0.60    4720       31 K    0.85    0.12    0.00    0.02      560        0        0     70
  25    1     0.21   0.29   0.71    1.20      55 M     69 M    0.21    0.29    0.03    0.03      840    10025       56     53
  26    0     0.00   0.31   0.00    0.60    4397       25 K    0.83    0.11    0.00    0.02     3136        0        1     70
  27    1     0.09   0.23   0.41    0.90      51 M     61 M    0.16    0.23    0.06    0.07        0     9552       14     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     365 K   1282 K    0.72    0.12    0.01    0.02    23184        3       11     60
 SKT    1     0.16   0.20   0.81    1.15    1176 M   1427 M    0.18    0.25    0.05    0.06    36232   225521     1708     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.41    1.15    1177 M   1429 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  114 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.42 %

 C1 core residency: 14.47 %; C3 core residency: 0.27 %; C6 core residency: 49.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 4.97 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.02 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.55     0.50     218.71      30.11         159.80
 SKT   1    195.90    95.89     423.81      84.59         182.53
---------------------------------------------------------------------------------------------------------------
       *    197.45    96.38     642.52     114.71         182.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1019
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    78.94 --||-- Mem Ch  0: Reads (MB/s):  9644.64 --|
|--            Writes(MB/s):    27.87 --||--            Writes(MB/s):  4784.42 --|
|-- Mem Ch  1: Reads (MB/s):    70.13 --||-- Mem Ch  1: Reads (MB/s):  9645.06 --|
|--            Writes(MB/s):    23.86 --||--            Writes(MB/s):  4780.63 --|
|-- Mem Ch  2: Reads (MB/s):    73.76 --||-- Mem Ch  2: Reads (MB/s):  9646.46 --|
|--            Writes(MB/s):    27.47 --||--            Writes(MB/s):  4784.56 --|
|-- Mem Ch  3: Reads (MB/s):    70.59 --||-- Mem Ch  3: Reads (MB/s):  9644.07 --|
|--            Writes(MB/s):    23.26 --||--            Writes(MB/s):  4781.57 --|
|-- NODE 0 Mem Read (MB/s) :   293.42 --||-- NODE 1 Mem Read (MB/s) : 38580.23 --|
|-- NODE 0 Mem Write(MB/s) :   102.46 --||-- NODE 1 Mem Write(MB/s) : 19131.18 --|
|-- NODE 0 P. Write (T/s):     124380 --||-- NODE 1 P. Write (T/s):     420521 --|
|-- NODE 0 Memory (MB/s):      395.88 --||-- NODE 1 Memory (MB/s):    57711.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      38873.64                --|
            |--                System Write Throughput(MB/s):      19233.65                --|
            |--               System Memory Throughput(MB/s):      58107.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 110a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     144 M        48    1327 K   456 K    636 K     0      72  
 1     154 M         0      43 M   363 M    805 K     0    1977 K
-----------------------------------------------------------------------
 *     298 M        48      44 M   363 M   1441 K     0    1977 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.23        Core1: 36.01        
Core2: 28.04        Core3: 36.82        
Core4: 27.70        Core5: 35.01        
Core6: 27.14        Core7: 36.54        
Core8: 29.25        Core9: 26.65        
Core10: 29.67        Core11: 35.60        
Core12: 26.75        Core13: 34.43        
Core14: 27.54        Core15: 36.14        
Core16: 25.86        Core17: 34.92        
Core18: 27.60        Core19: 34.84        
Core20: 26.14        Core21: 32.96        
Core22: 25.71        Core23: 34.82        
Core24: 25.46        Core25: 32.57        
Core26: 26.65        Core27: 38.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.77
Socket1: 35.09
DDR read Latency(ns)
Socket0: 41252.45
Socket1: 156.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 36.11        
Core2: 31.97        Core3: 37.43        
Core4: 29.05        Core5: 35.42        
Core6: 27.68        Core7: 37.19        
Core8: 30.75        Core9: 27.59        
Core10: 29.73        Core11: 36.21        
Core12: 29.41        Core13: 35.06        
Core14: 27.57        Core15: 36.08        
Core16: 33.47        Core17: 35.15        
Core18: 28.85        Core19: 35.08        
Core20: 24.87        Core21: 33.89        
Core22: 27.00        Core23: 34.73        
Core24: 29.37        Core25: 33.24        
Core26: 27.26        Core27: 36.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.51
Socket1: 35.45
DDR read Latency(ns)
Socket0: 42870.09
Socket1: 157.00
irq_total: 415172.940054902
cpu_total: 33.20
cpu_0: 0.93
cpu_1: 78.32
cpu_2: 0.13
cpu_3: 78.12
cpu_4: 0.07
cpu_5: 77.26
cpu_6: 0.07
cpu_7: 60.77
cpu_8: 0.07
cpu_9: 30.19
cpu_10: 0.13
cpu_11: 69.15
cpu_12: 0.13
cpu_13: 71.28
cpu_14: 0.07
cpu_15: 63.50
cpu_16: 0.20
cpu_17: 62.30
cpu_18: 0.13
cpu_19: 78.39
cpu_20: 0.13
cpu_21: 68.88
cpu_22: 0.13
cpu_23: 75.47
cpu_24: 0.13
cpu_25: 65.03
cpu_26: 0.20
cpu_27: 48.40
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1087240
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1017012
Total_tx_packets: 2104252
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 8895863
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8202232
Total_rx_bytes: 17098095
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9799735040
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9171471181
Total_tx_bytes_phy: 18971206221
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9795428240
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9167306152
Total_tx_bytes: 18962734392
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 134781
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 124276
Total_rx_packets: 259057
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 137357
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 124271
Total_rx_packets_phy: 261628
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1087235
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1017022
Total_tx_packets_phy: 2104257
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 9599822
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8699034
Total_rx_bytes_phy: 18298856


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.55        Core1: 35.21        
Core2: 26.75        Core3: 37.60        
Core4: 28.43        Core5: 34.14        
Core6: 28.92        Core7: 35.68        
Core8: 27.20        Core9: 25.82        
Core10: 27.23        Core11: 34.00        
Core12: 29.97        Core13: 34.06        
Core14: 29.08        Core15: 34.63        
Core16: 28.84        Core17: 34.56        
Core18: 30.67        Core19: 34.73        
Core20: 27.92        Core21: 31.99        
Core22: 28.29        Core23: 34.21        
Core24: 19.47        Core25: 32.52        
Core26: 27.03        Core27: 38.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.10
Socket1: 34.52
DDR read Latency(ns)
Socket0: 40394.10
Socket1: 158.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.05        Core1: 35.84        
Core2: 29.94        Core3: 37.02        
Core4: 26.33        Core5: 34.19        
Core6: 27.07        Core7: 37.30        
Core8: 28.98        Core9: 25.65        
Core10: 27.32        Core11: 34.58        
Core12: 28.37        Core13: 34.66        
Core14: 28.24        Core15: 35.17        
Core16: 29.73        Core17: 34.83        
Core18: 29.93        Core19: 34.77        
Core20: 25.73        Core21: 32.94        
Core22: 26.06        Core23: 34.75        
Core24: 25.87        Core25: 32.45        
Core26: 26.57        Core27: 38.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.97
Socket1: 34.89
DDR read Latency(ns)
Socket0: 41782.08
Socket1: 157.18


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.67        Core1: 35.75        
Core2: 29.29        Core3: 37.18        
Core4: 28.64        Core5: 34.52        
Core6: 27.89        Core7: 35.71        
Core8: 29.31        Core9: 25.45        
Core10: 27.89        Core11: 36.02        
Core12: 28.74        Core13: 34.22        
Core14: 28.43        Core15: 35.48        
Core16: 28.45        Core17: 34.74        
Core18: 28.68        Core19: 34.65        
Core20: 26.09        Core21: 32.79        
Core22: 27.19        Core23: 34.48        
Core24: 26.72        Core25: 32.49        
Core26: 26.66        Core27: 36.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.43
Socket1: 34.77
DDR read Latency(ns)
Socket0: 41748.27
Socket1: 157.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 36.05        
Core2: 29.12        Core3: 38.43        
Core4: 27.61        Core5: 35.67        
Core6: 27.56        Core7: 37.74        
Core8: 28.31        Core9: 25.86        
Core10: 26.70        Core11: 34.26        
Core12: 27.18        Core13: 34.52        
Core14: 27.44        Core15: 36.81        
Core16: 27.66        Core17: 35.17        
Core18: 28.10        Core19: 35.85        
Core20: 25.66        Core21: 33.71        
Core22: 27.99        Core23: 35.08        
Core24: 27.09        Core25: 33.27        
Core26: 25.31        Core27: 37.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.63
Socket1: 35.47
DDR read Latency(ns)
Socket0: 40913.90
Socket1: 156.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4804
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14413187154; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14413191598; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206659532; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206659532; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206665002; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206665002; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206669873; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206669873; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206672301; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206672301; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005599613; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4285781; Consumed Joules: 261.58; Watts: 43.56; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2357620; Consumed DRAM Joules: 36.07; DRAM Watts: 6.01
S1P0; QPIClocks: 14413298830; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14413301022; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206731364; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206731364; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206731431; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206731431; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206731511; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206731511; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206731576; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206731576; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005621113; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8331125; Consumed Joules: 508.49; Watts: 84.68; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6630560; Consumed DRAM Joules: 101.45; DRAM Watts: 16.89
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1398
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     259 K    810 K    0.68    0.08    0.01    0.02     8344        1        5     69
   1    1     0.12   0.12   0.95    1.20     110 M    130 M    0.16    0.22    0.09    0.11     3808    22004       87     53
   2    0     0.00   0.34   0.00    0.60    8115       42 K    0.81    0.11    0.00    0.02      280        0        0     68
   3    1     0.12   0.13   0.92    1.20     107 M    128 M    0.16    0.22    0.09    0.10     2744    20599       40     52
   4    0     0.00   0.32   0.00    0.60    5436       31 K    0.83    0.10    0.00    0.02      728        0        0     69
   5    1     0.13   0.14   0.94    1.20     107 M    128 M    0.16    0.23    0.08    0.10     4144    20468       69     53
   6    0     0.00   0.34   0.00    0.60    3634       30 K    0.88    0.10    0.00    0.02     1512        0        1     69
   7    1     0.19   0.26   0.73    1.15      68 M     84 M    0.19    0.26    0.04    0.04      448    12893      266     52
   8    0     0.00   0.35   0.00    0.60    7515       39 K    0.81    0.14    0.00    0.02     1904        0        0     68
   9    1     0.22   0.66   0.33    0.79    8431 K     14 M    0.40    0.48    0.00    0.01      224      573      213     53
  10    0     0.00   0.43   0.00    0.60    6369       37 K    0.83    0.16    0.00    0.02      280        0        0     67
  11    1     0.22   0.25   0.90    1.17      84 M    103 M    0.19    0.29    0.04    0.05     3752    14939      103     51
  12    0     0.00   0.35   0.00    0.60    4726       31 K    0.85    0.16    0.00    0.02        0        0        0     69
  13    1     0.17   0.19   0.89    1.20      90 M    110 M    0.18    0.26    0.05    0.06     2184    18030       61     51
  14    0     0.00   0.36   0.00    0.60    6012       31 K    0.81    0.17    0.00    0.02      224        0        0     69
  15    1     0.20   0.25   0.80    1.20      70 M     87 M    0.20    0.27    0.04    0.04      392    12458      377     51
  16    0     0.00   0.34   0.00    0.60    7280       31 K    0.77    0.16    0.00    0.02      952        0        0     69
  17    1     0.09   0.12   0.76    1.20      90 M    107 M    0.16    0.22    0.10    0.12     2520    17528      104     51
  18    0     0.00   0.32   0.00    0.60    5211       29 K    0.82    0.11    0.00    0.02      168        0        0     70
  19    1     0.22   0.23   0.96    1.20      91 M    112 M    0.19    0.27    0.04    0.05     2856    17731       76     53
  20    0     0.00   0.33   0.00    0.60    6067       28 K    0.79    0.12    0.00    0.02      168        0        0     69
  21    1     0.16   0.20   0.84    1.19      82 M    101 M    0.19    0.27    0.05    0.06     3528    16577       14     53
  22    0     0.00   0.31   0.00    0.60    4449       25 K    0.83    0.11    0.00    0.02      280        1        0     70
  23    1     0.18   0.20   0.91    1.20      92 M    113 M    0.19    0.23    0.05    0.06     3640    17624      160     53
  24    0     0.00   0.35   0.00    0.60    5808       42 K    0.86    0.13    0.00    0.02      672        1        0     70
  25    1     0.13   0.17   0.78    1.19      78 M     96 M    0.18    0.26    0.06    0.07     5544    16846      168     53
  26    0     0.00   0.54   0.00    0.60      66 K    118 K    0.44    0.21    0.01    0.02     8176        4        3     68
  27    1     0.13   0.20   0.63    1.09      67 M     82 M    0.18    0.25    0.05    0.06      448    12955       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     396 K   1332 K    0.70    0.11    0.01    0.02    23688        7        7     60
 SKT    1     0.16   0.20   0.81    1.17    1150 M   1401 M    0.18    0.25    0.05    0.06    36232   221225     1764     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.41    1.17    1150 M   1402 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   22 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.80 %

 C1 core residency: 16.76 %; C3 core residency: 0.46 %; C6 core residency: 47.98 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.04 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.05 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.47     0.51     219.16      30.12         165.90
 SKT   1    194.01    95.86     426.65      84.52         180.98
---------------------------------------------------------------------------------------------------------------
       *    195.48    96.37     645.81     114.64         181.00
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1481
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    79.23 --||-- Mem Ch  0: Reads (MB/s):  9456.58 --|
|--            Writes(MB/s):    27.84 --||--            Writes(MB/s):  4793.54 --|
|-- Mem Ch  1: Reads (MB/s):    68.20 --||-- Mem Ch  1: Reads (MB/s):  9454.11 --|
|--            Writes(MB/s):    23.59 --||--            Writes(MB/s):  4789.52 --|
|-- Mem Ch  2: Reads (MB/s):    73.18 --||-- Mem Ch  2: Reads (MB/s):  9457.66 --|
|--            Writes(MB/s):    27.47 --||--            Writes(MB/s):  4793.94 --|
|-- Mem Ch  3: Reads (MB/s):    71.64 --||-- Mem Ch  3: Reads (MB/s):  9454.54 --|
|--            Writes(MB/s):    23.17 --||--            Writes(MB/s):  4789.67 --|
|-- NODE 0 Mem Read (MB/s) :   292.25 --||-- NODE 1 Mem Read (MB/s) : 37822.88 --|
|-- NODE 0 Mem Write(MB/s) :   102.07 --||-- NODE 1 Mem Write(MB/s) : 19166.67 --|
|-- NODE 0 P. Write (T/s):     124383 --||-- NODE 1 P. Write (T/s):     403186 --|
|-- NODE 0 Memory (MB/s):      394.32 --||-- NODE 1 Memory (MB/s):    56989.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      38115.13                --|
            |--                System Write Throughput(MB/s):      19268.73                --|
            |--               System Memory Throughput(MB/s):      57383.86                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1556
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     150 M       108     919 K   460 K    782 K     0     144  
 1     163 M        24      52 M   387 M    922 K     0    2459 K
-----------------------------------------------------------------------
 *     314 M       132      53 M   387 M   1704 K     0    2459 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.62        Core1: 35.49        
Core2: 24.53        Core3: 38.76        
Core4: 20.90        Core5: 34.05        
Core6: 19.11        Core7: 30.85        
Core8: 27.42        Core9: 24.36        
Core10: 29.06        Core11: 31.49        
Core12: 26.09        Core13: 29.18        
Core14: 27.03        Core15: 40.36        
Core16: 26.56        Core17: 30.05        
Core18: 27.50        Core19: 30.05        
Core20: 25.24        Core21: 30.96        
Core22: 27.01        Core23: 36.43        
Core24: 26.12        Core25: 29.99        
Core26: 26.78        Core27: 36.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.22
Socket1: 32.47
DDR read Latency(ns)
Socket0: 39516.76
Socket1: 162.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.12        Core1: 35.11        
Core2: 28.71        Core3: 38.81        
Core4: 27.49        Core5: 34.65        
Core6: 27.31        Core7: 30.59        
Core8: 28.19        Core9: 23.81        
Core10: 26.47        Core11: 31.26        
Core12: 27.73        Core13: 30.69        
Core14: 27.21        Core15: 40.47        
Core16: 26.80        Core17: 30.75        
Core18: 29.85        Core19: 31.22        
Core20: 25.56        Core21: 31.37        
Core22: 26.82        Core23: 35.64        
Core24: 25.94        Core25: 30.44        
Core26: 28.77        Core27: 36.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.02
Socket1: 32.79
DDR read Latency(ns)
Socket0: 40607.78
Socket1: 160.99
irq_total: 491542.475093347
cpu_total: 33.54
cpu_0: 0.93
cpu_1: 85.11
cpu_2: 0.13
cpu_3: 55.32
cpu_4: 0.07
cpu_5: 94.61
cpu_6: 0.07
cpu_7: 66.49
cpu_8: 0.07
cpu_9: 28.92
cpu_10: 0.07
cpu_11: 86.24
cpu_12: 0.07
cpu_13: 79.99
cpu_14: 0.07
cpu_15: 35.04
cpu_16: 0.13
cpu_17: 79.59
cpu_18: 0.07
cpu_19: 82.18
cpu_20: 0.13
cpu_21: 73.87
cpu_22: 0.07
cpu_23: 50.40
cpu_24: 0.13
cpu_25: 73.94
cpu_26: 0.13
cpu_27: 45.28
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 155601
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 114943
Total_rx_packets_phy: 270544
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 10263427
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7586114
Total_rx_bytes: 17849541
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10891565
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8046037
Total_rx_bytes_phy: 18937602
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 10177909677
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9380483320
Total_tx_bytes: 19558392997
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 155506
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 114941
Total_rx_packets: 270447
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 10182307946
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9384771877
Total_tx_bytes_phy: 19567079823
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1129711
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1040661
Total_tx_packets: 2170372
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1129697
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1040675
Total_tx_packets_phy: 2170372


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.32        Core1: 35.15        
Core2: 20.60        Core3: 38.55        
Core4: 28.08        Core5: 34.34        
Core6: 28.06        Core7: 30.27        
Core8: 28.11        Core9: 23.79        
Core10: 28.30        Core11: 31.00        
Core12: 25.94        Core13: 29.53        
Core14: 26.10        Core15: 40.24        
Core16: 29.04        Core17: 29.84        
Core18: 25.29        Core19: 29.91        
Core20: 28.03        Core21: 30.46        
Core22: 22.36        Core23: 37.50        
Core24: 20.88        Core25: 29.74        
Core26: 19.08        Core27: 36.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.89
Socket1: 32.22
DDR read Latency(ns)
Socket0: 39273.04
Socket1: 162.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.00        Core1: 35.51        
Core2: 28.28        Core3: 38.45        
Core4: 27.15        Core5: 34.59        
Core6: 27.31        Core7: 30.87        
Core8: 29.22        Core9: 23.05        
Core10: 28.01        Core11: 31.36        
Core12: 28.14        Core13: 31.15        
Core14: 26.49        Core15: 40.66        
Core16: 28.03        Core17: 30.10        
Core18: 29.81        Core19: 31.34        
Core20: 27.82        Core21: 31.55        
Core22: 27.71        Core23: 35.97        
Core24: 28.06        Core25: 30.52        
Core26: 28.18        Core27: 35.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 32.82
DDR read Latency(ns)
Socket0: 40997.55
Socket1: 160.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.38        Core1: 35.18        
Core2: 27.73        Core3: 38.76        
Core4: 26.45        Core5: 35.15        
Core6: 26.95        Core7: 29.32        
Core8: 27.39        Core9: 24.20        
Core10: 26.41        Core11: 30.99        
Core12: 26.98        Core13: 29.61        
Core14: 25.65        Core15: 37.04        
Core16: 28.67        Core17: 30.54        
Core18: 27.34        Core19: 29.89        
Core20: 26.73        Core21: 30.54        
Core22: 28.35        Core23: 37.33        
Core24: 28.04        Core25: 32.46        
Core26: 31.09        Core27: 36.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.21
Socket1: 32.66
DDR read Latency(ns)
Socket0: 41068.53
Socket1: 162.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.30        Core1: 35.21        
Core2: 26.61        Core3: 38.85        
Core4: 28.96        Core5: 35.10        
Core6: 28.83        Core7: 30.53        
Core8: 29.29        Core9: 23.03        
Core10: 27.86        Core11: 31.48        
Core12: 27.19        Core13: 29.91        
Core14: 27.88        Core15: 39.86        
Core16: 26.77        Core17: 30.53        
Core18: 27.28        Core19: 30.48        
Core20: 26.30        Core21: 30.65        
Core22: 30.47        Core23: 37.11        
Core24: 26.19        Core25: 30.67        
Core26: 28.34        Core27: 36.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.16
Socket1: 32.65
DDR read Latency(ns)
Socket0: 40447.89
Socket1: 160.94
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5882
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415951562; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415955818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208041154; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208041154; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7208045871; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7208045871; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208050343; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208050343; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7208054666; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7208054666; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006749908; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4297187; Consumed Joules: 262.28; Watts: 43.66; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2363304; Consumed DRAM Joules: 36.16; DRAM Watts: 6.02
S1P0; QPIClocks: 14416057130; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14416059774; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208112401; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208112401; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7208112292; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7208112292; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208112462; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208112462; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7208112416; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7208112416; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006776854; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8230354; Consumed Joules: 502.34; Watts: 83.63; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6590778; Consumed DRAM Joules: 100.84; DRAM Watts: 16.79
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17cb
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     278 K    865 K    0.68    0.09    0.01    0.02     9520        2        5     69
   1    1     0.23   0.22   1.03    1.20     103 M    126 M    0.18    0.28    0.04    0.05     1008    18460       83     53
   2    0     0.00   0.38   0.00    0.60      12 K     55 K    0.78    0.09    0.00    0.02      336        0        0     68
   3    1     0.14   0.19   0.73    1.19      80 M     97 M    0.17    0.22    0.06    0.07     2128    14413      108     52
   4    0     0.00   0.34   0.00    0.60    5104       29 K    0.83    0.12    0.00    0.02     1120        0        0     69
   5    1     0.21   0.18   1.15    1.20     126 M    154 M    0.18    0.26    0.06    0.07     3864    22530       81     53
   6    0     0.00   0.40   0.00    0.60    4655       34 K    0.87    0.15    0.00    0.02      504        0        0     69
   7    1     0.11   0.14   0.79    1.20      85 M    104 M    0.18    0.25    0.08    0.09     4256    17272      346     52
   8    0     0.00   0.41   0.00    0.60    6474       38 K    0.83    0.22    0.00    0.01     1400        0        1     68
   9    1     0.22   0.65   0.34    0.79    7051 K     12 M    0.44    0.48    0.00    0.01       56      673       39     53
  10    0     0.00   0.40   0.00    0.60    7457       46 K    0.84    0.21    0.00    0.01      392        0        0     67
  11    1     0.22   0.21   1.03    1.20     102 M    127 M    0.20    0.28    0.05    0.06     2800    17729       69     51
  12    0     0.00   0.37   0.00    0.60    7742       48 K    0.84    0.22    0.00    0.01      224        0        0     69
  13    1     0.19   0.19   0.99    1.20      98 M    122 M    0.19    0.30    0.05    0.06     3024    20336       52     51
  14    0     0.00   0.40   0.00    0.60    8431       49 K    0.83    0.20    0.00    0.02     2072        0        0     69
  15    1     0.10   0.24   0.40    0.91      50 M     59 M    0.15    0.24    0.05    0.06     1064     8537      220     52
  16    0     0.00   0.34   0.00    0.60    5949       41 K    0.85    0.16    0.00    0.02      672        0        0     69
  17    1     0.20   0.20   0.98    1.20      96 M    122 M    0.21    0.28    0.05    0.06     3416    18249      112     51
  18    0     0.00   0.32   0.00    0.60    5292       39 K    0.87    0.13    0.00    0.02      616        0        0     69
  19    1     0.19   0.19   1.02    1.20      98 M    123 M    0.21    0.29    0.05    0.06     4256    19360       55     53
  20    0     0.00   0.34   0.00    0.60    4802       40 K    0.88    0.12    0.00    0.02      224        0        0     69
  21    1     0.14   0.17   0.86    1.19      90 M    111 M    0.18    0.26    0.06    0.08     2128    17609      142     53
  22    0     0.00   0.32   0.00    0.60    6147       33 K    0.82    0.11    0.00    0.02      280        0        0     70
  23    1     0.11   0.21   0.50    0.99      62 M     75 M    0.17    0.23    0.06    0.07      448    11348      141     54
  24    0     0.00   0.33   0.00    0.60    5085       39 K    0.87    0.12    0.00    0.02      168        0        0     70
  25    1     0.17   0.19   0.87    1.20      84 M    105 M    0.20    0.28    0.05    0.06     5544    17323      185     53
  26    0     0.00   0.59   0.00    0.60      22 K     52 K    0.57    0.16    0.01    0.01     3360        0        2     69
  27    1     0.19   0.32   0.59    1.07      51 M     63 M    0.20    0.28    0.03    0.03     2296     9081       32     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.42   0.00    0.60     380 K   1415 K    0.73    0.12    0.01    0.02    20888        2        8     60
 SKT    1     0.17   0.21   0.81    1.15    1138 M   1406 M    0.19    0.27    0.05    0.06    36288   212920     1665     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.09   0.21   0.40    1.15    1139 M   1407 M    0.19    0.27    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   24 G ; Active cycles:  113 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.20 %

 C1 core residency: 15.50 %; C3 core residency: 0.30 %; C6 core residency: 48.99 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.09 => corresponds to 2.15 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       17 G     17 G   |   18%    18%   
 SKT    1       41 G     41 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  118 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.44     0.51     218.67      30.13         161.11
 SKT   1    191.14    96.72     424.80      84.75         176.32
---------------------------------------------------------------------------------------------------------------
       *    192.58    97.22     643.47     114.88         176.87
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18b0
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    76.38 --||-- Mem Ch  0: Reads (MB/s):  9712.42 --|
|--            Writes(MB/s):    27.18 --||--            Writes(MB/s):  4802.99 --|
|-- Mem Ch  1: Reads (MB/s):    64.60 --||-- Mem Ch  1: Reads (MB/s):  9709.74 --|
|--            Writes(MB/s):    23.19 --||--            Writes(MB/s):  4798.81 --|
|-- Mem Ch  2: Reads (MB/s):    68.09 --||-- Mem Ch  2: Reads (MB/s):  9712.41 --|
|--            Writes(MB/s):    26.84 --||--            Writes(MB/s):  4803.26 --|
|-- Mem Ch  3: Reads (MB/s):    66.51 --||-- Mem Ch  3: Reads (MB/s):  9710.19 --|
|--            Writes(MB/s):    22.88 --||--            Writes(MB/s):  4799.58 --|
|-- NODE 0 Mem Read (MB/s) :   275.59 --||-- NODE 1 Mem Read (MB/s) : 38844.76 --|
|-- NODE 0 Mem Write(MB/s) :   100.09 --||-- NODE 1 Mem Write(MB/s) : 19204.64 --|
|-- NODE 0 P. Write (T/s):     124389 --||-- NODE 1 P. Write (T/s):     427269 --|
|-- NODE 0 Memory (MB/s):      375.67 --||-- NODE 1 Memory (MB/s):    58049.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39120.34                --|
            |--                System Write Throughput(MB/s):      19304.73                --|
            |--               System Memory Throughput(MB/s):      58425.07                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1984
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     144 M        24     750 K   728 K    756 K     0      36  
 1     156 M        24      50 M   368 M    799 K     0    2204 K
-----------------------------------------------------------------------
 *     300 M        48      51 M   368 M   1556 K     0    2204 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.11        Core1: 37.52        
Core2: 25.86        Core3: 38.18        
Core4: 25.94        Core5: 36.33        
Core6: 25.68        Core7: 37.53        
Core8: 28.10        Core9: 25.52        
Core10: 25.38        Core11: 33.56        
Core12: 25.24        Core13: 33.44        
Core14: 25.88        Core15: 37.73        
Core16: 26.78        Core17: 34.87        
Core18: 27.70        Core19: 34.24        
Core20: 27.61        Core21: 37.72        
Core22: 27.37        Core23: 34.93        
Core24: 27.07        Core25: 33.83        
Core26: 28.12        Core27: 37.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.04
Socket1: 35.78
DDR read Latency(ns)
Socket0: 44268.59
Socket1: 154.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.98        Core1: 36.95        
Core2: 28.26        Core3: 38.47        
Core4: 26.22        Core5: 36.70        
Core6: 28.21        Core7: 37.62        
Core8: 25.91        Core9: 25.66        
Core10: 23.36        Core11: 33.79        
Core12: 26.75        Core13: 33.17        
Core14: 27.36        Core15: 37.75        
Core16: 26.55        Core17: 34.49        
Core18: 27.06        Core19: 34.20        
Core20: 29.18        Core21: 37.53        
Core22: 27.17        Core23: 35.21        
Core24: 24.18        Core25: 33.98        
Core26: 27.72        Core27: 36.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.57
Socket1: 35.78
DDR read Latency(ns)
Socket0: 44074.98
Socket1: 154.93
irq_total: 442935.481739441
cpu_total: 33.84
cpu_0: 0.93
cpu_1: 91.48
cpu_2: 0.07
cpu_3: 75.05
cpu_4: 0.07
cpu_5: 96.74
cpu_6: 0.00
cpu_7: 61.94
cpu_8: 0.07
cpu_9: 17.43
cpu_10: 0.00
cpu_11: 65.60
cpu_12: 0.07
cpu_13: 73.12
cpu_14: 0.07
cpu_15: 53.76
cpu_16: 0.00
cpu_17: 70.46
cpu_18: 0.07
cpu_19: 77.25
cpu_20: 0.07
cpu_21: 60.41
cpu_22: 0.00
cpu_23: 73.39
cpu_24: 0.07
cpu_25: 75.85
cpu_26: 0.07
cpu_27: 53.43
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 10043566
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 8963339
Total_rx_bytes_phy: 19006905
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1090814
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1006331
Total_tx_packets: 2097145
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 143333
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 128044
Total_rx_packets: 271377
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 143493
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 128047
Total_rx_packets_phy: 271540
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9836825698
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9075111858
Total_tx_bytes_phy: 18911937556
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1090803
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1006337
Total_tx_packets_phy: 2097140
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9832558212
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9071041102
Total_tx_bytes: 18903599314
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 9460009
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 8450951
Total_rx_bytes: 17910960


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.74        Core1: 37.46        
Core2: 20.99        Core3: 38.28        
Core4: 21.39        Core5: 36.19        
Core6: 25.84        Core7: 36.74        
Core8: 21.98        Core9: 25.57        
Core10: 24.53        Core11: 33.72        
Core12: 27.78        Core13: 33.15        
Core14: 25.13        Core15: 37.94        
Core16: 28.86        Core17: 34.74        
Core18: 27.09        Core19: 33.97        
Core20: 28.89        Core21: 37.09        
Core22: 28.57        Core23: 35.45        
Core24: 28.58        Core25: 33.47        
Core26: 29.06        Core27: 36.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.55
Socket1: 35.64
DDR read Latency(ns)
Socket0: 42465.78
Socket1: 154.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.23        Core1: 37.66        
Core2: 28.36        Core3: 38.60        
Core4: 26.94        Core5: 37.10        
Core6: 29.28        Core7: 37.18        
Core8: 27.75        Core9: 25.51        
Core10: 24.80        Core11: 34.23        
Core12: 26.24        Core13: 33.47        
Core14: 25.94        Core15: 37.22        
Core16: 28.39        Core17: 35.05        
Core18: 27.27        Core19: 34.34        
Core20: 28.94        Core21: 36.36        
Core22: 28.82        Core23: 35.66        
Core24: 26.85        Core25: 34.21        
Core26: 27.55        Core27: 37.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.60
Socket1: 35.96
DDR read Latency(ns)
Socket0: 44148.94
Socket1: 153.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.03        Core1: 37.53        
Core2: 29.21        Core3: 38.98        
Core4: 30.22        Core5: 36.58        
Core6: 27.60        Core7: 36.68        
Core8: 26.19        Core9: 25.10        
Core10: 25.80        Core11: 34.01        
Core12: 24.63        Core13: 33.23        
Core14: 27.60        Core15: 37.80        
Core16: 27.89        Core17: 35.17        
Core18: 26.97        Core19: 34.33        
Core20: 29.16        Core21: 37.29        
Core22: 28.79        Core23: 34.98        
Core24: 26.85        Core25: 33.77        
Core26: 28.96        Core27: 38.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 30.53
Socket1: 35.89
DDR read Latency(ns)
Socket0: 43207.98
Socket1: 154.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.11        Core1: 37.78        
Core2: 28.68        Core3: 39.18        
Core4: 26.73        Core5: 36.53        
Core6: 27.94        Core7: 37.72        
Core8: 27.36        Core9: 25.41        
Core10: 24.12        Core11: 34.52        
Core12: 25.66        Core13: 33.86        
Core14: 26.49        Core15: 37.78        
Core16: 26.39        Core17: 35.51        
Core18: 25.66        Core19: 34.51        
Core20: 26.53        Core21: 36.13        
Core22: 27.61        Core23: 35.33        
Core24: 28.93        Core25: 34.46        
Core26: 25.46        Core27: 36.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.55
Socket1: 36.05
DDR read Latency(ns)
Socket0: 43909.48
Socket1: 154.55
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 
1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6948
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414978278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414982138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207555862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207555862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7207560890; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7207560890; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207565187; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207565187; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7207567627; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7207567627; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006317182; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4284371; Consumed Joules: 261.50; Watts: 43.54; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2346051; Consumed DRAM Joules: 35.89; DRAM Watts: 5.98
S1P0; QPIClocks: 14415001790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415004110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207583040; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207583040; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7207583164; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7207583164; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207582862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207582862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7207582817; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7207582817; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006323655; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8356609; Consumed Joules: 510.05; Watts: 84.92; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6617356; Consumed DRAM Joules: 101.25; DRAM Watts: 16.86
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bf5
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.47   0.01    0.60     268 K    867 K    0.69    0.09    0.01    0.02    10584        1        7     69
   1    1     0.21   0.19   1.11    1.20     118 M    142 M    0.17    0.25    0.06    0.07     3472    21527       78     52
   2    0     0.00   0.42   0.00    0.60      18 K     94 K    0.80    0.11    0.00    0.02      504        0        0     68
   3    1     0.12   0.14   0.92    1.20     108 M    128 M    0.16    0.22    0.09    0.10     2520    20338      128     52
   4    0     0.00   0.35   0.00    0.60    5735       43 K    0.87    0.13    0.00    0.02     2744        0        0     69
   5    1     0.26   0.23   1.16    1.20     118 M    144 M    0.19    0.26    0.04    0.06     3360    20947      183     52
   6    0     0.00   0.37   0.00    0.60    5220       44 K    0.88    0.12    0.00    0.02      168        0        0     68
   7    1     0.18   0.23   0.78    1.19      72 M     90 M    0.19    0.26    0.04    0.05     2632    13377      191     52
   8    0     0.00   0.36   0.00    0.60    4362       43 K    0.90    0.14    0.00    0.02      728        0        0     68
   9    1     0.12   0.66   0.18    0.62    3716 K   6408 K    0.42    0.41    0.00    0.01      280      475       64     54
  10    0     0.00   0.34   0.00    0.60    6924       41 K    0.83    0.15    0.00    0.02      336        0        0     67
  11    1     0.15   0.18   0.81    1.19      82 M    100 M    0.17    0.27    0.06    0.07     1400    15256      109     51
  12    0     0.00   0.34   0.00    0.60    6556       42 K    0.84    0.16    0.00    0.02       56        0        0     69
  13    1     0.17   0.18   0.92    1.20      93 M    113 M    0.18    0.27    0.05    0.07     1232    17822       42     50
  14    0     0.00   0.36   0.00    0.60    7893       44 K    0.82    0.18    0.00    0.02      336        0        0     69
  15    1     0.12   0.19   0.62    1.09      69 M     83 M    0.17    0.24    0.06    0.07     2576    11846      102     51
  16    0     0.00   0.37   0.00    0.60    7334       43 K    0.83    0.18    0.00    0.02      336        0        0     69
  17    1     0.18   0.21   0.89    1.20      90 M    111 M    0.19    0.25    0.05    0.06     3136    15922      102     51
  18    0     0.00   0.34   0.00    0.60    6439       42 K    0.85    0.13    0.00    0.02      336        0        0     69
  19    1     0.18   0.19   0.95    1.20      93 M    114 M    0.19    0.26    0.05    0.06     1176    17373       76     52
  20    0     0.00   0.33   0.00    0.62    4662       43 K    0.89    0.12    0.00    0.02       56        1        0     69
  21    1     0.16   0.21   0.74    1.18      72 M     88 M    0.18    0.25    0.05    0.06     3752    13863       38     53
  22    0     0.00   0.32   0.00    0.60    5800       41 K    0.86    0.13    0.00    0.02      168        0        0     70
  23    1     0.16   0.18   0.89    1.20      90 M    110 M    0.18    0.24    0.06    0.07     3976    16529       58     53
  24    0     0.00   0.36   0.00    0.61    7052       56 K    0.88    0.13    0.00    0.02      560        0        1     70
  25    1     0.21   0.22   0.94    1.20      87 M    108 M    0.20    0.27    0.04    0.05     4256    16827      152     52
  26    0     0.00   0.34   0.00    0.60    6988       45 K    0.85    0.12    0.00    0.02     2184        0        0     69
  27    1     0.12   0.18   0.65    1.13      69 M     83 M    0.17    0.25    0.06    0.07     2800    13481       26     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     362 K   1492 K    0.76    0.11    0.00    0.02    19096        2        8     60
 SKT    1     0.17   0.20   0.83    1.17    1168 M   1425 M    0.18    0.25    0.05    0.06    36568   215583     1349     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.20   0.41    1.17    1169 M   1427 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   23 G ; Active cycles:  116 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 35.36 %

 C1 core residency: 15.69 %; C3 core residency: 0.03 %; C6 core residency: 48.92 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.05 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 2.09 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.36     0.49     219.61      30.14         158.38
 SKT   1    195.60    96.45     429.02      84.93         182.30
---------------------------------------------------------------------------------------------------------------
       *    196.96    96.94     648.64     115.07         182.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1cd9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    82.55 --||-- Mem Ch  0: Reads (MB/s):  9753.94 --|
|--            Writes(MB/s):    26.76 --||--            Writes(MB/s):  4796.20 --|
|-- Mem Ch  1: Reads (MB/s):    72.11 --||-- Mem Ch  1: Reads (MB/s):  9748.92 --|
|--            Writes(MB/s):    23.04 --||--            Writes(MB/s):  4791.29 --|
|-- Mem Ch  2: Reads (MB/s):    73.74 --||-- Mem Ch  2: Reads (MB/s):  9753.98 --|
|--            Writes(MB/s):    26.50 --||--            Writes(MB/s):  4796.07 --|
|-- Mem Ch  3: Reads (MB/s):    72.95 --||-- Mem Ch  3: Reads (MB/s):  9750.98 --|
|--            Writes(MB/s):    22.60 --||--            Writes(MB/s):  4791.63 --|
|-- NODE 0 Mem Read (MB/s) :   301.35 --||-- NODE 1 Mem Read (MB/s) : 39007.83 --|
|-- NODE 0 Mem Write(MB/s) :    98.91 --||-- NODE 1 Mem Write(MB/s) : 19175.18 --|
|-- NODE 0 P. Write (T/s):     124391 --||-- NODE 1 P. Write (T/s):     430444 --|
|-- NODE 0 Memory (MB/s):      400.26 --||-- NODE 1 Memory (MB/s):    58183.01 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39309.18                --|
            |--                System Write Throughput(MB/s):      19274.09                --|
            |--               System Memory Throughput(MB/s):      58583.26                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1dae
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     143 M        12    1273 K   456 K    641 K     0       0  
 1     154 M        24      47 M   361 M    690 K   372    1903 K
-----------------------------------------------------------------------
 *     298 M        36      48 M   362 M   1331 K   372    1903 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.03        Core1: 38.23        
Core2: 26.58        Core3: 37.15        
Core4: 25.79        Core5: 37.16        
Core6: 27.11        Core7: 34.56        
Core8: 27.43        Core9: 27.06        
Core10: 24.77        Core11: 32.96        
Core12: 25.33        Core13: 36.08        
Core14: 24.95        Core15: 37.69        
Core16: 26.03        Core17: 34.55        
Core18: 24.85        Core19: 33.90        
Core20: 25.51        Core21: 33.82        
Core22: 26.57        Core23: 34.94        
Core24: 25.99        Core25: 39.51        
Core26: 27.47        Core27: 40.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.91
Socket1: 35.88
DDR read Latency(ns)
Socket0: 39861.01
Socket1: 153.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.25        Core1: 38.19        
Core2: 29.14        Core3: 37.37        
Core4: 28.37        Core5: 37.83        
Core6: 26.80        Core7: 34.21        
Core8: 27.67        Core9: 27.59        
Core10: 24.60        Core11: 33.56        
Core12: 28.51        Core13: 36.54        
Core14: 24.06        Core15: 37.73        
Core16: 25.44        Core17: 34.60        
Core18: 25.50        Core19: 34.34        
Core20: 23.80        Core21: 33.96        
Core22: 26.82        Core23: 35.71        
Core24: 27.53        Core25: 41.74        
Core26: 26.07        Core27: 40.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.89
Socket1: 36.20
DDR read Latency(ns)
Socket0: 40124.56
Socket1: 154.06
irq_total: 396935.869644307
cpu_total: 33.06
cpu_0: 1.00
cpu_1: 90.69
cpu_2: 0.13
cpu_3: 77.86
cpu_4: 0.07
cpu_5: 87.70
cpu_6: 0.07
cpu_7: 75.27
cpu_8: 0.07
cpu_9: 14.69
cpu_10: 0.13
cpu_11: 74.20
cpu_12: 0.07
cpu_13: 68.68
cpu_14: 0.13
cpu_15: 51.26
cpu_16: 0.07
cpu_17: 61.04
cpu_18: 0.07
cpu_19: 76.93
cpu_20: 0.07
cpu_21: 90.49
cpu_22: 0.07
cpu_23: 74.93
cpu_24: 0.07
cpu_25: 40.03
cpu_26: 0.13
cpu_27: 39.89
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7719244
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 6985646
Total_rx_bytes_phy: 14704890
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 109791
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 99793
Total_rx_packets: 209584
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1084416
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1003548
Total_tx_packets: 2087964
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 110320
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 99794
Total_rx_packets_phy: 210114
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7246206
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 6586396
Total_rx_bytes: 13832602
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9779148512
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9050053666
Total_tx_bytes_phy: 18829202178
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1084404
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1003559
Total_tx_packets_phy: 2087963
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9774918735
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9045941751
Total_tx_bytes: 18820860486


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.22        Core1: 38.21        
Core2: 16.37        Core3: 37.38        
Core4: 27.98        Core5: 38.30        
Core6: 26.75        Core7: 34.71        
Core8: 27.87        Core9: 26.43        
Core10: 24.76        Core11: 33.98        
Core12: 27.45        Core13: 36.37        
Core14: 26.01        Core15: 37.22        
Core16: 26.69        Core17: 34.96        
Core18: 25.54        Core19: 34.21        
Core20: 25.04        Core21: 34.18        
Core22: 29.90        Core23: 35.70        
Core24: 27.88        Core25: 39.87        
Core26: 28.08        Core27: 38.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.34
Socket1: 36.23
DDR read Latency(ns)
Socket0: 38186.04
Socket1: 153.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.17        Core1: 38.07        
Core2: 26.87        Core3: 36.92        
Core4: 28.95        Core5: 37.03        
Core6: 27.57        Core7: 34.08        
Core8: 30.19        Core9: 26.12        
Core10: 28.87        Core11: 32.39        
Core12: 27.66        Core13: 36.10        
Core14: 26.70        Core15: 37.55        
Core16: 28.21        Core17: 34.75        
Core18: 25.38        Core19: 34.29        
Core20: 24.75        Core21: 33.72        
Core22: 28.32        Core23: 35.19        
Core24: 26.29        Core25: 40.18        
Core26: 28.77        Core27: 40.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.04
Socket1: 35.80
DDR read Latency(ns)
Socket0: 40794.33
Socket1: 154.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.83        Core1: 37.86        
Core2: 28.13        Core3: 36.99        
Core4: 26.63        Core5: 37.53        
Core6: 26.07        Core7: 34.34        
Core8: 24.62        Core9: 26.36        
Core10: 25.22        Core11: 32.80        
Core12: 27.03        Core13: 35.88        
Core14: 24.76        Core15: 37.78        
Core16: 26.59        Core17: 34.61        
Core18: 25.51        Core19: 33.69        
Core20: 24.93        Core21: 33.64        
Core22: 27.14        Core23: 35.62        
Core24: 25.80        Core25: 41.20        
Core26: 27.35        Core27: 39.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.05
Socket1: 35.84
DDR read Latency(ns)
Socket0: 39770.64
Socket1: 153.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 37.89        
Core2: 25.79        Core3: 37.05        
Core4: 26.63        Core5: 37.33        
Core6: 26.38        Core7: 36.00        
Core8: 27.40        Core9: 28.89        
Core10: 29.14        Core11: 34.02        
Core12: 27.87        Core13: 36.42        
Core14: 27.21        Core15: 37.72        
Core16: 25.93        Core17: 35.04        
Core18: 24.70        Core19: 33.30        
Core20: 24.53        Core21: 34.47        
Core22: 28.14        Core23: 36.11        
Core24: 26.79        Core25: 39.31        
Core26: 26.56        Core27: 39.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.45
Socket1: 36.23
DDR read Latency(ns)
Socket0: 40106.13
Socket1: 155.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8013
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14412265194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14412269498; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7206204369; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7206204369; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7206208400; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7206208400; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7206211221; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7206211221; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7206214265; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7206214265; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6005210782; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4280666; Consumed Joules: 261.27; Watts: 43.51; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 2355572; Consumed DRAM Joules: 36.04; DRAM Watts: 6.00
S1P0; QPIClocks: 14412364762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14412368994; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7206266894; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7206266894; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7206266972; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7206266972; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7206267020; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7206267020; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7206267107; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7206267107; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6005954159; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8220506; Consumed Joules: 501.74; Watts: 83.55; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6624671; Consumed DRAM Joules: 101.36; DRAM Watts: 16.88
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 201f
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.43   0.01    0.60     249 K    814 K    0.69    0.08    0.01    0.02     8960        0        7     69
   1    1     0.19   0.17   1.10    1.20     119 M    144 M    0.17    0.24    0.06    0.07     1792    22299      207     52
   2    0     0.00   0.38   0.00    0.60      10 K     55 K    0.82    0.12    0.00    0.02     1120        0        1     68
   3    1     0.11   0.12   0.93    1.20     111 M    130 M    0.15    0.22    0.10    0.11     4648    21756      157     52
   4    0     0.00   0.36   0.00    0.60    6288       37 K    0.83    0.14    0.00    0.02     1008        0        1     69
   5    1     0.17   0.16   1.06    1.20     120 M    145 M    0.17    0.22    0.07    0.08     2968    22382      158     52
   6    0     0.00   0.38   0.00    0.60    7063       48 K    0.86    0.12    0.00    0.02      168        1        0     69
   7    1     0.16   0.18   0.90    1.20      91 M    113 M    0.19    0.24    0.06    0.07     3304    17718      370     52
   8    0     0.00   0.36   0.00    0.60    6075       41 K    0.85    0.14    0.00    0.02      168        0        0     68
   9    1     0.11   0.68   0.15    0.60    3641 K   5840 K    0.38    0.39    0.00    0.01      280      504       44     54
  10    0     0.00   0.63   0.00    0.60      23 K     59 K    0.60    0.14    0.00    0.01     2016        1        0     67
  11    1     0.15   0.17   0.87    1.20      88 M    105 M    0.17    0.27    0.06    0.07     3360    16819       53     51
  12    0     0.00   0.37   0.00    0.60    7259       36 K    0.80    0.15    0.00    0.02      224        0        0     69
  13    1     0.17   0.20   0.85    1.20      85 M    104 M    0.18    0.25    0.05    0.06     3640    16153       53     51
  14    0     0.00   0.36   0.00    0.60    5952       33 K    0.82    0.14    0.00    0.02      168        1        0     69
  15    1     0.19   0.28   0.69    1.18      57 M     71 M    0.20    0.25    0.03    0.04     2072     9358      270     51
  16    0     0.00   0.36   0.00    0.60    5936       30 K    0.80    0.14    0.00    0.02      224        0        0     69
  17    1     0.07   0.10   0.74    1.20      90 M    107 M    0.15    0.20    0.12    0.14     3528    17107      435     52
  18    0     0.00   0.33   0.00    0.60    5655       30 K    0.82    0.10    0.00    0.02      224        0        0     69
  19    1     0.18   0.19   0.94    1.20      92 M    114 M    0.19    0.26    0.05    0.06     3808    18379       49     52
  20    0     0.00   0.38   0.00    0.60      16 K     50 K    0.67    0.15    0.01    0.02      952        0        1     69
  21    1     0.25   0.24   1.07    1.20      98 M    123 M    0.21    0.27    0.04    0.05     3416    18418      108     52
  22    0     0.00   0.31   0.00    0.60    5271       29 K    0.82    0.10    0.00    0.02      112        0        0     70
  23    1     0.18   0.19   0.92    1.20      92 M    113 M    0.18    0.25    0.05    0.06     3136    17872       98     53
  24    0     0.00   0.35   0.00    0.60    5241       42 K    0.88    0.12    0.00    0.02      224        0        0     70
  25    1     0.10   0.22   0.47    0.97      55 M     65 M    0.16    0.23    0.05    0.06     2688    10808       17     53
  26    0     0.00   0.34   0.00    0.60    6092       35 K    0.83    0.10    0.00    0.02     3584        1        0     69
  27    1     0.10   0.21   0.45    0.96      53 M     64 M    0.16    0.23    0.06    0.07      504    10751       14     54
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.41   0.00    0.60     361 K   1346 K    0.73    0.10    0.01    0.02    19152        4        8     61
 SKT    1     0.15   0.19   0.80    1.16    1161 M   1408 M    0.18    0.24    0.05    0.07    39144   220324     2033     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.40    1.16    1161 M   1410 M    0.18    0.24    0.05    0.07     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  112 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.46 %

 C1 core residency: 15.35 %; C3 core residency: 0.13 %; C6 core residency: 50.06 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.80 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     18 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.46     0.48     218.47      29.98         165.24
 SKT   1    196.10    96.39     422.99      84.76         182.78
---------------------------------------------------------------------------------------------------------------
       *    197.56    96.87     641.46     114.74         183.25
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm4/tcp_tx_s1_n2_p1/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2106
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    80.51 --||-- Mem Ch  0: Reads (MB/s):  9732.66 --|
|--            Writes(MB/s):    28.19 --||--            Writes(MB/s):  4794.66 --|
|-- Mem Ch  1: Reads (MB/s):    69.89 --||-- Mem Ch  1: Reads (MB/s):  9728.51 --|
|--            Writes(MB/s):    24.32 --||--            Writes(MB/s):  4790.56 --|
|-- Mem Ch  2: Reads (MB/s):    74.88 --||-- Mem Ch  2: Reads (MB/s):  9732.93 --|
|--            Writes(MB/s):    27.93 --||--            Writes(MB/s):  4794.88 --|
|-- Mem Ch  3: Reads (MB/s):    71.93 --||-- Mem Ch  3: Reads (MB/s):  9731.85 --|
|--            Writes(MB/s):    24.10 --||--            Writes(MB/s):  4791.26 --|
|-- NODE 0 Mem Read (MB/s) :   297.21 --||-- NODE 1 Mem Read (MB/s) : 38925.96 --|
|-- NODE 0 Mem Write(MB/s) :   104.54 --||-- NODE 1 Mem Write(MB/s) : 19171.37 --|
|-- NODE 0 P. Write (T/s):     124416 --||-- NODE 1 P. Write (T/s):     429533 --|
|-- NODE 0 Memory (MB/s):      401.75 --||-- NODE 1 Memory (MB/s):    58097.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      39223.18                --|
            |--                System Write Throughput(MB/s):      19275.91                --|
            |--               System Memory Throughput(MB/s):      58499.08                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 21d9
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     143 M        36     887 K   485 K    704 K     0      72  
 1     155 M         0      49 M   362 M    701 K     0    2041 K
-----------------------------------------------------------------------
 *     298 M        36      50 M   363 M   1405 K     0    2041 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.08        Core1: 37.22        
Core2: 27.41        Core3: 37.90        
Core4: 27.23        Core5: 36.85        
Core6: 26.76        Core7: 39.58        
Core8: 24.90        Core9: 25.12        
Core10: 25.27        Core11: 34.45        
Core12: 26.10        Core13: 35.24        
Core14: 25.17        Core15: 39.09        
Core16: 25.49        Core17: 35.25        
Core18: 26.61        Core19: 34.28        
Core20: 25.85        Core21: 31.88        
Core22: 26.98        Core23: 34.38        
Core24: 25.50        Core25: 31.50        
Core26: 29.42        Core27: 35.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.28
Socket1: 35.31
DDR read Latency(ns)
Socket0: 39344.10
Socket1: 154.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.19        Core1: 37.75        
Core2: 30.05        Core3: 38.29        
Core4: 29.21        Core5: 37.99        
Core6: 28.58        Core7: 41.90        
Core8: 26.94        Core9: 24.52        
Core10: 27.37        Core11: 33.37        
Core12: 24.93        Core13: 36.03        
Core14: 26.58        Core15: 40.20        
Core16: 26.29        Core17: 35.43        
Core18: 27.29        Core19: 34.71        
Core20: 26.72        Core21: 34.15        
Core22: 29.51        Core23: 34.83        
Core24: 29.81        Core25: 32.65        
Core26: 27.60        Core27: 37.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.93
Socket1: 36.07
DDR read Latency(ns)
Socket0: 40246.09
Socket1: 154.48
irq_total: 430367.868726356
cpu_total: 33.57
cpu_0: 0.86
cpu_1: 90.09
cpu_2: 0.07
cpu_3: 80.19
cpu_4: 0.07
cpu_5: 86.37
cpu_6: 0.07
cpu_7: 47.54
cpu_8: 0.07
cpu_9: 25.47
cpu_10: 0.07
cpu_11: 78.52
cpu_12: 0.07
cpu_13: 71.81
cpu_14: 0.07
cpu_15: 49.47
cpu_16: 0.07
cpu_17: 72.01
cpu_18: 0.07
cpu_19: 71.61
cpu_20: 0.07
cpu_21: 69.55
cpu_22: 0.13
cpu_23: 72.87
cpu_24: 0.07
cpu_25: 66.02
cpu_26: 0.13
cpu_27: 56.32
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 111939
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 111153
Total_rx_packets: 223092
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 9774280495
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 9072701003
Total_tx_bytes_phy: 18846981498
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 1083863
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 1006069
Total_tx_packets_phy: 2089932
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 7883722
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 7781097
Total_rx_bytes_phy: 15664819
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 9770312888
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 9068686730
Total_tx_bytes: 18838999618
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 7388036
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 7336160
Total_rx_bytes: 14724196
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 112688
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 111158
Total_rx_packets_phy: 223846
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 1083904
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 1006070
Total_tx_packets: 2089974


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.44        Core1: 37.95        
Core2: 22.20        Core3: 38.92        
Core4: 27.97        Core5: 37.36        
Core6: 22.40        Core7: 39.45        
Core8: 28.34        Core9: 26.71        
Core10: 28.18        Core11: 34.75        
Core12: 25.94        Core13: 34.99        
Core14: 25.97        Core15: 39.27        
Core16: 26.06        Core17: 35.96        
Core18: 29.09        Core19: 35.12        
Core20: 27.47        Core21: 34.19        
Core22: 27.99        Core23: 34.87        
Core24: 27.83        Core25: 33.49        
Core26: 24.39        Core27: 34.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.69
Socket1: 36.03
DDR read Latency(ns)
Socket0: 37350.37
Socket1: 154.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.48        Core1: 37.85        
Core2: 29.08        Core3: 39.60        
Core4: 30.62        Core5: 38.44        
Core6: 27.38        Core7: 38.67        
Core8: 27.90        Core9: 22.23        
Core10: 25.40        Core11: 35.50        
Core12: 24.76        Core13: 35.38        
Core14: 26.89        Core15: 39.19        
Core16: 26.66        Core17: 36.05        
Core18: 26.82        Core19: 35.59        
Core20: 27.22        Core21: 34.86        
Core22: 27.18        Core23: 35.16        
Core24: 27.24        Core25: 34.35        
Core26: 27.85        Core27: 35.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.87
Socket1: 36.38
DDR read Latency(ns)
Socket0: 38950.66
Socket1: 155.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.71        Core1: 37.62        
Core2: 27.48        Core3: 39.05        
Core4: 27.01        Core5: 36.19        
Core6: 28.52        Core7: 39.26        
Core8: 28.42        Core9: 25.00        
Core10: 26.10        Core11: 34.85        
Core12: 25.66        Core13: 33.98        
Core14: 26.74        Core15: 38.98        
Core16: 26.81        Core17: 35.48        
Core18: 26.87        Core19: 33.70        
Core20: 24.57        Core21: 34.16        
Core22: 26.98        Core23: 35.34        
Core24: 25.52        Core25: 33.65        
Core26: 27.89        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.26
Socket1: 35.62
DDR read Latency(ns)
Socket0: 40033.15
Socket1: 157.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.20        Core1: 38.06        
Core2: 27.63        Core3: 39.23        
Core4: 27.72        Core5: 37.81        
Core6: 28.04        Core7: 40.32        
Core8: 26.58        Core9: 26.65        
Core10: 28.57        Core11: 35.44        
Core12: 26.72        Core13: 35.79        
Core14: 26.09        Core15: 38.52        
Core16: 28.17        Core17: 36.10        
Core18: 26.57        Core19: 35.63        
Core20: 27.33        Core21: 35.15        
Core22: 29.96        Core23: 35.21        
Core24: 26.09        Core25: 34.86        
Core26: 26.18        Core27: 35.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.81
Socket1: 36.57
DDR read Latency(ns)
Socket0: 40304.51
Socket1: 155.65
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9080
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6004 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14410181898; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14410185450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7205155274; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7205155274; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 7205160523; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 7205160523; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7205164828; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7205164828; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 7205169465; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 7205169465; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6004312601; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4279071; Consumed Joules: 261.17; Watts: 43.50; Thermal headroom below TjMax: 60
S0; Consumed DRAM energy units: 2362156; Consumed DRAM Joules: 36.14; DRAM Watts: 6.02
S1P0; QPIClocks: 14410192426; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14410194670; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7205177905; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7205177905; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 7205177991; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 7205177991; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7205178313; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7205178313; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 7205178340; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 7205178340; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6004326354; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 8337253; Consumed Joules: 508.87; Watts: 84.75; Thermal headroom below TjMax: 47
S1; Consumed DRAM energy units: 6613675; Consumed DRAM Joules: 101.19; DRAM Watts: 16.85
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2449
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     276 K    856 K    0.68    0.08    0.01    0.02    10192        0        9     69
   1    1     0.20   0.18   1.09    1.20     116 M    141 M    0.17    0.23    0.06    0.07     2912    21355      130     52
   2    0     0.00   0.37   0.00    0.60    9232       49 K    0.81    0.11    0.00    0.02      504        0        0     68
   3    1     0.15   0.16   0.97    1.20     108 M    129 M    0.16    0.23    0.07    0.08     3864    20051       39     52
   4    0     0.00   0.34   0.00    0.60    5417       33 K    0.84    0.12    0.00    0.02      504        0        0     69
   5    1     0.16   0.16   1.05    1.20     119 M    142 M    0.16    0.23    0.07    0.09     3808    22350      180     52
   6    0     0.00   0.37   0.00    0.60    3901       36 K    0.89    0.13    0.00    0.02      504        0        0     69
   7    1     0.13   0.22   0.61    1.15      58 M     71 M    0.17    0.24    0.04    0.05     2128    10876       63     52
   8    0     0.00   0.34   0.00    0.60    5215       33 K    0.85    0.15    0.00    0.02      336        0        0     68
   9    1     0.17   0.67   0.26    0.69    6429 K     10 M    0.41    0.46    0.00    0.01      168      642      155     54
  10    0     0.00   0.36   0.00    0.60    4290       35 K    0.88    0.15    0.00    0.02      840        0        0     67
  11    1     0.19   0.20   0.97    1.20      95 M    117 M    0.19    0.27    0.05    0.06     2520    17185      110     51
  12    0     0.00   0.34   0.00    0.60    7490       37 K    0.80    0.15    0.00    0.02       56        0        0     69
  13    1     0.17   0.19   0.89    1.19      89 M    109 M    0.18    0.26    0.05    0.06     1512    16824      150     51
  14    0     0.00   0.34   0.00    0.60    6648       35 K    0.81    0.17    0.00    0.02     1008        0        0     69
  15    1     0.14   0.23   0.59    1.12      61 M     74 M    0.17    0.24    0.05    0.05     2800     9972      116     51
  16    0     0.00   0.32   0.00    0.60    5110       31 K    0.84    0.17    0.00    0.02      112        0        0     69
  17    1     0.15   0.17   0.86    1.19      91 M    112 M    0.18    0.23    0.06    0.08     2464    16960       41     51
  18    0     0.00   0.32   0.00    0.60    7213       35 K    0.79    0.11    0.00    0.02      336        0        0     69
  19    1     0.16   0.18   0.89    1.20      89 M    109 M    0.18    0.24    0.06    0.07     3808    17329       38     52
  20    0     0.00   0.36   0.00    0.60    4234       35 K    0.88    0.12    0.00    0.02      280        0        0     69
  21    1     0.16   0.19   0.82    1.20      77 M     95 M    0.19    0.26    0.05    0.06     3192    15734       33     52
  22    0     0.00   0.31   0.00    0.60    5503       31 K    0.83    0.11    0.00    0.02      224        0        0     70
  23    1     0.15   0.17   0.88    1.19      90 M    109 M    0.17    0.25    0.06    0.07     2912    18083       48     52
  24    0     0.00   0.34   0.00    0.60    4287       38 K    0.89    0.12    0.00    0.02      280        0        0     70
  25    1     0.13   0.17   0.77    1.20      74 M     91 M    0.18    0.26    0.06    0.07     3864    15390       71     52
  26    0     0.00   0.32   0.00    0.60    3590       29 K    0.88    0.12    0.00    0.02     3248        0        0     70
  27    1     0.12   0.16   0.75    1.20      76 M     92 M    0.18    0.25    0.06    0.08     1904    15342       17     53
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.00   0.40   0.00    0.60     349 K   1318 K    0.74    0.10    0.01    0.02    18424        0        9     61
 SKT    1     0.16   0.19   0.81    1.17    1157 M   1407 M    0.18    0.25    0.05    0.06    37856   218093     1191     47
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.08   0.19   0.41    1.17    1157 M   1408 M    0.18    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired:   21 G ; Active cycles:  114 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 34.84 %

 C1 core residency: 15.86 %; C3 core residency: 0.03 %; C6 core residency: 49.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.19 => corresponds to 4.81 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.08 => corresponds to 1.96 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       18 G     17 G   |   18%    18%   
 SKT    1       40 G     40 G   |   42%    42%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:  117 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     1.48     0.51     218.58      30.09         160.89
 SKT   1    195.11    96.00     426.73      84.57         182.64
---------------------------------------------------------------------------------------------------------------
       *    196.59    96.51     645.31     114.66         182.67
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
