<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source to the Rust file `kernel/src/i386/structures/idt.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>idt.rs.html -- source</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../../light.css" id="themeStyle"><script src="../../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc source"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../../sunrise_kernel/index.html'><div class='logo-container'><img src='../../../../rust-logo.png' alt='logo'></div></a></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../../settings.html"><img src="../../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><pre class="line-numbers"><span id="1">  1</span>
<span id="2">  2</span>
<span id="3">  3</span>
<span id="4">  4</span>
<span id="5">  5</span>
<span id="6">  6</span>
<span id="7">  7</span>
<span id="8">  8</span>
<span id="9">  9</span>
<span id="10"> 10</span>
<span id="11"> 11</span>
<span id="12"> 12</span>
<span id="13"> 13</span>
<span id="14"> 14</span>
<span id="15"> 15</span>
<span id="16"> 16</span>
<span id="17"> 17</span>
<span id="18"> 18</span>
<span id="19"> 19</span>
<span id="20"> 20</span>
<span id="21"> 21</span>
<span id="22"> 22</span>
<span id="23"> 23</span>
<span id="24"> 24</span>
<span id="25"> 25</span>
<span id="26"> 26</span>
<span id="27"> 27</span>
<span id="28"> 28</span>
<span id="29"> 29</span>
<span id="30"> 30</span>
<span id="31"> 31</span>
<span id="32"> 32</span>
<span id="33"> 33</span>
<span id="34"> 34</span>
<span id="35"> 35</span>
<span id="36"> 36</span>
<span id="37"> 37</span>
<span id="38"> 38</span>
<span id="39"> 39</span>
<span id="40"> 40</span>
<span id="41"> 41</span>
<span id="42"> 42</span>
<span id="43"> 43</span>
<span id="44"> 44</span>
<span id="45"> 45</span>
<span id="46"> 46</span>
<span id="47"> 47</span>
<span id="48"> 48</span>
<span id="49"> 49</span>
<span id="50"> 50</span>
<span id="51"> 51</span>
<span id="52"> 52</span>
<span id="53"> 53</span>
<span id="54"> 54</span>
<span id="55"> 55</span>
<span id="56"> 56</span>
<span id="57"> 57</span>
<span id="58"> 58</span>
<span id="59"> 59</span>
<span id="60"> 60</span>
<span id="61"> 61</span>
<span id="62"> 62</span>
<span id="63"> 63</span>
<span id="64"> 64</span>
<span id="65"> 65</span>
<span id="66"> 66</span>
<span id="67"> 67</span>
<span id="68"> 68</span>
<span id="69"> 69</span>
<span id="70"> 70</span>
<span id="71"> 71</span>
<span id="72"> 72</span>
<span id="73"> 73</span>
<span id="74"> 74</span>
<span id="75"> 75</span>
<span id="76"> 76</span>
<span id="77"> 77</span>
<span id="78"> 78</span>
<span id="79"> 79</span>
<span id="80"> 80</span>
<span id="81"> 81</span>
<span id="82"> 82</span>
<span id="83"> 83</span>
<span id="84"> 84</span>
<span id="85"> 85</span>
<span id="86"> 86</span>
<span id="87"> 87</span>
<span id="88"> 88</span>
<span id="89"> 89</span>
<span id="90"> 90</span>
<span id="91"> 91</span>
<span id="92"> 92</span>
<span id="93"> 93</span>
<span id="94"> 94</span>
<span id="95"> 95</span>
<span id="96"> 96</span>
<span id="97"> 97</span>
<span id="98"> 98</span>
<span id="99"> 99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
<span id="423">423</span>
<span id="424">424</span>
<span id="425">425</span>
<span id="426">426</span>
<span id="427">427</span>
<span id="428">428</span>
<span id="429">429</span>
<span id="430">430</span>
<span id="431">431</span>
<span id="432">432</span>
<span id="433">433</span>
<span id="434">434</span>
<span id="435">435</span>
<span id="436">436</span>
<span id="437">437</span>
<span id="438">438</span>
<span id="439">439</span>
<span id="440">440</span>
<span id="441">441</span>
<span id="442">442</span>
<span id="443">443</span>
<span id="444">444</span>
<span id="445">445</span>
<span id="446">446</span>
<span id="447">447</span>
<span id="448">448</span>
<span id="449">449</span>
<span id="450">450</span>
<span id="451">451</span>
<span id="452">452</span>
<span id="453">453</span>
<span id="454">454</span>
<span id="455">455</span>
<span id="456">456</span>
<span id="457">457</span>
<span id="458">458</span>
<span id="459">459</span>
<span id="460">460</span>
<span id="461">461</span>
<span id="462">462</span>
<span id="463">463</span>
<span id="464">464</span>
<span id="465">465</span>
<span id="466">466</span>
<span id="467">467</span>
<span id="468">468</span>
<span id="469">469</span>
<span id="470">470</span>
<span id="471">471</span>
<span id="472">472</span>
<span id="473">473</span>
<span id="474">474</span>
<span id="475">475</span>
<span id="476">476</span>
<span id="477">477</span>
<span id="478">478</span>
<span id="479">479</span>
<span id="480">480</span>
<span id="481">481</span>
<span id="482">482</span>
<span id="483">483</span>
<span id="484">484</span>
<span id="485">485</span>
<span id="486">486</span>
<span id="487">487</span>
<span id="488">488</span>
<span id="489">489</span>
<span id="490">490</span>
<span id="491">491</span>
<span id="492">492</span>
<span id="493">493</span>
<span id="494">494</span>
<span id="495">495</span>
<span id="496">496</span>
<span id="497">497</span>
<span id="498">498</span>
<span id="499">499</span>
<span id="500">500</span>
<span id="501">501</span>
<span id="502">502</span>
<span id="503">503</span>
<span id="504">504</span>
<span id="505">505</span>
<span id="506">506</span>
<span id="507">507</span>
<span id="508">508</span>
<span id="509">509</span>
<span id="510">510</span>
<span id="511">511</span>
<span id="512">512</span>
<span id="513">513</span>
<span id="514">514</span>
<span id="515">515</span>
<span id="516">516</span>
<span id="517">517</span>
<span id="518">518</span>
<span id="519">519</span>
<span id="520">520</span>
<span id="521">521</span>
<span id="522">522</span>
<span id="523">523</span>
<span id="524">524</span>
<span id="525">525</span>
<span id="526">526</span>
<span id="527">527</span>
<span id="528">528</span>
<span id="529">529</span>
<span id="530">530</span>
<span id="531">531</span>
<span id="532">532</span>
<span id="533">533</span>
<span id="534">534</span>
<span id="535">535</span>
<span id="536">536</span>
<span id="537">537</span>
<span id="538">538</span>
<span id="539">539</span>
<span id="540">540</span>
<span id="541">541</span>
<span id="542">542</span>
<span id="543">543</span>
<span id="544">544</span>
<span id="545">545</span>
<span id="546">546</span>
<span id="547">547</span>
<span id="548">548</span>
<span id="549">549</span>
<span id="550">550</span>
<span id="551">551</span>
<span id="552">552</span>
<span id="553">553</span>
<span id="554">554</span>
<span id="555">555</span>
<span id="556">556</span>
<span id="557">557</span>
<span id="558">558</span>
<span id="559">559</span>
<span id="560">560</span>
<span id="561">561</span>
<span id="562">562</span>
<span id="563">563</span>
<span id="564">564</span>
<span id="565">565</span>
<span id="566">566</span>
<span id="567">567</span>
<span id="568">568</span>
<span id="569">569</span>
<span id="570">570</span>
<span id="571">571</span>
<span id="572">572</span>
<span id="573">573</span>
<span id="574">574</span>
<span id="575">575</span>
<span id="576">576</span>
<span id="577">577</span>
<span id="578">578</span>
<span id="579">579</span>
<span id="580">580</span>
<span id="581">581</span>
<span id="582">582</span>
<span id="583">583</span>
<span id="584">584</span>
<span id="585">585</span>
<span id="586">586</span>
<span id="587">587</span>
<span id="588">588</span>
<span id="589">589</span>
<span id="590">590</span>
<span id="591">591</span>
<span id="592">592</span>
<span id="593">593</span>
<span id="594">594</span>
<span id="595">595</span>
<span id="596">596</span>
<span id="597">597</span>
<span id="598">598</span>
<span id="599">599</span>
<span id="600">600</span>
<span id="601">601</span>
<span id="602">602</span>
<span id="603">603</span>
<span id="604">604</span>
<span id="605">605</span>
<span id="606">606</span>
<span id="607">607</span>
<span id="608">608</span>
<span id="609">609</span>
<span id="610">610</span>
<span id="611">611</span>
<span id="612">612</span>
<span id="613">613</span>
<span id="614">614</span>
<span id="615">615</span>
<span id="616">616</span>
<span id="617">617</span>
<span id="618">618</span>
<span id="619">619</span>
<span id="620">620</span>
<span id="621">621</span>
<span id="622">622</span>
<span id="623">623</span>
<span id="624">624</span>
<span id="625">625</span>
<span id="626">626</span>
<span id="627">627</span>
<span id="628">628</span>
<span id="629">629</span>
<span id="630">630</span>
<span id="631">631</span>
<span id="632">632</span>
<span id="633">633</span>
<span id="634">634</span>
<span id="635">635</span>
<span id="636">636</span>
<span id="637">637</span>
<span id="638">638</span>
<span id="639">639</span>
<span id="640">640</span>
<span id="641">641</span>
<span id="642">642</span>
<span id="643">643</span>
<span id="644">644</span>
<span id="645">645</span>
<span id="646">646</span>
<span id="647">647</span>
<span id="648">648</span>
<span id="649">649</span>
<span id="650">650</span>
<span id="651">651</span>
<span id="652">652</span>
<span id="653">653</span>
<span id="654">654</span>
<span id="655">655</span>
<span id="656">656</span>
<span id="657">657</span>
<span id="658">658</span>
<span id="659">659</span>
<span id="660">660</span>
<span id="661">661</span>
<span id="662">662</span>
<span id="663">663</span>
<span id="664">664</span>
<span id="665">665</span>
<span id="666">666</span>
<span id="667">667</span>
<span id="668">668</span>
<span id="669">669</span>
<span id="670">670</span>
<span id="671">671</span>
<span id="672">672</span>
<span id="673">673</span>
<span id="674">674</span>
<span id="675">675</span>
<span id="676">676</span>
<span id="677">677</span>
<span id="678">678</span>
<span id="679">679</span>
<span id="680">680</span>
<span id="681">681</span>
<span id="682">682</span>
<span id="683">683</span>
<span id="684">684</span>
<span id="685">685</span>
<span id="686">686</span>
<span id="687">687</span>
<span id="688">688</span>
<span id="689">689</span>
<span id="690">690</span>
<span id="691">691</span>
<span id="692">692</span>
<span id="693">693</span>
<span id="694">694</span>
<span id="695">695</span>
<span id="696">696</span>
<span id="697">697</span>
<span id="698">698</span>
<span id="699">699</span>
<span id="700">700</span>
<span id="701">701</span>
<span id="702">702</span>
<span id="703">703</span>
<span id="704">704</span>
<span id="705">705</span>
<span id="706">706</span>
<span id="707">707</span>
<span id="708">708</span>
<span id="709">709</span>
<span id="710">710</span>
<span id="711">711</span>
<span id="712">712</span>
<span id="713">713</span>
<span id="714">714</span>
<span id="715">715</span>
<span id="716">716</span>
<span id="717">717</span>
<span id="718">718</span>
<span id="719">719</span>
<span id="720">720</span>
<span id="721">721</span>
<span id="722">722</span>
<span id="723">723</span>
<span id="724">724</span>
<span id="725">725</span>
<span id="726">726</span>
<span id="727">727</span>
<span id="728">728</span>
<span id="729">729</span>
<span id="730">730</span>
<span id="731">731</span>
<span id="732">732</span>
<span id="733">733</span>
<span id="734">734</span>
<span id="735">735</span>
<span id="736">736</span>
<span id="737">737</span>
<span id="738">738</span>
<span id="739">739</span>
<span id="740">740</span>
<span id="741">741</span>
<span id="742">742</span>
<span id="743">743</span>
<span id="744">744</span>
<span id="745">745</span>
<span id="746">746</span>
<span id="747">747</span>
<span id="748">748</span>
<span id="749">749</span>
<span id="750">750</span>
<span id="751">751</span>
<span id="752">752</span>
<span id="753">753</span>
<span id="754">754</span>
<span id="755">755</span>
<span id="756">756</span>
<span id="757">757</span>
<span id="758">758</span>
<span id="759">759</span>
<span id="760">760</span>
<span id="761">761</span>
<span id="762">762</span>
<span id="763">763</span>
<span id="764">764</span>
<span id="765">765</span>
<span id="766">766</span>
<span id="767">767</span>
<span id="768">768</span>
<span id="769">769</span>
<span id="770">770</span>
<span id="771">771</span>
<span id="772">772</span>
</pre><div class="example-wrap"><pre class="rust ">
<span class="comment">// Copyright 2017 Philipp Oppermann. See the README.md</span>
<span class="comment">// file at the top-level directory of this distribution.</span>
<span class="comment">//</span>
<span class="comment">// Licensed under the Apache License, Version 2.0 &lt;LICENSE-APACHE or</span>
<span class="comment">// http://www.apache.org/licenses/LICENSE-2.0&gt; or the MIT license</span>
<span class="comment">// &lt;LICENSE-MIT or http://opensource.org/licenses/MIT&gt;, at your</span>
<span class="comment">// option. This file may not be copied, modified, or distributed</span>
<span class="comment">// except according to those terms.</span>

<span class="doccomment">//! Provides types for the Interrupt Descriptor Table and its entries.</span>

<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">fmt</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">marker</span>::<span class="ident">PhantomData</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">mem</span>;
<span class="kw">use</span> <span class="ident">core</span>::<span class="ident">ops</span>::{<span class="ident">Index</span>, <span class="ident">IndexMut</span>};
<span class="kw">use</span> <span class="ident">bit_field</span>::<span class="ident">BitField</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">i386</span>::<span class="ident">PrivilegeLevel</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">mem</span>::<span class="ident">VirtualAddress</span>;
<span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">i386</span>::<span class="ident">structures</span>::<span class="ident">gdt</span>::<span class="ident">SegmentSelector</span>;

<span class="doccomment">/// An Interrupt Descriptor Table with 256 entries.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The field descriptions are taken from the</span>
<span class="doccomment">/// [AMD64 manual volume 2](https://support.amd.com/TechDocs/24593.pdf)</span>
<span class="doccomment">/// (with slight modifications).</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">Idt</span> {
    <span class="doccomment">/// A divide by zero exception (`#DE`) occurs when the denominator of a DIV instruction or</span>
    <span class="doccomment">/// an IDIV instruction is 0. A `#DE` also occurs if the result is too large to be</span>
    <span class="doccomment">/// represented in the destination.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction that caused the `#DE`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#DE` exception is 0.</span>
    <span class="kw">pub</span> <span class="ident">divide_by_zero</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// When the debug-exception mechanism is enabled, a `#DB` exception can occur under any</span>
    <span class="doccomment">/// of the following circumstances:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Instruction execution.</span>
    <span class="doccomment">/// - Instruction single stepping.</span>
    <span class="doccomment">/// - Data read.</span>
    <span class="doccomment">/// - Data write.</span>
    <span class="doccomment">/// - I/O read.</span>
    <span class="doccomment">/// - I/O write.</span>
    <span class="doccomment">/// - Task switch.</span>
    <span class="doccomment">/// - Debug-register access, or general detect fault (debug register access when DR7.GD=1).</span>
    <span class="doccomment">/// - Executing the INT1 instruction (opcode 0F1h).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;/details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `#DB` conditions are enabled and disabled using the debug-control register, `DR7`</span>
    <span class="doccomment">/// and `RFLAGS.TF`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// In the following cases, the saved instruction pointer points to the instruction that</span>
    <span class="doccomment">/// caused the `#DB`:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Instruction execution.</span>
    <span class="doccomment">/// - Invalid debug-register access, or general detect.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// In all other cases, the instruction that caused the `#DB` is completed, and the saved</span>
    <span class="doccomment">/// instruction pointer points to the instruction after the one that caused the `#DB`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#DB` exception is 1.</span>
    <span class="kw">pub</span> <span class="ident">debug</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An non maskable interrupt exception (NMI) occurs as a result of system logic</span>
    <span class="doccomment">/// signaling a non-maskable interrupt to the processor.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The processor recognizes an NMI at an instruction boundary.</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction immediately following the</span>
    <span class="doccomment">/// boundary where the NMI was recognized.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the NMI exception is 2.</span>
    <span class="kw">pub</span> <span class="ident">non_maskable_interrupt</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A breakpoint (`#BP`) exception occurs when an `INT3` instruction is executed. The</span>
    <span class="doccomment">/// `INT3` is normally used by debug software to set instruction breakpoints by replacing</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the byte after the `INT3` instruction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#BP` exception is 3.</span>
    <span class="kw">pub</span> <span class="ident">breakpoint</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An overflow exception (`#OF`) occurs as a result of executing an `INTO` instruction</span>
    <span class="doccomment">/// while the overflow bit in `RFLAGS` is set to 1.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction following the `INTO`</span>
    <span class="doccomment">/// instruction that caused the `#OF`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#OF` exception is 4.</span>
    <span class="kw">pub</span> <span class="ident">overflow</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A bound-range exception (`#BR`) exception can occur as a result of executing</span>
    <span class="doccomment">/// the `BOUND` instruction. The `BOUND` instruction compares an array index (first</span>
    <span class="doccomment">/// operand) with the lower bounds and upper bounds of an array (second operand).</span>
    <span class="doccomment">/// If the array index is not within the array boundary, the `#BR` occurs.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the `BOUND` instruction that caused the `#BR`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#BR` exception is 5.</span>
    <span class="kw">pub</span> <span class="ident">bound_range_exceeded</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An invalid opcode exception (`#UD`) occurs when an attempt is made to execute an</span>
    <span class="doccomment">/// invalid or undefined opcode. The validity of an opcode often depends on the</span>
    <span class="doccomment">/// processor operating mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;details&gt;&lt;summary&gt;A `#UD` occurs under the following conditions:&lt;/summary&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Execution of any reserved or undefined opcode in any mode.</span>
    <span class="doccomment">/// - Execution of the `UD2` instruction.</span>
    <span class="doccomment">/// - Use of the `LOCK` prefix on an instruction that cannot be locked.</span>
    <span class="doccomment">/// - Use of the `LOCK` prefix on a lockable instruction with a non-memory target location.</span>
    <span class="doccomment">/// - Execution of an instruction with an invalid-operand type.</span>
    <span class="doccomment">/// - Execution of the `SYSENTER` or `SYSEXIT` instructions in long mode.</span>
    <span class="doccomment">/// - Execution of any of the following instructions in 64-bit mode: `AAA`, `AAD`,</span>
    <span class="doccomment">///   `AAM`, `AAS`, `BOUND`, `CALL` (opcode 9A), `DAA`, `DAS`, `DEC`, `INC`, `INTO`,</span>
    <span class="doccomment">///   `JMP` (opcode EA), `LDS`, `LES`, `POP` (`DS`, `ES`, `SS`), `POPA`, `PUSH` (`CS`,</span>
    <span class="doccomment">///   `DS`, `ES`, `SS`), `PUSHA`, `SALC`.</span>
    <span class="doccomment">/// - Execution of the `ARPL`, `LAR`, `LLDT`, `LSL`, `LTR`, `SLDT`, `STR`, `VERR`, or</span>
    <span class="doccomment">///   `VERW` instructions when protected mode is not enabled, or when virtual-8086 mode</span>
    <span class="doccomment">///   is enabled.</span>
    <span class="doccomment">/// - Execution of any legacy SSE instruction when `CR4.OSFXSR` is cleared to 0.</span>
    <span class="doccomment">/// - Execution of any SSE instruction (uses `YMM`/`XMM` registers), or 64-bit media</span>
    <span class="doccomment">/// instruction (uses `MMXTM` registers) when `CR0.EM` = 1.</span>
    <span class="doccomment">/// - Execution of any SSE floating-point instruction (uses `YMM`/`XMM` registers) that</span>
    <span class="doccomment">/// causes a numeric exception when `CR4.OSXMMEXCPT` = 0.</span>
    <span class="doccomment">/// - Use of the `DR4` or `DR5` debug registers when `CR4.DE` = 1.</span>
    <span class="doccomment">/// - Execution of `RSM` when not in `SMM` mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;/details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction that caused the `#UD`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#UD` exception is 6.</span>
    <span class="kw">pub</span> <span class="ident">invalid_opcode</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A device not available exception (`#NM`) occurs under any of the following conditions:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - An `FWAIT`/`WAIT` instruction is executed when `CR0.MP=1` and `CR0.TS=1`.</span>
    <span class="doccomment">/// - Any x87 instruction other than `FWAIT` is executed when `CR0.EM=1`.</span>
    <span class="doccomment">/// - Any x87 instruction is executed when `CR0.TS=1`. The `CR0.MP` bit controls whether the</span>
    <span class="doccomment">///   `FWAIT`/`WAIT` instruction causes an `#NM` exception when `TS=1`.</span>
    <span class="doccomment">/// - Any 128-bit or 64-bit media instruction when `CR0.TS=1`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;/details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction that caused the `#NM`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#NM` exception is 7.</span>
    <span class="kw">pub</span> <span class="ident">device_not_available</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A double fault (`#DF`) exception can occur when a second exception occurs during</span>
    <span class="doccomment">/// the handling of a prior (first) exception or interrupt handler.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Usually, the first and second exceptions can be handled sequentially without</span>
    <span class="doccomment">/// resulting in a `#DF`. In this case, the first exception is considered _benign_, as</span>
    <span class="doccomment">/// it does not harm the ability of the processor to handle the second exception. In some</span>
    <span class="doccomment">/// cases, however, the first exception adversely affects the ability of the processor to</span>
    <span class="doccomment">/// handle the second exception. These exceptions contribute to the occurrence of a `#DF`,</span>
    <span class="doccomment">/// and are called _contributory exceptions_. The following exceptions are contributory:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Invalid-TSS Exception</span>
    <span class="doccomment">/// - Segment-Not-Present Exception</span>
    <span class="doccomment">/// - Stack Exception</span>
    <span class="doccomment">/// - General-Protection Exception</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// A double-fault exception occurs in the following cases:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - If a contributory exception is followed by another contributory exception.</span>
    <span class="doccomment">/// - If a divide-by-zero exception is followed by a contributory exception.</span>
    <span class="doccomment">/// - If a page  fault is followed by another page fault or a contributory exception.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// If a third interrupting event occurs while transferring control to the `#DF` handler,</span>
    <span class="doccomment">/// the processor shuts down.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// &lt;/details&gt;</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code is always zero. The saved instruction pointer is undefined,</span>
    <span class="doccomment">/// and the program cannot be restarted.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#DF` exception is 8.</span>
    <span class="kw">pub</span> <span class="ident">double_fault</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// This interrupt vector is reserved. It is for a discontinued exception originally used</span>
    <span class="doccomment">/// by processors that supported external x87-instruction coprocessors. On those processors,</span>
    <span class="doccomment">/// the exception condition is caused by an invalid-segment or invalid-page access on an</span>
    <span class="doccomment">/// x87-instruction coprocessor-instruction operand. On current processors, this condition</span>
    <span class="doccomment">/// causes a general-protection exception to occur.</span>
    <span class="ident">coprocessor_segment_overrun</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An invalid TSS exception (`#TS`) occurs only as a result of a control transfer through</span>
    <span class="doccomment">/// a gate descriptor that results in an invalid stack-segment reference using an `SS`</span>
    <span class="doccomment">/// selector in the TSS.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code is the `SS` segment selector. The saved instruction pointer</span>
    <span class="doccomment">/// points to the control-transfer instruction that caused the `#TS`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#DF` exception is 10.</span>
    <span class="kw">pub</span> <span class="ident">invalid_tss</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An segment-not-present exception (`#NP`) occurs when an attempt is made to load a</span>
    <span class="doccomment">/// segment or gate with a clear present bit.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code is the segment-selector index of the segment descriptor</span>
    <span class="doccomment">/// causing the `#NP` exception. The saved instruction pointer points to the instruction</span>
    <span class="doccomment">/// that loaded the segment selector resulting in the `#NP`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#NP` exception is 11.</span>
    <span class="kw">pub</span> <span class="ident">segment_not_present</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An stack segment exception (`#SS`) can occur in the following situations:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Implied stack references in which the stack address is not in canonical</span>
    <span class="doccomment">///   form. Implied stack references include all push and pop instructions, and any</span>
    <span class="doccomment">///   instruction using `RSP` or `RBP` as a base register.</span>
    <span class="doccomment">/// - Attempting to load a stack-segment selector that references a segment descriptor</span>
    <span class="doccomment">///   containing a clear present bit.</span>
    <span class="doccomment">/// - Any stack access that fails the stack-limit check.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code depends on the cause of the `#SS`. If the cause is a cleared</span>
    <span class="doccomment">/// present bit, the error code is the corresponding segment selector. Otherwise, the</span>
    <span class="doccomment">/// error code is zero. The saved instruction pointer points to the instruction that</span>
    <span class="doccomment">/// caused the `#SS`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#NP` exception is 12.</span>
    <span class="kw">pub</span> <span class="ident">stack_segment_fault</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A general protection fault (`#GP`) can occur in various situations. Common causes include:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Executing a privileged instruction while `CPL &gt; 0`.</span>
    <span class="doccomment">/// - Writing a 1 into any register field that is reserved, must be zero (MBZ).</span>
    <span class="doccomment">/// - Attempting to execute an SSE instruction specifying an unaligned memory operand.</span>
    <span class="doccomment">/// - Loading a non-canonical base address into the `GDTR` or `IDTR`.</span>
    <span class="doccomment">/// - Using WRMSR to write a read-only MSR.</span>
    <span class="doccomment">/// - Any long-mode consistency-check violation.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code is a segment selector, if the cause of the `#GP` is</span>
    <span class="doccomment">/// segment-related, and zero otherwise. The saved instruction pointer points to</span>
    <span class="doccomment">/// the instruction that caused the `#GP`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#GP` exception is 13.</span>
    <span class="kw">pub</span> <span class="ident">general_protection_fault</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// A page fault (`#PF`) can occur during a memory access in any of the following situations:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - A page-translation-table entry or physical page involved in translating the memory</span>
    <span class="doccomment">///   access is not present in physical memory. This is indicated by a cleared present</span>
    <span class="doccomment">///   bit in the translation-table entry.</span>
    <span class="doccomment">/// - An attempt is made by the processor to load the instruction TLB with a translation</span>
    <span class="doccomment">///   for a non-executable page.</span>
    <span class="doccomment">/// - The memory access fails the paging-protection checks (user/supervisor, read/write,</span>
    <span class="doccomment">///   or both).</span>
    <span class="doccomment">/// - A reserved bit in one of the page-translation-table entries is set to 1. A `#PF`</span>
    <span class="doccomment">///   occurs for this reason only when `CR4.PSE=1` or `CR4.PAE=1`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The virtual (linear) address that caused the `#PF` is stored in the `CR2` register.</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction that caused the `#PF`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The page-fault error code is described by the</span>
    <span class="doccomment">/// [`PageFaultErrorCode`](struct.PageFaultErrorCode.html) struct.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#PF` exception is 14.</span>
    <span class="kw">pub</span> <span class="ident">page_fault</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">PageFaultHandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// vector nr. 15</span>
    <span class="ident">reserved_1</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// The x87 Floating-Point Exception-Pending exception (`#MF`) is used to handle unmasked x87</span>
    <span class="doccomment">/// floating-point exceptions. In 64-bit mode, the x87 floating point unit is not used</span>
    <span class="doccomment">/// anymore, so this exception is only relevant when executing programs in the 32-bit</span>
    <span class="doccomment">/// compatibility mode.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#MF` exception is 16.</span>
    <span class="kw">pub</span> <span class="ident">x87_floating_point</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// An alignment check exception (`#AC`) occurs when an unaligned-memory data reference</span>
    <span class="doccomment">/// is performed while alignment checking is enabled. An `#AC` can occur only when CPL=3.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The returned error code is always zero. The saved instruction pointer points to the</span>
    <span class="doccomment">/// instruction that caused the `#AC`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#AC` exception is 17.</span>
    <span class="kw">pub</span> <span class="ident">alignment_check</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// The machine check exception (`#MC`) is model specific. Processor implementations</span>
    <span class="doccomment">/// are not required to support the `#MC` exception, and those implementations that do</span>
    <span class="doccomment">/// support `#MC` can vary in how the `#MC` exception mechanism works.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// There is no reliable way to restart the program.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#MC` exception is 18.</span>
    <span class="kw">pub</span> <span class="ident">machine_check</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// The SIMD Floating-Point Exception (`#XF`) is used to handle unmasked SSE</span>
    <span class="doccomment">/// floating-point exceptions. The SSE floating-point exceptions reported by</span>
    <span class="doccomment">/// the `#XF` exception are (including mnemonics):</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - IE: Invalid-operation exception (also called #I).</span>
    <span class="doccomment">/// - DE: Denormalized-operand exception (also called #D).</span>
    <span class="doccomment">/// - ZE: Zero-divide exception (also called #Z).</span>
    <span class="doccomment">/// - OE: Overflow exception (also called #O).</span>
    <span class="doccomment">/// - UE: Underflow exception (also called #U).</span>
    <span class="doccomment">/// - PE: Precision exception (also called #P or inexact-result exception).</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer points to the instruction that caused the `#XF`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the `#XF` exception is 19.</span>
    <span class="kw">pub</span> <span class="ident">simd_floating_point</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// vector nr. 20</span>
    <span class="kw">pub</span> <span class="ident">virtualization</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// vector nr. 21-29</span>
    <span class="ident">reserved_2</span>: [<span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>; <span class="number">9</span>],

    <span class="doccomment">/// The Security Exception (`#SX`) signals security-sensitive events that occur while</span>
    <span class="doccomment">/// executing the VMM, in the form of an exception so that the VMM may take appropriate</span>
    <span class="doccomment">/// action. (A VMM would typically intercept comparable sensitive events in the guest.)</span>
    <span class="doccomment">/// In the current implementation, the only use of the `#SX` is to redirect external INITs</span>
    <span class="doccomment">/// into an exception so that the VMM may — among other possibilities.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The only error code currently defined is 1, and indicates redirection of INIT has occurred.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The vector number of the ``#SX`` exception is 30.</span>
    <span class="kw">pub</span> <span class="ident">security_exception</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFuncWithErrCode</span><span class="op">&gt;</span>,

    <span class="doccomment">/// vector nr. 31</span>
    <span class="ident">reserved_3</span>: <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>,

    <span class="doccomment">/// User-defined interrupts can be initiated either by system logic or software. They occur</span>
    <span class="doccomment">/// when:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - System logic signals an external interrupt request to the processor. The signaling</span>
    <span class="doccomment">///   mechanism and the method of communicating the interrupt vector to the processor are</span>
    <span class="doccomment">///   implementation dependent.</span>
    <span class="doccomment">/// - Software executes an `INTn` instruction. The `INTn` instruction operand provides</span>
    <span class="doccomment">///   the interrupt vector number.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Both methods can be used to initiate an interrupt into vectors 0 through 255. However,</span>
    <span class="doccomment">/// because vectors 0 through 31 are defined or reserved by the AMD64 architecture,</span>
    <span class="doccomment">/// software should not use vectors in this range for purposes other than their defined use.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The saved instruction pointer depends on the interrupt source:</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - External interrupts are recognized on instruction boundaries. The saved instruction</span>
    <span class="doccomment">///   pointer points to the instruction immediately following the boundary where the</span>
    <span class="doccomment">///   external interrupt was recognized.</span>
    <span class="doccomment">/// - If the interrupt occurs as a result of executing the INTn instruction, the saved</span>
    <span class="doccomment">///   instruction pointer points to the instruction after the INTn.</span>
    <span class="kw">pub</span> <span class="ident">interrupts</span>: [<span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>; <span class="number">256</span> <span class="op">-</span> <span class="number">32</span>],
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">Idt</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;Idt&quot;</span>)
            .<span class="ident">field</span>(<span class="string">&quot;divide_by_zero&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">divide_by_zero</span>)
            .<span class="ident">field</span>(<span class="string">&quot;debug&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">debug</span>)
            .<span class="ident">field</span>(<span class="string">&quot;non_maskable_interrupt&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">non_maskable_interrupt</span>)
            .<span class="ident">field</span>(<span class="string">&quot;breakpoint&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">breakpoint</span>)
            .<span class="ident">field</span>(<span class="string">&quot;overflow&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">overflow</span>)
            .<span class="ident">field</span>(<span class="string">&quot;bound_range_exceeded&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">bound_range_exceeded</span>)
            .<span class="ident">field</span>(<span class="string">&quot;invalid_opcode&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">invalid_opcode</span>)
            .<span class="ident">field</span>(<span class="string">&quot;device_not_available&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device_not_available</span>)
            .<span class="ident">field</span>(<span class="string">&quot;double_fault&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">double_fault</span>)
            .<span class="ident">field</span>(<span class="string">&quot;coprocessor_segment_overrun&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">coprocessor_segment_overrun</span>)
            .<span class="ident">field</span>(<span class="string">&quot;invalid_tss&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">invalid_tss</span>)
            .<span class="ident">field</span>(<span class="string">&quot;segment_not_present&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">segment_not_present</span>)
            .<span class="ident">field</span>(<span class="string">&quot;stack_segment_fault&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">stack_segment_fault</span>)
            .<span class="ident">field</span>(<span class="string">&quot;general_protection_fault&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">general_protection_fault</span>)
            .<span class="ident">field</span>(<span class="string">&quot;page_fault&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">page_fault</span>)
            .<span class="ident">field</span>(<span class="string">&quot;reserved_1&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">reserved_1</span>)
            .<span class="ident">field</span>(<span class="string">&quot;x87_floating_point&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">x87_floating_point</span>)
            .<span class="ident">field</span>(<span class="string">&quot;alignment_check&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">alignment_check</span>)
            .<span class="ident">field</span>(<span class="string">&quot;machine_check&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">machine_check</span>)
            .<span class="ident">field</span>(<span class="string">&quot;simd_floating_point&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">simd_floating_point</span>)
            .<span class="ident">field</span>(<span class="string">&quot;virtualization&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">virtualization</span>)
            .<span class="ident">field</span>(<span class="string">&quot;reserved_2&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">reserved_2</span>)
            .<span class="ident">field</span>(<span class="string">&quot;security_exception&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">security_exception</span>)
            .<span class="ident">field</span>(<span class="string">&quot;reserved_3&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">reserved_3</span>)
            .<span class="ident">field</span>(<span class="string">&quot;interrupts&quot;</span>, <span class="kw-2">&amp;</span><span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">interrupts</span>[..])
            .<span class="ident">finish</span>()
    }
}

<span class="macro">const_assert_eq</span><span class="macro">!</span>(<span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">Idt</span><span class="op">&gt;</span>(), <span class="number">256</span> <span class="op">*</span> <span class="number">8</span>);


<span class="kw">impl</span> <span class="ident">Idt</span> {
    <span class="doccomment">/// Creates a new IDT filled with non-present entries.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">init</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>) {
        <span class="self">self</span>.<span class="ident">divide_by_zero</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">debug</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">non_maskable_interrupt</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">breakpoint</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">overflow</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">bound_range_exceeded</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">invalid_opcode</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">device_not_available</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">double_fault</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">coprocessor_segment_overrun</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">invalid_tss</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">segment_not_present</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">stack_segment_fault</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">general_protection_fault</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">page_fault</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">reserved_1</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">x87_floating_point</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">alignment_check</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">machine_check</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">simd_floating_point</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">virtualization</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">reserved_2</span> <span class="op">=</span> [<span class="ident">IdtEntry</span>::<span class="ident">missing</span>(); <span class="number">9</span>];
        <span class="self">self</span>.<span class="ident">security_exception</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">reserved_3</span> <span class="op">=</span> <span class="ident">IdtEntry</span>::<span class="ident">missing</span>();
        <span class="self">self</span>.<span class="ident">interrupts</span> <span class="op">=</span> [<span class="ident">IdtEntry</span>::<span class="ident">missing</span>(); <span class="number">256</span> <span class="op">-</span> <span class="number">32</span>];
    }

    <span class="doccomment">/// Loads the IDT in the CPU using the `lidt` command.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">load</span>(<span class="kw-2">&amp;</span><span class="lifetime">&#39;static</span> <span class="self">self</span>) {
        <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">i386</span>::<span class="ident">instructions</span>::<span class="ident">tables</span>::{<span class="ident">lidt</span>, <span class="ident">DescriptorTablePointer</span>};
        <span class="kw">use</span> <span class="ident">core</span>::<span class="ident">mem</span>::<span class="ident">size_of</span>;

        <span class="kw">let</span> <span class="ident">ptr</span> <span class="op">=</span> <span class="ident">DescriptorTablePointer</span> {
            <span class="ident">base</span>: <span class="self">self</span> <span class="kw">as</span> <span class="kw-2">*</span><span class="kw">const</span> <span class="kw">_</span> <span class="kw">as</span> <span class="ident">u32</span>,
            <span class="ident">limit</span>: (<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="self">Self</span><span class="op">&gt;</span>() <span class="op">-</span> <span class="number">1</span>) <span class="kw">as</span> <span class="ident">u16</span>,
        };

        <span class="kw">unsafe</span> { <span class="ident">lidt</span>(<span class="ident">ptr</span>) };
    }
}

<span class="kw">impl</span> <span class="ident">Index</span><span class="op">&lt;</span><span class="ident">usize</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Idt</span> {
    <span class="kw">type</span> <span class="ident">Output</span> <span class="op">=</span> <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">HandlerFunc</span><span class="op">&gt;</span>;
    <span class="kw">fn</span> <span class="ident">index</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">index</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">Self</span>::<span class="ident">Output</span> {
        <span class="kw">match</span> <span class="ident">index</span> {
            <span class="number">0</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">divide_by_zero</span>,
            <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">debug</span>,
            <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">non_maskable_interrupt</span>,
            <span class="number">3</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">breakpoint</span>,
            <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">overflow</span>,
            <span class="number">5</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">bound_range_exceeded</span>,
            <span class="number">6</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">invalid_opcode</span>,
            <span class="number">7</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">device_not_available</span>,
            <span class="number">9</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">coprocessor_segment_overrun</span>,
            <span class="number">16</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">x87_floating_point</span>,
            <span class="number">18</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">machine_check</span>,
            <span class="number">19</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">simd_floating_point</span>,
            <span class="number">20</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">virtualization</span>,
            <span class="ident">i</span> @ <span class="number">32</span>..<span class="op">=</span><span class="number">255</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">interrupts</span>[<span class="ident">i</span> <span class="op">-</span> <span class="number">32</span>],
            <span class="ident">i</span> @ <span class="number">15</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">31</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">21</span>..<span class="op">=</span><span class="number">29</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;entry {} is reserved&quot;</span>, <span class="ident">i</span>),
            <span class="ident">i</span> @ <span class="number">8</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">10</span>..<span class="op">=</span><span class="number">14</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">17</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">30</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;entry {} is an exception with error code&quot;</span>, <span class="ident">i</span>)
            }
            <span class="ident">i</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;no entry with index {}&quot;</span>, <span class="ident">i</span>),
        }
    }
}

<span class="kw">impl</span> <span class="ident">IndexMut</span><span class="op">&lt;</span><span class="ident">usize</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">Idt</span> {
    <span class="kw">fn</span> <span class="ident">index_mut</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">index</span>: <span class="ident">usize</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span>::<span class="ident">Output</span> {
        <span class="kw">match</span> <span class="ident">index</span> {
            <span class="number">0</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">divide_by_zero</span>,
            <span class="number">1</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">debug</span>,
            <span class="number">2</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">non_maskable_interrupt</span>,
            <span class="number">3</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">breakpoint</span>,
            <span class="number">4</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">overflow</span>,
            <span class="number">5</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">bound_range_exceeded</span>,
            <span class="number">6</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">invalid_opcode</span>,
            <span class="number">7</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">device_not_available</span>,
            <span class="number">9</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">coprocessor_segment_overrun</span>,
            <span class="number">16</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">x87_floating_point</span>,
            <span class="number">18</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">machine_check</span>,
            <span class="number">19</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">simd_floating_point</span>,
            <span class="number">20</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">virtualization</span>,
            <span class="ident">i</span> @ <span class="number">32</span>..<span class="op">=</span><span class="number">255</span> <span class="op">=</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">interrupts</span>[<span class="ident">i</span> <span class="op">-</span> <span class="number">32</span>],
            <span class="ident">i</span> @ <span class="number">15</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">31</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">21</span>..<span class="op">=</span><span class="number">29</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;entry {} is reserved&quot;</span>, <span class="ident">i</span>),
            <span class="ident">i</span> @ <span class="number">8</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">10</span>..<span class="op">=</span><span class="number">14</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">17</span> <span class="op">|</span> <span class="ident">i</span> @ <span class="number">30</span> <span class="op">=</span><span class="op">&gt;</span> {
                <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;entry {} is an exception with error code&quot;</span>, <span class="ident">i</span>)
            }
            <span class="ident">i</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;no entry with index {}&quot;</span>, <span class="ident">i</span>),
        }
    }
}

<span class="doccomment">/// An Interrupt Descriptor Table entry.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// The generic parameter can either be `HandlerFunc` or `HandlerFuncWithErrCode`, depending</span>
<span class="doccomment">/// on the interrupt vector.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Low word of the interrupt handler&#39;s virtual address. In an interrupt/trap</span>
    <span class="doccomment">/// gate, the processor will far jump to this pointer when the interrupt</span>
    <span class="doccomment">/// occurs. It is unused for task gates.</span>
    <span class="ident">pointer_low</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// A segment selector.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - For interrupt/trap gates, the selector will be used when far jumping to</span>
    <span class="doccomment">///   the handler. It should be a selector to a code segment.</span>
    <span class="doccomment">/// - For task gates, the selector will be used to perform hardware task</span>
    <span class="doccomment">///   switching. It should be a selector to a TSS segment.</span>
    <span class="ident">gdt_selector</span>: <span class="ident">SegmentSelector</span>,
    <span class="doccomment">/// Unused.</span>
    <span class="ident">zero</span>: <span class="ident">u8</span>,
    <span class="doccomment">/// Option bitfield.</span>
    <span class="ident">options</span>: <span class="ident">EntryOptions</span>,
    <span class="doccomment">/// High word of the interrupt handler&#39;s virtual address.</span>
    <span class="ident">pointer_high</span>: <span class="ident">u16</span>,
    <span class="doccomment">/// Type-safety guarantee: ensure that the function handler has the correct</span>
    <span class="doccomment">/// amount of arguments, return types, etc...</span>
    <span class="ident">phantom</span>: <span class="ident">PhantomData</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="kw">if</span> <span class="op">!</span><span class="self">self</span>.<span class="ident">options</span>.<span class="ident">is_present</span>() {
            <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;IdtEntry::NotPresent&quot;</span>)
        } <span class="kw">else</span> {
            <span class="kw">let</span> <span class="ident">name</span> <span class="op">=</span> <span class="kw">match</span> <span class="self">self</span>.<span class="ident">options</span>.<span class="ident">gate_type</span>() {
                <span class="ident">GateType</span>::<span class="ident">TaskGate32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="string">&quot;IdtEntry::TaskGate32&quot;</span>,
                <span class="ident">GateType</span>::<span class="ident">InterruptGate16</span> <span class="op">=</span><span class="op">&gt;</span> <span class="string">&quot;IdtEntry::InterruptGate16&quot;</span>,
                <span class="ident">GateType</span>::<span class="ident">TrapGate16</span> <span class="op">=</span><span class="op">&gt;</span> <span class="string">&quot;IdtEntry::TrapGate16&quot;</span>,
                <span class="ident">GateType</span>::<span class="ident">InterruptGate32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="string">&quot;IdtEntry::InterruptGate32&quot;</span>,
                <span class="ident">GateType</span>::<span class="ident">TrapGate32</span> <span class="op">=</span><span class="op">&gt;</span> <span class="string">&quot;IdtEntry::TrapGate32&quot;</span>,
            };
            <span class="kw">let</span> <span class="ident">pointer</span> <span class="op">=</span> (<span class="ident">u32</span>::<span class="ident">from</span>(<span class="self">self</span>.<span class="ident">pointer_high</span>) <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">16</span>) <span class="op">|</span> <span class="ident">u32</span>::<span class="ident">from</span>(<span class="self">self</span>.<span class="ident">pointer_low</span>);
            <span class="kw">let</span> <span class="ident">pointer</span> <span class="op">=</span> <span class="ident">VirtualAddress</span>(<span class="ident">pointer</span> <span class="kw">as</span> <span class="ident">usize</span>);
            <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="ident">name</span>)
                .<span class="ident">field</span>(<span class="string">&quot;pointer&quot;</span>, <span class="kw-2">&amp;</span><span class="ident">pointer</span>)
                .<span class="ident">field</span>(<span class="string">&quot;gdt_selector&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">gdt_selector</span>)
                .<span class="ident">field</span>(<span class="string">&quot;privilege_level&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">options</span>.<span class="ident">privilege_level</span>())
                .<span class="ident">finish</span>()
        }
    }
}

<span class="macro">const_assert_eq</span><span class="macro">!</span>(<span class="ident">mem</span>::<span class="ident">size_of</span>::<span class="op">&lt;</span><span class="ident">IdtEntry</span><span class="op">&lt;</span>()<span class="op">&gt;</span><span class="op">&gt;</span>(), <span class="number">8</span>);

<span class="doccomment">/// A handler function for an interrupt or an exception without error code.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HandlerFunc</span> <span class="op">=</span> <span class="kw">fn</span>();
<span class="doccomment">/// A handler function for an exception that pushes an error code.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">HandlerFuncWithErrCode</span> <span class="op">=</span> <span class="kw">fn</span>(<span class="ident">error_code</span>: <span class="ident">u32</span>);
<span class="doccomment">/// A page fault handler function that pushes a page fault error code.</span>
<span class="kw">pub</span> <span class="kw">type</span> <span class="ident">PageFaultHandlerFunc</span> <span class="op">=</span> <span class="kw">fn</span>(<span class="ident">error_code</span>: <span class="ident">u32</span>);

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span> <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">F</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Creates a non-present IDT entry (but sets the must-be-one bits).</span>
    <span class="kw">fn</span> <span class="ident">missing</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="ident">IdtEntry</span> {
            <span class="ident">gdt_selector</span>: <span class="ident">SegmentSelector</span>(<span class="number">0</span>),
            <span class="ident">pointer_low</span>: <span class="number">0</span>,
            <span class="ident">pointer_high</span>: <span class="number">0</span>,
            <span class="ident">zero</span>: <span class="number">0</span>,
            <span class="ident">options</span>: <span class="ident">EntryOptions</span>::<span class="ident">minimal</span>(),
            <span class="ident">phantom</span>: <span class="ident">PhantomData</span>,
        }
    }

    <span class="doccomment">/// Set an interrupt gate function for the IDT entry and sets the present bit.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// For the code selector field, this function uses the code segment selector currently</span>
    <span class="doccomment">/// active in the CPU.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The function returns a mutable reference to the entry&#39;s options that allows</span>
    <span class="doccomment">/// further customization.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The provided addr must be a valid virtual address to a function</span>
    <span class="doccomment">/// following the x86-interrupt ABI.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_interrupt_gate_addr</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">addr</span>: <span class="ident">u32</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">EntryOptions</span> {
        <span class="kw">use</span> <span class="kw">crate</span>::<span class="ident">i386</span>::<span class="ident">instructions</span>::<span class="ident">segmentation</span>;

        <span class="self">self</span>.<span class="ident">pointer_low</span> <span class="op">=</span> <span class="ident">addr</span> <span class="kw">as</span> <span class="ident">u16</span>;
        <span class="self">self</span>.<span class="ident">pointer_high</span> <span class="op">=</span> (<span class="ident">addr</span> <span class="op">&gt;</span><span class="op">&gt;</span> <span class="number">16</span>) <span class="kw">as</span> <span class="ident">u16</span>;

        <span class="self">self</span>.<span class="ident">gdt_selector</span> <span class="op">=</span> <span class="ident">segmentation</span>::<span class="ident">cs</span>();

        <span class="self">self</span>.<span class="ident">options</span>.<span class="ident">set_present_interrupt</span>(<span class="bool-val">true</span>);
        <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>.<span class="ident">options</span>
    }

    <span class="doccomment">/// Set a task gate for the IDT entry and sets the present bit.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// # Safety</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// `tss_selector` must point to a valid TSS, which will remain present.</span>
    <span class="doccomment">/// The TSS&#39; `eip` should point to the handler function.</span>
    <span class="doccomment">/// The TSS&#39; `esp` and `esp0` should point to a usable stack for the handler function.</span>
    <span class="kw">pub</span> <span class="kw">unsafe</span> <span class="kw">fn</span> <span class="ident">set_handler_task_gate</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">tss_selector</span>: <span class="ident">SegmentSelector</span>) {

        <span class="self">self</span>.<span class="ident">pointer_low</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="self">self</span>.<span class="ident">pointer_high</span> <span class="op">=</span> <span class="number">0</span>;
        <span class="self">self</span>.<span class="ident">gdt_selector</span> <span class="op">=</span> <span class="ident">tss_selector</span>;
        <span class="self">self</span>.<span class="ident">options</span>.<span class="ident">set_present_task</span>(<span class="bool-val">true</span>);
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span> <span class="ident">IdtEntry</span><span class="op">&lt;</span><span class="ident">T</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Set an interrupt gate function for the IDT entry and sets the present bit.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// For the code selector field, this function uses the code segment selector currently</span>
    <span class="doccomment">/// active in the CPU.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The function returns a mutable reference to the entry&#39;s options that allows</span>
    <span class="doccomment">/// further customization.</span>
    <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">fn_to_numeric_cast</span>)]</span> <span class="comment">// it **is** a u32</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_handler_fn</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">handler_asm_wrapper</span>: <span class="kw">extern</span> <span class="string">&quot;C&quot;</span> <span class="kw">fn</span>()) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">EntryOptions</span> {
        <span class="kw">unsafe</span> {
            <span class="self">self</span>.<span class="ident">set_interrupt_gate_addr</span>(<span class="ident">handler_asm_wrapper</span> <span class="kw">as</span> <span class="ident">u32</span>)
        }
    }
}

<span class="doccomment">/// Represents the type of an IDT descriptor (called a gate).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// Technically, this represents a subset of [SystemDescriptorTypes].</span>
<span class="doccomment">///</span>
<span class="doccomment">/// [SystemDescriptorTypes]: crate::i386::gdt::SystemDescriptorTypes</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Debug</span>, <span class="ident">Copy</span>, <span class="ident">Clone</span>, <span class="ident">PartialEq</span>, <span class="ident">Eq</span>)]</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">u8</span>)]</span>
<span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">missing_docs_in_private_items</span>)]</span>
<span class="kw">enum</span> <span class="ident">GateType</span> {
    <span class="ident">TaskGate32</span> <span class="op">=</span> <span class="number">0b0101</span>,
    <span class="ident">InterruptGate16</span> <span class="op">=</span> <span class="number">0b0110</span>,
    <span class="ident">TrapGate16</span> <span class="op">=</span> <span class="number">0b0111</span>,
    <span class="ident">InterruptGate32</span> <span class="op">=</span> <span class="number">0b1110</span>,
    <span class="ident">TrapGate32</span> <span class="op">=</span> <span class="number">0b1111</span>,
}

<span class="kw">impl</span> <span class="ident">From</span><span class="op">&lt;</span><span class="ident">u8</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="ident">GateType</span> {
    <span class="kw">fn</span> <span class="ident">from</span>(<span class="ident">ty</span>: <span class="ident">u8</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">GateType</span> {
        <span class="kw">match</span> <span class="ident">ty</span> {
            <span class="number">0b0101</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">GateType</span>::<span class="ident">TaskGate32</span>,
            <span class="number">0b0110</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">GateType</span>::<span class="ident">InterruptGate16</span>,
            <span class="number">0b0111</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">GateType</span>::<span class="ident">TrapGate16</span>,
            <span class="number">0b1110</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">GateType</span>::<span class="ident">InterruptGate32</span>,
            <span class="number">0b1111</span> <span class="op">=</span><span class="op">&gt;</span> <span class="ident">GateType</span>::<span class="ident">TrapGate32</span>,
            <span class="kw">_</span> <span class="op">=</span><span class="op">&gt;</span> <span class="macro">panic</span><span class="macro">!</span>(<span class="string">&quot;Invalid gate type {}&quot;</span>, <span class="ident">ty</span>),
        }
    }
}

<span class="macro">bitfield</span><span class="macro">!</span> {
    <span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Clone</span>, <span class="ident">Copy</span>)]</span>
    <span class="doccomment">/// Represents the options field of an IDT entry.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">EntryOptions</span>(<span class="ident">u8</span>);
    <span class="kw">impl</span> <span class="ident">Debug</span>;
    <span class="doccomment">/// Type of the interrupt handler. Its value determines the mechanism used</span>
    <span class="doccomment">/// to trigger the handler.</span>
    <span class="ident">into</span> <span class="ident">GateType</span>, <span class="ident">gate_type</span>, <span class="kw">_</span>: <span class="number">3</span>, <span class="number">0</span>;
    <span class="comment">// Bit 4 is unused (0). OSDev lists it as &quot;Storage Segment&quot;, but that name</span>
    <span class="comment">// comes up nowhere in the Intel documentation.</span>
    <span class="ident">into</span> <span class="ident">PrivilegeLevel</span>, <span class="ident">privilege_level</span>, <span class="kw">_</span>: <span class="number">6</span>, <span class="number">5</span>;
    <span class="ident">is_present</span>, <span class="ident">set_is_present</span>: <span class="number">7</span>;
}

<span class="kw">impl</span> <span class="ident">EntryOptions</span> {
    <span class="doccomment">/// Creates a minimal options field with all the must-be-one bits set.</span>
    <span class="kw">fn</span> <span class="ident">minimal</span>() <span class="op">-</span><span class="op">&gt;</span> <span class="self">Self</span> {
        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">options</span> <span class="op">=</span> <span class="ident">EntryOptions</span>(<span class="number">0</span>);
        <span class="ident">options</span>.<span class="ident">set_gate_type</span>(<span class="ident">GateType</span>::<span class="ident">InterruptGate32</span>);
        <span class="ident">options</span>
    }

    <span class="doccomment">/// Set the kind of gate this IdtEntry represents.</span>
    <span class="kw">fn</span> <span class="ident">set_gate_type</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">gate_type</span>: <span class="ident">GateType</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bits</span>(<span class="number">0</span>..<span class="number">4</span>, <span class="ident">gate_type</span> <span class="kw">as</span> <span class="ident">u8</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set the required privilege level (DPL) for invoking the handler.</span>
    <span class="doccomment">/// If CPL &lt; DPL, a general protection fault occurs.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_privilege_level</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">privlvl</span>: <span class="ident">PrivilegeLevel</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bits</span>(<span class="number">5</span>..<span class="number">7</span>, <span class="ident">privlvl</span> <span class="kw">as</span> <span class="ident">u8</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set or reset the preset bit.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_present_interrupt</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">present</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bits</span>(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0b1110</span>); <span class="comment">// &#39;must-be-one&#39; bits</span>
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bit</span>(<span class="number">7</span>, <span class="ident">present</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Set or reset the preset bit.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">set_present_task</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">present</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bits</span>(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0b0101</span>); <span class="comment">// &#39;must-be-one&#39; bits</span>
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bit</span>(<span class="number">7</span>, <span class="ident">present</span>);
        <span class="self">self</span>
    }

    <span class="doccomment">/// Let the CPU disable hardware interrupts when the handler is invoked. By default,</span>
    <span class="doccomment">/// interrupts are disabled on handler invocation.</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">disable_interrupts</span>(<span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">self</span>, <span class="ident">disable</span>: <span class="ident">bool</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="self">Self</span> {
        <span class="self">self</span>.<span class="number">0</span>.<span class="ident">set_bit</span>(<span class="number">0</span>, <span class="op">!</span><span class="ident">disable</span>);
        <span class="self">self</span>
    }
}

<span class="doccomment">/// Represents the exception stack frame pushed by the CPU on exception entry.</span>
<span class="attribute">#[<span class="ident">repr</span>(<span class="ident">C</span>)]</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ExceptionStackFrame</span> {
    <span class="doccomment">/// This value points to the instruction that should be executed when the interrupt</span>
    <span class="doccomment">/// handler returns. For most interrupts, this value points to the instruction immediately</span>
    <span class="doccomment">/// following the last executed instruction. However, for some exceptions (e.g., page faults),</span>
    <span class="doccomment">/// this value points to the faulting instruction, so that the instruction is restarted on</span>
    <span class="doccomment">/// return. See the documentation of the `Idt` fields for more details.</span>
    <span class="kw">pub</span> <span class="ident">instruction_pointer</span>: <span class="ident">VirtualAddress</span>,
    <span class="doccomment">/// The code segment selector, padded with zeros.</span>
    <span class="kw">pub</span> <span class="ident">code_segment</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// The flags register before the interrupt handler was invoked.</span>
    <span class="kw">pub</span> <span class="ident">cpu_flags</span>: <span class="ident">u32</span>,
    <span class="doccomment">/// The stack pointer at the time of the interrupt.</span>
    <span class="kw">pub</span> <span class="ident">stack_pointer</span>: <span class="ident">VirtualAddress</span>,
    <span class="doccomment">/// The stack segment descriptor at the time of the interrupt (often zero in 64-bit mode).</span>
    <span class="kw">pub</span> <span class="ident">stack_segment</span>: <span class="ident">u32</span>,
}

<span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">ExceptionStackFrame</span> {
    <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
        <span class="attribute">#[<span class="ident">allow</span>(<span class="ident">clippy</span>::<span class="ident">missing_docs_in_private_items</span>)]</span>
        <span class="kw">struct</span> <span class="ident">Hex</span>(<span class="ident">u32</span>);
        <span class="kw">impl</span> <span class="ident">fmt</span>::<span class="ident">Debug</span> <span class="kw">for</span> <span class="ident">Hex</span> {
            <span class="kw">fn</span> <span class="ident">fmt</span>(<span class="kw-2">&amp;</span><span class="self">self</span>, <span class="ident">f</span>: <span class="kw-2">&amp;</span><span class="kw-2">mut</span> <span class="ident">fmt</span>::<span class="ident">Formatter</span><span class="op">&lt;</span><span class="lifetime">&#39;_</span><span class="op">&gt;</span>) <span class="op">-</span><span class="op">&gt;</span> <span class="ident">fmt</span>::<span class="prelude-ty">Result</span> {
                <span class="macro">write</span><span class="macro">!</span>(<span class="ident">f</span>, <span class="string">&quot;{:#x}&quot;</span>, <span class="self">self</span>.<span class="number">0</span>)
            }
        }

        <span class="kw">let</span> <span class="kw-2">mut</span> <span class="ident">s</span> <span class="op">=</span> <span class="ident">f</span>.<span class="ident">debug_struct</span>(<span class="string">&quot;ExceptionStackFrame&quot;</span>);
        <span class="ident">s</span>.<span class="ident">field</span>(<span class="string">&quot;instruction_pointer&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">instruction_pointer</span>);
        <span class="ident">s</span>.<span class="ident">field</span>(<span class="string">&quot;code_segment&quot;</span>, <span class="kw-2">&amp;</span><span class="ident">Hex</span>(<span class="self">self</span>.<span class="ident">code_segment</span>));
        <span class="ident">s</span>.<span class="ident">field</span>(<span class="string">&quot;cpu_flags&quot;</span>, <span class="kw-2">&amp;</span><span class="ident">Hex</span>(<span class="self">self</span>.<span class="ident">cpu_flags</span>));
        <span class="ident">s</span>.<span class="ident">field</span>(<span class="string">&quot;stack_pointer&quot;</span>, <span class="kw-2">&amp;</span><span class="self">self</span>.<span class="ident">stack_pointer</span>);
        <span class="ident">s</span>.<span class="ident">field</span>(<span class="string">&quot;stack_segment&quot;</span>, <span class="kw-2">&amp;</span><span class="ident">Hex</span>(<span class="self">self</span>.<span class="ident">stack_segment</span>));
        <span class="ident">s</span>.<span class="ident">finish</span>()
    }
}

<span class="macro">bitflags</span><span class="macro">!</span> {
    <span class="doccomment">/// Describes an page fault error code.</span>
    <span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">PageFaultErrorCode</span>: <span class="ident">u32</span> {
        <span class="doccomment">/// If this flag is set, the page fault was caused by a page-protection violation,</span>
        <span class="doccomment">/// else the page fault was caused by a not-present page.</span>
        <span class="kw">const</span> <span class="ident">PROTECTION_VIOLATION</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">0</span>;

        <span class="doccomment">/// If this flag is set, the memory access that caused the page fault was a write.</span>
        <span class="doccomment">/// Else the access that caused the page fault is a memory read. This bit does not</span>
        <span class="doccomment">/// necessarily indicate the cause of the page fault was a read or write violation.</span>
        <span class="kw">const</span> <span class="ident">CAUSED_BY_WRITE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">1</span>;

        <span class="doccomment">/// If this flag is set, an access in user mode (CPL=3) caused the page fault. Else</span>
        <span class="doccomment">/// an access in supervisor mode (CPL=0, 1, or 2) caused the page fault. This bit</span>
        <span class="doccomment">/// does not necessarily indicate the cause of the page fault was a privilege violation.</span>
        <span class="kw">const</span> <span class="ident">USER_MODE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">2</span>;

        <span class="doccomment">/// If this flag is set, the page fault is a result of the processor reading a 1 from</span>
        <span class="doccomment">/// a reserved field within a page-translation-table entry.</span>
        <span class="kw">const</span> <span class="ident">MALFORMED_TABLE</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">3</span>;

        <span class="doccomment">/// If this flag is set, it indicates that the access that caused the page fault was an</span>
        <span class="doccomment">/// instruction fetch.</span>
        <span class="kw">const</span> <span class="ident">INSTRUCTION_FETCH</span> <span class="op">=</span> <span class="number">1</span> <span class="op">&lt;</span><span class="op">&lt;</span> <span class="number">4</span>;
    }
}
</pre></div>
</section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../../";window.currentCrate = "sunrise_kernel";</script><script src="../../../../main.js"></script><script src="../../../../source-script.js"></script><script src="../../../../source-files.js"></script><script defer src="../../../../search-index.js"></script></body></html>