#include "common.h"
#ifdef USE_BANKING
#pragma codeseg BANK3
#endif
void cds_lane_init () BANKING_CTRL {
  CDS_DTL_CFG_REG0.BT.B0 = 0x25; //00100101, cds_dtl_blind_lms_gain_mu_lane[3:0], cds_dtl_blind_lms_blw_mu_lane[3:0]
  CDS_DTL_CFG_REG0.BT.B1 = 0x44; //01000100, cds_dtl_blind_lms_ffe_pst1_mu_lane[3:0], cds_dtl_blind_lms_ffe_all_mu_lane[3:0]
  CDS_DTL_CFG_REG0.BT.B2 = 0x84; //1###0100, cds_dtl_blind_lms_top_en_lane, cds_dtl_blind_lms_ffe_pre1_mu_lane[3:0]
  CDS_DTL_CFG_REG0.BT.B3 = 0x6E; //01101110, cds_dtl_blind_lms_ffe_pre_en_lane[2:0], cds_dtl_blind_lms_ffe_pst_en_lane[2:0], cds_dtl_blind_lms_gain_en_lane, cds_dtl_blind_lms_blw_en_lane
  CDS_DTL_CFG_REG1.BT.B0 = 0x25; //00100101, cds_dtl_eql_lms_gain_mu_lane[3:0], cds_dtl_eql_lms_blw_mu_lane[3:0]
  CDS_DTL_CFG_REG1.BT.B1 = 0x44; //01000100, cds_dtl_eql_lms_ffe_pst1_mu_lane[3:0], cds_dtl_eql_lms_ffe_all_mu_lane[3:0]
  CDS_DTL_CFG_REG1.BT.B2 = 0x84; //1###0100, cds_dtl_eql_lms_top_en_lane, cds_dtl_eql_lms_ffe_pre1_mu_lane[3:0]
  CDS_DTL_CFG_REG1.BT.B3 = 0xFF; //11111111, cds_dtl_eql_lms_ffe_pre_en_lane[2:0], cds_dtl_eql_lms_ffe_pst_en_lane[2:0], cds_dtl_eql_lms_gain_en_lane, cds_dtl_eql_lms_blw_en_lane
  CDS_DTL_CFG_REG2.BT.B0 = 0x35; //00110101, cds_dtl_coarse_lms_gain_mu_lane[3:0], cds_dtl_coarse_lms_blw_mu_lane[3:0]
  CDS_DTL_CFG_REG2.BT.B1 = 0x55; //01010101, cds_dtl_coarse_lms_ffe_pst1_mu_lane[3:0], cds_dtl_coarse_lms_ffe_all_mu_lane[3:0]
  CDS_DTL_CFG_REG2.BT.B2 = 0x85; //1###0101, cds_dtl_coarse_lms_top_en_lane, cds_dtl_coarse_lms_ffe_pre1_mu_lane[3:0]
  CDS_DTL_CFG_REG2.BT.B3 = 0x3; //00000011, cds_dtl_coarse_lms_ffe_pre_en_lane[2:0], cds_dtl_coarse_lms_ffe_pst_en_lane[2:0], cds_dtl_coarse_lms_gain_en_lane, cds_dtl_coarse_lms_blw_en_lane
  CDS_DTL_CFG_REG3.BT.B0 = 0x45; //01000101, cds_dtl_fine_lms_gain_mu_lane[3:0], cds_dtl_fine_lms_blw_mu_lane[3:0]
  CDS_DTL_CFG_REG3.BT.B1 = 0x66; //01100110, cds_dtl_fine_lms_ffe_pst1_mu_lane[3:0], cds_dtl_fine_lms_ffe_all_mu_lane[3:0]
  CDS_DTL_CFG_REG3.BT.B2 = 0x86; //1###0110, cds_dtl_fine_lms_top_en_lane, cds_dtl_fine_lms_ffe_pre1_mu_lane[3:0]
  CDS_DTL_CFG_REG3.BT.B3 = 0xDB; //11011011, cds_dtl_fine_lms_ffe_pre_en_lane[2:0], cds_dtl_fine_lms_ffe_pst_en_lane[2:0], cds_dtl_fine_lms_gain_en_lane, cds_dtl_fine_lms_blw_en_lane
  CDS_DTL_CFG_REG4.BT.B0 = 0x45; //01000101, cds_dtl_accu_lms_gain_mu_lane[3:0], cds_dtl_accu_lms_blw_mu_lane[3:0]
  CDS_DTL_CFG_REG4.BT.B1 = 0x66; //01100110, cds_dtl_accu_lms_ffe_pst1_mu_lane[3:0], cds_dtl_accu_lms_ffe_all_mu_lane[3:0]
  CDS_DTL_CFG_REG4.BT.B2 = 0x86; //1###0110, cds_dtl_accu_lms_top_en_lane, cds_dtl_accu_lms_ffe_pre1_mu_lane[3:0]
  CDS_DTL_CFG_REG4.BT.B3 = 0xFB; //11111011, cds_dtl_accu_lms_ffe_pre_en_lane[2:0], cds_dtl_accu_lms_ffe_pst_en_lane[2:0], cds_dtl_accu_lms_gain_en_lane, cds_dtl_accu_lms_blw_en_lane
  CDS_DTL_CFG_REG5.BT.B0 = 0xB; //##001011, cds_dtl_fine_lpf_ki_frac_lane, cds_dtl_fine_lpf_ki_shift_lane[4:0]
  CDS_DTL_CFG_REG5.BT.B1 = 0x8; //##001000, cds_dtl_fine_lpf_kp_frac_lane[1:0], cds_dtl_fine_lpf_kp_shift_lane[3:0]
  CDS_DTL_CFG_REG5.BT.B2 = 0xD; //##001101, cds_dtl_coarse_lpf_ki_frac_lane, cds_dtl_coarse_lpf_ki_shift_lane[4:0]
  CDS_DTL_CFG_REG5.BT.B3 = 0x29; //##101001, cds_dtl_coarse_lpf_kp_frac_lane[1:0], cds_dtl_coarse_lpf_kp_shift_lane[3:0]
  CDS_DTL_CFG_REG6.BT.B0 = 0x9; //##001001, cds_dtl_accu_lpf_ki_frac_lane, cds_dtl_accu_lpf_ki_shift_lane[4:0]
  CDS_DTL_CFG_REG6.BT.B1 = 0x7; //##000111, cds_dtl_accu_lpf_kp_frac_lane[1:0], cds_dtl_accu_lpf_kp_shift_lane[3:0]
  CDS_DP_CFG_REG0.BT.B0 = 0xFF; //11111111, cds_dp_blind_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG0.BT.B1 = 0xFF; //11111111, cds_dp_blind_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG0.BT.B3 = 0x3F; //##111111, cds_dp_blind_lms_ffe_pre_en_lane[5:0]
  CDS_DP_CFG_REG1.BT.B0 = 0x4; //#####100, cds_dp_blind_lms_gain_en_lane, cds_dp_blind_lms_blw_en_lane, cds_dp_blind_lms_dfe_en_lane
//CDS_DP_CFG_REG1.BT.B1 = 0x0; //00000000, cds_dp_blind_lms_ffe_flt_en_lane[7:0]
//CDS_DP_CFG_REG1.BT.B2 = 0x0; //#####000, cds_dp_lms_preset_lane[2:0]
  CDS_DP_CFG_REG2.BT.B0 = 0x55; //01010101, cds_dp_blind_lms_blw_mu_lane[3:0], cds_dp_blind_lms_dfe_mu_lane[3:0]
  CDS_DP_CFG_REG2.BT.B1 = 0x44; //01000100, cds_dp_blind_lms_ffe_flt_mu_lane[3:0], cds_dp_blind_lms_gain_mu_lane[3:0]
  CDS_DP_CFG_REG2.BT.B2 = 0x44; //01000100, cds_dp_blind_lms_ffe_pst1_mu_lane[3:0], cds_dp_blind_lms_ffe_pst_all_mu_lane[3:0]
  CDS_DP_CFG_REG2.BT.B3 = 0x44; //01000100, cds_dp_blind_lms_ffe_pre1_mu_lane[3:0], cds_dp_blind_lms_ffe_pre_all_mu_lane[3:0]
  CDS_DP_CFG_REG3.BT.B0 = 0xFF; //11111111, cds_dp_coarse_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG3.BT.B1 = 0xFF; //11111111, cds_dp_coarse_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG3.BT.B3 = 0x3F; //##111111, cds_dp_coarse_lms_ffe_pre_en_lane[5:0]
  CDS_DP_CFG_REG4.BT.B0 = 0x6; //#####110, cds_dp_coarse_lms_gain_en_lane, cds_dp_coarse_lms_blw_en_lane, cds_dp_coarse_lms_dfe_en_lane
  CDS_DP_CFG_REG4.BT.B1 = 0xFF; //11111111, cds_dp_coarse_lms_ffe_flt_en_lane[7:0]
  CDS_DP_CFG_REG5.BT.B0 = 0x55; //01010101, cds_dp_coarse_lms_blw_mu_lane[3:0], cds_dp_coarse_lms_dfe_mu_lane[3:0]
  CDS_DP_CFG_REG5.BT.B1 = 0x46; //01000110, cds_dp_coarse_lms_ffe_flt_mu_lane[3:0], cds_dp_coarse_lms_gain_mu_lane[3:0]
  CDS_DP_CFG_REG5.BT.B2 = 0x44; //01000100, cds_dp_coarse_lms_ffe_pst1_mu_lane[3:0], cds_dp_coarse_lms_ffe_pst_all_mu_lane[3:0]
  CDS_DP_CFG_REG5.BT.B3 = 0x44; //01000100, cds_dp_coarse_lms_ffe_pre1_mu_lane[3:0], cds_dp_coarse_lms_ffe_pre_all_mu_lane[3:0]
  CDS_DP_CFG_REG6.BT.B0 = 0xFF; //11111111, cds_dp_fine_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG6.BT.B1 = 0xFF; //11111111, cds_dp_fine_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG6.BT.B3 = 0x3F; //##111111, cds_dp_fine_lms_ffe_pre_en_lane[5:0]
  CDS_DP_CFG_REG7.BT.B0 = 0x6; //#####110, cds_dp_fine_lms_gain_en_lane, cds_dp_fine_lms_blw_en_lane, cds_dp_fine_lms_dfe_en_lane
  CDS_DP_CFG_REG7.BT.B1 = 0xFF; //11111111, cds_dp_fine_lms_ffe_flt_en_lane[7:0]
  CDS_DP_CFG_REG8.BT.B0 = 0x55; //01010101, cds_dp_fine_lms_blw_mu_lane[3:0], cds_dp_fine_lms_dfe_mu_lane[3:0]
  CDS_DP_CFG_REG8.BT.B1 = 0x65; //01100101, cds_dp_fine_lms_ffe_flt_mu_lane[3:0], cds_dp_fine_lms_gain_mu_lane[3:0]
  CDS_DP_CFG_REG8.BT.B2 = 0x66; //01100110, cds_dp_fine_lms_ffe_pst1_mu_lane[3:0], cds_dp_fine_lms_ffe_pst_all_mu_lane[3:0]
  CDS_DP_CFG_REG8.BT.B3 = 0x66; //01100110, cds_dp_fine_lms_ffe_pre1_mu_lane[3:0], cds_dp_fine_lms_ffe_pre_all_mu_lane[3:0]
  CDS_DP_CFG_REG9.BT.B0 = 0xFF; //11111111, cds_dp_accu_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG9.BT.B1 = 0xFF; //11111111, cds_dp_accu_lms_ffe_pst_en_lane[15:0]
  CDS_DP_CFG_REG9.BT.B3 = 0x3F; //##111111, cds_dp_accu_lms_ffe_pre_en_lane[5:0]
  CDS_DP_CFG_REG10.BT.B0 = 0x6; //#####110, cds_dp_accu_lms_gain_en_lane, cds_dp_accu_lms_blw_en_lane, cds_dp_accu_lms_dfe_en_lane
  CDS_DP_CFG_REG10.BT.B1 = 0xFF; //11111111, cds_dp_accu_lms_ffe_flt_en_lane[7:0]
  CDS_DP_CFG_REG11.BT.B0 = 0x56; //01010110, cds_dp_accu_lms_blw_mu_lane[3:0], cds_dp_accu_lms_dfe_mu_lane[3:0]
  CDS_DP_CFG_REG11.BT.B1 = 0x66; //01100110, cds_dp_accu_lms_ffe_flt_mu_lane[3:0], cds_dp_accu_lms_gain_mu_lane[3:0]
  CDS_DP_CFG_REG11.BT.B2 = 0x66; //01100110, cds_dp_accu_lms_ffe_pst1_mu_lane[3:0], cds_dp_accu_lms_ffe_pst_all_mu_lane[3:0]
  CDS_DP_CFG_REG11.BT.B3 = 0x66; //01100110, cds_dp_accu_lms_ffe_pre1_mu_lane[3:0], cds_dp_accu_lms_ffe_pre_all_mu_lane[3:0]
  CDS_TIMER0.BT.B0 = 0x4; //00000100, cds_dtl_eql_timer_lane[15:0]
//CDS_TIMER0.BT.B1 = 0x0; //00000000, cds_dtl_eql_timer_lane[15:0]
  CDS_TIMER0.BT.B2 = 0x4; //00000100, cds_dtl_blind_timer_lane[15:0]
//CDS_TIMER0.BT.B3 = 0x0; //00000000, cds_dtl_blind_timer_lane[15:0]
  CDS_TIMER1.BT.B0 = 0x2; //00000010, cds_dtl_fine_timer_lane[15:0]
//CDS_TIMER1.BT.B1 = 0x0; //00000000, cds_dtl_fine_timer_lane[15:0]
  CDS_TIMER1.BT.B2 = 0x4; //00000100, cds_dtl_coarse_timer_lane[15:0]
//CDS_TIMER1.BT.B3 = 0x0; //00000000, cds_dtl_coarse_timer_lane[15:0]
  CDS_TIMER2.BT.B0 = 0x2; //00000010, cds_dtl_accu_timer_lane[15:0]
//CDS_TIMER2.BT.B1 = 0x0; //00000000, cds_dtl_accu_timer_lane[15:0]
  CDS_TIMER3.BT.B0 = 0x4; //00000100, cds_dp_coarse_timer_lane[15:0]
//CDS_TIMER3.BT.B1 = 0x0; //00000000, cds_dp_coarse_timer_lane[15:0]
  CDS_TIMER3.BT.B2 = 0x4; //00000100, cds_dp_blind_timer_lane[15:0]
//CDS_TIMER3.BT.B3 = 0x0; //00000000, cds_dp_blind_timer_lane[15:0]
  CDS_TIMER4.BT.B0 = 0x2; //00000010, cds_dp_accu_timer_lane[15:0]
//CDS_TIMER4.BT.B1 = 0x0; //00000000, cds_dp_accu_timer_lane[15:0]
  CDS_TIMER4.BT.B2 = 0x4; //00000100, cds_dp_fine_timer_lane[15:0]
//CDS_TIMER4.BT.B3 = 0x0; //00000000, cds_dp_fine_timer_lane[15:0]
//CDS_MISC.BT.B0 = 0x0; //00000000, cds_dtl_freq_ofst_lane[15:0]
  CDS_MISC.BT.B1 = 0x40; //01000000, cds_dtl_freq_ofst_lane[15:0]
  CDS_MISC.BT.B2 = 0x80; //10000000, cds_dp_blind_lms_gain_lane[10:0]
  CDS_MISC.BT.B3 = 0x1; //####0001, cds_dtl_ph_scn_bi_dir_en_lane, cds_dp_blind_lms_gain_lane[10:0]
//CDS_TOP.BT.B0 = 0x0; //00000000, cds_state_lane[7:0]
//CDS_DTL_LMS_REG0.BT.B0 = 0x0; //###00000, cds_dtl_lms_ffe_pst2_ext_lane[4:0]
//CDS_DTL_LMS_REG0.BT.B1 = 0x0; //##000000, cds_dtl_lms_ffe_pst1_ext_lane[5:0]
//CDS_DTL_LMS_REG0.BT.B2 = 0x0; //###00000, cds_dtl_lms_ffe_pre2_ext_lane[4:0]
//CDS_DTL_LMS_REG0.BT.B3 = 0x0; //##000000, cds_dtl_lms_ffe_pre1_ext_lane[5:0]
//CDS_DTL_LMS_REG1.BT.B0 = 0x0; //###00000, cds_dtl_lms_blw_ext_lane[4:0]
//CDS_DTL_LMS_REG1.BT.B1 = 0x0; //00000000, cds_dtl_lms_gain_ext_lane[9:0]
//CDS_DTL_LMS_REG1.BT.B2 = 0x0; //######00, cds_dtl_lms_gain_ext_lane[9:0]
//CDS_DTL_LMS_REG1.BT.B3 = 0x0; //00000000, cds_dtl_lms_ffe_pre3_ext_lane[3:0], cds_dtl_lms_ffe_pst3_ext_lane[3:0]
//CDS_DTL_LMS_REG2.BT.B0 = 0x0; //###00000, cds_dtl_lms_ffe_pst2_sav_lane[4:0]
//CDS_DTL_LMS_REG2.BT.B1 = 0x0; //##000000, cds_dtl_lms_ffe_pst1_sav_lane[5:0]
//CDS_DTL_LMS_REG2.BT.B2 = 0x0; //###00000, cds_dtl_lms_ffe_pre2_sav_lane[4:0]
//CDS_DTL_LMS_REG2.BT.B3 = 0x0; //##000000, cds_dtl_lms_ffe_pre1_sav_lane[5:0]
//CDS_DTL_LMS_REG3.BT.B0 = 0x0; //###00000, cds_dtl_lms_blw_sav_lane[4:0]
//CDS_DTL_LMS_REG3.BT.B1 = 0x0; //00000000, cds_dtl_lms_gain_sav_lane[9:0]
//CDS_DTL_LMS_REG3.BT.B2 = 0x0; //######00, cds_dtl_lms_gain_sav_lane[9:0]
//CDS_DTL_LMS_REG3.BT.B3 = 0x0; //00000000, cds_dtl_lms_ffe_pre3_sav_lane[3:0], cds_dtl_lms_ffe_pst3_sav_lane[3:0]
//CDS_DP_LMS_REG0.BT.B0 = 0x0; //###00000, cds_dp_lms_ffe_pre4_ext_lane[4:0]
//CDS_DP_LMS_REG0.BT.B1 = 0x0; //###00000, cds_dp_lms_ffe_pre3_ext_lane[4:0]
//CDS_DP_LMS_REG0.BT.B2 = 0x0; //##000000, cds_dp_lms_ffe_pre2_ext_lane[5:0]
//CDS_DP_LMS_REG0.BT.B3 = 0x0; //#0000000, cds_dp_lms_ffe_pre1_ext_lane[6:0]
//CDS_DP_LMS_REG1.BT.B0 = 0x0; //###00000, cds_dp_lms_ffe_pst3_ext_lane[4:0]
//CDS_DP_LMS_REG1.BT.B1 = 0x0; //##000000, cds_dp_lms_ffe_pst2_ext_lane[5:0]
//CDS_DP_LMS_REG1.BT.B2 = 0x0; //#0000000, cds_dp_lms_ffe_pst1_ext_lane[6:0]
//CDS_DP_LMS_REG1.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_pre5_ext_lane[2:0], cds_dp_lms_ffe_pre6_ext_lane[2:0]
//CDS_DP_LMS_REG2.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_pst7_ext_lane[2:0], cds_dp_lms_ffe_pst8_ext_lane[2:0]
//CDS_DP_LMS_REG2.BT.B1 = 0x0; //####0000, cds_dp_lms_ffe_pst6_ext_lane[3:0]
//CDS_DP_LMS_REG2.BT.B2 = 0x0; //####0000, cds_dp_lms_ffe_pst5_ext_lane[3:0]
//CDS_DP_LMS_REG2.BT.B3 = 0x0; //####0000, cds_dp_lms_ffe_pst4_ext_lane[3:0]
//CDS_DP_LMS_REG3.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_pst15_ext_lane[2:0], cds_dp_lms_ffe_pst16_ext_lane[2:0]
//CDS_DP_LMS_REG3.BT.B1 = 0x0; //#000#000, cds_dp_lms_ffe_pst13_ext_lane[2:0], cds_dp_lms_ffe_pst14_ext_lane[2:0]
//CDS_DP_LMS_REG3.BT.B2 = 0x0; //#000#000, cds_dp_lms_ffe_pst11_ext_lane[2:0], cds_dp_lms_ffe_pst12_ext_lane[2:0]
//CDS_DP_LMS_REG3.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_pst9_ext_lane[2:0], cds_dp_lms_ffe_pst10_ext_lane[2:0]
//CDS_DP_LMS_REG4.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_flt7_ext_lane[2:0], cds_dp_lms_ffe_flt8_ext_lane[2:0]
//CDS_DP_LMS_REG4.BT.B1 = 0x0; //#000#000, cds_dp_lms_ffe_flt5_ext_lane[2:0], cds_dp_lms_ffe_flt6_ext_lane[2:0]
//CDS_DP_LMS_REG4.BT.B2 = 0x0; //#000#000, cds_dp_lms_ffe_flt3_ext_lane[2:0], cds_dp_lms_ffe_flt4_ext_lane[2:0]
//CDS_DP_LMS_REG4.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_flt1_ext_lane[2:0], cds_dp_lms_ffe_flt2_ext_lane[2:0]
//CDS_DP_LMS_REG5.BT.B0 = 0x0; //##000000, cds_dp_lms_dfe_ext_lane[5:0]
//CDS_DP_LMS_REG5.BT.B1 = 0x0; //##000000, cds_dp_lms_blw_ext_lane[5:0]
//CDS_DP_LMS_REG6.BT.B0 = 0x0; //00000000, cds_dp_lms_gain_ext_lane[10:0]
//CDS_DP_LMS_REG6.BT.B1 = 0x0; //#####000, cds_dp_lms_gain_ext_lane[10:0]
//CDS_DP_LMS_REG6.BT.B2 = 0x0; //##000000, cds_dp_ffe_flt_b1_sel_ext_lane[5:0]
//CDS_DP_LMS_REG6.BT.B3 = 0x0; //##000000, cds_dp_ffe_flt_b0_sel_ext_lane[5:0]
//CDS_DP_LMS_REG8.BT.B0 = 0x0; //###00000, cds_dp_lms_ffe_pre4_sav_lane[4:0]
//CDS_DP_LMS_REG8.BT.B1 = 0x0; //###00000, cds_dp_lms_ffe_pre3_sav_lane[4:0]
//CDS_DP_LMS_REG8.BT.B2 = 0x0; //##000000, cds_dp_lms_ffe_pre2_sav_lane[5:0]
//CDS_DP_LMS_REG8.BT.B3 = 0x0; //#0000000, cds_dp_lms_ffe_pre1_sav_lane[6:0]
//CDS_DP_LMS_REG9.BT.B0 = 0x0; //###00000, cds_dp_lms_ffe_pst3_sav_lane[4:0]
//CDS_DP_LMS_REG9.BT.B1 = 0x0; //##000000, cds_dp_lms_ffe_pst2_sav_lane[5:0]
//CDS_DP_LMS_REG9.BT.B2 = 0x0; //#0000000, cds_dp_lms_ffe_pst1_sav_lane[6:0]
//CDS_DP_LMS_REG9.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_pre5_sav_lane[2:0], cds_dp_lms_ffe_pre6_sav_lane[2:0]
//CDS_DP_LMS_REG10.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_pst7_sav_lane[2:0], cds_dp_lms_ffe_pst8_sav_lane[2:0]
//CDS_DP_LMS_REG10.BT.B1 = 0x0; //####0000, cds_dp_lms_ffe_pst6_sav_lane[3:0]
//CDS_DP_LMS_REG10.BT.B2 = 0x0; //####0000, cds_dp_lms_ffe_pst5_sav_lane[3:0]
//CDS_DP_LMS_REG10.BT.B3 = 0x0; //####0000, cds_dp_lms_ffe_pst4_sav_lane[3:0]
//CDS_DP_LMS_REG11.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_pst15_sav_lane[2:0], cds_dp_lms_ffe_pst16_sav_lane[2:0]
//CDS_DP_LMS_REG11.BT.B1 = 0x0; //#000#000, cds_dp_lms_ffe_pst13_sav_lane[2:0], cds_dp_lms_ffe_pst14_sav_lane[2:0]
//CDS_DP_LMS_REG11.BT.B2 = 0x0; //#000#000, cds_dp_lms_ffe_pst11_sav_lane[2:0], cds_dp_lms_ffe_pst12_sav_lane[2:0]
//CDS_DP_LMS_REG11.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_pst9_sav_lane[2:0], cds_dp_lms_ffe_pst10_sav_lane[2:0]
//CDS_DP_LMS_REG12.BT.B0 = 0x0; //#000#000, cds_dp_lms_ffe_flt7_sav_lane[2:0], cds_dp_lms_ffe_flt8_sav_lane[2:0]
//CDS_DP_LMS_REG12.BT.B1 = 0x0; //#000#000, cds_dp_lms_ffe_flt5_sav_lane[2:0], cds_dp_lms_ffe_flt6_sav_lane[2:0]
//CDS_DP_LMS_REG12.BT.B2 = 0x0; //#000#000, cds_dp_lms_ffe_flt3_sav_lane[2:0], cds_dp_lms_ffe_flt4_sav_lane[2:0]
//CDS_DP_LMS_REG12.BT.B3 = 0x0; //#000#000, cds_dp_lms_ffe_flt1_sav_lane[2:0], cds_dp_lms_ffe_flt2_sav_lane[2:0]
//CDS_DP_LMS_REG13.BT.B0 = 0x0; //##000000, cds_dp_lms_dfe_sav_lane[5:0]
//CDS_DP_LMS_REG13.BT.B1 = 0x0; //##000000, cds_dp_lms_blw_sav_lane[5:0]
//CDS_DP_LMS_REG14.BT.B0 = 0x0; //00000000, cds_dp_lms_gain_sav_lane[10:0]
//CDS_DP_LMS_REG14.BT.B1 = 0x0; //#####000, cds_dp_lms_gain_sav_lane[10:0]
//CDS_DP_LMS_REG14.BT.B2 = 0x0; //##000000, cds_dp_ffe_flt_b1_sel_sav_lane[5:0]
//CDS_DP_LMS_REG14.BT.B3 = 0x0; //##000000, cds_dp_ffe_flt_b0_sel_sav_lane[5:0]
  RX_ADC_CAL_OFST_GAIN_REG.BT.B0 = 0x6; //#####110, su_ctle_out_dc_sel_lane[2:0]
  RX_ADC_CAL_OFST_GAIN_REG.BT.B1 = 0x1E; //###11110, su_adc_if_delta_zero_lane[4:0]
  RX_ADC_CAL_OFST_GAIN_REG.BT.B2 = 0x57; //0101#111, su_adc_if_target_mu_lane[3:0], su_adc_if_ave_rej_mu_lane[2:0]
  RX_ADC_CAL_OFST_GAIN_REG.BT.B3 = 0x55; //01010101, su_adc_if_ofst_mu_lane[3:0], su_adc_if_gain_mu_lane[3:0]
  RX_ADC_CAL_SKEW_REG0.BT.B0 = 0x5; //##000101, su_skew_cal_coarse_gain_lane[1:0], su_skew_cal_mu_shift_lane[3:0]
  RX_ADC_CAL_SKEW_REG0.BT.B1 = 0x50; //0101#000, su_skew_cal_blind_mu_shift_lane[3:0], su_skew_cal_map_rot_lane[2:0]
  RX_ADC_CAL_SKEW_REG0.BT.B2 = 0x55; //01010101, su_skew_cal_ave_rej_mu_lane[3:0], su_skew_cal_ave_mu_lp_lane[3:0]
//RX_ADC_CAL_SKEW_REG0.BT.B3 = 0x0; //#####000, su_skew_cal_ave_size_lane[2:0]
  RX_ADC_CAL_SKEW_REG1.BT.B0 = 0x9A; //10011010, tr_skew_cal_blind_en_lane, bg_skew_cal_blind_en_lane, su_skew_cal_pat_sel_lane[5:0]
  RX_ADC_CAL_SKEW_REG1.BT.B2 = 0x33; //00110011, bg_adc_if_ofst_mu_lane[3:0], bg_adc_if_gain_mu_lane[3:0]
  RX_ADC_CAL_SKEW_REG1.BT.B3 = 0x55; //01010101, tr_adc_if_ofst_mu_lane[3:0], tr_adc_if_gain_mu_lane[3:0]
  RX_ADC_CAL_SKEW_REG2.BT.B0 = 0x88; //10001000, bg_skew_cal_ave_rej_mu_lane[3:0], bg_skew_cal_mu_shift_lane[3:0]
  RX_ADC_CAL_SKEW_REG2.BT.B1 = 0x87; //10000111, tr_skew_cal_mu_shift3_lane[3:0], bg_skew_cal_ave_mu_lp_lane[3:0]
  RX_ADC_CAL_SKEW_REG2.BT.B2 = 0x56; //01010110, tr_skew_cal_mu_shift1_lane[3:0], tr_skew_cal_mu_shift2_lane[3:0]
  RX_ADC_CAL_SKEW_REG2.BT.B3 = 0x78; //01111000, tr_skew_cal_ave_mu_lp_lane[3:0], tr_skew_cal_ave_rej_mu_lane[3:0]
//RX_ADC_CAL_TIMER_REG0.BT.B0 = 0x0; //00000000, su_adc_if_ofst_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG0.BT.B1 = 0x2; //00000010, su_adc_if_ofst_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG0.BT.B2 = 0x0; //00000000, su_adc_if_gain_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG0.BT.B3 = 0x2; //00000010, su_adc_if_gain_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG1.BT.B0 = 0x0; //00000000, su_adc_if_target_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG1.BT.B1 = 0x2; //00000010, su_adc_if_target_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG1.BT.B2 = 0x80; //10000000, bg_agc_target_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG1.BT.B3 = 0x0; //00000000, bg_agc_target_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG2.BT.B0 = 0x0; //00000000, su_skew_fine_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG2.BT.B1 = 0x2; //00000010, su_skew_fine_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG2.BT.B2 = 0x0; //00000000, su_skew_coarse_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG2.BT.B3 = 0x2; //00000010, su_skew_coarse_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG3.BT.B0 = 0x0; //00000000, tr_skew_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG3.BT.B1 = 0x2; //00000010, tr_skew_timer_lane[15:0]
//RX_ADC_CAL_TIMER_REG3.BT.B2 = 0x0; //00000000, tr_adc_if_gao_timer_lane[15:0]
  RX_ADC_CAL_TIMER_REG3.BT.B3 = 0x2; //00000010, tr_adc_if_gao_timer_lane[15:0]
//RX_ADC_CAL_STATUS_REG.BT.B0 = 0x0; //00000000, adc_cal_state_lane[7:0]
//RX_ADC_CAL_STATUS_REG.BT.B3 = 0x0; //000#####, su_adc_if_ofst_lock_det_rd_lane, su_adc_if_gain_lock_det_rd_lane, su_skew_cal_lock_det_rd_lane
  RX_ADC_CAL_RUN_STOP_REG.BT.B0 = 0x10; //##010000, bg_adc_if_stop_time_lane[5:0]
//RX_ADC_CAL_RUN_STOP_REG.BT.B1 = 0x0; //##000000, bg_adc_if_run_time_lane[5:0]
//RX_ADC_CAL_RUN_STOP_REG.BT.B3 = 0x0; //00######, bg_adc_if_run_stop_en_lane, pwr_opt_test_func_clk_off_lane
  RX_ADC_CAL_AGC_REG.BT.B0 = 0x1A; //00011010, bg_agc_th_lane[9:0]
//RX_ADC_CAL_AGC_REG.BT.B1 = 0x0; //######00, bg_agc_th_lane[9:0]
  RX_ADC_CAL_AGC_REG.BT.B2 = 0x10; //###10000, bg_agc_gain_init_lane[4:0]
  DFE_OPT_REG0.BT.B0 = 0x3C; //#0111100, dfe_opt_ffe_pst1_max_lane[6:0]
  DFE_OPT_REG0.BT.B1 = 0x1; //#####001, dfe_opt_dfe_step_lane[2:0]
  DFE_OPT_REG0.BT.B2 = 0x1F; //##011111, dfe_opt_dfe_max_lane[5:0]
//DFE_OPT_REG0.BT.B3 = 0x0; //##000000, dfe_opt_dfe_min_lane[5:0]
  DFE_OPT_REG1.BT.B0 = 0x4; //00000100, dfe_opt_timer_lane[15:0]
//DFE_OPT_REG1.BT.B1 = 0x0; //00000000, dfe_opt_timer_lane[15:0]
//DFE_OPT_REG2.BT.B0 = 0x0; //00000000, dfe_opt_best_snr_lane[15:0]
//DFE_OPT_REG2.BT.B1 = 0x0; //00000000, dfe_opt_best_snr_lane[15:0]
//DFE_OPT_REG2.BT.B2 = 0x0; //#0000000, dfe_opt_fail_lane, dfe_opt_best_dfe_lane[5:0]
//DFE_OPT_REG3.BT.B0 = 0x0; //00000000, dfe_opt_best_mse_lane[15:0]
//DFE_OPT_REG3.BT.B1 = 0x0; //00000000, dfe_opt_best_mse_lane[15:0]
  FFE_FLT_OPT_REG0.BT.B0 = 0x19; //##011001, ffe_flt_opt_avg_num_lane[2:0], ffe_flt_opt_step_lane[2:0]
  FFE_FLT_OPT_REG0.BT.B1 = 0x28; //##101000, ffe_flt_opt_stop_lane[5:0]
//FFE_FLT_OPT_REG0.BT.B2 = 0x0; //##000000, ffe_flt_opt_start_lane[5:0]
  FFE_FLT_OPT_REG1.BT.B0 = 0x1A; //00011010, ffe_flt_opt_dlt_snr_th_lane[15:0]
//FFE_FLT_OPT_REG1.BT.B1 = 0x0; //00000000, ffe_flt_opt_dlt_snr_th_lane[15:0]
//FFE_FLT_OPT_REG1.BT.B2 = 0x0; //00000000, ffe_flt_opt_max_snr_th_lane[15:0]
//FFE_FLT_OPT_REG1.BT.B3 = 0x0; //00000000, ffe_flt_opt_max_snr_th_lane[15:0]
  FFE_FLT_OPT_REG2.BT.B0 = 0x4; //00000100, ffe_flt_opt_timer_lane[15:0]
//FFE_FLT_OPT_REG2.BT.B1 = 0x0; //00000000, ffe_flt_opt_timer_lane[15:0]
  FFE_FLT_OPT_REG2.BT.B2 = 0x3; //00000011, ffe_flt_opt_pwr_th_lane[7:0]
//FFE_FLT_OPT_REG3.BT.B0 = 0x0; //00000000, ffe_flt_opt_min_snr_lane[15:0]
//FFE_FLT_OPT_REG3.BT.B1 = 0x0; //00000000, ffe_flt_opt_min_snr_lane[15:0]
//FFE_FLT_OPT_REG3.BT.B2 = 0x0; //00000000, ffe_flt_opt_max_snr_lane[15:0]
//FFE_FLT_OPT_REG3.BT.B3 = 0x0; //00000000, ffe_flt_opt_max_snr_lane[15:0]
//FFE_FLT_OPT_REG4.BT.B0 = 0x0; //##000000, ffe_flt_opt_best_pos_lane[5:0]
//FFE_FLT_OPT_REG4.BT.B1 = 0x0; //##000000, ffe_flt_opt_max_snr_pos_lane[5:0]
//FFE_FLT_OPT_REG4.BT.B2 = 0x0; //##000000, ffe_flt_opt_max_pwr_pos_lane[5:0]
//FFE_FLT_OPT_REG4.BT.B3 = 0x0; //00000000, ffe_flt_opt_max_pwr_lane[7:0]
  DTL_PH_OPT_REG0.BT.B0 = 0x2; //##000010, dtl_ph_opt_cont_step_num_lane[5:0]
  DTL_PH_OPT_REG0.BT.B1 = 0x2; //##000010, dtl_ph_opt_train_step_num_lane[5:0]
  DTL_PH_OPT_REG0.BT.B2 = 0x19; //##011001, dtl_ph_opt_avg_num_lane[2:0], dtl_ph_opt_step_lane[2:0]
  DTL_PH_OPT_REG1.BT.B0 = 0x64; //01100100, dtl_ph_opt_search_timer_lane[15:0]
//DTL_PH_OPT_REG1.BT.B1 = 0x0; //00000000, dtl_ph_opt_search_timer_lane[15:0]
  DTL_PH_OPT_REG1.BT.B2 = 0x14; //00010100, dtl_ph_opt_move_timer_lane[15:0]
//DTL_PH_OPT_REG1.BT.B3 = 0x0; //00000000, dtl_ph_opt_move_timer_lane[15:0]
//DTL_PH_OPT_REG2.BT.B0 = 0x0; //00000000, dtl_ph_opt_best_snr_lane[15:0]
//DTL_PH_OPT_REG2.BT.B1 = 0x0; //00000000, dtl_ph_opt_best_snr_lane[15:0]
//DTL_PH_OPT_REG2.BT.B2 = 0x0; //00000000, dtl_ph_opt_init_snr_lane[15:0]
//DTL_PH_OPT_REG2.BT.B3 = 0x0; //00000000, dtl_ph_opt_init_snr_lane[15:0]
//DTL_PH_OPT_REG3.BT.B0 = 0x0; //00000000, dtl_ph_opt_final_snr_lane[15:0]
//DTL_PH_OPT_REG3.BT.B1 = 0x0; //00000000, dtl_ph_opt_final_snr_lane[15:0]
//DTL_PH_OPT_REG3.BT.B2 = 0x0; //##000000, dtl_ph_opt_final_ffe_pre1_lane[5:0]
//DTL_PH_OPT_REG3.BT.B3 = 0x0; //0#000000, dtl_ph_opt_fail_lane, dtl_ph_opt_best_ffe_pre1_lane[5:0]
  FFE_LEN_OPT_REG0.BT.B0 = 0x13; //##010011, ffe_len_opt_cumsum_th_lane[2:0], ffe_len_opt_ffe_th_lane[1:0], ffe_len_opt_ffe_ld_zero_lane
//FFE_LEN_OPT_REG0.BT.B2 = 0x0; //000#####, ffe_len_opt_flt_start_tap_lane[2:0]
  FFE_LEN_OPT_REG0.BT.B3 = 0xA8; //10101000, ffe_len_opt_pre_start_tap_lane[2:0], ffe_len_opt_pst_start_tap_lane[4:0]
//FFE_LEN_OPT_REG1.BT.B0 = 0x0; //##000000, ffe_len_opt_flt_stop_tap_min_lane[2:0], ffe_len_opt_flt_stop_tap_max_lane[2:0]
//FFE_LEN_OPT_REG1.BT.B1 = 0x0; //00000000, ffe_len_opt_pre_stop_tap_lane[2:0], ffe_len_opt_pst_stop_tap_lane[4:0]
  LMS_RUN_STOP_REG0.BT.B3 = 0xC0; //11######, cds_dtl_lms_run_stop_en_lane, cds_dp_lms_run_stop_en_lane
  LMS_RUN_STOP_REG1.BT.B0 = 0x10; //##010000, cds_dp_lms_stop_time_lane[5:0]
//LMS_RUN_STOP_REG1.BT.B1 = 0x0; //##000000, cds_dp_lms_run_time_lane[5:0]
  LMS_RUN_STOP_REG1.BT.B2 = 0x10; //##010000, cds_dtl_lms_stop_time_lane[5:0]
//LMS_RUN_STOP_REG1.BT.B3 = 0x0; //##000000, cds_dtl_lms_run_time_lane[5:0]
  ADC_RES_CFG_REG0.BT.B0 = 0x1; //00000001, adc_res_timer_lane[15:0]
//ADC_RES_CFG_REG0.BT.B1 = 0x0; //00000000, adc_res_timer_lane[15:0]
}
