# 1 "arch/arm/boot/dts/rk3036-evb.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/rk3036-evb.dts"


/dts-v1/;

# 1 "arch/arm/boot/dts/rk3036.dtsi" 1


# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 4 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 5 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 6 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/rockchip.h" 1
# 7 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/rk3036-cru.h" 1
# 8 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/rockchip,boot-mode.h" 1
# 9 "arch/arm/boot/dts/rk3036.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/rk3036-power.h" 1
# 10 "arch/arm/boot/dts/rk3036.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;

 compatible = "rockchip,rk3036";

 interrupt-parent = <&gic>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  mshc0 = &emmc;
  mshc1 = &sdmmc;
  mshc2 = &sdio;
  serial0 = &uart0;
  serial1 = &uart1;
  serial2 = &uart2;
  spi = &spi;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  enable-method = "rockchip,rk3036-smp";

  cpu0: cpu@f00 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf00>;
   resets = <&cru 0>;
   operating-points = <

     816000 1000000
   >;
   clock-latency = <40000>;
   clocks = <&cru 4>;
  };

  cpu1: cpu@f01 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0xf01>;
   resets = <&cru 1>;
  };
 };

 arm-pmu {
  compatible = "arm,cortex-a7-pmu";
  interrupts = <0 76 4>,
        <0 77 4>;
  interrupt-affinity = <&cpu0>, <&cpu1>;
 };

 display-subsystem {
  compatible = "rockchip,display-subsystem";
  ports = <&vop_out>;
 };

 timer {
  compatible = "arm,armv7-timer";
  arm,cpu-registers-not-fw-configured;
  interrupts = <1 13 ((((1 << (2)) - 1) << 8) | 4)>,
        <1 14 ((((1 << (2)) - 1) << 8) | 4)>,
        <1 11 ((((1 << (2)) - 1) << 8) | 4)>,
        <1 10 ((((1 << (2)) - 1) << 8) | 4)>;
  clock-frequency = <24000000>;
 };

 xin24m: oscillator {
  compatible = "fixed-clock";
  clock-frequency = <24000000>;
  clock-output-names = "xin24m";
  #clock-cells = <0>;
 };

 bus_intmem: sram@10080000 {
  compatible = "mmio-sram";
  reg = <0x10080000 0x2000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0x10080000 0x2000>;

  smp-sram@0 {
   compatible = "rockchip,rk3066-smp-sram";
   reg = <0x00 0x10>;
  };
 };

 gpu: gpu@10090000 {
  compatible = "rockchip,rk3036-mali", "arm,mali-400";
  reg = <0x10090000 0x10000>;
  interrupts = <0 3 4>,
        <0 4 4>,
        <0 5 4>,
        <0 4 4>;
  interrupt-names = "gp",
      "gpmmu",
      "pp0",
      "ppmmu0";
  assigned-clocks = <&cru 64>;
  assigned-clock-rates = <100000000>;
  clocks = <&cru 64>, <&cru 64>;
  clock-names = "bus", "core";
  power-domains = <&power 5>;
  resets = <&cru 120>;
  status = "disabled";
 };

 vpu: video-codec@10108000 {
  compatible = "rockchip,rk3036-vpu";
  reg = <0x10108000 0x800>;
  interrupts = <0 7 4>;
  interrupt-names = "vdpu";
  clocks = <&cru 208>, <&cru 476>;
  clock-names = "aclk", "hclk";
  iommus = <&vpu_mmu>;
  power-domains = <&power 4>;
 };

 vpu_mmu: iommu@10108800 {
  compatible = "rockchip,iommu";
  reg = <0x10108800 0x100>;
  interrupts = <0 55 4>;
  clocks = <&cru 208>, <&cru 476>;
  clock-names = "aclk", "iface";
  power-domains = <&power 4>;
  #iommu-cells = <0>;
 };

 vop: vop@10118000 {
  compatible = "rockchip,rk3036-vop";
  reg = <0x10118000 0x19c>;
  interrupts = <0 43 4>;
  clocks = <&cru 197>, <&cru 100>, <&cru 465>;
  clock-names = "aclk_vop", "dclk_vop", "hclk_vop";
  resets = <&cru 117>, <&cru 118>, <&cru 119>;
  reset-names = "axi", "ahb", "dclk";
  iommus = <&vop_mmu>;
  power-domains = <&power 3>;
  status = "disabled";

  vop_out: port {
   #address-cells = <1>;
   #size-cells = <0>;
   vop_out_hdmi: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&hdmi_in_vop>;
   };
  };
 };

 vop_mmu: iommu@10118300 {
  compatible = "rockchip,iommu";
  reg = <0x10118300 0x100>;
  interrupts = <0 43 4>;
  clocks = <&cru 197>, <&cru 465>;
  clock-names = "aclk", "iface";
  power-domains = <&power 3>;
  #iommu-cells = <0>;
  status = "disabled";
 };

 qos_gpu: qos@1012d000 {
  compatible = "rockchip,rk3036-qos", "syscon";
  reg = <0x1012d000 0x20>;
 };

 qos_vpu: qos@1012e000 {
  compatible = "rockchip,rk3036-qos", "syscon";
  reg = <0x1012e000 0x20>;
 };

 qos_vio: qos@1012f000 {
  compatible = "rockchip,rk3036-qos", "syscon";
  reg = <0x1012f000 0x20>;
 };

 gic: interrupt-controller@10139000 {
  compatible = "arm,gic-400";
  interrupt-controller;
  #interrupt-cells = <3>;
  #address-cells = <0>;

  reg = <0x10139000 0x1000>,
        <0x1013a000 0x2000>,
        <0x1013c000 0x2000>,
        <0x1013e000 0x2000>;
  interrupts = <1 9 ((((1 << (2)) - 1) << 8) | 4)>;
 };

 usb_otg: usb@10180000 {
  compatible = "rockchip,rk3036-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x10180000 0x40000>;
  interrupts = <0 10 4>;
  clocks = <&cru 449>;
  clock-names = "otg";
  dr_mode = "otg";
  g-np-tx-fifo-size = <16>;
  g-rx-fifo-size = <275>;
  g-tx-fifo-size = <256 128 128 64 64 32>;
  status = "disabled";
 };

 usb_host: usb@101c0000 {
  compatible = "rockchip,rk3036-usb", "rockchip,rk3066-usb",
    "snps,dwc2";
  reg = <0x101c0000 0x40000>;
  interrupts = <0 11 4>;
  clocks = <&cru 450>;
  clock-names = "otg";
  dr_mode = "host";
  status = "disabled";
 };

 emac: ethernet@10200000 {
  compatible = "rockchip,rk3036-emac";
  reg = <0x10200000 0x4000>;
  interrupts = <0 8 4>;
  rockchip,grf = <&grf>;
  clocks = <&cru 460>, <&cru 152>, <&cru 151>;
  clock-names = "hclk", "macref", "macclk";





  assigned-clocks = <&cru 153>;
  assigned-clock-parents = <&cru 2>;
  max-speed = <100>;
  phy-mode = "rmii";
  status = "disabled";
 };

 sdmmc: mmc@10214000 {
  compatible = "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x10214000 0x4000>;
  clock-frequency = <37500000>;
  max-frequency = <37500000>;
  clocks = <&cru 456>, <&cru 68>;
  clock-names = "biu", "ciu";
  fifo-depth = <0x100>;
  interrupts = <0 14 4>;
  resets = <&cru 81>;
  reset-names = "reset";
  status = "disabled";
 };

 sdio: mmc@10218000 {
  compatible = "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x10218000 0x4000>;
  max-frequency = <37500000>;
  clocks = <&cru 457>, <&cru 69>,
    <&cru 115>, <&cru 119>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  fifo-depth = <0x100>;
  interrupts = <0 15 4>;
  resets = <&cru 82>;
  reset-names = "reset";
  status = "disabled";
 };

 emmc: mmc@1021c000 {
  compatible = "rockchip,rk3036-dw-mshc", "rockchip,rk3288-dw-mshc";
  reg = <0x1021c000 0x4000>;
  interrupts = <0 16 4>;
  bus-width = <8>;
  cap-mmc-highspeed;
  clock-frequency = <37500000>;
  max-frequency = <37500000>;
  clocks = <&cru 459>, <&cru 71>,
    <&cru 117>, <&cru 121>;
  clock-names = "biu", "ciu", "ciu-drive", "ciu-sample";
  rockchip,default-sample-phase = <158>;
  disable-wp;
  dmas = <&pdma 12>;
  dma-names = "rx-tx";
  fifo-depth = <0x100>;
  mmc-ddr-1_8v;
  non-removable;
  pinctrl-names = "default";
  pinctrl-0 = <&emmc_clk &emmc_cmd &emmc_bus8>;
  resets = <&cru 83>;
  reset-names = "reset";
  status = "disabled";
 };

 i2s: i2s@10220000 {
  compatible = "rockchip,rk3036-i2s", "rockchip,rk3066-i2s";
  reg = <0x10220000 0x4000>;
  interrupts = <0 51 4>;
  clock-names = "i2s_clk", "i2s_hclk";
  clocks = <&cru 82>, <&cru 462>;
  dmas = <&pdma 0>, <&pdma 1>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&i2s_bus>;
  #sound-dai-cells = <0>;
  status = "disabled";
 };

 nfc: nand-controller@10500000 {
  compatible = "rockchip,rk3036-nfc",
        "rockchip,rk2928-nfc";
  reg = <0x10500000 0x4000>;
  interrupts = <0 18 4>;
  clocks = <&cru 453>, <&cru 76>;
  clock-names = "ahb", "nfc";
  assigned-clocks = <&cru 76>;
  assigned-clock-rates = <150000000>;
  pinctrl-0 = <&flash_ale &flash_bus8 &flash_cle &flash_csn0
        &flash_rdn &flash_rdy &flash_wrn>;
  pinctrl-names = "default";
  status = "disabled";
 };

 cru: clock-controller@20000000 {
  compatible = "rockchip,rk3036-cru";
  reg = <0x20000000 0x1000>;
  clocks = <&xin24m>;
  clock-names = "xin24m";
  rockchip,grf = <&grf>;
  #clock-cells = <1>;
  #reset-cells = <1>;
  assigned-clocks = <&cru 3>;
  assigned-clock-rates = <594000000>;
 };

 grf: syscon@20008000 {
  compatible = "rockchip,rk3036-grf", "syscon", "simple-mfd";
  reg = <0x20008000 0x1000>;

  power: power-controller {
   compatible = "rockchip,rk3036-power-controller";
   #power-domain-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;

   power-domain@3 {
    reg = <3>;
    clocks = <&cru 197>,
      <&cru 465>,
      <&cru 100>;
    pm_qos = <&qos_vio>;
    #power-domain-cells = <0>;
   };

   power-domain@4 {
    reg = <4>;
    clocks = <&cru 208>,
      <&cru 476>;
    pm_qos = <&qos_vpu>;
    #power-domain-cells = <0>;
   };

   power-domain@5 {
    reg = <5>;
    clocks = <&cru 64>;
    pm_qos = <&qos_gpu>;
    #power-domain-cells = <0>;
   };
  };

  reboot-mode {
   compatible = "syscon-reboot-mode";
   offset = <0x1d8>;
   mode-normal = <(0x5242C300 + 0)>;
   mode-recovery = <(0x5242C300 + 3)>;
   mode-bootloader = <(0x5242C300 + 9)>;
   mode-loader = <(0x5242C300 + 1)>;
  };
 };

 acodec: acodec-ana@20030000 {
  compatible = "rk3036-codec";
  reg = <0x20030000 0x4000>;
  rockchip,grf = <&grf>;
  clock-names = "acodec_pclk";
  clocks = <&cru 369>;
  status = "disabled";
 };

 hdmi: hdmi@20034000 {
  compatible = "rockchip,rk3036-inno-hdmi";
  reg = <0x20034000 0x4000>;
  interrupts = <0 45 4>;
  clocks = <&cru 360>;
  clock-names = "pclk";
  rockchip,grf = <&grf>;
  pinctrl-names = "default";
  pinctrl-0 = <&hdmi_ctl>;
  status = "disabled";

  hdmi_in: port {
   #address-cells = <1>;
   #size-cells = <0>;
   hdmi_in_vop: endpoint@0 {
    reg = <0>;
    remote-endpoint = <&vop_out_hdmi>;
   };
  };
 };

 timer: timer@20044000 {
  compatible = "rockchip,rk3036-timer", "rockchip,rk3288-timer";
  reg = <0x20044000 0x20>;
  interrupts = <0 28 4>;
  clocks = <&cru 353>, <&xin24m>;
  clock-names = "pclk", "timer";
 };

 pwm0: pwm@20050000 {
  compatible = "rockchip,rk3036-pwm", "rockchip,rk2928-pwm";
  reg = <0x20050000 0x10>;
  #pwm-cells = <3>;
  clocks = <&cru 350>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm0_pin>;
  status = "disabled";
 };

 pwm1: pwm@20050010 {
  compatible = "rockchip,rk3036-pwm", "rockchip,rk2928-pwm";
  reg = <0x20050010 0x10>;
  #pwm-cells = <3>;
  clocks = <&cru 350>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm1_pin>;
  status = "disabled";
 };

 pwm2: pwm@20050020 {
  compatible = "rockchip,rk3036-pwm", "rockchip,rk2928-pwm";
  reg = <0x20050020 0x10>;
  #pwm-cells = <3>;
  clocks = <&cru 350>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm2_pin>;
  status = "disabled";
 };

 pwm3: pwm@20050030 {
  compatible = "rockchip,rk3036-pwm", "rockchip,rk2928-pwm";
  reg = <0x20050030 0x10>;
  #pwm-cells = <2>;
  clocks = <&cru 350>;
  pinctrl-names = "default";
  pinctrl-0 = <&pwm3_pin>;
  status = "disabled";
 };

 i2c1: i2c@20056000 {
  compatible = "rockchip,rk3036-i2c", "rockchip,rk3288-i2c";
  reg = <0x20056000 0x1000>;
  interrupts = <0 25 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 333>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c1_xfer>;
  status = "disabled";
 };

 i2c2: i2c@2005a000 {
  compatible = "rockchip,rk3036-i2c", "rockchip,rk3288-i2c";
  reg = <0x2005a000 0x1000>;
  interrupts = <0 26 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 334>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c2_xfer>;
  status = "disabled";
 };

 uart0: serial@20060000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20060000 0x100>;
  interrupts = <0 20 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 77>, <&cru 341>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart0_xfer &uart0_cts &uart0_rts>;
  status = "disabled";
 };

 uart1: serial@20064000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20064000 0x100>;
  interrupts = <0 21 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 78>, <&cru 342>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_xfer>;
  status = "disabled";
 };

 uart2: serial@20068000 {
  compatible = "rockchip,rk3036-uart", "snps,dw-apb-uart";
  reg = <0x20068000 0x100>;
  interrupts = <0 22 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clock-frequency = <24000000>;
  clocks = <&cru 79>, <&cru 343>;
  clock-names = "baudclk", "apb_pclk";
  pinctrl-names = "default";
  pinctrl-0 = <&uart2_xfer>;
  status = "disabled";
 };

 i2c0: i2c@20072000 {
  compatible = "rockchip,rk3036-i2c", "rockchip,rk3288-i2c";
  reg = <0x20072000 0x1000>;
  interrupts = <0 24 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "i2c";
  clocks = <&cru 332>;
  pinctrl-names = "default";
  pinctrl-0 = <&i2c0_xfer>;
  status = "disabled";
 };

 spi: spi@20074000 {
  compatible = "rockchip,rockchip-spi";
  reg = <0x20074000 0x1000>;
  interrupts = <0 23 4>;
  clocks = <&cru 338>, <&cru 65>;
  clock-names = "apb-pclk","spi_pclk";
  dmas = <&pdma 8>, <&pdma 9>;
  dma-names = "tx", "rx";
  pinctrl-names = "default";
  pinctrl-0 = <&spi_txd &spi_rxd &spi_clk &spi_cs0>;
  #address-cells = <1>;
  #size-cells = <0>;
  status = "disabled";
 };

 pdma: dma-controller@20078000 {
  compatible = "arm,pl330", "arm,primecell";
  reg = <0x20078000 0x4000>;
  interrupts = <0 0 4>,
        <0 1 4>;
  #dma-cells = <1>;
  arm,pl330-broken-no-flushp;
  arm,pl330-periph-burst;
  clocks = <&cru 194>;
  clock-names = "apb_pclk";
 };

 pinctrl: pinctrl {
  compatible = "rockchip,rk3036-pinctrl";
  rockchip,grf = <&grf>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  gpio0: gpio@2007c000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x2007c000 0x100>;
   interrupts = <0 36 4>;
   clocks = <&cru 320>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@20080000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20080000 0x100>;
   interrupts = <0 37 4>;
   clocks = <&cru 321>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@20084000 {
   compatible = "rockchip,gpio-bank";
   reg = <0x20084000 0x100>;
   interrupts = <0 38 4>;
   clocks = <&cru 322>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pcfg_pull_default: pcfg-pull-default {
   bias-pull-pin-default;
  };

  pcfg_pull_none: pcfg-pull-none {
   bias-disable;
  };

  pwm0 {
   pwm0_pin: pwm0-pin {
    rockchip,pins = <0 0 2 &pcfg_pull_none>;
   };
  };

  pwm1 {
   pwm1_pin: pwm1-pin {
    rockchip,pins = <0 1 2 &pcfg_pull_none>;
   };
  };

  pwm2 {
   pwm2_pin: pwm2-pin {
    rockchip,pins = <0 1 2 &pcfg_pull_none>;
   };
  };

  pwm3 {
   pwm3_pin: pwm3-pin {
    rockchip,pins = <0 27 1 &pcfg_pull_none>;
   };
  };

  sdmmc {
   sdmmc_clk: sdmmc-clk {
    rockchip,pins = <1 16 1 &pcfg_pull_none>;
   };

   sdmmc_cmd: sdmmc-cmd {
    rockchip,pins = <1 15 1 &pcfg_pull_default>;
   };

   sdmmc_cd: sdmmc-cd {
    rockchip,pins = <1 17 1 &pcfg_pull_default>;
   };

   sdmmc_bus1: sdmmc-bus1 {
    rockchip,pins = <1 18 1 &pcfg_pull_default>;
   };

   sdmmc_bus4: sdmmc-bus4 {
    rockchip,pins = <1 18 1 &pcfg_pull_default>,
      <1 19 1 &pcfg_pull_default>,
      <1 20 1 &pcfg_pull_default>,
      <1 21 1 &pcfg_pull_default>;
   };
  };

  sdio {
   sdio_bus1: sdio-bus1 {
    rockchip,pins = <0 11 1 &pcfg_pull_default>;
   };

   sdio_bus4: sdio-bus4 {
    rockchip,pins = <0 11 1 &pcfg_pull_default>,
      <0 12 1 &pcfg_pull_default>,
      <0 13 1 &pcfg_pull_default>,
      <0 14 1 &pcfg_pull_default>;
   };

   sdio_cmd: sdio-cmd {
    rockchip,pins = <0 8 1 &pcfg_pull_default>;
   };

   sdio_clk: sdio-clk {
    rockchip,pins = <0 9 1 &pcfg_pull_none>;
   };
  };

  emmc {




   emmc_clk: emmc-clk {
    rockchip,pins = <2 4 2 &pcfg_pull_none>;
   };

   emmc_cmd: emmc-cmd {
    rockchip,pins = <2 1 2 &pcfg_pull_default>;
   };

   emmc_bus8: emmc-bus8 {
    rockchip,pins = <1 24 2 &pcfg_pull_default>,
      <1 25 2 &pcfg_pull_default>,
      <1 26 2 &pcfg_pull_default>,
      <1 27 2 &pcfg_pull_default>,
      <1 28 2 &pcfg_pull_default>,
      <1 29 2 &pcfg_pull_default>,
      <1 30 2 &pcfg_pull_default>,
      <1 31 2 &pcfg_pull_default>;
   };
  };

  nfc {
   flash_ale: flash-ale {
    rockchip,pins = <2 0 1 &pcfg_pull_default>;
   };

   flash_bus8: flash-bus8 {
    rockchip,pins = <1 24 1 &pcfg_pull_default>,
      <1 25 1 &pcfg_pull_default>,
      <1 26 1 &pcfg_pull_default>,
      <1 27 1 &pcfg_pull_default>,
      <1 28 1 &pcfg_pull_default>,
      <1 29 1 &pcfg_pull_default>,
      <1 30 1 &pcfg_pull_default>,
      <1 31 1 &pcfg_pull_default>;
   };

   flash_cle: flash-cle {
    rockchip,pins = <2 1 1 &pcfg_pull_default>;
   };

   flash_csn0: flash-csn0 {
    rockchip,pins = <2 6 1 &pcfg_pull_default>;
   };

   flash_rdn: flash-rdn {
    rockchip,pins = <2 3 1 &pcfg_pull_default>;
   };

   flash_rdy: flash-rdy {
    rockchip,pins = <2 4 1 &pcfg_pull_default>;
   };

   flash_wrn: flash-wrn {
    rockchip,pins = <2 2 1 &pcfg_pull_default>;
   };
  };

  emac {
   emac_xfer: emac-xfer {
    rockchip,pins = <2 10 1 &pcfg_pull_default>,
      <2 13 1 &pcfg_pull_default>,
      <2 14 1 &pcfg_pull_default>,
      <2 15 1 &pcfg_pull_default>,
      <2 16 1 &pcfg_pull_default>,
      <2 17 1 &pcfg_pull_default>,
      <2 18 1 &pcfg_pull_default>,
      <2 19 1 &pcfg_pull_default>;
   };

   emac_mdio: emac-mdio {
    rockchip,pins = <2 12 1 &pcfg_pull_default>,
      <2 25 1 &pcfg_pull_default>;
   };
  };

  i2c0 {
   i2c0_xfer: i2c0-xfer {
    rockchip,pins = <0 0 1 &pcfg_pull_none>,
      <0 1 1 &pcfg_pull_none>;
   };
  };

  i2c1 {
   i2c1_xfer: i2c1-xfer {
    rockchip,pins = <0 2 1 &pcfg_pull_none>,
      <0 3 1 &pcfg_pull_none>;
   };
  };

  i2c2 {
   i2c2_xfer: i2c2-xfer {
    rockchip,pins = <2 20 1 &pcfg_pull_none>,
      <2 21 1 &pcfg_pull_none>;
   };
  };

  i2s {
   i2s_bus: i2s-bus {
    rockchip,pins = <1 0 1 &pcfg_pull_default>,
      <1 1 1 &pcfg_pull_default>,
      <1 2 1 &pcfg_pull_default>,
      <1 3 1 &pcfg_pull_default>,
      <1 4 1 &pcfg_pull_default>,
      <1 5 1 &pcfg_pull_default>;
   };
  };

  hdmi {
   hdmi_ctl: hdmi-ctl {
    rockchip,pins = <1 8 1 &pcfg_pull_none>,
      <1 9 1 &pcfg_pull_none>,
      <1 10 1 &pcfg_pull_none>,
      <1 11 1 &pcfg_pull_none>;
   };
  };

  uart0 {
   uart0_xfer: uart0-xfer {
    rockchip,pins = <0 16 1 &pcfg_pull_default>,
      <0 17 1 &pcfg_pull_none>;
   };

   uart0_cts: uart0-cts {
    rockchip,pins = <0 18 1 &pcfg_pull_default>;
   };

   uart0_rts: uart0-rts {
    rockchip,pins = <0 19 1 &pcfg_pull_none>;
   };
  };

  uart1 {
   uart1_xfer: uart1-xfer {
    rockchip,pins = <2 22 1 &pcfg_pull_default>,
      <2 23 1 &pcfg_pull_none>;
   };

  };

  uart2 {
   uart2_xfer: uart2-xfer {
    rockchip,pins = <1 18 2 &pcfg_pull_default>,
      <1 19 2 &pcfg_pull_none>;
   };

  };

  spi-pins {
   spi_txd:spi-txd {
    rockchip,pins = <1 29 3 &pcfg_pull_default>;
   };

   spi_rxd:spi-rxd {
    rockchip,pins = <1 28 3 &pcfg_pull_default>;
   };

   spi_clk:spi-clk {
    rockchip,pins = <2 0 2 &pcfg_pull_default>;
   };

   spi_cs0:spi-cs0 {
    rockchip,pins = <1 30 3 &pcfg_pull_default>;

   };

   spi_cs1:spi-cs1 {
    rockchip,pins = <1 31 3 &pcfg_pull_default>;

   };
  };
 };
};
# 6 "arch/arm/boot/dts/rk3036-evb.dts" 2

/ {
 model = "Rockchip RK3036 Evaluation board";
 compatible = "rockchip,rk3036-evb", "rockchip,rk3036";

 memory@60000000 {
  device_type = "memory";
  reg = <0x60000000 0x40000000>;
 };
};

&emac {
 phy = <&phy0>;
 phy-reset-duration = <10>;
 phy-reset-gpios = <&gpio2 22 1>;
 pinctrl-names = "default";
 pinctrl-0 = <&emac_xfer>, <&emac_mdio>;
 status = "okay";

 mdio {
  #address-cells = <1>;
  #size-cells = <0>;

  phy0: ethernet-phy@0 {
   reg = <0>;
  };
 };
};

&i2c1 {
 status = "okay";

 hym8563: rtc@51 {
  compatible = "haoyu,hym8563";
  reg = <0x51>;
  #clock-cells = <0>;
  clock-output-names = "xin32k";
 };
};

&uart2 {
 status = "okay";
};
