Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug 19 15:50:45 2019
| Host         : rtrkos034 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file converter_wrapper_timing_summary_routed.rpt -rpx converter_wrapper_timing_summary_routed.rpx
| Design       : converter_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.747        0.000                      0                  885        0.071        0.000                      0                  885        2.000        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
sys_clock                         {0.000 4.000}        8.000           125.000         
  clk_out1_converter_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_converter_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                           2.000        0.000                       0                     1  
  clk_out1_converter_clk_wiz_0_0        1.747        0.000                      0                  885        0.071        0.000                      0                  885        4.500        0.000                       0                   305  
  clkfbout_converter_clk_wiz_0_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_converter_clk_wiz_0_0
  To Clock:  clk_out1_converter_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/D
                            (null)[0].del/tmp_reg[3]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 5.065ns (61.862%)  route 3.123ns (38.138%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.660    -2.207    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    -1.689 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/Q
                         net (fo=5, routed)           1.236    -0.453    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[12]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.124    -0.329 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_2/O
                         net (fo=1, routed)           0.789     0.460    converter_i/DCT_2D_0/inst/mod_1/m/B[12]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[12]_P[14])
                                                      3.656     4.116 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[14]
                         net (fo=2, routed)           1.098     5.214    converter_i/DCT_2D_0/inst/mod_1/m/D[1]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.338 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.338    converter_i/DCT_2D_0/inst/mod_1/a5/S[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     5.981 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[3]
                         net (fo=1, routed)           0.000     5.981    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[3]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.981    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/D
                            (null)[0].del/tmp_reg[2]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 5.000ns (61.557%)  route 3.123ns (38.443%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.660    -2.207    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    -1.689 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/Q
                         net (fo=5, routed)           1.236    -0.453    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[12]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.124    -0.329 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_2/O
                         net (fo=1, routed)           0.789     0.460    converter_i/DCT_2D_0/inst/mod_1/m/B[12]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[12]_P[14])
                                                      3.656     4.116 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[14]
                         net (fo=2, routed)           1.098     5.214    converter_i/DCT_2D_0/inst/mod_1/m/D[1]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.338 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_3__15/O
                         net (fo=1, routed)           0.000     5.338    converter_i/DCT_2D_0/inst/mod_1/a5/S[1]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.916 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[2]
                         net (fo=1, routed)           0.000     5.916    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[2]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.916    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             2.127ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/D
                            (null)[0].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 4.849ns (62.108%)  route 2.958ns (37.892%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.660    -2.207    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    -1.689 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/Q
                         net (fo=5, routed)           1.236    -0.453    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[12]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.124    -0.329 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_2/O
                         net (fo=1, routed)           0.789     0.460    converter_i/DCT_2D_0/inst/mod_1/m/B[12]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[12]_P[13])
                                                      3.656     4.116 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[13]
                         net (fo=2, routed)           0.934     5.050    converter_i/DCT_2D_0/inst/mod_1/m/D[0]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.174 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_4__15/O
                         net (fo=1, routed)           0.000     5.174    converter_i/DCT_2D_0/inst/mod_1/a5/S[0]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.601 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[1]
                         net (fo=1, routed)           0.000     5.601    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[1]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.601    
  -------------------------------------------------------------------
                         slack                                  2.127    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/D
                            (null)[0].del/tmp_reg[13]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.741ns  (logic 4.111ns (53.110%)  route 3.630ns (46.890%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.364    -0.425    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.296    -0.129 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.766     0.637    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.761 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.761    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.311 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.311    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.659 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.352    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.655 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.655    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.205 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.205    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.539 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.806     4.345    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.648 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.648    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.198 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.198    converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.532 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.532    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[13]
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]/C
                         clock pessimism             -0.368     7.776    
                         clock uncertainty           -0.124     7.652    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)        0.062     7.714    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[13]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.532    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/D
                            (null)[0].del/tmp_reg[12]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 4.000ns (52.428%)  route 3.630ns (47.572%))
  Logic Levels:           10  (CARRY4=6 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.364    -0.425    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.296    -0.129 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.766     0.637    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.761 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.761    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.311 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.311    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.659 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.352    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.655 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.655    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.205 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.205    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.539 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.806     4.345    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.648 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.648    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.198 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.198    converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.421 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__2/O[0]
                         net (fo=1, routed)           0.000     5.421    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[12]
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]/C
                         clock pessimism             -0.368     7.776    
                         clock uncertainty           -0.124     7.652    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)        0.062     7.714    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[12]
  -------------------------------------------------------------------
                         required time                          7.714    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/D
                            (null)[0].del/tmp_reg[0]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 4.674ns (61.239%)  route 2.958ns (38.761%))
  Logic Levels:           4  (CARRY4=1 DSP48E1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 8.144 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.660    -2.207    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    -1.689 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/Q
                         net (fo=5, routed)           1.236    -0.453    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[12]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.124    -0.329 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_2/O
                         net (fo=1, routed)           0.789     0.460    converter_i/DCT_2D_0/inst/mod_1/m/B[12]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[12]_P[13])
                                                      3.656     4.116 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[13]
                         net (fo=2, routed)           0.934     5.050    converter_i/DCT_2D_0/inst/mod_1/m/D[0]
    SLICE_X30Y32         LUT4 (Prop_lut4_I1_O)        0.124     5.174 r  converter_i/DCT_2D_0/inst/mod_1/m/S_carry_i_4__15/O
                         net (fo=1, routed)           0.000     5.174    converter_i/DCT_2D_0/inst/mod_1/a5/S[0]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     5.426 r  converter_i/DCT_2D_0/inst/mod_1/a5/S_carry/O[0]
                         net (fo=1, routed)           0.000     5.426    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/D[0]
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.494     8.144    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/clk
    SLICE_X30Y32         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]/C
                         clock pessimism             -0.402     7.742    
                         clock uncertainty           -0.124     7.618    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109     7.727    converter_i/DCT_2D_0/inst/mod_1/r11/(null)[0].del/tmp_reg[0]
  -------------------------------------------------------------------
                         required time                          7.727    
                         arrival time                          -5.426    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.425ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[11]/D
                            (null)[0].del/tmp_reg[11]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.497ns  (logic 3.867ns (51.584%)  route 3.630ns (48.416%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.364    -0.425    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.296    -0.129 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.766     0.637    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.761 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.761    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.311 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.311    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.659 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.352    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.655 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.655    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.205 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.205    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.539 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.806     4.345    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.648 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.648    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.288 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/O[3]
                         net (fo=1, routed)           0.000     5.288    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[11]
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.492     8.142    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[11]/C
                         clock pessimism             -0.368     7.774    
                         clock uncertainty           -0.124     7.650    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.062     7.712    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[11]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  2.425    

Slack (MET) :             2.440ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
                            (null)[0].del/tmp_reg[12]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/D
                            (null)[0].del/tmp_reg[10]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.320ns  (logic 4.298ns (58.714%)  route 3.022ns (41.286%))
  Logic Levels:           2  (DSP48E1=1 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.860ns = ( 8.140 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.207ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.660    -2.207    converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/clk
    SLICE_X24Y30         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y30         FDRE (Prop_fdre_C_Q)         0.518    -1.689 r  converter_i/DCT_2D_0/inst/mod_1/r5/(null)[0].del/tmp_reg[12]/Q
                         net (fo=5, routed)           1.236    -0.453    converter_i/DCT_2D_0/inst/mod_1/mo3/Q[12]
    SLICE_X29Y31         LUT5 (Prop_lut5_I0_O)        0.124    -0.329 r  converter_i/DCT_2D_0/inst/mod_1/mo3/mult_result_i_2/O
                         net (fo=1, routed)           0.789     0.460    converter_i/DCT_2D_0/inst/mod_1/m/B[12]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[12]_P[23])
                                                      3.656     4.116 r  converter_i/DCT_2D_0/inst/mod_1/m/mult_result/P[23]
                         net (fo=1, routed)           0.997     5.113    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/mult_result[10]
    SLICE_X26Y28         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.490     8.140    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/clk
    SLICE_X26Y28         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]/C
                         clock pessimism             -0.402     7.738    
                         clock uncertainty           -0.124     7.614    
    SLICE_X26Y28         FDRE (Setup_fdre_C_D)       -0.061     7.553    converter_i/DCT_2D_0/inst/mod_1/r21/(null)[0].del/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -5.113    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/D
                            (null)[0].del/tmp_reg[10]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.437ns  (logic 3.807ns (51.193%)  route 3.630ns (48.807%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.364    -0.425    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.296    -0.129 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.766     0.637    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.761 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.761    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.311 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/CO[3]
                         net (fo=1, routed)           0.000     1.311    converter_i/DCT_2D_0/inst/mod_1/a1/S_carry_n_0
    SLICE_X25Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     1.659 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry__0/O[1]
                         net (fo=5, routed)           0.693     2.352    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/STATE_reg[1][1]
    SLICE_X23Y30         LUT4 (Prop_lut4_I2_O)        0.303     2.655 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry__0_i_7__2/O
                         net (fo=1, routed)           0.000     2.655    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7]_2[1]
    SLICE_X23Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.205 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.205    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_n_0
    SLICE_X23Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.539 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1/O[1]
                         net (fo=2, routed)           0.806     4.345    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[11][1]
    SLICE_X26Y31         LUT4 (Prop_lut4_I1_O)        0.303     4.648 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.648    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1]_0[1]
    SLICE_X26Y31         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.228 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/O[2]
                         net (fo=1, routed)           0.000     5.228    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[10]
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.492     8.142    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]/C
                         clock pessimism             -0.368     7.774    
                         clock uncertainty           -0.124     7.650    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.062     7.712    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[10]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -5.228    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.562ns  (required time - arrival time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[9]/D
                            (null)[0].del/tmp_reg[9]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_converter_clk_wiz_0_0 rise@10.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.359ns  (logic 3.573ns (48.552%)  route 3.786ns (51.448%))
  Logic Levels:           9  (CARRY4=5 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.858ns = ( 8.142 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.209ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.658    -2.209    converter_i/DCT_2D_0/inst/mod_1/clk
    SLICE_X26Y26         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDRE (Prop_fdre_C_Q)         0.419    -1.790 r  converter_i/DCT_2D_0/inst/mod_1/STATE_reg[2]/Q
                         net (fo=44, routed)          1.364    -0.425    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/Q[2]
    SLICE_X23Y25         LUT6 (Prop_lut6_I0_O)        0.296    -0.129 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11/O
                         net (fo=3, routed)           0.766     0.637    converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_11_n_0
    SLICE_X25Y27         LUT6 (Prop_lut6_I4_O)        0.124     0.761 r  converter_i/DCT_2D_0/inst/mod_1/fabric_RAM/S_carry_i_3__8/O
                         net (fo=1, routed)           0.000     0.761    converter_i/DCT_2D_0/inst/mod_1/a1/S[1]
    SLICE_X25Y27         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     1.401 r  converter_i/DCT_2D_0/inst/mod_1/a1/S_carry/O[3]
                         net (fo=5, routed)           0.704     2.105    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/O[3]
    SLICE_X23Y29         LUT4 (Prop_lut4_I2_O)        0.306     2.411 r  converter_i/DCT_2D_0/inst/mod_1/r12/(null)[1].del/S_carry_i_5__2/O
                         net (fo=1, routed)           0.000     2.411    converter_i/DCT_2D_0/inst/mod_1/s2/S[3]
    SLICE_X23Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.812 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry/CO[3]
                         net (fo=1, routed)           0.000     2.812    converter_i/DCT_2D_0/inst/mod_1/s2/S_carry_n_0
    SLICE_X23Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.034 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0/O[0]
                         net (fo=2, routed)           0.952     3.985    converter_i/DCT_2D_0/inst/mod_1/s2/tmp_reg[7][0]
    SLICE_X26Y30         LUT4 (Prop_lut4_I1_O)        0.299     4.284 r  converter_i/DCT_2D_0/inst/mod_1/s2/S_carry__0_i_4__9/O
                         net (fo=1, routed)           0.000     4.284    converter_i/DCT_2D_0/inst/mod_1/a4/code_mo3_reg[1][0]
    SLICE_X26Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.816 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.816    converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__0_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.150 r  converter_i/DCT_2D_0/inst/mod_1/a4/S_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.150    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/D[9]
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    L16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.602    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637     4.965 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     6.559    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.650 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         1.492     8.142    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y31         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[9]/C
                         clock pessimism             -0.368     7.774    
                         clock uncertainty           -0.124     7.650    
    SLICE_X26Y31         FDRE (Setup_fdre_C_D)        0.062     7.712    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[9]
  -------------------------------------------------------------------
                         required time                          7.712    
                         arrival time                          -5.150    
  -------------------------------------------------------------------
                         slack                                  2.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.144    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.039%)  route 0.172ns (54.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[5]/Q
                         net (fo=3, routed)           0.172    -0.144    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.000%)  route 0.240ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[1]/Q
                         net (fo=7, routed)           0.240    -0.076    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (37.000%)  route 0.240ns (63.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[1]/Q
                         net (fo=7, routed)           0.240    -0.076    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.540%)  route 0.245ns (63.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[3]/Q
                         net (fo=5, routed)           0.245    -0.071    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.689%)  route 0.243ns (63.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[3]/Q
                         net (fo=5, routed)           0.243    -0.073    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[1]/C
                            (null)[0].del/tmp_reg[1]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[1]/D
                            (null)[1].del/tmp_reg[1]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.978%)  route 0.115ns (45.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.555    -0.454    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/clk
    SLICE_X29Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.313 r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[0].del/tmp_reg[1]/Q
                         net (fo=1, routed)           0.115    -0.197    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/D[1]
    SLICE_X27Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.820    -0.222    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/clk
    SLICE_X27Y27         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[1]/C
                         clock pessimism             -0.200    -0.422    
    SLICE_X27Y27         FDRE (Hold_fdre_C_D)         0.075    -0.347    converter_i/DCT_2D_0/inst/mod_1/r7/(null)[1].del/tmp_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.744%)  route 0.253ns (64.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.179ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.253    -0.062    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.863    -0.179    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.219    -0.397    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.214    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 converter_i/controller_0/inst/addr_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.887%)  route 0.252ns (64.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.552    -0.457    converter_i/controller_0/inst/clk
    SLICE_X26Y25         FDRE                                         r  converter_i/controller_0/inst/addr_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.316 r  converter_i/controller_0/inst/addr_in_reg[0]/Q
                         net (fo=8, routed)           0.252    -0.064    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.860    -0.182    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X1Y10         RAMB18E1                                     r  converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.219    -0.400    
    RAMB18_X1Y10         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.217    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[3]/C
                            (null)[0].del/tmp_reg[3]
            (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[3]/D
                            (null)[1].del/tmp_reg[3]
          (rising edge-triggered cell FDRE clocked by clk_out1_converter_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_converter_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_converter_clk_wiz_0_0 rise@0.000ns - clk_out1_converter_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.216%)  route 0.119ns (45.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.556    -0.453    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/clk
    SLICE_X26Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.312 r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[0].del/tmp_reg[3]/Q
                         net (fo=1, routed)           0.119    -0.193    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/D[3]
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_converter_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    converter_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  converter_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    converter_i/clk_wiz_0/inst/clk_in1_converter_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    converter_i/clk_wiz_0/inst/clk_out1_converter_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  converter_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=303, routed)         0.822    -0.220    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/clk
    SLICE_X31Y29         FDRE                                         r  converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[3]/C
                         clock pessimism             -0.200    -0.420    
    SLICE_X31Y29         FDRE (Hold_fdre_C_D)         0.072    -0.348    converter_i/DCT_2D_0/inst/mod_1/r19/(null)[1].del/tmp_reg[3]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_converter_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10    converter_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  converter_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y28    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[0].del/tmp_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y28    converter_i/DCT_2D_0/inst/mod_1/r12/(null)[0].del/tmp_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y25    converter_i/DCT_2D_0/inst/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y25    converter_i/DCT_2D_0/inst/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y27    converter_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y27    converter_i/DCT_2D_0/inst/mod_1/FSM_sequential_STATE_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_converter_clk_wiz_0_0
  To Clock:  clkfbout_converter_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_converter_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  converter_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  converter_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



