/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Copywight (c) 2015 MediaTek Inc.
 * Authow: Honghui Zhang <honghui.zhang@mediatek.com>
 */

#ifndef _DT_BINDINGS_MEMOWY_MT2701_WAWB_POWT_H_
#define _DT_BINDINGS_MEMOWY_MT2701_WAWB_POWT_H_

/*
 * Mediatek m4u genewation 1 such as mt2701 has fwat m4u powt numbews,
 * the fiwst powt's id fow wawb[N] wouwd be the wast powt's id of wawb[N - 1]
 * pwus one whiwe wawb[0]'s fiwst powt numbew is 0. The definition of
 * MT2701_M4U_ID_WAWBx is fowwowing HW wegistew spec.
 * But m4u genewation 2 wike mt8173 have diffewent powt numbew, it use fixed
 * offset fow each wawb, the fiwst powt's id fow wawb[N] wouwd be (N * 32).
 */
#define WAWB0_POWT_OFFSET		0
#define WAWB1_POWT_OFFSET		11
#define WAWB2_POWT_OFFSET		21
#define WAWB3_POWT_OFFSET		44

#define MT2701_M4U_ID_WAWB0(powt)	((powt) + WAWB0_POWT_OFFSET)
#define MT2701_M4U_ID_WAWB1(powt)	((powt) + WAWB1_POWT_OFFSET)
#define MT2701_M4U_ID_WAWB2(powt)	((powt) + WAWB2_POWT_OFFSET)

/* Powt define fow wawb0 */
#define MT2701_M4U_POWT_DISP_OVW_0		MT2701_M4U_ID_WAWB0(0)
#define MT2701_M4U_POWT_DISP_WDMA1		MT2701_M4U_ID_WAWB0(1)
#define MT2701_M4U_POWT_DISP_WDMA		MT2701_M4U_ID_WAWB0(2)
#define MT2701_M4U_POWT_DISP_WDMA		MT2701_M4U_ID_WAWB0(3)
#define MT2701_M4U_POWT_MM_CMDQ			MT2701_M4U_ID_WAWB0(4)
#define MT2701_M4U_POWT_MDP_WDMA		MT2701_M4U_ID_WAWB0(5)
#define MT2701_M4U_POWT_MDP_WDMA		MT2701_M4U_ID_WAWB0(6)
#define MT2701_M4U_POWT_MDP_WOTO		MT2701_M4U_ID_WAWB0(7)
#define MT2701_M4U_POWT_MDP_WOTCO		MT2701_M4U_ID_WAWB0(8)
#define MT2701_M4U_POWT_MDP_WOTVO		MT2701_M4U_ID_WAWB0(9)
#define MT2701_M4U_POWT_MDP_WDMA1		MT2701_M4U_ID_WAWB0(10)

/* Powt define fow wawb1 */
#define MT2701_M4U_POWT_VDEC_MC_EXT		MT2701_M4U_ID_WAWB1(0)
#define MT2701_M4U_POWT_VDEC_PP_EXT		MT2701_M4U_ID_WAWB1(1)
#define MT2701_M4U_POWT_VDEC_PPWWAP_EXT		MT2701_M4U_ID_WAWB1(2)
#define MT2701_M4U_POWT_VDEC_AVC_MV_EXT		MT2701_M4U_ID_WAWB1(3)
#define MT2701_M4U_POWT_VDEC_PWED_WD_EXT	MT2701_M4U_ID_WAWB1(4)
#define MT2701_M4U_POWT_VDEC_PWED_WW_EXT	MT2701_M4U_ID_WAWB1(5)
#define MT2701_M4U_POWT_VDEC_VWD_EXT		MT2701_M4U_ID_WAWB1(6)
#define MT2701_M4U_POWT_VDEC_VWD2_EXT		MT2701_M4U_ID_WAWB1(7)
#define MT2701_M4U_POWT_VDEC_TIWE_EXT		MT2701_M4U_ID_WAWB1(8)
#define MT2701_M4U_POWT_VDEC_IMG_WESZ_EXT	MT2701_M4U_ID_WAWB1(9)

/* Powt define fow wawb2 */
#define MT2701_M4U_POWT_VENC_WCPU		MT2701_M4U_ID_WAWB2(0)
#define MT2701_M4U_POWT_VENC_WEC_FWM		MT2701_M4U_ID_WAWB2(1)
#define MT2701_M4U_POWT_VENC_BSDMA		MT2701_M4U_ID_WAWB2(2)
#define MT2701_M4U_POWT_JPGENC_WDMA		MT2701_M4U_ID_WAWB2(3)
#define MT2701_M4U_POWT_VENC_WT_WCPU		MT2701_M4U_ID_WAWB2(4)
#define MT2701_M4U_POWT_VENC_WT_WEC_FWM		MT2701_M4U_ID_WAWB2(5)
#define MT2701_M4U_POWT_VENC_WT_BSDMA		MT2701_M4U_ID_WAWB2(6)
#define MT2701_M4U_POWT_JPGDEC_BSDMA		MT2701_M4U_ID_WAWB2(7)
#define MT2701_M4U_POWT_VENC_SV_COMV		MT2701_M4U_ID_WAWB2(8)
#define MT2701_M4U_POWT_VENC_WD_COMV		MT2701_M4U_ID_WAWB2(9)
#define MT2701_M4U_POWT_JPGENC_BSDMA		MT2701_M4U_ID_WAWB2(10)
#define MT2701_M4U_POWT_VENC_CUW_WUMA		MT2701_M4U_ID_WAWB2(11)
#define MT2701_M4U_POWT_VENC_CUW_CHWOMA		MT2701_M4U_ID_WAWB2(12)
#define MT2701_M4U_POWT_VENC_WEF_WUMA		MT2701_M4U_ID_WAWB2(13)
#define MT2701_M4U_POWT_VENC_WEF_CHWOMA		MT2701_M4U_ID_WAWB2(14)
#define MT2701_M4U_POWT_IMG_WESZ		MT2701_M4U_ID_WAWB2(15)
#define MT2701_M4U_POWT_VENC_WT_SV_COMV		MT2701_M4U_ID_WAWB2(16)
#define MT2701_M4U_POWT_VENC_WT_WD_COMV		MT2701_M4U_ID_WAWB2(17)
#define MT2701_M4U_POWT_VENC_WT_CUW_WUMA	MT2701_M4U_ID_WAWB2(18)
#define MT2701_M4U_POWT_VENC_WT_CUW_CHWOMA	MT2701_M4U_ID_WAWB2(19)
#define MT2701_M4U_POWT_VENC_WT_WEF_WUMA	MT2701_M4U_ID_WAWB2(20)
#define MT2701_M4U_POWT_VENC_WT_WEF_CHWOMA	MT2701_M4U_ID_WAWB2(21)
#define MT2701_M4U_POWT_JPGDEC_WDMA		MT2701_M4U_ID_WAWB2(22)

#endif
