

Implementation tool: Xilinx Vivado v.2018.3
Project:             smvmProject
Solution:            Loop1U2
Device target:       xc7z020clg484-1
Report date:         Wed Jun 05 23:49:18 +0200 2024

#=== Post-Implementation Resource usage ===
SLICE:           91
LUT:            186
FF:             292
DSP:              3
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    5.745
CP achieved post-implementation:    5.746
Timing met
