// Seed: 2111575066
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  function integer id_3(input id_4, input int id_5, id_6, input id_7);
    reg   id_8;
    logic id_9;
    id_6 = 1;
  endfunction
  assign id_9 = 1 + 1;
  reg id_10 = id_8;
  assign id_8 = id_7;
  always @(1) begin
    if (id_0) id_8 <= 1'h0;
  end
endmodule
