{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1690397631385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1690397631394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 26 14:53:51 2023 " "Processing started: Wed Jul 26 14:53:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1690397631394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397631394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397631394 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../../src/rom_data/rom_data.qip " "Tcl Script File ../../src/rom_data/rom_data.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../../src/rom_data/rom_data.qip " "set_global_assignment -name QIP_FILE ../../src/rom_data/rom_data.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1690397631878 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1690397631878 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1690397633386 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../src/audio_ip/clock_generator.v " "Can't analyze file -- file ../../src/audio_ip/clock_generator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1690397641039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/common.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/common.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_pkg " "Found design unit 1: common_pkg" {  } { { "../../src/common.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/common.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/raminfr.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/raminfr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raminfr_pkg " "Found design unit 1: raminfr_pkg" {  } { { "../../src/raminfr.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641605 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 raminfr-behav " "Found design unit 2: raminfr-behav" {  } { { "../../src/raminfr.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641605 ""} { "Info" "ISGN_ENTITY_NAME" "1 raminfr " "Found entity 1: raminfr" {  } { { "../../src/raminfr.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/raminfr.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_pkg " "Found design unit 1: alu_pkg" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641619 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu-behav " "Found design unit 2: alu-behav" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641619 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../src/alu.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/alu.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/generic_adder_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/generic_adder_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_adder_beh_pkg " "Found design unit 1: generic_adder_beh_pkg" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641634 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_adder_beh-beh " "Found design unit 2: generic_adder_beh-beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641634 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_adder_beh " "Found entity 1: generic_adder_beh" {  } { { "../../src/generic_adder_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_adder_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/generic_subtractor_beh.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/generic_subtractor_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 generic_subtractor_beh_pkg " "Found design unit 1: generic_subtractor_beh_pkg" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641649 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 generic_subtractor_beh-beh " "Found design unit 2: generic_subtractor_beh-beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641649 ""} { "Info" "ISGN_ENTITY_NAME" "1 generic_subtractor_beh " "Found entity 1: generic_subtractor_beh" {  } { { "../../src/generic_subtractor_beh.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/generic_subtractor_beh.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/edge_detect.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/edge_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detect_pkg " "Found design unit 1: edge_detect_pkg" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641663 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edge_detect-behave " "Found design unit 2: edge_detect-behave" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641663 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../../src/edge_detect.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/edge_detect.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/bcd2seven_seg.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/bcd2seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2seven_seg_pkg " "Found design unit 1: bcd2seven_seg_pkg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641682 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd2seven_seg-convert " "Found design unit 2: bcd2seven_seg-convert" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641682 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2seven_seg " "Found entity 1: bcd2seven_seg" {  } { { "../../src/bcd2seven_seg.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/bcd2seven_seg.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/clock_synchronizer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/clock_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_synchronizer_pkg " "Found design unit 1: clock_synchronizer_pkg" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clock_synchronizer-behav " "Found design unit 2: clock_synchronizer-behav" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641697 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_synchronizer " "Found entity 1: clock_synchronizer" {  } { { "../../src/clock_synchronizer.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/clock_synchronizer.vhd" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/double_dabble.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/double_dabble.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_pkg " "Found design unit 1: double_dabble_pkg" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641715 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 double_dabble-beh " "Found design unit 2: double_dabble-beh" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641715 ""} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble " "Found entity 1: double_dabble" {  } { { "../../src/double_dabble.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/double_dabble.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/add_sub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_pkg " "Found design unit 1: add_sub_pkg" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641730 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 add_sub-count " "Found design unit 2: add_sub-count" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641730 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../../src/add_sub.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/add_sub.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/rom/lab8rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/rom/lab8rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab8rom-SYN " "Found design unit 1: lab8rom-SYN" {  } { { "../../src/rom/lab8rom.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/rom/lab8rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641747 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab8rom " "Found entity 1: lab8rom" {  } { { "../../src/rom/lab8rom.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/rom/lab8rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/processor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_pkg " "Found design unit 1: processor_pkg" {  } { { "../../src/processor.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641761 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 processor-proc " "Found design unit 2: processor-proc" {  } { { "../../src/processor.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641761 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../../src/processor.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/hdl_course/hdl/lab8/processor/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/hdl_course/hdl/lab8/processor/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641777 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1690397641777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641777 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "op_mode top.vhd(54) " "VHDL Association List error at top.vhd(54): formal \"op_mode\" does not exist" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd" 54 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1690397641781 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "reset top.vhd(51) " "VHDL error at top.vhd(51): formal port or parameter \"reset\" must have actual or default value" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd" 51 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1690397641781 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "reset processor.vhd(34) " "HDL error at processor.vhd(34): see declaration for object \"reset\"" {  } { { "../../src/processor.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd" 34 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690397641781 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "execute top.vhd(51) " "VHDL error at top.vhd(51): formal port or parameter \"execute\" must have actual or default value" {  } { { "../../src/top.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/top.vhd" 51 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1690397641781 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "execute processor.vhd(35) " "HDL error at processor.vhd(35): see declaration for object \"execute\"" {  } { { "../../src/processor.vhd" "" { Text "C:/projects/HDL_Course/HDL/Lab8/processor/src/processor.vhd" 35 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1690397641781 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690397641940 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 26 14:54:01 2023 " "Processing ended: Wed Jul 26 14:54:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690397641940 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690397641940 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690397641940 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1690397641940 ""}
