// Seed: 4273989444
module module_0 (
    output supply1 id_0,
    input  uwire   id_1,
    output supply1 id_2,
    output supply1 id_3
);
  wire id_5;
  wor  id_6;
  assign id_2 = id_1 & 1 == id_6;
  assign id_0 = id_1;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_35 = 0;
endmodule
module module_1 (
    input  uwire   id_0,
    output supply0 id_1
);
  wire id_3;
  not primCall (id_1, id_3);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input uwire id_2,
    input supply0 id_3,
    input uwire id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    output wor id_9,
    input wire id_10,
    input uwire id_11,
    output wor id_12,
    output wor id_13,
    output uwire id_14,
    input tri0 id_15,
    input wor id_16,
    input wire id_17,
    input wire id_18,
    output tri id_19,
    output tri0 id_20,
    output tri id_21,
    input wor id_22,
    output supply1 id_23,
    input tri id_24,
    output wand id_25,
    input wor id_26,
    input tri id_27
    , id_29
);
  wire id_30;
  assign id_9 = 1;
endmodule
