5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd always2.vcd -o always2.cdd -v always2.v
3 0 main main always2.v 1 20
2 1 5 1a001a c 1 c 0 0 d
2 2 5 190019 c 1b 2000c 1 0 1 0 1102
2 3 5 140014 0 1 400 0 0 d
2 4 5 14001a c 38 600e 2 3
2 5 5 110011 19 1 c 0 0 c
2 6 5 9000f 0 2a 20000 0 0 2 0 a
2 7 5 90011 26 27 2100a 5 6 1 0 2
1 c 0 3 30004 1 0 1102
1 d 0 3 30007 1 0 1102
4 4 7 7
4 7 4 0
