TimeQuest Timing Analyzer report for main
Mon Oct 28 20:56:40 2013
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clock'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clock'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Minimum Pulse Width: 'clock'
 44. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Board Trace Model Assignments
 56. Input Transition Times
 57. Signal Integrity Metrics (Slow 1200mv 0c Model)
 58. Signal Integrity Metrics (Slow 1200mv 85c Model)
 59. Signal Integrity Metrics (Fast 1200mv 0c Model)
 60. Setup Transfers
 61. Hold Transfers
 62. Report TCCS
 63. Report RSKM
 64. Unconstrained Paths
 65. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; main                                             ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; main.sdc      ; OK     ; Mon Oct 28 20:52:33 2013 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; clock                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { clock }                                                ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; clock  ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 23.34 MHz ; 23.34 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 57.153 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.042 ; -12.583       ;
+------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.529  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.192 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 57.153 ; code:c|y_reg[0] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.591     ; 42.254     ;
; 57.392 ; code:c|y_reg[0] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.555     ; 42.051     ;
; 57.396 ; code:c|y_reg[0] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.579     ; 42.023     ;
; 57.457 ; code:c|y_reg[1] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.579     ; 41.962     ;
; 57.550 ; code:c|y_reg[0] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.591     ; 41.857     ;
; 57.580 ; code:c|y_reg[1] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.591     ; 41.827     ;
; 57.659 ; code:c|y_reg[0] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.554     ; 41.785     ;
; 57.713 ; code:c|y_reg[0] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.561     ; 41.724     ;
; 57.714 ; code:c|y_reg[0] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.569     ; 41.715     ;
; 57.740 ; code:c|y_reg[0] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.592     ; 41.666     ;
; 57.781 ; code:c|y_reg[0] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.556     ; 41.661     ;
; 57.818 ; code:c|y_reg[3] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.118     ; 42.062     ;
; 57.819 ; code:c|y_reg[1] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.555     ; 41.624     ;
; 57.831 ; code:c|y_reg[3] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.130     ; 42.037     ;
; 57.865 ; code:c|y_reg[0] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.578     ; 41.555     ;
; 57.919 ; code:c|y_reg[0] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.605     ; 41.474     ;
; 57.946 ; code:c|y_reg[2] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.130     ; 41.922     ;
; 57.952 ; code:c|y_reg[0] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.559     ; 41.487     ;
; 57.977 ; code:c|y_reg[1] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.591     ; 41.430     ;
; 58.001 ; code:c|y_reg[0] ; code:c|P[4][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.552     ; 41.445     ;
; 58.069 ; code:c|y_reg[0] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.566     ; 41.363     ;
; 58.070 ; code:c|y_reg[3] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 41.834     ;
; 58.075 ; code:c|y_reg[0] ; code:c|P[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.576     ; 41.347     ;
; 58.086 ; code:c|y_reg[1] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.554     ; 41.358     ;
; 58.089 ; code:c|y_reg[2] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.117     ; 41.792     ;
; 58.101 ; code:c|y_reg[3] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 41.799     ;
; 58.107 ; code:c|y_reg[2] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.118     ; 41.773     ;
; 58.119 ; code:c|y_reg[1] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.566     ; 41.313     ;
; 58.120 ; code:c|y_reg[1] ; code:c|P[7][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.550     ; 41.328     ;
; 58.140 ; code:c|y_reg[1] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.561     ; 41.297     ;
; 58.141 ; code:c|y_reg[1] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.569     ; 41.288     ;
; 58.158 ; code:c|y_reg[0] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.593     ; 41.247     ;
; 58.167 ; code:c|y_reg[1] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.592     ; 41.239     ;
; 58.170 ; code:c|y_reg[0] ; code:c|P[4][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.555     ; 41.273     ;
; 58.174 ; code:c|y_reg[0] ; code:c|P[2][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.600     ; 41.224     ;
; 58.181 ; code:c|y_reg[0] ; code:c|P[9][5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.528     ; 41.289     ;
; 58.185 ; code:c|y_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 41.719     ;
; 58.186 ; code:c|y_reg[0] ; code:c|P[10][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.592     ; 41.220     ;
; 58.208 ; code:c|y_reg[1] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.556     ; 41.234     ;
; 58.228 ; code:c|y_reg[3] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.130     ; 41.640     ;
; 58.238 ; code:c|y_reg[0] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.567     ; 41.193     ;
; 58.269 ; code:c|y_reg[0] ; code:c|P[4][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.530     ; 41.199     ;
; 58.280 ; code:c|y_reg[0] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.597     ; 41.121     ;
; 58.284 ; code:c|y_reg[1] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.559     ; 41.155     ;
; 58.292 ; code:c|y_reg[1] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.578     ; 41.128     ;
; 58.293 ; code:c|y_reg[0] ; code:c|P[4][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.593     ; 41.112     ;
; 58.295 ; code:c|y_reg[0] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.610     ; 41.093     ;
; 58.296 ; code:c|y_reg[4] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.591     ; 41.111     ;
; 58.298 ; code:c|y_reg[0] ; code:c|P[2][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.567     ; 41.133     ;
; 58.308 ; code:c|y_reg[0] ; code:c|P[3][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.566     ; 41.124     ;
; 58.319 ; code:c|y_reg[0] ; code:c|P[9][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.548     ; 41.131     ;
; 58.326 ; code:c|y_reg[3] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.131     ; 41.541     ;
; 58.337 ; code:c|y_reg[3] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 41.568     ;
; 58.343 ; code:c|y_reg[2] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.130     ; 41.525     ;
; 58.346 ; code:c|y_reg[1] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.605     ; 41.047     ;
; 58.354 ; code:c|y_reg[4] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.579     ; 41.065     ;
; 58.363 ; code:c|y_reg[1] ; code:c|sw2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.934     ; 40.701     ;
; 58.368 ; code:c|y_reg[0] ; code:c|P[0][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.622     ; 41.008     ;
; 58.370 ; code:c|y_reg[0] ; code:c|P[10][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.515     ; 41.113     ;
; 58.376 ; code:c|y_reg[0] ; code:c|P[3][21]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.599     ; 41.023     ;
; 58.391 ; code:c|y_reg[3] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 41.507     ;
; 58.392 ; code:c|y_reg[3] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 41.498     ;
; 58.393 ; code:c|y_reg[0] ; code:c|P[6][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.561     ; 41.044     ;
; 58.395 ; code:c|y_reg[4] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.578     ; 41.025     ;
; 58.411 ; code:c|y_reg[1] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.567     ; 41.020     ;
; 58.419 ; code:c|y_reg[0] ; code:c|P[8][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.578     ; 41.001     ;
; 58.428 ; code:c|y_reg[1] ; code:c|P[4][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.552     ; 41.018     ;
; 58.433 ; code:c|y_reg[0] ; code:c|P[2][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.570     ; 40.995     ;
; 58.442 ; code:c|y_reg[0] ; code:c|P[5][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.597     ; 40.959     ;
; 58.452 ; code:c|y_reg[2] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.093     ; 41.453     ;
; 58.459 ; code:c|y_reg[3] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 41.444     ;
; 58.463 ; code:c|y_reg[0] ; code:c|P[6][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.543     ; 40.992     ;
; 58.468 ; code:c|y_reg[3] ; code:c|P[9][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.087     ; 41.443     ;
; 58.470 ; code:c|y_reg[0] ; code:c|P[5][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.560     ; 40.968     ;
; 58.470 ; code:c|y_reg[1] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.597     ; 40.931     ;
; 58.481 ; code:c|y_reg[0] ; code:c|P[5][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.570     ; 40.947     ;
; 58.489 ; code:c|y_reg[0] ; code:c|P[3][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.598     ; 40.911     ;
; 58.490 ; code:c|y_reg[3] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.149     ; 41.359     ;
; 58.502 ; code:c|y_reg[0] ; code:c|P[4][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.546     ; 40.950     ;
; 58.502 ; code:c|y_reg[1] ; code:c|P[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.576     ; 40.920     ;
; 58.506 ; code:c|y_reg[2] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 41.392     ;
; 58.507 ; code:c|y_reg[2] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 41.383     ;
; 58.522 ; code:c|x_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.551     ; 40.925     ;
; 58.525 ; code:c|y_reg[1] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.553     ; 40.920     ;
; 58.526 ; code:c|y_reg[0] ; code:c|P[8][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.581     ; 40.891     ;
; 58.528 ; code:c|y_reg[0] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.553     ; 40.917     ;
; 58.532 ; code:c|y_reg[0] ; code:c|P[2][27]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.563     ; 40.903     ;
; 58.533 ; code:c|y_reg[2] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.131     ; 41.334     ;
; 58.535 ; code:c|y_reg[4] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.555     ; 40.908     ;
; 58.542 ; code:c|y_reg[0] ; code:c|P[9][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.564     ; 40.892     ;
; 58.543 ; code:c|y_reg[3] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.117     ; 41.338     ;
; 58.552 ; code:c|y_reg[0] ; code:c|P[9][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.538     ; 40.908     ;
; 58.555 ; code:c|y_reg[0] ; code:c|P[3][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.598     ; 40.845     ;
; 58.571 ; code:c|y_reg[2] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 41.329     ;
; 58.572 ; code:c|y_reg[0] ; code:c|P[8][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.555     ; 40.871     ;
; 58.574 ; code:c|y_reg[2] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 41.329     ;
; 58.577 ; code:c|y_reg[1] ; code:c|P[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.524     ; 40.897     ;
; 58.580 ; code:c|x_reg[3] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.118     ; 41.300     ;
; 58.585 ; code:c|y_reg[1] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.593     ; 40.820     ;
; 58.597 ; code:c|y_reg[3] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.144     ; 41.257     ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                      ;
+--------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.042 ; code:c|opp[0][6]   ; code:c|opp[0][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[7][7]   ; code:c|opp[7][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[1][7]   ; code:c|opp[1][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[1][9]   ; code:c|opp[1][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[4][7]   ; code:c|opp[4][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[9][10]  ; code:c|opp[9][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[10][10] ; code:c|opp[10][10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[4][10]  ; code:c|opp[4][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.042 ; code:c|opp[7][10]  ; code:c|opp[7][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.505      ; 0.669      ;
; -0.041 ; code:c|opp[7][9]   ; code:c|opp[7][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[0][3]   ; code:c|opp[0][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[0][19]  ; code:c|opp[0][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[0][18]  ; code:c|opp[0][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[1][10]  ; code:c|opp[1][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[3][9]   ; code:c|opp[3][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[6][3]   ; code:c|opp[6][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[3][10]  ; code:c|opp[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[1][18]  ; code:c|opp[1][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[11][13] ; code:c|opp[11][13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[4][4]   ; code:c|opp[4][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.041 ; code:c|opp[4][3]   ; code:c|opp[4][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.504      ; 0.669      ;
; -0.040 ; code:c|opp[10][25] ; code:c|opp[10][25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[10][33] ; code:c|opp[10][33] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[8][28]  ; code:c|opp[8][28]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[0][28]  ; code:c|opp[0][28]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[10][7]  ; code:c|opp[10][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[10][15] ; code:c|opp[10][15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[8][12]  ; code:c|opp[8][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[8][4]   ; code:c|opp[8][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[8][3]   ; code:c|opp[8][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[0][12]  ; code:c|opp[0][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[0][4]   ; code:c|opp[0][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[3][15]  ; code:c|opp[3][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[3][7]   ; code:c|opp[3][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[10][3]  ; code:c|opp[10][3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.040 ; code:c|opp[10][4]  ; code:c|opp[10][4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 0.669      ;
; -0.039 ; code:c|opp[3][6]   ; code:c|opp[3][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 0.669      ;
; -0.039 ; code:c|opp[9][4]   ; code:c|opp[9][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 0.669      ;
; -0.039 ; code:c|opp[9][12]  ; code:c|opp[9][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 0.669      ;
; -0.037 ; code:c|opp[11][31] ; code:c|opp[11][31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][6]  ; code:c|opp[11][6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][22] ; code:c|opp[11][22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][7]  ; code:c|opp[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[6][28]  ; code:c|opp[6][28]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][28] ; code:c|opp[11][28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[6][4]   ; code:c|opp[6][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[6][12]  ; code:c|opp[6][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][4]  ; code:c|opp[11][4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.037 ; code:c|opp[11][12] ; code:c|opp[11][12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 0.669      ;
; -0.025 ; code:c|opp[0][11]  ; code:c|opp[0][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[7][8]   ; code:c|opp[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[5][8]   ; code:c|opp[5][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[8][11]  ; code:c|opp[8][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[4][8]   ; code:c|opp[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[6][11]  ; code:c|opp[6][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[3][11]  ; code:c|opp[3][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[1][0]   ; code:c|opp[1][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.025 ; code:c|opp[2][1]   ; code:c|opp[2][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 0.669      ;
; -0.024 ; code:c|form[13]    ; code:c|form[13]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[15]    ; code:c|form[15]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[8]     ; code:c|form[8]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[14]    ; code:c|form[14]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|form[11]    ; code:c|form[11]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][16]  ; code:c|opp[0][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][9]   ; code:c|opp[8][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][8]   ; code:c|opp[8][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][7]   ; code:c|opp[8][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][6]   ; code:c|opp[8][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][15]  ; code:c|opp[0][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][7]   ; code:c|opp[0][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[10][14] ; code:c|opp[10][14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[9][9]   ; code:c|opp[9][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][13]  ; code:c|opp[0][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][20]  ; code:c|opp[0][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][10]  ; code:c|opp[0][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[6][7]   ; code:c|opp[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][15]  ; code:c|opp[1][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][8]   ; code:c|opp[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[6][8]   ; code:c|opp[6][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[7][17]  ; code:c|opp[7][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][17]  ; code:c|opp[1][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][27]  ; code:c|opp[1][27]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[6][9]   ; code:c|opp[6][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][10]  ; code:c|opp[8][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][35]  ; code:c|opp[0][35]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[5][11]  ; code:c|opp[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][26]  ; code:c|opp[1][26]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][28]  ; code:c|opp[1][28]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][20]  ; code:c|opp[1][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][29]  ; code:c|opp[1][29]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[1][13]  ; code:c|opp[1][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[3][8]   ; code:c|opp[3][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[2][8]   ; code:c|opp[2][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[2][9]   ; code:c|opp[2][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[2][17]  ; code:c|opp[2][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[8][0]   ; code:c|opp[8][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][1]   ; code:c|opp[0][1]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[0][0]   ; code:c|opp[0][0]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[6][10]  ; code:c|opp[6][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
; -0.024 ; code:c|opp[2][10]  ; code:c|opp[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 0.669      ;
+--------+--------------------+--------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.529  ; 9.529        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.887  ; 9.887        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.074 ; 10.074       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][14] ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][17] ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][18] ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][26] ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][32] ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][15]  ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][23]  ;
; 49.192 ; 49.412       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][28]  ;
; 49.194 ; 49.414       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][20]  ;
; 49.194 ; 49.414       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][25]  ;
; 49.194 ; 49.414       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][8]   ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][6]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][7]   ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][28]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][16]  ;
; 49.195 ; 49.415       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][1]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][35]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][3]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][14]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][8]   ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][10]  ;
; 49.196 ; 49.416       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][16]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][11]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][16]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][25]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][4]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][25] ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][30] ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][25]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][31]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][20]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][26]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][11]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][1]   ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][21]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][23]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][26]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][6]   ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][21]  ;
; 49.197 ; 49.417       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][5]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][18]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][31]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][4]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][9]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][15] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][16] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][31] ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][15]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][18]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][9]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][21]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][6]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][9]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][11]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][16]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][17]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][21]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][30]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][6]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][13]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][19]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][28]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][31]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][32]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][34]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][35]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][8]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][26]  ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][1]   ;
; 49.198 ; 49.418       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][4]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][0]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][10]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][33]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][24] ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][8]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][1]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][3]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][0]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][17]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][1]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][33]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][34]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][0]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][33]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][34]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][22]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][33]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][34]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][10]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][16]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][22]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][29]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][2]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][5]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][7]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][9]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][1]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][29]  ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][1]   ;
; 49.199 ; 49.419       ; 0.220          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][3]   ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; 9.778 ; 10.540 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; 7.426 ; 7.931  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -6.792 ; -7.520 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; -4.956 ; -5.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 8.362  ; 8.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 5.320  ; 5.218  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 5.501  ; 5.366  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 4.773  ; 4.728  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 5.576  ; 5.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 4.319  ; 4.242  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 4.586  ; 4.483  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 5.067  ; 4.949  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 5.434  ; 5.372  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 6.040  ; 5.887  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 6.830  ; 6.675  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 5.601  ; 5.584  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 4.966  ; 4.837  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 7.928  ; 8.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 5.340  ; 5.345  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 4.882  ; 4.785  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 6.840  ; 6.837  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 4.677  ; 4.670  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 8.273  ; 8.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 8.362  ; 8.079  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 12.343 ; 12.229 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 3.703  ; 3.626  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 4.663  ; 4.561  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 4.837  ; 4.703  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 4.140  ; 4.093  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 4.911  ; 4.813  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 3.703  ; 3.626  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 3.961  ; 3.858  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 4.422  ; 4.304  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 4.776  ; 4.711  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 5.355  ; 5.204  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 6.115  ; 5.962  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 4.933  ; 4.912  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 4.323  ; 4.195  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 7.167  ; 7.405  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 4.682  ; 4.683  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 4.243  ; 4.145  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 6.124  ; 6.117  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 4.047  ; 4.036  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 7.498  ; 7.636  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 7.668  ; 7.379  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 11.489 ; 11.363 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                         ;
+-----------+-----------------+------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                           ; Note ;
+-----------+-----------------+------------------------------------------------------+------+
; 25.17 MHz ; 25.17 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 60.277 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.043 ; -13.202       ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.541  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.243 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 60.277 ; code:c|y_reg[0] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.533     ; 39.189     ;
; 60.456 ; code:c|y_reg[0] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.497     ; 39.046     ;
; 60.472 ; code:c|y_reg[0] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.521     ; 39.006     ;
; 60.515 ; code:c|y_reg[1] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.521     ; 38.963     ;
; 60.561 ; code:c|y_reg[0] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.532     ; 38.906     ;
; 60.684 ; code:c|y_reg[1] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.533     ; 38.782     ;
; 60.733 ; code:c|y_reg[0] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 38.773     ;
; 60.772 ; code:c|y_reg[0] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.501     ; 38.726     ;
; 60.799 ; code:c|y_reg[0] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.535     ; 38.665     ;
; 60.821 ; code:c|y_reg[0] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 38.683     ;
; 60.826 ; code:c|y_reg[3] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.097     ; 39.076     ;
; 60.829 ; code:c|y_reg[0] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.509     ; 38.661     ;
; 60.863 ; code:c|y_reg[1] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.497     ; 38.639     ;
; 60.931 ; code:c|y_reg[3] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.109     ; 38.959     ;
; 60.948 ; code:c|y_reg[0] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.518     ; 38.533     ;
; 60.968 ; code:c|y_reg[1] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.532     ; 38.499     ;
; 60.977 ; code:c|y_reg[0] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.547     ; 38.475     ;
; 60.996 ; code:c|y_reg[0] ; code:c|P[4][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.491     ; 38.512     ;
; 61.018 ; code:c|y_reg[2] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.109     ; 38.872     ;
; 61.110 ; code:c|y_reg[3] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 38.816     ;
; 61.126 ; code:c|y_reg[0] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.498     ; 38.375     ;
; 61.140 ; code:c|y_reg[1] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 38.366     ;
; 61.143 ; code:c|y_reg[0] ; code:c|P[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.518     ; 38.338     ;
; 61.153 ; code:c|y_reg[1] ; code:c|P[7][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.491     ; 38.355     ;
; 61.168 ; code:c|y_reg[0] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.551     ; 38.280     ;
; 61.170 ; code:c|y_reg[2] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.097     ; 38.732     ;
; 61.179 ; code:c|y_reg[1] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.501     ; 38.319     ;
; 61.195 ; code:c|y_reg[0] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 38.296     ;
; 61.197 ; code:c|y_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 38.729     ;
; 61.203 ; code:c|y_reg[0] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.535     ; 38.261     ;
; 61.206 ; code:c|y_reg[0] ; code:c|P[9][5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.470     ; 38.323     ;
; 61.206 ; code:c|y_reg[1] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.535     ; 38.258     ;
; 61.215 ; code:c|y_reg[3] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 38.676     ;
; 61.217 ; code:c|y_reg[1] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 38.274     ;
; 61.228 ; code:c|y_reg[1] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 38.276     ;
; 61.235 ; code:c|y_reg[3] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.074     ; 38.690     ;
; 61.236 ; code:c|y_reg[1] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.509     ; 38.254     ;
; 61.254 ; code:c|y_reg[0] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 38.237     ;
; 61.256 ; code:c|y_reg[0] ; code:c|P[2][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.542     ; 38.201     ;
; 61.257 ; code:c|y_reg[0] ; code:c|P[10][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.534     ; 38.208     ;
; 61.281 ; code:c|y_reg[0] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.537     ; 38.181     ;
; 61.282 ; code:c|y_reg[0] ; code:c|P[4][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.536     ; 38.181     ;
; 61.286 ; code:c|y_reg[0] ; code:c|P[4][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.471     ; 38.242     ;
; 61.296 ; code:c|y_reg[2] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 38.609     ;
; 61.302 ; code:c|y_reg[2] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 38.589     ;
; 61.309 ; code:c|y_reg[0] ; code:c|P[4][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.493     ; 38.197     ;
; 61.322 ; code:c|y_reg[4] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.535     ; 38.142     ;
; 61.341 ; code:c|y_reg[0] ; code:c|P[2][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 38.150     ;
; 61.347 ; code:c|y_reg[4] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.523     ; 38.129     ;
; 61.355 ; code:c|y_reg[1] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.518     ; 38.126     ;
; 61.369 ; code:c|y_reg[0] ; code:c|P[9][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.488     ; 38.142     ;
; 61.384 ; code:c|y_reg[1] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.547     ; 38.068     ;
; 61.385 ; code:c|y_reg[0] ; code:c|P[3][6]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.507     ; 38.107     ;
; 61.387 ; code:c|y_reg[3] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 38.543     ;
; 61.389 ; code:c|y_reg[3] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.111     ; 38.499     ;
; 61.390 ; code:c|y_reg[0] ; code:c|P[5][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.500     ; 38.109     ;
; 61.393 ; code:c|y_reg[0] ; code:c|P[10][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.456     ; 38.150     ;
; 61.403 ; code:c|y_reg[1] ; code:c|P[4][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.491     ; 38.105     ;
; 61.407 ; code:c|y_reg[3] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.127     ; 38.465     ;
; 61.407 ; code:c|y_reg[1] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.498     ; 38.094     ;
; 61.423 ; code:c|y_reg[0] ; code:c|P[8][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.520     ; 38.056     ;
; 61.426 ; code:c|y_reg[3] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 38.496     ;
; 61.434 ; code:c|y_reg[1] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.508     ; 38.057     ;
; 61.450 ; code:c|y_reg[0] ; code:c|P[6][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.502     ; 38.047     ;
; 61.457 ; code:c|y_reg[3] ; code:c|P[9][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.064     ; 38.478     ;
; 61.464 ; code:c|y_reg[0] ; code:c|P[2][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.511     ; 38.024     ;
; 61.466 ; code:c|y_reg[0] ; code:c|P[5][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.537     ; 37.996     ;
; 61.470 ; code:c|y_reg[1] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 38.034     ;
; 61.474 ; code:c|y_reg[2] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.069     ; 38.456     ;
; 61.475 ; code:c|y_reg[3] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 38.453     ;
; 61.475 ; code:c|y_reg[1] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.537     ; 37.987     ;
; 61.476 ; code:c|x_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 38.027     ;
; 61.477 ; code:c|y_reg[0] ; code:c|P[3][21]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.542     ; 37.980     ;
; 61.478 ; code:c|y_reg[3] ; code:c|P[5][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.076     ; 38.445     ;
; 61.483 ; code:c|y_reg[3] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 38.431     ;
; 61.486 ; code:c|y_reg[1] ; code:c|sw2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.841     ; 37.672     ;
; 61.487 ; code:c|y_reg[0] ; code:c|P[0][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.564     ; 37.948     ;
; 61.488 ; code:c|y_reg[0] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.495     ; 38.016     ;
; 61.496 ; code:c|y_reg[0] ; code:c|P[6][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.485     ; 38.018     ;
; 61.501 ; code:c|y_reg[4] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.499     ; 37.999     ;
; 61.506 ; code:c|y_reg[0] ; code:c|P[5][17]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.510     ; 37.983     ;
; 61.513 ; code:c|y_reg[2] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 38.409     ;
; 61.522 ; code:c|y_reg[0] ; code:c|P[8][15]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.521     ; 37.956     ;
; 61.527 ; code:c|x_reg[2] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 37.978     ;
; 61.537 ; code:c|y_reg[0] ; code:c|P[3][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.541     ; 37.921     ;
; 61.537 ; code:c|y_reg[0] ; code:c|P[4][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.487     ; 37.975     ;
; 61.540 ; code:c|y_reg[2] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.111     ; 38.348     ;
; 61.544 ; code:c|y_reg[0] ; code:c|P[2][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.518     ; 37.937     ;
; 61.549 ; code:c|y_reg[0] ; code:c|P[2][27]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.504     ; 37.946     ;
; 61.549 ; code:c|y_reg[4] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.520     ; 37.930     ;
; 61.550 ; code:c|y_reg[1] ; code:c|P[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.518     ; 37.931     ;
; 61.562 ; code:c|y_reg[2] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.071     ; 38.366     ;
; 61.564 ; code:c|y_reg[2] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.111     ; 38.324     ;
; 61.570 ; code:c|x_reg[2] ; code:c|P[9][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.519     ; 37.910     ;
; 61.570 ; code:c|y_reg[2] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 38.344     ;
; 61.572 ; code:c|y_reg[0] ; code:c|P[3][14]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.541     ; 37.886     ;
; 61.577 ; code:c|x_reg[2] ; code:c|P[1][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.496     ; 37.926     ;
; 61.578 ; code:c|y_reg[0] ; code:c|P[8][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.494     ; 37.927     ;
; 61.584 ; code:c|y_reg[4] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.553     ; 37.862     ;
; 61.588 ; code:c|y_reg[0] ; code:c|P[9][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.504     ; 37.907     ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.043 ; code:c|opp[7][7]         ; code:c|opp[7][7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.597      ;
; -0.043 ; code:c|opp[1][7]         ; code:c|opp[1][7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.449      ; 0.597      ;
; -0.042 ; code:c|opp[0][6]         ; code:c|opp[0][6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.042 ; code:c|opp[1][9]         ; code:c|opp[1][9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.042 ; code:c|opp[4][7]         ; code:c|opp[4][7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.042 ; code:c|opp[9][10]        ; code:c|opp[9][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.042 ; code:c|opp[10][10]       ; code:c|opp[10][10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.042 ; code:c|opp[4][10]        ; code:c|opp[4][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.448      ; 0.597      ;
; -0.041 ; code:c|opp[7][9]         ; code:c|opp[7][9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[8][3]         ; code:c|opp[8][3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[0][3]         ; code:c|opp[0][3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[1][10]        ; code:c|opp[1][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[10][3]        ; code:c|opp[10][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[7][10]        ; code:c|opp[7][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.041 ; code:c|opp[1][18]        ; code:c|opp[1][18]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 0.597      ;
; -0.040 ; code:c|opp[10][25]       ; code:c|opp[10][25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[10][33]       ; code:c|opp[10][33]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[0][28]        ; code:c|opp[0][28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[10][7]        ; code:c|opp[10][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[10][15]       ; code:c|opp[10][15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[0][19]        ; code:c|opp[0][19]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[0][18]        ; code:c|opp[0][18]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[0][12]        ; code:c|opp[0][12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[0][4]         ; code:c|opp[0][4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[3][15]        ; code:c|opp[3][15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[3][7]         ; code:c|opp[3][7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[3][9]         ; code:c|opp[3][9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[6][3]         ; code:c|opp[6][3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[3][10]        ; code:c|opp[3][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[10][4]        ; code:c|opp[10][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[11][13]       ; code:c|opp[11][13]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[4][4]         ; code:c|opp[4][4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.040 ; code:c|opp[4][3]         ; code:c|opp[4][3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 0.597      ;
; -0.039 ; code:c|opp[8][28]        ; code:c|opp[8][28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.039 ; code:c|opp[8][12]        ; code:c|opp[8][12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.039 ; code:c|opp[8][4]         ; code:c|opp[8][4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.039 ; code:c|opp[3][6]         ; code:c|opp[3][6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.039 ; code:c|opp[9][4]         ; code:c|opp[9][4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.039 ; code:c|opp[9][12]        ; code:c|opp[9][12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 0.597      ;
; -0.037 ; code:c|opp[11][31]       ; code:c|opp[11][31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][6]        ; code:c|opp[11][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][22]       ; code:c|opp[11][22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][7]        ; code:c|opp[11][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[6][28]        ; code:c|opp[6][28]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][28]       ; code:c|opp[11][28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[6][4]         ; code:c|opp[6][4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[6][12]        ; code:c|opp[6][12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][4]        ; code:c|opp[11][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.037 ; code:c|opp[11][12]       ; code:c|opp[11][12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.443      ; 0.597      ;
; -0.026 ; code:c|opp[0][11]        ; code:c|opp[0][11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[7][8]         ; code:c|opp[7][8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[5][8]         ; code:c|opp[5][8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[6][9]         ; code:c|opp[6][9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[8][11]        ; code:c|opp[8][11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[4][8]         ; code:c|opp[4][8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[0][1]         ; code:c|opp[0][1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[0][0]         ; code:c|opp[0][0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[6][11]        ; code:c|opp[6][11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[2][10]        ; code:c|opp[2][10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[3][11]        ; code:c|opp[3][11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[9][1]         ; code:c|opp[9][1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[9][0]         ; code:c|opp[9][0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[3][1]         ; code:c|opp[3][1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.026 ; code:c|opp[3][0]         ; code:c|opp[3][0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.597      ;
; -0.025 ; intercon:i|data_rec_reg  ; intercon:i|data_rec_reg  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|load_code_reg ; intercon:i|load_code_reg ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; intercon:i|data_reg[4]   ; intercon:i|data_reg[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][15]      ; code:c|M_reg[2][15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][3]       ; code:c|M_reg[2][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[4][16]      ; code:c|M_reg[4][16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[4][15]      ; code:c|M_reg[4][15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[1][12]      ; code:c|M_reg[1][12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][6]       ; code:c|M_reg[3][6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[4][3]       ; code:c|M_reg[4][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[4][4]       ; code:c|M_reg[4][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][12]      ; code:c|M_reg[3][12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[1][1]       ; code:c|M_reg[1][1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[0][9]       ; code:c|M_reg[0][9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][7]       ; code:c|M_reg[2][7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][9]       ; code:c|M_reg[2][9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][11]      ; code:c|M_reg[2][11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][0]       ; code:c|M_reg[2][0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[3][10]      ; code:c|M_reg[3][10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[2][8]       ; code:c|M_reg[2][8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[0][3]       ; code:c|M_reg[0][3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[0][4]       ; code:c|M_reg[0][4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[13]          ; code:c|form[13]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[5][12]      ; code:c|M_reg[5][12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[15]          ; code:c|form[15]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|M_reg[5][13]      ; code:c|M_reg[5][13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[8]           ; code:c|form[8]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[14]          ; code:c|form[14]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[11]          ; code:c|form[11]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[5]           ; code:c|form[5]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[2]           ; code:c|form[2]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[2]        ; code:c|formnex[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[3]           ; code:c|form[3]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|formnex[1]        ; code:c|formnex[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[9]           ; code:c|form[9]           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
; -0.025 ; code:c|form[12]          ; code:c|form[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.597      ;
+--------+--------------------------+--------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.541  ; 9.541        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.765  ; 9.765        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.942  ; 9.942        ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.078 ; 10.078       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                           ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+
; 49.243 ; 49.461       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][15]            ;
; 49.243 ; 49.461       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][10]            ;
; 49.243 ; 49.461       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][22]            ;
; 49.243 ; 49.461       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][2]             ;
; 49.244 ; 49.462       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][27]           ;
; 49.244 ; 49.462       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][17]           ;
; 49.244 ; 49.462       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][28]            ;
; 49.244 ; 49.462       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][14]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][26]           ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][32]           ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][5]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][1]             ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][8]             ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][14]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][21]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][33]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][8]             ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][23]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][18]            ;
; 49.245 ; 49.463       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][32]            ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][16]           ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][14]           ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][18]           ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][31]           ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][13]            ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][28]            ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][31]            ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][33]            ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][9]             ;
; 49.246 ; 49.464       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][17]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][30]           ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][6]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][15]           ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][16]           ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][7]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][20]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[2][25]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][20]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][26]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][6]             ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][12]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][16]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][21]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][24]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][27]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][30]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][34]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][4]             ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][26]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][18]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[7][27]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][28]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][10]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][16]            ;
; 49.247 ; 49.465       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[47]        ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][24]           ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][3]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][4]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[10][7]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][4]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[11][8]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][11]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[1][23]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][16]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[3][33]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][14]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][19]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][23]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][25]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][29]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[4][32]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][18]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][24]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][30]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][33]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][3]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][5]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[5][6]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][1]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][26]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][4]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][5]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[6][7]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][12]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][16]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[8][31]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][24]            ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[9][2]             ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][18]          ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][19]          ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][10]         ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[11][13]         ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][7]           ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][9]           ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][10]          ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][10]          ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][7]           ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][10]          ;
; 49.248 ; 49.466       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; intercon:i|doutdec_reg[10] ;
; 49.249 ; 49.467       ; 0.218          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][20]            ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 8.804 ; 9.297 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; 6.625 ; 6.921 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -6.082 ; -6.563 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; -4.356 ; -4.684 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 7.708  ; 7.642  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 4.944  ; 4.757  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 5.124  ; 4.889  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 4.442  ; 4.336  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 5.192  ; 5.012  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 4.018  ; 3.897  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 4.267  ; 4.113  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 4.724  ; 4.519  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 5.068  ; 4.902  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 5.660  ; 5.351  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 6.399  ; 6.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 5.205  ; 5.083  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 4.609  ; 4.420  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 7.375  ; 7.401  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 4.959  ; 4.869  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 4.535  ; 4.385  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 6.375  ; 6.233  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 4.352  ; 4.275  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 7.708  ; 7.642  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 7.654  ; 7.228  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 11.443 ; 10.935 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 3.453  ; 3.333  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 4.340  ; 4.158  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 4.514  ; 4.284  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 3.861  ; 3.756  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 4.581  ; 4.405  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 3.453  ; 3.333  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 3.693  ; 3.541  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 4.130  ; 3.930  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 4.463  ; 4.299  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 5.029  ; 4.728  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 5.739  ; 5.431  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 4.591  ; 4.471  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 4.019  ; 3.834  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 6.674  ; 6.696  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 4.355  ; 4.265  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 3.949  ; 3.800  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 5.715  ; 5.574  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 3.773  ; 3.695  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 6.994  ; 6.927  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 7.015  ; 6.589  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 10.652 ; 10.147 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 78.273 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -0.064 ; -28.617       ;
+------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; clock                                                ; 9.247  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 49.521 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 78.273 ; code:c|y_reg[1] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.307     ; 21.407     ;
; 78.283 ; code:c|y_reg[0] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.307     ; 21.397     ;
; 78.442 ; code:c|y_reg[3] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 21.450     ;
; 78.632 ; code:c|y_reg[2] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 21.260     ;
; 78.659 ; code:c|y_reg[0] ; code:c|P[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 21.070     ;
; 78.693 ; code:c|y_reg[0] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.339     ; 20.955     ;
; 78.709 ; code:c|y_reg[0] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.323     ; 20.955     ;
; 78.717 ; code:c|x_reg[2] ; code:c|P[9][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.308     ; 20.962     ;
; 78.720 ; code:c|y_reg[0] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.289     ; 20.978     ;
; 78.724 ; code:c|y_reg[3] ; code:c|P[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 21.217     ;
; 78.745 ; code:c|y_reg[0] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.327     ; 20.915     ;
; 78.747 ; code:c|y_reg[4] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.308     ; 20.932     ;
; 78.754 ; code:c|y_reg[0] ; code:c|P[2][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.304     ; 20.929     ;
; 78.769 ; code:c|y_reg[0] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.320     ; 20.898     ;
; 78.779 ; code:c|x_reg[2] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.315     ; 20.893     ;
; 78.790 ; code:c|y_reg[0] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.284     ; 20.913     ;
; 78.794 ; code:c|x_reg[1] ; code:c|P[9][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.091     ; 21.102     ;
; 78.809 ; code:c|y_reg[0] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.881     ;
; 78.814 ; code:c|y_reg[1] ; code:c|P[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.258     ; 20.915     ;
; 78.815 ; code:c|y_reg[0] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.887     ;
; 78.819 ; code:c|y_reg[3] ; code:c|P[2][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 21.076     ;
; 78.830 ; code:c|y_reg[0] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.872     ;
; 78.847 ; code:c|y_reg[0] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.319     ; 20.821     ;
; 78.855 ; code:c|y_reg[0] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.835     ;
; 78.871 ; code:c|y_reg[1] ; code:c|sw2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.461     ; 20.655     ;
; 78.885 ; code:c|y_reg[3] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.072     ; 21.030     ;
; 78.896 ; code:c|y_reg[3] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.127     ; 20.964     ;
; 78.902 ; code:c|y_reg[1] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.788     ;
; 78.909 ; code:c|y_reg[1] ; code:c|P[2][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.304     ; 20.774     ;
; 78.912 ; code:c|y_reg[3] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.107     ; 20.968     ;
; 78.914 ; code:c|y_reg[1] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.298     ; 20.775     ;
; 78.923 ; code:c|y_reg[0] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.298     ; 20.766     ;
; 78.924 ; code:c|y_reg[1] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.323     ; 20.740     ;
; 78.935 ; code:c|y_reg[1] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.289     ; 20.763     ;
; 78.940 ; code:c|x_reg[2] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.327     ; 20.720     ;
; 78.946 ; code:c|y_reg[3] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.111     ; 20.930     ;
; 78.948 ; code:c|x_reg[1] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.110     ; 20.929     ;
; 78.953 ; code:c|x_reg[2] ; code:c|P[1][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.737     ;
; 78.957 ; code:c|y_reg[2] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.118     ; 20.912     ;
; 78.957 ; code:c|y_reg[3] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 20.953     ;
; 78.958 ; code:c|y_reg[1] ; code:c|P[7][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.282     ; 20.747     ;
; 78.960 ; code:c|y_reg[1] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.327     ; 20.700     ;
; 78.961 ; code:c|y_reg[3] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 20.941     ;
; 78.967 ; code:c|x_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.723     ;
; 78.975 ; code:c|y_reg[0] ; code:c|P[10][9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.323     ; 20.689     ;
; 78.977 ; code:c|y_reg[2] ; code:c|P[6][7]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.046     ; 20.964     ;
; 78.980 ; code:c|y_reg[0] ; code:c|P[4][2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.326     ; 20.681     ;
; 78.984 ; code:c|y_reg[1] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.320     ; 20.683     ;
; 78.992 ; code:c|y_reg[0] ; code:c|P[9][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.283     ; 20.712     ;
; 78.995 ; code:c|y_reg[0] ; code:c|sw2       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.461     ; 20.531     ;
; 79.002 ; code:c|y_reg[1] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.319     ; 20.666     ;
; 79.005 ; code:c|y_reg[1] ; code:c|P[10][16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.284     ; 20.698     ;
; 79.006 ; code:c|y_reg[0] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.304     ; 20.677     ;
; 79.006 ; code:c|y_reg[3] ; code:c|P[4][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.108     ; 20.873     ;
; 79.013 ; code:c|x_reg[2] ; code:c|P[5][34]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.305     ; 20.669     ;
; 79.015 ; code:c|y_reg[0] ; code:c|P[6][26]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.287     ; 20.685     ;
; 79.016 ; code:c|y_reg[3] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 20.898     ;
; 79.016 ; code:c|y_reg[2] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 20.879     ;
; 79.022 ; code:c|y_reg[0] ; code:c|P[8][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.310     ; 20.655     ;
; 79.024 ; code:c|y_reg[0] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.678     ;
; 79.030 ; code:c|y_reg[1] ; code:c|P[8][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.672     ;
; 79.036 ; code:c|y_reg[4] ; code:c|P[11][7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.340     ; 20.611     ;
; 79.038 ; code:c|y_reg[0] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.330     ; 20.619     ;
; 79.039 ; code:c|x_reg[2] ; code:c|P[1][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.309     ; 20.639     ;
; 79.039 ; code:c|x_reg[2] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 20.655     ;
; 79.040 ; code:c|y_reg[0] ; code:c|P[9][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.274     ; 20.673     ;
; 79.043 ; code:c|y_reg[0] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.318     ; 20.626     ;
; 79.044 ; code:c|y_reg[3] ; code:c|P[2][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.115     ; 20.828     ;
; 79.045 ; code:c|x_reg[2] ; code:c|P[9][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.317     ; 20.625     ;
; 79.045 ; code:c|y_reg[1] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.657     ;
; 79.047 ; code:c|x_reg[2] ; code:c|P[0][9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.342     ; 20.598     ;
; 79.056 ; code:c|y_reg[4] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.331     ; 20.600     ;
; 79.057 ; code:c|y_reg[1] ; code:c|P[7][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.318     ; 20.612     ;
; 79.058 ; code:c|y_reg[0] ; code:c|P[10][4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.288     ; 20.641     ;
; 79.058 ; code:c|y_reg[0] ; code:c|P[3][3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.314     ; 20.615     ;
; 79.066 ; code:c|x_reg[1] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 20.823     ;
; 79.067 ; code:c|y_reg[0] ; code:c|P[2][18]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.300     ; 20.620     ;
; 79.067 ; code:c|y_reg[3] ; code:c|P[5][11]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.073     ; 20.847     ;
; 79.070 ; code:c|y_reg[1] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.297     ; 20.620     ;
; 79.070 ; code:c|y_reg[1] ; code:c|P[5][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.632     ;
; 79.072 ; code:c|y_reg[2] ; code:c|P[2][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.092     ; 20.823     ;
; 79.084 ; code:c|y_reg[3] ; code:c|P[7][16]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.086     ; 20.817     ;
; 79.090 ; code:c|y_reg[0] ; code:c|P[5][19]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.285     ; 20.612     ;
; 79.091 ; code:c|y_reg[0] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.340     ; 20.556     ;
; 79.092 ; code:c|y_reg[0] ; code:c|P[8][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.284     ; 20.611     ;
; 79.092 ; code:c|y_reg[3] ; code:c|P[11][20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.085     ; 20.810     ;
; 79.097 ; code:c|y_reg[1] ; code:c|P[8][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.284     ; 20.606     ;
; 79.098 ; code:c|x_reg[3] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.094     ; 20.795     ;
; 79.101 ; code:c|x_reg[3] ; code:c|P[3][10]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.109     ; 20.777     ;
; 79.107 ; code:c|y_reg[0] ; code:c|P[0][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.354     ; 20.526     ;
; 79.107 ; code:c|y_reg[2] ; code:c|P[3][33]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.111     ; 20.769     ;
; 79.109 ; code:c|x_reg[0] ; code:c|P[8][13]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.100     ; 20.778     ;
; 79.113 ; code:c|y_reg[1] ; code:c|P[2][12]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.340     ; 20.534     ;
; 79.117 ; code:c|x_reg[2] ; code:c|P[9][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.301     ; 20.569     ;
; 79.117 ; code:c|y_reg[3] ; code:c|P[8][4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.098     ; 20.772     ;
; 79.118 ; code:c|y_reg[2] ; code:c|P[2][30]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.077     ; 20.792     ;
; 79.119 ; code:c|y_reg[0] ; code:c|P[9][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.293     ; 20.575     ;
; 79.121 ; code:c|y_reg[1] ; code:c|P[1][8]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.330     ; 20.536     ;
; 79.131 ; code:c|y_reg[0] ; code:c|P[6][25]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.272     ; 20.584     ;
; 79.132 ; code:c|x_reg[1] ; code:c|P[2][20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 100.000      ; -0.095     ; 20.760     ;
+--------+-----------------+------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -0.064 ; code:c|opp[0][6]              ; code:c|opp[0][6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[7][7]              ; code:c|opp[7][7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[1][7]              ; code:c|opp[1][7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[1][9]              ; code:c|opp[1][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[4][7]              ; code:c|opp[4][7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[9][10]             ; code:c|opp[9][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[10][10]            ; code:c|opp[10][10]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[4][10]             ; code:c|opp[4][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.064 ; code:c|opp[7][10]             ; code:c|opp[7][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.267      ; 0.307      ;
; -0.063 ; code:c|opp[0][28]             ; code:c|opp[0][28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[7][9]              ; code:c|opp[7][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[8][3]              ; code:c|opp[8][3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[0][3]              ; code:c|opp[0][3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[0][19]             ; code:c|opp[0][19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[0][18]             ; code:c|opp[0][18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[0][12]             ; code:c|opp[0][12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[0][4]              ; code:c|opp[0][4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[3][15]             ; code:c|opp[3][15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[3][7]              ; code:c|opp[3][7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[1][10]             ; code:c|opp[1][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[3][9]              ; code:c|opp[3][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[10][3]             ; code:c|opp[10][3]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[6][3]              ; code:c|opp[6][3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[3][10]             ; code:c|opp[3][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[1][18]             ; code:c|opp[1][18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[10][4]             ; code:c|opp[10][4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[11][13]            ; code:c|opp[11][13]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[4][4]              ; code:c|opp[4][4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.063 ; code:c|opp[4][3]              ; code:c|opp[4][3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.266      ; 0.307      ;
; -0.062 ; code:c|opp[10][25]            ; code:c|opp[10][25]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[10][33]            ; code:c|opp[10][33]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[8][28]             ; code:c|opp[8][28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[10][7]             ; code:c|opp[10][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[10][15]            ; code:c|opp[10][15]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[8][12]             ; code:c|opp[8][12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.062 ; code:c|opp[8][4]              ; code:c|opp[8][4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.265      ; 0.307      ;
; -0.061 ; code:c|opp[3][6]              ; code:c|opp[3][6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.307      ;
; -0.061 ; code:c|opp[9][4]              ; code:c|opp[9][4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.307      ;
; -0.061 ; code:c|opp[9][12]             ; code:c|opp[9][12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.264      ; 0.307      ;
; -0.060 ; code:c|opp[6][28]             ; code:c|opp[6][28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.060 ; code:c|opp[11][28]            ; code:c|opp[11][28]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.060 ; code:c|opp[6][4]              ; code:c|opp[6][4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.060 ; code:c|opp[6][12]             ; code:c|opp[6][12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.060 ; code:c|opp[11][4]             ; code:c|opp[11][4]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.060 ; code:c|opp[11][12]            ; code:c|opp[11][12]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.263      ; 0.307      ;
; -0.059 ; code:c|opp[11][31]            ; code:c|opp[11][31]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 0.307      ;
; -0.059 ; code:c|opp[11][6]             ; code:c|opp[11][6]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 0.307      ;
; -0.059 ; code:c|opp[11][22]            ; code:c|opp[11][22]            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 0.307      ;
; -0.059 ; code:c|opp[11][7]             ; code:c|opp[11][7]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.262      ; 0.307      ;
; -0.057 ; code:c|opp[7][8]              ; code:c|opp[7][8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|opp[5][8]              ; code:c|opp[5][8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.057 ; code:c|opp[6][11]             ; code:c|opp[6][11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 0.307      ;
; -0.056 ; code:c|opp[0][16]             ; code:c|opp[0][16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[8][9]              ; code:c|opp[8][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[8][8]              ; code:c|opp[8][8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][15]             ; code:c|opp[0][15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[9][9]              ; code:c|opp[9][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][11]             ; code:c|opp[0][11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][10]             ; code:c|opp[0][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[1][15]             ; code:c|opp[1][15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[6][9]              ; code:c|opp[6][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[8][10]             ; code:c|opp[8][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[8][11]             ; code:c|opp[8][11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][35]             ; code:c|opp[0][35]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[4][8]              ; code:c|opp[4][8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[2][9]              ; code:c|opp[2][9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[8][0]              ; code:c|opp[8][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][1]              ; code:c|opp[0][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[0][0]              ; code:c|opp[0][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[2][10]             ; code:c|opp[2][10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[9][1]              ; code:c|opp[9][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[6][13]             ; code:c|opp[6][13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[9][0]              ; code:c|opp[9][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[10][0]             ; code:c|opp[10][0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[10][1]             ; code:c|opp[10][1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[6][1]              ; code:c|opp[6][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[6][0]              ; code:c|opp[6][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[11][2]             ; code:c|opp[11][2]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[1][0]              ; code:c|opp[1][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[1][1]              ; code:c|opp[1][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[2][0]              ; code:c|opp[2][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[2][1]              ; code:c|opp[2][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[4][0]              ; code:c|opp[4][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[4][1]              ; code:c|opp[4][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[3][1]              ; code:c|opp[3][1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[3][0]              ; code:c|opp[3][0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[11][1]             ; code:c|opp[11][1]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; code:c|opp[11][0]             ; code:c|opp[11][0]             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.056 ; uartcom:u|tx_reg              ; uartcom:u|tx_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.259      ; 0.307      ;
; -0.055 ; intercon:i|s_reg              ; intercon:i|s_reg              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[2]        ; intercon:i|cont_reg[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[0]        ; intercon:i|cont_reg[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|data_recout_reg     ; uartcom:u|data_recout_reg     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|cont_reg[1]        ; intercon:i|cont_reg[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|load_uart_reg       ; uartcom:u|load_uart_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg.read1     ; uartcom:u|state_reg.read1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.idle1    ; uartcom:u|state_reg1.idle1    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.write1   ; uartcom:u|state_reg1.write1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; intercon:i|load_out_reg       ; intercon:i|load_out_reg       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
; -0.055 ; uartcom:u|state_reg1.loaddata ; uartcom:u|state_reg1.loaddata ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 0.307      ;
+--------+-------------------------------+-------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock'                                                                                               ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.247  ; 9.247        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.404  ; 9.404        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|o                                                  ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|i                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clock ; Rise       ; clock~input|i                                                  ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.446 ; 10.446       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.502 ; 10.502       ; 0.000          ; High Pulse Width ; clock ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clock ; Rise       ; clock~input|o                                                  ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clock ; Rise       ; clock                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target               ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[13]  ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][6]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][10]   ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][21]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][29]    ;
; 49.521 ; 49.737       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][5]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][7]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][9]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][10]    ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[4][7]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][10]    ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[7][7]     ;
; 49.521 ; 49.705       ; 0.184          ; Low Pulse Width  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[9][10]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][12]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][13]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[0][6]   ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][15]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[31]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[37]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[57]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[61]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[87]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[88]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[91]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[94]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[96]  ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[0][2]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[10][2]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][11]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][23]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[1][35]    ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|opp[5][2]     ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|x_reg[3]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|x_reg[4]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[2]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|y_reg[3]      ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[16] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[17] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[18] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[19] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[20] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[21] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[22] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[23] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[24] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[25] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[26] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[27] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[28] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[29] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[30] ;
; 49.522 ; 49.738       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uartcom:u|i_reg1[31] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][15]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][16]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[1][7]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][0]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][11]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][12]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][6]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[2][8]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][12]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][13]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][15]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][4]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][7]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[3][9]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][12]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][13]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][3]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[4][7]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][12]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|M_reg[5][13]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|P[0][26]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[102] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[106] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[108] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[109] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[10]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[110] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[111] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[114] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[115] ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[12]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[16]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[1]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[28]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[30]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[36]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[4]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[6]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[93]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[97]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[99]  ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|dout_reg[9]   ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[10]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[12]      ;
; 49.523 ; 49.739       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; code:c|form[9]       ;
+--------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------+


+------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+
; rx        ; clock      ; 4.994 ; 6.115 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; 3.848 ; 4.820 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.546 ; -4.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; -2.606 ; -3.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 4.744 ; 4.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 2.677 ; 2.771 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 2.751 ; 2.841 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 2.483 ; 2.552 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 2.887 ; 2.985 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 2.248 ; 2.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 2.381 ; 2.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 2.575 ; 2.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 2.772 ; 2.882 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 3.015 ; 3.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 3.461 ; 3.638 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 2.844 ; 2.969 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 2.502 ; 2.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 4.037 ; 4.400 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 2.720 ; 2.830 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 2.492 ; 2.554 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 3.520 ; 3.752 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 2.403 ; 2.479 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 4.231 ; 4.603 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 4.744 ; 4.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 6.753 ; 7.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 1.926 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 2.337 ; 2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 2.408 ; 2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 2.153 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 2.541 ; 2.632 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 1.926 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 2.055 ; 2.076 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 2.239 ; 2.300 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 2.431 ; 2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 2.662 ; 2.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 3.091 ; 3.259 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 2.496 ; 2.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 2.168 ; 2.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 3.642 ; 3.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 2.378 ; 2.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 2.160 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 3.147 ; 3.366 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 2.074 ; 2.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 3.828 ; 4.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 4.382 ; 4.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 6.309 ; 6.560 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+---------+----------+---------+---------------------+
; Worst-case Slack                                      ; 57.153 ; -0.064  ; N/A      ; N/A     ; 9.247               ;
;  clock                                                ; N/A    ; N/A     ; N/A      ; N/A     ; 9.247               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 57.153 ; -0.064  ; N/A      ; N/A     ; 49.192              ;
; Design-wide TNS                                       ; 0.0    ; -28.617 ; 0.0      ; 0.0     ; 0.0                 ;
;  clock                                                ; N/A    ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; -28.617 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; 9.778 ; 10.540 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; 7.426 ; 7.931  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+--------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                   ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+
; rx        ; clock      ; -3.546 ; -4.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; sw        ; clock      ; -2.606 ; -3.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 8.362  ; 8.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 5.320  ; 5.218  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 5.501  ; 5.366  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 4.773  ; 4.728  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 5.576  ; 5.478  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 4.319  ; 4.242  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 4.586  ; 4.483  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 5.067  ; 4.949  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 5.434  ; 5.372  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 6.040  ; 5.887  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 6.830  ; 6.675  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 5.601  ; 5.584  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 4.966  ; 4.837  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 7.928  ; 8.180  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 5.340  ; 5.345  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 4.882  ; 4.785  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 6.840  ; 6.837  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 4.677  ; 4.670  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 8.273  ; 8.422  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 8.362  ; 8.079  ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 12.343 ; 12.229 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; ledshow[*]   ; clock      ; 1.926 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[0]  ; clock      ; 2.337 ; 2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[1]  ; clock      ; 2.408 ; 2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[2]  ; clock      ; 2.153 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[3]  ; clock      ; 2.541 ; 2.632 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[4]  ; clock      ; 1.926 ; 1.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[5]  ; clock      ; 2.055 ; 2.076 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[6]  ; clock      ; 2.239 ; 2.300 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[7]  ; clock      ; 2.431 ; 2.534 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[8]  ; clock      ; 2.662 ; 2.782 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[9]  ; clock      ; 3.091 ; 3.259 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[10] ; clock      ; 2.496 ; 2.614 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[11] ; clock      ; 2.168 ; 2.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[12] ; clock      ; 3.642 ; 3.988 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[13] ; clock      ; 2.378 ; 2.480 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[14] ; clock      ; 2.160 ; 2.217 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[15] ; clock      ; 3.147 ; 3.366 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[16] ; clock      ; 2.074 ; 2.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[17] ; clock      ; 3.828 ; 4.183 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  ledshow[18] ; clock      ; 4.382 ; 4.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; tx           ; clock      ; 6.309 ; 6.560 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; ledshow[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ledshow[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; tx            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sw                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clock                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rx                      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledshow[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ledshow[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.152 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.152 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledshow[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ledshow[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.95e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.95e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ledshow[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ledshow[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tx            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1096976339 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1096976339 ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 40    ; 40   ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Mon Oct 28 20:51:35 2013
Info: Command: quartus_sta main -c main
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Reading SDC File: 'main.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 57.153
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    57.153         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.042
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.042       -12.583 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.529
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.529         0.000 clock 
    Info:    49.192         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 60.277
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    60.277         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.043
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.043       -13.202 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.541
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.541         0.000 clock 
    Info:    49.243         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {pll_inst|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 78.273
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    78.273         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning: Timing requirements not met
Info: Worst-case hold slack is -0.064
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.064       -28.617 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.247
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.247         0.000 clock 
    Info:    49.521         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 780 megabytes
    Info: Processing ended: Mon Oct 28 20:56:40 2013
    Info: Elapsed time: 00:05:05
    Info: Total CPU time (on all processors): 00:02:16


