Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Apr  7 16:57:00 2025
| Host         : navi running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   114 |
|    Minimum number of control sets                        |   114 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   290 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   114 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    22 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    64 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           12673 |         2758 |
| No           | No                    | Yes                    |              14 |            8 |
| No           | Yes                   | No                     |            1148 |          363 |
| Yes          | No                    | No                     |            2421 |          898 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             230 |          108 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                                       Enable Signal                                       |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/vtc/reset                                                                                                                         |                1 |              1 |         1.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | hif/reset                                                                                                                                                     |                2 |              2 |         1.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/in0                                                                                         |                1 |              2 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                               |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/ext_del_distance_2[0] |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/ext_del_distance_2[0]     |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                              |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/ext_del_distance_2[0]      |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/ext_del_distance_2[0]      |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/ext_del_distance_2[0] |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1                               |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1                          |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                          |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_0                          |                1 |              4 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/CHAIN_GEN[5].CARRYS_DEL.NEED_DEL.CARRYS_FD_1                          |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 | pe/state[3]_i_2_n_0                                                                       | regs/SR[0]                                                                                                                                                    |                3 |              4 |         1.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                     |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_x/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]_0                           |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | regs/SR[0]                                                                                                                                                    |                4 |              4 |         1.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_y/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]_0                           |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_x/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                    |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_y/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/Q[1]                                                    |                2 |              4 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/mem_f/shp_eng/SR[0]                                                                                                                       |                3 |              6 |         2.00 |
|  clk_wiz/inst/clk_out1 | hif/out_data[31]                                                                          | hif/reset                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1 | hif/out_data[7]_i_1_n_0                                                                   | hif/reset                                                                                                                                                     |                5 |              8 |         1.60 |
|  clk_wiz/inst/clk_out1 | hif/out_data[15]_i_1_n_0                                                                  | hif/reset                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out1 | hif/out_data[23]                                                                          | hif/reset                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out1 | hif/out_addr[15]                                                                          | hif/reset                                                                                                                                                     |                3 |              8 |         2.67 |
|  clk_wiz/inst/clk_out1 | hif/out_addr[7]                                                                           | hif/reset                                                                                                                                                     |                4 |              8 |         2.00 |
|  clk_wiz/inst/clk_out1 | pe/pc/gmi_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx              |                                                                                                                                                               |                2 |              9 |         4.50 |
|  clk_wiz/inst/clk_out1 | pe/sr_addr[9]_i_1_n_0                                                                     | regs/SR[0]                                                                                                                                                    |                4 |             10 |         2.50 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                  |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/mem_f/shp_eng/x_offset[9]_i_1_n_0                                     | de/mem_int/func_int/mem_f/shp_eng/SR[0]                                                                                                                       |                4 |             10 |         2.50 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/mem_f/shp_eng/pram_adr_read[9]_i_1_n_0                                | de/mem_int/func_int/mem_f/shp_eng/SR[0]                                                                                                                       |                2 |             10 |         5.00 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/mem_f/shp_eng/curr_obj[9]_i_1_n_0                                     | de/mem_int/func_int/mem_f/shp_eng/SR[0]                                                                                                                       |                2 |             10 |         5.00 |
|  clk_wiz/inst/clk_out1 | pe/i                                                                                      | regs/SR[0]                                                                                                                                                    |                6 |             10 |         1.67 |
|  clk_wiz/inst/clk_out1 | pe/next_sr_addr[9]_i_1_n_0                                                                |                                                                                                                                                               |                5 |             10 |         2.00 |
|  clk_wiz/inst/clk_out1 | pe/obj_2                                                                                  | regs/SR[0]                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | pe/obj_1[9]_i_1_n_0                                                                       | regs/SR[0]                                                                                                                                                    |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 | hif/E[0]                                                                                  |                                                                                                                                                               |                6 |             10 |         1.67 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/mem_f/shp_eng/y_offset[9]_i_1_n_0                                     | de/mem_int/func_int/mem_f/shp_eng/SR[0]                                                                                                                       |                3 |             10 |         3.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[1]                                              |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/dsp_gen/vtc/curr_y[10]_i_1_n_0                                        | de/mem_int/func_int/dsp_gen/vtc/curr_x[10]_i_1_n_0                                                                                                            |                3 |             11 |         3.67 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg_0 | de/mem_int/func_int/dsp_gen/vtc/curr_x[10]_i_1_n_0                                                                                                            |                6 |             11 |         1.83 |
|  clk_wiz/inst/clk_out1 | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count            | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                     |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                     |                3 |             12 |         4.00 |
|  clk_wiz/inst/clk_out1 | pe/next_state[3]_i_1_n_0                                                                  |                                                                                                                                                               |                7 |             14 |         2.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                        |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q[5]                                              |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                             |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q[5]                                                   |                5 |             16 |         3.20 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q[5]                                              |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                        |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q[5]                                                  |                6 |             16 |         2.67 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                            |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q[5]                                                   |                4 |             16 |         4.00 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ABS_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                             |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_y/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[4]                                                                                |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_x/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_DIST_DEL/DEL/i_pipe/Q[4]                                                                                |                3 |             16 |         5.33 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                 |                7 |             22 |         3.14 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_x/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]                                                                     |                7 |             31 |         4.43 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/ftfc/ftf_y/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/op_state_pcntrl[0]                                                                     |               10 |             31 |         3.10 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/rgb2dvi/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                      |               18 |             32 |         1.78 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r_1_reciprocal/inst/i_synth/RECIP_OP.OP/recombination/result_reg/i_pipe/opt_has_pipe.first_q[50]_i_1_n_0                                                |               10 |             51 |         5.10 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[2]                                                   |               12 |             51 |         4.25 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_1_reciprocal/inst/i_synth/RECIP_OP.OP/recombination/result_reg/i_pipe/opt_has_pipe.first_q[50]_i_1_n_0                                               |               12 |             51 |         4.25 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[2]                                                       |               14 |             51 |         3.64 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[2]                                                        |               14 |             51 |         3.64 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r_sqrt/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0[2]                                              |               19 |             51 |         2.68 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[2]                                                   |               12 |             51 |         4.25 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/op_state[2]                                                        |               22 |             51 |         2.32 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/y_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/zero_largest                                 |               18 |             52 |         2.89 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/x_diff_sub/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/zero_largest                                 |               19 |             52 |         2.74 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/x_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/zero_largest                                      |               18 |             52 |         2.89 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/sc/y_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/zero_largest                                      |               17 |             52 |         3.06 |
|  clk_wiz/inst/clk_out1 |                                                                                           | pe/pc/r2_add/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ZERO_DEL/i_pipe/zero_largest                                     |               17 |             52 |         3.06 |
|  clk_wiz/inst/clk_out1 |                                                                                           | de/mem_int/func_int/dsp_gen/vtc/vtc/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                     |               20 |             58 |         2.90 |
|  clk_wiz/inst/clk_out1 | pe/pc/r2_1_reciprocal/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx       |                                                                                                                                                               |               25 |             64 |         2.56 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx          |                                                                                                                                                               |               17 |             64 |         3.76 |
|  clk_wiz/inst/clk_out1 | pe/pc/r2_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx                |                                                                                                                                                               |               16 |             64 |         4.00 |
|  clk_wiz/inst/clk_out1 | pe/pc/r2_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx                |                                                                                                                                                               |               14 |             64 |         4.57 |
|  clk_wiz/inst/clk_out1 | pe/sc/x_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx                 |                                                                                                                                                               |               17 |             64 |         3.76 |
|  clk_wiz/inst/clk_out1 | pe/sc/x_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx                 |                                                                                                                                                               |               33 |             64 |         1.94 |
|  clk_wiz/inst/clk_out1 | pe/sc/y_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx                 |                                                                                                                                                               |               15 |             64 |         4.27 |
|  clk_wiz/inst/clk_out1 | pe/sc/y_add/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx                 |                                                                                                                                                               |               34 |             64 |         1.88 |
|  clk_wiz/inst/clk_out1 | pe/ftfc/ftf_x/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx               |                                                                                                                                                               |               17 |             64 |         3.76 |
|  clk_wiz/inst/clk_out1 | pe/ftfc/ftf_y/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx               |                                                                                                                                                               |               17 |             64 |         3.76 |
|  clk_wiz/inst/clk_out1 | pe/pc/a_y_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx              |                                                                                                                                                               |               14 |             64 |         4.57 |
|  clk_wiz/inst/clk_out1 | pe/pc/a_y_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx              |                                                                                                                                                               |               18 |             64 |         3.56 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx            |                                                                                                                                                               |               29 |             64 |         2.21 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx            |                                                                                                                                                               |               20 |             64 |         3.20 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx            |                                                                                                                                                               |               26 |             64 |         2.46 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff_sub/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx            |                                                                                                                                                               |               31 |             64 |         2.06 |
|  clk_wiz/inst/clk_out1 | pe/pc/r_sqrt/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx                |                                                                                                                                                               |               19 |             64 |         3.37 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx          |                                                                                                                                                               |               20 |             64 |         3.20 |
|  clk_wiz/inst/clk_out1 | pe/pre_x_1                                                                                | pe/pre_m_1[63]_i_1_n_0                                                                                                                                        |               43 |             64 |         1.49 |
|  clk_wiz/inst/clk_out1 | pe/pc/a_x_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx              |                                                                                                                                                               |               17 |             64 |         3.76 |
|  clk_wiz/inst/clk_out1 | pe/pc/a_x_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx              |                                                                                                                                                               |               18 |             64 |         3.56 |
|  clk_wiz/inst/clk_out1 | pe/pc/gmi_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx              |                                                                                                                                                               |               34 |             64 |         1.88 |
|  clk_wiz/inst/clk_out1 | pe/pc/gmi_r2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx           |                                                                                                                                                               |               14 |             64 |         4.57 |
|  clk_wiz/inst/clk_out1 | pe/pc/gmi_r2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx           |                                                                                                                                                               |               28 |             64 |         2.29 |
|  clk_wiz/inst/clk_out1 | pe/pc/r_1_reciprocal/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx        |                                                                                                                                                               |               23 |             64 |         2.78 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx          |                                                                                                                                                               |               16 |             64 |         4.00 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff_r_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx         |                                                                                                                                                               |               33 |             64 |         1.94 |
|  clk_wiz/inst/clk_out1 | pe/pc/x_diff_r_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx         |                                                                                                                                                               |               16 |             64 |         4.00 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff2_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx          |                                                                                                                                                               |               19 |             64 |         3.37 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff_r_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/a_tx         |                                                                                                                                                               |               32 |             64 |         2.00 |
|  clk_wiz/inst/clk_out1 | pe/pc/y_diff_r_mult/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/b_tx         |                                                                                                                                                               |               18 |             64 |         3.56 |
|  clk_wiz/inst/clk_out1 | pe/pre_x_1                                                                                |                                                                                                                                                               |               67 |            128 |         1.91 |
|  clk_wiz/inst/clk_out1 | pe/x_2                                                                                    |                                                                                                                                                               |              161 |            330 |         2.05 |
|  clk_wiz/inst/clk_out1 |                                                                                           |                                                                                                                                                               |             2765 |          15795 |         5.71 |
+------------------------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


