{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 02:48:18 2013 " "Info: Processing started: Tue Nov 05 02:48:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project5 -c project5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project5 -c project5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst12 " "Warning: Node \"inst12\" is a latch" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst11 " "Warning: Node \"inst11\" is a latch" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 360 1280 1344 440 "inst11" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst10 " "Warning: Node \"inst10\" is a latch" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1280 1344 328 "inst10" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"design4TJN:inst\|lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst32 " "Warning: Node \"design4TJN:inst\|inst32\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst29 " "Warning: Node \"design4TJN:inst\|inst29\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 440 800 880 504 "inst29" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst30 " "Warning: Node \"design4TJN:inst\|inst30\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 440 552 632 504 "inst30" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst31 " "Warning: Node \"design4TJN:inst\|inst31\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 448 304 384 512 "inst31" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst33 " "Warning: Node \"design4TJN:inst\|inst33\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 760 88 168 824 "inst33" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"design4TJN:inst\|lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst34 " "Warning: Node \"design4TJN:inst\|inst34\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 760 568 648 824 "inst34" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst36 " "Warning: Node \"design4TJN:inst\|inst36\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 760 328 408 824 "inst36" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "design4TJN:inst\|inst37 " "Warning: Node \"design4TJN:inst\|inst37\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 760 808 888 824 "inst37" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Sim_CLK " "Info: Assuming node \"Sim_CLK\" is an undefined clock" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Sim_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Rst_UART " "Info: Assuming node \"Rst_UART\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 144 280 448 160 "Rst_UART" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UART_Recieve " "Info: Assuming node \"UART_Recieve\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 232 160 328 248 "UART_Recieve" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "30 " "Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst23\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst23\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst23\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst25\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst25\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst25\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst27\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst27\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst27\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst16\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst16\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst16\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst6\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst6\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst6\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst8\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst8\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst8\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst10\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst10\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst10\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst11 " "Info: Detected ripple clock \"design4TJN:inst\|inst11\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 520 1392 1456 600 "inst11" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out " "Info: Detected gated clock \"lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out " "Info: Detected gated clock \"lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out " "Info: Detected gated clock \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out " "Info: Detected gated clock \"lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare0:inst4\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out " "Info: Detected gated clock \"lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out " "Info: Detected gated clock \"lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out\" as buffer" {  } { { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[0\]\|aeb_out" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst41 " "Info: Detected gated clock \"inst41\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst25 " "Info: Detected ripple clock \"inst25\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 816 880 680 "inst25" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|Delay_Function:inst28\|inst47 " "Info: Detected ripple clock \"design4TJN:inst\|Delay_Function:inst28\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|Delay_Function:inst28\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "design4TJN:inst\|inst53 " "Info: Detected gated clock \"design4TJN:inst\|inst53\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst1 " "Info: Detected ripple clock \"design4TJN:inst\|inst1\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 272 1392 1456 352 "inst1" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst2 " "Info: Detected ripple clock \"design4TJN:inst\|inst2\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 296 1392 1456 376 "inst2" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst3 " "Info: Detected ripple clock \"design4TJN:inst\|inst3\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 328 1392 1456 408 "inst3" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst4 " "Info: Detected ripple clock \"design4TJN:inst\|inst4\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 352 1392 1456 432 "inst4" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst7 " "Info: Detected ripple clock \"design4TJN:inst\|inst7\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 456 1392 1456 536 "inst7" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "design4TJN:inst\|inst9 " "Info: Detected ripple clock \"design4TJN:inst\|inst9\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "design4TJN:inst\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst34 " "Info: Detected gated clock \"inst34\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1088 1152 520 "inst34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst33~0 " "Info: Detected gated clock \"inst33~0\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 360 1088 1152 408 "inst33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst32~0 " "Info: Detected gated clock \"inst32~0\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst37 " "Info: Detected ripple clock \"inst37\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 768 1224 1288 848 "inst37" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst37" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Sim_CLK register inst10 register inst63 8.83 MHz 113.2 ns Internal " "Info: Clock \"Sim_CLK\" has Internal fmax of 8.83 MHz between source register \"inst10\" and destination register \"inst63\" (period= 113.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.200 ns + Longest register register " "Info: + Longest register to register delay is 2.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst10 1 REG LC8_B19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_B19; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst10 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1280 1344 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 2.200 ns inst63 2 REG LC1_B19 4 " "Info: 2: + IC(0.500 ns) + CELL(1.700 ns) = 2.200 ns; Loc. = LC1_B19; Fanout = 4; REG Node = 'inst63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst10 inst63 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 256 1376 1440 336 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 77.27 % ) " "Info: Total cell delay = 1.700 ns ( 77.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 22.73 % ) " "Info: Total interconnect delay = 0.500 ns ( 22.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst10 inst63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { inst10 {} inst63 {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-51.800 ns - Smallest " "Info: - Smallest clock skew is -51.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Sim_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns inst63 2 REG LC1_B19 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_B19; Fanout = 4; REG Node = 'inst63'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK inst63 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 256 1376 1440 336 "inst63" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK inst63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} inst63 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK source 58.800 ns - Longest register " "Info: - Longest clock path from clock \"Sim_CLK\" to source register is 58.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|inst9 2 REG LC8_A39 4 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_A39; Fanout = 4; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 15.500 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out 3 COMB LC1_A6 1 " "Info: 3: + IC(4.400 ns) + CELL(2.700 ns) = 15.500 ns; Loc. = LC1_A6; Fanout = 1; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 20.700 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 4 COMB LC3_A9 2 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 20.700 ns; Loc. = LC3_A9; Fanout = 2; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 26.500 ns inst32~0 5 COMB LC1_A17 4 " "Info: 5: + IC(3.100 ns) + CELL(2.700 ns) = 26.500 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 35.500 ns inst49 6 COMB LC1_I15 6 " "Info: 6: + IC(6.300 ns) + CELL(2.700 ns) = 35.500 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 44.100 ns inst41 7 COMB LC3_C25 1 " "Info: 7: + IC(6.200 ns) + CELL(2.400 ns) = 44.100 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { inst49 inst41 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 51.600 ns inst30~0 8 COMB LC6_A6 4 " "Info: 8: + IC(4.800 ns) + CELL(2.700 ns) = 51.600 ns; Loc. = LC6_A6; Fanout = 4; COMB Node = 'inst30~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst41 inst30~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 520 1088 1152 568 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 58.800 ns inst10 9 REG LC8_B19 1 " "Info: 9: + IC(4.800 ns) + CELL(2.400 ns) = 58.800 ns; Loc. = LC8_B19; Fanout = 1; REG Node = 'inst10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { inst30~0 inst10 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1280 1344 328 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.300 ns ( 37.93 % ) " "Info: Total cell delay = 22.300 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.500 ns ( 62.07 % ) " "Info: Total interconnect delay = 36.500 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst10 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.800ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK inst63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} inst63 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst10 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.800ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1280 1344 328 "inst10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 256 1376 1440 336 "inst63" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1280 1344 328 "inst10" "" } } } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 256 1376 1440 336 "inst63" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { inst10 inst63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.200 ns" { inst10 {} inst63 {} } { 0.000ns 0.500ns } { 0.000ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK inst63 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} inst63 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.800 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst10 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.800 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst10 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.800ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Sim_CLK 29 " "Warning: Circuit may not operate. Detected 29 non-operational path(s) clocked by clock \"Sim_CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "design4TJN:inst\|inst11 inst12 Sim_CLK 31.9 ns " "Info: Found hold time violation between source  pin or register \"design4TJN:inst\|inst11\" and destination pin or register \"inst12\" for clock \"Sim_CLK\" (Hold time is 31.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "51.700 ns + Largest " "Info: + Largest clock skew is 51.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 58.700 ns + Longest register " "Info: + Longest clock path from clock \"Sim_CLK\" to destination register is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|inst9 2 REG LC8_A39 4 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_A39; Fanout = 4; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 15.500 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out 3 COMB LC1_A6 1 " "Info: 3: + IC(4.400 ns) + CELL(2.700 ns) = 15.500 ns; Loc. = LC1_A6; Fanout = 1; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 20.700 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 4 COMB LC3_A9 2 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 20.700 ns; Loc. = LC3_A9; Fanout = 2; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 26.500 ns inst32~0 5 COMB LC1_A17 4 " "Info: 5: + IC(3.100 ns) + CELL(2.700 ns) = 26.500 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 35.500 ns inst49 6 COMB LC1_I15 6 " "Info: 6: + IC(6.300 ns) + CELL(2.700 ns) = 35.500 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 44.100 ns inst41 7 COMB LC3_C25 1 " "Info: 7: + IC(6.200 ns) + CELL(2.400 ns) = 44.100 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { inst49 inst41 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 51.600 ns inst30~0 8 COMB LC6_A6 4 " "Info: 8: + IC(4.800 ns) + CELL(2.700 ns) = 51.600 ns; Loc. = LC6_A6; Fanout = 4; COMB Node = 'inst30~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst41 inst30~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 520 1088 1152 568 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.400 ns) 58.700 ns inst12 9 REG LC2_B18 1 " "Info: 9: + IC(4.700 ns) + CELL(2.400 ns) = 58.700 ns; Loc. = LC2_B18; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst30~0 inst12 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.300 ns ( 37.99 % ) " "Info: Total cell delay = 22.300 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.400 ns ( 62.01 % ) " "Info: Total interconnect delay = 36.400 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst12 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.700ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK source 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Sim_CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns design4TJN:inst\|inst11 2 REG LC1_A4 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_A4; Fanout = 3; REG Node = 'design4TJN:inst\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK design4TJN:inst|inst11 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 520 1392 1456 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst11 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst12 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.700ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst11 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 520 1392 1456 600 "inst11" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.400 ns - Shortest register register " "Info: - Shortest register to register delay is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns design4TJN:inst\|inst11 1 REG LC1_A4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A4; Fanout = 3; REG Node = 'design4TJN:inst\|inst11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { design4TJN:inst|inst11 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 520 1392 1456 600 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 5.200 ns lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out 2 COMB LC7_A6 1 " "Info: 2: + IC(2.800 ns) + CELL(2.400 ns) = 5.200 ns; Loc. = LC7_A6; Fanout = 1; COMB Node = 'lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { design4TJN:inst|inst11 lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 8.100 ns lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC4_A6 2 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 8.100 ns; Loc. = LC4_A6; Fanout = 2; COMB Node = 'lpm_compare1:inst5\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 11.300 ns inst34 4 COMB LC2_A6 4 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 11.300 ns; Loc. = LC2_A6; Fanout = 4; COMB Node = 'inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst34 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1088 1152 520 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 18.400 ns inst12 5 REG LC2_B18 1 " "Info: 5: + IC(4.400 ns) + CELL(2.700 ns) = 18.400 ns; Loc. = LC2_B18; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst34 inst12 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.200 ns ( 55.43 % ) " "Info: Total cell delay = 10.200 ns ( 55.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 44.57 % ) " "Info: Total interconnect delay = 8.200 ns ( 44.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { design4TJN:inst|inst11 lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst34 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { design4TJN:inst|inst11 {} lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst34 {} inst12 {} } { 0.000ns 2.800ns 0.500ns 0.500ns 4.400ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 520 1392 1456 600 "inst11" "" } } } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst12 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.700ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst11 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst11 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { design4TJN:inst|inst11 lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst34 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { design4TJN:inst|inst11 {} lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare1:inst5|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst34 {} inst12 {} } { 0.000ns 2.800ns 0.500ns 0.500ns 4.400ns } { 0.000ns 2.400ns 2.400ns 2.700ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst8 Rst_UART Sim_CLK 28.400 ns register " "Info: tsu for register \"inst8\" (data pin = \"Rst_UART\", clock pin = \"Sim_CLK\") is 28.400 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.800 ns + Longest pin register " "Info: + Longest pin to register delay is 32.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Rst_UART 1 CLK PIN_212 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 13; CLK Node = 'Rst_UART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_UART } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 144 280 448 160 "Rst_UART" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 12.300 ns inst32~0 2 COMB LC1_A17 4 " "Info: 2: + IC(7.000 ns) + CELL(2.400 ns) = 12.300 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Rst_UART inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 21.300 ns inst49 3 COMB LC1_I15 6 " "Info: 3: + IC(6.300 ns) + CELL(2.700 ns) = 21.300 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 30.300 ns lpm_mux1:inst9\|lpm_mux:lpm_mux_component\|muxlut:\$00012\|muxlut:\$00020\|\$00012~0 4 COMB LC5_B19 3 " "Info: 4: + IC(6.300 ns) + CELL(2.700 ns) = 30.300 ns; Loc. = LC5_B19; Fanout = 3; COMB Node = 'lpm_mux1:inst9\|lpm_mux:lpm_mux_component\|muxlut:\$00012\|muxlut:\$00020\|\$00012~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst49 lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 } "NODE_NAME" } } { "muxlut.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/muxlut.tdf" 169 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 32.800 ns inst8 5 REG LC2_B19 1 " "Info: 5: + IC(0.500 ns) + CELL(2.000 ns) = 32.800 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 inst8 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 752 2064 2128 832 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.700 ns ( 38.72 % ) " "Info: Total cell delay = 12.700 ns ( 38.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "20.100 ns ( 61.28 % ) " "Info: Total interconnect delay = 20.100 ns ( 61.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.800 ns" { Rst_UART inst32~0 inst49 lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.800 ns" { Rst_UART {} Rst_UART~out {} inst32~0 {} inst49 {} lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 {} inst8 {} } { 0.000ns 0.000ns 7.000ns 6.300ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 752 2064 2128 832 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 7.000 ns - Shortest register " "Info: - Shortest clock path from clock \"Sim_CLK\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns inst8 2 REG LC2_B19 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_B19; Fanout = 1; REG Node = 'inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK inst8 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 752 2064 2128 832 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} inst8 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "32.800 ns" { Rst_UART inst32~0 inst49 lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "32.800 ns" { Rst_UART {} Rst_UART~out {} inst32~0 {} inst49 {} lpm_mux1:inst9|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00020|$00012~0 {} inst8 {} } { 0.000ns 0.000ns 7.000ns 6.300ns 6.300ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.700ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK inst8 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} inst8 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Sim_CLK bufen design4TJN:inst\|inst9 60.100 ns register " "Info: tco from clock \"Sim_CLK\" to destination pin \"bufen\" through register \"design4TJN:inst\|inst9\" is 60.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"Sim_CLK\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns design4TJN:inst\|inst9 2 REG LC8_A39 4 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC8_A39; Fanout = 4; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "51.700 ns + Longest register pin " "Info: + Longest register to pin delay is 51.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns design4TJN:inst\|inst9 1 REG LC8_A39 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_A39; Fanout = 4; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 7.100 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out 2 COMB LC1_A6 1 " "Info: 2: + IC(4.400 ns) + CELL(2.700 ns) = 7.100 ns; Loc. = LC1_A6; Fanout = 1; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 12.300 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC3_A9 2 " "Info: 3: + IC(2.800 ns) + CELL(2.400 ns) = 12.300 ns; Loc. = LC3_A9; Fanout = 2; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 18.100 ns inst32~0 4 COMB LC1_A17 4 " "Info: 4: + IC(3.100 ns) + CELL(2.700 ns) = 18.100 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 27.100 ns inst49 5 COMB LC1_I15 6 " "Info: 5: + IC(6.300 ns) + CELL(2.700 ns) = 27.100 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 35.700 ns inst41 6 COMB LC3_C25 1 " "Info: 6: + IC(6.200 ns) + CELL(2.400 ns) = 35.700 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { inst49 inst41 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 43.200 ns inst30~0 7 COMB LC6_A6 4 " "Info: 7: + IC(4.800 ns) + CELL(2.700 ns) = 43.200 ns; Loc. = LC6_A6; Fanout = 4; COMB Node = 'inst30~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst41 inst30~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 520 1088 1152 568 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(5.000 ns) 51.700 ns bufen 8 PIN PIN_116 0 " "Info: 8: + IC(3.500 ns) + CELL(5.000 ns) = 51.700 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'bufen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst30~0 bufen } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 584 1280 1456 600 "bufen" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.600 ns ( 39.85 % ) " "Info: Total cell delay = 20.600 ns ( 39.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "31.100 ns ( 60.15 % ) " "Info: Total interconnect delay = 31.100 ns ( 60.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "51.700 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 bufen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "51.700 ns" { design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} bufen {} } { 0.000ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 3.500ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "51.700 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 bufen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "51.700 ns" { design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} bufen {} } { 0.000ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 3.500ns } { 0.000ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Rst_UART bufen 45.900 ns Longest " "Info: Longest tpd from source pin \"Rst_UART\" to destination pin \"bufen\" is 45.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Rst_UART 1 CLK PIN_212 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 13; CLK Node = 'Rst_UART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_UART } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 144 280 448 160 "Rst_UART" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.000 ns) + CELL(2.400 ns) 12.300 ns inst32~0 2 COMB LC1_A17 4 " "Info: 2: + IC(7.000 ns) + CELL(2.400 ns) = 12.300 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.400 ns" { Rst_UART inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 21.300 ns inst49 3 COMB LC1_I15 6 " "Info: 3: + IC(6.300 ns) + CELL(2.700 ns) = 21.300 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 29.900 ns inst41 4 COMB LC3_C25 1 " "Info: 4: + IC(6.200 ns) + CELL(2.400 ns) = 29.900 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { inst49 inst41 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 37.400 ns inst30~0 5 COMB LC6_A6 4 " "Info: 5: + IC(4.800 ns) + CELL(2.700 ns) = 37.400 ns; Loc. = LC6_A6; Fanout = 4; COMB Node = 'inst30~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst41 inst30~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 520 1088 1152 568 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(5.000 ns) 45.900 ns bufen 6 PIN PIN_116 0 " "Info: 6: + IC(3.500 ns) + CELL(5.000 ns) = 45.900 ns; Loc. = PIN_116; Fanout = 0; PIN Node = 'bufen'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { inst30~0 bufen } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 584 1280 1456 600 "bufen" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.100 ns ( 39.43 % ) " "Info: Total cell delay = 18.100 ns ( 39.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "27.800 ns ( 60.57 % ) " "Info: Total interconnect delay = 27.800 ns ( 60.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.900 ns" { Rst_UART inst32~0 inst49 inst41 inst30~0 bufen } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.900 ns" { Rst_UART {} Rst_UART~out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} bufen {} } { 0.000ns 0.000ns 7.000ns 6.300ns 6.200ns 4.800ns 3.500ns } { 0.000ns 2.900ns 2.400ns 2.700ns 2.400ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst12 Rst_UART Sim_CLK 39.900 ns register " "Info: th for register \"inst12\" (data pin = \"Rst_UART\", clock pin = \"Sim_CLK\") is 39.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Sim_CLK destination 58.700 ns + Longest register " "Info: + Longest clock path from clock \"Sim_CLK\" to destination register is 58.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Sim_CLK 1 CLK PIN_211 327 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 327; CLK Node = 'Sim_CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sim_CLK } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 504 -72 96 520 "Sim_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns design4TJN:inst\|inst9 2 REG LC8_A39 4 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC8_A39; Fanout = 4; REG Node = 'design4TJN:inst\|inst9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Sim_CLK design4TJN:inst|inst9 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/design4TJN.bdf" { { 488 1392 1456 568 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 15.500 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out 3 COMB LC1_A6 1 " "Info: 3: + IC(4.400 ns) + CELL(2.700 ns) = 15.500 ns; Loc. = LC1_A6; Fanout = 1; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp\[1\]\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 20.700 ns lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 4 COMB LC3_A9 2 " "Info: 4: + IC(2.800 ns) + CELL(2.400 ns) = 20.700 ns; Loc. = LC3_A9; Fanout = 2; COMB Node = 'lpm_compare2:inst6\|lpm_compare:lpm_compare_component\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 26.500 ns inst32~0 5 COMB LC1_A17 4 " "Info: 5: + IC(3.100 ns) + CELL(2.700 ns) = 26.500 ns; Loc. = LC1_A17; Fanout = 4; COMB Node = 'inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 248 1088 1152 296 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.300 ns) + CELL(2.700 ns) 35.500 ns inst49 6 COMB LC1_I15 6 " "Info: 6: + IC(6.300 ns) + CELL(2.700 ns) = 35.500 ns; Loc. = LC1_I15; Fanout = 6; COMB Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { inst32~0 inst49 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 808 1312 1360 872 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(2.400 ns) 44.100 ns inst41 7 COMB LC3_C25 1 " "Info: 7: + IC(6.200 ns) + CELL(2.400 ns) = 44.100 ns; Loc. = LC3_C25; Fanout = 1; COMB Node = 'inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.600 ns" { inst49 inst41 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 600 1008 1072 648 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.700 ns) 51.600 ns inst30~0 8 COMB LC6_A6 4 " "Info: 8: + IC(4.800 ns) + CELL(2.700 ns) = 51.600 ns; Loc. = LC6_A6; Fanout = 4; COMB Node = 'inst30~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { inst41 inst30~0 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 520 1088 1152 568 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(2.400 ns) 58.700 ns inst12 9 REG LC2_B18 1 " "Info: 9: + IC(4.700 ns) + CELL(2.400 ns) = 58.700 ns; Loc. = LC2_B18; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst30~0 inst12 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.300 ns ( 37.99 % ) " "Info: Total cell delay = 22.300 ns ( 37.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "36.400 ns ( 62.01 % ) " "Info: Total interconnect delay = 36.400 ns ( 62.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst12 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.700ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 18.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Rst_UART 1 CLK PIN_212 13 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 13; CLK Node = 'Rst_UART'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst_UART } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 144 280 448 160 "Rst_UART" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.400 ns) + CELL(2.400 ns) 11.700 ns inst34 2 COMB LC2_A6 4 " "Info: 2: + IC(6.400 ns) + CELL(2.400 ns) = 11.700 ns; Loc. = LC2_A6; Fanout = 4; COMB Node = 'inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.800 ns" { Rst_UART inst34 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1088 1152 520 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 18.800 ns inst12 3 REG LC2_B18 1 " "Info: 3: + IC(4.400 ns) + CELL(2.700 ns) = 18.800 ns; Loc. = LC2_B18; Fanout = 1; REG Node = 'inst12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { inst34 inst12 } "NODE_NAME" } } { "project5.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project5/project5.bdf" { { 472 1280 1344 552 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 42.55 % ) " "Info: Total cell delay = 8.000 ns ( 42.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.800 ns ( 57.45 % ) " "Info: Total interconnect delay = 10.800 ns ( 57.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { Rst_UART inst34 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { Rst_UART {} Rst_UART~out {} inst34 {} inst12 {} } { 0.000ns 0.000ns 6.400ns 4.400ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "58.700 ns" { Sim_CLK design4TJN:inst|inst9 lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out inst32~0 inst49 inst41 inst30~0 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "58.700 ns" { Sim_CLK {} Sim_CLK~out {} design4TJN:inst|inst9 {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out {} lpm_compare2:inst6|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} inst32~0 {} inst49 {} inst41 {} inst30~0 {} inst12 {} } { 0.000ns 0.000ns 4.100ns 4.400ns 2.800ns 3.100ns 6.300ns 6.200ns 4.800ns 4.700ns } { 0.000ns 2.900ns 1.400ns 2.700ns 2.400ns 2.700ns 2.700ns 2.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.800 ns" { Rst_UART inst34 inst12 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.800 ns" { Rst_UART {} Rst_UART~out {} inst34 {} inst12 {} } { 0.000ns 0.000ns 6.400ns 4.400ns } { 0.000ns 2.900ns 2.400ns 2.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 23 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 02:48:19 2013 " "Info: Processing ended: Tue Nov 05 02:48:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
