NDSummary.OnToolTipsLoaded("File:up_gpio.v",{47:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">uP Core for interfacing with general purpose input/output.</div></div>",48:"<div class=\"NDToolTip TInformation LSystemVerilog\"><div class=\"TTSummary\">Copyright 2024 Jay Convertino</div></div>",29:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/5/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/5/2\"><span class=\"SHKeyword\">module</span> up_gpio #(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">ADDRESS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">32</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\">BUS_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"2/5/3/6\" data-NarrowGridArea=\"3/4/4/5\" style=\"grid-area:2/5/3/6\"><span class=\"SHNumber\">4</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"3/2/4/3\" data-NarrowGridArea=\"4/1/5/2\" style=\"grid-area:3/2/4/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\">GPIO_WIDTH</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"3/5/4/6\" data-NarrowGridArea=\"4/4/5/5\" style=\"grid-area:3/5/4/6\"><span class=\"SHNumber\">32</span>,</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"4/2/5/3\" data-NarrowGridArea=\"5/1/6/2\" style=\"grid-area:4/2/5/3\"><span class=\"SHKeyword\">parameter</span>&nbsp;</div><div class=\"PName\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\">IRQ_ENABLE</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"4/5/5/6\" data-NarrowGridArea=\"5/4/6/5\" style=\"grid-area:4/5/5/6\"><span class=\"SHNumber\">0</span></div><div class=\"PAfterParameters NegativeLeftSpaceOnWide\" data-WideGridArea=\"4/6/5/7\" data-NarrowGridArea=\"6/1/7/6\" style=\"grid-area:4/6/5/7\">) ( <span class=\"SHKeyword\">input</span> clk, <span class=\"SHKeyword\">input</span> rstn, <span class=\"SHKeyword\">input</span> up_rreq, <span class=\"SHKeyword\">output</span> up_rack, <span class=\"SHKeyword\">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class=\"SHNumber\">2</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_raddr, <span class=\"SHKeyword\">output</span> [(BUS_WIDTH*<span class=\"SHNumber\">8</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_rdata, <span class=\"SHKeyword\">input</span> up_wreq, <span class=\"SHKeyword\">output</span> up_wack, <span class=\"SHKeyword\">input</span> [ADDRESS_WIDTH-(BUS_WIDTH/<span class=\"SHNumber\">2</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_waddr, <span class=\"SHKeyword\">input</span> [(BUS_WIDTH*<span class=\"SHNumber\">8</span>)<span class=\"SHNumber\">-1</span>:<span class=\"SHNumber\">0</span>] up_wdata, <span class=\"SHKeyword\">output</span> irq, <span class=\"SHKeyword\">input</span> [GPIO_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] gpio_io_i, <span class=\"SHKeyword\">output</span> [GPIO_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] gpio_io_o, <span class=\"SHKeyword\">output</span> [GPIO_WIDTH-<span class=\"SHNumber\">1</span>:<span class=\"SHNumber\">0</span>] gpio_io_t )</div></div></div></div><div class=\"TTSummary\">uP based GPIO device.</div></div>",32:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> DIVISOR = BUS_WIDTH/<span class=\"SHNumber\">2</span></div></div><div class=\"TTSummary\">Divide the address register default location for 1 byte access to multi byte access. (register offsets are byte offsets).</div></div>",50:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Core has 4 registers at the offsets that follow.</div></div>",36:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype36\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> GPIO_DATA = <span class=\"SHNumber\">12\'h000</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for GPIO DATA</div></div>",40:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> GPIO_TRI = <span class=\"SHNumber\">12\'h004</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for GPIO TRI.</div></div>",62:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype62\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> GPIO2_DATA = <span class=\"SHNumber\">12\'h008</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for GPIO2 DATA</div></div>",63:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype63\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> GPIO2_TRI = <span class=\"SHNumber\">12\'h00C</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for GPIO2 TRI.</div></div>",64:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype64\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> GIER = <span class=\"SHNumber\">12\'h11C</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for GIER.</div></div>",65:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype65\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> IP_ISR = <span class=\"SHNumber\">12\'h120</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset for IP_ISR.</div></div>",66:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype66\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> IP_IER = <span class=\"SHNumber\">12\'h128</span> &gt;&gt; DIVISOR</div></div><div class=\"TTSummary\">Defines the address offset to set the control bits.</div></div>"});