$date
	Mon Feb 26 22:01:35 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cmdline_test $end
$var wire 1 ! busrq_n $end
$var wire 1 " data_avail $end
$var wire 1 # recv_strobe $end
$var wire 8 $ send_data [7:0] $end
$var reg 1 % busak_n $end
$var reg 1 & clock $end
$var reg 8 ' receive_data [7:0] $end
$var reg 1 ( reset $end
$var reg 1 ) send_strobe $end
$scope module cmd $end
$var wire 1 % busak_n $end
$var wire 1 & clock $end
$var wire 8 * receive_data [7:0] $end
$var wire 1 # recv_strobe $end
$var wire 1 ( reset $end
$var wire 1 ) send_strobe $end
$var reg 1 + busrq_n $end
$var reg 1 , data_avail $end
$var reg 8 - divi [7:0] $end
$var reg 2 . msgpek [1:0] $end
$var reg 1 / old_recv_strobe $end
$var reg 1 0 old_send_strobe $end
$var reg 8 1 send_data [7:0] $end
$var reg 5 2 state [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 2
b0 1
00
0/
b0 .
bx -
0,
1+
bx *
x)
x(
bx '
0&
x%
b0 $
z#
0"
1!
$end
#17
1(
#28
0(
#57
1(
#68
0(
#168
