# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/doGain_CTRL_s_axi.vhd" \
"../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/regslice_core.vhd" \
"../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/ipshared/3613/hdl/vhdl/doGain.vhd" \
"../../../../DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_doGain_0_0/sim/design_1_doGain_0_0.vhd" \
"../../../../DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \
"../../../../DMA_HLSGAIN.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_50M_0/sim/design_1_rst_ps7_0_50M_0.vhd" \
"../../../../DMA_HLSGAIN.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../DMA_HLSGAIN.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
