{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 19:55:54 2015 " "Info: Processing started: Fri Apr 17 19:55:54 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2 -c nios2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file nios2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nios2 " "Info (12023): Found entity 1: nios2" {  } { { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info (12022): Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info (12023): Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Info (12023): Found entity 1: altpll1" {  } { { "altpll1.v" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2 " "Info (12127): Elaborating entity \"nios2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Info (12128): Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "nios2.bdf" "inst1" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -96 384 664 96 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info (12134): Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info (12134): Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info (12134): Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info (12134): Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info (12134): Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info (12134): Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info (12134): Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info (12134): Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -4056 " "Info (12134): Parameter \"clk2_phase_shift\" = \"-4056\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK2 " "Info (12134): Parameter \"compensate_clock\" = \"CLK2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info (12134): Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info (12134): Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info (12134): Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info (12134): Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info (12134): Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info (12134): Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info (12134): Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info (12134): Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info (12134): Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info (12134): Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info (12134): Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info (12134): Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info (12134): Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info (12134): Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info (12134): Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info (12134): Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info (12134): Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info (12134): Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info (12134): Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info (12134): Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info (12134): Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info (12134): Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info (12134): Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info (12134): Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info (12134): Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_UNUSED " "Info (12134): Parameter \"port_clk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info (12134): Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info (12134): Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info (12134): Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info (12134): Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info (12134): Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info (12134): Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info (12134): Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info (12134): Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info (12134): Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info (12134): Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info (12134): Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info (12134): Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info (12134): Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info (12134): Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info (12134): Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info (12134): Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3he2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_3he2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3he2 " "Info (12023): Found entity 1: altpll_3he2" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3he2 altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated " "Info (12128): Elaborating entity \"altpll_3he2\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "nios32.vhd 62 31 " "Warning (12125): Using design file nios32.vhd, which is not specified as a design file for the current project, but contains definitions for 62 design units and 31 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_busy_s1_arbitrator-europa " "Info (12022): Found design unit 1: ads_busy_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_clk_s1_arbitrator-europa " "Info (12022): Found design unit 2: ads_clk_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 320 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ads_din_s1_arbitrator-europa " "Info (12022): Found design unit 3: ads_din_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ads_dout_s1_arbitrator-europa " "Info (12022): Found design unit 4: ads_dout_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 840 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ads_ncs_s1_arbitrator-europa " "Info (12022): Found design unit 5: ads_ncs_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1097 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ads_nirq_s1_arbitrator-europa " "Info (12022): Found design unit 6: ads_nirq_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1361 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_jtag_debug_module_arbitrator-europa " "Info (12022): Found design unit 7: cpu_jtag_debug_module_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1639 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_data_master_arbitrator-europa " "Info (12022): Found design unit 8: cpu_data_master_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2046 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_instruction_master_arbitrator-europa " "Info (12022): Found design unit 9: cpu_instruction_master_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 epcs_flash_controller_epcs_control_port_arbitrator-europa " "Info (12022): Found design unit 10: epcs_flash_controller_epcs_control_port_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2519 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ili_db_s1_arbitrator-europa " "Info (12022): Found design unit 11: ili_db_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ili_ncs_s1_arbitrator-europa " "Info (12022): Found design unit 12: ili_ncs_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ili_nrd_s1_arbitrator-europa " "Info (12022): Found design unit 13: ili_nrd_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3425 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ili_nrst_s1_arbitrator-europa " "Info (12022): Found design unit 14: ili_nrst_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3687 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ili_nwr_s1_arbitrator-europa " "Info (12022): Found design unit 15: ili_nwr_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3949 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ili_rs_s1_arbitrator-europa " "Info (12022): Found design unit 16: ili_rs_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4211 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 jtag_uart_avalon_jtag_slave_arbitrator-europa " "Info (12022): Found design unit 17: jtag_uart_avalon_jtag_slave_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module-europa " "Info (12022): Found design unit 18: rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4720 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module-europa " "Info (12022): Found design unit 19: rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4929 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 pipeline_bridge_s1_arbitrator-europa " "Info (12022): Found design unit 20: pipeline_bridge_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5173 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 pipeline_bridge_m1_arbitrator-europa " "Info (12022): Found design unit 21: pipeline_bridge_m1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5756 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 pipeline_bridge_bridge_arbitrator-europa " "Info (12022): Found design unit 22: pipeline_bridge_bridge_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6068 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 sd_clk_s1_arbitrator-europa " "Info (12022): Found design unit 23: sd_clk_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 sd_din_s1_arbitrator-europa " "Info (12022): Found design unit 24: sd_din_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6387 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 sd_dout_s1_arbitrator-europa " "Info (12022): Found design unit 25: sd_dout_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6645 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 sd_ncs_s1_arbitrator-europa " "Info (12022): Found design unit 26: sd_ncs_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6902 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa " "Info (12022): Found design unit 27: rdv_fifo_for_cpu_data_master_to_sdram_s1_module-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa " "Info (12022): Found design unit 28: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7486 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 sdram_s1_arbitrator-europa " "Info (12022): Found design unit 29: sdram_s1_arbitrator-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 nios32_reset_clk_domain_synch_module-europa " "Info (12022): Found design unit 30: nios32_reset_clk_domain_synch_module-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8321 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 nios32-europa " "Info (12022): Found design unit 31: nios32-europa" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8443 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_busy_s1_arbitrator " "Info (12023): Found entity 1: ads_busy_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 ads_clk_s1_arbitrator " "Info (12023): Found entity 2: ads_clk_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 290 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 ads_din_s1_arbitrator " "Info (12023): Found entity 3: ads_din_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ads_dout_s1_arbitrator " "Info (12023): Found entity 4: ads_dout_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 814 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 ads_ncs_s1_arbitrator " "Info (12023): Found entity 5: ads_ncs_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1067 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 ads_nirq_s1_arbitrator " "Info (12023): Found entity 6: ads_nirq_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_jtag_debug_module_arbitrator " "Info (12023): Found entity 7: cpu_jtag_debug_module_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_data_master_arbitrator " "Info (12023): Found entity 8: cpu_data_master_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_instruction_master_arbitrator " "Info (12023): Found entity 9: cpu_instruction_master_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 epcs_flash_controller_epcs_control_port_arbitrator " "Info (12023): Found entity 10: epcs_flash_controller_epcs_control_port_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 ili_db_s1_arbitrator " "Info (12023): Found entity 11: ili_db_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2871 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 ili_ncs_s1_arbitrator " "Info (12023): Found entity 12: ili_ncs_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 ili_nrd_s1_arbitrator " "Info (12023): Found entity 13: ili_nrd_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3395 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 ili_nrst_s1_arbitrator " "Info (12023): Found entity 14: ili_nrst_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 ili_nwr_s1_arbitrator " "Info (12023): Found entity 15: ili_nwr_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 3919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 ili_rs_s1_arbitrator " "Info (12023): Found entity 16: ili_rs_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 jtag_uart_avalon_jtag_slave_arbitrator " "Info (12023): Found entity 17: jtag_uart_avalon_jtag_slave_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module " "Info (12023): Found entity 18: rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module " "Info (12023): Found entity 19: rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4909 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 pipeline_bridge_s1_arbitrator " "Info (12023): Found entity 20: pipeline_bridge_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 pipeline_bridge_m1_arbitrator " "Info (12023): Found entity 21: pipeline_bridge_m1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 pipeline_bridge_bridge_arbitrator " "Info (12023): Found entity 22: pipeline_bridge_bridge_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 sd_clk_s1_arbitrator " "Info (12023): Found entity 23: sd_clk_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6095 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 sd_din_s1_arbitrator " "Info (12023): Found entity 24: sd_din_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6357 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 sd_dout_s1_arbitrator " "Info (12023): Found entity 25: sd_dout_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 sd_ncs_s1_arbitrator " "Info (12023): Found entity 26: sd_ncs_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 6872 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 rdv_fifo_for_cpu_data_master_to_sdram_s1_module " "Info (12023): Found entity 27: rdv_fifo_for_cpu_data_master_to_sdram_s1_module" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module " "Info (12023): Found entity 28: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "29 sdram_s1_arbitrator " "Info (12023): Found entity 29: sdram_s1_arbitrator" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7804 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "30 nios32_reset_clk_domain_synch_module " "Info (12023): Found entity 30: nios32_reset_clk_domain_synch_module" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "31 nios32 " "Info (12023): Found entity 31: nios32" {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8369 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32 nios32:inst " "Info (12128): Elaborating entity \"nios32\" for hierarchy \"nios32:inst\"" {  } { { "nios2.bdf" "inst" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_busy_s1_arbitrator nios32:inst\|ads_busy_s1_arbitrator:the_ads_busy_s1 " "Info (12128): Elaborating entity \"ads_busy_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_busy_s1_arbitrator:the_ads_busy_s1\"" {  } { { "nios32.vhd" "the_ads_busy_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_busy.vhd 2 1 " "Warning (12125): Using design file ads_busy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_busy-europa " "Info (12022): Found design unit 1: ads_busy-europa" {  } { { "ads_busy.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_busy.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_busy " "Info (12023): Found entity 1: ads_busy" {  } { { "ads_busy.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_busy.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_busy nios32:inst\|ads_busy:the_ads_busy " "Info (12128): Elaborating entity \"ads_busy\" for hierarchy \"nios32:inst\|ads_busy:the_ads_busy\"" {  } { { "nios32.vhd" "the_ads_busy" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_clk_s1_arbitrator nios32:inst\|ads_clk_s1_arbitrator:the_ads_clk_s1 " "Info (12128): Elaborating entity \"ads_clk_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_clk_s1_arbitrator:the_ads_clk_s1\"" {  } { { "nios32.vhd" "the_ads_clk_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_clk.vhd 2 1 " "Warning (12125): Using design file ads_clk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_clk-europa " "Info (12022): Found design unit 1: ads_clk-europa" {  } { { "ads_clk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_clk.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_clk " "Info (12023): Found entity 1: ads_clk" {  } { { "ads_clk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_clk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_clk nios32:inst\|ads_clk:the_ads_clk " "Info (12128): Elaborating entity \"ads_clk\" for hierarchy \"nios32:inst\|ads_clk:the_ads_clk\"" {  } { { "nios32.vhd" "the_ads_clk" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_din_s1_arbitrator nios32:inst\|ads_din_s1_arbitrator:the_ads_din_s1 " "Info (12128): Elaborating entity \"ads_din_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_din_s1_arbitrator:the_ads_din_s1\"" {  } { { "nios32.vhd" "the_ads_din_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_din.vhd 2 1 " "Warning (12125): Using design file ads_din.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_din-europa " "Info (12022): Found design unit 1: ads_din-europa" {  } { { "ads_din.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_din.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_din " "Info (12023): Found entity 1: ads_din" {  } { { "ads_din.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_din.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_din nios32:inst\|ads_din:the_ads_din " "Info (12128): Elaborating entity \"ads_din\" for hierarchy \"nios32:inst\|ads_din:the_ads_din\"" {  } { { "nios32.vhd" "the_ads_din" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_dout_s1_arbitrator nios32:inst\|ads_dout_s1_arbitrator:the_ads_dout_s1 " "Info (12128): Elaborating entity \"ads_dout_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_dout_s1_arbitrator:the_ads_dout_s1\"" {  } { { "nios32.vhd" "the_ads_dout_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_dout.vhd 2 1 " "Warning (12125): Using design file ads_dout.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_dout-europa " "Info (12022): Found design unit 1: ads_dout-europa" {  } { { "ads_dout.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_dout.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_dout " "Info (12023): Found entity 1: ads_dout" {  } { { "ads_dout.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_dout.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_dout nios32:inst\|ads_dout:the_ads_dout " "Info (12128): Elaborating entity \"ads_dout\" for hierarchy \"nios32:inst\|ads_dout:the_ads_dout\"" {  } { { "nios32.vhd" "the_ads_dout" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_ncs_s1_arbitrator nios32:inst\|ads_ncs_s1_arbitrator:the_ads_ncs_s1 " "Info (12128): Elaborating entity \"ads_ncs_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_ncs_s1_arbitrator:the_ads_ncs_s1\"" {  } { { "nios32.vhd" "the_ads_ncs_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_ncs.vhd 2 1 " "Warning (12125): Using design file ads_ncs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_ncs-europa " "Info (12022): Found design unit 1: ads_ncs-europa" {  } { { "ads_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_ncs.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_ncs " "Info (12023): Found entity 1: ads_ncs" {  } { { "ads_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_ncs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_ncs nios32:inst\|ads_ncs:the_ads_ncs " "Info (12128): Elaborating entity \"ads_ncs\" for hierarchy \"nios32:inst\|ads_ncs:the_ads_ncs\"" {  } { { "nios32.vhd" "the_ads_ncs" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_nirq_s1_arbitrator nios32:inst\|ads_nirq_s1_arbitrator:the_ads_nirq_s1 " "Info (12128): Elaborating entity \"ads_nirq_s1_arbitrator\" for hierarchy \"nios32:inst\|ads_nirq_s1_arbitrator:the_ads_nirq_s1\"" {  } { { "nios32.vhd" "the_ads_nirq_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ads_nirq.vhd 2 1 " "Warning (12125): Using design file ads_nirq.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_nirq-europa " "Info (12022): Found design unit 1: ads_nirq-europa" {  } { { "ads_nirq.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_nirq.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ads_nirq " "Info (12023): Found entity 1: ads_nirq" {  } { { "ads_nirq.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ads_nirq.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ads_nirq nios32:inst\|ads_nirq:the_ads_nirq " "Info (12128): Elaborating entity \"ads_nirq\" for hierarchy \"nios32:inst\|ads_nirq:the_ads_nirq\"" {  } { { "nios32.vhd" "the_ads_nirq" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_arbitrator nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_arbitrator\" for hierarchy \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\"" {  } { { "nios32.vhd" "the_cpu_jtag_debug_module" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_cpu_jtag_debug_module nios32.vhd(1618) " "Warning (10541): VHDL Signal Declaration warning at nios32.vhd(1618): used implicit default value for signal \"cpu_data_master_read_data_valid_cpu_jtag_debug_module\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1618 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_data_master_arbitrator nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master " "Info (12128): Elaborating entity \"cpu_data_master_arbitrator\" for hierarchy \"nios32:inst\|cpu_data_master_arbitrator:the_cpu_data_master\"" {  } { { "nios32.vhd" "the_cpu_data_master" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_instruction_master_arbitrator nios32:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master " "Info (12128): Elaborating entity \"cpu_instruction_master_arbitrator\" for hierarchy \"nios32:inst\|cpu_instruction_master_arbitrator:the_cpu_instruction_master\"" {  } { { "nios32.vhd" "the_cpu_instruction_master" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 50 25 " "Info (12021): Found 50 design units, including 25 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_ic_data_module-europa " "Info (12022): Found design unit 1: cpu_ic_data_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_ic_tag_module-europa " "Info (12022): Found design unit 2: cpu_ic_tag_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cpu_bht_module-europa " "Info (12022): Found design unit 3: cpu_bht_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 253 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 cpu_register_bank_a_module-europa " "Info (12022): Found design unit 4: cpu_register_bank_a_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 354 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 cpu_register_bank_b_module-europa " "Info (12022): Found design unit 5: cpu_register_bank_b_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 453 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 cpu_nios2_oci_debug-europa " "Info (12022): Found design unit 6: cpu_nios2_oci_debug-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 560 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 cpu_ociram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 7: cpu_ociram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 678 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 cpu_nios2_ocimem-europa " "Info (12022): Found design unit 8: cpu_nios2_ocimem-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 819 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 cpu_nios2_avalon_reg-europa " "Info (12022): Found design unit 9: cpu_nios2_avalon_reg-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 983 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 cpu_nios2_oci_break-europa " "Info (12022): Found design unit 10: cpu_nios2_oci_break-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1090 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 cpu_nios2_oci_xbrk-europa " "Info (12022): Found design unit 11: cpu_nios2_oci_xbrk-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1370 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 cpu_nios2_oci_dbrk-europa " "Info (12022): Found design unit 12: cpu_nios2_oci_dbrk-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 cpu_nios2_oci_itrace-europa " "Info (12022): Found design unit 13: cpu_nios2_oci_itrace-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1834 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 cpu_nios2_oci_td_mode-europa " "Info (12022): Found design unit 14: cpu_nios2_oci_td_mode-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2073 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 cpu_nios2_oci_dtrace-europa " "Info (12022): Found design unit 15: cpu_nios2_oci_dtrace-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2161 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 cpu_nios2_oci_compute_tm_count-europa " "Info (12022): Found design unit 16: cpu_nios2_oci_compute_tm_count-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 cpu_nios2_oci_fifowp_inc-europa " "Info (12022): Found design unit 17: cpu_nios2_oci_fifowp_inc-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2343 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 cpu_nios2_oci_fifocount_inc-europa " "Info (12022): Found design unit 18: cpu_nios2_oci_fifocount_inc-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2395 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 cpu_nios2_oci_fifo-europa " "Info (12022): Found design unit 19: cpu_nios2_oci_fifo-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2459 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 cpu_nios2_oci_pib-europa " "Info (12022): Found design unit 20: cpu_nios2_oci_pib-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2927 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 cpu_traceram_lpm_dram_bdp_component_module-europa " "Info (12022): Found design unit 21: cpu_traceram_lpm_dram_bdp_component_module-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3015 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 cpu_nios2_oci_im-europa " "Info (12022): Found design unit 22: cpu_nios2_oci_im-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 cpu_nios2_performance_monitors-europa " "Info (12022): Found design unit 23: cpu_nios2_performance_monitors-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 cpu_nios2_oci-europa " "Info (12022): Found design unit 24: cpu_nios2_oci-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3380 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 cpu-europa " "Info (12022): Found design unit 25: cpu-europa" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4193 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_ic_data_module " "Info (12023): Found entity 1: cpu_ic_data_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ic_tag_module " "Info (12023): Found entity 2: cpu_ic_tag_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_bht_module " "Info (12023): Found entity 3: cpu_bht_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_register_bank_a_module " "Info (12023): Found entity 4: cpu_register_bank_a_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_register_bank_b_module " "Info (12023): Found entity 5: cpu_register_bank_b_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_nios2_oci_debug " "Info (12023): Found entity 6: cpu_nios2_oci_debug" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 7: cpu_ociram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_nios2_ocimem " "Info (12023): Found entity 8: cpu_nios2_ocimem" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_nios2_avalon_reg " "Info (12023): Found entity 9: cpu_nios2_avalon_reg" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 958 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_nios2_oci_break " "Info (12023): Found entity 10: cpu_nios2_oci_break" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1054 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_nios2_oci_xbrk " "Info (12023): Found entity 11: cpu_nios2_oci_xbrk" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_nios2_oci_dbrk " "Info (12023): Found entity 12: cpu_nios2_oci_dbrk" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_nios2_oci_itrace " "Info (12023): Found entity 13: cpu_nios2_oci_itrace" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1788 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_nios2_oci_td_mode " "Info (12023): Found entity 14: cpu_nios2_oci_td_mode" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2062 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_nios2_oci_dtrace " "Info (12023): Found entity 15: cpu_nios2_oci_dtrace" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2141 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_nios2_oci_compute_tm_count " "Info (12023): Found entity 16: cpu_nios2_oci_compute_tm_count" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_nios2_oci_fifowp_inc " "Info (12023): Found entity 17: cpu_nios2_oci_fifowp_inc" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_nios2_oci_fifocount_inc " "Info (12023): Found entity 18: cpu_nios2_oci_fifocount_inc" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_nios2_oci_fifo " "Info (12023): Found entity 19: cpu_nios2_oci_fifo" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_nios2_oci_pib " "Info (12023): Found entity 20: cpu_nios2_oci_pib" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 21: cpu_traceram_lpm_dram_bdp_component_module" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_nios2_oci_im " "Info (12023): Found entity 22: cpu_nios2_oci_im" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_nios2_performance_monitors " "Info (12023): Found entity 23: cpu_nios2_performance_monitors" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_nios2_oci " "Info (12023): Found entity 24: cpu_nios2_oci" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3323 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu " "Info (12023): Found entity 25: cpu" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu nios32:inst\|cpu:the_cpu " "Info (12128): Elaborating entity \"cpu\" for hierarchy \"nios32:inst\|cpu:the_cpu\"" {  } { { "nios32.vhd" "the_cpu" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_bench-europa " "Info (12022): Found design unit 1: cpu_test_bench-europa" {  } { { "cpu_test_bench.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_test_bench.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_bench " "Info (12023): Found entity 1: cpu_test_bench" {  } { { "cpu_test_bench.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_test_bench.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_test_bench nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench " "Info (12128): Elaborating entity \"cpu_test_bench\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_test_bench:the_cpu_test_bench\"" {  } { { "cpu.vhd" "the_cpu_test_bench" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 6392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_data_module nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data " "Info (12128): Elaborating entity \"cpu_ic_data_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\"" {  } { { "cpu.vhd" "cpu_ic_data" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 7476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Info (12134): Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Info (12134): Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Info (12023): Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_data_module:cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ic_tag_module nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag " "Info (12128): Elaborating entity \"cpu_ic_tag_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\"" {  } { { "cpu.vhd" "cpu_ic_tag" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 7543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ic_tag_ram.mif " "Info (12134): Parameter \"init_file\" = \"cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Info (12134): Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Info (12134): Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5g1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5g1 " "Info (12023): Found entity 1: altsyncram_i5g1" {  } { { "db/altsyncram_i5g1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_i5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i5g1 nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_i5g1\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_ic_tag_module:cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_i5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_bht_module nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht " "Info (12128): Elaborating entity \"cpu_bht_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\"" {  } { { "cpu.vhd" "cpu_bht" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 7727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 286 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_bht_ram.mif " "Info (12134): Parameter \"init_file\" = \"cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Info (12134): Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Info (12134): Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 286 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bpf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bpf1 " "Info (12023): Found entity 1: altsyncram_bpf1" {  } { { "db/altsyncram_bpf1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_bpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bpf1 nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_bpf1\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_bht_module:cpu_bht\|altsyncram:the_altsyncram\|altsyncram_bpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_a_module nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a " "Info (12128): Elaborating entity \"cpu_register_bank_a_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\"" {  } { { "cpu.vhd" "cpu_register_bank_a" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 7880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 386 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_a.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 386 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b7f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b7f1 " "Info (12023): Found entity 1: altsyncram_b7f1" {  } { { "db/altsyncram_b7f1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_b7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b7f1 nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_b7f1\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_a_module:cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_register_bank_b_module nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b " "Info (12128): Elaborating entity \"cpu_register_bank_b_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\"" {  } { { "cpu.vhd" "cpu_register_bank_b" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 7895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 485 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_rf_ram_b.mif " "Info (12134): Parameter \"init_file\" = \"cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Info (12134): Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info (12134): Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Info (12134): Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Info (12134): Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info (12134): Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Info (12134): Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 485 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7f1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7f1 " "Info (12023): Found entity 1: altsyncram_c7f1" {  } { { "db/altsyncram_c7f1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_c7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c7f1 nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_c7f1\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_register_bank_b_module:cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_mult_cell.vhd 2 1 " "Warning (12125): Using design file cpu_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mult_cell-europa " "Info (12022): Found design unit 1: cpu_mult_cell-europa" {  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mult_cell " "Info (12023): Found entity 1: cpu_mult_cell" {  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_mult_cell nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell " "Info (12128): Elaborating entity \"cpu_mult_cell\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\"" {  } { { "cpu.vhd" "the_cpu_mult_cell" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add_part_1" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\"" {  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1 " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info (12134): Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info (12134): Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info (12134): Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info (12134): Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info (12134): Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info (12134): Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info (12134): Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info (12134): Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Info (12134): Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_mgr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_mgr2 " "Info (12023): Found entity 1: mult_add_mgr2" {  } { { "db/mult_add_mgr2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/mult_add_mgr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_mgr2 nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_mgr2\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_ks81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_ks81 " "Info (12023): Found entity 1: ded_mult_ks81" {  } { { "db/ded_mult_ks81.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/ded_mult_ks81.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_ks81 nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1 " "Info (12128): Elaborating entity \"ded_mult_ks81\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\"" {  } { { "db/mult_add_mgr2.tdf" "ded_mult1" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/mult_add_mgr2.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Info (12023): Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/dffpipe_93c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result " "Info (12128): Elaborating entity \"dffpipe_93c\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_1\|mult_add_mgr2:auto_generated\|ded_mult_ks81:ded_mult1\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_ks81.tdf" "pre_result" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/ded_mult_ks81.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12128): Elaborating entity \"altmult_add\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.vhd" "the_altmult_add_part_2" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\"" {  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2 " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Info (12134): Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Info (12134): Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Info (12134): Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Info (12134): Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Info (12134): Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Info (12134): Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Info (12134): Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Info (12134): Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Info (12134): Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Info (12134): Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Info (12134): Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Info (12134): Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Info (12134): Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Info (12134): Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Info (12134): Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Info (12134): Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Info (12134): Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Info (12134): Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Info (12134): Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Info (12134): Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Info (12134): Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Info (12134): Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info (12134): Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info (12134): Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Info (12134): Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_mult_cell.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_mult_cell.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ogr2.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ogr2 " "Info (12023): Found entity 1: mult_add_ogr2" {  } { { "db/mult_add_ogr2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/mult_add_ogr2.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ogr2 nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated " "Info (12128): Elaborating entity \"mult_add_ogr2\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_mult_cell:the_cpu_mult_cell\|altmult_add:the_altmult_add_part_2\|mult_add_ogr2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci " "Info (12128): Elaborating entity \"cpu_nios2_oci\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_debug nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug " "Info (12128): Elaborating entity \"cpu_nios2_oci_debug\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_debug" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_ocimem nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem " "Info (12128): Elaborating entity \"cpu_nios2_ocimem\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\"" {  } { { "cpu.vhd" "the_cpu_nios2_ocimem" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ociram_lpm_dram_bdp_component_module nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_ociram_lpm_dram_bdp_component_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_ociram_lpm_dram_bdp_component" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 727 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file cpu_ociram_default_contents.mif " "Info (12134): Parameter \"init_file\" = \"cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Info (12134): Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Info (12134): Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Info (12134): Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 727 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f572.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f572 " "Info (12023): Found entity 1: altsyncram_f572" {  } { { "db/altsyncram_f572.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_f572.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f572 nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated " "Info (12128): Elaborating entity \"altsyncram_f572\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_ocimem:the_cpu_nios2_ocimem\|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_f572:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_avalon_reg nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg " "Info (12128): Elaborating entity \"cpu_nios2_avalon_reg\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg\"" {  } { { "cpu.vhd" "the_cpu_nios2_avalon_reg" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_break nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break " "Info (12128): Elaborating entity \"cpu_nios2_oci_break\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_break:the_cpu_nios2_oci_break\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_break" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_xbrk nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_xbrk\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_xbrk" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dbrk nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk " "Info (12128): Elaborating entity \"cpu_nios2_oci_dbrk\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dbrk" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_itrace nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_itrace\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_itrace" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_dtrace nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace " "Info (12128): Elaborating entity \"cpu_nios2_oci_dtrace\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_dtrace" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_td_mode nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode " "Info (12128): Elaborating entity \"cpu_nios2_oci_td_mode\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace\|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "cpu.vhd" "cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifo nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifo\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_fifo" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_compute_tm_count nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count " "Info (12128): Elaborating entity \"cpu_nios2_oci_compute_tm_count\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "cpu.vhd" "cpu_nios2_oci_compute_tm_count_tm_count" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifowp_inc nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifowp_inc\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifowp_inc_fifowp" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_fifocount_inc nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount " "Info (12128): Elaborating entity \"cpu_nios2_oci_fifocount_inc\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "cpu.vhd" "cpu_nios2_oci_fifocount_inc_fifocount" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_oci_test_bench.vhd 2 1 " "Warning (12125): Using design file cpu_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oci_test_bench-europa " "Info (12022): Found design unit 1: cpu_oci_test_bench-europa" {  } { { "cpu_oci_test_bench.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_oci_test_bench.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oci_test_bench " "Info (12023): Found entity 1: cpu_oci_test_bench" {  } { { "cpu_oci_test_bench.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_oci_test_bench.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_oci_test_bench nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench " "Info (12128): Elaborating entity \"cpu_oci_test_bench\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo\|cpu_oci_test_bench:the_cpu_oci_test_bench\"" {  } { { "cpu.vhd" "the_cpu_oci_test_bench" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 2629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_pib nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib " "Info (12128): Elaborating entity \"cpu_nios2_oci_pib\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_pib" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_nios2_oci_im nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im " "Info (12128): Elaborating entity \"cpu_nios2_oci_im\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\"" {  } { { "cpu.vhd" "the_cpu_nios2_oci_im" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_traceram_lpm_dram_bdp_component_module nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component " "Info (12128): Elaborating entity \"cpu_traceram_lpm_dram_bdp_component_module\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\"" {  } { { "cpu.vhd" "cpu_traceram_lpm_dram_bdp_component" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "the_altsyncram" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info (12134): Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info (12134): Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info (12134): Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info (12134): Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Info (12134): Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file  " "Info (12134): Parameter \"init_file\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Info (12134): Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Info (12134): Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info (12134): Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info (12134): Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info (12134): Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Info (12134): Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Info (12134): Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Info (12134): Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info (12134): Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Info (12134): Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0a02.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0a02 " "Info (12023): Found entity 1: altsyncram_0a02" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0a02 nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated " "Info (12128): Elaborating entity \"altsyncram_0a02\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_wrapper.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_wrapper-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_wrapper-europa" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_wrapper nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_wrapper\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\"" {  } { { "cpu.vhd" "the_cpu_jtag_debug_module_wrapper" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "cpu_jtag_debug_module_wrapper.vhd(313) " "Warning (10296): VHDL warning at cpu_jtag_debug_module_wrapper.vhd(313): ignored assignment of value to null range" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 313 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_tck.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_tck-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_tck-europa" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_tck.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_jtag_debug_module_tck" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_tck.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_tck nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_tck\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_tck" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12128): Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.vhd" "the_altera_std_synchronizer" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Info (12134): Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_tck.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_tck.vhd" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cpu_jtag_debug_module_sysclk.vhd 2 1 " "Warning (12125): Using design file cpu_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_jtag_debug_module_sysclk-europa " "Info (12022): Found design unit 1: cpu_jtag_debug_module_sysclk-europa" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_sysclk.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cpu_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk" {  } { { "cpu_jtag_debug_module_sysclk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_sysclk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_jtag_debug_module_sysclk nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk " "Info (12128): Elaborating entity \"cpu_jtag_debug_module_sysclk\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "the_cpu_jtag_debug_module_sysclk" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12128): Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "cpu_jtag_debug_module_phy" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Info (12134): Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Info (12134): Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Info (12134): Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Info (12134): Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Info (12134): Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Info (12134): Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Info (12134): Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Info (12134): Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Info (12134): Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Info (12128): Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy " "Info (12131): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "cpu_jtag_debug_module_wrapper.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu_jtag_debug_module_wrapper.vhd" 307 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_epcs_control_port_arbitrator nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port " "Info (12128): Elaborating entity \"epcs_flash_controller_epcs_control_port_arbitrator\" for hierarchy \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\"" {  } { { "nios32.vhd" "the_epcs_flash_controller_epcs_control_port" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_epcs_flash_controller_epcs_control_port nios32.vhd(2497) " "Warning (10541): VHDL Signal Declaration warning at nios32.vhd(2497): used implicit default value for signal \"cpu_data_master_read_data_valid_epcs_flash_controller_epcs_control_port\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2497 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "epcs_flash_controller.vhd 4 2 " "Warning (12125): Using design file epcs_flash_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 epcs_flash_controller_sub-europa " "Info (12022): Found design unit 1: epcs_flash_controller_sub-europa" {  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 epcs_flash_controller-europa " "Info (12022): Found design unit 2: epcs_flash_controller-europa" {  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 446 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 epcs_flash_controller_sub " "Info (12023): Found entity 1: epcs_flash_controller_sub" {  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 epcs_flash_controller " "Info (12023): Found entity 2: epcs_flash_controller" {  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller nios32:inst\|epcs_flash_controller:the_epcs_flash_controller " "Info (12128): Elaborating entity \"epcs_flash_controller\" for hierarchy \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\"" {  } { { "nios32.vhd" "the_epcs_flash_controller" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "epcs_flash_controller_sub nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|epcs_flash_controller_sub:the_epcs_flash_controller_sub " "Info (12128): Elaborating entity \"epcs_flash_controller_sub\" for hierarchy \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|epcs_flash_controller_sub:the_epcs_flash_controller_sub\"" {  } { { "epcs_flash_controller.vhd" "the_epcs_flash_controller_sub" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller.vhd" "the_boot_copier_rom" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Info (12133): Instantiated megafunction \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file epcs_flash_controller_boot_rom_synth.hex " "Info (12134): Parameter \"init_file\" = \"epcs_flash_controller_boot_rom_synth.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 587 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c551.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c551.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c551 " "Info (12023): Found entity 1: altsyncram_c551" {  } { { "db/altsyncram_c551.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_c551.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c551 nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_c551:auto_generated " "Info (12128): Elaborating entity \"altsyncram_c551\" for hierarchy \"nios32:inst\|epcs_flash_controller:the_epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_c551:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_db_s1_arbitrator nios32:inst\|ili_db_s1_arbitrator:the_ili_db_s1 " "Info (12128): Elaborating entity \"ili_db_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_db_s1_arbitrator:the_ili_db_s1\"" {  } { { "nios32.vhd" "the_ili_db_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_db.vhd 2 1 " "Warning (12125): Using design file ili_db.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_db-europa " "Info (12022): Found design unit 1: ili_db-europa" {  } { { "ili_db.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_db.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_db " "Info (12023): Found entity 1: ili_db" {  } { { "ili_db.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_db.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_db nios32:inst\|ili_db:the_ili_db " "Info (12128): Elaborating entity \"ili_db\" for hierarchy \"nios32:inst\|ili_db:the_ili_db\"" {  } { { "nios32.vhd" "the_ili_db" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_ncs_s1_arbitrator nios32:inst\|ili_ncs_s1_arbitrator:the_ili_ncs_s1 " "Info (12128): Elaborating entity \"ili_ncs_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_ncs_s1_arbitrator:the_ili_ncs_s1\"" {  } { { "nios32.vhd" "the_ili_ncs_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_ncs.vhd 2 1 " "Warning (12125): Using design file ili_ncs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_ncs-europa " "Info (12022): Found design unit 1: ili_ncs-europa" {  } { { "ili_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_ncs.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_ncs " "Info (12023): Found entity 1: ili_ncs" {  } { { "ili_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_ncs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_ncs nios32:inst\|ili_ncs:the_ili_ncs " "Info (12128): Elaborating entity \"ili_ncs\" for hierarchy \"nios32:inst\|ili_ncs:the_ili_ncs\"" {  } { { "nios32.vhd" "the_ili_ncs" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nrd_s1_arbitrator nios32:inst\|ili_nrd_s1_arbitrator:the_ili_nrd_s1 " "Info (12128): Elaborating entity \"ili_nrd_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_nrd_s1_arbitrator:the_ili_nrd_s1\"" {  } { { "nios32.vhd" "the_ili_nrd_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_nrd.vhd 2 1 " "Warning (12125): Using design file ili_nrd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_nrd-europa " "Info (12022): Found design unit 1: ili_nrd-europa" {  } { { "ili_nrd.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nrd.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_nrd " "Info (12023): Found entity 1: ili_nrd" {  } { { "ili_nrd.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nrd.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nrd nios32:inst\|ili_nrd:the_ili_nrd " "Info (12128): Elaborating entity \"ili_nrd\" for hierarchy \"nios32:inst\|ili_nrd:the_ili_nrd\"" {  } { { "nios32.vhd" "the_ili_nrd" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nrst_s1_arbitrator nios32:inst\|ili_nrst_s1_arbitrator:the_ili_nrst_s1 " "Info (12128): Elaborating entity \"ili_nrst_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_nrst_s1_arbitrator:the_ili_nrst_s1\"" {  } { { "nios32.vhd" "the_ili_nrst_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_nrst.vhd 2 1 " "Warning (12125): Using design file ili_nrst.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_nrst-europa " "Info (12022): Found design unit 1: ili_nrst-europa" {  } { { "ili_nrst.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nrst.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_nrst " "Info (12023): Found entity 1: ili_nrst" {  } { { "ili_nrst.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nrst.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nrst nios32:inst\|ili_nrst:the_ili_nrst " "Info (12128): Elaborating entity \"ili_nrst\" for hierarchy \"nios32:inst\|ili_nrst:the_ili_nrst\"" {  } { { "nios32.vhd" "the_ili_nrst" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nwr_s1_arbitrator nios32:inst\|ili_nwr_s1_arbitrator:the_ili_nwr_s1 " "Info (12128): Elaborating entity \"ili_nwr_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_nwr_s1_arbitrator:the_ili_nwr_s1\"" {  } { { "nios32.vhd" "the_ili_nwr_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_nwr.vhd 2 1 " "Warning (12125): Using design file ili_nwr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_nwr-europa " "Info (12022): Found design unit 1: ili_nwr-europa" {  } { { "ili_nwr.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nwr.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_nwr " "Info (12023): Found entity 1: ili_nwr" {  } { { "ili_nwr.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_nwr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_nwr nios32:inst\|ili_nwr:the_ili_nwr " "Info (12128): Elaborating entity \"ili_nwr\" for hierarchy \"nios32:inst\|ili_nwr:the_ili_nwr\"" {  } { { "nios32.vhd" "the_ili_nwr" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_rs_s1_arbitrator nios32:inst\|ili_rs_s1_arbitrator:the_ili_rs_s1 " "Info (12128): Elaborating entity \"ili_rs_s1_arbitrator\" for hierarchy \"nios32:inst\|ili_rs_s1_arbitrator:the_ili_rs_s1\"" {  } { { "nios32.vhd" "the_ili_rs_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ili_rs.vhd 2 1 " "Warning (12125): Using design file ili_rs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ili_rs-europa " "Info (12022): Found design unit 1: ili_rs-europa" {  } { { "ili_rs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_rs.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ili_rs " "Info (12023): Found entity 1: ili_rs" {  } { { "ili_rs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/ili_rs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ili_rs nios32:inst\|ili_rs:the_ili_rs " "Info (12128): Elaborating entity \"ili_rs\" for hierarchy \"nios32:inst\|ili_rs:the_ili_rs\"" {  } { { "nios32.vhd" "the_ili_rs" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_avalon_jtag_slave_arbitrator nios32:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave " "Info (12128): Elaborating entity \"jtag_uart_avalon_jtag_slave_arbitrator\" for hierarchy \"nios32:inst\|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave\"" {  } { { "nios32.vhd" "the_jtag_uart_avalon_jtag_slave" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave nios32.vhd(4459) " "Warning (10541): VHDL Signal Declaration warning at nios32.vhd(4459): used implicit default value for signal \"cpu_data_master_read_data_valid_jtag_uart_avalon_jtag_slave\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4459 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "jtag_uart.vhd 14 7 " "Warning (12125): Using design file jtag_uart.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_uart_log_module-europa " "Info (12022): Found design unit 1: jtag_uart_log_module-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 jtag_uart_sim_scfifo_w-europa " "Info (12022): Found design unit 2: jtag_uart_sim_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 243 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 jtag_uart_scfifo_w-europa " "Info (12022): Found design unit 3: jtag_uart_scfifo_w-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 jtag_uart_drom_module-europa " "Info (12022): Found design unit 4: jtag_uart_drom_module-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 458 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 jtag_uart_sim_scfifo_r-europa " "Info (12022): Found design unit 5: jtag_uart_sim_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 846 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 jtag_uart_scfifo_r-europa " "Info (12022): Found design unit 6: jtag_uart_scfifo_r-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 963 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 jtag_uart-europa " "Info (12022): Found design unit 7: jtag_uart-europa" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_log_module " "Info (12023): Found entity 1: jtag_uart_log_module" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_sim_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_scfifo_w " "Info (12023): Found entity 3: jtag_uart_scfifo_w" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_drom_module " "Info (12023): Found entity 4: jtag_uart_drom_module" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_sim_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_scfifo_r " "Info (12023): Found entity 6: jtag_uart_scfifo_r" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart " "Info (12023): Found entity 7: jtag_uart" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart nios32:inst\|jtag_uart:the_jtag_uart " "Info (12128): Elaborating entity \"jtag_uart\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\"" {  } { { "nios32.vhd" "the_jtag_uart" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_w nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w " "Info (12128): Elaborating entity \"jtag_uart_scfifo_w\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_w" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12128): Elaborating entity \"scfifo\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "wfifo" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 391 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo " "Info (12133): Instantiated megafunction \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Info (12134): Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Info (12134): Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info (12134): Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info (12134): Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info (12134): Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Info (12134): Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info (12134): Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info (12134): Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info (12134): Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 391 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Info (12023): Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Info (12128): Elaborating entity \"scfifo_jr21\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Info (12023): Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Info (12128): Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Info (12023): Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Info (12128): Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Info (12023): Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Info (12128): Elaborating entity \"cntr_do7\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Info (12023): Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Info (12128): Elaborating entity \"dpram_nl21\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Info (12023): Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Info (12023): Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Info (12128): Elaborating entity \"cntr_1ob\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_scfifo_r nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r " "Info (12128): Elaborating entity \"jtag_uart_scfifo_r\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r\"" {  } { { "jtag_uart.vhd" "the_jtag_uart_scfifo_r" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12128): Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "jtag_uart_alt_jtag_atlantic" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\"" {  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1360 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic " "Info (12133): Instantiated megafunction \"nios32:inst\|jtag_uart:the_jtag_uart\|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Info (12134): Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Info (12134): Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Info (12134): Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1360 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_s1_arbitrator nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1 " "Info (12128): Elaborating entity \"pipeline_bridge_s1_arbitrator\" for hierarchy \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\"" {  } { { "nios32.vhd" "the_pipeline_bridge_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module\" for hierarchy \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1\"" {  } { { "nios32.vhd" "rdv_fifo_for_cpu_data_master_to_pipeline_bridge_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module\" for hierarchy \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1_module:rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1\"" {  } { { "nios32.vhd" "rdv_fifo_for_cpu_instruction_master_to_pipeline_bridge_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_m1_arbitrator nios32:inst\|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1 " "Info (12128): Elaborating entity \"pipeline_bridge_m1_arbitrator\" for hierarchy \"nios32:inst\|pipeline_bridge_m1_arbitrator:the_pipeline_bridge_m1\"" {  } { { "nios32.vhd" "the_pipeline_bridge_m1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pipeline_bridge.vhd 8 4 " "Warning (12125): Using design file pipeline_bridge.vhd, which is not specified as a design file for the current project, but contains definitions for 8 design units and 4 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_bridge_downstream_adapter-europa " "Info (12022): Found design unit 1: pipeline_bridge_downstream_adapter-europa" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pipeline_bridge_upstream_adapter-europa " "Info (12022): Found design unit 2: pipeline_bridge_upstream_adapter-europa" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 276 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 pipeline_bridge_waitrequest_adapter-europa " "Info (12022): Found design unit 3: pipeline_bridge_waitrequest_adapter-europa" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 394 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 pipeline_bridge-europa " "Info (12022): Found design unit 4: pipeline_bridge-europa" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 647 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_bridge_downstream_adapter " "Info (12023): Found entity 1: pipeline_bridge_downstream_adapter" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pipeline_bridge_upstream_adapter " "Info (12023): Found entity 2: pipeline_bridge_upstream_adapter" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pipeline_bridge_waitrequest_adapter " "Info (12023): Found entity 3: pipeline_bridge_waitrequest_adapter" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 pipeline_bridge " "Info (12023): Found entity 4: pipeline_bridge" {  } { { "pipeline_bridge.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 609 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge nios32:inst\|pipeline_bridge:the_pipeline_bridge " "Info (12128): Elaborating entity \"pipeline_bridge\" for hierarchy \"nios32:inst\|pipeline_bridge:the_pipeline_bridge\"" {  } { { "nios32.vhd" "the_pipeline_bridge" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_downstream_adapter nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter " "Info (12128): Elaborating entity \"pipeline_bridge_downstream_adapter\" for hierarchy \"nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_downstream_adapter:the_pipeline_bridge_downstream_adapter\"" {  } { { "pipeline_bridge.vhd" "the_pipeline_bridge_downstream_adapter" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_upstream_adapter nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_upstream_adapter:the_pipeline_bridge_upstream_adapter " "Info (12128): Elaborating entity \"pipeline_bridge_upstream_adapter\" for hierarchy \"nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_upstream_adapter:the_pipeline_bridge_upstream_adapter\"" {  } { { "pipeline_bridge.vhd" "the_pipeline_bridge_upstream_adapter" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_bridge_waitrequest_adapter nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_waitrequest_adapter:the_pipeline_bridge_waitrequest_adapter " "Info (12128): Elaborating entity \"pipeline_bridge_waitrequest_adapter\" for hierarchy \"nios32:inst\|pipeline_bridge:the_pipeline_bridge\|pipeline_bridge_waitrequest_adapter:the_pipeline_bridge_waitrequest_adapter\"" {  } { { "pipeline_bridge.vhd" "the_pipeline_bridge_waitrequest_adapter" { Text "E:/AA_IO_BD/new/ColorbarforE4/pipeline_bridge.vhd" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk_s1_arbitrator nios32:inst\|sd_clk_s1_arbitrator:the_sd_clk_s1 " "Info (12128): Elaborating entity \"sd_clk_s1_arbitrator\" for hierarchy \"nios32:inst\|sd_clk_s1_arbitrator:the_sd_clk_s1\"" {  } { { "nios32.vhd" "the_sd_clk_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_clk.vhd 2 1 " "Warning (12125): Using design file sd_clk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_clk-europa " "Info (12022): Found design unit 1: sd_clk-europa" {  } { { "sd_clk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_clk.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sd_clk " "Info (12023): Found entity 1: sd_clk" {  } { { "sd_clk.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_clk.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clk nios32:inst\|sd_clk:the_sd_clk " "Info (12128): Elaborating entity \"sd_clk\" for hierarchy \"nios32:inst\|sd_clk:the_sd_clk\"" {  } { { "nios32.vhd" "the_sd_clk" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_din_s1_arbitrator nios32:inst\|sd_din_s1_arbitrator:the_sd_din_s1 " "Info (12128): Elaborating entity \"sd_din_s1_arbitrator\" for hierarchy \"nios32:inst\|sd_din_s1_arbitrator:the_sd_din_s1\"" {  } { { "nios32.vhd" "the_sd_din_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_din.vhd 2 1 " "Warning (12125): Using design file sd_din.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_din-europa " "Info (12022): Found design unit 1: sd_din-europa" {  } { { "sd_din.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_din.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sd_din " "Info (12023): Found entity 1: sd_din" {  } { { "sd_din.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_din.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_din nios32:inst\|sd_din:the_sd_din " "Info (12128): Elaborating entity \"sd_din\" for hierarchy \"nios32:inst\|sd_din:the_sd_din\"" {  } { { "nios32.vhd" "the_sd_din" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dout_s1_arbitrator nios32:inst\|sd_dout_s1_arbitrator:the_sd_dout_s1 " "Info (12128): Elaborating entity \"sd_dout_s1_arbitrator\" for hierarchy \"nios32:inst\|sd_dout_s1_arbitrator:the_sd_dout_s1\"" {  } { { "nios32.vhd" "the_sd_dout_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_dout.vhd 2 1 " "Warning (12125): Using design file sd_dout.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_dout-europa " "Info (12022): Found design unit 1: sd_dout-europa" {  } { { "sd_dout.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_dout.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sd_dout " "Info (12023): Found entity 1: sd_dout" {  } { { "sd_dout.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_dout.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_dout nios32:inst\|sd_dout:the_sd_dout " "Info (12128): Elaborating entity \"sd_dout\" for hierarchy \"nios32:inst\|sd_dout:the_sd_dout\"" {  } { { "nios32.vhd" "the_sd_dout" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ncs_s1_arbitrator nios32:inst\|sd_ncs_s1_arbitrator:the_sd_ncs_s1 " "Info (12128): Elaborating entity \"sd_ncs_s1_arbitrator\" for hierarchy \"nios32:inst\|sd_ncs_s1_arbitrator:the_sd_ncs_s1\"" {  } { { "nios32.vhd" "the_sd_ncs_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sd_ncs.vhd 2 1 " "Warning (12125): Using design file sd_ncs.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd_ncs-europa " "Info (12022): Found design unit 1: sd_ncs-europa" {  } { { "sd_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_ncs.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sd_ncs " "Info (12023): Found entity 1: sd_ncs" {  } { { "sd_ncs.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sd_ncs.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_ncs nios32:inst\|sd_ncs:the_sd_ncs " "Info (12128): Elaborating entity \"sd_ncs\" for hierarchy \"nios32:inst\|sd_ncs:the_sd_ncs\"" {  } { { "nios32.vhd" "the_sd_ncs" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_s1_arbitrator nios32:inst\|sdram_s1_arbitrator:the_sdram_s1 " "Info (12128): Elaborating entity \"sdram_s1_arbitrator\" for hierarchy \"nios32:inst\|sdram_s1_arbitrator:the_sdram_s1\"" {  } { { "nios32.vhd" "the_sdram_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_data_master_to_sdram_s1_module nios32:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_cpu_data_master_to_sdram_s1_module\" for hierarchy \"nios32:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1\"" {  } { { "nios32.vhd" "rdv_fifo_for_cpu_data_master_to_sdram_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module nios32:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1 " "Info (12128): Elaborating entity \"rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module\" for hierarchy \"nios32:inst\|sdram_s1_arbitrator:the_sdram_s1\|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1\"" {  } { { "nios32.vhd" "rdv_fifo_for_cpu_instruction_master_to_sdram_s1" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "sdram.vhd 4 2 " "Warning (12125): Using design file sdram.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_input_efifo_module-europa " "Info (12022): Found design unit 1: sdram_input_efifo_module-europa" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sdram-europa " "Info (12022): Found design unit 2: sdram-europa" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sdram_input_efifo_module " "Info (12023): Found entity 1: sdram_input_efifo_module" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 sdram " "Info (12023): Found entity 2: sdram" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram nios32:inst\|sdram:the_sdram " "Info (12128): Elaborating entity \"sdram\" for hierarchy \"nios32:inst\|sdram:the_sdram\"" {  } { { "nios32.vhd" "the_sdram" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_input_efifo_module nios32:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module " "Info (12128): Elaborating entity \"sdram_input_efifo_module\" for hierarchy \"nios32:inst\|sdram:the_sdram\|sdram_input_efifo_module:the_sdram_input_efifo_module\"" {  } { { "sdram.vhd" "the_sdram_input_efifo_module" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_copy altera_europa_support_lib.vhd(350) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable \"arg_copy\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 350 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "arg_length altera_europa_support_lib.vhd(354) " "Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable \"arg_length\" because variable was never assigned a value" {  } { { "altera/altera_europa_support_lib.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/altera/altera_europa_support_lib.vhd" 354 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_reset_clk_domain_synch_module nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch " "Info (12128): Elaborating entity \"nios32_reset_clk_domain_synch_module\" for hierarchy \"nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\"" {  } { { "nios32.vhd" "nios32_reset_clk_domain_synch" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 11317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2r14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2r14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2r14 " "Info (12023): Found entity 1: altsyncram_2r14" {  } { { "db/altsyncram_2r14.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_2r14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Info (12023): Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Info (12023): Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Info (12023): Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Info (12023): Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\] " "Warning (14320): Synthesized away node \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_0a02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_0a02.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altsyncram_0a02.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3062 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 3245 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 4060 0 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9526 0 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10496 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 192 360 792 1008 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "nios32:inst\|cpu:the_cpu\|Add10 lpm_add_sub " "Info (278002): Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"nios32:inst\|cpu:the_cpu\|Add10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Add10" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|cpu:the_cpu\|lpm_add_sub:Add10 " "Info (12130): Elaborated megafunction instantiation \"nios32:inst\|cpu:the_cpu\|lpm_add_sub:Add10\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|cpu:the_cpu\|lpm_add_sub:Add10 " "Info (12133): Instantiated megafunction \"nios32:inst\|cpu:the_cpu\|lpm_add_sub:Add10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Info (12134): Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Info (12134): Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info (12134): Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Info (12023): Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 449 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 230 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 117 -1 0 } } { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 370 -1 0 } } { "epcs_flash_controller.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/epcs_flash_controller.vhd" 243 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4923 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7480 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2721 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 2085 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 4714 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 5473 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7145 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8153 -1 0 } } { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 316 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 1835 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 5948 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1274 -1 0 } } { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 7951 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 6296 -1 0 } } { "jtag_uart.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/jtag_uart.vhd" 1196 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 6326 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 9081 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 1018 -1 0 } } { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 6292 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Warning (13410): Pin \"sdram_cke\" is stuck at VCC" {  } { { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 888 984 1160 904 "sdram_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "72 72 " "Info (17049): 72 registers lost all their fanouts during netlist optimizations. The first 72 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace\|itm\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\] " "Info (17050): Register \"nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_im:the_cpu_nios2_oci_im\|trc_jtag_addr\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\] " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_arb_share_counter\[0\] " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_arb_share_counter\[0\] " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_arb_share_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_instruction_master_granted_slave_epcs_flash_controller_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|last_cycle_cpu_data_master_granted_slave_epcs_flash_controller_epcs_control_port\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|last_cycle_cpu_instruction_master_granted_slave_pipeline_bridge_s1 " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|last_cycle_cpu_instruction_master_granted_slave_pipeline_bridge_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|last_cycle_cpu_data_master_granted_slave_pipeline_bridge_s1 " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|last_cycle_cpu_data_master_granted_slave_pipeline_bridge_s1\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_reg_firsttransfer " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[1\] " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_reg_firsttransfer " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|d1_reasons_to_wait " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|d1_reasons_to_wait\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_saved_chosen_master_vector\[1\] " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_reg_firsttransfer\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\] " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[0\] " "Info (17050): Register \"nios32:inst\|epcs_flash_controller_epcs_control_port_arbitrator:the_epcs_flash_controller_epcs_control_port\|epcs_flash_controller_epcs_control_port_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_saved_chosen_master_vector\[0\] " "Info (17050): Register \"nios32:inst\|pipeline_bridge_s1_arbitrator:the_pipeline_bridge_s1\|pipeline_bridge_s1_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\] " "Info (17050): Register \"nios32:inst\|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module\|cpu_jtag_debug_module_saved_chosen_master_vector\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1 " "Info (16011): Adding node \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4831 " "Info (21057): Implemented 4831 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info (21058): Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Info (21059): Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "24 " "Info (21060): Implemented 24 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4553 " "Info (21061): Implemented 4553 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "201 " "Info (21064): Implemented 201 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info (21062): Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Info: Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 19:56:36 2015 " "Info: Processing ended: Fri Apr 17 19:56:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Info: Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Info: Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 19:56:37 2015 " "Info: Processing started: Fri Apr 17 19:56:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "nios2 EP4CE6E22C8 " "Info (119006): Selected device EP4CE6E22C8 for design \"nios2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1 Cyclone IV E PLL " "Info (15535): Implemented PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] 1 1 0 0 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] 1 1 -73 -4063 " "Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of -73 degrees (-4063 ps) for altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Info (176445): Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Info (176445): Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Info (176445): Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "Info (169141): DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "67 67 " "Critical Warning (169085): No exact pin location assignment(s) for 67 pins of 67 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_clk " "Info (169086): Pin sdram_clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_clk } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -16 776 952 0 "sdram_clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 188 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_din " "Info (169086): Pin out_port_from_the_ads_din not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_din } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 848 1024 344 "out_port_from_the_ads_din" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 190 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_ncs " "Info (169086): Pin out_port_from_the_ads_ncs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_ncs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 376 976 1152 392 "out_port_from_the_ads_ncs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_ncs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 197 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_nrd " "Info (169086): Pin out_port_from_the_ili_nrd not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_nrd } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 592 816 992 608 "out_port_from_the_ili_nrd" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_nrd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 198 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_nrst " "Info (169086): Pin out_port_from_the_ili_nrst not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_nrst } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 616 816 992 632 "out_port_from_the_ili_nrst" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_nrst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 199 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_nwr " "Info (169086): Pin out_port_from_the_ili_nwr not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_nwr } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 648 824 1000 664 "out_port_from_the_ili_nwr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_nwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 200 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_rs " "Info (169086): Pin out_port_from_the_ili_rs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_rs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 680 816 992 696 "out_port_from_the_ili_rs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_rs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 201 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_clk " "Info (169086): Pin out_port_from_the_sd_clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_clk } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 712 824 1000 728 "out_port_from_the_sd_clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 202 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_din " "Info (169086): Pin out_port_from_the_sd_din not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_din } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 744 840 1016 760 "out_port_from_the_sd_din" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_din } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 203 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_sd_ncs " "Info (169086): Pin out_port_from_the_sd_ncs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_sd_ncs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 808 840 1016 824 "out_port_from_the_sd_ncs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_sd_ncs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 204 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_ncs " "Info (169086): Pin out_port_from_the_ili_ncs not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_ncs } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 552 792 1061 568 "out_port_from_the_ili_ncs" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_ncs } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 205 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_cas_n " "Info (169086): Pin sdram_cas_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_cas_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 872 976 1162 888 "sdram_cas_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_cas_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 206 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_cke " "Info (169086): Pin sdram_cke not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_cke } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 888 984 1160 904 "sdram_cke" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_cke } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 207 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_cs_n " "Info (169086): Pin sdram_cs_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_cs_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 904 984 1166 920 "sdram_cs_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 208 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_ras_n " "Info (169086): Pin sdram_ras_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_ras_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 952 976 1160 968 "sdram_ras_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_ras_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 209 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_we_n " "Info (169086): Pin sdram_we_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_we_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 1032 944 1126 1048 "sdram_we_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_we_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 210 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SCE " "Info (169086): Pin SCE not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SCE } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 464 904 1080 480 "SCE" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SCE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 211 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DCLK " "Info (169086): Pin DCLK not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DCLK } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 440 896 1072 456 "DCLK" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 212 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SDO " "Info (169086): Pin SDO not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { SDO } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 496 920 1096 512 "SDO" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 213 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ads_clk " "Info (169086): Pin out_port_from_the_ads_clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ads_clk } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 296 848 1122 312 "out_port_from_the_ads_clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ads_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 214 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[11\] " "Info (169086): Pin sdram_addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[11] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 172 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[10\] " "Info (169086): Pin sdram_addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[10] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 173 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[9\] " "Info (169086): Pin sdram_addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[9] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 174 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[8\] " "Info (169086): Pin sdram_addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[8] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 175 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[7\] " "Info (169086): Pin sdram_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[7] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 176 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[6\] " "Info (169086): Pin sdram_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[6] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 177 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[5\] " "Info (169086): Pin sdram_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[5] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 178 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[4\] " "Info (169086): Pin sdram_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[4] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 179 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[3\] " "Info (169086): Pin sdram_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[3] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 180 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[2\] " "Info (169086): Pin sdram_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[2] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 181 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[1\] " "Info (169086): Pin sdram_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 182 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_addr\[0\] " "Info (169086): Pin sdram_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_addr[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 840 976 1194 856 "sdram_addr" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 183 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_ba\[1\] " "Info (169086): Pin sdram_ba\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_ba[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 856 976 1169 872 "sdram_ba" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_ba[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 184 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_ba\[0\] " "Info (169086): Pin sdram_ba\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_ba[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 856 976 1169 872 "sdram_ba" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_ba[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 185 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_dqm\[1\] " "Info (169086): Pin sdram_dqm\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_dqm[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 936 976 1182 952 "sdram_dqm" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dqm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 186 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_dqm\[0\] " "Info (169086): Pin sdram_dqm\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_dqm[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 936 976 1182 952 "sdram_dqm" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_dqm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 187 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[7\] " "Info (169086): Pin out_port_from_the_ili_db\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[7] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[6\] " "Info (169086): Pin out_port_from_the_ili_db\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[6] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[5\] " "Info (169086): Pin out_port_from_the_ili_db\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[5] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[4\] " "Info (169086): Pin out_port_from_the_ili_db\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[4] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 151 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[3\] " "Info (169086): Pin out_port_from_the_ili_db\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[3] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[2\] " "Info (169086): Pin out_port_from_the_ili_db\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[2] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 153 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[1\] " "Info (169086): Pin out_port_from_the_ili_db\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 154 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_port_from_the_ili_db\[0\] " "Info (169086): Pin out_port_from_the_ili_db\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 155 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[15\] " "Info (169086): Pin sdram_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[14\] " "Info (169086): Pin sdram_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[13\] " "Info (169086): Pin sdram_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 158 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[12\] " "Info (169086): Pin sdram_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[11\] " "Info (169086): Pin sdram_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[10\] " "Info (169086): Pin sdram_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[9\] " "Info (169086): Pin sdram_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[8\] " "Info (169086): Pin sdram_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[7\] " "Info (169086): Pin sdram_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[6\] " "Info (169086): Pin sdram_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 165 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[5\] " "Info (169086): Pin sdram_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 166 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[4\] " "Info (169086): Pin sdram_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 167 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[3\] " "Info (169086): Pin sdram_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 168 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[2\] " "Info (169086): Pin sdram_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 169 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[1\] " "Info (169086): Pin sdram_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 170 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sdram_data\[0\] " "Info (169086): Pin sdram_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 171 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info (169086): Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -32 136 312 -16 "clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 189 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_n " "Info (169086): Pin reset_n not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { reset_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 232 184 360 248 "reset_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_nirq " "Info (169086): Pin in_port_to_the_ads_nirq not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_nirq } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_port_to_the_ads_nirq" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 424 -24 152 440 "in_port_to_the_ads_nirq" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_nirq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_dout " "Info (169086): Pin in_port_to_the_ads_dout not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 88 264 344 "in_port_to_the_ads_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_ads_busy " "Info (169086): Pin in_port_to_the_ads_busy not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_busy } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 264 112 288 280 "in_port_to_the_ads_busy" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "in_port_to_the_sd_dout " "Info (169086): Pin in_port_to_the_sd_dout not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_sd_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 776 104 360 792 "in_port_to_the_sd_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_sd_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA0 " "Info (169086): Pin DATA0 not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 456 192 360 472 "DATA0" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info (332104): Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Info (176353): Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_3he2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 4839 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1) " "Info (176353): Automatically promoted node altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 31 2 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst1|altpll:altpll_component|altpll_3he2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 4839 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -32 136 312 -16 "clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 12925 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5045 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out  " "Info (176353): Automatically promoted node nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_rnw~1 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|active_rnw~1" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 222 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_rnw~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5720 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|active_cs_n~1 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|active_cs_n~1" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 219 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|active_cs_n~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5742 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1 " "Info (176357): Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|jtag_break~1" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 563 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 6696 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|sdram:the_sdram\|i_refs\[0\]~3 " "Info (176357): Destination node nios32:inst\|sdram:the_sdram\|i_refs\[0\]~3" {  } { { "sdram.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/sdram.vhd" 370 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|sdram:the_sdram|i_refs[0]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 7094 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0 " "Info (176357): Destination node nios32:inst\|cpu:the_cpu\|cpu_nios2_oci:the_cpu_nios2_oci\|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug\|internal_resetlatch~0" {  } { { "cpu.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/cpu.vhd" 562 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|internal_resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 8168 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 8316 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "nios32:inst\|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|nios32_reset_clk_domain_synch_module:nios32_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 294 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios32:inst\|reset_n_sources~0  " "Info (176353): Automatically promoted node nios32:inst\|reset_n_sources~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "nios32.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/nios32.vhd" 10076 -1 0 } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nios32:inst|reset_n_sources~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 5631 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning (176251): Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_addr\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_addr\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Info (176252): Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "" 0 -1}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "11 EC " "Extra Info (176218): Packed 11 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Extra Info (176218): Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "36 I/O Output Buffer " "Extra Info (176218): Packed 36 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "52 " "Extra Info (176220): Created 52 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 6 35 24 " "Info (176211): Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 6 input, 35 output, 24 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 1 10 " "Info (176213): I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 10 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1 compensate_clock 2 " "Warning (15058): PLL \"altpll0:inst1\|altpll:altpll_component\|altpll_3he2:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[2\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/altpll_3he2.tdf" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/db/altpll_3he2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "altpll0.vhd" "" { Text "E:/AA_IO_BD/new/ColorbarforE4/altpll0.vhd" 140 0 0 } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -96 384 664 96 "inst1" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "14 " "Info (170195): Router estimated average interconnect usage is 14% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X11_Y0 X22_Y11 " "Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "Warning (169177): 31 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[7\] 3.3-V LVTTL 119 " "Info (169178): Pin out_port_from_the_ili_db\[7\] uses I/O standard 3.3-V LVTTL at 119" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[7] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 148 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[6\] 3.3-V LVTTL 127 " "Info (169178): Pin out_port_from_the_ili_db\[6\] uses I/O standard 3.3-V LVTTL at 127" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[6] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 149 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[5\] 3.3-V LVTTL 125 " "Info (169178): Pin out_port_from_the_ili_db\[5\] uses I/O standard 3.3-V LVTTL at 125" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[5] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 150 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[4\] 3.3-V LVTTL 124 " "Info (169178): Pin out_port_from_the_ili_db\[4\] uses I/O standard 3.3-V LVTTL at 124" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[4] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 151 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[3\] 3.3-V LVTTL 121 " "Info (169178): Pin out_port_from_the_ili_db\[3\] uses I/O standard 3.3-V LVTTL at 121" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[3] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 152 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[2\] 3.3-V LVTTL 128 " "Info (169178): Pin out_port_from_the_ili_db\[2\] uses I/O standard 3.3-V LVTTL at 128" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[2] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 153 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[1\] 3.3-V LVTTL 129 " "Info (169178): Pin out_port_from_the_ili_db\[1\] uses I/O standard 3.3-V LVTTL at 129" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 154 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "out_port_from_the_ili_db\[0\] 3.3-V LVTTL 126 " "Info (169178): Pin out_port_from_the_ili_db\[0\] uses I/O standard 3.3-V LVTTL at 126" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { out_port_from_the_ili_db[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 520 792 1085 536 "out_port_from_the_ili_db" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_port_from_the_ili_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 155 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[15\] 3.3-V LVTTL 103 " "Info (169178): Pin sdram_data\[15\] uses I/O standard 3.3-V LVTTL at 103" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[15] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 156 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[14\] 3.3-V LVTTL 104 " "Info (169178): Pin sdram_data\[14\] uses I/O standard 3.3-V LVTTL at 104" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[14] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 157 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[13\] 3.3-V LVTTL 98 " "Info (169178): Pin sdram_data\[13\] uses I/O standard 3.3-V LVTTL at 98" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[13] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 158 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[12\] 3.3-V LVTTL 83 " "Info (169178): Pin sdram_data\[12\] uses I/O standard 3.3-V LVTTL at 83" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[12] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 159 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[11\] 3.3-V LVTTL 52 " "Info (169178): Pin sdram_data\[11\] uses I/O standard 3.3-V LVTTL at 52" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[11] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 160 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[10\] 3.3-V LVTTL 59 " "Info (169178): Pin sdram_data\[10\] uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[10] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 161 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[9\] 3.3-V LVTTL 87 " "Info (169178): Pin sdram_data\[9\] uses I/O standard 3.3-V LVTTL at 87" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[9] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 162 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[8\] 3.3-V LVTTL 28 " "Info (169178): Pin sdram_data\[8\] uses I/O standard 3.3-V LVTTL at 28" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[8] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 163 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[7\] 3.3-V LVTTL 100 " "Info (169178): Pin sdram_data\[7\] uses I/O standard 3.3-V LVTTL at 100" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[7] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 164 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[6\] 3.3-V LVTTL 120 " "Info (169178): Pin sdram_data\[6\] uses I/O standard 3.3-V LVTTL at 120" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[6] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 165 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[5\] 3.3-V LVTTL 58 " "Info (169178): Pin sdram_data\[5\] uses I/O standard 3.3-V LVTTL at 58" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[5] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 166 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[4\] 3.3-V LVTTL 60 " "Info (169178): Pin sdram_data\[4\] uses I/O standard 3.3-V LVTTL at 60" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[4] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 167 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[3\] 3.3-V LVTTL 49 " "Info (169178): Pin sdram_data\[3\] uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[3] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 168 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[2\] 3.3-V LVTTL 46 " "Info (169178): Pin sdram_data\[2\] uses I/O standard 3.3-V LVTTL at 46" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[2] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 169 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[1\] 3.3-V LVTTL 53 " "Info (169178): Pin sdram_data\[1\] uses I/O standard 3.3-V LVTTL at 53" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[1] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 170 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_data\[0\] 3.3-V LVTTL 44 " "Info (169178): Pin sdram_data\[0\] uses I/O standard 3.3-V LVTTL at 44" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { sdram_data[0] } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 920 976 1190 936 "sdram_data" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 171 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL 23 " "Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { -32 136 312 -16 "clk" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 189 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL 113 " "Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at 113" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { reset_n } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 232 184 360 248 "reset_n" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 191 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_nirq 3.3-V LVTTL 55 " "Info (169178): Pin in_port_to_the_ads_nirq uses I/O standard 3.3-V LVTTL at 55" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_nirq } } } { "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_port_to_the_ads_nirq" } } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 424 -24 152 440 "in_port_to_the_ads_nirq" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_nirq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 194 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_dout 3.3-V LVTTL 133 " "Info (169178): Pin in_port_to_the_ads_dout uses I/O standard 3.3-V LVTTL at 133" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 328 88 264 344 "in_port_to_the_ads_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 193 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_ads_busy 3.3-V LVTTL 137 " "Info (169178): Pin in_port_to_the_ads_busy uses I/O standard 3.3-V LVTTL at 137" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_ads_busy } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 264 112 288 280 "in_port_to_the_ads_busy" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_ads_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 192 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "in_port_to_the_sd_dout 3.3-V LVTTL 106 " "Info (169178): Pin in_port_to_the_sd_dout uses I/O standard 3.3-V LVTTL at 106" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { in_port_to_the_sd_dout } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 776 104 360 792 "in_port_to_the_sd_dout" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { in_port_to_the_sd_dout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 196 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATA0 3.3-V LVTTL 54 " "Info (169178): Pin DATA0 uses I/O standard 3.3-V LVTTL at 54" {  } { { "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin64/pin_planner.ppl" { DATA0 } } } { "nios2.bdf" "" { Schematic "E:/AA_IO_BD/new/ColorbarforE4/nios2.bdf" { { 456 192 360 472 "DATA0" "" } } } } { "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/AA_IO_BD/new/ColorbarforE4/" { { 0 { 0 ""} 0 195 6071 6994 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/AA_IO_BD/new/ColorbarforE4/nios2.fit.smsg " "Info (144001): Generated suppressed messages file E:/AA_IO_BD/new/ColorbarforE4/nios2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "522 " "Info: Peak virtual memory: 522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 19:57:00 2015 " "Info: Processing ended: Fri Apr 17 19:57:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Info: Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 19:57:01 2015 " "Info: Processing started: Fri Apr 17 19:57:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nios2 -c nios2 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Info: Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 19:57:02 2015 " "Info: Processing ended: Fri Apr 17 19:57:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2.11 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 17 19:57:03 2015 " "Info: Processing started: Fri Apr 17 19:57:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios2 -c nios2 " "Info: Command: quartus_sta nios2 -c nios2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "cpu.sdc " "Info (332104): Reading SDC File: 'cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.969 " "Info (332146): Worst-case setup slack is 41.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.969         0.000 altera_reserved_tck  " "Info (332119):    41.969         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Info (332146): Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452         0.000 altera_reserved_tck  " "Info (332119):     0.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.997 " "Info (332146): Worst-case recovery slack is 46.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.997         0.000 altera_reserved_tck  " "Info (332119):    46.997         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.130 " "Info (332146): Worst-case removal slack is 1.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.130         0.000 altera_reserved_tck  " "Info (332119):     1.130         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.395 " "Info (332146): Worst-case minimum pulse width slack is 49.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.395         0.000 altera_reserved_tck  " "Info (332119):    49.395         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.703 ns " "Info (332114): Worst Case Available Settling Time: 195.703 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.609 " "Info (332146): Worst-case setup slack is 42.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.609         0.000 altera_reserved_tck  " "Info (332119):    42.609         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Info (332146): Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400         0.000 altera_reserved_tck  " "Info (332119):     0.400         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.337 " "Info (332146): Worst-case recovery slack is 47.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.337         0.000 altera_reserved_tck  " "Info (332119):    47.337         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.033 " "Info (332146): Worst-case removal slack is 1.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033         0.000 altera_reserved_tck  " "Info (332119):     1.033         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.247 " "Info (332146): Worst-case minimum pulse width slack is 49.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.247         0.000 altera_reserved_tck  " "Info (332119):    49.247         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.982 ns " "Info (332114): Worst Case Available Settling Time: 195.982 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "Warning (332056): PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Warning (332056): Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332056 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.678 " "Info (332146): Worst-case setup slack is 46.678" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.678         0.000 altera_reserved_tck  " "Info (332119):    46.678         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.184 " "Info (332146): Worst-case hold slack is 0.184" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184         0.000 altera_reserved_tck  " "Info (332119):     0.184         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.940 " "Info (332146): Worst-case recovery slack is 48.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.940         0.000 altera_reserved_tck  " "Info (332119):    48.940         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Info (332146): Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494         0.000 altera_reserved_tck  " "Info (332119):     0.494         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.278 " "Info (332146): Worst-case minimum pulse width slack is 49.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.278         0.000 altera_reserved_tck  " "Info (332119):    49.278         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Info (332114): Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Info (332114): Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.205 ns " "Info (332114): Worst Case Available Settling Time: 198.205 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Info: Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 17 19:57:13 2015 " "Info: Processing ended: Fri Apr 17 19:57:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 206 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 206 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
