#***************************************************************************

#sjplacer

#Version:            1.1

#Build Date:         Oct 23 2014 13:00:08

#File Generated:     Feb 9 2016 16:32:13

#Purpose:            

#Copyright (C) 2010-2011 by Softjin Technologies Pvt Ltd. All rights reserved.

#***************************************************************************

Executing : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\bin/sjplacer.exe --proj-name Cell Board --netlist-vh2 Cell Board_p.vh2 --arch-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc3/placer.ark --rrg-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc5/psoc5lp/route_arch-rrg.cydata --irq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc5/psoc5lp/irqconn.cydata --drq-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc5/psoc5lp/dmaconn.cydata --dsi-conn-file C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc5/psoc5lp/dsiconn.cydata --pins-file pins_68-QFN.xml --lib-file Cell Board_p.lib --sdc-file Cell Board.sdc --io-pcf Cell Board.pci --outdir .

		Softjin Techologies Placer, Version 1.1

Build Date : Oct 23 2014	13:09:21

D2004: Option and Settings Summary
=============================================================
Netlist vh2 file          - Cell Board_p.vh2
Architecture file         - C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc3/placer.ark
Package                   - 
Defparam file             - 
SDC file                  - Cell Board.sdc
Output directory          - .
Timing library            - Cell Board_p.lib
IO Placement file         - Cell Board.pci

D2050: Starting reading inputs for placer
=============================================================
D2065: Reading netlist file : "Cell Board_p.vh2"
D2065: Reading arch file : "C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\dev/psoc3/placer.ark"
D2051: Reading of inputs for placer completed successfully

D2053: Starting placement of the design
=============================================================

Phase 2
Phase 3

Design Statistics after Packing
    Number of Combinational MCs 	:	13
    Number of Sequential MCs    	:	27
    Number of DPs               	:	4
    Number of Controls          	:	3
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	2

Device Utilization Summary after Packing
    Macrocells                  :	40/192
    UDBS                        :	7/24
    IOs                         :	36/72


D2088: Phase 3, elapsed time : 0.0 (sec)

Phase 4
D2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
D2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6

######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================

######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency:  51.2 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: Telit_UART_IntClock  | Frequency:  42.7 MHz | Target:   0.9 MHz
Clock: uart_ultrasonic_IntClock | Frequency:  52.8 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

D2088: Phase 6, elapsed time : 0.0 (sec)

Phase 7
######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency:   1.2 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: Telit_UART_IntClock  | Frequency:   1.3 MHz | Target:   0.9 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.2 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################
D2088: Phase 7, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of Combinational MCs 	:	13
    Number of Sequential MCs    	:	27
    Number of DPs               	:	4
    Number of Controls          	:	3
    Number of Status            	:	3
    Number of SyncCells         	:	0
    Number of count7cells       	:	2
    Number of IOs       	:	36

Device Utilization Summary
    Macrocells                  :	40/192
    IOs                         :	36/72



######################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
======================================================================


######################################################################
                     Clock Summary 
======================================================================
Number of clocks: 7
Clock: CyBUS_CLK            | Frequency:   1.3 MHz | Target:  24.0 MHz
Clock: CyILO                | Frequency: N/A       | Target:   0.0 MHz
Clock: CyIMO                | Frequency: N/A       | Target:   3.0 MHz
Clock: CyMASTER_CLK         | Frequency: N/A       | Target:  24.0 MHz
Clock: CyPLL_OUT            | Frequency: N/A       | Target:  24.0 MHz
Clock: Telit_UART_IntClock  | Frequency:   1.3 MHz | Target:   0.9 MHz
Clock: uart_ultrasonic_IntClock | Frequency:   1.3 MHz | Target:   0.1 MHz

======================================================================
                     End of Clock Summary
######################################################################

Phase 8
D2088: Phase 8, elapsed time : 0.0 (sec)

D2054: Placement of the design completed successfully

I2076: Total run-time: 2.6 sec.

