<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file barrelrl00_barrelrl0.ncd.
Design name: topbarrelRL00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 5
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 27 11:08:16 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelRL00_barrelRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/barrelRL00/promote.xml barrelRL00_barrelRL0.ncd barrelRL00_barrelRL0.prf 
Design file:     barrelrl00_barrelrl0.ncd
Preference file: barrelrl00_barrelrl0.prf
Device,speed:    LCMXO2-7000HE,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   76.935MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 467.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              12.848ns  (42.5% logic, 57.5% route), 17 logic levels.

 Constraint Details:

     12.848ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.771ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C18C.FCI to     R18C18C.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C18C.F1 to    R18C18C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   12.848   (42.5% logic, 57.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              12.796ns  (42.2% logic, 57.8% route), 17 logic levels.

 Constraint Details:

     12.796ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.823ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C18C.FCI to     R18C18C.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C18C.F0 to    R18C18C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   12.796   (42.2% logic, 57.8% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.917ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:              12.702ns  (41.8% logic, 58.2% route), 16 logic levels.

 Constraint Details:

     12.702ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.917ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C18B.FCI to     R18C18B.F1 SRL00/D01/SLICE_4
ROUTE         1     0.000     R18C18B.F1 to    R18C18B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   12.702   (41.8% logic, 58.2% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 467.969ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[17]  (to SRL00/sclk +)

   Delay:              12.650ns  (41.6% logic, 58.4% route), 16 logic levels.

 Constraint Details:

     12.650ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 467.969ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF0_DE  ---     0.517    R18C18B.FCI to     R18C18B.F0 SRL00/D01/SLICE_4
ROUTE         1     0.000     R18C18B.F0 to    R18C18B.DI0 SRL00/D01/un1_sdiv[18] (to SRL00/sclk)
                  --------
                   12.650   (41.6% logic, 58.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.063ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[16]  (to SRL00/sclk +)

   Delay:              12.556ns  (41.1% logic, 58.9% route), 15 logic levels.

 Constraint Details:

     12.556ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.063ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF1_DE  ---     0.569    R18C18A.FCI to     R18C18A.F1 SRL00/D01/SLICE_5
ROUTE         1     0.000     R18C18A.F1 to    R18C18A.DI1 SRL00/D01/un1_sdiv[17] (to SRL00/sclk)
                  --------
                   12.556   (41.1% logic, 58.9% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[20]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:              12.540ns  (43.5% logic, 56.5% route), 17 logic levels.

 Constraint Details:

     12.540ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.079ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18C.CLK to     R18C18C.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     1.865     R18C18C.Q1 to     R16C18A.A1 SRL00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R16C18A.A1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.569    R18C18C.FCI to     R18C18C.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C18C.F1 to    R18C18C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                   12.540   (43.5% logic, 56.5% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[15]  (to SRL00/sclk +)

   Delay:              12.504ns  (40.9% logic, 59.1% route), 15 logic levels.

 Constraint Details:

     12.504ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.115ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOF0_DE  ---     0.517    R18C18A.FCI to     R18C18A.F0 SRL00/D01/SLICE_5
ROUTE         1     0.000     R18C18A.F0 to    R18C18A.DI0 SRL00/D01/un1_sdiv[16] (to SRL00/sclk)
                  --------
                   12.504   (40.9% logic, 59.1% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18A.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.131ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[20]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[19]  (to SRL00/sclk +)

   Delay:              12.488ns  (43.3% logic, 56.7% route), 17 logic levels.

 Constraint Details:

     12.488ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.131ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18C.CLK to     R18C18C.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     1.865     R18C18C.Q1 to     R16C18A.A1 SRL00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R16C18A.A1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.146    R18C18B.FCI to    R18C18B.FCO SRL00/D01/SLICE_4
ROUTE         1     0.000    R18C18B.FCO to    R18C18C.FCI SRL00/D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.517    R18C18C.FCI to     R18C18C.F0 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C18C.F0 to    R18C18C.DI0 SRL00/D01/un1_sdiv[20] (to SRL00/sclk)
                  --------
                   12.488   (43.3% logic, 56.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.209ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[14]  (to SRL00/sclk +)

   Delay:              12.410ns  (40.4% logic, 59.6% route), 14 logic levels.

 Constraint Details:

     12.410ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_6 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.209ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     2.173     R18C18B.Q1 to     R16C18A.B1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.452     R16C18A.B1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOF1_DE  ---     0.569    R18C17D.FCI to     R18C17D.F1 SRL00/D01/SLICE_6
ROUTE         1     0.000     R18C17D.F1 to    R18C17D.DI1 SRL00/D01/un1_sdiv[15] (to SRL00/sclk)
                  --------
                   12.410   (40.4% logic, 59.6% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C17D.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 468.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[20]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:              12.394ns  (42.9% logic, 57.1% route), 16 logic levels.

 Constraint Details:

     12.394ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_4 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 480.619ns) by 468.225ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R18C18C.CLK to     R18C18C.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     1.865     R18C18C.Q1 to     R16C18A.A1 SRL00/D01/sdiv[20]
CTOF_DEL    ---     0.452     R16C18A.A1 to     R16C18A.F1 SRL00/D01/SLICE_32
ROUTE         2     0.893     R16C18A.F1 to     R16C18D.B1 SRL00/D01/outosc38_6
CTOF_DEL    ---     0.452     R16C18D.B1 to     R16C18D.F1 SRL00/D01/SLICE_42
ROUTE         1     1.213     R16C18D.F1 to     R14C18C.A1 SRL00/D01/outosc38lto20_2
CTOF_DEL    ---     0.452     R14C18C.A1 to     R14C18C.F1 SRL00/D01/SLICE_28
ROUTE         2     0.881     R14C18C.F1 to     R15C18A.A1 SRL00/D01/outosc_0_sqmuxa_7
CTOF_DEL    ---     0.452     R15C18A.A1 to     R15C18A.F1 SRL00/D01/SLICE_24
ROUTE         2     0.893     R15C18A.F1 to     R15C18D.B1 SRL00/D01/un1_outosc50_1
CTOF_DEL    ---     0.452     R15C18D.B1 to     R15C18D.F1 SRL00/D01/SLICE_27
ROUTE         1     1.338     R15C18D.F1 to     R18C16A.A0 SRL00/D01/un1_outosc50_i
C0TOFCO_DE  ---     0.905     R18C16A.A0 to    R18C16A.FCO SRL00/D01/SLICE_13
ROUTE         1     0.000    R18C16A.FCO to    R18C16B.FCI SRL00/D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.146    R18C16B.FCI to    R18C16B.FCO SRL00/D01/SLICE_12
ROUTE         1     0.000    R18C16B.FCO to    R18C16C.FCI SRL00/D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.146    R18C16C.FCI to    R18C16C.FCO SRL00/D01/SLICE_11
ROUTE         1     0.000    R18C16C.FCO to    R18C16D.FCI SRL00/D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.146    R18C16D.FCI to    R18C16D.FCO SRL00/D01/SLICE_10
ROUTE         1     0.000    R18C16D.FCO to    R18C17A.FCI SRL00/D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.146    R18C17A.FCI to    R18C17A.FCO SRL00/D01/SLICE_9
ROUTE         1     0.000    R18C17A.FCO to    R18C17B.FCI SRL00/D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.146    R18C17B.FCI to    R18C17B.FCO SRL00/D01/SLICE_8
ROUTE         1     0.000    R18C17B.FCO to    R18C17C.FCI SRL00/D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.146    R18C17C.FCI to    R18C17C.FCO SRL00/D01/SLICE_7
ROUTE         1     0.000    R18C17C.FCO to    R18C17D.FCI SRL00/D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.146    R18C17D.FCI to    R18C17D.FCO SRL00/D01/SLICE_6
ROUTE         1     0.000    R18C17D.FCO to    R18C18A.FCI SRL00/D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.146    R18C18A.FCI to    R18C18A.FCO SRL00/D01/SLICE_5
ROUTE         1     0.000    R18C18A.FCO to    R18C18B.FCI SRL00/D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.569    R18C18B.FCI to     R18C18B.F1 SRL00/D01/SLICE_4
ROUTE         1     0.000     R18C18B.F1 to    R18C18B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                   12.394   (42.9% logic, 57.1% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     2.216        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    2.216   (0.0% logic, 100.0% route), 0 logic levels.

Report:   76.935MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |    2.080 MHz|   76.935 MHz|  17  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/D01/SLICE_19.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 259 connections (71.35% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4</big></U></B>
Thu Feb 27 11:08:17 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o barrelRL00_barrelRL0.twr -gui -msgset C:/lscc/diamond/3.11_x64/bin/nt64/Arqui/Practicas/barrelRL00/promote.xml barrelRL00_barrelRL0.ncd barrelRL00_barrelRL0.prf 
Design file:     barrelrl00_barrelrl0.ncd
Preference file: barrelrl00_barrelrl0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "SRL00/sclk" 2.080000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[1]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[1]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16B.CLK to     R18C16B.Q0 SRL00/D01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132     R18C16B.Q0 to     R18C16B.A0 SRL00/D01/sdiv[1]
CTOF_DEL    ---     0.101     R18C16B.A0 to     R18C16B.F0 SRL00/D01/SLICE_12
ROUTE         1     0.000     R18C16B.F0 to    R18C16B.DI0 SRL00/D01/un1_sdiv[2] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[18]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[18]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_4 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18B.CLK to     R18C18B.Q1 SRL00/D01/SLICE_4 (from SRL00/sclk)
ROUTE         8     0.132     R18C18B.Q1 to     R18C18B.A1 SRL00/D01/sdiv[18]
CTOF_DEL    ---     0.101     R18C18B.A1 to     R18C18B.F1 SRL00/D01/SLICE_4
ROUTE         1     0.000     R18C18B.F1 to    R18C18B.DI1 SRL00/D01/un1_sdiv[19] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C18B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[4]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[4]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_11 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16C.CLK to     R18C16C.Q1 SRL00/D01/SLICE_11 (from SRL00/sclk)
ROUTE         2     0.132     R18C16C.Q1 to     R18C16C.A1 SRL00/D01/sdiv[4]
CTOF_DEL    ---     0.101     R18C16C.A1 to     R18C16C.F1 SRL00/D01/SLICE_11
ROUTE         1     0.000     R18C16C.F1 to    R18C16C.DI1 SRL00/D01/un1_sdiv[5] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[20]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[20]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_3 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C18C.CLK to     R18C18C.Q1 SRL00/D01/SLICE_3 (from SRL00/sclk)
ROUTE         6     0.132     R18C18C.Q1 to     R18C18C.A1 SRL00/D01/sdiv[20]
CTOF_DEL    ---     0.101     R18C18C.A1 to     R18C18C.F1 SRL00/D01/SLICE_3
ROUTE         1     0.000     R18C18C.F1 to    R18C18C.DI1 SRL00/D01/un1_sdiv[21] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C18C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[12]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[12]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_7 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17C.CLK to     R18C17C.Q1 SRL00/D01/SLICE_7 (from SRL00/sclk)
ROUTE         3     0.132     R18C17C.Q1 to     R18C17C.A1 SRL00/D01/sdiv[12]
CTOF_DEL    ---     0.101     R18C17C.A1 to     R18C17C.F1 SRL00/D01/SLICE_7
ROUTE         1     0.000     R18C17C.F1 to    R18C17C.DI1 SRL00/D01/un1_sdiv[13] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C17C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C17C.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[2]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[2]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_12 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16B.CLK to     R18C16B.Q1 SRL00/D01/SLICE_12 (from SRL00/sclk)
ROUTE         2     0.132     R18C16B.Q1 to     R18C16B.A1 SRL00/D01/sdiv[2]
CTOF_DEL    ---     0.101     R18C16B.A1 to     R18C16B.F1 SRL00/D01/SLICE_12
ROUTE         1     0.000     R18C16B.F1 to    R18C16B.DI1 SRL00/D01/un1_sdiv[3] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16B.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/outosc  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/outosc  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_19 to SRL00/D01/SLICE_19 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_19 to SRL00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R2C19D.CLK to      R2C19D.Q0 SRL00/D01/SLICE_19 (from SRL00/sclk)
ROUTE        17     0.132      R2C19D.Q0 to      R2C19D.A0 clk0_c
CTOF_DEL    ---     0.101      R2C19D.A0 to      R2C19D.F0 SRL00/D01/SLICE_19
ROUTE         1     0.000      R2C19D.F0 to     R2C19D.DI0 SRL00/D01/outosc_0 (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to     R2C19D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[0]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[0]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_13 to SRL00/D01/SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_13 to SRL00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16A.CLK to     R18C16A.Q1 SRL00/D01/SLICE_13 (from SRL00/sclk)
ROUTE         2     0.132     R18C16A.Q1 to     R18C16A.A1 SRL00/D01/sdiv[0]
CTOF_DEL    ---     0.101     R18C16A.A1 to     R18C16A.F1 SRL00/D01/SLICE_13
ROUTE         1     0.000     R18C16A.F1 to    R18C16A.DI1 SRL00/D01/un1_sdiv[1] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[6]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[6]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_10 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C16D.CLK to     R18C16D.Q1 SRL00/D01/SLICE_10 (from SRL00/sclk)
ROUTE         2     0.132     R18C16D.Q1 to     R18C16D.A1 SRL00/D01/sdiv[6]
CTOF_DEL    ---     0.101     R18C16D.A1 to     R18C16D.F1 SRL00/D01/SLICE_10
ROUTE         1     0.000     R18C16D.F1 to    R18C16D.DI1 SRL00/D01/un1_sdiv[7] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C16D.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              SRL00/D01/sdiv[8]  (from SRL00/sclk +)
   Destination:    FF         Data in        SRL00/D01/sdiv[8]  (to SRL00/sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SRL00/D01/SLICE_9 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C17A.CLK to     R18C17A.Q1 SRL00/D01/SLICE_9 (from SRL00/sclk)
ROUTE         2     0.132     R18C17A.Q1 to     R18C17A.A1 SRL00/D01/sdiv[8]
CTOF_DEL    ---     0.101     R18C17A.A1 to     R18C17A.F1 SRL00/D01/SLICE_9
ROUTE         1     0.000     R18C17A.F1 to    R18C17A.DI1 SRL00/D01/un1_sdiv[9] (to SRL00/sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C17A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SRL00/D00/OSCInst0 to SRL00/D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        12     0.894        OSC.OSC to    R18C17A.CLK SRL00/sclk
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "SRL00/sclk" 2.080000 MHz |             |             |
;                                       |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: clk0_c   Source: SRL00/D01/SLICE_19.Q0   Loads: 17
   No transfer within this clock domain is found

Clock Domain: SRL00/sclk   Source: SRL00/D00/OSCInst0.OSC   Loads: 12
   Covered under: FREQUENCY NET "SRL00/sclk" 2.080000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 5335 paths, 1 nets, and 259 connections (71.35% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
