Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Sep  6 18:18:19 2020
| Host         : DESKTOP-9NJRQN6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |            7 |
| Yes          | No                    | No                     |              82 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+---------------------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-----------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | enable_clk/E[1] |                                 |                3 |             16 |
|  clk_IBUF_BUFG |                 | enable_clk/count_4hz[0]_i_1_n_0 |                7 |             50 |
|  clk_IBUF_BUFG |                 |                                 |                8 |             58 |
|  clk_IBUF_BUFG | enable_clk/E[0] |                                 |               15 |             66 |
+----------------+-----------------+---------------------------------+------------------+----------------+


