Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.2 (win64) Build 1494164 Fri Feb 26 04:18:56 MST 2016
| Date         : Mon Jun 04 15:25:13 2018
| Host         : PC01 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file CNT60_ALL_timing_summary_routed.rpt -rpx CNT60_ALL_timing_summary_routed.rpx
| Design       : CNT60_ALL
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.614        0.000                      0                   67        0.224        0.000                      0                   67       41.160        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        78.614        0.000                      0                   67        0.224        0.000                      0                   67       41.160        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       78.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.614ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 2.057ns (43.157%)  route 2.709ns (56.843%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.536    tmp_count_reg[16]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.859 r  tmp_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.859    tmp_count_reg[20]_i_1_n_6
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[21]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[21]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                 78.614    

Slack (MET) :             78.622ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.049ns (43.061%)  route 2.709ns (56.939%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.536    tmp_count_reg[16]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.851 r  tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.851    tmp_count_reg[20]_i_1_n_4
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[23]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                          -9.851    
  -------------------------------------------------------------------
                         slack                                 78.622    

Slack (MET) :             78.698ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.682ns  (logic 1.973ns (42.137%)  route 2.709ns (57.863%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.536    tmp_count_reg[16]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.775 r  tmp_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.775    tmp_count_reg[20]_i_1_n_5
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[22]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[22]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                          -9.775    
  -------------------------------------------------------------------
                         slack                                 78.698    

Slack (MET) :             78.718ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 1.953ns (41.889%)  route 2.709ns (58.111%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 88.128 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.536 r  tmp_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.536    tmp_count_reg[16]_i_1_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.755 r  tmp_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.755    tmp_count_reg[20]_i_1_n_7
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.434    88.128    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[20]/C
                         clock pessimism              0.271    88.400    
                         clock uncertainty           -0.035    88.364    
    SLICE_X42Y88         FDCE (Setup_fdce_C_D)        0.109    88.473    tmp_count_reg[20]
  -------------------------------------------------------------------
                         required time                         88.473    
                         arrival time                          -9.755    
  -------------------------------------------------------------------
                         slack                                 78.718    

Slack (MET) :             78.730ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 1.940ns (41.726%)  route 2.709ns (58.274%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.742 r  tmp_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.742    tmp_count_reg[16]_i_1_n_6
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.433    88.127    CLK_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[17]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X42Y87         FDCE (Setup_fdce_C_D)        0.109    88.472    tmp_count_reg[17]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -9.742    
  -------------------------------------------------------------------
                         slack                                 78.730    

Slack (MET) :             78.738ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.641ns  (logic 1.932ns (41.626%)  route 2.709ns (58.374%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.734 r  tmp_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.734    tmp_count_reg[16]_i_1_n_4
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.433    88.127    CLK_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[19]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X42Y87         FDCE (Setup_fdce_C_D)        0.109    88.472    tmp_count_reg[19]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -9.734    
  -------------------------------------------------------------------
                         slack                                 78.738    

Slack (MET) :             78.814ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 1.856ns (40.654%)  route 2.709ns (59.346%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.658 r  tmp_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.658    tmp_count_reg[16]_i_1_n_5
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.433    88.127    CLK_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[18]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X42Y87         FDCE (Setup_fdce_C_D)        0.109    88.472    tmp_count_reg[18]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -9.658    
  -------------------------------------------------------------------
                         slack                                 78.814    

Slack (MET) :             78.834ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 1.836ns (40.393%)  route 2.709ns (59.607%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 88.127 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.419 r  tmp_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    tmp_count_reg[12]_i_1_n_0
    SLICE_X42Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.638 r  tmp_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.638    tmp_count_reg[16]_i_1_n_7
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.433    88.127    CLK_IBUF_BUFG
    SLICE_X42Y87         FDCE                                         r  tmp_count_reg[16]/C
                         clock pessimism              0.271    88.399    
                         clock uncertainty           -0.035    88.363    
    SLICE_X42Y87         FDCE (Setup_fdce_C_D)        0.109    88.472    tmp_count_reg[16]
  -------------------------------------------------------------------
                         required time                         88.472    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                 78.834    

Slack (MET) :             78.846ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 1.823ns (40.222%)  route 2.709ns (59.778%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.625 r  tmp_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.625    tmp_count_reg[12]_i_1_n_6
    SLICE_X42Y86         FDCE                                         r  tmp_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.432    88.126    CLK_IBUF_BUFG
    SLICE_X42Y86         FDCE                                         r  tmp_count_reg[13]/C
                         clock pessimism              0.271    88.398    
                         clock uncertainty           -0.035    88.362    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.109    88.471    tmp_count_reg[13]
  -------------------------------------------------------------------
                         required time                         88.471    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                 78.846    

Slack (MET) :             78.854ns  (required time - arrival time)
  Source:                 tmp_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 1.815ns (40.116%)  route 2.709ns (59.884%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.549     5.093    CLK_IBUF_BUFG
    SLICE_X42Y85         FDCE                                         r  tmp_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y85         FDCE (Prop_fdce_C_Q)         0.518     5.611 f  tmp_count_reg[11]/Q
                         net (fo=3, routed)           0.832     6.442    i0/tmp_count_reg[11]
    SLICE_X43Y87         LUT4 (Prop_lut4_I1_O)        0.124     6.566 r  i0/CNT10[3]_i_8/O
                         net (fo=1, routed)           0.800     7.366    i0/CNT10[3]_i_8_n_0
    SLICE_X43Y85         LUT6 (Prop_lut6_I5_O)        0.124     7.490 f  i0/CNT10[3]_i_1/O
                         net (fo=32, routed)          1.078     8.568    ENABLE
    SLICE_X42Y83         LUT2 (Prop_lut2_I1_O)        0.124     8.692 r  tmp_count[0]_i_3/O
                         net (fo=1, routed)           0.000     8.692    tmp_count[0]_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.068 r  tmp_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.068    tmp_count_reg[0]_i_1_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.185 r  tmp_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.185    tmp_count_reg[4]_i_1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.302 r  tmp_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.302    tmp_count_reg[8]_i_1_n_0
    SLICE_X42Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.617 r  tmp_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.617    tmp_count_reg[12]_i_1_n_4
    SLICE_X42Y86         FDCE                                         r  tmp_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CLK (IN)
                         net (fo=0)                   0.000    83.330    CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.432    88.126    CLK_IBUF_BUFG
    SLICE_X42Y86         FDCE                                         r  tmp_count_reg[15]/C
                         clock pessimism              0.271    88.398    
                         clock uncertainty           -0.035    88.362    
    SLICE_X42Y86         FDCE (Setup_fdce_C_D)        0.109    88.471    tmp_count_reg[15]
  -------------------------------------------------------------------
                         required time                         88.471    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                 78.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 i0/CNT10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.189ns (54.570%)  route 0.157ns (45.430%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i0/CLK_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  i0/CNT10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  i0/CNT10_reg[0]/Q
                         net (fo=12, routed)          0.157     1.759    i0/CNT10[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.048     1.807 r  i0/CNT10[2]_i_1/O
                         net (fo=1, routed)           0.000     1.807    i0/CNT10[2]_i_1_n_0
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i0/CLK_IBUF_BUFG
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[2]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X41Y85         FDCE (Hold_fdce_C_D)         0.107     1.583    i0/CNT10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.687%)  route 0.148ns (44.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i0/CLK_IBUF_BUFG
    SLICE_X40Y86         FDCE                                         r  i0/CNT6_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  i0/CNT6_reg[0]/Q
                         net (fo=10, routed)          0.148     1.750    i0/CNT6[0]
    SLICE_X43Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.795 r  i0/L_tmp[6]_i_1/O
                         net (fo=1, routed)           0.000     1.795    i3/sa_count_tmp_reg[1]_1
    SLICE_X43Y86         FDSE                                         r  i3/L_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i3/CLK_IBUF_BUFG
    SLICE_X43Y86         FDSE                                         r  i3/L_tmp_reg[6]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X43Y86         FDSE (Hold_fdse_C_D)         0.092     1.568    i3/L_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i0/CNT10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i0/CLK_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  i0/CNT10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  i0/CNT10_reg[0]/Q
                         net (fo=12, routed)          0.157     1.759    i0/CNT10[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.804 r  i0/CNT10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    i0/CNT10[1]_i_1_n_0
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i0/CLK_IBUF_BUFG
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X41Y85         FDCE (Hold_fdce_C_D)         0.091     1.567    i0/CNT10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 i0/CNT10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i0/CNT10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.016%)  route 0.158ns (45.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i0/CLK_IBUF_BUFG
    SLICE_X41Y86         FDCE                                         r  i0/CNT10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  i0/CNT10_reg[0]/Q
                         net (fo=12, routed)          0.158     1.760    i0/CNT10[0]
    SLICE_X41Y85         LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  i0/CNT10[3]_i_2/O
                         net (fo=1, routed)           0.000     1.805    i0/CNT10[3]_i_2_n_0
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i0/CLK_IBUF_BUFG
    SLICE_X41Y85         FDCE                                         r  i0/CNT10_reg[3]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X41Y85         FDCE (Hold_fdce_C_D)         0.092     1.568    i0/CNT10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 i0/CNT6_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/L_tmp_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.611%)  route 0.161ns (46.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i0/CLK_IBUF_BUFG
    SLICE_X40Y86         FDCE                                         r  i0/CNT6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y86         FDCE (Prop_fdce_C_Q)         0.141     1.602 r  i0/CNT6_reg[2]/Q
                         net (fo=10, routed)          0.161     1.763    i0/CNT6[2]
    SLICE_X43Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  i0/L_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    i3/sa_count_tmp_reg[1]_4
    SLICE_X43Y86         FDSE                                         r  i3/L_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i3/CLK_IBUF_BUFG
    SLICE_X43Y86         FDSE                                         r  i3/L_tmp_reg[1]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X43Y86         FDSE (Hold_fdse_C_D)         0.092     1.568    i3/L_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=15, routed)          0.180     1.782    i3/sa_count_tmp_reg[2]_0
    SLICE_X43Y84         LUT4 (Prop_lut4_I1_O)        0.042     1.824 r  i3/sa_count_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    i3/sa_count_tmp[2]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.974    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[2]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.107     1.568    i3/sa_count_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_reg[2]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.602%)  route 0.231ns (55.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.602 f  i3/sa_count_tmp_reg[1]/Q
                         net (fo=15, routed)          0.231     1.833    i3/sa_count_tmp_reg[2]_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.878 r  i3/sa_count[2]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.878    i3/sa_count[2]_inv_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  i3/sa_count_reg[2]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i3/CLK_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  i3/sa_count_reg[2]_inv/C
                         clock pessimism             -0.479     1.496    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.107     1.603    i3/sa_count_reg[2]_inv
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=15, routed)          0.180     1.782    i3/sa_count_tmp_reg[2]_0
    SLICE_X43Y84         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  i3/sa_count_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.827    i3/sa_count_tmp[1]_i_1_n_0
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.825     1.974    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
                         clock pessimism             -0.513     1.461    
    SLICE_X43Y84         FDRE (Hold_fdre_C_D)         0.091     1.552    i3/sa_count_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 i3/sa_count_tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            i3/sa_count_reg[3]_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.187ns (43.769%)  route 0.240ns (56.231%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.557     1.461    i3/CLK_IBUF_BUFG
    SLICE_X43Y84         FDRE                                         r  i3/sa_count_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  i3/sa_count_tmp_reg[1]/Q
                         net (fo=15, routed)          0.240     1.842    i3/sa_count_tmp_reg[2]_0
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.046     1.888 r  i3/sa_count[3]_inv_i_1/O
                         net (fo=1, routed)           0.000     1.888    i3/sa_count[3]_inv_i_1_n_0
    SLICE_X44Y84         FDRE                                         r  i3/sa_count_reg[3]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.826     1.975    i3/CLK_IBUF_BUFG
    SLICE_X44Y84         FDRE                                         r  i3/sa_count_reg[3]_inv/C
                         clock pessimism             -0.479     1.496    
    SLICE_X44Y84         FDRE (Hold_fdre_C_D)         0.107     1.603    i3/sa_count_reg[3]_inv
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 tmp_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tmp_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.463    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y88         FDCE (Prop_fdce_C_Q)         0.164     1.627 r  tmp_count_reg[23]/Q
                         net (fo=2, routed)           0.149     1.776    tmp_count_reg[23]
    SLICE_X42Y88         LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  tmp_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.821    tmp_count[20]_i_2_n_0
    SLICE_X42Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.885 r  tmp_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    tmp_count_reg[20]_i_1_n_4
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.829     1.978    CLK_IBUF_BUFG
    SLICE_X42Y88         FDCE                                         r  tmp_count_reg[23]/C
                         clock pessimism             -0.515     1.463    
    SLICE_X42Y88         FDCE (Hold_fdce_C_D)         0.134     1.597    tmp_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y86   i0/CNT10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y85   i0/CNT10_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y85   i0/CNT10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X41Y85   i0/CNT10_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X40Y86   i0/CNT6_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X40Y86   i0/CNT6_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X40Y86   i0/CNT6_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X43Y86   i3/L_tmp_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         83.330      82.330     SLICE_X43Y86   i3/L_tmp_reg[2]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i3/L_tmp_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i3/L_tmp_reg[4]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         41.670      41.170     SLICE_X44Y86   i3/L_tmp_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y84   i3/sa_count_reg[0]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y84   i3/sa_count_reg[1]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y84   i3/sa_count_reg[2]_inv/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X44Y84   i3/sa_count_reg[3]_inv/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X41Y86   i0/CNT10_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X41Y85   i0/CNT10_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X41Y85   i0/CNT10_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i3/L_tmp_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i3/L_tmp_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         41.660      41.160     SLICE_X44Y86   i3/L_tmp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y84   i3/sa_count_reg[0]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y84   i3/sa_count_reg[1]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y84   i3/sa_count_reg[2]_inv/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X44Y84   i3/sa_count_reg[3]_inv/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X42Y83   tmp_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X42Y87   tmp_count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X42Y87   tmp_count_reg[17]/C



