Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Thu Dec  6 23:21:26 2018
| Host             : DESKTOP-M3KG07M running 64-bit major release  (build 9200)
| Command          : report_power -file topper_power_routed.rpt -pb topper_power_summary_routed.pb -rpx topper_power_routed.rpx
| Design           : topper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.202        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.105        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |    57189 |       --- |             --- |
|   LUT as Logic |    <0.001 |    37469 |     63400 |           59.10 |
|   Register     |    <0.001 |      462 |    126800 |            0.36 |
|   CARRY4       |    <0.001 |       68 |     15850 |            0.43 |
|   F7/F8 Muxes  |    <0.001 |    19000 |     63400 |           29.97 |
|   Others       |     0.000 |       92 |       --- |             --- |
| Signals        |    <0.001 |    18942 |       --- |             --- |
| Block RAM      |    <0.001 |      0.5 |       135 |            0.37 |
| MMCM           |     0.097 |        1 |         6 |           16.67 |
| I/O            |     0.003 |       44 |       210 |           20.95 |
| Static Power   |     0.097 |          |           |                 |
| Total          |     0.202 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.005 |      0.015 |
| Vccaux    |       1.800 |     0.072 |       0.054 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+----------------------------------------+-----------------+
| Clock                    | Domain                                 | Constraint (ns) |
+--------------------------+----------------------------------------+-----------------+
| audio_clock_clk_wiz_0    | deb/divider/inst/audio_clock_clk_wiz_0 |           130.2 |
| clk_out1_clk_wiz_0       | deb/divider/inst/clk_out1_clk_wiz_0    |           200.0 |
| clkfbout_clk_wiz_0       | deb/divider/inst/clkfbout_clk_wiz_0    |            10.0 |
| deb/divider/inst/clk_in1 | clk_IBUF_BUFG                          |            10.0 |
+--------------------------+----------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| topper                                    |     0.105 |
|   Random                                  |    <0.001 |
|   WM_count                                |    <0.001 |
|   alarm                                   |    <0.001 |
|     load                                  |    <0.001 |
|   blinky                                  |     0.001 |
|   cal_buttons                             |    <0.001 |
|   comp                                    |    <0.001 |
|   deb                                     |     0.098 |
|     Enable_Cap_One                        |    <0.001 |
|     Enable_Cap_Two                        |    <0.001 |
|     Hour_Cap_One                          |    <0.001 |
|     Hour_Cap_Two                          |    <0.001 |
|     Minute_Cap_One                        |    <0.001 |
|     Minute_Cap_Two                        |    <0.001 |
|     divider                               |     0.098 |
|       inst                                |     0.098 |
|     yeet                                  |    <0.001 |
|   driver                                  |    <0.001 |
|   game                                    |    <0.001 |
|   loader                                  |    <0.001 |
|     load                                  |    <0.001 |
|   muxy                                    |    <0.001 |
|   nolabel_line151                         |     0.002 |
|     AudioTest                             |     0.002 |
|       AUDIOYAY                            |     0.001 |
|       LEDYAY                              |    <0.001 |
|       LineCount                           |    <0.001 |
|         U0                                |    <0.001 |
|           i_synth                         |    <0.001 |
|             i_baseblox.i_baseblox_counter |    <0.001 |
|               the_addsub                  |    <0.001 |
|                 no_pipelining.the_addsub  |    <0.001 |
|                   i_lut6.i_lut6_addsub    |    <0.001 |
|                     i_q.i_simple.qreg     |    <0.001 |
|       PositionCount                       |    <0.001 |
|         U0                                |    <0.001 |
|           i_synth                         |    <0.001 |
|             i_baseblox.i_baseblox_counter |    <0.001 |
|               the_addsub                  |    <0.001 |
|                 no_pipelining.the_addsub  |    <0.001 |
|                   i_lut6.i_lut6_addsub    |    <0.001 |
|                     i_q.i_simple.qreg     |    <0.001 |
|       audioData                           |    <0.001 |
|   ringer                                  |    <0.001 |
|   state_machine                           |    <0.001 |
|   timer                                   |    <0.001 |
|     MD                                    |    <0.001 |
|     bb                                    |    <0.001 |
|       outty                               |    <0.001 |
|     clk1                                  |    <0.001 |
|     day_count                             |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseblox.i_baseblox_counter   |    <0.001 |
|             the_addsub                    |    <0.001 |
|               no_pipelining.the_addsub    |    <0.001 |
|                 i_lut6.i_lut6_addsub      |    <0.001 |
|                   i_q.i_simple.qreg       |    <0.001 |
|     decode                                |    <0.001 |
|     fix_date                              |    <0.001 |
|     hour                                  |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseblox.i_baseblox_counter   |    <0.001 |
|             the_addsub                    |    <0.001 |
|               no_pipelining.the_addsub    |    <0.001 |
|                 i_lut6.i_lut6_addsub      |    <0.001 |
|                   i_q.i_simple.qreg       |    <0.001 |
|     minute                                |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseblox.i_baseblox_counter   |    <0.001 |
|             the_addsub                    |    <0.001 |
|               no_pipelining.the_addsub    |    <0.001 |
|                 i_lut6.i_lut6_addsub      |    <0.001 |
|                   i_q.i_simple.qreg       |    <0.001 |
|     month                                 |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseblox.i_baseblox_counter   |    <0.001 |
|             the_addsub                    |    <0.001 |
|               no_pipelining.the_addsub    |    <0.001 |
|                 i_lut6.i_lut6_addsub      |    <0.001 |
|                   i_q.i_simple.qreg       |    <0.001 |
|     sec                                   |    <0.001 |
|       U0                                  |    <0.001 |
|         i_synth                           |    <0.001 |
|           i_baseblox.i_baseblox_counter   |    <0.001 |
|             the_addsub                    |    <0.001 |
|               no_pipelining.the_addsub    |    <0.001 |
|                 i_lut6.i_lut6_addsub      |    <0.001 |
|                   i_q.i_simple.qreg       |    <0.001 |
|     tz                                    |    <0.001 |
+-------------------------------------------+-----------+


