{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 21 10:51:47 2025 " "Info: Processing started: Fri Feb 21 10:51:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off testbench -c testbench --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off testbench -c testbench --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:DUT\|r_temp\[0\] " "Warning: Node \"alu:DUT\|r_temp\[0\]\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:DUT\|r_temp\[1\] " "Warning: Node \"alu:DUT\|r_temp\[1\]\" is a latch" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[10\] " "Info: Assuming node \"SW\[10\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[11\] " "Info: Assuming node \"SW\[11\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[15\] " "Info: Assuming node \"SW\[15\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[16\] " "Info: Assuming node \"SW\[16\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[14\] " "Info: Assuming node \"SW\[14\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[13\] " "Info: Assuming node \"SW\[13\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "SW\[12\] " "Info: Assuming node \"SW\[12\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:DUT\|r_temp\[7\]~5 " "Info: Detected gated clock \"alu:DUT\|r_temp\[7\]~5\" as buffer" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:DUT\|r_temp\[7\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:DUT\|r_temp\[7\]~6 " "Info: Detected gated clock \"alu:DUT\|r_temp\[7\]~6\" as buffer" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:DUT\|r_temp\[7\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:DUT\|Selector19~5 " "Info: Detected gated clock \"alu:DUT\|Selector19~5\" as buffer" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:DUT\|Selector19~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:DUT\|r_temp\[7\]~4 " "Info: Detected gated clock \"alu:DUT\|r_temp\[7\]~4\" as buffer" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:DUT\|r_temp\[7\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "alu:DUT\|r_temp\[0\] SW\[0\] SW\[12\] -1.221 ns register " "Info: tsu for register \"alu:DUT\|r_temp\[0\]\" (data pin = \"SW\[0\]\", clock pin = \"SW\[12\]\") is -1.221 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.652 ns + Longest pin register " "Info: + Longest pin to register delay is 3.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SW\[0\] 1 PIN PIN_N25 17 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N25; Fanout = 17; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.419 ns) 3.652 ns alu:DUT\|r_temp\[0\] 2 REG LCCOMB_X20_Y14_N8 1 " "Info: 2: + IC(2.259 ns) + CELL(0.419 ns) = 3.652 ns; Loc. = LCCOMB_X20_Y14_N8; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.678 ns" { SW[0] alu:DUT|r_temp[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.393 ns ( 38.14 % ) " "Info: Total cell delay = 1.393 ns ( 38.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.259 ns ( 61.86 % ) " "Info: Total interconnect delay = 2.259 ns ( 61.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.652 ns" { SW[0] alu:DUT|r_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.652 ns" { SW[0] {} SW[0]~combout {} alu:DUT|r_temp[0] {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 0.974ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.686 ns + " "Info: + Micro setup delay of destination is 0.686 ns" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[12\] destination 5.559 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[12\]\" to destination register is 5.559 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SW\[12\] 1 CLK PIN_P2 15 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_P2; Fanout = 15; CLK Node = 'SW\[12\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[12] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.398 ns) 2.460 ns alu:DUT\|r_temp\[7\]~6 2 COMB LCCOMB_X20_Y14_N6 1 " "Info: 2: + IC(1.088 ns) + CELL(0.398 ns) = 2.460 ns; Loc. = LCCOMB_X20_Y14_N6; Fanout = 1; COMB Node = 'alu:DUT\|r_temp\[7\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { SW[12] alu:DUT|r_temp[7]~6 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.000 ns) 4.056 ns alu:DUT\|r_temp\[7\]~6clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(1.596 ns) + CELL(0.000 ns) = 4.056 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'alu:DUT\|r_temp\[7\]~6clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.150 ns) 5.559 ns alu:DUT\|r_temp\[0\] 4 REG LCCOMB_X20_Y14_N8 1 " "Info: 4: + IC(1.353 ns) + CELL(0.150 ns) = 5.559 ns; Loc. = LCCOMB_X20_Y14_N8; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[0] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 27.38 % ) " "Info: Total cell delay = 1.522 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.037 ns ( 72.62 % ) " "Info: Total interconnect delay = 4.037 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { SW[12] alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { SW[12] {} SW[12]~combout {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[0] {} } { 0.000ns 0.000ns 1.088ns 1.596ns 1.353ns } { 0.000ns 0.974ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.652 ns" { SW[0] alu:DUT|r_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.652 ns" { SW[0] {} SW[0]~combout {} alu:DUT|r_temp[0] {} } { 0.000ns 0.000ns 2.259ns } { 0.000ns 0.974ns 0.419ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.559 ns" { SW[12] alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.559 ns" { SW[12] {} SW[12]~combout {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[0] {} } { 0.000ns 0.000ns 1.088ns 1.596ns 1.353ns } { 0.000ns 0.974ns 0.398ns 0.000ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[17\] HEX0\[3\] alu:DUT\|r_temp\[1\] 14.842 ns register " "Info: tco from clock \"SW\[17\]\" to destination pin \"HEX0\[3\]\" through register \"alu:DUT\|r_temp\[1\]\" is 14.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 7.012 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to source register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.150 ns) 2.766 ns alu:DUT\|Selector19~5 2 COMB LCCOMB_X21_Y11_N24 3 " "Info: 2: + IC(1.794 ns) + CELL(0.150 ns) = 2.766 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 3; COMB Node = 'alu:DUT\|Selector19~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SW[17] alu:DUT|Selector19~5 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.389 ns) 3.914 ns alu:DUT\|r_temp\[7\]~6 3 COMB LCCOMB_X20_Y14_N6 1 " "Info: 3: + IC(0.759 ns) + CELL(0.389 ns) = 3.914 ns; Loc. = LCCOMB_X20_Y14_N6; Fanout = 1; COMB Node = 'alu:DUT\|r_temp\[7\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.000 ns) 5.510 ns alu:DUT\|r_temp\[7\]~6clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(1.596 ns) + CELL(0.000 ns) = 5.510 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'alu:DUT\|r_temp\[7\]~6clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 7.012 ns alu:DUT\|r_temp\[1\] 5 REG LCCOMB_X20_Y14_N14 1 " "Info: 5: + IC(1.352 ns) + CELL(0.150 ns) = 7.012 ns; Loc. = LCCOMB_X20_Y14_N14; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 21.55 % ) " "Info: Total cell delay = 1.511 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 78.45 % ) " "Info: Total interconnect delay = 5.501 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { SW[17] alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { SW[17] {} SW[17]~combout {} alu:DUT|Selector19~5 {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.794ns 0.759ns 1.596ns 1.352ns } { 0.000ns 0.822ns 0.150ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.830 ns + Longest register pin " "Info: + Longest register to pin delay is 7.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:DUT\|r_temp\[1\] 1 REG LCCOMB_X20_Y14_N14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y14_N14; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:DUT|r_temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.438 ns) 1.167 ns alu:DUT\|Selector30~5 2 COMB LCCOMB_X20_Y14_N28 1 " "Info: 2: + IC(0.729 ns) + CELL(0.438 ns) = 1.167 ns; Loc. = LCCOMB_X20_Y14_N28; Fanout = 1; COMB Node = 'alu:DUT\|Selector30~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { alu:DUT|r_temp[1] alu:DUT|Selector30~5 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.420 ns) 1.839 ns alu:DUT\|Selector30~6 3 COMB LCCOMB_X20_Y14_N24 1 " "Info: 3: + IC(0.252 ns) + CELL(0.420 ns) = 1.839 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 1; COMB Node = 'alu:DUT\|Selector30~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.672 ns" { alu:DUT|Selector30~5 alu:DUT|Selector30~6 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.274 ns) + CELL(0.438 ns) 2.551 ns alu:DUT\|Selector30~9 4 COMB LCCOMB_X20_Y14_N0 7 " "Info: 4: + IC(0.274 ns) + CELL(0.438 ns) = 2.551 ns; Loc. = LCCOMB_X20_Y14_N0; Fanout = 7; COMB Node = 'alu:DUT\|Selector30~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.712 ns" { alu:DUT|Selector30~6 alu:DUT|Selector30~9 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.275 ns) 4.446 ns hex_ssd:C0\|WideOr3~0 5 COMB LCCOMB_X24_Y3_N22 1 " "Info: 5: + IC(1.620 ns) + CELL(0.275 ns) = 4.446 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 1; COMB Node = 'hex_ssd:C0\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { alu:DUT|Selector30~9 hex_ssd:C0|WideOr3~0 } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/PC.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(2.498 ns) 7.830 ns HEX0\[3\] 6 PIN PIN_AD11 0 " "Info: 6: + IC(0.886 ns) + CELL(2.498 ns) = 7.830 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'HEX0\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { hex_ssd:C0|WideOr3~0 HEX0[3] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.069 ns ( 51.97 % ) " "Info: Total cell delay = 4.069 ns ( 51.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.761 ns ( 48.03 % ) " "Info: Total interconnect delay = 3.761 ns ( 48.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { alu:DUT|r_temp[1] alu:DUT|Selector30~5 alu:DUT|Selector30~6 alu:DUT|Selector30~9 hex_ssd:C0|WideOr3~0 HEX0[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { alu:DUT|r_temp[1] {} alu:DUT|Selector30~5 {} alu:DUT|Selector30~6 {} alu:DUT|Selector30~9 {} hex_ssd:C0|WideOr3~0 {} HEX0[3] {} } { 0.000ns 0.729ns 0.252ns 0.274ns 1.620ns 0.886ns } { 0.000ns 0.438ns 0.420ns 0.438ns 0.275ns 2.498ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { SW[17] alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { SW[17] {} SW[17]~combout {} alu:DUT|Selector19~5 {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.794ns 0.759ns 1.596ns 1.352ns } { 0.000ns 0.822ns 0.150ns 0.389ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { alu:DUT|r_temp[1] alu:DUT|Selector30~5 alu:DUT|Selector30~6 alu:DUT|Selector30~9 hex_ssd:C0|WideOr3~0 HEX0[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.830 ns" { alu:DUT|r_temp[1] {} alu:DUT|Selector30~5 {} alu:DUT|Selector30~6 {} alu:DUT|Selector30~9 {} hex_ssd:C0|WideOr3~0 {} HEX0[3] {} } { 0.000ns 0.729ns 0.252ns 0.274ns 1.620ns 0.886ns } { 0.000ns 0.438ns 0.420ns 0.438ns 0.275ns 2.498ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[15\] HEX0\[3\] 15.534 ns Longest " "Info: Longest tpd from source pin \"SW\[15\]\" to destination pin \"HEX0\[3\]\" is 15.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.802 ns) 0.802 ns SW\[15\] 1 CLK PIN_U4 7 " "Info: 1: + IC(0.000 ns) + CELL(0.802 ns) = 0.802 ns; Loc. = PIN_U4; Fanout = 7; CLK Node = 'SW\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[15] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.666 ns) + CELL(0.438 ns) 7.906 ns alu:DUT\|Selector30~2 2 COMB LCCOMB_X20_Y14_N18 2 " "Info: 2: + IC(6.666 ns) + CELL(0.438 ns) = 7.906 ns; Loc. = LCCOMB_X20_Y14_N18; Fanout = 2; COMB Node = 'alu:DUT\|Selector30~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.104 ns" { SW[15] alu:DUT|Selector30~2 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.150 ns) 8.789 ns alu:DUT\|Selector19~4 3 COMB LCCOMB_X21_Y11_N12 3 " "Info: 3: + IC(0.733 ns) + CELL(0.150 ns) = 8.789 ns; Loc. = LCCOMB_X21_Y11_N12; Fanout = 3; COMB Node = 'alu:DUT\|Selector19~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { alu:DUT|Selector30~2 alu:DUT|Selector19~4 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.150 ns) 9.200 ns alu:DUT\|Selector31~0 4 COMB LCCOMB_X21_Y11_N4 1 " "Info: 4: + IC(0.261 ns) + CELL(0.150 ns) = 9.200 ns; Loc. = LCCOMB_X21_Y11_N4; Fanout = 1; COMB Node = 'alu:DUT\|Selector31~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.411 ns" { alu:DUT|Selector19~4 alu:DUT|Selector31~0 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.149 ns) 10.094 ns alu:DUT\|Selector31~3 5 COMB LCCOMB_X20_Y14_N22 7 " "Info: 5: + IC(0.745 ns) + CELL(0.149 ns) = 10.094 ns; Loc. = LCCOMB_X20_Y14_N22; Fanout = 7; COMB Node = 'alu:DUT\|Selector31~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.894 ns" { alu:DUT|Selector31~0 alu:DUT|Selector31~3 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.420 ns) 12.150 ns hex_ssd:C0\|WideOr3~0 6 COMB LCCOMB_X24_Y3_N22 1 " "Info: 6: + IC(1.636 ns) + CELL(0.420 ns) = 12.150 ns; Loc. = LCCOMB_X24_Y3_N22; Fanout = 1; COMB Node = 'hex_ssd:C0\|WideOr3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { alu:DUT|Selector31~3 hex_ssd:C0|WideOr3~0 } "NODE_NAME" } } { "PC.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/PC.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(2.498 ns) 15.534 ns HEX0\[3\] 7 PIN PIN_AD11 0 " "Info: 7: + IC(0.886 ns) + CELL(2.498 ns) = 15.534 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'HEX0\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.384 ns" { hex_ssd:C0|WideOr3~0 HEX0[3] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.607 ns ( 29.66 % ) " "Info: Total cell delay = 4.607 ns ( 29.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.927 ns ( 70.34 % ) " "Info: Total interconnect delay = 10.927 ns ( 70.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.534 ns" { SW[15] alu:DUT|Selector30~2 alu:DUT|Selector19~4 alu:DUT|Selector31~0 alu:DUT|Selector31~3 hex_ssd:C0|WideOr3~0 HEX0[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.534 ns" { SW[15] {} SW[15]~combout {} alu:DUT|Selector30~2 {} alu:DUT|Selector19~4 {} alu:DUT|Selector31~0 {} alu:DUT|Selector31~3 {} hex_ssd:C0|WideOr3~0 {} HEX0[3] {} } { 0.000ns 0.000ns 6.666ns 0.733ns 0.261ns 0.745ns 1.636ns 0.886ns } { 0.000ns 0.802ns 0.438ns 0.150ns 0.150ns 0.149ns 0.420ns 2.498ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "alu:DUT\|r_temp\[1\] SW\[1\] SW\[17\] 3.681 ns register " "Info: th for register \"alu:DUT\|r_temp\[1\]\" (data pin = \"SW\[1\]\", clock pin = \"SW\[17\]\") is 3.681 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 7.012 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 7.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns SW\[17\] 1 CLK PIN_V2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V2; Fanout = 9; CLK Node = 'SW\[17\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.150 ns) 2.766 ns alu:DUT\|Selector19~5 2 COMB LCCOMB_X21_Y11_N24 3 " "Info: 2: + IC(1.794 ns) + CELL(0.150 ns) = 2.766 ns; Loc. = LCCOMB_X21_Y11_N24; Fanout = 3; COMB Node = 'alu:DUT\|Selector19~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SW[17] alu:DUT|Selector19~5 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 132 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.759 ns) + CELL(0.389 ns) 3.914 ns alu:DUT\|r_temp\[7\]~6 3 COMB LCCOMB_X20_Y14_N6 1 " "Info: 3: + IC(0.759 ns) + CELL(0.389 ns) = 3.914 ns; Loc. = LCCOMB_X20_Y14_N6; Fanout = 1; COMB Node = 'alu:DUT\|r_temp\[7\]~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.000 ns) 5.510 ns alu:DUT\|r_temp\[7\]~6clkctrl 4 COMB CLKCTRL_G0 2 " "Info: 4: + IC(1.596 ns) + CELL(0.000 ns) = 5.510 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'alu:DUT\|r_temp\[7\]~6clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.352 ns) + CELL(0.150 ns) 7.012 ns alu:DUT\|r_temp\[1\] 5 REG LCCOMB_X20_Y14_N14 1 " "Info: 5: + IC(1.352 ns) + CELL(0.150 ns) = 7.012 ns; Loc. = LCCOMB_X20_Y14_N14; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.511 ns ( 21.55 % ) " "Info: Total cell delay = 1.511 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.501 ns ( 78.45 % ) " "Info: Total interconnect delay = 5.501 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { SW[17] alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { SW[17] {} SW[17]~combout {} alu:DUT|Selector19~5 {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.794ns 0.759ns 1.596ns 1.352ns } { 0.000ns 0.822ns 0.150ns 0.389ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.331 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.974 ns) 0.974 ns SW\[1\] 1 PIN PIN_N26 16 " "Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N26; Fanout = 16; PIN Node = 'SW\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.919 ns) + CELL(0.438 ns) 3.331 ns alu:DUT\|r_temp\[1\] 2 REG LCCOMB_X20_Y14_N14 1 " "Info: 2: + IC(1.919 ns) + CELL(0.438 ns) = 3.331 ns; Loc. = LCCOMB_X20_Y14_N14; Fanout = 1; REG Node = 'alu:DUT\|r_temp\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.357 ns" { SW[1] alu:DUT|r_temp[1] } "NODE_NAME" } } { "ALU.v" "" { Text "C:/Users/Acer/OneDrive - VietNam National University - HCM INTERNATIONAL UNIVERSITY/Desktop/Project Prethesis/Testbench/ALU.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.412 ns ( 42.39 % ) " "Info: Total cell delay = 1.412 ns ( 42.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.919 ns ( 57.61 % ) " "Info: Total interconnect delay = 1.919 ns ( 57.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { SW[1] alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { SW[1] {} SW[1]~combout {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.919ns } { 0.000ns 0.974ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.012 ns" { SW[17] alu:DUT|Selector19~5 alu:DUT|r_temp[7]~6 alu:DUT|r_temp[7]~6clkctrl alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.012 ns" { SW[17] {} SW[17]~combout {} alu:DUT|Selector19~5 {} alu:DUT|r_temp[7]~6 {} alu:DUT|r_temp[7]~6clkctrl {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.794ns 0.759ns 1.596ns 1.352ns } { 0.000ns 0.822ns 0.150ns 0.389ns 0.000ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { SW[1] alu:DUT|r_temp[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.331 ns" { SW[1] {} SW[1]~combout {} alu:DUT|r_temp[1] {} } { 0.000ns 0.000ns 1.919ns } { 0.000ns 0.974ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 21 10:51:48 2025 " "Info: Processing ended: Fri Feb 21 10:51:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
