# compile verilog/system verilog design source files
verilog xil_defaultlib  "rle_tb_time_synth.v"
verilog xil_defaultlib  "../../../../RLE.srcs/sim_1/new/rle_tb.v"

# Do not sort compile order
nosort
