
G474RE_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009108  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  080092e8  080092e8  000192e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009804  08009804  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08009804  08009804  00019804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800980c  0800980c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800980c  0800980c  0001980c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009810  08009810  00019810  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08009814  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000238  200001e0  080099f4  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  080099f4  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017d77  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029d8  00000000  00000000  00037f87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014a0  00000000  00000000  0003a960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000013a8  00000000  00000000  0003be00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000291cf  00000000  00000000  0003d1a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000169de  00000000  00000000  00066377  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113952  00000000  00000000  0007cd55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001906a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b58  00000000  00000000  001906f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	080092d0 	.word	0x080092d0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	080092d0 	.word	0x080092d0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b974 	b.w	8000f98 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f806 	bl	8000cc8 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__udivmoddi4>:
 8000cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ccc:	9d08      	ldr	r5, [sp, #32]
 8000cce:	4604      	mov	r4, r0
 8000cd0:	468e      	mov	lr, r1
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d14d      	bne.n	8000d72 <__udivmoddi4+0xaa>
 8000cd6:	428a      	cmp	r2, r1
 8000cd8:	4694      	mov	ip, r2
 8000cda:	d969      	bls.n	8000db0 <__udivmoddi4+0xe8>
 8000cdc:	fab2 f282 	clz	r2, r2
 8000ce0:	b152      	cbz	r2, 8000cf8 <__udivmoddi4+0x30>
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	f1c2 0120 	rsb	r1, r2, #32
 8000cea:	fa20 f101 	lsr.w	r1, r0, r1
 8000cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cf6:	4094      	lsls	r4, r2
 8000cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cfc:	0c21      	lsrs	r1, r4, #16
 8000cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8000d02:	fa1f f78c 	uxth.w	r7, ip
 8000d06:	fb08 e316 	mls	r3, r8, r6, lr
 8000d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d0e:	fb06 f107 	mul.w	r1, r6, r7
 8000d12:	4299      	cmp	r1, r3
 8000d14:	d90a      	bls.n	8000d2c <__udivmoddi4+0x64>
 8000d16:	eb1c 0303 	adds.w	r3, ip, r3
 8000d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d1e:	f080 811f 	bcs.w	8000f60 <__udivmoddi4+0x298>
 8000d22:	4299      	cmp	r1, r3
 8000d24:	f240 811c 	bls.w	8000f60 <__udivmoddi4+0x298>
 8000d28:	3e02      	subs	r6, #2
 8000d2a:	4463      	add	r3, ip
 8000d2c:	1a5b      	subs	r3, r3, r1
 8000d2e:	b2a4      	uxth	r4, r4
 8000d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d34:	fb08 3310 	mls	r3, r8, r0, r3
 8000d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d3c:	fb00 f707 	mul.w	r7, r0, r7
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x92>
 8000d44:	eb1c 0404 	adds.w	r4, ip, r4
 8000d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4c:	f080 810a 	bcs.w	8000f64 <__udivmoddi4+0x29c>
 8000d50:	42a7      	cmp	r7, r4
 8000d52:	f240 8107 	bls.w	8000f64 <__udivmoddi4+0x29c>
 8000d56:	4464      	add	r4, ip
 8000d58:	3802      	subs	r0, #2
 8000d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d5e:	1be4      	subs	r4, r4, r7
 8000d60:	2600      	movs	r6, #0
 8000d62:	b11d      	cbz	r5, 8000d6c <__udivmoddi4+0xa4>
 8000d64:	40d4      	lsrs	r4, r2
 8000d66:	2300      	movs	r3, #0
 8000d68:	e9c5 4300 	strd	r4, r3, [r5]
 8000d6c:	4631      	mov	r1, r6
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	428b      	cmp	r3, r1
 8000d74:	d909      	bls.n	8000d8a <__udivmoddi4+0xc2>
 8000d76:	2d00      	cmp	r5, #0
 8000d78:	f000 80ef 	beq.w	8000f5a <__udivmoddi4+0x292>
 8000d7c:	2600      	movs	r6, #0
 8000d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d82:	4630      	mov	r0, r6
 8000d84:	4631      	mov	r1, r6
 8000d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d8a:	fab3 f683 	clz	r6, r3
 8000d8e:	2e00      	cmp	r6, #0
 8000d90:	d14a      	bne.n	8000e28 <__udivmoddi4+0x160>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xd4>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 80f9 	bhi.w	8000f8e <__udivmoddi4+0x2c6>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	469e      	mov	lr, r3
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e0      	beq.n	8000d6c <__udivmoddi4+0xa4>
 8000daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dae:	e7dd      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000db0:	b902      	cbnz	r2, 8000db4 <__udivmoddi4+0xec>
 8000db2:	deff      	udf	#255	; 0xff
 8000db4:	fab2 f282 	clz	r2, r2
 8000db8:	2a00      	cmp	r2, #0
 8000dba:	f040 8092 	bne.w	8000ee2 <__udivmoddi4+0x21a>
 8000dbe:	eba1 010c 	sub.w	r1, r1, ip
 8000dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dc6:	fa1f fe8c 	uxth.w	lr, ip
 8000dca:	2601      	movs	r6, #1
 8000dcc:	0c20      	lsrs	r0, r4, #16
 8000dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dda:	fb0e f003 	mul.w	r0, lr, r3
 8000dde:	4288      	cmp	r0, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0x12c>
 8000de2:	eb1c 0101 	adds.w	r1, ip, r1
 8000de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dea:	d202      	bcs.n	8000df2 <__udivmoddi4+0x12a>
 8000dec:	4288      	cmp	r0, r1
 8000dee:	f200 80cb 	bhi.w	8000f88 <__udivmoddi4+0x2c0>
 8000df2:	4643      	mov	r3, r8
 8000df4:	1a09      	subs	r1, r1, r0
 8000df6:	b2a4      	uxth	r4, r4
 8000df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8000e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e04:	fb0e fe00 	mul.w	lr, lr, r0
 8000e08:	45a6      	cmp	lr, r4
 8000e0a:	d908      	bls.n	8000e1e <__udivmoddi4+0x156>
 8000e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e14:	d202      	bcs.n	8000e1c <__udivmoddi4+0x154>
 8000e16:	45a6      	cmp	lr, r4
 8000e18:	f200 80bb 	bhi.w	8000f92 <__udivmoddi4+0x2ca>
 8000e1c:	4608      	mov	r0, r1
 8000e1e:	eba4 040e 	sub.w	r4, r4, lr
 8000e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e26:	e79c      	b.n	8000d62 <__udivmoddi4+0x9a>
 8000e28:	f1c6 0720 	rsb	r7, r6, #32
 8000e2c:	40b3      	lsls	r3, r6
 8000e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e36:	fa20 f407 	lsr.w	r4, r0, r7
 8000e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e3e:	431c      	orrs	r4, r3
 8000e40:	40f9      	lsrs	r1, r7
 8000e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e46:	fa00 f306 	lsl.w	r3, r0, r6
 8000e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e4e:	0c20      	lsrs	r0, r4, #16
 8000e50:	fa1f fe8c 	uxth.w	lr, ip
 8000e54:	fb09 1118 	mls	r1, r9, r8, r1
 8000e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e60:	4288      	cmp	r0, r1
 8000e62:	fa02 f206 	lsl.w	r2, r2, r6
 8000e66:	d90b      	bls.n	8000e80 <__udivmoddi4+0x1b8>
 8000e68:	eb1c 0101 	adds.w	r1, ip, r1
 8000e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e70:	f080 8088 	bcs.w	8000f84 <__udivmoddi4+0x2bc>
 8000e74:	4288      	cmp	r0, r1
 8000e76:	f240 8085 	bls.w	8000f84 <__udivmoddi4+0x2bc>
 8000e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e7e:	4461      	add	r1, ip
 8000e80:	1a09      	subs	r1, r1, r0
 8000e82:	b2a4      	uxth	r4, r4
 8000e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e88:	fb09 1110 	mls	r1, r9, r0, r1
 8000e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e94:	458e      	cmp	lr, r1
 8000e96:	d908      	bls.n	8000eaa <__udivmoddi4+0x1e2>
 8000e98:	eb1c 0101 	adds.w	r1, ip, r1
 8000e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea0:	d26c      	bcs.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea2:	458e      	cmp	lr, r1
 8000ea4:	d96a      	bls.n	8000f7c <__udivmoddi4+0x2b4>
 8000ea6:	3802      	subs	r0, #2
 8000ea8:	4461      	add	r1, ip
 8000eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000eae:	fba0 9402 	umull	r9, r4, r0, r2
 8000eb2:	eba1 010e 	sub.w	r1, r1, lr
 8000eb6:	42a1      	cmp	r1, r4
 8000eb8:	46c8      	mov	r8, r9
 8000eba:	46a6      	mov	lr, r4
 8000ebc:	d356      	bcc.n	8000f6c <__udivmoddi4+0x2a4>
 8000ebe:	d053      	beq.n	8000f68 <__udivmoddi4+0x2a0>
 8000ec0:	b15d      	cbz	r5, 8000eda <__udivmoddi4+0x212>
 8000ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8000ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eca:	fa01 f707 	lsl.w	r7, r1, r7
 8000ece:	fa22 f306 	lsr.w	r3, r2, r6
 8000ed2:	40f1      	lsrs	r1, r6
 8000ed4:	431f      	orrs	r7, r3
 8000ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eda:	2600      	movs	r6, #0
 8000edc:	4631      	mov	r1, r6
 8000ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ee2:	f1c2 0320 	rsb	r3, r2, #32
 8000ee6:	40d8      	lsrs	r0, r3
 8000ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eec:	fa21 f303 	lsr.w	r3, r1, r3
 8000ef0:	4091      	lsls	r1, r2
 8000ef2:	4301      	orrs	r1, r0
 8000ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ef8:	fa1f fe8c 	uxth.w	lr, ip
 8000efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f00:	fb07 3610 	mls	r6, r7, r0, r3
 8000f04:	0c0b      	lsrs	r3, r1, #16
 8000f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8000f0e:	429e      	cmp	r6, r3
 8000f10:	fa04 f402 	lsl.w	r4, r4, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x260>
 8000f16:	eb1c 0303 	adds.w	r3, ip, r3
 8000f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f1e:	d22f      	bcs.n	8000f80 <__udivmoddi4+0x2b8>
 8000f20:	429e      	cmp	r6, r3
 8000f22:	d92d      	bls.n	8000f80 <__udivmoddi4+0x2b8>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4463      	add	r3, ip
 8000f28:	1b9b      	subs	r3, r3, r6
 8000f2a:	b289      	uxth	r1, r1
 8000f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f30:	fb07 3316 	mls	r3, r7, r6, r3
 8000f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f38:	fb06 f30e 	mul.w	r3, r6, lr
 8000f3c:	428b      	cmp	r3, r1
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x28a>
 8000f40:	eb1c 0101 	adds.w	r1, ip, r1
 8000f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f48:	d216      	bcs.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	d914      	bls.n	8000f78 <__udivmoddi4+0x2b0>
 8000f4e:	3e02      	subs	r6, #2
 8000f50:	4461      	add	r1, ip
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f58:	e738      	b.n	8000dcc <__udivmoddi4+0x104>
 8000f5a:	462e      	mov	r6, r5
 8000f5c:	4628      	mov	r0, r5
 8000f5e:	e705      	b.n	8000d6c <__udivmoddi4+0xa4>
 8000f60:	4606      	mov	r6, r0
 8000f62:	e6e3      	b.n	8000d2c <__udivmoddi4+0x64>
 8000f64:	4618      	mov	r0, r3
 8000f66:	e6f8      	b.n	8000d5a <__udivmoddi4+0x92>
 8000f68:	454b      	cmp	r3, r9
 8000f6a:	d2a9      	bcs.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f74:	3801      	subs	r0, #1
 8000f76:	e7a3      	b.n	8000ec0 <__udivmoddi4+0x1f8>
 8000f78:	4646      	mov	r6, r8
 8000f7a:	e7ea      	b.n	8000f52 <__udivmoddi4+0x28a>
 8000f7c:	4620      	mov	r0, r4
 8000f7e:	e794      	b.n	8000eaa <__udivmoddi4+0x1e2>
 8000f80:	4640      	mov	r0, r8
 8000f82:	e7d1      	b.n	8000f28 <__udivmoddi4+0x260>
 8000f84:	46d0      	mov	r8, sl
 8000f86:	e77b      	b.n	8000e80 <__udivmoddi4+0x1b8>
 8000f88:	3b02      	subs	r3, #2
 8000f8a:	4461      	add	r1, ip
 8000f8c:	e732      	b.n	8000df4 <__udivmoddi4+0x12c>
 8000f8e:	4630      	mov	r0, r6
 8000f90:	e709      	b.n	8000da6 <__udivmoddi4+0xde>
 8000f92:	4464      	add	r4, ip
 8000f94:	3802      	subs	r0, #2
 8000f96:	e742      	b.n	8000e1e <__udivmoddi4+0x156>

08000f98 <__aeabi_idiv0>:
 8000f98:	4770      	bx	lr
 8000f9a:	bf00      	nop

08000f9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fa0:	f000 feeb 	bl	8001d7a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fa4:	f000 f85a 	bl	800105c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fa8:	f000 fa6e 	bl	8001488 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000fac:	f000 f8a2 	bl	80010f4 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8000fb0:	f000 fa1e 	bl	80013f0 <MX_USART2_UART_Init>
  MX_ADC2_Init();
 8000fb4:	f000 f916 	bl	80011e4 <MX_ADC2_Init>
  MX_TIM3_Init();
 8000fb8:	f000 f97a 	bl	80012b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8000fbc:	f000 f9c8 	bl	8001350 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
 8000fc0:	481e      	ldr	r0, [pc, #120]	; (800103c <main+0xa0>)
 8000fc2:	f003 fe7f 	bl	8004cc4 <HAL_TIM_Base_Start_IT>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <main+0x34>
    {
      /* Starting Error */
      Error_Handler();
 8000fcc:	f000 fc26 	bl	800181c <Error_Handler>
    }
  if (HAL_TIM_Base_Start_IT(&htim4) != HAL_OK)
 8000fd0:	481b      	ldr	r0, [pc, #108]	; (8001040 <main+0xa4>)
 8000fd2:	f003 fe77 	bl	8004cc4 <HAL_TIM_Base_Start_IT>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d001      	beq.n	8000fe0 <main+0x44>
    {
      /* Starting Error */
      Error_Handler();
 8000fdc:	f000 fc1e 	bl	800181c <Error_Handler>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	 switch (state){
 8000fe0:	4b18      	ldr	r3, [pc, #96]	; (8001044 <main+0xa8>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	2b44      	cmp	r3, #68	; 0x44
 8000fe6:	d009      	beq.n	8000ffc <main+0x60>
 8000fe8:	2b57      	cmp	r3, #87	; 0x57
 8000fea:	d1f9      	bne.n	8000fe0 <main+0x44>
	 case 'W': //WAITING STATE
		 ;
		 printinserial("Board in waiting state - please press the emergency button\r\n\n");
 8000fec:	4816      	ldr	r0, [pc, #88]	; (8001048 <main+0xac>)
 8000fee:	f000 fb1b 	bl	8001628 <printinserial>
		 HAL_Delay(500);
 8000ff2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ff6:	f000 ff31 	bl	8001e5c <HAL_Delay>
		 break;
 8000ffa:	e01d      	b.n	8001038 <main+0x9c>

	 case 'D': //DANGER STATE
		 if(selectedled){
 8000ffc:	4b13      	ldr	r3, [pc, #76]	; (800104c <main+0xb0>)
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d00a      	beq.n	800101a <main+0x7e>
			 //Set of led 1
			 HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	f44f 7100 	mov.w	r1, #512	; 0x200
 800100a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800100e:	f002 fdab 	bl	8003b68 <HAL_GPIO_WritePin>

			 //Print state
			 printinserial("Danger state sovratensione, led 1 acceso\r\n\n");
 8001012:	480f      	ldr	r0, [pc, #60]	; (8001050 <main+0xb4>)
 8001014:	f000 fb08 	bl	8001628 <printinserial>
 8001018:	e007      	b.n	800102a <main+0x8e>
		 }
		 else{
			 //Set of led 2
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 800101a:	2201      	movs	r2, #1
 800101c:	2120      	movs	r1, #32
 800101e:	480d      	ldr	r0, [pc, #52]	; (8001054 <main+0xb8>)
 8001020:	f002 fda2 	bl	8003b68 <HAL_GPIO_WritePin>

			 //Print state
			 printinserial("Danger state sottotensione, led 2 acceso\r\n\n");
 8001024:	480c      	ldr	r0, [pc, #48]	; (8001058 <main+0xbc>)
 8001026:	f000 faff 	bl	8001628 <printinserial>
		}
		 //Reset
		 selectedled=0;
 800102a:	4b08      	ldr	r3, [pc, #32]	; (800104c <main+0xb0>)
 800102c:	2200      	movs	r2, #0
 800102e:	701a      	strb	r2, [r3, #0]
		 state='R';
 8001030:	4b04      	ldr	r3, [pc, #16]	; (8001044 <main+0xa8>)
 8001032:	2252      	movs	r2, #82	; 0x52
 8001034:	701a      	strb	r2, [r3, #0]
		break;
 8001036:	bf00      	nop
	 switch (state){
 8001038:	e7d2      	b.n	8000fe0 <main+0x44>
 800103a:	bf00      	nop
 800103c:	200002d4 	.word	0x200002d4
 8001040:	20000320 	.word	0x20000320
 8001044:	20000000 	.word	0x20000000
 8001048:	080092e8 	.word	0x080092e8
 800104c:	20000001 	.word	0x20000001
 8001050:	08009328 	.word	0x08009328
 8001054:	48000400 	.word	0x48000400
 8001058:	08009354 	.word	0x08009354

0800105c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b094      	sub	sp, #80	; 0x50
 8001060:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001062:	f107 0318 	add.w	r3, r7, #24
 8001066:	2238      	movs	r2, #56	; 0x38
 8001068:	2100      	movs	r1, #0
 800106a:	4618      	mov	r0, r3
 800106c:	f005 fa44 	bl	80064f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001070:	1d3b      	adds	r3, r7, #4
 8001072:	2200      	movs	r2, #0
 8001074:	601a      	str	r2, [r3, #0]
 8001076:	605a      	str	r2, [r3, #4]
 8001078:	609a      	str	r2, [r3, #8]
 800107a:	60da      	str	r2, [r3, #12]
 800107c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800107e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001082:	f002 fda1 	bl	8003bc8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001086:	2302      	movs	r3, #2
 8001088:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800108e:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001090:	2340      	movs	r3, #64	; 0x40
 8001092:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001094:	2302      	movs	r3, #2
 8001096:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001098:	2302      	movs	r3, #2
 800109a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800109c:	2301      	movs	r3, #1
 800109e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 80010a0:	230a      	movs	r3, #10
 80010a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010a4:	2302      	movs	r3, #2
 80010a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010a8:	2302      	movs	r3, #2
 80010aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ac:	2302      	movs	r3, #2
 80010ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b0:	f107 0318 	add.w	r3, r7, #24
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fe2b 	bl	8003d10 <HAL_RCC_OscConfig>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80010c0:	f000 fbac 	bl	800181c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010c4:	230f      	movs	r3, #15
 80010c6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010c8:	2303      	movs	r3, #3
 80010ca:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010d0:	2300      	movs	r3, #0
 80010d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	2102      	movs	r1, #2
 80010dc:	4618      	mov	r0, r3
 80010de:	f003 f92f 	bl	8004340 <HAL_RCC_ClockConfig>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <SystemClock_Config+0x90>
  {
    Error_Handler();
 80010e8:	f000 fb98 	bl	800181c <Error_Handler>
  }
}
 80010ec:	bf00      	nop
 80010ee:	3750      	adds	r7, #80	; 0x50
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}

080010f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b08c      	sub	sp, #48	; 0x30
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80010fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001106:	1d3b      	adds	r3, r7, #4
 8001108:	2220      	movs	r2, #32
 800110a:	2100      	movs	r1, #0
 800110c:	4618      	mov	r0, r3
 800110e:	f005 f9f3 	bl	80064f8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001112:	4b32      	ldr	r3, [pc, #200]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001114:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001118:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800111a:	4b30      	ldr	r3, [pc, #192]	; (80011dc <MX_ADC1_Init+0xe8>)
 800111c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001120:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001122:	4b2e      	ldr	r3, [pc, #184]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001124:	2200      	movs	r2, #0
 8001126:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001128:	4b2c      	ldr	r3, [pc, #176]	; (80011dc <MX_ADC1_Init+0xe8>)
 800112a:	2200      	movs	r2, #0
 800112c:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800112e:	4b2b      	ldr	r3, [pc, #172]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001130:	2200      	movs	r2, #0
 8001132:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001134:	4b29      	ldr	r3, [pc, #164]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001136:	2200      	movs	r2, #0
 8001138:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800113a:	4b28      	ldr	r3, [pc, #160]	; (80011dc <MX_ADC1_Init+0xe8>)
 800113c:	2204      	movs	r2, #4
 800113e:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001140:	4b26      	ldr	r3, [pc, #152]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001142:	2200      	movs	r2, #0
 8001144:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001146:	4b25      	ldr	r3, [pc, #148]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001148:	2200      	movs	r2, #0
 800114a:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 800114c:	4b23      	ldr	r3, [pc, #140]	; (80011dc <MX_ADC1_Init+0xe8>)
 800114e:	2201      	movs	r2, #1
 8001150:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001152:	4b22      	ldr	r3, [pc, #136]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800115a:	4b20      	ldr	r3, [pc, #128]	; (80011dc <MX_ADC1_Init+0xe8>)
 800115c:	2200      	movs	r2, #0
 800115e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001162:	2200      	movs	r2, #0
 8001164:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001166:	4b1d      	ldr	r3, [pc, #116]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001168:	2200      	movs	r2, #0
 800116a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800116e:	4b1b      	ldr	r3, [pc, #108]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001170:	2200      	movs	r2, #0
 8001172:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001174:	4b19      	ldr	r3, [pc, #100]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001176:	2200      	movs	r2, #0
 8001178:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800117c:	4817      	ldr	r0, [pc, #92]	; (80011dc <MX_ADC1_Init+0xe8>)
 800117e:	f001 f8bf 	bl	8002300 <HAL_ADC_Init>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001188:	f000 fb48 	bl	800181c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800118c:	2300      	movs	r3, #0
 800118e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001190:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001194:	4619      	mov	r1, r3
 8001196:	4811      	ldr	r0, [pc, #68]	; (80011dc <MX_ADC1_Init+0xe8>)
 8001198:	f002 f934 	bl	8003404 <HAL_ADCEx_MultiModeConfigChannel>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80011a2:	f000 fb3b 	bl	800181c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80011a6:	4b0e      	ldr	r3, [pc, #56]	; (80011e0 <MX_ADC1_Init+0xec>)
 80011a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80011aa:	2306      	movs	r3, #6
 80011ac:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80011ae:	2300      	movs	r3, #0
 80011b0:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80011b2:	237f      	movs	r3, #127	; 0x7f
 80011b4:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80011b6:	2304      	movs	r3, #4
 80011b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80011be:	1d3b      	adds	r3, r7, #4
 80011c0:	4619      	mov	r1, r3
 80011c2:	4806      	ldr	r0, [pc, #24]	; (80011dc <MX_ADC1_Init+0xe8>)
 80011c4:	f001 fc56 	bl	8002a74 <HAL_ADC_ConfigChannel>
 80011c8:	4603      	mov	r3, r0
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d001      	beq.n	80011d2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80011ce:	f000 fb25 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80011d2:	bf00      	nop
 80011d4:	3730      	adds	r7, #48	; 0x30
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	200001fc 	.word	0x200001fc
 80011e0:	04300002 	.word	0x04300002

080011e4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b088      	sub	sp, #32
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80011ea:	463b      	mov	r3, r7
 80011ec:	2220      	movs	r2, #32
 80011ee:	2100      	movs	r1, #0
 80011f0:	4618      	mov	r0, r3
 80011f2:	f005 f981 	bl	80064f8 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80011f6:	4b2b      	ldr	r3, [pc, #172]	; (80012a4 <MX_ADC2_Init+0xc0>)
 80011f8:	4a2b      	ldr	r2, [pc, #172]	; (80012a8 <MX_ADC2_Init+0xc4>)
 80011fa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80011fc:	4b29      	ldr	r3, [pc, #164]	; (80012a4 <MX_ADC2_Init+0xc0>)
 80011fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001202:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001204:	4b27      	ldr	r3, [pc, #156]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800120a:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8001210:	4b24      	ldr	r3, [pc, #144]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001212:	2200      	movs	r2, #0
 8001214:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001216:	4b23      	ldr	r3, [pc, #140]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800121c:	4b21      	ldr	r3, [pc, #132]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800121e:	2204      	movs	r2, #4
 8001220:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001222:	4b20      	ldr	r3, [pc, #128]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001224:	2200      	movs	r2, #0
 8001226:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001228:	4b1e      	ldr	r3, [pc, #120]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800122a:	2200      	movs	r2, #0
 800122c:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800122e:	4b1d      	ldr	r3, [pc, #116]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001230:	2201      	movs	r2, #1
 8001232:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001234:	4b1b      	ldr	r3, [pc, #108]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001236:	2200      	movs	r2, #0
 8001238:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800123e:	2200      	movs	r2, #0
 8001240:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001244:	2200      	movs	r2, #0
 8001246:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001248:	4b16      	ldr	r3, [pc, #88]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800124a:	2200      	movs	r2, #0
 800124c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001250:	4b14      	ldr	r3, [pc, #80]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001252:	2200      	movs	r2, #0
 8001254:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8001256:	4b13      	ldr	r3, [pc, #76]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001258:	2200      	movs	r2, #0
 800125a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800125e:	4811      	ldr	r0, [pc, #68]	; (80012a4 <MX_ADC2_Init+0xc0>)
 8001260:	f001 f84e 	bl	8002300 <HAL_ADC_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 800126a:	f000 fad7 	bl	800181c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800126e:	4b0f      	ldr	r3, [pc, #60]	; (80012ac <MX_ADC2_Init+0xc8>)
 8001270:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001272:	2306      	movs	r3, #6
 8001274:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001276:	2300      	movs	r3, #0
 8001278:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800127a:	237f      	movs	r3, #127	; 0x7f
 800127c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800127e:	2304      	movs	r3, #4
 8001280:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001286:	463b      	mov	r3, r7
 8001288:	4619      	mov	r1, r3
 800128a:	4806      	ldr	r0, [pc, #24]	; (80012a4 <MX_ADC2_Init+0xc0>)
 800128c:	f001 fbf2 	bl	8002a74 <HAL_ADC_ConfigChannel>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8001296:	f000 fac1 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800129a:	bf00      	nop
 800129c:	3720      	adds	r7, #32
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000268 	.word	0x20000268
 80012a8:	50000100 	.word	0x50000100
 80012ac:	08600004 	.word	0x08600004

080012b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b088      	sub	sp, #32
 80012b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012b6:	f107 0310 	add.w	r3, r7, #16
 80012ba:	2200      	movs	r2, #0
 80012bc:	601a      	str	r2, [r3, #0]
 80012be:	605a      	str	r2, [r3, #4]
 80012c0:	609a      	str	r2, [r3, #8]
 80012c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	2200      	movs	r2, #0
 80012c8:	601a      	str	r2, [r3, #0]
 80012ca:	605a      	str	r2, [r3, #4]
 80012cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80012ce:	4b1e      	ldr	r3, [pc, #120]	; (8001348 <MX_TIM3_Init+0x98>)
 80012d0:	4a1e      	ldr	r2, [pc, #120]	; (800134c <MX_TIM3_Init+0x9c>)
 80012d2:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1450-1;
 80012d4:	4b1c      	ldr	r3, [pc, #112]	; (8001348 <MX_TIM3_Init+0x98>)
 80012d6:	f240 52a9 	movw	r2, #1449	; 0x5a9
 80012da:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012dc:	4b1a      	ldr	r3, [pc, #104]	; (8001348 <MX_TIM3_Init+0x98>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 11199;
 80012e2:	4b19      	ldr	r3, [pc, #100]	; (8001348 <MX_TIM3_Init+0x98>)
 80012e4:	f642 32bf 	movw	r2, #11199	; 0x2bbf
 80012e8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ea:	4b17      	ldr	r3, [pc, #92]	; (8001348 <MX_TIM3_Init+0x98>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f0:	4b15      	ldr	r3, [pc, #84]	; (8001348 <MX_TIM3_Init+0x98>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80012f6:	4814      	ldr	r0, [pc, #80]	; (8001348 <MX_TIM3_Init+0x98>)
 80012f8:	f003 fc8c 	bl	8004c14 <HAL_TIM_Base_Init>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d001      	beq.n	8001306 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001302:	f000 fa8b 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001306:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800130a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800130c:	f107 0310 	add.w	r3, r7, #16
 8001310:	4619      	mov	r1, r3
 8001312:	480d      	ldr	r0, [pc, #52]	; (8001348 <MX_TIM3_Init+0x98>)
 8001314:	f003 fece 	bl	80050b4 <HAL_TIM_ConfigClockSource>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 800131e:	f000 fa7d 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001322:	2300      	movs	r3, #0
 8001324:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001326:	2300      	movs	r3, #0
 8001328:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	4619      	mov	r1, r3
 800132e:	4806      	ldr	r0, [pc, #24]	; (8001348 <MX_TIM3_Init+0x98>)
 8001330:	f004 f942 	bl	80055b8 <HAL_TIMEx_MasterConfigSynchronization>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800133a:	f000 fa6f 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800133e:	bf00      	nop
 8001340:	3720      	adds	r7, #32
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	200002d4 	.word	0x200002d4
 800134c:	40000400 	.word	0x40000400

08001350 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b088      	sub	sp, #32
 8001354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001356:	f107 0310 	add.w	r3, r7, #16
 800135a:	2200      	movs	r2, #0
 800135c:	601a      	str	r2, [r3, #0]
 800135e:	605a      	str	r2, [r3, #4]
 8001360:	609a      	str	r2, [r3, #8]
 8001362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001364:	1d3b      	adds	r3, r7, #4
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800136e:	4b1e      	ldr	r3, [pc, #120]	; (80013e8 <MX_TIM4_Init+0x98>)
 8001370:	4a1e      	ldr	r2, [pc, #120]	; (80013ec <MX_TIM4_Init+0x9c>)
 8001372:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 2500-1;
 8001374:	4b1c      	ldr	r3, [pc, #112]	; (80013e8 <MX_TIM4_Init+0x98>)
 8001376:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800137a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800137c:	4b1a      	ldr	r3, [pc, #104]	; (80013e8 <MX_TIM4_Init+0x98>)
 800137e:	2200      	movs	r2, #0
 8001380:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 11199;
 8001382:	4b19      	ldr	r3, [pc, #100]	; (80013e8 <MX_TIM4_Init+0x98>)
 8001384:	f642 32bf 	movw	r2, #11199	; 0x2bbf
 8001388:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800138a:	4b17      	ldr	r3, [pc, #92]	; (80013e8 <MX_TIM4_Init+0x98>)
 800138c:	2200      	movs	r2, #0
 800138e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001390:	4b15      	ldr	r3, [pc, #84]	; (80013e8 <MX_TIM4_Init+0x98>)
 8001392:	2200      	movs	r2, #0
 8001394:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001396:	4814      	ldr	r0, [pc, #80]	; (80013e8 <MX_TIM4_Init+0x98>)
 8001398:	f003 fc3c 	bl	8004c14 <HAL_TIM_Base_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 80013a2:	f000 fa3b 	bl	800181c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013aa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80013ac:	f107 0310 	add.w	r3, r7, #16
 80013b0:	4619      	mov	r1, r3
 80013b2:	480d      	ldr	r0, [pc, #52]	; (80013e8 <MX_TIM4_Init+0x98>)
 80013b4:	f003 fe7e 	bl	80050b4 <HAL_TIM_ConfigClockSource>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d001      	beq.n	80013c2 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 80013be:	f000 fa2d 	bl	800181c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013ca:	1d3b      	adds	r3, r7, #4
 80013cc:	4619      	mov	r1, r3
 80013ce:	4806      	ldr	r0, [pc, #24]	; (80013e8 <MX_TIM4_Init+0x98>)
 80013d0:	f004 f8f2 	bl	80055b8 <HAL_TIMEx_MasterConfigSynchronization>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 80013da:	f000 fa1f 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80013de:	bf00      	nop
 80013e0:	3720      	adds	r7, #32
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	20000320 	.word	0x20000320
 80013ec:	40000800 	.word	0x40000800

080013f0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013f4:	4b22      	ldr	r3, [pc, #136]	; (8001480 <MX_USART2_UART_Init+0x90>)
 80013f6:	4a23      	ldr	r2, [pc, #140]	; (8001484 <MX_USART2_UART_Init+0x94>)
 80013f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80013fa:	4b21      	ldr	r3, [pc, #132]	; (8001480 <MX_USART2_UART_Init+0x90>)
 80013fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001400:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001402:	4b1f      	ldr	r3, [pc, #124]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001408:	4b1d      	ldr	r3, [pc, #116]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800140e:	4b1c      	ldr	r3, [pc, #112]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001414:	4b1a      	ldr	r3, [pc, #104]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001416:	220c      	movs	r2, #12
 8001418:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800141a:	4b19      	ldr	r3, [pc, #100]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001420:	4b17      	ldr	r3, [pc, #92]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001422:	2200      	movs	r2, #0
 8001424:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001426:	4b16      	ldr	r3, [pc, #88]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800142c:	4b14      	ldr	r3, [pc, #80]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001432:	4b13      	ldr	r3, [pc, #76]	; (8001480 <MX_USART2_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001438:	4811      	ldr	r0, [pc, #68]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800143a:	f004 f999 	bl	8005770 <HAL_UART_Init>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d001      	beq.n	8001448 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001444:	f000 f9ea 	bl	800181c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001448:	2100      	movs	r1, #0
 800144a:	480d      	ldr	r0, [pc, #52]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800144c:	f004 ff60 	bl	8006310 <HAL_UARTEx_SetTxFifoThreshold>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001456:	f000 f9e1 	bl	800181c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800145a:	2100      	movs	r1, #0
 800145c:	4808      	ldr	r0, [pc, #32]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800145e:	f004 ff95 	bl	800638c <HAL_UARTEx_SetRxFifoThreshold>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001468:	f000 f9d8 	bl	800181c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 800146c:	4804      	ldr	r0, [pc, #16]	; (8001480 <MX_USART2_UART_Init+0x90>)
 800146e:	f004 ff16 	bl	800629e <HAL_UARTEx_DisableFifoMode>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001478:	f000 f9d0 	bl	800181c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800147c:	bf00      	nop
 800147e:	bd80      	pop	{r7, pc}
 8001480:	2000036c 	.word	0x2000036c
 8001484:	40004400 	.word	0x40004400

08001488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08a      	sub	sp, #40	; 0x28
 800148c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148e:	f107 0314 	add.w	r3, r7, #20
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
 800149c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800149e:	4b41      	ldr	r3, [pc, #260]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014a2:	4a40      	ldr	r2, [pc, #256]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014a4:	f043 0304 	orr.w	r3, r3, #4
 80014a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014aa:	4b3e      	ldr	r3, [pc, #248]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ae:	f003 0304 	and.w	r3, r3, #4
 80014b2:	613b      	str	r3, [r7, #16]
 80014b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014b6:	4b3b      	ldr	r3, [pc, #236]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ba:	4a3a      	ldr	r2, [pc, #232]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014bc:	f043 0320 	orr.w	r3, r3, #32
 80014c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014c2:	4b38      	ldr	r3, [pc, #224]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c6:	f003 0320 	and.w	r3, r3, #32
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	4b35      	ldr	r3, [pc, #212]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014d2:	4a34      	ldr	r2, [pc, #208]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014da:	4b32      	ldr	r3, [pc, #200]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	60bb      	str	r3, [r7, #8]
 80014e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e6:	4b2f      	ldr	r3, [pc, #188]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ea:	4a2e      	ldr	r2, [pc, #184]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80014f2:	4b2c      	ldr	r3, [pc, #176]	; (80015a4 <MX_GPIO_Init+0x11c>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001504:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001508:	f002 fb2e 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 800150c:	2200      	movs	r2, #0
 800150e:	2120      	movs	r1, #32
 8001510:	4825      	ldr	r0, [pc, #148]	; (80015a8 <MX_GPIO_Init+0x120>)
 8001512:	f002 fb29 	bl	8003b68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001516:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800151a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800151c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001520:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001526:	f107 0314 	add.w	r3, r7, #20
 800152a:	4619      	mov	r1, r3
 800152c:	481f      	ldr	r0, [pc, #124]	; (80015ac <MX_GPIO_Init+0x124>)
 800152e:	f002 f981 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001532:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001536:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001538:	2300      	movs	r3, #0
 800153a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 0314 	add.w	r3, r7, #20
 8001544:	4619      	mov	r1, r3
 8001546:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800154a:	f002 f973 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 800154e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001552:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001554:	2301      	movs	r3, #1
 8001556:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800155c:	2300      	movs	r3, #0
 800155e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	f107 0314 	add.w	r3, r7, #20
 8001564:	4619      	mov	r1, r3
 8001566:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800156a:	f002 f963 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800156e:	2320      	movs	r3, #32
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001572:	2301      	movs	r3, #1
 8001574:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800157a:	2300      	movs	r3, #0
 800157c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f107 0314 	add.w	r3, r7, #20
 8001582:	4619      	mov	r1, r3
 8001584:	4808      	ldr	r0, [pc, #32]	; (80015a8 <MX_GPIO_Init+0x120>)
 8001586:	f002 f955 	bl	8003834 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800158a:	2200      	movs	r2, #0
 800158c:	2100      	movs	r1, #0
 800158e:	2028      	movs	r0, #40	; 0x28
 8001590:	f002 f91b 	bl	80037ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001594:	2028      	movs	r0, #40	; 0x28
 8001596:	f002 f932 	bl	80037fe <HAL_NVIC_EnableIRQ>

}
 800159a:	bf00      	nop
 800159c:	3728      	adds	r7, #40	; 0x28
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	40021000 	.word	0x40021000
 80015a8:	48000400 	.word	0x48000400
 80015ac:	48000800 	.word	0x48000800

080015b0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	if(htim == &htim3 && state=='R') //Timer3 200ms
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a0c      	ldr	r2, [pc, #48]	; (80015ec <HAL_TIM_PeriodElapsedCallback+0x3c>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d107      	bne.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x20>
 80015c0:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	2b52      	cmp	r3, #82	; 0x52
 80015c6:	d103      	bne.n	80015d0 <HAL_TIM_PeriodElapsedCallback+0x20>
		sensorup();
 80015c8:	f000 f842 	bl	8001650 <sensorup>
 80015cc:	bf00      	nop
	else if(htim == &htim4 && state=='R') //Timer4 350ms
		voltageup();
}
 80015ce:	e009      	b.n	80015e4 <HAL_TIM_PeriodElapsedCallback+0x34>
	else if(htim == &htim4 && state=='R') //Timer4 350ms
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	4a08      	ldr	r2, [pc, #32]	; (80015f4 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d105      	bne.n	80015e4 <HAL_TIM_PeriodElapsedCallback+0x34>
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <HAL_TIM_PeriodElapsedCallback+0x40>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	2b52      	cmp	r3, #82	; 0x52
 80015de:	d101      	bne.n	80015e4 <HAL_TIM_PeriodElapsedCallback+0x34>
		voltageup();
 80015e0:	f000 f896 	bl	8001710 <voltageup>
}
 80015e4:	bf00      	nop
 80015e6:	3708      	adds	r7, #8
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200002d4 	.word	0x200002d4
 80015f0:	20000000 	.word	0x20000000
 80015f4:	20000320 	.word	0x20000320

080015f8 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	80fb      	strh	r3, [r7, #6]
	if(state!='W')state='W';
 8001602:	4b08      	ldr	r3, [pc, #32]	; (8001624 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	2b57      	cmp	r3, #87	; 0x57
 8001608:	d003      	beq.n	8001612 <HAL_GPIO_EXTI_Callback+0x1a>
 800160a:	4b06      	ldr	r3, [pc, #24]	; (8001624 <HAL_GPIO_EXTI_Callback+0x2c>)
 800160c:	2257      	movs	r2, #87	; 0x57
 800160e:	701a      	strb	r2, [r3, #0]
	else state='R';
}
 8001610:	e002      	b.n	8001618 <HAL_GPIO_EXTI_Callback+0x20>
	else state='R';
 8001612:	4b04      	ldr	r3, [pc, #16]	; (8001624 <HAL_GPIO_EXTI_Callback+0x2c>)
 8001614:	2252      	movs	r2, #82	; 0x52
 8001616:	701a      	strb	r2, [r3, #0]
}
 8001618:	bf00      	nop
 800161a:	370c      	adds	r7, #12
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	20000000 	.word	0x20000000

08001628 <printinserial>:

void printinserial(char msg[]){
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2,msg,strlen(msg),10);
 8001630:	6878      	ldr	r0, [r7, #4]
 8001632:	f7fe fdf5 	bl	8000220 <strlen>
 8001636:	4603      	mov	r3, r0
 8001638:	b29a      	uxth	r2, r3
 800163a:	230a      	movs	r3, #10
 800163c:	6879      	ldr	r1, [r7, #4]
 800163e:	4803      	ldr	r0, [pc, #12]	; (800164c <printinserial+0x24>)
 8001640:	f004 f8e6 	bl	8005810 <HAL_UART_Transmit>
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}
 800164c:	2000036c 	.word	0x2000036c

08001650 <sensorup>:

void sensorup(){
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b091      	sub	sp, #68	; 0x44
 8001654:	af02      	add	r7, sp, #8
	 // Read analog value of sensor
				 HAL_ADC_Start(&hadc1);
 8001656:	482a      	ldr	r0, [pc, #168]	; (8001700 <sensorup+0xb0>)
 8001658:	f001 f814 	bl	8002684 <HAL_ADC_Start>
				 HAL_ADC_PollForConversion(&hadc1, 10);
 800165c:	210a      	movs	r1, #10
 800165e:	4828      	ldr	r0, [pc, #160]	; (8001700 <sensorup+0xb0>)
 8001660:	f001 f8f4 	bl	800284c <HAL_ADC_PollForConversion>
				 float valueadc = HAL_ADC_GetValue(&hadc1) * (3.3/4096) ; //Convert adc(0, 4096) to volt(0, 3.3)
 8001664:	4826      	ldr	r0, [pc, #152]	; (8001700 <sensorup+0xb0>)
 8001666:	f001 f9f7 	bl	8002a58 <HAL_ADC_GetValue>
 800166a:	4603      	mov	r3, r0
 800166c:	4618      	mov	r0, r3
 800166e:	f7fe ff71 	bl	8000554 <__aeabi_ui2d>
 8001672:	a321      	add	r3, pc, #132	; (adr r3, 80016f8 <sensorup+0xa8>)
 8001674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001678:	f7fe ffe6 	bl	8000648 <__aeabi_dmul>
 800167c:	4602      	mov	r2, r0
 800167e:	460b      	mov	r3, r1
 8001680:	4610      	mov	r0, r2
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fab8 	bl	8000bf8 <__aeabi_d2f>
 8001688:	4603      	mov	r3, r0
 800168a:	637b      	str	r3, [r7, #52]	; 0x34

				 //Print of analog value
				 char msg[50];
				 sprintf(msg, "(%hu) Analog Value: %.2f V\r\n",HAL_GetTick() ,valueadc);
 800168c:	f000 fbda 	bl	8001e44 <HAL_GetTick>
 8001690:	4604      	mov	r4, r0
 8001692:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001694:	f7fe ff80 	bl	8000598 <__aeabi_f2d>
 8001698:	4602      	mov	r2, r0
 800169a:	460b      	mov	r3, r1
 800169c:	4638      	mov	r0, r7
 800169e:	e9cd 2300 	strd	r2, r3, [sp]
 80016a2:	4622      	mov	r2, r4
 80016a4:	4917      	ldr	r1, [pc, #92]	; (8001704 <sensorup+0xb4>)
 80016a6:	f005 fb99 	bl	8006ddc <siprintf>
				 printinserial(msg);
 80016aa:	463b      	mov	r3, r7
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ffbb 	bl	8001628 <printinserial>


				 //Read digital value of sensor
				 GPIO_PinState statedig;
				 statedig = HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8);
 80016b2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016ba:	f002 fa3d 	bl	8003b38 <HAL_GPIO_ReadPin>
 80016be:	4603      	mov	r3, r0
 80016c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				 bool valuedig = (statedig == GPIO_PIN_SET);
 80016c4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	bf0c      	ite	eq
 80016cc:	2301      	moveq	r3, #1
 80016ce:	2300      	movne	r3, #0
 80016d0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

				 //Print of digital value
				 sprintf(msg, "Digital value: %d\r\n\n", valuedig);
 80016d4:	f897 2032 	ldrb.w	r2, [r7, #50]	; 0x32
 80016d8:	463b      	mov	r3, r7
 80016da:	490b      	ldr	r1, [pc, #44]	; (8001708 <sensorup+0xb8>)
 80016dc:	4618      	mov	r0, r3
 80016de:	f005 fb7d 	bl	8006ddc <siprintf>
				 printinserial(msg);
 80016e2:	463b      	mov	r3, r7
 80016e4:	4618      	mov	r0, r3
 80016e6:	f7ff ff9f 	bl	8001628 <printinserial>

}
 80016ea:	bf00      	nop
 80016ec:	373c      	adds	r7, #60	; 0x3c
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd90      	pop	{r4, r7, pc}
 80016f2:	bf00      	nop
 80016f4:	f3af 8000 	nop.w
 80016f8:	66666666 	.word	0x66666666
 80016fc:	3f4a6666 	.word	0x3f4a6666
 8001700:	200001fc 	.word	0x200001fc
 8001704:	08009380 	.word	0x08009380
 8001708:	080093a0 	.word	0x080093a0
 800170c:	00000000 	.word	0x00000000

08001710 <voltageup>:
void voltageup(){
 8001710:	b590      	push	{r4, r7, lr}
 8001712:	b091      	sub	sp, #68	; 0x44
 8001714:	af02      	add	r7, sp, #8
	//Read the input voltage
	HAL_ADC_Start(&hadc2);
 8001716:	483a      	ldr	r0, [pc, #232]	; (8001800 <voltageup+0xf0>)
 8001718:	f000 ffb4 	bl	8002684 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 10);
 800171c:	210a      	movs	r1, #10
 800171e:	4838      	ldr	r0, [pc, #224]	; (8001800 <voltageup+0xf0>)
 8001720:	f001 f894 	bl	800284c <HAL_ADC_PollForConversion>
	float value = HAL_ADC_GetValue(&hadc2) * (3.3/4096); //Convert adc(0, 4096) to volt(0, 3.3)
 8001724:	4836      	ldr	r0, [pc, #216]	; (8001800 <voltageup+0xf0>)
 8001726:	f001 f997 	bl	8002a58 <HAL_ADC_GetValue>
 800172a:	4603      	mov	r3, r0
 800172c:	4618      	mov	r0, r3
 800172e:	f7fe ff11 	bl	8000554 <__aeabi_ui2d>
 8001732:	a32d      	add	r3, pc, #180	; (adr r3, 80017e8 <voltageup+0xd8>)
 8001734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001738:	f7fe ff86 	bl	8000648 <__aeabi_dmul>
 800173c:	4602      	mov	r2, r0
 800173e:	460b      	mov	r3, r1
 8001740:	4610      	mov	r0, r2
 8001742:	4619      	mov	r1, r3
 8001744:	f7ff fa58 	bl	8000bf8 <__aeabi_d2f>
 8001748:	4603      	mov	r3, r0
 800174a:	637b      	str	r3, [r7, #52]	; 0x34

	//Print of analog value
	char msg[50];
	sprintf(msg, "(%hu) Voltage: %.2f V\r\n", HAL_GetTick(),value);
 800174c:	f000 fb7a 	bl	8001e44 <HAL_GetTick>
 8001750:	4604      	mov	r4, r0
 8001752:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001754:	f7fe ff20 	bl	8000598 <__aeabi_f2d>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4638      	mov	r0, r7
 800175e:	e9cd 2300 	strd	r2, r3, [sp]
 8001762:	4622      	mov	r2, r4
 8001764:	4927      	ldr	r1, [pc, #156]	; (8001804 <voltageup+0xf4>)
 8001766:	f005 fb39 	bl	8006ddc <siprintf>
	printinserial(msg);
 800176a:	463b      	mov	r3, r7
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff ff5b 	bl	8001628 <printinserial>

				 //Check the value of led
				 if(value>2.7){
 8001772:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001774:	f7fe ff10 	bl	8000598 <__aeabi_f2d>
 8001778:	a31d      	add	r3, pc, #116	; (adr r3, 80017f0 <voltageup+0xe0>)
 800177a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800177e:	f7ff f9f3 	bl	8000b68 <__aeabi_dcmpgt>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <voltageup+0x86>
				 	//Danger state led 1
				 	selectedled=true;
 8001788:	4b1f      	ldr	r3, [pc, #124]	; (8001808 <voltageup+0xf8>)
 800178a:	2201      	movs	r2, #1
 800178c:	701a      	strb	r2, [r3, #0]
				 	state='D';
 800178e:	4b1f      	ldr	r3, [pc, #124]	; (800180c <voltageup+0xfc>)
 8001790:	2244      	movs	r2, #68	; 0x44
 8001792:	701a      	strb	r2, [r3, #0]
 8001794:	e009      	b.n	80017aa <voltageup+0x9a>
				 }else{
				 	//Reset of led 1
				 	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9, GPIO_PIN_RESET);
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 7100 	mov.w	r1, #512	; 0x200
 800179c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a0:	f002 f9e2 	bl	8003b68 <HAL_GPIO_WritePin>

				 	//Print info of led 1
				 	printinserial("led 1 off\r\n");
 80017a4:	481a      	ldr	r0, [pc, #104]	; (8001810 <voltageup+0x100>)
 80017a6:	f7ff ff3f 	bl	8001628 <printinserial>
				 }if(value<1.8){
 80017aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80017ac:	f7fe fef4 	bl	8000598 <__aeabi_f2d>
 80017b0:	a311      	add	r3, pc, #68	; (adr r3, 80017f8 <voltageup+0xe8>)
 80017b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b6:	f7ff f9b9 	bl	8000b2c <__aeabi_dcmplt>
 80017ba:	4603      	mov	r3, r0
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d006      	beq.n	80017ce <voltageup+0xbe>
				 	//Danger state led 2
				 	selectedled=false;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <voltageup+0xf8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
				 	state='D';
 80017c6:	4b11      	ldr	r3, [pc, #68]	; (800180c <voltageup+0xfc>)
 80017c8:	2244      	movs	r2, #68	; 0x44
 80017ca:	701a      	strb	r2, [r3, #0]
				 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);

				 	//Print info of led 2
				 	printinserial("led 2 off\r\n");
				 }
}
 80017cc:	e007      	b.n	80017de <voltageup+0xce>
				 	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 80017ce:	2200      	movs	r2, #0
 80017d0:	2120      	movs	r1, #32
 80017d2:	4810      	ldr	r0, [pc, #64]	; (8001814 <voltageup+0x104>)
 80017d4:	f002 f9c8 	bl	8003b68 <HAL_GPIO_WritePin>
				 	printinserial("led 2 off\r\n");
 80017d8:	480f      	ldr	r0, [pc, #60]	; (8001818 <voltageup+0x108>)
 80017da:	f7ff ff25 	bl	8001628 <printinserial>
}
 80017de:	bf00      	nop
 80017e0:	373c      	adds	r7, #60	; 0x3c
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bd90      	pop	{r4, r7, pc}
 80017e6:	bf00      	nop
 80017e8:	66666666 	.word	0x66666666
 80017ec:	3f4a6666 	.word	0x3f4a6666
 80017f0:	9999999a 	.word	0x9999999a
 80017f4:	40059999 	.word	0x40059999
 80017f8:	cccccccd 	.word	0xcccccccd
 80017fc:	3ffccccc 	.word	0x3ffccccc
 8001800:	20000268 	.word	0x20000268
 8001804:	080093b8 	.word	0x080093b8
 8001808:	20000001 	.word	0x20000001
 800180c:	20000000 	.word	0x20000000
 8001810:	080093d0 	.word	0x080093d0
 8001814:	48000400 	.word	0x48000400
 8001818:	080093dc 	.word	0x080093dc

0800181c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001820:	b672      	cpsid	i
}
 8001822:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001824:	e7fe      	b.n	8001824 <Error_Handler+0x8>
	...

08001828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001828:	b480      	push	{r7}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182e:	4b0f      	ldr	r3, [pc, #60]	; (800186c <HAL_MspInit+0x44>)
 8001830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001832:	4a0e      	ldr	r2, [pc, #56]	; (800186c <HAL_MspInit+0x44>)
 8001834:	f043 0301 	orr.w	r3, r3, #1
 8001838:	6613      	str	r3, [r2, #96]	; 0x60
 800183a:	4b0c      	ldr	r3, [pc, #48]	; (800186c <HAL_MspInit+0x44>)
 800183c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800183e:	f003 0301 	and.w	r3, r3, #1
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001846:	4b09      	ldr	r3, [pc, #36]	; (800186c <HAL_MspInit+0x44>)
 8001848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800184a:	4a08      	ldr	r2, [pc, #32]	; (800186c <HAL_MspInit+0x44>)
 800184c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001850:	6593      	str	r3, [r2, #88]	; 0x58
 8001852:	4b06      	ldr	r3, [pc, #24]	; (800186c <HAL_MspInit+0x44>)
 8001854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800185a:	603b      	str	r3, [r7, #0]
 800185c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b0a0      	sub	sp, #128	; 0x80
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001878:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
 8001882:	609a      	str	r2, [r3, #8]
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001888:	f107 0318 	add.w	r3, r7, #24
 800188c:	2254      	movs	r2, #84	; 0x54
 800188e:	2100      	movs	r1, #0
 8001890:	4618      	mov	r0, r3
 8001892:	f004 fe31 	bl	80064f8 <memset>
  if(hadc->Instance==ADC1)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800189e:	d13e      	bne.n	800191e <HAL_ADC_MspInit+0xae>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80018a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80018a4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80018a6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80018aa:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ac:	f107 0318 	add.w	r3, r7, #24
 80018b0:	4618      	mov	r0, r3
 80018b2:	f002 ff61 	bl	8004778 <HAL_RCCEx_PeriphCLKConfig>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d001      	beq.n	80018c0 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80018bc:	f7ff ffae 	bl	800181c <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 80018c0:	4b3a      	ldr	r3, [pc, #232]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	3301      	adds	r3, #1
 80018c6:	4a39      	ldr	r2, [pc, #228]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 80018c8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80018ca:	4b38      	ldr	r3, [pc, #224]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d10b      	bne.n	80018ea <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80018d2:	4b37      	ldr	r3, [pc, #220]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018d6:	4a36      	ldr	r2, [pc, #216]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018d8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018de:	4b34      	ldr	r3, [pc, #208]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018e2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ea:	4b31      	ldr	r3, [pc, #196]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018ee:	4a30      	ldr	r2, [pc, #192]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018f0:	f043 0301 	orr.w	r3, r3, #1
 80018f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018f6:	4b2e      	ldr	r3, [pc, #184]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 80018f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	613b      	str	r3, [r7, #16]
 8001900:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001902:	2301      	movs	r3, #1
 8001904:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001906:	2303      	movs	r3, #3
 8001908:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001912:	4619      	mov	r1, r3
 8001914:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001918:	f001 ff8c 	bl	8003834 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800191c:	e042      	b.n	80019a4 <HAL_ADC_MspInit+0x134>
  else if(hadc->Instance==ADC2)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4a24      	ldr	r2, [pc, #144]	; (80019b4 <HAL_ADC_MspInit+0x144>)
 8001924:	4293      	cmp	r3, r2
 8001926:	d13d      	bne.n	80019a4 <HAL_ADC_MspInit+0x134>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001928:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800192c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800192e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001932:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001934:	f107 0318 	add.w	r3, r7, #24
 8001938:	4618      	mov	r0, r3
 800193a:	f002 ff1d 	bl	8004778 <HAL_RCCEx_PeriphCLKConfig>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <HAL_ADC_MspInit+0xd8>
      Error_Handler();
 8001944:	f7ff ff6a 	bl	800181c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001948:	4b18      	ldr	r3, [pc, #96]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	3301      	adds	r3, #1
 800194e:	4a17      	ldr	r2, [pc, #92]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 8001950:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001952:	4b16      	ldr	r3, [pc, #88]	; (80019ac <HAL_ADC_MspInit+0x13c>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	2b01      	cmp	r3, #1
 8001958:	d10b      	bne.n	8001972 <HAL_ADC_MspInit+0x102>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 800195c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800195e:	4a14      	ldr	r2, [pc, #80]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 8001960:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001964:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001966:	4b12      	ldr	r3, [pc, #72]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 8001968:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800196a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	4b0f      	ldr	r3, [pc, #60]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 8001974:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001976:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 8001978:	f043 0301 	orr.w	r3, r3, #1
 800197c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800197e:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <HAL_ADC_MspInit+0x140>)
 8001980:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001982:	f003 0301 	and.w	r3, r3, #1
 8001986:	60bb      	str	r3, [r7, #8]
 8001988:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800198a:	2302      	movs	r3, #2
 800198c:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800198e:	2303      	movs	r3, #3
 8001990:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001992:	2300      	movs	r3, #0
 8001994:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001996:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800199a:	4619      	mov	r1, r3
 800199c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019a0:	f001 ff48 	bl	8003834 <HAL_GPIO_Init>
}
 80019a4:	bf00      	nop
 80019a6:	3780      	adds	r7, #128	; 0x80
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	200003fc 	.word	0x200003fc
 80019b0:	40021000 	.word	0x40021000
 80019b4:	50000100 	.word	0x50000100

080019b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1a      	ldr	r2, [pc, #104]	; (8001a30 <HAL_TIM_Base_MspInit+0x78>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d114      	bne.n	80019f4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ca:	4b1a      	ldr	r3, [pc, #104]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 80019cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019ce:	4a19      	ldr	r2, [pc, #100]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	6593      	str	r3, [r2, #88]	; 0x58
 80019d6:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	60fb      	str	r3, [r7, #12]
 80019e0:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	201d      	movs	r0, #29
 80019e8:	f001 feef 	bl	80037ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019ec:	201d      	movs	r0, #29
 80019ee:	f001 ff06 	bl	80037fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80019f2:	e018      	b.n	8001a26 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM4)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0f      	ldr	r2, [pc, #60]	; (8001a38 <HAL_TIM_Base_MspInit+0x80>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d113      	bne.n	8001a26 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a02:	4a0c      	ldr	r2, [pc, #48]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 8001a04:	f043 0304 	orr.w	r3, r3, #4
 8001a08:	6593      	str	r3, [r2, #88]	; 0x58
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <HAL_TIM_Base_MspInit+0x7c>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0e:	f003 0304 	and.w	r3, r3, #4
 8001a12:	60bb      	str	r3, [r7, #8]
 8001a14:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	201e      	movs	r0, #30
 8001a1c:	f001 fed5 	bl	80037ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a20:	201e      	movs	r0, #30
 8001a22:	f001 feec 	bl	80037fe <HAL_NVIC_EnableIRQ>
}
 8001a26:	bf00      	nop
 8001a28:	3710      	adds	r7, #16
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40000400 	.word	0x40000400
 8001a34:	40021000 	.word	0x40021000
 8001a38:	40000800 	.word	0x40000800

08001a3c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b09e      	sub	sp, #120	; 0x78
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a44:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
 8001a4e:	609a      	str	r2, [r3, #8]
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a54:	f107 0310 	add.w	r3, r7, #16
 8001a58:	2254      	movs	r2, #84	; 0x54
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f004 fd4b 	bl	80064f8 <memset>
  if(huart->Instance==USART2)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a1f      	ldr	r2, [pc, #124]	; (8001ae4 <HAL_UART_MspInit+0xa8>)
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d136      	bne.n	8001ada <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001a6c:	2302      	movs	r3, #2
 8001a6e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001a70:	2300      	movs	r3, #0
 8001a72:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a74:	f107 0310 	add.w	r3, r7, #16
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f002 fe7d 	bl	8004778 <HAL_RCCEx_PeriphCLKConfig>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d001      	beq.n	8001a88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001a84:	f7ff feca 	bl	800181c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001a88:	4b17      	ldr	r3, [pc, #92]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a8c:	4a16      	ldr	r2, [pc, #88]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001a8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a92:	6593      	str	r3, [r2, #88]	; 0x58
 8001a94:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001a96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa0:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001aa2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa4:	4a10      	ldr	r2, [pc, #64]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001aa6:	f043 0301 	orr.w	r3, r3, #1
 8001aaa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aac:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <HAL_UART_MspInit+0xac>)
 8001aae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]
 8001ab6:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001ab8:	230c      	movs	r3, #12
 8001aba:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ac8:	2307      	movs	r3, #7
 8001aca:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001acc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ad6:	f001 fead 	bl	8003834 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001ada:	bf00      	nop
 8001adc:	3778      	adds	r7, #120	; 0x78
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40004400 	.word	0x40004400
 8001ae8:	40021000 	.word	0x40021000

08001aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <NMI_Handler+0x4>

08001af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <HardFault_Handler+0x4>

08001af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <MemManage_Handler+0x4>

08001afe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <BusFault_Handler+0x4>

08001b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <UsageFault_Handler+0x4>

08001b0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b38:	f000 f972 	bl	8001e20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <TIM3_IRQHandler+0x10>)
 8001b46:	f003 f935 	bl	8004db4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	200002d4 	.word	0x200002d4

08001b54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <TIM4_IRQHandler+0x10>)
 8001b5a:	f003 f92b 	bl	8004db4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000320 	.word	0x20000320

08001b68 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001b6c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001b70:	f002 f812 	bl	8003b98 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b74:	bf00      	nop
 8001b76:	bd80      	pop	{r7, pc}

08001b78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	af00      	add	r7, sp, #0
	return 1;
 8001b7c:	2301      	movs	r3, #1
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr

08001b88 <_kill>:

int _kill(int pid, int sig)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b082      	sub	sp, #8
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	6078      	str	r0, [r7, #4]
 8001b90:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b92:	f004 fc87 	bl	80064a4 <__errno>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2216      	movs	r2, #22
 8001b9a:	601a      	str	r2, [r3, #0]
	return -1;
 8001b9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3708      	adds	r7, #8
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <_exit>:

void _exit (int status)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ffe7 	bl	8001b88 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bba:	e7fe      	b.n	8001bba <_exit+0x12>

08001bbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b086      	sub	sp, #24
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bc8:	2300      	movs	r3, #0
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	e00a      	b.n	8001be4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bce:	f3af 8000 	nop.w
 8001bd2:	4601      	mov	r1, r0
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	1c5a      	adds	r2, r3, #1
 8001bd8:	60ba      	str	r2, [r7, #8]
 8001bda:	b2ca      	uxtb	r2, r1
 8001bdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bde:	697b      	ldr	r3, [r7, #20]
 8001be0:	3301      	adds	r3, #1
 8001be2:	617b      	str	r3, [r7, #20]
 8001be4:	697a      	ldr	r2, [r7, #20]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	dbf0      	blt.n	8001bce <_read+0x12>
	}

return len;
 8001bec:	687b      	ldr	r3, [r7, #4]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3718      	adds	r7, #24
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b086      	sub	sp, #24
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	60f8      	str	r0, [r7, #12]
 8001bfe:	60b9      	str	r1, [r7, #8]
 8001c00:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
 8001c06:	e009      	b.n	8001c1c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c08:	68bb      	ldr	r3, [r7, #8]
 8001c0a:	1c5a      	adds	r2, r3, #1
 8001c0c:	60ba      	str	r2, [r7, #8]
 8001c0e:	781b      	ldrb	r3, [r3, #0]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	617b      	str	r3, [r7, #20]
 8001c1c:	697a      	ldr	r2, [r7, #20]
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	429a      	cmp	r2, r3
 8001c22:	dbf1      	blt.n	8001c08 <_write+0x12>
	}
	return len;
 8001c24:	687b      	ldr	r3, [r7, #4]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}

08001c2e <_close>:

int _close(int file)
{
 8001c2e:	b480      	push	{r7}
 8001c30:	b083      	sub	sp, #12
 8001c32:	af00      	add	r7, sp, #0
 8001c34:	6078      	str	r0, [r7, #4]
	return -1;
 8001c36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	370c      	adds	r7, #12
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr

08001c46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c46:	b480      	push	{r7}
 8001c48:	b083      	sub	sp, #12
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
 8001c4e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c56:	605a      	str	r2, [r3, #4]
	return 0;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	370c      	adds	r7, #12
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <_isatty>:

int _isatty(int file)
{
 8001c66:	b480      	push	{r7}
 8001c68:	b083      	sub	sp, #12
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	6078      	str	r0, [r7, #4]
	return 1;
 8001c6e:	2301      	movs	r3, #1
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b085      	sub	sp, #20
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
	return 0;
 8001c88:	2300      	movs	r3, #0
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3714      	adds	r7, #20
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c94:	4770      	bx	lr
	...

08001c98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca0:	4a14      	ldr	r2, [pc, #80]	; (8001cf4 <_sbrk+0x5c>)
 8001ca2:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <_sbrk+0x60>)
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cac:	4b13      	ldr	r3, [pc, #76]	; (8001cfc <_sbrk+0x64>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d102      	bne.n	8001cba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <_sbrk+0x64>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <_sbrk+0x68>)
 8001cb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <_sbrk+0x64>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	4413      	add	r3, r2
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d207      	bcs.n	8001cd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001cc8:	f004 fbec 	bl	80064a4 <__errno>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	220c      	movs	r2, #12
 8001cd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd2:	f04f 33ff 	mov.w	r3, #4294967295
 8001cd6:	e009      	b.n	8001cec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cd8:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <_sbrk+0x64>)
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001cde:	4b07      	ldr	r3, [pc, #28]	; (8001cfc <_sbrk+0x64>)
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4413      	add	r3, r2
 8001ce6:	4a05      	ldr	r2, [pc, #20]	; (8001cfc <_sbrk+0x64>)
 8001ce8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cea:	68fb      	ldr	r3, [r7, #12]
}
 8001cec:	4618      	mov	r0, r3
 8001cee:	3718      	adds	r7, #24
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	bd80      	pop	{r7, pc}
 8001cf4:	20020000 	.word	0x20020000
 8001cf8:	00000400 	.word	0x00000400
 8001cfc:	20000400 	.word	0x20000400
 8001d00:	20000418 	.word	0x20000418

08001d04 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <SystemInit+0x20>)
 8001d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d0e:	4a05      	ldr	r2, [pc, #20]	; (8001d24 <SystemInit+0x20>)
 8001d10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d18:	bf00      	nop
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	e000ed00 	.word	0xe000ed00

08001d28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d28:	480d      	ldr	r0, [pc, #52]	; (8001d60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d2a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d2c:	480d      	ldr	r0, [pc, #52]	; (8001d64 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d2e:	490e      	ldr	r1, [pc, #56]	; (8001d68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d30:	4a0e      	ldr	r2, [pc, #56]	; (8001d6c <LoopForever+0xe>)
  movs r3, #0
 8001d32:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d34:	e002      	b.n	8001d3c <LoopCopyDataInit>

08001d36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d3a:	3304      	adds	r3, #4

08001d3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d40:	d3f9      	bcc.n	8001d36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d42:	4a0b      	ldr	r2, [pc, #44]	; (8001d70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d44:	4c0b      	ldr	r4, [pc, #44]	; (8001d74 <LoopForever+0x16>)
  movs r3, #0
 8001d46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d48:	e001      	b.n	8001d4e <LoopFillZerobss>

08001d4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d4c:	3204      	adds	r2, #4

08001d4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d50:	d3fb      	bcc.n	8001d4a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d52:	f7ff ffd7 	bl	8001d04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d56:	f004 fbab 	bl	80064b0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d5a:	f7ff f91f 	bl	8000f9c <main>

08001d5e <LoopForever>:

LoopForever:
    b LoopForever
 8001d5e:	e7fe      	b.n	8001d5e <LoopForever>
  ldr   r0, =_estack
 8001d60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d68:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d6c:	08009814 	.word	0x08009814
  ldr r2, =_sbss
 8001d70:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001d74:	20000418 	.word	0x20000418

08001d78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d78:	e7fe      	b.n	8001d78 <ADC1_2_IRQHandler>

08001d7a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b082      	sub	sp, #8
 8001d7e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d80:	2300      	movs	r3, #0
 8001d82:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d84:	2003      	movs	r0, #3
 8001d86:	f001 fd15 	bl	80037b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d8a:	2000      	movs	r0, #0
 8001d8c:	f000 f80e 	bl	8001dac <HAL_InitTick>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d002      	beq.n	8001d9c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d96:	2301      	movs	r3, #1
 8001d98:	71fb      	strb	r3, [r7, #7]
 8001d9a:	e001      	b.n	8001da0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d9c:	f7ff fd44 	bl	8001828 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001da0:	79fb      	ldrb	r3, [r7, #7]

}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
	...

08001dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b084      	sub	sp, #16
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001db4:	2300      	movs	r3, #0
 8001db6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001db8:	4b16      	ldr	r3, [pc, #88]	; (8001e14 <HAL_InitTick+0x68>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d022      	beq.n	8001e06 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001dc0:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <HAL_InitTick+0x6c>)
 8001dc2:	681a      	ldr	r2, [r3, #0]
 8001dc4:	4b13      	ldr	r3, [pc, #76]	; (8001e14 <HAL_InitTick+0x68>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	f001 fd20 	bl	800381a <HAL_SYSTICK_Config>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d10f      	bne.n	8001e00 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2b0f      	cmp	r3, #15
 8001de4:	d809      	bhi.n	8001dfa <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001de6:	2200      	movs	r2, #0
 8001de8:	6879      	ldr	r1, [r7, #4]
 8001dea:	f04f 30ff 	mov.w	r0, #4294967295
 8001dee:	f001 fcec 	bl	80037ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001df2:	4a0a      	ldr	r2, [pc, #40]	; (8001e1c <HAL_InitTick+0x70>)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6013      	str	r3, [r2, #0]
 8001df8:	e007      	b.n	8001e0a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	73fb      	strb	r3, [r7, #15]
 8001dfe:	e004      	b.n	8001e0a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
 8001e04:	e001      	b.n	8001e0a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3710      	adds	r7, #16
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	2000000c 	.word	0x2000000c
 8001e18:	20000004 	.word	0x20000004
 8001e1c:	20000008 	.word	0x20000008

08001e20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e24:	4b05      	ldr	r3, [pc, #20]	; (8001e3c <HAL_IncTick+0x1c>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	4b05      	ldr	r3, [pc, #20]	; (8001e40 <HAL_IncTick+0x20>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4413      	add	r3, r2
 8001e2e:	4a03      	ldr	r2, [pc, #12]	; (8001e3c <HAL_IncTick+0x1c>)
 8001e30:	6013      	str	r3, [r2, #0]
}
 8001e32:	bf00      	nop
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr
 8001e3c:	20000404 	.word	0x20000404
 8001e40:	2000000c 	.word	0x2000000c

08001e44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e44:	b480      	push	{r7}
 8001e46:	af00      	add	r7, sp, #0
  return uwTick;
 8001e48:	4b03      	ldr	r3, [pc, #12]	; (8001e58 <HAL_GetTick+0x14>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	20000404 	.word	0x20000404

08001e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	b084      	sub	sp, #16
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e64:	f7ff ffee 	bl	8001e44 <HAL_GetTick>
 8001e68:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e74:	d004      	beq.n	8001e80 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <HAL_Delay+0x40>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68fa      	ldr	r2, [r7, #12]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e80:	bf00      	nop
 8001e82:	f7ff ffdf 	bl	8001e44 <HAL_GetTick>
 8001e86:	4602      	mov	r2, r0
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	1ad3      	subs	r3, r2, r3
 8001e8c:	68fa      	ldr	r2, [r7, #12]
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d8f7      	bhi.n	8001e82 <HAL_Delay+0x26>
  {
  }
}
 8001e92:	bf00      	nop
 8001e94:	bf00      	nop
 8001e96:	3710      	adds	r7, #16
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	2000000c 	.word	0x2000000c

08001ea0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	689b      	ldr	r3, [r3, #8]
 8001eae:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	431a      	orrs	r2, r3
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
}
 8001eba:	bf00      	nop
 8001ebc:	370c      	adds	r7, #12
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr

08001ec6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ec6:	b480      	push	{r7}
 8001ec8:	b083      	sub	sp, #12
 8001eca:	af00      	add	r7, sp, #0
 8001ecc:	6078      	str	r0, [r7, #4]
 8001ece:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	431a      	orrs	r2, r3
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	609a      	str	r2, [r3, #8]
}
 8001ee0:	bf00      	nop
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	689b      	ldr	r3, [r3, #8]
 8001ef8:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b087      	sub	sp, #28
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	607a      	str	r2, [r7, #4]
 8001f14:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	3360      	adds	r3, #96	; 0x60
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	4413      	add	r3, r2
 8001f22:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b08      	ldr	r3, [pc, #32]	; (8001f4c <LL_ADC_SetOffset+0x44>)
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001f32:	683a      	ldr	r2, [r7, #0]
 8001f34:	430a      	orrs	r2, r1
 8001f36:	4313      	orrs	r3, r2
 8001f38:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f40:	bf00      	nop
 8001f42:	371c      	adds	r7, #28
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	03fff000 	.word	0x03fff000

08001f50 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
 8001f58:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	3360      	adds	r3, #96	; 0x60
 8001f5e:	461a      	mov	r2, r3
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	4413      	add	r3, r2
 8001f66:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b087      	sub	sp, #28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	60f8      	str	r0, [r7, #12]
 8001f84:	60b9      	str	r1, [r7, #8]
 8001f86:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	3360      	adds	r3, #96	; 0x60
 8001f8c:	461a      	mov	r2, r3
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	009b      	lsls	r3, r3, #2
 8001f92:	4413      	add	r3, r2
 8001f94:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	431a      	orrs	r2, r3
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001fa6:	bf00      	nop
 8001fa8:	371c      	adds	r7, #28
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr

08001fb2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001fb2:	b480      	push	{r7}
 8001fb4:	b087      	sub	sp, #28
 8001fb6:	af00      	add	r7, sp, #0
 8001fb8:	60f8      	str	r0, [r7, #12]
 8001fba:	60b9      	str	r1, [r7, #8]
 8001fbc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	3360      	adds	r3, #96	; 0x60
 8001fc2:	461a      	mov	r2, r3
 8001fc4:	68bb      	ldr	r3, [r7, #8]
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	4413      	add	r3, r2
 8001fca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	431a      	orrs	r2, r3
 8001fd8:	697b      	ldr	r3, [r7, #20]
 8001fda:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001fdc:	bf00      	nop
 8001fde:	371c      	adds	r7, #28
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b087      	sub	sp, #28
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	3360      	adds	r3, #96	; 0x60
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	431a      	orrs	r2, r3
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002012:	bf00      	nop
 8002014:	371c      	adds	r7, #28
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr

0800201e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800201e:	b480      	push	{r7}
 8002020:	b083      	sub	sp, #12
 8002022:	af00      	add	r7, sp, #0
 8002024:	6078      	str	r0, [r7, #4]
 8002026:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	695b      	ldr	r3, [r3, #20]
 800202c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	431a      	orrs	r2, r3
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	615a      	str	r2, [r3, #20]
}
 8002038:	bf00      	nop
 800203a:	370c      	adds	r7, #12
 800203c:	46bd      	mov	sp, r7
 800203e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002042:	4770      	bx	lr

08002044 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002044:	b480      	push	{r7}
 8002046:	b083      	sub	sp, #12
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002054:	2b00      	cmp	r3, #0
 8002056:	d101      	bne.n	800205c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002058:	2301      	movs	r3, #1
 800205a:	e000      	b.n	800205e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	370c      	adds	r7, #12
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr

0800206a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800206a:	b480      	push	{r7}
 800206c:	b087      	sub	sp, #28
 800206e:	af00      	add	r7, sp, #0
 8002070:	60f8      	str	r0, [r7, #12]
 8002072:	60b9      	str	r1, [r7, #8]
 8002074:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	3330      	adds	r3, #48	; 0x30
 800207a:	461a      	mov	r2, r3
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	0a1b      	lsrs	r3, r3, #8
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	f003 030c 	and.w	r3, r3, #12
 8002086:	4413      	add	r3, r2
 8002088:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	f003 031f 	and.w	r3, r3, #31
 8002094:	211f      	movs	r1, #31
 8002096:	fa01 f303 	lsl.w	r3, r1, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	401a      	ands	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	0e9b      	lsrs	r3, r3, #26
 80020a2:	f003 011f 	and.w	r1, r3, #31
 80020a6:	68bb      	ldr	r3, [r7, #8]
 80020a8:	f003 031f 	and.w	r3, r3, #31
 80020ac:	fa01 f303 	lsl.w	r3, r1, r3
 80020b0:	431a      	orrs	r2, r3
 80020b2:	697b      	ldr	r3, [r7, #20]
 80020b4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020b6:	bf00      	nop
 80020b8:	371c      	adds	r7, #28
 80020ba:	46bd      	mov	sp, r7
 80020bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c0:	4770      	bx	lr

080020c2 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b087      	sub	sp, #28
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	3314      	adds	r3, #20
 80020d2:	461a      	mov	r2, r3
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	0e5b      	lsrs	r3, r3, #25
 80020d8:	009b      	lsls	r3, r3, #2
 80020da:	f003 0304 	and.w	r3, r3, #4
 80020de:	4413      	add	r3, r2
 80020e0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	0d1b      	lsrs	r3, r3, #20
 80020ea:	f003 031f 	and.w	r3, r3, #31
 80020ee:	2107      	movs	r1, #7
 80020f0:	fa01 f303 	lsl.w	r3, r1, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	401a      	ands	r2, r3
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	0d1b      	lsrs	r3, r3, #20
 80020fc:	f003 031f 	and.w	r3, r3, #31
 8002100:	6879      	ldr	r1, [r7, #4]
 8002102:	fa01 f303 	lsl.w	r3, r1, r3
 8002106:	431a      	orrs	r2, r3
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800210c:	bf00      	nop
 800210e:	371c      	adds	r7, #28
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a0f      	ldr	r2, [pc, #60]	; (8002164 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d10a      	bne.n	8002142 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002138:	431a      	orrs	r2, r3
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002140:	e00a      	b.n	8002158 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800214e:	43db      	mvns	r3, r3
 8002150:	401a      	ands	r2, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002158:	bf00      	nop
 800215a:	3714      	adds	r7, #20
 800215c:	46bd      	mov	sp, r7
 800215e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002162:	4770      	bx	lr
 8002164:	407f0000 	.word	0x407f0000

08002168 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	f003 031f 	and.w	r3, r3, #31
}
 8002178:	4618      	mov	r0, r3
 800217a:	370c      	adds	r7, #12
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002184:	b480      	push	{r7}
 8002186:	b083      	sub	sp, #12
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	689b      	ldr	r3, [r3, #8]
 8002190:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002194:	4618      	mov	r0, r3
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80021b0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80021b4:	687a      	ldr	r2, [r7, #4]
 80021b6:	6093      	str	r3, [r2, #8]
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	689b      	ldr	r3, [r3, #8]
 80021d0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80021d4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80021d8:	d101      	bne.n	80021de <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80021fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002200:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002224:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002228:	d101      	bne.n	800222e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800222a:	2301      	movs	r3, #1
 800222c:	e000      	b.n	8002230 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800224c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002250:	f043 0201 	orr.w	r2, r3, #1
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	d101      	bne.n	800227c <LL_ADC_IsEnabled+0x18>
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <LL_ADC_IsEnabled+0x1a>
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800229a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800229e:	f043 0204 	orr.w	r2, r3, #4
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b083      	sub	sp, #12
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0304 	and.w	r3, r3, #4
 80022c2:	2b04      	cmp	r3, #4
 80022c4:	d101      	bne.n	80022ca <LL_ADC_REG_IsConversionOngoing+0x18>
 80022c6:	2301      	movs	r3, #1
 80022c8:	e000      	b.n	80022cc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	370c      	adds	r7, #12
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr

080022d8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	f003 0308 	and.w	r3, r3, #8
 80022e8:	2b08      	cmp	r3, #8
 80022ea:	d101      	bne.n	80022f0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80022ec:	2301      	movs	r3, #1
 80022ee:	e000      	b.n	80022f2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022f0:	2300      	movs	r3, #0
}
 80022f2:	4618      	mov	r0, r3
 80022f4:	370c      	adds	r7, #12
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
	...

08002300 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002300:	b590      	push	{r4, r7, lr}
 8002302:	b089      	sub	sp, #36	; 0x24
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002308:	2300      	movs	r3, #0
 800230a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b00      	cmp	r3, #0
 8002314:	d101      	bne.n	800231a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e1af      	b.n	800267a <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002324:	2b00      	cmp	r3, #0
 8002326:	d109      	bne.n	800233c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002328:	6878      	ldr	r0, [r7, #4]
 800232a:	f7ff faa1 	bl	8001870 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff3f 	bl	80021c4 <LL_ADC_IsDeepPowerDownEnabled>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d004      	beq.n	8002356 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ff25 	bl	80021a0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f7ff ff5a 	bl	8002214 <LL_ADC_IsInternalRegulatorEnabled>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d115      	bne.n	8002392 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff ff3e 	bl	80021ec <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002370:	4b9f      	ldr	r3, [pc, #636]	; (80025f0 <HAL_ADC_Init+0x2f0>)
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	099b      	lsrs	r3, r3, #6
 8002376:	4a9f      	ldr	r2, [pc, #636]	; (80025f4 <HAL_ADC_Init+0x2f4>)
 8002378:	fba2 2303 	umull	r2, r3, r2, r3
 800237c:	099b      	lsrs	r3, r3, #6
 800237e:	3301      	adds	r3, #1
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002384:	e002      	b.n	800238c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	3b01      	subs	r3, #1
 800238a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1f9      	bne.n	8002386 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff ff3c 	bl	8002214 <LL_ADC_IsInternalRegulatorEnabled>
 800239c:	4603      	mov	r3, r0
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d10d      	bne.n	80023be <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023a6:	f043 0210 	orr.w	r2, r3, #16
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023b2:	f043 0201 	orr.w	r2, r3, #1
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ff75 	bl	80022b2 <LL_ADC_REG_IsConversionOngoing>
 80023c8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ce:	f003 0310 	and.w	r3, r3, #16
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f040 8148 	bne.w	8002668 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	f040 8144 	bne.w	8002668 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80023e8:	f043 0202 	orr.w	r2, r3, #2
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff35 	bl	8002264 <LL_ADC_IsEnabled>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d141      	bne.n	8002484 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002408:	d004      	beq.n	8002414 <HAL_ADC_Init+0x114>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a7a      	ldr	r2, [pc, #488]	; (80025f8 <HAL_ADC_Init+0x2f8>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d10f      	bne.n	8002434 <HAL_ADC_Init+0x134>
 8002414:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002418:	f7ff ff24 	bl	8002264 <LL_ADC_IsEnabled>
 800241c:	4604      	mov	r4, r0
 800241e:	4876      	ldr	r0, [pc, #472]	; (80025f8 <HAL_ADC_Init+0x2f8>)
 8002420:	f7ff ff20 	bl	8002264 <LL_ADC_IsEnabled>
 8002424:	4603      	mov	r3, r0
 8002426:	4323      	orrs	r3, r4
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	e012      	b.n	800245a <HAL_ADC_Init+0x15a>
 8002434:	4871      	ldr	r0, [pc, #452]	; (80025fc <HAL_ADC_Init+0x2fc>)
 8002436:	f7ff ff15 	bl	8002264 <LL_ADC_IsEnabled>
 800243a:	4604      	mov	r4, r0
 800243c:	4870      	ldr	r0, [pc, #448]	; (8002600 <HAL_ADC_Init+0x300>)
 800243e:	f7ff ff11 	bl	8002264 <LL_ADC_IsEnabled>
 8002442:	4603      	mov	r3, r0
 8002444:	431c      	orrs	r4, r3
 8002446:	486f      	ldr	r0, [pc, #444]	; (8002604 <HAL_ADC_Init+0x304>)
 8002448:	f7ff ff0c 	bl	8002264 <LL_ADC_IsEnabled>
 800244c:	4603      	mov	r3, r0
 800244e:	4323      	orrs	r3, r4
 8002450:	2b00      	cmp	r3, #0
 8002452:	bf0c      	ite	eq
 8002454:	2301      	moveq	r3, #1
 8002456:	2300      	movne	r3, #0
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d012      	beq.n	8002484 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002466:	d004      	beq.n	8002472 <HAL_ADC_Init+0x172>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a62      	ldr	r2, [pc, #392]	; (80025f8 <HAL_ADC_Init+0x2f8>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d101      	bne.n	8002476 <HAL_ADC_Init+0x176>
 8002472:	4a65      	ldr	r2, [pc, #404]	; (8002608 <HAL_ADC_Init+0x308>)
 8002474:	e000      	b.n	8002478 <HAL_ADC_Init+0x178>
 8002476:	4a65      	ldr	r2, [pc, #404]	; (800260c <HAL_ADC_Init+0x30c>)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	4619      	mov	r1, r3
 800247e:	4610      	mov	r0, r2
 8002480:	f7ff fd0e 	bl	8001ea0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	7f5b      	ldrb	r3, [r3, #29]
 8002488:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800248e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002494:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 800249a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024a2:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80024a4:	4313      	orrs	r3, r2
 80024a6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80024ae:	2b01      	cmp	r3, #1
 80024b0:	d106      	bne.n	80024c0 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024b6:	3b01      	subs	r3, #1
 80024b8:	045b      	lsls	r3, r3, #17
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4313      	orrs	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d009      	beq.n	80024dc <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024cc:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80024d6:	69ba      	ldr	r2, [r7, #24]
 80024d8:	4313      	orrs	r3, r2
 80024da:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	68da      	ldr	r2, [r3, #12]
 80024e2:	4b4b      	ldr	r3, [pc, #300]	; (8002610 <HAL_ADC_Init+0x310>)
 80024e4:	4013      	ands	r3, r2
 80024e6:	687a      	ldr	r2, [r7, #4]
 80024e8:	6812      	ldr	r2, [r2, #0]
 80024ea:	69b9      	ldr	r1, [r7, #24]
 80024ec:	430b      	orrs	r3, r1
 80024ee:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	691b      	ldr	r3, [r3, #16]
 80024f6:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	430a      	orrs	r2, r1
 8002504:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	4618      	mov	r0, r3
 800250c:	f7ff fed1 	bl	80022b2 <LL_ADC_REG_IsConversionOngoing>
 8002510:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fede 	bl	80022d8 <LL_ADC_INJ_IsConversionOngoing>
 800251c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800251e:	693b      	ldr	r3, [r7, #16]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d17f      	bne.n	8002624 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d17c      	bne.n	8002624 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800252e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002536:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002538:	4313      	orrs	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	68db      	ldr	r3, [r3, #12]
 8002542:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002546:	f023 0302 	bic.w	r3, r3, #2
 800254a:	687a      	ldr	r2, [r7, #4]
 800254c:	6812      	ldr	r2, [r2, #0]
 800254e:	69b9      	ldr	r1, [r7, #24]
 8002550:	430b      	orrs	r3, r1
 8002552:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	691b      	ldr	r3, [r3, #16]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d017      	beq.n	800258c <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	691a      	ldr	r2, [r3, #16]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800256a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002574:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002578:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800257c:	687a      	ldr	r2, [r7, #4]
 800257e:	6911      	ldr	r1, [r2, #16]
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	6812      	ldr	r2, [r2, #0]
 8002584:	430b      	orrs	r3, r1
 8002586:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800258a:	e013      	b.n	80025b4 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691a      	ldr	r2, [r3, #16]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800259a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	6812      	ldr	r2, [r2, #0]
 80025a8:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80025ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025b0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d12a      	bne.n	8002614 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	691b      	ldr	r3, [r3, #16]
 80025c4:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80025c8:	f023 0304 	bic.w	r3, r3, #4
 80025cc:	687a      	ldr	r2, [r7, #4]
 80025ce:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80025d0:	687a      	ldr	r2, [r7, #4]
 80025d2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80025d4:	4311      	orrs	r1, r2
 80025d6:	687a      	ldr	r2, [r7, #4]
 80025d8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80025da:	4311      	orrs	r1, r2
 80025dc:	687a      	ldr	r2, [r7, #4]
 80025de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80025e0:	430a      	orrs	r2, r1
 80025e2:	431a      	orrs	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f042 0201 	orr.w	r2, r2, #1
 80025ec:	611a      	str	r2, [r3, #16]
 80025ee:	e019      	b.n	8002624 <HAL_ADC_Init+0x324>
 80025f0:	20000004 	.word	0x20000004
 80025f4:	053e2d63 	.word	0x053e2d63
 80025f8:	50000100 	.word	0x50000100
 80025fc:	50000400 	.word	0x50000400
 8002600:	50000500 	.word	0x50000500
 8002604:	50000600 	.word	0x50000600
 8002608:	50000300 	.word	0x50000300
 800260c:	50000700 	.word	0x50000700
 8002610:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	691a      	ldr	r2, [r3, #16]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f022 0201 	bic.w	r2, r2, #1
 8002622:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	695b      	ldr	r3, [r3, #20]
 8002628:	2b01      	cmp	r3, #1
 800262a:	d10c      	bne.n	8002646 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002632:	f023 010f 	bic.w	r1, r3, #15
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	6a1b      	ldr	r3, [r3, #32]
 800263a:	1e5a      	subs	r2, r3, #1
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	631a      	str	r2, [r3, #48]	; 0x30
 8002644:	e007      	b.n	8002656 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f022 020f 	bic.w	r2, r2, #15
 8002654:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265a:	f023 0303 	bic.w	r3, r3, #3
 800265e:	f043 0201 	orr.w	r2, r3, #1
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	65da      	str	r2, [r3, #92]	; 0x5c
 8002666:	e007      	b.n	8002678 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800266c:	f043 0210 	orr.w	r2, r3, #16
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002674:	2301      	movs	r3, #1
 8002676:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002678:	7ffb      	ldrb	r3, [r7, #31]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3724      	adds	r7, #36	; 0x24
 800267e:	46bd      	mov	sp, r7
 8002680:	bd90      	pop	{r4, r7, pc}
 8002682:	bf00      	nop

08002684 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002694:	d004      	beq.n	80026a0 <HAL_ADC_Start+0x1c>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a67      	ldr	r2, [pc, #412]	; (8002838 <HAL_ADC_Start+0x1b4>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_Start+0x20>
 80026a0:	4b66      	ldr	r3, [pc, #408]	; (800283c <HAL_ADC_Start+0x1b8>)
 80026a2:	e000      	b.n	80026a6 <HAL_ADC_Start+0x22>
 80026a4:	4b66      	ldr	r3, [pc, #408]	; (8002840 <HAL_ADC_Start+0x1bc>)
 80026a6:	4618      	mov	r0, r3
 80026a8:	f7ff fd5e 	bl	8002168 <LL_ADC_GetMultimode>
 80026ac:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff fdfd 	bl	80022b2 <LL_ADC_REG_IsConversionOngoing>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	f040 80b4 	bne.w	8002828 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d101      	bne.n	80026ce <HAL_ADC_Start+0x4a>
 80026ca:	2302      	movs	r3, #2
 80026cc:	e0af      	b.n	800282e <HAL_ADC_Start+0x1aa>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2201      	movs	r2, #1
 80026d2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80026d6:	6878      	ldr	r0, [r7, #4]
 80026d8:	f000 fe0c 	bl	80032f4 <ADC_Enable>
 80026dc:	4603      	mov	r3, r0
 80026de:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80026e0:	7dfb      	ldrb	r3, [r7, #23]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f040 809b 	bne.w	800281e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026ec:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80026f0:	f023 0301 	bic.w	r3, r3, #1
 80026f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a4d      	ldr	r2, [pc, #308]	; (8002838 <HAL_ADC_Start+0x1b4>)
 8002702:	4293      	cmp	r3, r2
 8002704:	d009      	beq.n	800271a <HAL_ADC_Start+0x96>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a4e      	ldr	r2, [pc, #312]	; (8002844 <HAL_ADC_Start+0x1c0>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d002      	beq.n	8002716 <HAL_ADC_Start+0x92>
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	e003      	b.n	800271e <HAL_ADC_Start+0x9a>
 8002716:	4b4c      	ldr	r3, [pc, #304]	; (8002848 <HAL_ADC_Start+0x1c4>)
 8002718:	e001      	b.n	800271e <HAL_ADC_Start+0x9a>
 800271a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800271e:	687a      	ldr	r2, [r7, #4]
 8002720:	6812      	ldr	r2, [r2, #0]
 8002722:	4293      	cmp	r3, r2
 8002724:	d002      	beq.n	800272c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	2b00      	cmp	r3, #0
 800272a:	d105      	bne.n	8002738 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002730:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800273c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002744:	d106      	bne.n	8002754 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800274a:	f023 0206 	bic.w	r2, r3, #6
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	661a      	str	r2, [r3, #96]	; 0x60
 8002752:	e002      	b.n	800275a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	221c      	movs	r2, #28
 8002760:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a32      	ldr	r2, [pc, #200]	; (8002838 <HAL_ADC_Start+0x1b4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d009      	beq.n	8002788 <HAL_ADC_Start+0x104>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a32      	ldr	r2, [pc, #200]	; (8002844 <HAL_ADC_Start+0x1c0>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d002      	beq.n	8002784 <HAL_ADC_Start+0x100>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	e003      	b.n	800278c <HAL_ADC_Start+0x108>
 8002784:	4b30      	ldr	r3, [pc, #192]	; (8002848 <HAL_ADC_Start+0x1c4>)
 8002786:	e001      	b.n	800278c <HAL_ADC_Start+0x108>
 8002788:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800278c:	687a      	ldr	r2, [r7, #4]
 800278e:	6812      	ldr	r2, [r2, #0]
 8002790:	4293      	cmp	r3, r2
 8002792:	d008      	beq.n	80027a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	2b00      	cmp	r3, #0
 8002798:	d005      	beq.n	80027a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	2b05      	cmp	r3, #5
 800279e:	d002      	beq.n	80027a6 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	2b09      	cmp	r3, #9
 80027a4:	d114      	bne.n	80027d0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d007      	beq.n	80027c4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027b8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027bc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff fd5e 	bl	800228a <LL_ADC_REG_StartConversion>
 80027ce:	e02d      	b.n	800282c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d4:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4a15      	ldr	r2, [pc, #84]	; (8002838 <HAL_ADC_Start+0x1b4>)
 80027e2:	4293      	cmp	r3, r2
 80027e4:	d009      	beq.n	80027fa <HAL_ADC_Start+0x176>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a16      	ldr	r2, [pc, #88]	; (8002844 <HAL_ADC_Start+0x1c0>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d002      	beq.n	80027f6 <HAL_ADC_Start+0x172>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	e003      	b.n	80027fe <HAL_ADC_Start+0x17a>
 80027f6:	4b14      	ldr	r3, [pc, #80]	; (8002848 <HAL_ADC_Start+0x1c4>)
 80027f8:	e001      	b.n	80027fe <HAL_ADC_Start+0x17a>
 80027fa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027fe:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d00f      	beq.n	800282c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002810:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002814:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	65da      	str	r2, [r3, #92]	; 0x5c
 800281c:	e006      	b.n	800282c <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2200      	movs	r2, #0
 8002822:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002826:	e001      	b.n	800282c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002828:	2302      	movs	r3, #2
 800282a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800282c:	7dfb      	ldrb	r3, [r7, #23]
}
 800282e:	4618      	mov	r0, r3
 8002830:	3718      	adds	r7, #24
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	50000100 	.word	0x50000100
 800283c:	50000300 	.word	0x50000300
 8002840:	50000700 	.word	0x50000700
 8002844:	50000500 	.word	0x50000500
 8002848:	50000400 	.word	0x50000400

0800284c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b088      	sub	sp, #32
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800285e:	d004      	beq.n	800286a <HAL_ADC_PollForConversion+0x1e>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a77      	ldr	r2, [pc, #476]	; (8002a44 <HAL_ADC_PollForConversion+0x1f8>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d101      	bne.n	800286e <HAL_ADC_PollForConversion+0x22>
 800286a:	4b77      	ldr	r3, [pc, #476]	; (8002a48 <HAL_ADC_PollForConversion+0x1fc>)
 800286c:	e000      	b.n	8002870 <HAL_ADC_PollForConversion+0x24>
 800286e:	4b77      	ldr	r3, [pc, #476]	; (8002a4c <HAL_ADC_PollForConversion+0x200>)
 8002870:	4618      	mov	r0, r3
 8002872:	f7ff fc79 	bl	8002168 <LL_ADC_GetMultimode>
 8002876:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	699b      	ldr	r3, [r3, #24]
 800287c:	2b08      	cmp	r3, #8
 800287e:	d102      	bne.n	8002886 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002880:	2308      	movs	r3, #8
 8002882:	61fb      	str	r3, [r7, #28]
 8002884:	e037      	b.n	80028f6 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	2b00      	cmp	r3, #0
 800288a:	d005      	beq.n	8002898 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	2b05      	cmp	r3, #5
 8002890:	d002      	beq.n	8002898 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	2b09      	cmp	r3, #9
 8002896:	d111      	bne.n	80028bc <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d007      	beq.n	80028b6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028aa:	f043 0220 	orr.w	r2, r3, #32
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80028b2:	2301      	movs	r3, #1
 80028b4:	e0c1      	b.n	8002a3a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80028b6:	2304      	movs	r3, #4
 80028b8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80028ba:	e01c      	b.n	80028f6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028c4:	d004      	beq.n	80028d0 <HAL_ADC_PollForConversion+0x84>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a5e      	ldr	r2, [pc, #376]	; (8002a44 <HAL_ADC_PollForConversion+0x1f8>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d101      	bne.n	80028d4 <HAL_ADC_PollForConversion+0x88>
 80028d0:	4b5d      	ldr	r3, [pc, #372]	; (8002a48 <HAL_ADC_PollForConversion+0x1fc>)
 80028d2:	e000      	b.n	80028d6 <HAL_ADC_PollForConversion+0x8a>
 80028d4:	4b5d      	ldr	r3, [pc, #372]	; (8002a4c <HAL_ADC_PollForConversion+0x200>)
 80028d6:	4618      	mov	r0, r3
 80028d8:	f7ff fc54 	bl	8002184 <LL_ADC_GetMultiDMATransfer>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d007      	beq.n	80028f2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028e6:	f043 0220 	orr.w	r2, r3, #32
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	65da      	str	r2, [r3, #92]	; 0x5c
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e0a3      	b.n	8002a3a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80028f2:	2304      	movs	r3, #4
 80028f4:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80028f6:	f7ff faa5 	bl	8001e44 <HAL_GetTick>
 80028fa:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80028fc:	e021      	b.n	8002942 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002904:	d01d      	beq.n	8002942 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002906:	f7ff fa9d 	bl	8001e44 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	683a      	ldr	r2, [r7, #0]
 8002912:	429a      	cmp	r2, r3
 8002914:	d302      	bcc.n	800291c <HAL_ADC_PollForConversion+0xd0>
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d112      	bne.n	8002942 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	69fb      	ldr	r3, [r7, #28]
 8002924:	4013      	ands	r3, r2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d10b      	bne.n	8002942 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800292e:	f043 0204 	orr.w	r2, r3, #4
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	2200      	movs	r2, #0
 800293a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

          return HAL_TIMEOUT;
 800293e:	2303      	movs	r3, #3
 8002940:	e07b      	b.n	8002a3a <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d0d6      	beq.n	80028fe <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002954:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f7ff fb6f 	bl	8002044 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002966:	4603      	mov	r3, r0
 8002968:	2b00      	cmp	r3, #0
 800296a:	d01c      	beq.n	80029a6 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	7f5b      	ldrb	r3, [r3, #29]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d118      	bne.n	80029a6 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 0308 	and.w	r3, r3, #8
 800297e:	2b08      	cmp	r3, #8
 8002980:	d111      	bne.n	80029a6 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002986:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	65da      	str	r2, [r3, #92]	; 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002992:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d105      	bne.n	80029a6 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800299e:	f043 0201 	orr.w	r2, r3, #1
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a26      	ldr	r2, [pc, #152]	; (8002a44 <HAL_ADC_PollForConversion+0x1f8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d009      	beq.n	80029c4 <HAL_ADC_PollForConversion+0x178>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a26      	ldr	r2, [pc, #152]	; (8002a50 <HAL_ADC_PollForConversion+0x204>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d002      	beq.n	80029c0 <HAL_ADC_PollForConversion+0x174>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	e003      	b.n	80029c8 <HAL_ADC_PollForConversion+0x17c>
 80029c0:	4b24      	ldr	r3, [pc, #144]	; (8002a54 <HAL_ADC_PollForConversion+0x208>)
 80029c2:	e001      	b.n	80029c8 <HAL_ADC_PollForConversion+0x17c>
 80029c4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6812      	ldr	r2, [r2, #0]
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d008      	beq.n	80029e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d005      	beq.n	80029e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b05      	cmp	r3, #5
 80029da:	d002      	beq.n	80029e2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	2b09      	cmp	r3, #9
 80029e0:	d104      	bne.n	80029ec <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	68db      	ldr	r3, [r3, #12]
 80029e8:	61bb      	str	r3, [r7, #24]
 80029ea:	e014      	b.n	8002a16 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a14      	ldr	r2, [pc, #80]	; (8002a44 <HAL_ADC_PollForConversion+0x1f8>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d009      	beq.n	8002a0a <HAL_ADC_PollForConversion+0x1be>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a15      	ldr	r2, [pc, #84]	; (8002a50 <HAL_ADC_PollForConversion+0x204>)
 80029fc:	4293      	cmp	r3, r2
 80029fe:	d002      	beq.n	8002a06 <HAL_ADC_PollForConversion+0x1ba>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	e003      	b.n	8002a0e <HAL_ADC_PollForConversion+0x1c2>
 8002a06:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <HAL_ADC_PollForConversion+0x208>)
 8002a08:	e001      	b.n	8002a0e <HAL_ADC_PollForConversion+0x1c2>
 8002a0a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a0e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d104      	bne.n	8002a26 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	2208      	movs	r2, #8
 8002a22:	601a      	str	r2, [r3, #0]
 8002a24:	e008      	b.n	8002a38 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002a26:	69bb      	ldr	r3, [r7, #24]
 8002a28:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d103      	bne.n	8002a38 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	220c      	movs	r2, #12
 8002a36:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3720      	adds	r7, #32
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	50000100 	.word	0x50000100
 8002a48:	50000300 	.word	0x50000300
 8002a4c:	50000700 	.word	0x50000700
 8002a50:	50000500 	.word	0x50000500
 8002a54:	50000400 	.word	0x50000400

08002a58 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr
	...

08002a74 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b0b6      	sub	sp, #216	; 0xd8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
 8002a7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d102      	bne.n	8002a98 <HAL_ADC_ConfigChannel+0x24>
 8002a92:	2302      	movs	r3, #2
 8002a94:	f000 bc13 	b.w	80032be <HAL_ADC_ConfigChannel+0x84a>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2201      	movs	r2, #1
 8002a9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	f7ff fc04 	bl	80022b2 <LL_ADC_REG_IsConversionOngoing>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	f040 83f3 	bne.w	8003298 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	6859      	ldr	r1, [r3, #4]
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	f7ff fad3 	bl	800206a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff fbf2 	bl	80022b2 <LL_ADC_REG_IsConversionOngoing>
 8002ace:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fbfe 	bl	80022d8 <LL_ADC_INJ_IsConversionOngoing>
 8002adc:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002ae0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f040 81d9 	bne.w	8002e9c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002aea:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	f040 81d4 	bne.w	8002e9c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002afc:	d10f      	bne.n	8002b1e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	2200      	movs	r2, #0
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f7ff fada 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002b16:	4618      	mov	r0, r3
 8002b18:	f7ff fa81 	bl	800201e <LL_ADC_SetSamplingTimeCommonConfig>
 8002b1c:	e00e      	b.n	8002b3c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	6819      	ldr	r1, [r3, #0]
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	689b      	ldr	r3, [r3, #8]
 8002b2a:	461a      	mov	r2, r3
 8002b2c:	f7ff fac9 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2100      	movs	r1, #0
 8002b36:	4618      	mov	r0, r3
 8002b38:	f7ff fa71 	bl	800201e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	695a      	ldr	r2, [r3, #20]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68db      	ldr	r3, [r3, #12]
 8002b46:	08db      	lsrs	r3, r3, #3
 8002b48:	f003 0303 	and.w	r3, r3, #3
 8002b4c:	005b      	lsls	r3, r3, #1
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	691b      	ldr	r3, [r3, #16]
 8002b5a:	2b04      	cmp	r3, #4
 8002b5c:	d022      	beq.n	8002ba4 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6818      	ldr	r0, [r3, #0]
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6919      	ldr	r1, [r3, #16]
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	681a      	ldr	r2, [r3, #0]
 8002b6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002b6e:	f7ff f9cb 	bl	8001f08 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	6919      	ldr	r1, [r3, #16]
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	461a      	mov	r2, r3
 8002b80:	f7ff fa17 	bl	8001fb2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6818      	ldr	r0, [r3, #0]
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	6919      	ldr	r1, [r3, #16]
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	7f1b      	ldrb	r3, [r3, #28]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d102      	bne.n	8002b9a <HAL_ADC_ConfigChannel+0x126>
 8002b94:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b98:	e000      	b.n	8002b9c <HAL_ADC_ConfigChannel+0x128>
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	f7ff fa23 	bl	8001fe8 <LL_ADC_SetOffsetSaturation>
 8002ba2:	e17b      	b.n	8002e9c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	2100      	movs	r1, #0
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f9d0 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10a      	bne.n	8002bd0 <HAL_ADC_ConfigChannel+0x15c>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff f9c5 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	0e9b      	lsrs	r3, r3, #26
 8002bca:	f003 021f 	and.w	r2, r3, #31
 8002bce:	e01e      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x19a>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2100      	movs	r1, #0
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f9ba 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002be6:	fa93 f3a3 	rbit	r3, r3
 8002bea:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002bee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002bf2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002bf6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d101      	bne.n	8002c02 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002bfe:	2320      	movs	r3, #32
 8002c00:	e004      	b.n	8002c0c <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002c02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c06:	fab3 f383 	clz	r3, r3
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d105      	bne.n	8002c26 <HAL_ADC_ConfigChannel+0x1b2>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	0e9b      	lsrs	r3, r3, #26
 8002c20:	f003 031f 	and.w	r3, r3, #31
 8002c24:	e018      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x1e4>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c32:	fa93 f3a3 	rbit	r3, r3
 8002c36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c3e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c42:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002c4a:	2320      	movs	r3, #32
 8002c4c:	e004      	b.n	8002c58 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d106      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2200      	movs	r2, #0
 8002c62:	2100      	movs	r1, #0
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff f989 	bl	8001f7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2101      	movs	r1, #1
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff f96d 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002c76:	4603      	mov	r3, r0
 8002c78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d10a      	bne.n	8002c96 <HAL_ADC_ConfigChannel+0x222>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	2101      	movs	r1, #1
 8002c86:	4618      	mov	r0, r3
 8002c88:	f7ff f962 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	0e9b      	lsrs	r3, r3, #26
 8002c90:	f003 021f 	and.w	r2, r3, #31
 8002c94:	e01e      	b.n	8002cd4 <HAL_ADC_ConfigChannel+0x260>
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	2101      	movs	r1, #1
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f7ff f957 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cac:	fa93 f3a3 	rbit	r3, r3
 8002cb0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002cb4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cb8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002cbc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d101      	bne.n	8002cc8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002cc4:	2320      	movs	r3, #32
 8002cc6:	e004      	b.n	8002cd2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002cc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002ccc:	fab3 f383 	clz	r3, r3
 8002cd0:	b2db      	uxtb	r3, r3
 8002cd2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d105      	bne.n	8002cec <HAL_ADC_ConfigChannel+0x278>
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	0e9b      	lsrs	r3, r3, #26
 8002ce6:	f003 031f 	and.w	r3, r3, #31
 8002cea:	e018      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x2aa>
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002cf8:	fa93 f3a3 	rbit	r3, r3
 8002cfc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002d00:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d04:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002d08:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002d10:	2320      	movs	r3, #32
 8002d12:	e004      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d18:	fab3 f383 	clz	r3, r3
 8002d1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d106      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2200      	movs	r2, #0
 8002d28:	2101      	movs	r1, #1
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff f926 	bl	8001f7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	2102      	movs	r1, #2
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff f90a 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10a      	bne.n	8002d5c <HAL_ADC_ConfigChannel+0x2e8>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7ff f8ff 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002d52:	4603      	mov	r3, r0
 8002d54:	0e9b      	lsrs	r3, r3, #26
 8002d56:	f003 021f 	and.w	r2, r3, #31
 8002d5a:	e01e      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x326>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2102      	movs	r1, #2
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7ff f8f4 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d72:	fa93 f3a3 	rbit	r3, r3
 8002d76:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002d7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d7e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002d82:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002d8a:	2320      	movs	r3, #32
 8002d8c:	e004      	b.n	8002d98 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002d8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d92:	fab3 f383 	clz	r3, r3
 8002d96:	b2db      	uxtb	r3, r3
 8002d98:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d105      	bne.n	8002db2 <HAL_ADC_ConfigChannel+0x33e>
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	0e9b      	lsrs	r3, r3, #26
 8002dac:	f003 031f 	and.w	r3, r3, #31
 8002db0:	e016      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x36c>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002dbe:	fa93 f3a3 	rbit	r3, r3
 8002dc2:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002dc4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dc6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002dca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002dd2:	2320      	movs	r3, #32
 8002dd4:	e004      	b.n	8002de0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dda:	fab3 f383 	clz	r3, r3
 8002dde:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002de0:	429a      	cmp	r2, r3
 8002de2:	d106      	bne.n	8002df2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2200      	movs	r2, #0
 8002dea:	2102      	movs	r1, #2
 8002dec:	4618      	mov	r0, r3
 8002dee:	f7ff f8c5 	bl	8001f7c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	2103      	movs	r1, #3
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff f8a9 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d10a      	bne.n	8002e1e <HAL_ADC_ConfigChannel+0x3aa>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2103      	movs	r1, #3
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7ff f89e 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002e14:	4603      	mov	r3, r0
 8002e16:	0e9b      	lsrs	r3, r3, #26
 8002e18:	f003 021f 	and.w	r2, r3, #31
 8002e1c:	e017      	b.n	8002e4e <HAL_ADC_ConfigChannel+0x3da>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2103      	movs	r1, #3
 8002e24:	4618      	mov	r0, r3
 8002e26:	f7ff f893 	bl	8001f50 <LL_ADC_GetOffsetChannel>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e36:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e38:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e3a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002e40:	2320      	movs	r3, #32
 8002e42:	e003      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002e44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e46:	fab3 f383 	clz	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d105      	bne.n	8002e66 <HAL_ADC_ConfigChannel+0x3f2>
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	0e9b      	lsrs	r3, r3, #26
 8002e60:	f003 031f 	and.w	r3, r3, #31
 8002e64:	e011      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x416>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e6e:	fa93 f3a3 	rbit	r3, r3
 8002e72:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002e74:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e76:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d101      	bne.n	8002e82 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002e7e:	2320      	movs	r3, #32
 8002e80:	e003      	b.n	8002e8a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e84:	fab3 f383 	clz	r3, r3
 8002e88:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d106      	bne.n	8002e9c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2200      	movs	r2, #0
 8002e94:	2103      	movs	r1, #3
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7ff f870 	bl	8001f7c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	f7ff f9df 	bl	8002264 <LL_ADC_IsEnabled>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f040 813d 	bne.w	8003128 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6818      	ldr	r0, [r3, #0]
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	6819      	ldr	r1, [r3, #0]
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	461a      	mov	r2, r3
 8002ebc:	f7ff f92c 	bl	8002118 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	4aa2      	ldr	r2, [pc, #648]	; (8003150 <HAL_ADC_ConfigChannel+0x6dc>)
 8002ec6:	4293      	cmp	r3, r2
 8002ec8:	f040 812e 	bne.w	8003128 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d10b      	bne.n	8002ef4 <HAL_ADC_ConfigChannel+0x480>
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	0e9b      	lsrs	r3, r3, #26
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	f003 031f 	and.w	r3, r3, #31
 8002ee8:	2b09      	cmp	r3, #9
 8002eea:	bf94      	ite	ls
 8002eec:	2301      	movls	r3, #1
 8002eee:	2300      	movhi	r3, #0
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	e019      	b.n	8002f28 <HAL_ADC_ConfigChannel+0x4b4>
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002efc:	fa93 f3a3 	rbit	r3, r3
 8002f00:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002f02:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f04:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002f06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	e003      	b.n	8002f18 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002f10:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f12:	fab3 f383 	clz	r3, r3
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	3301      	adds	r3, #1
 8002f1a:	f003 031f 	and.w	r3, r3, #31
 8002f1e:	2b09      	cmp	r3, #9
 8002f20:	bf94      	ite	ls
 8002f22:	2301      	movls	r3, #1
 8002f24:	2300      	movhi	r3, #0
 8002f26:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d079      	beq.n	8003020 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d107      	bne.n	8002f48 <HAL_ADC_ConfigChannel+0x4d4>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	0e9b      	lsrs	r3, r3, #26
 8002f3e:	3301      	adds	r3, #1
 8002f40:	069b      	lsls	r3, r3, #26
 8002f42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f46:	e015      	b.n	8002f74 <HAL_ADC_ConfigChannel+0x500>
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f50:	fa93 f3a3 	rbit	r3, r3
 8002f54:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f58:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002f5a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002f60:	2320      	movs	r3, #32
 8002f62:	e003      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002f64:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f66:	fab3 f383 	clz	r3, r3
 8002f6a:	b2db      	uxtb	r3, r3
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	069b      	lsls	r3, r3, #26
 8002f70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d109      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x520>
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	0e9b      	lsrs	r3, r3, #26
 8002f86:	3301      	adds	r3, #1
 8002f88:	f003 031f 	and.w	r3, r3, #31
 8002f8c:	2101      	movs	r1, #1
 8002f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f92:	e017      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x550>
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f9c:	fa93 f3a3 	rbit	r3, r3
 8002fa0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002fa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fa4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002fa6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002fac:	2320      	movs	r3, #32
 8002fae:	e003      	b.n	8002fb8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002fb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fb2:	fab3 f383 	clz	r3, r3
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	3301      	adds	r3, #1
 8002fba:	f003 031f 	and.w	r3, r3, #31
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	ea42 0103 	orr.w	r1, r2, r3
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d10a      	bne.n	8002fea <HAL_ADC_ConfigChannel+0x576>
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	0e9b      	lsrs	r3, r3, #26
 8002fda:	3301      	adds	r3, #1
 8002fdc:	f003 021f 	and.w	r2, r3, #31
 8002fe0:	4613      	mov	r3, r2
 8002fe2:	005b      	lsls	r3, r3, #1
 8002fe4:	4413      	add	r3, r2
 8002fe6:	051b      	lsls	r3, r3, #20
 8002fe8:	e018      	b.n	800301c <HAL_ADC_ConfigChannel+0x5a8>
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ff0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ff2:	fa93 f3a3 	rbit	r3, r3
 8002ff6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ffa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002ffc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003002:	2320      	movs	r3, #32
 8003004:	e003      	b.n	800300e <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003008:	fab3 f383 	clz	r3, r3
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3301      	adds	r3, #1
 8003010:	f003 021f 	and.w	r2, r3, #31
 8003014:	4613      	mov	r3, r2
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4413      	add	r3, r2
 800301a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800301c:	430b      	orrs	r3, r1
 800301e:	e07e      	b.n	800311e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003028:	2b00      	cmp	r3, #0
 800302a:	d107      	bne.n	800303c <HAL_ADC_ConfigChannel+0x5c8>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	0e9b      	lsrs	r3, r3, #26
 8003032:	3301      	adds	r3, #1
 8003034:	069b      	lsls	r3, r3, #26
 8003036:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800303a:	e015      	b.n	8003068 <HAL_ADC_ConfigChannel+0x5f4>
 800303c:	683b      	ldr	r3, [r7, #0]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003044:	fa93 f3a3 	rbit	r3, r3
 8003048:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800304a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800304c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800304e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003054:	2320      	movs	r3, #32
 8003056:	e003      	b.n	8003060 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003058:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305a:	fab3 f383 	clz	r3, r3
 800305e:	b2db      	uxtb	r3, r3
 8003060:	3301      	adds	r3, #1
 8003062:	069b      	lsls	r3, r3, #26
 8003064:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003070:	2b00      	cmp	r3, #0
 8003072:	d109      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x614>
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	0e9b      	lsrs	r3, r3, #26
 800307a:	3301      	adds	r3, #1
 800307c:	f003 031f 	and.w	r3, r3, #31
 8003080:	2101      	movs	r1, #1
 8003082:	fa01 f303 	lsl.w	r3, r1, r3
 8003086:	e017      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x644>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800308e:	6a3b      	ldr	r3, [r7, #32]
 8003090:	fa93 f3a3 	rbit	r3, r3
 8003094:	61fb      	str	r3, [r7, #28]
  return result;
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800309a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800309c:	2b00      	cmp	r3, #0
 800309e:	d101      	bne.n	80030a4 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80030a0:	2320      	movs	r3, #32
 80030a2:	e003      	b.n	80030ac <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80030a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a6:	fab3 f383 	clz	r3, r3
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	3301      	adds	r3, #1
 80030ae:	f003 031f 	and.w	r3, r3, #31
 80030b2:	2101      	movs	r1, #1
 80030b4:	fa01 f303 	lsl.w	r3, r1, r3
 80030b8:	ea42 0103 	orr.w	r1, r2, r3
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10d      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x670>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	0e9b      	lsrs	r3, r3, #26
 80030ce:	3301      	adds	r3, #1
 80030d0:	f003 021f 	and.w	r2, r3, #31
 80030d4:	4613      	mov	r3, r2
 80030d6:	005b      	lsls	r3, r3, #1
 80030d8:	4413      	add	r3, r2
 80030da:	3b1e      	subs	r3, #30
 80030dc:	051b      	lsls	r3, r3, #20
 80030de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80030e2:	e01b      	b.n	800311c <HAL_ADC_ConfigChannel+0x6a8>
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	fa93 f3a3 	rbit	r3, r3
 80030f0:	613b      	str	r3, [r7, #16]
  return result;
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80030fc:	2320      	movs	r3, #32
 80030fe:	e003      	b.n	8003108 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	fab3 f383 	clz	r3, r3
 8003106:	b2db      	uxtb	r3, r3
 8003108:	3301      	adds	r3, #1
 800310a:	f003 021f 	and.w	r2, r3, #31
 800310e:	4613      	mov	r3, r2
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	4413      	add	r3, r2
 8003114:	3b1e      	subs	r3, #30
 8003116:	051b      	lsls	r3, r3, #20
 8003118:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800311c:	430b      	orrs	r3, r1
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	6892      	ldr	r2, [r2, #8]
 8003122:	4619      	mov	r1, r3
 8003124:	f7fe ffcd 	bl	80020c2 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	4b09      	ldr	r3, [pc, #36]	; (8003154 <HAL_ADC_ConfigChannel+0x6e0>)
 800312e:	4013      	ands	r3, r2
 8003130:	2b00      	cmp	r3, #0
 8003132:	f000 80be 	beq.w	80032b2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800313e:	d004      	beq.n	800314a <HAL_ADC_ConfigChannel+0x6d6>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	4a04      	ldr	r2, [pc, #16]	; (8003158 <HAL_ADC_ConfigChannel+0x6e4>)
 8003146:	4293      	cmp	r3, r2
 8003148:	d10a      	bne.n	8003160 <HAL_ADC_ConfigChannel+0x6ec>
 800314a:	4b04      	ldr	r3, [pc, #16]	; (800315c <HAL_ADC_ConfigChannel+0x6e8>)
 800314c:	e009      	b.n	8003162 <HAL_ADC_ConfigChannel+0x6ee>
 800314e:	bf00      	nop
 8003150:	407f0000 	.word	0x407f0000
 8003154:	80080000 	.word	0x80080000
 8003158:	50000100 	.word	0x50000100
 800315c:	50000300 	.word	0x50000300
 8003160:	4b59      	ldr	r3, [pc, #356]	; (80032c8 <HAL_ADC_ConfigChannel+0x854>)
 8003162:	4618      	mov	r0, r3
 8003164:	f7fe fec2 	bl	8001eec <LL_ADC_GetCommonPathInternalCh>
 8003168:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a56      	ldr	r2, [pc, #344]	; (80032cc <HAL_ADC_ConfigChannel+0x858>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d004      	beq.n	8003180 <HAL_ADC_ConfigChannel+0x70c>
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a55      	ldr	r2, [pc, #340]	; (80032d0 <HAL_ADC_ConfigChannel+0x85c>)
 800317c:	4293      	cmp	r3, r2
 800317e:	d13a      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003180:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003184:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d134      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003194:	d005      	beq.n	80031a2 <HAL_ADC_ConfigChannel+0x72e>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a4e      	ldr	r2, [pc, #312]	; (80032d4 <HAL_ADC_ConfigChannel+0x860>)
 800319c:	4293      	cmp	r3, r2
 800319e:	f040 8085 	bne.w	80032ac <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031aa:	d004      	beq.n	80031b6 <HAL_ADC_ConfigChannel+0x742>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a49      	ldr	r2, [pc, #292]	; (80032d8 <HAL_ADC_ConfigChannel+0x864>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <HAL_ADC_ConfigChannel+0x746>
 80031b6:	4a49      	ldr	r2, [pc, #292]	; (80032dc <HAL_ADC_ConfigChannel+0x868>)
 80031b8:	e000      	b.n	80031bc <HAL_ADC_ConfigChannel+0x748>
 80031ba:	4a43      	ldr	r2, [pc, #268]	; (80032c8 <HAL_ADC_ConfigChannel+0x854>)
 80031bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031c0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80031c4:	4619      	mov	r1, r3
 80031c6:	4610      	mov	r0, r2
 80031c8:	f7fe fe7d 	bl	8001ec6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80031cc:	4b44      	ldr	r3, [pc, #272]	; (80032e0 <HAL_ADC_ConfigChannel+0x86c>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	099b      	lsrs	r3, r3, #6
 80031d2:	4a44      	ldr	r2, [pc, #272]	; (80032e4 <HAL_ADC_ConfigChannel+0x870>)
 80031d4:	fba2 2303 	umull	r2, r3, r2, r3
 80031d8:	099b      	lsrs	r3, r3, #6
 80031da:	1c5a      	adds	r2, r3, #1
 80031dc:	4613      	mov	r3, r2
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	4413      	add	r3, r2
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031e6:	e002      	b.n	80031ee <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	3b01      	subs	r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d1f9      	bne.n	80031e8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031f4:	e05a      	b.n	80032ac <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a3b      	ldr	r2, [pc, #236]	; (80032e8 <HAL_ADC_ConfigChannel+0x874>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d125      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7d8>
 8003200:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003204:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d11f      	bne.n	800324c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a31      	ldr	r2, [pc, #196]	; (80032d8 <HAL_ADC_ConfigChannel+0x864>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d104      	bne.n	8003220 <HAL_ADC_ConfigChannel+0x7ac>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	4a34      	ldr	r2, [pc, #208]	; (80032ec <HAL_ADC_ConfigChannel+0x878>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d047      	beq.n	80032b0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003228:	d004      	beq.n	8003234 <HAL_ADC_ConfigChannel+0x7c0>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a2a      	ldr	r2, [pc, #168]	; (80032d8 <HAL_ADC_ConfigChannel+0x864>)
 8003230:	4293      	cmp	r3, r2
 8003232:	d101      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x7c4>
 8003234:	4a29      	ldr	r2, [pc, #164]	; (80032dc <HAL_ADC_ConfigChannel+0x868>)
 8003236:	e000      	b.n	800323a <HAL_ADC_ConfigChannel+0x7c6>
 8003238:	4a23      	ldr	r2, [pc, #140]	; (80032c8 <HAL_ADC_ConfigChannel+0x854>)
 800323a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800323e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003242:	4619      	mov	r1, r3
 8003244:	4610      	mov	r0, r2
 8003246:	f7fe fe3e 	bl	8001ec6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800324a:	e031      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	4a27      	ldr	r2, [pc, #156]	; (80032f0 <HAL_ADC_ConfigChannel+0x87c>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d12d      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003256:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800325a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d127      	bne.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	4a1c      	ldr	r2, [pc, #112]	; (80032d8 <HAL_ADC_ConfigChannel+0x864>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d022      	beq.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003274:	d004      	beq.n	8003280 <HAL_ADC_ConfigChannel+0x80c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a17      	ldr	r2, [pc, #92]	; (80032d8 <HAL_ADC_ConfigChannel+0x864>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d101      	bne.n	8003284 <HAL_ADC_ConfigChannel+0x810>
 8003280:	4a16      	ldr	r2, [pc, #88]	; (80032dc <HAL_ADC_ConfigChannel+0x868>)
 8003282:	e000      	b.n	8003286 <HAL_ADC_ConfigChannel+0x812>
 8003284:	4a10      	ldr	r2, [pc, #64]	; (80032c8 <HAL_ADC_ConfigChannel+0x854>)
 8003286:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800328a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800328e:	4619      	mov	r1, r3
 8003290:	4610      	mov	r0, r2
 8003292:	f7fe fe18 	bl	8001ec6 <LL_ADC_SetCommonPathInternalCh>
 8003296:	e00c      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329c:	f043 0220 	orr.w	r2, r3, #32
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80032a4:	2301      	movs	r3, #1
 80032a6:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80032aa:	e002      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80032ac:	bf00      	nop
 80032ae:	e000      	b.n	80032b2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80032b0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	2200      	movs	r2, #0
 80032b6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80032ba:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80032be:	4618      	mov	r0, r3
 80032c0:	37d8      	adds	r7, #216	; 0xd8
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	50000700 	.word	0x50000700
 80032cc:	c3210000 	.word	0xc3210000
 80032d0:	90c00010 	.word	0x90c00010
 80032d4:	50000600 	.word	0x50000600
 80032d8:	50000100 	.word	0x50000100
 80032dc:	50000300 	.word	0x50000300
 80032e0:	20000004 	.word	0x20000004
 80032e4:	053e2d63 	.word	0x053e2d63
 80032e8:	c7520000 	.word	0xc7520000
 80032ec:	50000500 	.word	0x50000500
 80032f0:	cb840000 	.word	0xcb840000

080032f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	4618      	mov	r0, r3
 8003302:	f7fe ffaf 	bl	8002264 <LL_ADC_IsEnabled>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d14d      	bne.n	80033a8 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	689a      	ldr	r2, [r3, #8]
 8003312:	4b28      	ldr	r3, [pc, #160]	; (80033b4 <ADC_Enable+0xc0>)
 8003314:	4013      	ands	r3, r2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d00d      	beq.n	8003336 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800331e:	f043 0210 	orr.w	r2, r3, #16
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800332a:	f043 0201 	orr.w	r2, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e039      	b.n	80033aa <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7fe ff7e 	bl	800223c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003340:	f7fe fd80 	bl	8001e44 <HAL_GetTick>
 8003344:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003346:	e028      	b.n	800339a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7fe ff89 	bl	8002264 <LL_ADC_IsEnabled>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d104      	bne.n	8003362 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4618      	mov	r0, r3
 800335e:	f7fe ff6d 	bl	800223c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003362:	f7fe fd6f 	bl	8001e44 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d914      	bls.n	800339a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0301 	and.w	r3, r3, #1
 800337a:	2b01      	cmp	r3, #1
 800337c:	d00d      	beq.n	800339a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003382:	f043 0210 	orr.w	r2, r3, #16
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338e:	f043 0201 	orr.w	r2, r3, #1
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e007      	b.n	80033aa <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0301 	and.w	r3, r3, #1
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d1cf      	bne.n	8003348 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80033a8:	2300      	movs	r3, #0
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	3710      	adds	r7, #16
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	8000003f 	.word	0x8000003f

080033b8 <LL_ADC_IsEnabled>:
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	689b      	ldr	r3, [r3, #8]
 80033c4:	f003 0301 	and.w	r3, r3, #1
 80033c8:	2b01      	cmp	r3, #1
 80033ca:	d101      	bne.n	80033d0 <LL_ADC_IsEnabled+0x18>
 80033cc:	2301      	movs	r3, #1
 80033ce:	e000      	b.n	80033d2 <LL_ADC_IsEnabled+0x1a>
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	370c      	adds	r7, #12
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <LL_ADC_REG_IsConversionOngoing>:
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f003 0304 	and.w	r3, r3, #4
 80033ee:	2b04      	cmp	r3, #4
 80033f0:	d101      	bne.n	80033f6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80033f2:	2301      	movs	r3, #1
 80033f4:	e000      	b.n	80033f8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003404:	b590      	push	{r4, r7, lr}
 8003406:	b0a1      	sub	sp, #132	; 0x84
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800340e:	2300      	movs	r3, #0
 8003410:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800341a:	2b01      	cmp	r3, #1
 800341c:	d101      	bne.n	8003422 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800341e:	2302      	movs	r3, #2
 8003420:	e0e7      	b.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2201      	movs	r2, #1
 8003426:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 800342a:	2300      	movs	r3, #0
 800342c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 800342e:	2300      	movs	r3, #0
 8003430:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800343a:	d102      	bne.n	8003442 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800343c:	4b6f      	ldr	r3, [pc, #444]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800343e:	60bb      	str	r3, [r7, #8]
 8003440:	e009      	b.n	8003456 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a6e      	ldr	r2, [pc, #440]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d102      	bne.n	8003452 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800344c:	4b6d      	ldr	r3, [pc, #436]	; (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800344e:	60bb      	str	r3, [r7, #8]
 8003450:	e001      	b.n	8003456 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003452:	2300      	movs	r3, #0
 8003454:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003456:	68bb      	ldr	r3, [r7, #8]
 8003458:	2b00      	cmp	r3, #0
 800345a:	d10b      	bne.n	8003474 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003460:	f043 0220 	orr.w	r2, r3, #32
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2200      	movs	r2, #0
 800346c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e0be      	b.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	4618      	mov	r0, r3
 8003478:	f7ff ffb1 	bl	80033de <LL_ADC_REG_IsConversionOngoing>
 800347c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	4618      	mov	r0, r3
 8003484:	f7ff ffab 	bl	80033de <LL_ADC_REG_IsConversionOngoing>
 8003488:	4603      	mov	r3, r0
 800348a:	2b00      	cmp	r3, #0
 800348c:	f040 80a0 	bne.w	80035d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003492:	2b00      	cmp	r3, #0
 8003494:	f040 809c 	bne.w	80035d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034a0:	d004      	beq.n	80034ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	4a55      	ldr	r2, [pc, #340]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d101      	bne.n	80034b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80034ac:	4b56      	ldr	r3, [pc, #344]	; (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80034ae:	e000      	b.n	80034b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80034b0:	4b56      	ldr	r3, [pc, #344]	; (800360c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80034b2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d04b      	beq.n	8003554 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80034c4:	683b      	ldr	r3, [r7, #0]
 80034c6:	6859      	ldr	r1, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80034ce:	035b      	lsls	r3, r3, #13
 80034d0:	430b      	orrs	r3, r1
 80034d2:	431a      	orrs	r2, r3
 80034d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80034d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034e0:	d004      	beq.n	80034ec <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	4a45      	ldr	r2, [pc, #276]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034e8:	4293      	cmp	r3, r2
 80034ea:	d10f      	bne.n	800350c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80034ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80034f0:	f7ff ff62 	bl	80033b8 <LL_ADC_IsEnabled>
 80034f4:	4604      	mov	r4, r0
 80034f6:	4841      	ldr	r0, [pc, #260]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80034f8:	f7ff ff5e 	bl	80033b8 <LL_ADC_IsEnabled>
 80034fc:	4603      	mov	r3, r0
 80034fe:	4323      	orrs	r3, r4
 8003500:	2b00      	cmp	r3, #0
 8003502:	bf0c      	ite	eq
 8003504:	2301      	moveq	r3, #1
 8003506:	2300      	movne	r3, #0
 8003508:	b2db      	uxtb	r3, r3
 800350a:	e012      	b.n	8003532 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800350c:	483c      	ldr	r0, [pc, #240]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800350e:	f7ff ff53 	bl	80033b8 <LL_ADC_IsEnabled>
 8003512:	4604      	mov	r4, r0
 8003514:	483b      	ldr	r0, [pc, #236]	; (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003516:	f7ff ff4f 	bl	80033b8 <LL_ADC_IsEnabled>
 800351a:	4603      	mov	r3, r0
 800351c:	431c      	orrs	r4, r3
 800351e:	483c      	ldr	r0, [pc, #240]	; (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003520:	f7ff ff4a 	bl	80033b8 <LL_ADC_IsEnabled>
 8003524:	4603      	mov	r3, r0
 8003526:	4323      	orrs	r3, r4
 8003528:	2b00      	cmp	r3, #0
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	2b00      	cmp	r3, #0
 8003534:	d056      	beq.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003536:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800353e:	f023 030f 	bic.w	r3, r3, #15
 8003542:	683a      	ldr	r2, [r7, #0]
 8003544:	6811      	ldr	r1, [r2, #0]
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	6892      	ldr	r2, [r2, #8]
 800354a:	430a      	orrs	r2, r1
 800354c:	431a      	orrs	r2, r3
 800354e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003550:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003552:	e047      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003554:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800355c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800355e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003568:	d004      	beq.n	8003574 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a23      	ldr	r2, [pc, #140]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d10f      	bne.n	8003594 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003574:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003578:	f7ff ff1e 	bl	80033b8 <LL_ADC_IsEnabled>
 800357c:	4604      	mov	r4, r0
 800357e:	481f      	ldr	r0, [pc, #124]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003580:	f7ff ff1a 	bl	80033b8 <LL_ADC_IsEnabled>
 8003584:	4603      	mov	r3, r0
 8003586:	4323      	orrs	r3, r4
 8003588:	2b00      	cmp	r3, #0
 800358a:	bf0c      	ite	eq
 800358c:	2301      	moveq	r3, #1
 800358e:	2300      	movne	r3, #0
 8003590:	b2db      	uxtb	r3, r3
 8003592:	e012      	b.n	80035ba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003594:	481a      	ldr	r0, [pc, #104]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003596:	f7ff ff0f 	bl	80033b8 <LL_ADC_IsEnabled>
 800359a:	4604      	mov	r4, r0
 800359c:	4819      	ldr	r0, [pc, #100]	; (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800359e:	f7ff ff0b 	bl	80033b8 <LL_ADC_IsEnabled>
 80035a2:	4603      	mov	r3, r0
 80035a4:	431c      	orrs	r4, r3
 80035a6:	481a      	ldr	r0, [pc, #104]	; (8003610 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80035a8:	f7ff ff06 	bl	80033b8 <LL_ADC_IsEnabled>
 80035ac:	4603      	mov	r3, r0
 80035ae:	4323      	orrs	r3, r4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	bf0c      	ite	eq
 80035b4:	2301      	moveq	r3, #1
 80035b6:	2300      	movne	r3, #0
 80035b8:	b2db      	uxtb	r3, r3
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d012      	beq.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035c6:	f023 030f 	bic.w	r3, r3, #15
 80035ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80035cc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035ce:	e009      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80035e2:	e000      	b.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80035ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3784      	adds	r7, #132	; 0x84
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd90      	pop	{r4, r7, pc}
 80035fa:	bf00      	nop
 80035fc:	50000100 	.word	0x50000100
 8003600:	50000400 	.word	0x50000400
 8003604:	50000500 	.word	0x50000500
 8003608:	50000300 	.word	0x50000300
 800360c:	50000700 	.word	0x50000700
 8003610:	50000600 	.word	0x50000600

08003614 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003614:	b480      	push	{r7}
 8003616:	b085      	sub	sp, #20
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <__NVIC_SetPriorityGrouping+0x44>)
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003630:	4013      	ands	r3, r2
 8003632:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003638:	68bb      	ldr	r3, [r7, #8]
 800363a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800363c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003640:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003644:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003646:	4a04      	ldr	r2, [pc, #16]	; (8003658 <__NVIC_SetPriorityGrouping+0x44>)
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	60d3      	str	r3, [r2, #12]
}
 800364c:	bf00      	nop
 800364e:	3714      	adds	r7, #20
 8003650:	46bd      	mov	sp, r7
 8003652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003656:	4770      	bx	lr
 8003658:	e000ed00 	.word	0xe000ed00

0800365c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800365c:	b480      	push	{r7}
 800365e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003660:	4b04      	ldr	r3, [pc, #16]	; (8003674 <__NVIC_GetPriorityGrouping+0x18>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	0a1b      	lsrs	r3, r3, #8
 8003666:	f003 0307 	and.w	r3, r3, #7
}
 800366a:	4618      	mov	r0, r3
 800366c:	46bd      	mov	sp, r7
 800366e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003672:	4770      	bx	lr
 8003674:	e000ed00 	.word	0xe000ed00

08003678 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003686:	2b00      	cmp	r3, #0
 8003688:	db0b      	blt.n	80036a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	f003 021f 	and.w	r2, r3, #31
 8003690:	4907      	ldr	r1, [pc, #28]	; (80036b0 <__NVIC_EnableIRQ+0x38>)
 8003692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003696:	095b      	lsrs	r3, r3, #5
 8003698:	2001      	movs	r0, #1
 800369a:	fa00 f202 	lsl.w	r2, r0, r2
 800369e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036a2:	bf00      	nop
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000e100 	.word	0xe000e100

080036b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	6039      	str	r1, [r7, #0]
 80036be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	db0a      	blt.n	80036de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	490c      	ldr	r1, [pc, #48]	; (8003700 <__NVIC_SetPriority+0x4c>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	0112      	lsls	r2, r2, #4
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	440b      	add	r3, r1
 80036d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036dc:	e00a      	b.n	80036f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	4908      	ldr	r1, [pc, #32]	; (8003704 <__NVIC_SetPriority+0x50>)
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	3b04      	subs	r3, #4
 80036ec:	0112      	lsls	r2, r2, #4
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	440b      	add	r3, r1
 80036f2:	761a      	strb	r2, [r3, #24]
}
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fe:	4770      	bx	lr
 8003700:	e000e100 	.word	0xe000e100
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003708:	b480      	push	{r7}
 800370a:	b089      	sub	sp, #36	; 0x24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f1c3 0307 	rsb	r3, r3, #7
 8003722:	2b04      	cmp	r3, #4
 8003724:	bf28      	it	cs
 8003726:	2304      	movcs	r3, #4
 8003728:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3304      	adds	r3, #4
 800372e:	2b06      	cmp	r3, #6
 8003730:	d902      	bls.n	8003738 <NVIC_EncodePriority+0x30>
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3b03      	subs	r3, #3
 8003736:	e000      	b.n	800373a <NVIC_EncodePriority+0x32>
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800373c:	f04f 32ff 	mov.w	r2, #4294967295
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	401a      	ands	r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003750:	f04f 31ff 	mov.w	r1, #4294967295
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa01 f303 	lsl.w	r3, r1, r3
 800375a:	43d9      	mvns	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003760:	4313      	orrs	r3, r2
         );
}
 8003762:	4618      	mov	r0, r3
 8003764:	3724      	adds	r7, #36	; 0x24
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr
	...

08003770 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b082      	sub	sp, #8
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	3b01      	subs	r3, #1
 800377c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003780:	d301      	bcc.n	8003786 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003782:	2301      	movs	r3, #1
 8003784:	e00f      	b.n	80037a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003786:	4a0a      	ldr	r2, [pc, #40]	; (80037b0 <SysTick_Config+0x40>)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	3b01      	subs	r3, #1
 800378c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800378e:	210f      	movs	r1, #15
 8003790:	f04f 30ff 	mov.w	r0, #4294967295
 8003794:	f7ff ff8e 	bl	80036b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003798:	4b05      	ldr	r3, [pc, #20]	; (80037b0 <SysTick_Config+0x40>)
 800379a:	2200      	movs	r2, #0
 800379c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800379e:	4b04      	ldr	r3, [pc, #16]	; (80037b0 <SysTick_Config+0x40>)
 80037a0:	2207      	movs	r2, #7
 80037a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	3708      	adds	r7, #8
 80037aa:	46bd      	mov	sp, r7
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	e000e010 	.word	0xe000e010

080037b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7ff ff29 	bl	8003614 <__NVIC_SetPriorityGrouping>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b086      	sub	sp, #24
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	4603      	mov	r3, r0
 80037d2:	60b9      	str	r1, [r7, #8]
 80037d4:	607a      	str	r2, [r7, #4]
 80037d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037d8:	f7ff ff40 	bl	800365c <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff90 	bl	8003708 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5f 	bl	80036b4 <__NVIC_SetPriority>
}
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	4603      	mov	r3, r0
 8003806:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800380c:	4618      	mov	r0, r3
 800380e:	f7ff ff33 	bl	8003678 <__NVIC_EnableIRQ>
}
 8003812:	bf00      	nop
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b082      	sub	sp, #8
 800381e:	af00      	add	r7, sp, #0
 8003820:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003822:	6878      	ldr	r0, [r7, #4]
 8003824:	f7ff ffa4 	bl	8003770 <SysTick_Config>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b087      	sub	sp, #28
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003842:	e15a      	b.n	8003afa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	2101      	movs	r1, #1
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	fa01 f303 	lsl.w	r3, r1, r3
 8003850:	4013      	ands	r3, r2
 8003852:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2b00      	cmp	r3, #0
 8003858:	f000 814c 	beq.w	8003af4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f003 0303 	and.w	r3, r3, #3
 8003864:	2b01      	cmp	r3, #1
 8003866:	d005      	beq.n	8003874 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003870:	2b02      	cmp	r3, #2
 8003872:	d130      	bne.n	80038d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	2203      	movs	r2, #3
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	43db      	mvns	r3, r3
 8003886:	693a      	ldr	r2, [r7, #16]
 8003888:	4013      	ands	r3, r2
 800388a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	68da      	ldr	r2, [r3, #12]
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	005b      	lsls	r3, r3, #1
 8003894:	fa02 f303 	lsl.w	r3, r2, r3
 8003898:	693a      	ldr	r2, [r7, #16]
 800389a:	4313      	orrs	r3, r2
 800389c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	693a      	ldr	r2, [r7, #16]
 80038a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80038aa:	2201      	movs	r2, #1
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	fa02 f303 	lsl.w	r3, r2, r3
 80038b2:	43db      	mvns	r3, r3
 80038b4:	693a      	ldr	r2, [r7, #16]
 80038b6:	4013      	ands	r3, r2
 80038b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	091b      	lsrs	r3, r3, #4
 80038c0:	f003 0201 	and.w	r2, r3, #1
 80038c4:	697b      	ldr	r3, [r7, #20]
 80038c6:	fa02 f303 	lsl.w	r3, r2, r3
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	693a      	ldr	r2, [r7, #16]
 80038d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038d6:	683b      	ldr	r3, [r7, #0]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d017      	beq.n	8003912 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	2203      	movs	r2, #3
 80038ee:	fa02 f303 	lsl.w	r3, r2, r3
 80038f2:	43db      	mvns	r3, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4013      	ands	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	689a      	ldr	r2, [r3, #8]
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	005b      	lsls	r3, r3, #1
 8003902:	fa02 f303 	lsl.w	r3, r2, r3
 8003906:	693a      	ldr	r2, [r7, #16]
 8003908:	4313      	orrs	r3, r2
 800390a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	693a      	ldr	r2, [r7, #16]
 8003910:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	2b02      	cmp	r3, #2
 800391c:	d123      	bne.n	8003966 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	08da      	lsrs	r2, r3, #3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	3208      	adds	r2, #8
 8003926:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800392a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800392c:	697b      	ldr	r3, [r7, #20]
 800392e:	f003 0307 	and.w	r3, r3, #7
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	220f      	movs	r2, #15
 8003936:	fa02 f303 	lsl.w	r3, r2, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	4013      	ands	r3, r2
 8003940:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	697b      	ldr	r3, [r7, #20]
 8003948:	f003 0307 	and.w	r3, r3, #7
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	fa02 f303 	lsl.w	r3, r2, r3
 8003952:	693a      	ldr	r2, [r7, #16]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	08da      	lsrs	r2, r3, #3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3208      	adds	r2, #8
 8003960:	6939      	ldr	r1, [r7, #16]
 8003962:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	005b      	lsls	r3, r3, #1
 8003970:	2203      	movs	r2, #3
 8003972:	fa02 f303 	lsl.w	r3, r2, r3
 8003976:	43db      	mvns	r3, r3
 8003978:	693a      	ldr	r2, [r7, #16]
 800397a:	4013      	ands	r3, r2
 800397c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800397e:	683b      	ldr	r3, [r7, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f003 0203 	and.w	r2, r3, #3
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	005b      	lsls	r3, r3, #1
 800398a:	fa02 f303 	lsl.w	r3, r2, r3
 800398e:	693a      	ldr	r2, [r7, #16]
 8003990:	4313      	orrs	r3, r2
 8003992:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	693a      	ldr	r2, [r7, #16]
 8003998:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	f000 80a6 	beq.w	8003af4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039a8:	4b5b      	ldr	r3, [pc, #364]	; (8003b18 <HAL_GPIO_Init+0x2e4>)
 80039aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ac:	4a5a      	ldr	r2, [pc, #360]	; (8003b18 <HAL_GPIO_Init+0x2e4>)
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	6613      	str	r3, [r2, #96]	; 0x60
 80039b4:	4b58      	ldr	r3, [pc, #352]	; (8003b18 <HAL_GPIO_Init+0x2e4>)
 80039b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	60bb      	str	r3, [r7, #8]
 80039be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039c0:	4a56      	ldr	r2, [pc, #344]	; (8003b1c <HAL_GPIO_Init+0x2e8>)
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	089b      	lsrs	r3, r3, #2
 80039c6:	3302      	adds	r3, #2
 80039c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80039ce:	697b      	ldr	r3, [r7, #20]
 80039d0:	f003 0303 	and.w	r3, r3, #3
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	220f      	movs	r2, #15
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	43db      	mvns	r3, r3
 80039de:	693a      	ldr	r2, [r7, #16]
 80039e0:	4013      	ands	r3, r2
 80039e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80039ea:	d01f      	beq.n	8003a2c <HAL_GPIO_Init+0x1f8>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a4c      	ldr	r2, [pc, #304]	; (8003b20 <HAL_GPIO_Init+0x2ec>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d019      	beq.n	8003a28 <HAL_GPIO_Init+0x1f4>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	4a4b      	ldr	r2, [pc, #300]	; (8003b24 <HAL_GPIO_Init+0x2f0>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d013      	beq.n	8003a24 <HAL_GPIO_Init+0x1f0>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	4a4a      	ldr	r2, [pc, #296]	; (8003b28 <HAL_GPIO_Init+0x2f4>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d00d      	beq.n	8003a20 <HAL_GPIO_Init+0x1ec>
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	4a49      	ldr	r2, [pc, #292]	; (8003b2c <HAL_GPIO_Init+0x2f8>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d007      	beq.n	8003a1c <HAL_GPIO_Init+0x1e8>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a48      	ldr	r2, [pc, #288]	; (8003b30 <HAL_GPIO_Init+0x2fc>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d101      	bne.n	8003a18 <HAL_GPIO_Init+0x1e4>
 8003a14:	2305      	movs	r3, #5
 8003a16:	e00a      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a18:	2306      	movs	r3, #6
 8003a1a:	e008      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a1c:	2304      	movs	r3, #4
 8003a1e:	e006      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a20:	2303      	movs	r3, #3
 8003a22:	e004      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e002      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a28:	2301      	movs	r3, #1
 8003a2a:	e000      	b.n	8003a2e <HAL_GPIO_Init+0x1fa>
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	f002 0203 	and.w	r2, r2, #3
 8003a34:	0092      	lsls	r2, r2, #2
 8003a36:	4093      	lsls	r3, r2
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a3e:	4937      	ldr	r1, [pc, #220]	; (8003b1c <HAL_GPIO_Init+0x2e8>)
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	089b      	lsrs	r3, r3, #2
 8003a44:	3302      	adds	r3, #2
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003a4c:	4b39      	ldr	r3, [pc, #228]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	43db      	mvns	r3, r3
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	4013      	ands	r3, r2
 8003a5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d003      	beq.n	8003a70 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003a68:	693a      	ldr	r2, [r7, #16]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a70:	4a30      	ldr	r2, [pc, #192]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003a72:	693b      	ldr	r3, [r7, #16]
 8003a74:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a76:	4b2f      	ldr	r3, [pc, #188]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003a78:	68db      	ldr	r3, [r3, #12]
 8003a7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	43db      	mvns	r3, r3
 8003a80:	693a      	ldr	r2, [r7, #16]
 8003a82:	4013      	ands	r3, r2
 8003a84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d003      	beq.n	8003a9a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003a92:	693a      	ldr	r2, [r7, #16]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a9a:	4a26      	ldr	r2, [pc, #152]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003aa0:	4b24      	ldr	r3, [pc, #144]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	43db      	mvns	r3, r3
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	4013      	ands	r3, r2
 8003aae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003abc:	693a      	ldr	r2, [r7, #16]
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003ac4:	4a1b      	ldr	r2, [pc, #108]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003aca:	4b1a      	ldr	r3, [pc, #104]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	693a      	ldr	r2, [r7, #16]
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	685b      	ldr	r3, [r3, #4]
 8003ade:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003ae6:	693a      	ldr	r2, [r7, #16]
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003aee:	4a11      	ldr	r2, [pc, #68]	; (8003b34 <HAL_GPIO_Init+0x300>)
 8003af0:	693b      	ldr	r3, [r7, #16]
 8003af2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	3301      	adds	r3, #1
 8003af8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	697b      	ldr	r3, [r7, #20]
 8003b00:	fa22 f303 	lsr.w	r3, r2, r3
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	f47f ae9d 	bne.w	8003844 <HAL_GPIO_Init+0x10>
  }
}
 8003b0a:	bf00      	nop
 8003b0c:	bf00      	nop
 8003b0e:	371c      	adds	r7, #28
 8003b10:	46bd      	mov	sp, r7
 8003b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b16:	4770      	bx	lr
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	40010000 	.word	0x40010000
 8003b20:	48000400 	.word	0x48000400
 8003b24:	48000800 	.word	0x48000800
 8003b28:	48000c00 	.word	0x48000c00
 8003b2c:	48001000 	.word	0x48001000
 8003b30:	48001400 	.word	0x48001400
 8003b34:	40010400 	.word	0x40010400

08003b38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	b085      	sub	sp, #20
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	460b      	mov	r3, r1
 8003b42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691a      	ldr	r2, [r3, #16]
 8003b48:	887b      	ldrh	r3, [r7, #2]
 8003b4a:	4013      	ands	r3, r2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d002      	beq.n	8003b56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b50:	2301      	movs	r3, #1
 8003b52:	73fb      	strb	r3, [r7, #15]
 8003b54:	e001      	b.n	8003b5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b56:	2300      	movs	r3, #0
 8003b58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3714      	adds	r7, #20
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
 8003b70:	460b      	mov	r3, r1
 8003b72:	807b      	strh	r3, [r7, #2]
 8003b74:	4613      	mov	r3, r2
 8003b76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003b78:	787b      	ldrb	r3, [r7, #1]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d003      	beq.n	8003b86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b7e:	887a      	ldrh	r2, [r7, #2]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b84:	e002      	b.n	8003b8c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b86:	887a      	ldrh	r2, [r7, #2]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003b8c:	bf00      	nop
 8003b8e:	370c      	adds	r7, #12
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b082      	sub	sp, #8
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003ba2:	4b08      	ldr	r3, [pc, #32]	; (8003bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003ba4:	695a      	ldr	r2, [r3, #20]
 8003ba6:	88fb      	ldrh	r3, [r7, #6]
 8003ba8:	4013      	ands	r3, r2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d006      	beq.n	8003bbc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bae:	4a05      	ldr	r2, [pc, #20]	; (8003bc4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bb0:	88fb      	ldrh	r3, [r7, #6]
 8003bb2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003bb4:	88fb      	ldrh	r3, [r7, #6]
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f7fd fd1e 	bl	80015f8 <HAL_GPIO_EXTI_Callback>
  }
}
 8003bbc:	bf00      	nop
 8003bbe:	3708      	adds	r7, #8
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	bd80      	pop	{r7, pc}
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b085      	sub	sp, #20
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d141      	bne.n	8003c5a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bd6:	4b4b      	ldr	r3, [pc, #300]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003bde:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be2:	d131      	bne.n	8003c48 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003be4:	4b47      	ldr	r3, [pc, #284]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bea:	4a46      	ldr	r2, [pc, #280]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bf0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003bf4:	4b43      	ldr	r3, [pc, #268]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003bfc:	4a41      	ldr	r2, [pc, #260]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bfe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c02:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c04:	4b40      	ldr	r3, [pc, #256]	; (8003d08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2232      	movs	r2, #50	; 0x32
 8003c0a:	fb02 f303 	mul.w	r3, r2, r3
 8003c0e:	4a3f      	ldr	r2, [pc, #252]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c10:	fba2 2303 	umull	r2, r3, r2, r3
 8003c14:	0c9b      	lsrs	r3, r3, #18
 8003c16:	3301      	adds	r3, #1
 8003c18:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c1a:	e002      	b.n	8003c22 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	3b01      	subs	r3, #1
 8003c20:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c22:	4b38      	ldr	r3, [pc, #224]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c24:	695b      	ldr	r3, [r3, #20]
 8003c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c2e:	d102      	bne.n	8003c36 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1f2      	bne.n	8003c1c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c36:	4b33      	ldr	r3, [pc, #204]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c38:	695b      	ldr	r3, [r3, #20]
 8003c3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c42:	d158      	bne.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c44:	2303      	movs	r3, #3
 8003c46:	e057      	b.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c48:	4b2e      	ldr	r3, [pc, #184]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c4e:	4a2d      	ldr	r2, [pc, #180]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c50:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c54:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c58:	e04d      	b.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c60:	d141      	bne.n	8003ce6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c62:	4b28      	ldr	r3, [pc, #160]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c6e:	d131      	bne.n	8003cd4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c70:	4b24      	ldr	r3, [pc, #144]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c72:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c76:	4a23      	ldr	r2, [pc, #140]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c80:	4b20      	ldr	r3, [pc, #128]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c88:	4a1e      	ldr	r2, [pc, #120]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c8e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c90:	4b1d      	ldr	r3, [pc, #116]	; (8003d08 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2232      	movs	r2, #50	; 0x32
 8003c96:	fb02 f303 	mul.w	r3, r2, r3
 8003c9a:	4a1c      	ldr	r2, [pc, #112]	; (8003d0c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ca0:	0c9b      	lsrs	r3, r3, #18
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ca6:	e002      	b.n	8003cae <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	3b01      	subs	r3, #1
 8003cac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cae:	4b15      	ldr	r3, [pc, #84]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cba:	d102      	bne.n	8003cc2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1f2      	bne.n	8003ca8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003cc2:	4b10      	ldr	r3, [pc, #64]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cce:	d112      	bne.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	e011      	b.n	8003cf8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cd4:	4b0b      	ldr	r3, [pc, #44]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cda:	4a0a      	ldr	r2, [pc, #40]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cdc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ce0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003ce4:	e007      	b.n	8003cf6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ce6:	4b07      	ldr	r3, [pc, #28]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cee:	4a05      	ldr	r2, [pc, #20]	; (8003d04 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cf0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cf4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003cf6:	2300      	movs	r3, #0
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3714      	adds	r7, #20
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d02:	4770      	bx	lr
 8003d04:	40007000 	.word	0x40007000
 8003d08:	20000004 	.word	0x20000004
 8003d0c:	431bde83 	.word	0x431bde83

08003d10 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b088      	sub	sp, #32
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d101      	bne.n	8003d22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e306      	b.n	8004330 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d075      	beq.n	8003e1a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d2e:	4b97      	ldr	r3, [pc, #604]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	f003 030c 	and.w	r3, r3, #12
 8003d36:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d38:	4b94      	ldr	r3, [pc, #592]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	f003 0303 	and.w	r3, r3, #3
 8003d40:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	2b0c      	cmp	r3, #12
 8003d46:	d102      	bne.n	8003d4e <HAL_RCC_OscConfig+0x3e>
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	2b03      	cmp	r3, #3
 8003d4c:	d002      	beq.n	8003d54 <HAL_RCC_OscConfig+0x44>
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	2b08      	cmp	r3, #8
 8003d52:	d10b      	bne.n	8003d6c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d54:	4b8d      	ldr	r3, [pc, #564]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d05b      	beq.n	8003e18 <HAL_RCC_OscConfig+0x108>
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d157      	bne.n	8003e18 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	e2e1      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d74:	d106      	bne.n	8003d84 <HAL_RCC_OscConfig+0x74>
 8003d76:	4b85      	ldr	r3, [pc, #532]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a84      	ldr	r2, [pc, #528]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d80:	6013      	str	r3, [r2, #0]
 8003d82:	e01d      	b.n	8003dc0 <HAL_RCC_OscConfig+0xb0>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d8c:	d10c      	bne.n	8003da8 <HAL_RCC_OscConfig+0x98>
 8003d8e:	4b7f      	ldr	r3, [pc, #508]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a7e      	ldr	r2, [pc, #504]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d94:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d98:	6013      	str	r3, [r2, #0]
 8003d9a:	4b7c      	ldr	r3, [pc, #496]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a7b      	ldr	r2, [pc, #492]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003da0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003da4:	6013      	str	r3, [r2, #0]
 8003da6:	e00b      	b.n	8003dc0 <HAL_RCC_OscConfig+0xb0>
 8003da8:	4b78      	ldr	r3, [pc, #480]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a77      	ldr	r2, [pc, #476]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003dae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003db2:	6013      	str	r3, [r2, #0]
 8003db4:	4b75      	ldr	r3, [pc, #468]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a74      	ldr	r2, [pc, #464]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003dba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003dbe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc8:	f7fe f83c 	bl	8001e44 <HAL_GetTick>
 8003dcc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dce:	e008      	b.n	8003de2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dd0:	f7fe f838 	bl	8001e44 <HAL_GetTick>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	1ad3      	subs	r3, r2, r3
 8003dda:	2b64      	cmp	r3, #100	; 0x64
 8003ddc:	d901      	bls.n	8003de2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003dde:	2303      	movs	r3, #3
 8003de0:	e2a6      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003de2:	4b6a      	ldr	r3, [pc, #424]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d0f0      	beq.n	8003dd0 <HAL_RCC_OscConfig+0xc0>
 8003dee:	e014      	b.n	8003e1a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7fe f828 	bl	8001e44 <HAL_GetTick>
 8003df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003df6:	e008      	b.n	8003e0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003df8:	f7fe f824 	bl	8001e44 <HAL_GetTick>
 8003dfc:	4602      	mov	r2, r0
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	1ad3      	subs	r3, r2, r3
 8003e02:	2b64      	cmp	r3, #100	; 0x64
 8003e04:	d901      	bls.n	8003e0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003e06:	2303      	movs	r3, #3
 8003e08:	e292      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e0a:	4b60      	ldr	r3, [pc, #384]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d1f0      	bne.n	8003df8 <HAL_RCC_OscConfig+0xe8>
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e18:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	f003 0302 	and.w	r3, r3, #2
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d075      	beq.n	8003f12 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e26:	4b59      	ldr	r3, [pc, #356]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e28:	689b      	ldr	r3, [r3, #8]
 8003e2a:	f003 030c 	and.w	r3, r3, #12
 8003e2e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e30:	4b56      	ldr	r3, [pc, #344]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	f003 0303 	and.w	r3, r3, #3
 8003e38:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003e3a:	69bb      	ldr	r3, [r7, #24]
 8003e3c:	2b0c      	cmp	r3, #12
 8003e3e:	d102      	bne.n	8003e46 <HAL_RCC_OscConfig+0x136>
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d002      	beq.n	8003e4c <HAL_RCC_OscConfig+0x13c>
 8003e46:	69bb      	ldr	r3, [r7, #24]
 8003e48:	2b04      	cmp	r3, #4
 8003e4a:	d11f      	bne.n	8003e8c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e4c:	4b4f      	ldr	r3, [pc, #316]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_RCC_OscConfig+0x154>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d101      	bne.n	8003e64 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e265      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e64:	4b49      	ldr	r3, [pc, #292]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	061b      	lsls	r3, r3, #24
 8003e72:	4946      	ldr	r1, [pc, #280]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003e78:	4b45      	ldr	r3, [pc, #276]	; (8003f90 <HAL_RCC_OscConfig+0x280>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7fd ff95 	bl	8001dac <HAL_InitTick>
 8003e82:	4603      	mov	r3, r0
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d043      	beq.n	8003f10 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
 8003e8a:	e251      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d023      	beq.n	8003edc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e94:	4b3d      	ldr	r3, [pc, #244]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a3c      	ldr	r2, [pc, #240]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003e9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ea0:	f7fd ffd0 	bl	8001e44 <HAL_GetTick>
 8003ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ea6:	e008      	b.n	8003eba <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ea8:	f7fd ffcc 	bl	8001e44 <HAL_GetTick>
 8003eac:	4602      	mov	r2, r0
 8003eae:	693b      	ldr	r3, [r7, #16]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d901      	bls.n	8003eba <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003eb6:	2303      	movs	r3, #3
 8003eb8:	e23a      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003eba:	4b34      	ldr	r3, [pc, #208]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d0f0      	beq.n	8003ea8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec6:	4b31      	ldr	r3, [pc, #196]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ec8:	685b      	ldr	r3, [r3, #4]
 8003eca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	691b      	ldr	r3, [r3, #16]
 8003ed2:	061b      	lsls	r3, r3, #24
 8003ed4:	492d      	ldr	r1, [pc, #180]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	604b      	str	r3, [r1, #4]
 8003eda:	e01a      	b.n	8003f12 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003edc:	4b2b      	ldr	r3, [pc, #172]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a2a      	ldr	r2, [pc, #168]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003ee2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ee6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ee8:	f7fd ffac 	bl	8001e44 <HAL_GetTick>
 8003eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003eee:	e008      	b.n	8003f02 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef0:	f7fd ffa8 	bl	8001e44 <HAL_GetTick>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	1ad3      	subs	r3, r2, r3
 8003efa:	2b02      	cmp	r3, #2
 8003efc:	d901      	bls.n	8003f02 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8003efe:	2303      	movs	r3, #3
 8003f00:	e216      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f02:	4b22      	ldr	r3, [pc, #136]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1f0      	bne.n	8003ef0 <HAL_RCC_OscConfig+0x1e0>
 8003f0e:	e000      	b.n	8003f12 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003f10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d041      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	695b      	ldr	r3, [r3, #20]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d01c      	beq.n	8003f60 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f26:	4b19      	ldr	r3, [pc, #100]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f28:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f2c:	4a17      	ldr	r2, [pc, #92]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f2e:	f043 0301 	orr.w	r3, r3, #1
 8003f32:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f36:	f7fd ff85 	bl	8001e44 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f3e:	f7fd ff81 	bl	8001e44 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e1ef      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f50:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d0ef      	beq.n	8003f3e <HAL_RCC_OscConfig+0x22e>
 8003f5e:	e020      	b.n	8003fa2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f60:	4b0a      	ldr	r3, [pc, #40]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f66:	4a09      	ldr	r2, [pc, #36]	; (8003f8c <HAL_RCC_OscConfig+0x27c>)
 8003f68:	f023 0301 	bic.w	r3, r3, #1
 8003f6c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f70:	f7fd ff68 	bl	8001e44 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f76:	e00d      	b.n	8003f94 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f78:	f7fd ff64 	bl	8001e44 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	2b02      	cmp	r3, #2
 8003f84:	d906      	bls.n	8003f94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003f86:	2303      	movs	r3, #3
 8003f88:	e1d2      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
 8003f8a:	bf00      	nop
 8003f8c:	40021000 	.word	0x40021000
 8003f90:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f94:	4b8c      	ldr	r3, [pc, #560]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003f96:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f9a:	f003 0302 	and.w	r3, r3, #2
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1ea      	bne.n	8003f78 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	f000 80a6 	beq.w	80040fc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003fb4:	4b84      	ldr	r3, [pc, #528]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d101      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x2b4>
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e000      	b.n	8003fc6 <HAL_RCC_OscConfig+0x2b6>
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d00d      	beq.n	8003fe6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fca:	4b7f      	ldr	r3, [pc, #508]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fcc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fce:	4a7e      	ldr	r2, [pc, #504]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd4:	6593      	str	r3, [r2, #88]	; 0x58
 8003fd6:	4b7c      	ldr	r3, [pc, #496]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8003fd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003fda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003fe6:	4b79      	ldr	r3, [pc, #484]	; (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d118      	bne.n	8004024 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ff2:	4b76      	ldr	r3, [pc, #472]	; (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a75      	ldr	r2, [pc, #468]	; (80041cc <HAL_RCC_OscConfig+0x4bc>)
 8003ff8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ffc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ffe:	f7fd ff21 	bl	8001e44 <HAL_GetTick>
 8004002:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004004:	e008      	b.n	8004018 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004006:	f7fd ff1d 	bl	8001e44 <HAL_GetTick>
 800400a:	4602      	mov	r2, r0
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	1ad3      	subs	r3, r2, r3
 8004010:	2b02      	cmp	r3, #2
 8004012:	d901      	bls.n	8004018 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8004014:	2303      	movs	r3, #3
 8004016:	e18b      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004018:	4b6c      	ldr	r3, [pc, #432]	; (80041cc <HAL_RCC_OscConfig+0x4bc>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0f0      	beq.n	8004006 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	2b01      	cmp	r3, #1
 800402a:	d108      	bne.n	800403e <HAL_RCC_OscConfig+0x32e>
 800402c:	4b66      	ldr	r3, [pc, #408]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800402e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004032:	4a65      	ldr	r2, [pc, #404]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004034:	f043 0301 	orr.w	r3, r3, #1
 8004038:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800403c:	e024      	b.n	8004088 <HAL_RCC_OscConfig+0x378>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	2b05      	cmp	r3, #5
 8004044:	d110      	bne.n	8004068 <HAL_RCC_OscConfig+0x358>
 8004046:	4b60      	ldr	r3, [pc, #384]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404c:	4a5e      	ldr	r2, [pc, #376]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800404e:	f043 0304 	orr.w	r3, r3, #4
 8004052:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004056:	4b5c      	ldr	r3, [pc, #368]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004058:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800405c:	4a5a      	ldr	r2, [pc, #360]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800405e:	f043 0301 	orr.w	r3, r3, #1
 8004062:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004066:	e00f      	b.n	8004088 <HAL_RCC_OscConfig+0x378>
 8004068:	4b57      	ldr	r3, [pc, #348]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800406a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800406e:	4a56      	ldr	r2, [pc, #344]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004070:	f023 0301 	bic.w	r3, r3, #1
 8004074:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004078:	4b53      	ldr	r3, [pc, #332]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800407a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407e:	4a52      	ldr	r2, [pc, #328]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004080:	f023 0304 	bic.w	r3, r3, #4
 8004084:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d016      	beq.n	80040be <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004090:	f7fd fed8 	bl	8001e44 <HAL_GetTick>
 8004094:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004096:	e00a      	b.n	80040ae <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004098:	f7fd fed4 	bl	8001e44 <HAL_GetTick>
 800409c:	4602      	mov	r2, r0
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	1ad3      	subs	r3, r2, r3
 80040a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80040a6:	4293      	cmp	r3, r2
 80040a8:	d901      	bls.n	80040ae <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80040aa:	2303      	movs	r3, #3
 80040ac:	e140      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ae:	4b46      	ldr	r3, [pc, #280]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040b4:	f003 0302 	and.w	r3, r3, #2
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d0ed      	beq.n	8004098 <HAL_RCC_OscConfig+0x388>
 80040bc:	e015      	b.n	80040ea <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040be:	f7fd fec1 	bl	8001e44 <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040c4:	e00a      	b.n	80040dc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c6:	f7fd febd 	bl	8001e44 <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80040d4:	4293      	cmp	r3, r2
 80040d6:	d901      	bls.n	80040dc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80040d8:	2303      	movs	r3, #3
 80040da:	e129      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80040dc:	4b3a      	ldr	r3, [pc, #232]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1ed      	bne.n	80040c6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040ea:	7ffb      	ldrb	r3, [r7, #31]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d105      	bne.n	80040fc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f0:	4b35      	ldr	r3, [pc, #212]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040f4:	4a34      	ldr	r2, [pc, #208]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80040f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80040fa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f003 0320 	and.w	r3, r3, #32
 8004104:	2b00      	cmp	r3, #0
 8004106:	d03c      	beq.n	8004182 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d01c      	beq.n	800414a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004110:	4b2d      	ldr	r3, [pc, #180]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004112:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004116:	4a2c      	ldr	r2, [pc, #176]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004120:	f7fd fe90 	bl	8001e44 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004128:	f7fd fe8c 	bl	8001e44 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e0fa      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800413a:	4b23      	ldr	r3, [pc, #140]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800413c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d0ef      	beq.n	8004128 <HAL_RCC_OscConfig+0x418>
 8004148:	e01b      	b.n	8004182 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800414a:	4b1f      	ldr	r3, [pc, #124]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800414c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004150:	4a1d      	ldr	r2, [pc, #116]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004152:	f023 0301 	bic.w	r3, r3, #1
 8004156:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800415a:	f7fd fe73 	bl	8001e44 <HAL_GetTick>
 800415e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004160:	e008      	b.n	8004174 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004162:	f7fd fe6f 	bl	8001e44 <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b02      	cmp	r3, #2
 800416e:	d901      	bls.n	8004174 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8004170:	2303      	movs	r3, #3
 8004172:	e0dd      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004174:	4b14      	ldr	r3, [pc, #80]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 8004176:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800417a:	f003 0302 	and.w	r3, r3, #2
 800417e:	2b00      	cmp	r3, #0
 8004180:	d1ef      	bne.n	8004162 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	69db      	ldr	r3, [r3, #28]
 8004186:	2b00      	cmp	r3, #0
 8004188:	f000 80d1 	beq.w	800432e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800418c:	4b0e      	ldr	r3, [pc, #56]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 030c 	and.w	r3, r3, #12
 8004194:	2b0c      	cmp	r3, #12
 8004196:	f000 808b 	beq.w	80042b0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	69db      	ldr	r3, [r3, #28]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d15e      	bne.n	8004260 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a08      	ldr	r2, [pc, #32]	; (80041c8 <HAL_RCC_OscConfig+0x4b8>)
 80041a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80041ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ae:	f7fd fe49 	bl	8001e44 <HAL_GetTick>
 80041b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b4:	e00c      	b.n	80041d0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b6:	f7fd fe45 	bl	8001e44 <HAL_GetTick>
 80041ba:	4602      	mov	r2, r0
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	1ad3      	subs	r3, r2, r3
 80041c0:	2b02      	cmp	r3, #2
 80041c2:	d905      	bls.n	80041d0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80041c4:	2303      	movs	r3, #3
 80041c6:	e0b3      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
 80041c8:	40021000 	.word	0x40021000
 80041cc:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041d0:	4b59      	ldr	r3, [pc, #356]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d1ec      	bne.n	80041b6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041dc:	4b56      	ldr	r3, [pc, #344]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	4b56      	ldr	r3, [pc, #344]	; (800433c <HAL_RCC_OscConfig+0x62c>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6a11      	ldr	r1, [r2, #32]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80041ec:	3a01      	subs	r2, #1
 80041ee:	0112      	lsls	r2, r2, #4
 80041f0:	4311      	orrs	r1, r2
 80041f2:	687a      	ldr	r2, [r7, #4]
 80041f4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80041f6:	0212      	lsls	r2, r2, #8
 80041f8:	4311      	orrs	r1, r2
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80041fe:	0852      	lsrs	r2, r2, #1
 8004200:	3a01      	subs	r2, #1
 8004202:	0552      	lsls	r2, r2, #21
 8004204:	4311      	orrs	r1, r2
 8004206:	687a      	ldr	r2, [r7, #4]
 8004208:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800420a:	0852      	lsrs	r2, r2, #1
 800420c:	3a01      	subs	r2, #1
 800420e:	0652      	lsls	r2, r2, #25
 8004210:	4311      	orrs	r1, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004216:	06d2      	lsls	r2, r2, #27
 8004218:	430a      	orrs	r2, r1
 800421a:	4947      	ldr	r1, [pc, #284]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 800421c:	4313      	orrs	r3, r2
 800421e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004220:	4b45      	ldr	r3, [pc, #276]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4a44      	ldr	r2, [pc, #272]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004226:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800422a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800422c:	4b42      	ldr	r3, [pc, #264]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 800422e:	68db      	ldr	r3, [r3, #12]
 8004230:	4a41      	ldr	r2, [pc, #260]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004232:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004236:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004238:	f7fd fe04 	bl	8001e44 <HAL_GetTick>
 800423c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423e:	e008      	b.n	8004252 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004240:	f7fd fe00 	bl	8001e44 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d901      	bls.n	8004252 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	e06e      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004252:	4b39      	ldr	r3, [pc, #228]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d0f0      	beq.n	8004240 <HAL_RCC_OscConfig+0x530>
 800425e:	e066      	b.n	800432e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004260:	4b35      	ldr	r3, [pc, #212]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a34      	ldr	r2, [pc, #208]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004266:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800426a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800426c:	4b32      	ldr	r3, [pc, #200]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	4a31      	ldr	r2, [pc, #196]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 8004272:	f023 0303 	bic.w	r3, r3, #3
 8004276:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004278:	4b2f      	ldr	r3, [pc, #188]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 800427a:	68db      	ldr	r3, [r3, #12]
 800427c:	4a2e      	ldr	r2, [pc, #184]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 800427e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004286:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004288:	f7fd fddc 	bl	8001e44 <HAL_GetTick>
 800428c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800428e:	e008      	b.n	80042a2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004290:	f7fd fdd8 	bl	8001e44 <HAL_GetTick>
 8004294:	4602      	mov	r2, r0
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	1ad3      	subs	r3, r2, r3
 800429a:	2b02      	cmp	r3, #2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e046      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042a2:	4b25      	ldr	r3, [pc, #148]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d1f0      	bne.n	8004290 <HAL_RCC_OscConfig+0x580>
 80042ae:	e03e      	b.n	800432e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	69db      	ldr	r3, [r3, #28]
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d101      	bne.n	80042bc <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e039      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 80042bc:	4b1e      	ldr	r3, [pc, #120]	; (8004338 <HAL_RCC_OscConfig+0x628>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	f003 0203 	and.w	r2, r3, #3
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6a1b      	ldr	r3, [r3, #32]
 80042cc:	429a      	cmp	r2, r3
 80042ce:	d12c      	bne.n	800432a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042da:	3b01      	subs	r3, #1
 80042dc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80042de:	429a      	cmp	r2, r3
 80042e0:	d123      	bne.n	800432a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ec:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d11b      	bne.n	800432a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80042fe:	429a      	cmp	r2, r3
 8004300:	d113      	bne.n	800432a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	085b      	lsrs	r3, r3, #1
 800430e:	3b01      	subs	r3, #1
 8004310:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004312:	429a      	cmp	r2, r3
 8004314:	d109      	bne.n	800432a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004320:	085b      	lsrs	r3, r3, #1
 8004322:	3b01      	subs	r3, #1
 8004324:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004326:	429a      	cmp	r2, r3
 8004328:	d001      	beq.n	800432e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e000      	b.n	8004330 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800432e:	2300      	movs	r3, #0
}
 8004330:	4618      	mov	r0, r3
 8004332:	3720      	adds	r7, #32
 8004334:	46bd      	mov	sp, r7
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000
 800433c:	019f800c 	.word	0x019f800c

08004340 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800434a:	2300      	movs	r3, #0
 800434c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d101      	bne.n	8004358 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e11e      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004358:	4b91      	ldr	r3, [pc, #580]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 030f 	and.w	r3, r3, #15
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	429a      	cmp	r2, r3
 8004364:	d910      	bls.n	8004388 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004366:	4b8e      	ldr	r3, [pc, #568]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f023 020f 	bic.w	r2, r3, #15
 800436e:	498c      	ldr	r1, [pc, #560]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	4313      	orrs	r3, r2
 8004374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004376:	4b8a      	ldr	r3, [pc, #552]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	429a      	cmp	r2, r3
 8004382:	d001      	beq.n	8004388 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004384:	2301      	movs	r3, #1
 8004386:	e106      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d073      	beq.n	800447c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	2b03      	cmp	r3, #3
 800439a:	d129      	bne.n	80043f0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800439c:	4b81      	ldr	r3, [pc, #516]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d101      	bne.n	80043ac <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80043a8:	2301      	movs	r3, #1
 80043aa:	e0f4      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80043ac:	f000 f99e 	bl	80046ec <RCC_GetSysClockFreqFromPLLSource>
 80043b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	4a7c      	ldr	r2, [pc, #496]	; (80045a8 <HAL_RCC_ClockConfig+0x268>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d93f      	bls.n	800443a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043ba:	4b7a      	ldr	r3, [pc, #488]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80043bc:	689b      	ldr	r3, [r3, #8]
 80043be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d009      	beq.n	80043da <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d033      	beq.n	800443a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d12f      	bne.n	800443a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043da:	4b72      	ldr	r3, [pc, #456]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80043dc:	689b      	ldr	r3, [r3, #8]
 80043de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80043e2:	4a70      	ldr	r2, [pc, #448]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80043e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043e8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043ea:	2380      	movs	r3, #128	; 0x80
 80043ec:	617b      	str	r3, [r7, #20]
 80043ee:	e024      	b.n	800443a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f8:	4b6a      	ldr	r3, [pc, #424]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004400:	2b00      	cmp	r3, #0
 8004402:	d109      	bne.n	8004418 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0c6      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004408:	4b66      	ldr	r3, [pc, #408]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0be      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004418:	f000 f8ce 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 800441c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	4a61      	ldr	r2, [pc, #388]	; (80045a8 <HAL_RCC_ClockConfig+0x268>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d909      	bls.n	800443a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004426:	4b5f      	ldr	r3, [pc, #380]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800442e:	4a5d      	ldr	r2, [pc, #372]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004434:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004436:	2380      	movs	r3, #128	; 0x80
 8004438:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800443a:	4b5a      	ldr	r3, [pc, #360]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f023 0203 	bic.w	r2, r3, #3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	4957      	ldr	r1, [pc, #348]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004448:	4313      	orrs	r3, r2
 800444a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800444c:	f7fd fcfa 	bl	8001e44 <HAL_GetTick>
 8004450:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004452:	e00a      	b.n	800446a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004454:	f7fd fcf6 	bl	8001e44 <HAL_GetTick>
 8004458:	4602      	mov	r2, r0
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1ad3      	subs	r3, r2, r3
 800445e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004462:	4293      	cmp	r3, r2
 8004464:	d901      	bls.n	800446a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e095      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800446a:	4b4e      	ldr	r3, [pc, #312]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800446c:	689b      	ldr	r3, [r3, #8]
 800446e:	f003 020c 	and.w	r2, r3, #12
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	429a      	cmp	r2, r3
 800447a:	d1eb      	bne.n	8004454 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f003 0302 	and.w	r3, r3, #2
 8004484:	2b00      	cmp	r3, #0
 8004486:	d023      	beq.n	80044d0 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f003 0304 	and.w	r3, r3, #4
 8004490:	2b00      	cmp	r3, #0
 8004492:	d005      	beq.n	80044a0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004494:	4b43      	ldr	r3, [pc, #268]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	4a42      	ldr	r2, [pc, #264]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800449a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800449e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 0308 	and.w	r3, r3, #8
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d007      	beq.n	80044bc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80044ac:	4b3d      	ldr	r3, [pc, #244]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044ae:	689b      	ldr	r3, [r3, #8]
 80044b0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80044b4:	4a3b      	ldr	r2, [pc, #236]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80044ba:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044bc:	4b39      	ldr	r3, [pc, #228]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	4936      	ldr	r1, [pc, #216]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
 80044ce:	e008      	b.n	80044e2 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	2b80      	cmp	r3, #128	; 0x80
 80044d4:	d105      	bne.n	80044e2 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80044d6:	4b33      	ldr	r3, [pc, #204]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	4a32      	ldr	r2, [pc, #200]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 80044dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80044e0:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80044e2:	4b2f      	ldr	r3, [pc, #188]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f003 030f 	and.w	r3, r3, #15
 80044ea:	683a      	ldr	r2, [r7, #0]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d21d      	bcs.n	800452c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f0:	4b2b      	ldr	r3, [pc, #172]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f023 020f 	bic.w	r2, r3, #15
 80044f8:	4929      	ldr	r1, [pc, #164]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	4313      	orrs	r3, r2
 80044fe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004500:	f7fd fca0 	bl	8001e44 <HAL_GetTick>
 8004504:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	e00a      	b.n	800451e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004508:	f7fd fc9c 	bl	8001e44 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	f241 3288 	movw	r2, #5000	; 0x1388
 8004516:	4293      	cmp	r3, r2
 8004518:	d901      	bls.n	800451e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800451a:	2303      	movs	r3, #3
 800451c:	e03b      	b.n	8004596 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800451e:	4b20      	ldr	r3, [pc, #128]	; (80045a0 <HAL_RCC_ClockConfig+0x260>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d1ed      	bne.n	8004508 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0304 	and.w	r3, r3, #4
 8004534:	2b00      	cmp	r3, #0
 8004536:	d008      	beq.n	800454a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004538:	4b1a      	ldr	r3, [pc, #104]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	4917      	ldr	r1, [pc, #92]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004546:	4313      	orrs	r3, r2
 8004548:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0308 	and.w	r3, r3, #8
 8004552:	2b00      	cmp	r3, #0
 8004554:	d009      	beq.n	800456a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004556:	4b13      	ldr	r3, [pc, #76]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004558:	689b      	ldr	r3, [r3, #8]
 800455a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	691b      	ldr	r3, [r3, #16]
 8004562:	00db      	lsls	r3, r3, #3
 8004564:	490f      	ldr	r1, [pc, #60]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004566:	4313      	orrs	r3, r2
 8004568:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800456a:	f000 f825 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 800456e:	4602      	mov	r2, r0
 8004570:	4b0c      	ldr	r3, [pc, #48]	; (80045a4 <HAL_RCC_ClockConfig+0x264>)
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	091b      	lsrs	r3, r3, #4
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	490c      	ldr	r1, [pc, #48]	; (80045ac <HAL_RCC_ClockConfig+0x26c>)
 800457c:	5ccb      	ldrb	r3, [r1, r3]
 800457e:	f003 031f 	and.w	r3, r3, #31
 8004582:	fa22 f303 	lsr.w	r3, r2, r3
 8004586:	4a0a      	ldr	r2, [pc, #40]	; (80045b0 <HAL_RCC_ClockConfig+0x270>)
 8004588:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800458a:	4b0a      	ldr	r3, [pc, #40]	; (80045b4 <HAL_RCC_ClockConfig+0x274>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4618      	mov	r0, r3
 8004590:	f7fd fc0c 	bl	8001dac <HAL_InitTick>
 8004594:	4603      	mov	r3, r0
}
 8004596:	4618      	mov	r0, r3
 8004598:	3718      	adds	r7, #24
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	40022000 	.word	0x40022000
 80045a4:	40021000 	.word	0x40021000
 80045a8:	04c4b400 	.word	0x04c4b400
 80045ac:	080093e8 	.word	0x080093e8
 80045b0:	20000004 	.word	0x20000004
 80045b4:	20000008 	.word	0x20000008

080045b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045b8:	b480      	push	{r7}
 80045ba:	b087      	sub	sp, #28
 80045bc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80045be:	4b2c      	ldr	r3, [pc, #176]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f003 030c 	and.w	r3, r3, #12
 80045c6:	2b04      	cmp	r3, #4
 80045c8:	d102      	bne.n	80045d0 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045ca:	4b2a      	ldr	r3, [pc, #168]	; (8004674 <HAL_RCC_GetSysClockFreq+0xbc>)
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	e047      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80045d0:	4b27      	ldr	r3, [pc, #156]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 030c 	and.w	r3, r3, #12
 80045d8:	2b08      	cmp	r3, #8
 80045da:	d102      	bne.n	80045e2 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045dc:	4b26      	ldr	r3, [pc, #152]	; (8004678 <HAL_RCC_GetSysClockFreq+0xc0>)
 80045de:	613b      	str	r3, [r7, #16]
 80045e0:	e03e      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80045e2:	4b23      	ldr	r3, [pc, #140]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	f003 030c 	and.w	r3, r3, #12
 80045ea:	2b0c      	cmp	r3, #12
 80045ec:	d136      	bne.n	800465c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045ee:	4b20      	ldr	r3, [pc, #128]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80045f8:	4b1d      	ldr	r3, [pc, #116]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 80045fa:	68db      	ldr	r3, [r3, #12]
 80045fc:	091b      	lsrs	r3, r3, #4
 80045fe:	f003 030f 	and.w	r3, r3, #15
 8004602:	3301      	adds	r3, #1
 8004604:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2b03      	cmp	r3, #3
 800460a:	d10c      	bne.n	8004626 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800460c:	4a1a      	ldr	r2, [pc, #104]	; (8004678 <HAL_RCC_GetSysClockFreq+0xc0>)
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	fbb2 f3f3 	udiv	r3, r2, r3
 8004614:	4a16      	ldr	r2, [pc, #88]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004616:	68d2      	ldr	r2, [r2, #12]
 8004618:	0a12      	lsrs	r2, r2, #8
 800461a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800461e:	fb02 f303 	mul.w	r3, r2, r3
 8004622:	617b      	str	r3, [r7, #20]
      break;
 8004624:	e00c      	b.n	8004640 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004626:	4a13      	ldr	r2, [pc, #76]	; (8004674 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	fbb2 f3f3 	udiv	r3, r2, r3
 800462e:	4a10      	ldr	r2, [pc, #64]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004630:	68d2      	ldr	r2, [r2, #12]
 8004632:	0a12      	lsrs	r2, r2, #8
 8004634:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004638:	fb02 f303 	mul.w	r3, r2, r3
 800463c:	617b      	str	r3, [r7, #20]
      break;
 800463e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004640:	4b0b      	ldr	r3, [pc, #44]	; (8004670 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	0e5b      	lsrs	r3, r3, #25
 8004646:	f003 0303 	and.w	r3, r3, #3
 800464a:	3301      	adds	r3, #1
 800464c:	005b      	lsls	r3, r3, #1
 800464e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	fbb2 f3f3 	udiv	r3, r2, r3
 8004658:	613b      	str	r3, [r7, #16]
 800465a:	e001      	b.n	8004660 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004660:	693b      	ldr	r3, [r7, #16]
}
 8004662:	4618      	mov	r0, r3
 8004664:	371c      	adds	r7, #28
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	40021000 	.word	0x40021000
 8004674:	00f42400 	.word	0x00f42400
 8004678:	016e3600 	.word	0x016e3600

0800467c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004680:	4b03      	ldr	r3, [pc, #12]	; (8004690 <HAL_RCC_GetHCLKFreq+0x14>)
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr
 800468e:	bf00      	nop
 8004690:	20000004 	.word	0x20000004

08004694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004698:	f7ff fff0 	bl	800467c <HAL_RCC_GetHCLKFreq>
 800469c:	4602      	mov	r2, r0
 800469e:	4b06      	ldr	r3, [pc, #24]	; (80046b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	0a1b      	lsrs	r3, r3, #8
 80046a4:	f003 0307 	and.w	r3, r3, #7
 80046a8:	4904      	ldr	r1, [pc, #16]	; (80046bc <HAL_RCC_GetPCLK1Freq+0x28>)
 80046aa:	5ccb      	ldrb	r3, [r1, r3]
 80046ac:	f003 031f 	and.w	r3, r3, #31
 80046b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	40021000 	.word	0x40021000
 80046bc:	080093f8 	.word	0x080093f8

080046c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046c4:	f7ff ffda 	bl	800467c <HAL_RCC_GetHCLKFreq>
 80046c8:	4602      	mov	r2, r0
 80046ca:	4b06      	ldr	r3, [pc, #24]	; (80046e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	0adb      	lsrs	r3, r3, #11
 80046d0:	f003 0307 	and.w	r3, r3, #7
 80046d4:	4904      	ldr	r1, [pc, #16]	; (80046e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046d6:	5ccb      	ldrb	r3, [r1, r3]
 80046d8:	f003 031f 	and.w	r3, r3, #31
 80046dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046e0:	4618      	mov	r0, r3
 80046e2:	bd80      	pop	{r7, pc}
 80046e4:	40021000 	.word	0x40021000
 80046e8:	080093f8 	.word	0x080093f8

080046ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	b087      	sub	sp, #28
 80046f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046f2:	4b1e      	ldr	r3, [pc, #120]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f003 0303 	and.w	r3, r3, #3
 80046fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046fc:	4b1b      	ldr	r3, [pc, #108]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80046fe:	68db      	ldr	r3, [r3, #12]
 8004700:	091b      	lsrs	r3, r3, #4
 8004702:	f003 030f 	and.w	r3, r3, #15
 8004706:	3301      	adds	r3, #1
 8004708:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800470a:	693b      	ldr	r3, [r7, #16]
 800470c:	2b03      	cmp	r3, #3
 800470e:	d10c      	bne.n	800472a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004710:	4a17      	ldr	r2, [pc, #92]	; (8004770 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	fbb2 f3f3 	udiv	r3, r2, r3
 8004718:	4a14      	ldr	r2, [pc, #80]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800471a:	68d2      	ldr	r2, [r2, #12]
 800471c:	0a12      	lsrs	r2, r2, #8
 800471e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004722:	fb02 f303 	mul.w	r3, r2, r3
 8004726:	617b      	str	r3, [r7, #20]
    break;
 8004728:	e00c      	b.n	8004744 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800472a:	4a12      	ldr	r2, [pc, #72]	; (8004774 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004732:	4a0e      	ldr	r2, [pc, #56]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004734:	68d2      	ldr	r2, [r2, #12]
 8004736:	0a12      	lsrs	r2, r2, #8
 8004738:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800473c:	fb02 f303 	mul.w	r3, r2, r3
 8004740:	617b      	str	r3, [r7, #20]
    break;
 8004742:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004744:	4b09      	ldr	r3, [pc, #36]	; (800476c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	0e5b      	lsrs	r3, r3, #25
 800474a:	f003 0303 	and.w	r3, r3, #3
 800474e:	3301      	adds	r3, #1
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	fbb2 f3f3 	udiv	r3, r2, r3
 800475c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800475e:	687b      	ldr	r3, [r7, #4]
}
 8004760:	4618      	mov	r0, r3
 8004762:	371c      	adds	r7, #28
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	40021000 	.word	0x40021000
 8004770:	016e3600 	.word	0x016e3600
 8004774:	00f42400 	.word	0x00f42400

08004778 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b086      	sub	sp, #24
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004780:	2300      	movs	r3, #0
 8004782:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004784:	2300      	movs	r3, #0
 8004786:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 8098 	beq.w	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004796:	2300      	movs	r3, #0
 8004798:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800479a:	4b43      	ldr	r3, [pc, #268]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800479c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800479e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d10d      	bne.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80047a6:	4b40      	ldr	r3, [pc, #256]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047aa:	4a3f      	ldr	r2, [pc, #252]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047b0:	6593      	str	r3, [r2, #88]	; 0x58
 80047b2:	4b3d      	ldr	r3, [pc, #244]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047ba:	60bb      	str	r3, [r7, #8]
 80047bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80047be:	2301      	movs	r3, #1
 80047c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80047c2:	4b3a      	ldr	r3, [pc, #232]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a39      	ldr	r2, [pc, #228]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80047ce:	f7fd fb39 	bl	8001e44 <HAL_GetTick>
 80047d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047d4:	e009      	b.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047d6:	f7fd fb35 	bl	8001e44 <HAL_GetTick>
 80047da:	4602      	mov	r2, r0
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	1ad3      	subs	r3, r2, r3
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d902      	bls.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80047e4:	2303      	movs	r3, #3
 80047e6:	74fb      	strb	r3, [r7, #19]
        break;
 80047e8:	e005      	b.n	80047f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80047ea:	4b30      	ldr	r3, [pc, #192]	; (80048ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d0ef      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80047f6:	7cfb      	ldrb	r3, [r7, #19]
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d159      	bne.n	80048b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80047fc:	4b2a      	ldr	r3, [pc, #168]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80047fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004806:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d01e      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004812:	697a      	ldr	r2, [r7, #20]
 8004814:	429a      	cmp	r2, r3
 8004816:	d019      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004818:	4b23      	ldr	r3, [pc, #140]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800481a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800481e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004822:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004824:	4b20      	ldr	r3, [pc, #128]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004826:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800482a:	4a1f      	ldr	r2, [pc, #124]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800482c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004830:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004834:	4b1c      	ldr	r3, [pc, #112]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004836:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800483a:	4a1b      	ldr	r2, [pc, #108]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800483c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004840:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004844:	4a18      	ldr	r2, [pc, #96]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	f003 0301 	and.w	r3, r3, #1
 8004852:	2b00      	cmp	r3, #0
 8004854:	d016      	beq.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004856:	f7fd faf5 	bl	8001e44 <HAL_GetTick>
 800485a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800485c:	e00b      	b.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800485e:	f7fd faf1 	bl	8001e44 <HAL_GetTick>
 8004862:	4602      	mov	r2, r0
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	1ad3      	subs	r3, r2, r3
 8004868:	f241 3288 	movw	r2, #5000	; 0x1388
 800486c:	4293      	cmp	r3, r2
 800486e:	d902      	bls.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8004870:	2303      	movs	r3, #3
 8004872:	74fb      	strb	r3, [r7, #19]
            break;
 8004874:	e006      	b.n	8004884 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004876:	4b0c      	ldr	r3, [pc, #48]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004878:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800487c:	f003 0302 	and.w	r3, r3, #2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d0ec      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004884:	7cfb      	ldrb	r3, [r7, #19]
 8004886:	2b00      	cmp	r3, #0
 8004888:	d10b      	bne.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800488a:	4b07      	ldr	r3, [pc, #28]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004890:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004898:	4903      	ldr	r1, [pc, #12]	; (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800489a:	4313      	orrs	r3, r2
 800489c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80048a0:	e008      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80048a2:	7cfb      	ldrb	r3, [r7, #19]
 80048a4:	74bb      	strb	r3, [r7, #18]
 80048a6:	e005      	b.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80048a8:	40021000 	.word	0x40021000
 80048ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048b0:	7cfb      	ldrb	r3, [r7, #19]
 80048b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80048b4:	7c7b      	ldrb	r3, [r7, #17]
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d105      	bne.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ba:	4ba7      	ldr	r3, [pc, #668]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048be:	4aa6      	ldr	r2, [pc, #664]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80048c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0301 	and.w	r3, r3, #1
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00a      	beq.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80048d2:	4ba1      	ldr	r3, [pc, #644]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048d8:	f023 0203 	bic.w	r2, r3, #3
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	499d      	ldr	r1, [pc, #628]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048e2:	4313      	orrs	r3, r2
 80048e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f003 0302 	and.w	r3, r3, #2
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00a      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80048f4:	4b98      	ldr	r3, [pc, #608]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048fa:	f023 020c 	bic.w	r2, r3, #12
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	4995      	ldr	r1, [pc, #596]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004904:	4313      	orrs	r3, r2
 8004906:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f003 0304 	and.w	r3, r3, #4
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00a      	beq.n	800492c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004916:	4b90      	ldr	r3, [pc, #576]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004918:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	498c      	ldr	r1, [pc, #560]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004926:	4313      	orrs	r3, r2
 8004928:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b00      	cmp	r3, #0
 8004936:	d00a      	beq.n	800494e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004938:	4b87      	ldr	r3, [pc, #540]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800493a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800493e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	691b      	ldr	r3, [r3, #16]
 8004946:	4984      	ldr	r1, [pc, #528]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004948:	4313      	orrs	r3, r2
 800494a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 0310 	and.w	r3, r3, #16
 8004956:	2b00      	cmp	r3, #0
 8004958:	d00a      	beq.n	8004970 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800495a:	4b7f      	ldr	r3, [pc, #508]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800495c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004960:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	695b      	ldr	r3, [r3, #20]
 8004968:	497b      	ldr	r1, [pc, #492]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800496a:	4313      	orrs	r3, r2
 800496c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0320 	and.w	r3, r3, #32
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00a      	beq.n	8004992 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800497c:	4b76      	ldr	r3, [pc, #472]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800497e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004982:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	699b      	ldr	r3, [r3, #24]
 800498a:	4973      	ldr	r1, [pc, #460]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800498c:	4313      	orrs	r3, r2
 800498e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00a      	beq.n	80049b4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800499e:	4b6e      	ldr	r3, [pc, #440]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	69db      	ldr	r3, [r3, #28]
 80049ac:	496a      	ldr	r1, [pc, #424]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049ae:	4313      	orrs	r3, r2
 80049b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80049c0:	4b65      	ldr	r3, [pc, #404]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	4962      	ldr	r1, [pc, #392]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049d0:	4313      	orrs	r3, r2
 80049d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d00a      	beq.n	80049f8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80049e2:	4b5d      	ldr	r3, [pc, #372]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f0:	4959      	ldr	r1, [pc, #356]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80049f2:	4313      	orrs	r3, r2
 80049f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d00a      	beq.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a04:	4b54      	ldr	r3, [pc, #336]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004a0a:	f023 0203 	bic.w	r2, r3, #3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a12:	4951      	ldr	r1, [pc, #324]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a14:	4313      	orrs	r3, r2
 8004a16:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a26:	4b4c      	ldr	r3, [pc, #304]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a34:	4948      	ldr	r1, [pc, #288]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d015      	beq.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004a48:	4b43      	ldr	r3, [pc, #268]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a56:	4940      	ldr	r1, [pc, #256]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004a66:	d105      	bne.n	8004a74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004a68:	4b3b      	ldr	r3, [pc, #236]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	4a3a      	ldr	r2, [pc, #232]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a72:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d015      	beq.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004a80:	4b35      	ldr	r3, [pc, #212]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a8e:	4932      	ldr	r1, [pc, #200]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004a90:	4313      	orrs	r3, r2
 8004a92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a9e:	d105      	bne.n	8004aac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004aa0:	4b2d      	ldr	r3, [pc, #180]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aa2:	68db      	ldr	r3, [r3, #12]
 8004aa4:	4a2c      	ldr	r2, [pc, #176]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aa6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004aaa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d015      	beq.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004ab8:	4b27      	ldr	r3, [pc, #156]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004abe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac6:	4924      	ldr	r1, [pc, #144]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ad2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ad6:	d105      	bne.n	8004ae4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ad8:	4b1f      	ldr	r3, [pc, #124]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	4a1e      	ldr	r2, [pc, #120]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004ade:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004ae2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d015      	beq.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004af0:	4b19      	ldr	r3, [pc, #100]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004af6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004afe:	4916      	ldr	r1, [pc, #88]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b00:	4313      	orrs	r3, r2
 8004b02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b0e:	d105      	bne.n	8004b1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b10:	4b11      	ldr	r3, [pc, #68]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b12:	68db      	ldr	r3, [r3, #12]
 8004b14:	4a10      	ldr	r2, [pc, #64]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d019      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004b28:	4b0b      	ldr	r3, [pc, #44]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b36:	4908      	ldr	r1, [pc, #32]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004b46:	d109      	bne.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b48:	4b03      	ldr	r3, [pc, #12]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4a:	68db      	ldr	r3, [r3, #12]
 8004b4c:	4a02      	ldr	r2, [pc, #8]	; (8004b58 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004b4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004b52:	60d3      	str	r3, [r2, #12]
 8004b54:	e002      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004b56:	bf00      	nop
 8004b58:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d015      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004b68:	4b29      	ldr	r3, [pc, #164]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b6e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b76:	4926      	ldr	r1, [pc, #152]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b82:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004b86:	d105      	bne.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004b88:	4b21      	ldr	r3, [pc, #132]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	4a20      	ldr	r2, [pc, #128]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004b8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b92:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d015      	beq.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004ba0:	4b1b      	ldr	r3, [pc, #108]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba6:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bae:	4918      	ldr	r1, [pc, #96]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bbe:	d105      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004bc0:	4b13      	ldr	r3, [pc, #76]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bc2:	68db      	ldr	r3, [r3, #12]
 8004bc4:	4a12      	ldr	r2, [pc, #72]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bca:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d015      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004bd8:	4b0d      	ldr	r3, [pc, #52]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bde:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004be6:	490a      	ldr	r1, [pc, #40]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004be8:	4313      	orrs	r3, r2
 8004bea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bf2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004bf6:	d105      	bne.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bf8:	4b05      	ldr	r3, [pc, #20]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bfa:	68db      	ldr	r3, [r3, #12]
 8004bfc:	4a04      	ldr	r2, [pc, #16]	; (8004c10 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8004bfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8004c04:	7cbb      	ldrb	r3, [r7, #18]
}
 8004c06:	4618      	mov	r0, r3
 8004c08:	3718      	adds	r7, #24
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	bf00      	nop
 8004c10:	40021000 	.word	0x40021000

08004c14 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e049      	b.n	8004cba <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c2c:	b2db      	uxtb	r3, r3
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d106      	bne.n	8004c40 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7fc febc 	bl	80019b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2202      	movs	r2, #2
 8004c44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	3304      	adds	r3, #4
 8004c50:	4619      	mov	r1, r3
 8004c52:	4610      	mov	r0, r2
 8004c54:	f000 fb6c 	bl	8005330 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2201      	movs	r2, #1
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	2201      	movs	r2, #1
 8004c6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2201      	movs	r2, #1
 8004c84:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2201      	movs	r2, #1
 8004c8c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004cb8:	2300      	movs	r3, #0
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3708      	adds	r7, #8
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d001      	beq.n	8004cdc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e054      	b.n	8004d86 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2202      	movs	r2, #2
 8004ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	68da      	ldr	r2, [r3, #12]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f042 0201 	orr.w	r2, r2, #1
 8004cf2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a26      	ldr	r2, [pc, #152]	; (8004d94 <HAL_TIM_Base_Start_IT+0xd0>)
 8004cfa:	4293      	cmp	r3, r2
 8004cfc:	d022      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d06:	d01d      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	4a22      	ldr	r2, [pc, #136]	; (8004d98 <HAL_TIM_Base_Start_IT+0xd4>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d018      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a21      	ldr	r2, [pc, #132]	; (8004d9c <HAL_TIM_Base_Start_IT+0xd8>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d013      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a1f      	ldr	r2, [pc, #124]	; (8004da0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d00e      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a1e      	ldr	r2, [pc, #120]	; (8004da4 <HAL_TIM_Base_Start_IT+0xe0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d009      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a1c      	ldr	r2, [pc, #112]	; (8004da8 <HAL_TIM_Base_Start_IT+0xe4>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d004      	beq.n	8004d44 <HAL_TIM_Base_Start_IT+0x80>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a1b      	ldr	r2, [pc, #108]	; (8004dac <HAL_TIM_Base_Start_IT+0xe8>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d115      	bne.n	8004d70 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	4b19      	ldr	r3, [pc, #100]	; (8004db0 <HAL_TIM_Base_Start_IT+0xec>)
 8004d4c:	4013      	ands	r3, r2
 8004d4e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2b06      	cmp	r3, #6
 8004d54:	d015      	beq.n	8004d82 <HAL_TIM_Base_Start_IT+0xbe>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d5c:	d011      	beq.n	8004d82 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f042 0201 	orr.w	r2, r2, #1
 8004d6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d6e:	e008      	b.n	8004d82 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0201 	orr.w	r2, r2, #1
 8004d7e:	601a      	str	r2, [r3, #0]
 8004d80:	e000      	b.n	8004d84 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d82:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004d84:	2300      	movs	r3, #0
}
 8004d86:	4618      	mov	r0, r3
 8004d88:	3714      	adds	r7, #20
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	40012c00 	.word	0x40012c00
 8004d98:	40000400 	.word	0x40000400
 8004d9c:	40000800 	.word	0x40000800
 8004da0:	40000c00 	.word	0x40000c00
 8004da4:	40013400 	.word	0x40013400
 8004da8:	40014000 	.word	0x40014000
 8004dac:	40015000 	.word	0x40015000
 8004db0:	00010007 	.word	0x00010007

08004db4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b082      	sub	sp, #8
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	f003 0302 	and.w	r3, r3, #2
 8004dc6:	2b02      	cmp	r3, #2
 8004dc8:	d122      	bne.n	8004e10 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	68db      	ldr	r3, [r3, #12]
 8004dd0:	f003 0302 	and.w	r3, r3, #2
 8004dd4:	2b02      	cmp	r3, #2
 8004dd6:	d11b      	bne.n	8004e10 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f06f 0202 	mvn.w	r2, #2
 8004de0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	2201      	movs	r2, #1
 8004de6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	699b      	ldr	r3, [r3, #24]
 8004dee:	f003 0303 	and.w	r3, r3, #3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f000 fa7c 	bl	80052f4 <HAL_TIM_IC_CaptureCallback>
 8004dfc:	e005      	b.n	8004e0a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004dfe:	6878      	ldr	r0, [r7, #4]
 8004e00:	f000 fa6e 	bl	80052e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e04:	6878      	ldr	r0, [r7, #4]
 8004e06:	f000 fa7f 	bl	8005308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	f003 0304 	and.w	r3, r3, #4
 8004e1a:	2b04      	cmp	r3, #4
 8004e1c:	d122      	bne.n	8004e64 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	68db      	ldr	r3, [r3, #12]
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b04      	cmp	r3, #4
 8004e2a:	d11b      	bne.n	8004e64 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f06f 0204 	mvn.w	r2, #4
 8004e34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2202      	movs	r2, #2
 8004e3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e4a:	6878      	ldr	r0, [r7, #4]
 8004e4c:	f000 fa52 	bl	80052f4 <HAL_TIM_IC_CaptureCallback>
 8004e50:	e005      	b.n	8004e5e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e52:	6878      	ldr	r0, [r7, #4]
 8004e54:	f000 fa44 	bl	80052e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f000 fa55 	bl	8005308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691b      	ldr	r3, [r3, #16]
 8004e6a:	f003 0308 	and.w	r3, r3, #8
 8004e6e:	2b08      	cmp	r3, #8
 8004e70:	d122      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	68db      	ldr	r3, [r3, #12]
 8004e78:	f003 0308 	and.w	r3, r3, #8
 8004e7c:	2b08      	cmp	r3, #8
 8004e7e:	d11b      	bne.n	8004eb8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f06f 0208 	mvn.w	r2, #8
 8004e88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2204      	movs	r2, #4
 8004e8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e9e:	6878      	ldr	r0, [r7, #4]
 8004ea0:	f000 fa28 	bl	80052f4 <HAL_TIM_IC_CaptureCallback>
 8004ea4:	e005      	b.n	8004eb2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ea6:	6878      	ldr	r0, [r7, #4]
 8004ea8:	f000 fa1a 	bl	80052e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004eac:	6878      	ldr	r0, [r7, #4]
 8004eae:	f000 fa2b 	bl	8005308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	f003 0310 	and.w	r3, r3, #16
 8004ec2:	2b10      	cmp	r3, #16
 8004ec4:	d122      	bne.n	8004f0c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0310 	and.w	r3, r3, #16
 8004ed0:	2b10      	cmp	r3, #16
 8004ed2:	d11b      	bne.n	8004f0c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f06f 0210 	mvn.w	r2, #16
 8004edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	2208      	movs	r2, #8
 8004ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	69db      	ldr	r3, [r3, #28]
 8004eea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f9fe 	bl	80052f4 <HAL_TIM_IC_CaptureCallback>
 8004ef8:	e005      	b.n	8004f06 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f000 f9f0 	bl	80052e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f00:	6878      	ldr	r0, [r7, #4]
 8004f02:	f000 fa01 	bl	8005308 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b01      	cmp	r3, #1
 8004f18:	d10e      	bne.n	8004f38 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f003 0301 	and.w	r3, r3, #1
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d107      	bne.n	8004f38 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f06f 0201 	mvn.w	r2, #1
 8004f30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f7fc fb3c 	bl	80015b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f42:	2b80      	cmp	r3, #128	; 0x80
 8004f44:	d10e      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68db      	ldr	r3, [r3, #12]
 8004f4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f50:	2b80      	cmp	r3, #128	; 0x80
 8004f52:	d107      	bne.n	8004f64 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f5e:	6878      	ldr	r0, [r7, #4]
 8004f60:	f000 fbca 	bl	80056f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	691b      	ldr	r3, [r3, #16]
 8004f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f72:	d10e      	bne.n	8004f92 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f7e:	2b80      	cmp	r3, #128	; 0x80
 8004f80:	d107      	bne.n	8004f92 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004f8c:	6878      	ldr	r0, [r7, #4]
 8004f8e:	f000 fbbd 	bl	800570c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d10e      	bne.n	8004fbe <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004faa:	2b40      	cmp	r3, #64	; 0x40
 8004fac:	d107      	bne.n	8004fbe <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004fb8:	6878      	ldr	r0, [r7, #4]
 8004fba:	f000 f9af 	bl	800531c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	f003 0320 	and.w	r3, r3, #32
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d10e      	bne.n	8004fea <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	68db      	ldr	r3, [r3, #12]
 8004fd2:	f003 0320 	and.w	r3, r3, #32
 8004fd6:	2b20      	cmp	r3, #32
 8004fd8:	d107      	bne.n	8004fea <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f06f 0220 	mvn.w	r2, #32
 8004fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fe4:	6878      	ldr	r0, [r7, #4]
 8004fe6:	f000 fb7d 	bl	80056e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	691b      	ldr	r3, [r3, #16]
 8004ff0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ff4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ff8:	d10f      	bne.n	800501a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005004:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005008:	d107      	bne.n	800501a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8005012:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f000 fb83 	bl	8005720 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005024:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005028:	d10f      	bne.n	800504a <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	68db      	ldr	r3, [r3, #12]
 8005030:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005034:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005038:	d107      	bne.n	800504a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005042:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 fb75 	bl	8005734 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	691b      	ldr	r3, [r3, #16]
 8005050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005054:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005058:	d10f      	bne.n	800507a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005064:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005068:	d107      	bne.n	800507a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005072:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f000 fb67 	bl	8005748 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005084:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005088:	d10f      	bne.n	80050aa <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005094:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005098:	d107      	bne.n	80050aa <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80050a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80050a4:	6878      	ldr	r0, [r7, #4]
 80050a6:	f000 fb59 	bl	800575c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050aa:	bf00      	nop
 80050ac:	3708      	adds	r7, #8
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bd80      	pop	{r7, pc}
	...

080050b4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
 80050bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050be:	2300      	movs	r3, #0
 80050c0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050c8:	2b01      	cmp	r3, #1
 80050ca:	d101      	bne.n	80050d0 <HAL_TIM_ConfigClockSource+0x1c>
 80050cc:	2302      	movs	r3, #2
 80050ce:	e0f6      	b.n	80052be <HAL_TIM_ConfigClockSource+0x20a>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2201      	movs	r2, #1
 80050d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80050ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68ba      	ldr	r2, [r7, #8]
 8005102:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a6f      	ldr	r2, [pc, #444]	; (80052c8 <HAL_TIM_ConfigClockSource+0x214>)
 800510a:	4293      	cmp	r3, r2
 800510c:	f000 80c1 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005110:	4a6d      	ldr	r2, [pc, #436]	; (80052c8 <HAL_TIM_ConfigClockSource+0x214>)
 8005112:	4293      	cmp	r3, r2
 8005114:	f200 80c6 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005118:	4a6c      	ldr	r2, [pc, #432]	; (80052cc <HAL_TIM_ConfigClockSource+0x218>)
 800511a:	4293      	cmp	r3, r2
 800511c:	f000 80b9 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005120:	4a6a      	ldr	r2, [pc, #424]	; (80052cc <HAL_TIM_ConfigClockSource+0x218>)
 8005122:	4293      	cmp	r3, r2
 8005124:	f200 80be 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005128:	4a69      	ldr	r2, [pc, #420]	; (80052d0 <HAL_TIM_ConfigClockSource+0x21c>)
 800512a:	4293      	cmp	r3, r2
 800512c:	f000 80b1 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005130:	4a67      	ldr	r2, [pc, #412]	; (80052d0 <HAL_TIM_ConfigClockSource+0x21c>)
 8005132:	4293      	cmp	r3, r2
 8005134:	f200 80b6 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005138:	4a66      	ldr	r2, [pc, #408]	; (80052d4 <HAL_TIM_ConfigClockSource+0x220>)
 800513a:	4293      	cmp	r3, r2
 800513c:	f000 80a9 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005140:	4a64      	ldr	r2, [pc, #400]	; (80052d4 <HAL_TIM_ConfigClockSource+0x220>)
 8005142:	4293      	cmp	r3, r2
 8005144:	f200 80ae 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005148:	4a63      	ldr	r2, [pc, #396]	; (80052d8 <HAL_TIM_ConfigClockSource+0x224>)
 800514a:	4293      	cmp	r3, r2
 800514c:	f000 80a1 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005150:	4a61      	ldr	r2, [pc, #388]	; (80052d8 <HAL_TIM_ConfigClockSource+0x224>)
 8005152:	4293      	cmp	r3, r2
 8005154:	f200 80a6 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005158:	4a60      	ldr	r2, [pc, #384]	; (80052dc <HAL_TIM_ConfigClockSource+0x228>)
 800515a:	4293      	cmp	r3, r2
 800515c:	f000 8099 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005160:	4a5e      	ldr	r2, [pc, #376]	; (80052dc <HAL_TIM_ConfigClockSource+0x228>)
 8005162:	4293      	cmp	r3, r2
 8005164:	f200 809e 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005168:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800516c:	f000 8091 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005170:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005174:	f200 8096 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005178:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800517c:	f000 8089 	beq.w	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 8005180:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005184:	f200 808e 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005188:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800518c:	d03e      	beq.n	800520c <HAL_TIM_ConfigClockSource+0x158>
 800518e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005192:	f200 8087 	bhi.w	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 8005196:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800519a:	f000 8086 	beq.w	80052aa <HAL_TIM_ConfigClockSource+0x1f6>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051a2:	d87f      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051a4:	2b70      	cmp	r3, #112	; 0x70
 80051a6:	d01a      	beq.n	80051de <HAL_TIM_ConfigClockSource+0x12a>
 80051a8:	2b70      	cmp	r3, #112	; 0x70
 80051aa:	d87b      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051ac:	2b60      	cmp	r3, #96	; 0x60
 80051ae:	d050      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0x19e>
 80051b0:	2b60      	cmp	r3, #96	; 0x60
 80051b2:	d877      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051b4:	2b50      	cmp	r3, #80	; 0x50
 80051b6:	d03c      	beq.n	8005232 <HAL_TIM_ConfigClockSource+0x17e>
 80051b8:	2b50      	cmp	r3, #80	; 0x50
 80051ba:	d873      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051bc:	2b40      	cmp	r3, #64	; 0x40
 80051be:	d058      	beq.n	8005272 <HAL_TIM_ConfigClockSource+0x1be>
 80051c0:	2b40      	cmp	r3, #64	; 0x40
 80051c2:	d86f      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051c4:	2b30      	cmp	r3, #48	; 0x30
 80051c6:	d064      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 80051c8:	2b30      	cmp	r3, #48	; 0x30
 80051ca:	d86b      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051cc:	2b20      	cmp	r3, #32
 80051ce:	d060      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 80051d0:	2b20      	cmp	r3, #32
 80051d2:	d867      	bhi.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d05c      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 80051d8:	2b10      	cmp	r3, #16
 80051da:	d05a      	beq.n	8005292 <HAL_TIM_ConfigClockSource+0x1de>
 80051dc:	e062      	b.n	80052a4 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6818      	ldr	r0, [r3, #0]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6899      	ldr	r1, [r3, #8]
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685a      	ldr	r2, [r3, #4]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	f000 f9c3 	bl	8005578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051fa:	68bb      	ldr	r3, [r7, #8]
 80051fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005200:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	609a      	str	r2, [r3, #8]
      break;
 800520a:	e04f      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6818      	ldr	r0, [r3, #0]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	6899      	ldr	r1, [r3, #8]
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685a      	ldr	r2, [r3, #4]
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	f000 f9ac 	bl	8005578 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689a      	ldr	r2, [r3, #8]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800522e:	609a      	str	r2, [r3, #8]
      break;
 8005230:	e03c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6818      	ldr	r0, [r3, #0]
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	6859      	ldr	r1, [r3, #4]
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	68db      	ldr	r3, [r3, #12]
 800523e:	461a      	mov	r2, r3
 8005240:	f000 f91e 	bl	8005480 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	2150      	movs	r1, #80	; 0x50
 800524a:	4618      	mov	r0, r3
 800524c:	f000 f977 	bl	800553e <TIM_ITRx_SetConfig>
      break;
 8005250:	e02c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6859      	ldr	r1, [r3, #4]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	68db      	ldr	r3, [r3, #12]
 800525e:	461a      	mov	r2, r3
 8005260:	f000 f93d 	bl	80054de <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2160      	movs	r1, #96	; 0x60
 800526a:	4618      	mov	r0, r3
 800526c:	f000 f967 	bl	800553e <TIM_ITRx_SetConfig>
      break;
 8005270:	e01c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6818      	ldr	r0, [r3, #0]
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	6859      	ldr	r1, [r3, #4]
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	461a      	mov	r2, r3
 8005280:	f000 f8fe 	bl	8005480 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2140      	movs	r1, #64	; 0x40
 800528a:	4618      	mov	r0, r3
 800528c:	f000 f957 	bl	800553e <TIM_ITRx_SetConfig>
      break;
 8005290:	e00c      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681a      	ldr	r2, [r3, #0]
 8005296:	683b      	ldr	r3, [r7, #0]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4619      	mov	r1, r3
 800529c:	4610      	mov	r0, r2
 800529e:	f000 f94e 	bl	800553e <TIM_ITRx_SetConfig>
      break;
 80052a2:	e003      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 80052a4:	2301      	movs	r3, #1
 80052a6:	73fb      	strb	r3, [r7, #15]
      break;
 80052a8:	e000      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80052aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	00100070 	.word	0x00100070
 80052cc:	00100060 	.word	0x00100060
 80052d0:	00100050 	.word	0x00100050
 80052d4:	00100040 	.word	0x00100040
 80052d8:	00100030 	.word	0x00100030
 80052dc:	00100020 	.word	0x00100020

080052e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b083      	sub	sp, #12
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80052fc:	bf00      	nop
 80052fe:	370c      	adds	r7, #12
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr

08005308 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005310:	bf00      	nop
 8005312:	370c      	adds	r7, #12
 8005314:	46bd      	mov	sp, r7
 8005316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531a:	4770      	bx	lr

0800531c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800531c:	b480      	push	{r7}
 800531e:	b083      	sub	sp, #12
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005324:	bf00      	nop
 8005326:	370c      	adds	r7, #12
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005330:	b480      	push	{r7}
 8005332:	b085      	sub	sp, #20
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
 8005338:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	4a46      	ldr	r2, [pc, #280]	; (800545c <TIM_Base_SetConfig+0x12c>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d017      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800534e:	d013      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a43      	ldr	r2, [pc, #268]	; (8005460 <TIM_Base_SetConfig+0x130>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d00f      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a42      	ldr	r2, [pc, #264]	; (8005464 <TIM_Base_SetConfig+0x134>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d00b      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a41      	ldr	r2, [pc, #260]	; (8005468 <TIM_Base_SetConfig+0x138>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d007      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a40      	ldr	r2, [pc, #256]	; (800546c <TIM_Base_SetConfig+0x13c>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d003      	beq.n	8005378 <TIM_Base_SetConfig+0x48>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a3f      	ldr	r2, [pc, #252]	; (8005470 <TIM_Base_SetConfig+0x140>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d108      	bne.n	800538a <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800537e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685b      	ldr	r3, [r3, #4]
 8005384:	68fa      	ldr	r2, [r7, #12]
 8005386:	4313      	orrs	r3, r2
 8005388:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a33      	ldr	r2, [pc, #204]	; (800545c <TIM_Base_SetConfig+0x12c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d023      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005398:	d01f      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a30      	ldr	r2, [pc, #192]	; (8005460 <TIM_Base_SetConfig+0x130>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d01b      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a2f      	ldr	r2, [pc, #188]	; (8005464 <TIM_Base_SetConfig+0x134>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d017      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a2e      	ldr	r2, [pc, #184]	; (8005468 <TIM_Base_SetConfig+0x138>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d013      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	4a2d      	ldr	r2, [pc, #180]	; (800546c <TIM_Base_SetConfig+0x13c>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d00f      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a2d      	ldr	r2, [pc, #180]	; (8005474 <TIM_Base_SetConfig+0x144>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d00b      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a2c      	ldr	r2, [pc, #176]	; (8005478 <TIM_Base_SetConfig+0x148>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d007      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a2b      	ldr	r2, [pc, #172]	; (800547c <TIM_Base_SetConfig+0x14c>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d003      	beq.n	80053da <TIM_Base_SetConfig+0xaa>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a26      	ldr	r2, [pc, #152]	; (8005470 <TIM_Base_SetConfig+0x140>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d108      	bne.n	80053ec <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	68db      	ldr	r3, [r3, #12]
 80053e6:	68fa      	ldr	r2, [r7, #12]
 80053e8:	4313      	orrs	r3, r2
 80053ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	695b      	ldr	r3, [r3, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68fa      	ldr	r2, [r7, #12]
 80053fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	4a12      	ldr	r2, [pc, #72]	; (800545c <TIM_Base_SetConfig+0x12c>)
 8005414:	4293      	cmp	r3, r2
 8005416:	d013      	beq.n	8005440 <TIM_Base_SetConfig+0x110>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	4a14      	ldr	r2, [pc, #80]	; (800546c <TIM_Base_SetConfig+0x13c>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d00f      	beq.n	8005440 <TIM_Base_SetConfig+0x110>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	4a14      	ldr	r2, [pc, #80]	; (8005474 <TIM_Base_SetConfig+0x144>)
 8005424:	4293      	cmp	r3, r2
 8005426:	d00b      	beq.n	8005440 <TIM_Base_SetConfig+0x110>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	4a13      	ldr	r2, [pc, #76]	; (8005478 <TIM_Base_SetConfig+0x148>)
 800542c:	4293      	cmp	r3, r2
 800542e:	d007      	beq.n	8005440 <TIM_Base_SetConfig+0x110>
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	4a12      	ldr	r2, [pc, #72]	; (800547c <TIM_Base_SetConfig+0x14c>)
 8005434:	4293      	cmp	r3, r2
 8005436:	d003      	beq.n	8005440 <TIM_Base_SetConfig+0x110>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	4a0d      	ldr	r2, [pc, #52]	; (8005470 <TIM_Base_SetConfig+0x140>)
 800543c:	4293      	cmp	r3, r2
 800543e:	d103      	bne.n	8005448 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	691a      	ldr	r2, [r3, #16]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2201      	movs	r2, #1
 800544c:	615a      	str	r2, [r3, #20]
}
 800544e:	bf00      	nop
 8005450:	3714      	adds	r7, #20
 8005452:	46bd      	mov	sp, r7
 8005454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005458:	4770      	bx	lr
 800545a:	bf00      	nop
 800545c:	40012c00 	.word	0x40012c00
 8005460:	40000400 	.word	0x40000400
 8005464:	40000800 	.word	0x40000800
 8005468:	40000c00 	.word	0x40000c00
 800546c:	40013400 	.word	0x40013400
 8005470:	40015000 	.word	0x40015000
 8005474:	40014000 	.word	0x40014000
 8005478:	40014400 	.word	0x40014400
 800547c:	40014800 	.word	0x40014800

08005480 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005480:	b480      	push	{r7}
 8005482:	b087      	sub	sp, #28
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6a1b      	ldr	r3, [r3, #32]
 8005490:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	f023 0201 	bic.w	r2, r3, #1
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80054aa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	011b      	lsls	r3, r3, #4
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	4313      	orrs	r3, r2
 80054b4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	f023 030a 	bic.w	r3, r3, #10
 80054bc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80054be:	697a      	ldr	r2, [r7, #20]
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	693a      	ldr	r2, [r7, #16]
 80054ca:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	697a      	ldr	r2, [r7, #20]
 80054d0:	621a      	str	r2, [r3, #32]
}
 80054d2:	bf00      	nop
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054de:	b480      	push	{r7}
 80054e0:	b087      	sub	sp, #28
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	60f8      	str	r0, [r7, #12]
 80054e6:	60b9      	str	r1, [r7, #8]
 80054e8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	6a1b      	ldr	r3, [r3, #32]
 80054ee:	f023 0210 	bic.w	r2, r3, #16
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005508:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	031b      	lsls	r3, r3, #12
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005514:	693b      	ldr	r3, [r7, #16]
 8005516:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800551a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	011b      	lsls	r3, r3, #4
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	4313      	orrs	r3, r2
 8005524:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	697a      	ldr	r2, [r7, #20]
 800552a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	693a      	ldr	r2, [r7, #16]
 8005530:	621a      	str	r2, [r3, #32]
}
 8005532:	bf00      	nop
 8005534:	371c      	adds	r7, #28
 8005536:	46bd      	mov	sp, r7
 8005538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553c:	4770      	bx	lr

0800553e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800553e:	b480      	push	{r7}
 8005540:	b085      	sub	sp, #20
 8005542:	af00      	add	r7, sp, #0
 8005544:	6078      	str	r0, [r7, #4]
 8005546:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4313      	orrs	r3, r2
 8005560:	f043 0307 	orr.w	r3, r3, #7
 8005564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	609a      	str	r2, [r3, #8]
}
 800556c:	bf00      	nop
 800556e:	3714      	adds	r7, #20
 8005570:	46bd      	mov	sp, r7
 8005572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005576:	4770      	bx	lr

08005578 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005578:	b480      	push	{r7}
 800557a:	b087      	sub	sp, #28
 800557c:	af00      	add	r7, sp, #0
 800557e:	60f8      	str	r0, [r7, #12]
 8005580:	60b9      	str	r1, [r7, #8]
 8005582:	607a      	str	r2, [r7, #4]
 8005584:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	689b      	ldr	r3, [r3, #8]
 800558a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800558c:	697b      	ldr	r3, [r7, #20]
 800558e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005592:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	021a      	lsls	r2, r3, #8
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	431a      	orrs	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	4313      	orrs	r3, r2
 80055a0:	697a      	ldr	r2, [r7, #20]
 80055a2:	4313      	orrs	r3, r2
 80055a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	697a      	ldr	r2, [r7, #20]
 80055aa:	609a      	str	r2, [r3, #8]
}
 80055ac:	bf00      	nop
 80055ae:	371c      	adds	r7, #28
 80055b0:	46bd      	mov	sp, r7
 80055b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b6:	4770      	bx	lr

080055b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b085      	sub	sp, #20
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
 80055c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d101      	bne.n	80055d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80055cc:	2302      	movs	r3, #2
 80055ce:	e074      	b.n	80056ba <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2202      	movs	r2, #2
 80055dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a34      	ldr	r2, [pc, #208]	; (80056c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d009      	beq.n	800560e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	4a33      	ldr	r2, [pc, #204]	; (80056cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d004      	beq.n	800560e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a31      	ldr	r2, [pc, #196]	; (80056d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d108      	bne.n	8005620 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005614:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	68fa      	ldr	r2, [r7, #12]
 800561c:	4313      	orrs	r3, r2
 800561e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800562a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a21      	ldr	r2, [pc, #132]	; (80056c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d022      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005650:	d01d      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a1f      	ldr	r2, [pc, #124]	; (80056d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d018      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a1d      	ldr	r2, [pc, #116]	; (80056d8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d013      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a1c      	ldr	r2, [pc, #112]	; (80056dc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d00e      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a15      	ldr	r2, [pc, #84]	; (80056cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005676:	4293      	cmp	r3, r2
 8005678:	d009      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4a18      	ldr	r2, [pc, #96]	; (80056e0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d004      	beq.n	800568e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4a11      	ldr	r2, [pc, #68]	; (80056d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d10c      	bne.n	80056a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005694:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4313      	orrs	r3, r2
 800569e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	68ba      	ldr	r2, [r7, #8]
 80056a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2201      	movs	r2, #1
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80056b8:	2300      	movs	r3, #0
}
 80056ba:	4618      	mov	r0, r3
 80056bc:	3714      	adds	r7, #20
 80056be:	46bd      	mov	sp, r7
 80056c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c4:	4770      	bx	lr
 80056c6:	bf00      	nop
 80056c8:	40012c00 	.word	0x40012c00
 80056cc:	40013400 	.word	0x40013400
 80056d0:	40015000 	.word	0x40015000
 80056d4:	40000400 	.word	0x40000400
 80056d8:	40000800 	.word	0x40000800
 80056dc:	40000c00 	.word	0x40000c00
 80056e0:	40014000 	.word	0x40014000

080056e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr

080056f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b083      	sub	sp, #12
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005700:	bf00      	nop
 8005702:	370c      	adds	r7, #12
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr

0800570c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800570c:	b480      	push	{r7}
 800570e:	b083      	sub	sp, #12
 8005710:	af00      	add	r7, sp, #0
 8005712:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005714:	bf00      	nop
 8005716:	370c      	adds	r7, #12
 8005718:	46bd      	mov	sp, r7
 800571a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571e:	4770      	bx	lr

08005720 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005748:	b480      	push	{r7}
 800574a:	b083      	sub	sp, #12
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005750:	bf00      	nop
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800575c:	b480      	push	{r7}
 800575e:	b083      	sub	sp, #12
 8005760:	af00      	add	r7, sp, #0
 8005762:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr

08005770 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d101      	bne.n	8005782 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800577e:	2301      	movs	r3, #1
 8005780:	e042      	b.n	8005808 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005788:	2b00      	cmp	r3, #0
 800578a:	d106      	bne.n	800579a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2200      	movs	r2, #0
 8005790:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7fc f951 	bl	8001a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2224      	movs	r2, #36	; 0x24
 800579e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f022 0201 	bic.w	r2, r2, #1
 80057b0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80057b2:	6878      	ldr	r0, [r7, #4]
 80057b4:	f000 f8c2 	bl	800593c <UART_SetConfig>
 80057b8:	4603      	mov	r3, r0
 80057ba:	2b01      	cmp	r3, #1
 80057bc:	d101      	bne.n	80057c2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e022      	b.n	8005808 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d002      	beq.n	80057d0 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fbb2 	bl	8005f34 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	685a      	ldr	r2, [r3, #4]
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80057de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689a      	ldr	r2, [r3, #8]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80057ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f042 0201 	orr.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fc39 	bl	8006078 <UART_CheckIdleState>
 8005806:	4603      	mov	r3, r0
}
 8005808:	4618      	mov	r0, r3
 800580a:	3708      	adds	r7, #8
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b08a      	sub	sp, #40	; 0x28
 8005814:	af02      	add	r7, sp, #8
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	603b      	str	r3, [r7, #0]
 800581c:	4613      	mov	r3, r2
 800581e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005826:	2b20      	cmp	r3, #32
 8005828:	f040 8083 	bne.w	8005932 <HAL_UART_Transmit+0x122>
  {
    if ((pData == NULL) || (Size == 0U))
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d002      	beq.n	8005838 <HAL_UART_Transmit+0x28>
 8005832:	88fb      	ldrh	r3, [r7, #6]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e07b      	b.n	8005934 <HAL_UART_Transmit+0x124>
    }

    __HAL_LOCK(huart);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005842:	2b01      	cmp	r3, #1
 8005844:	d101      	bne.n	800584a <HAL_UART_Transmit+0x3a>
 8005846:	2302      	movs	r3, #2
 8005848:	e074      	b.n	8005934 <HAL_UART_Transmit+0x124>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	2200      	movs	r2, #0
 8005856:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	2221      	movs	r2, #33	; 0x21
 800585e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005862:	f7fc faef 	bl	8001e44 <HAL_GetTick>
 8005866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	88fa      	ldrh	r2, [r7, #6]
 800586c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	88fa      	ldrh	r2, [r7, #6]
 8005874:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005880:	d108      	bne.n	8005894 <HAL_UART_Transmit+0x84>
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	691b      	ldr	r3, [r3, #16]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d104      	bne.n	8005894 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 800588a:	2300      	movs	r3, #0
 800588c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800588e:	68bb      	ldr	r3, [r7, #8]
 8005890:	61bb      	str	r3, [r7, #24]
 8005892:	e003      	b.n	800589c <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005898:	2300      	movs	r3, #0
 800589a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    while (huart->TxXferCount > 0U)
 80058a4:	e02c      	b.n	8005900 <HAL_UART_Transmit+0xf0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	2200      	movs	r2, #0
 80058ae:	2180      	movs	r1, #128	; 0x80
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 fc2c 	bl	800610e <UART_WaitOnFlagUntilTimeout>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 80058bc:	2303      	movs	r3, #3
 80058be:	e039      	b.n	8005934 <HAL_UART_Transmit+0x124>
      }
      if (pdata8bits == NULL)
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10b      	bne.n	80058de <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	881b      	ldrh	r3, [r3, #0]
 80058ca:	461a      	mov	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80058d4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	3302      	adds	r3, #2
 80058da:	61bb      	str	r3, [r7, #24]
 80058dc:	e007      	b.n	80058ee <HAL_UART_Transmit+0xde>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	781a      	ldrb	r2, [r3, #0]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80058e8:	69fb      	ldr	r3, [r7, #28]
 80058ea:	3301      	adds	r3, #1
 80058ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 8005906:	b29b      	uxth	r3, r3
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1cc      	bne.n	80058a6 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800590c:	683b      	ldr	r3, [r7, #0]
 800590e:	9300      	str	r3, [sp, #0]
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	2200      	movs	r2, #0
 8005914:	2140      	movs	r1, #64	; 0x40
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 fbf9 	bl	800610e <UART_WaitOnFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <HAL_UART_Transmit+0x116>
    {
      return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e006      	b.n	8005934 <HAL_UART_Transmit+0x124>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2220      	movs	r2, #32
 800592a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    return HAL_OK;
 800592e:	2300      	movs	r3, #0
 8005930:	e000      	b.n	8005934 <HAL_UART_Transmit+0x124>
  }
  else
  {
    return HAL_BUSY;
 8005932:	2302      	movs	r3, #2
  }
}
 8005934:	4618      	mov	r0, r3
 8005936:	3720      	adds	r7, #32
 8005938:	46bd      	mov	sp, r7
 800593a:	bd80      	pop	{r7, pc}

0800593c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800593c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005940:	b08c      	sub	sp, #48	; 0x30
 8005942:	af00      	add	r7, sp, #0
 8005944:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005946:	2300      	movs	r3, #0
 8005948:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800594c:	697b      	ldr	r3, [r7, #20]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	691b      	ldr	r3, [r3, #16]
 8005954:	431a      	orrs	r2, r3
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	695b      	ldr	r3, [r3, #20]
 800595a:	431a      	orrs	r2, r3
 800595c:	697b      	ldr	r3, [r7, #20]
 800595e:	69db      	ldr	r3, [r3, #28]
 8005960:	4313      	orrs	r3, r2
 8005962:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	4baa      	ldr	r3, [pc, #680]	; (8005c14 <UART_SetConfig+0x2d8>)
 800596c:	4013      	ands	r3, r2
 800596e:	697a      	ldr	r2, [r7, #20]
 8005970:	6812      	ldr	r2, [r2, #0]
 8005972:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005974:	430b      	orrs	r3, r1
 8005976:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	685b      	ldr	r3, [r3, #4]
 800597e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	68da      	ldr	r2, [r3, #12]
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	430a      	orrs	r2, r1
 800598c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	699b      	ldr	r3, [r3, #24]
 8005992:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a9f      	ldr	r2, [pc, #636]	; (8005c18 <UART_SetConfig+0x2dc>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d004      	beq.n	80059a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800599e:	697b      	ldr	r3, [r7, #20]
 80059a0:	6a1b      	ldr	r3, [r3, #32]
 80059a2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80059a4:	4313      	orrs	r3, r2
 80059a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80059b2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80059b6:	697a      	ldr	r2, [r7, #20]
 80059b8:	6812      	ldr	r2, [r2, #0]
 80059ba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80059bc:	430b      	orrs	r3, r1
 80059be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059c6:	f023 010f 	bic.w	r1, r3, #15
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80059ce:	697b      	ldr	r3, [r7, #20]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	430a      	orrs	r2, r1
 80059d4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a90      	ldr	r2, [pc, #576]	; (8005c1c <UART_SetConfig+0x2e0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d125      	bne.n	8005a2c <UART_SetConfig+0xf0>
 80059e0:	4b8f      	ldr	r3, [pc, #572]	; (8005c20 <UART_SetConfig+0x2e4>)
 80059e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059e6:	f003 0303 	and.w	r3, r3, #3
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d81a      	bhi.n	8005a24 <UART_SetConfig+0xe8>
 80059ee:	a201      	add	r2, pc, #4	; (adr r2, 80059f4 <UART_SetConfig+0xb8>)
 80059f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f4:	08005a05 	.word	0x08005a05
 80059f8:	08005a15 	.word	0x08005a15
 80059fc:	08005a0d 	.word	0x08005a0d
 8005a00:	08005a1d 	.word	0x08005a1d
 8005a04:	2301      	movs	r3, #1
 8005a06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a0a:	e116      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a0c:	2302      	movs	r3, #2
 8005a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a12:	e112      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a14:	2304      	movs	r3, #4
 8005a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a1a:	e10e      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a1c:	2308      	movs	r3, #8
 8005a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a22:	e10a      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a24:	2310      	movs	r3, #16
 8005a26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a2a:	e106      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a2c:	697b      	ldr	r3, [r7, #20]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a7c      	ldr	r2, [pc, #496]	; (8005c24 <UART_SetConfig+0x2e8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d138      	bne.n	8005aa8 <UART_SetConfig+0x16c>
 8005a36:	4b7a      	ldr	r3, [pc, #488]	; (8005c20 <UART_SetConfig+0x2e4>)
 8005a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a3c:	f003 030c 	and.w	r3, r3, #12
 8005a40:	2b0c      	cmp	r3, #12
 8005a42:	d82d      	bhi.n	8005aa0 <UART_SetConfig+0x164>
 8005a44:	a201      	add	r2, pc, #4	; (adr r2, 8005a4c <UART_SetConfig+0x110>)
 8005a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a4a:	bf00      	nop
 8005a4c:	08005a81 	.word	0x08005a81
 8005a50:	08005aa1 	.word	0x08005aa1
 8005a54:	08005aa1 	.word	0x08005aa1
 8005a58:	08005aa1 	.word	0x08005aa1
 8005a5c:	08005a91 	.word	0x08005a91
 8005a60:	08005aa1 	.word	0x08005aa1
 8005a64:	08005aa1 	.word	0x08005aa1
 8005a68:	08005aa1 	.word	0x08005aa1
 8005a6c:	08005a89 	.word	0x08005a89
 8005a70:	08005aa1 	.word	0x08005aa1
 8005a74:	08005aa1 	.word	0x08005aa1
 8005a78:	08005aa1 	.word	0x08005aa1
 8005a7c:	08005a99 	.word	0x08005a99
 8005a80:	2300      	movs	r3, #0
 8005a82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a86:	e0d8      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a88:	2302      	movs	r3, #2
 8005a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a8e:	e0d4      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a90:	2304      	movs	r3, #4
 8005a92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a96:	e0d0      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005a98:	2308      	movs	r3, #8
 8005a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005a9e:	e0cc      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005aa0:	2310      	movs	r3, #16
 8005aa2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005aa6:	e0c8      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4a5e      	ldr	r2, [pc, #376]	; (8005c28 <UART_SetConfig+0x2ec>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d125      	bne.n	8005afe <UART_SetConfig+0x1c2>
 8005ab2:	4b5b      	ldr	r3, [pc, #364]	; (8005c20 <UART_SetConfig+0x2e4>)
 8005ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ab8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005abc:	2b30      	cmp	r3, #48	; 0x30
 8005abe:	d016      	beq.n	8005aee <UART_SetConfig+0x1b2>
 8005ac0:	2b30      	cmp	r3, #48	; 0x30
 8005ac2:	d818      	bhi.n	8005af6 <UART_SetConfig+0x1ba>
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d00a      	beq.n	8005ade <UART_SetConfig+0x1a2>
 8005ac8:	2b20      	cmp	r3, #32
 8005aca:	d814      	bhi.n	8005af6 <UART_SetConfig+0x1ba>
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d002      	beq.n	8005ad6 <UART_SetConfig+0x19a>
 8005ad0:	2b10      	cmp	r3, #16
 8005ad2:	d008      	beq.n	8005ae6 <UART_SetConfig+0x1aa>
 8005ad4:	e00f      	b.n	8005af6 <UART_SetConfig+0x1ba>
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005adc:	e0ad      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005ade:	2302      	movs	r3, #2
 8005ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ae4:	e0a9      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005ae6:	2304      	movs	r3, #4
 8005ae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005aec:	e0a5      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005aee:	2308      	movs	r3, #8
 8005af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005af4:	e0a1      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005af6:	2310      	movs	r3, #16
 8005af8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005afc:	e09d      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a4a      	ldr	r2, [pc, #296]	; (8005c2c <UART_SetConfig+0x2f0>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d125      	bne.n	8005b54 <UART_SetConfig+0x218>
 8005b08:	4b45      	ldr	r3, [pc, #276]	; (8005c20 <UART_SetConfig+0x2e4>)
 8005b0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b0e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8005b12:	2bc0      	cmp	r3, #192	; 0xc0
 8005b14:	d016      	beq.n	8005b44 <UART_SetConfig+0x208>
 8005b16:	2bc0      	cmp	r3, #192	; 0xc0
 8005b18:	d818      	bhi.n	8005b4c <UART_SetConfig+0x210>
 8005b1a:	2b80      	cmp	r3, #128	; 0x80
 8005b1c:	d00a      	beq.n	8005b34 <UART_SetConfig+0x1f8>
 8005b1e:	2b80      	cmp	r3, #128	; 0x80
 8005b20:	d814      	bhi.n	8005b4c <UART_SetConfig+0x210>
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d002      	beq.n	8005b2c <UART_SetConfig+0x1f0>
 8005b26:	2b40      	cmp	r3, #64	; 0x40
 8005b28:	d008      	beq.n	8005b3c <UART_SetConfig+0x200>
 8005b2a:	e00f      	b.n	8005b4c <UART_SetConfig+0x210>
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b32:	e082      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b34:	2302      	movs	r3, #2
 8005b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b3a:	e07e      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b3c:	2304      	movs	r3, #4
 8005b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b42:	e07a      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b44:	2308      	movs	r3, #8
 8005b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b4a:	e076      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b4c:	2310      	movs	r3, #16
 8005b4e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b52:	e072      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	4a35      	ldr	r2, [pc, #212]	; (8005c30 <UART_SetConfig+0x2f4>)
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	d12a      	bne.n	8005bb4 <UART_SetConfig+0x278>
 8005b5e:	4b30      	ldr	r3, [pc, #192]	; (8005c20 <UART_SetConfig+0x2e4>)
 8005b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b64:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b68:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b6c:	d01a      	beq.n	8005ba4 <UART_SetConfig+0x268>
 8005b6e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b72:	d81b      	bhi.n	8005bac <UART_SetConfig+0x270>
 8005b74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b78:	d00c      	beq.n	8005b94 <UART_SetConfig+0x258>
 8005b7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b7e:	d815      	bhi.n	8005bac <UART_SetConfig+0x270>
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d003      	beq.n	8005b8c <UART_SetConfig+0x250>
 8005b84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b88:	d008      	beq.n	8005b9c <UART_SetConfig+0x260>
 8005b8a:	e00f      	b.n	8005bac <UART_SetConfig+0x270>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b92:	e052      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b94:	2302      	movs	r3, #2
 8005b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005b9a:	e04e      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005b9c:	2304      	movs	r3, #4
 8005b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005ba2:	e04a      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005ba4:	2308      	movs	r3, #8
 8005ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005baa:	e046      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005bac:	2310      	movs	r3, #16
 8005bae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bb2:	e042      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	4a17      	ldr	r2, [pc, #92]	; (8005c18 <UART_SetConfig+0x2dc>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d13a      	bne.n	8005c34 <UART_SetConfig+0x2f8>
 8005bbe:	4b18      	ldr	r3, [pc, #96]	; (8005c20 <UART_SetConfig+0x2e4>)
 8005bc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005bc4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005bc8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bcc:	d01a      	beq.n	8005c04 <UART_SetConfig+0x2c8>
 8005bce:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005bd2:	d81b      	bhi.n	8005c0c <UART_SetConfig+0x2d0>
 8005bd4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bd8:	d00c      	beq.n	8005bf4 <UART_SetConfig+0x2b8>
 8005bda:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bde:	d815      	bhi.n	8005c0c <UART_SetConfig+0x2d0>
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <UART_SetConfig+0x2b0>
 8005be4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005be8:	d008      	beq.n	8005bfc <UART_SetConfig+0x2c0>
 8005bea:	e00f      	b.n	8005c0c <UART_SetConfig+0x2d0>
 8005bec:	2300      	movs	r3, #0
 8005bee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bf2:	e022      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005bf4:	2302      	movs	r3, #2
 8005bf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005bfa:	e01e      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005bfc:	2304      	movs	r3, #4
 8005bfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c02:	e01a      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005c04:	2308      	movs	r3, #8
 8005c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c0a:	e016      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005c0c:	2310      	movs	r3, #16
 8005c0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005c12:	e012      	b.n	8005c3a <UART_SetConfig+0x2fe>
 8005c14:	cfff69f3 	.word	0xcfff69f3
 8005c18:	40008000 	.word	0x40008000
 8005c1c:	40013800 	.word	0x40013800
 8005c20:	40021000 	.word	0x40021000
 8005c24:	40004400 	.word	0x40004400
 8005c28:	40004800 	.word	0x40004800
 8005c2c:	40004c00 	.word	0x40004c00
 8005c30:	40005000 	.word	0x40005000
 8005c34:	2310      	movs	r3, #16
 8005c36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005c3a:	697b      	ldr	r3, [r7, #20]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4aae      	ldr	r2, [pc, #696]	; (8005ef8 <UART_SetConfig+0x5bc>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	f040 8097 	bne.w	8005d74 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005c46:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005c4a:	2b08      	cmp	r3, #8
 8005c4c:	d823      	bhi.n	8005c96 <UART_SetConfig+0x35a>
 8005c4e:	a201      	add	r2, pc, #4	; (adr r2, 8005c54 <UART_SetConfig+0x318>)
 8005c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c54:	08005c79 	.word	0x08005c79
 8005c58:	08005c97 	.word	0x08005c97
 8005c5c:	08005c81 	.word	0x08005c81
 8005c60:	08005c97 	.word	0x08005c97
 8005c64:	08005c87 	.word	0x08005c87
 8005c68:	08005c97 	.word	0x08005c97
 8005c6c:	08005c97 	.word	0x08005c97
 8005c70:	08005c97 	.word	0x08005c97
 8005c74:	08005c8f 	.word	0x08005c8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c78:	f7fe fd0c 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8005c7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c7e:	e010      	b.n	8005ca2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c80:	4b9e      	ldr	r3, [pc, #632]	; (8005efc <UART_SetConfig+0x5c0>)
 8005c82:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c84:	e00d      	b.n	8005ca2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005c86:	f7fe fc97 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 8005c8a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005c8c:	e009      	b.n	8005ca2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005c92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005c94:	e005      	b.n	8005ca2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005c96:	2300      	movs	r3, #0
 8005c98:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005ca0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005ca2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	f000 8130 	beq.w	8005f0a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cae:	4a94      	ldr	r2, [pc, #592]	; (8005f00 <UART_SetConfig+0x5c4>)
 8005cb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cb4:	461a      	mov	r2, r3
 8005cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cbc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	685a      	ldr	r2, [r3, #4]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	005b      	lsls	r3, r3, #1
 8005cc6:	4413      	add	r3, r2
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d305      	bcc.n	8005cda <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	685b      	ldr	r3, [r3, #4]
 8005cd2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005cd4:	69ba      	ldr	r2, [r7, #24]
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d903      	bls.n	8005ce2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005ce0:	e113      	b.n	8005f0a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	60bb      	str	r3, [r7, #8]
 8005ce8:	60fa      	str	r2, [r7, #12]
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cee:	4a84      	ldr	r2, [pc, #528]	; (8005f00 <UART_SetConfig+0x5c4>)
 8005cf0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005cf4:	b29b      	uxth	r3, r3
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	603b      	str	r3, [r7, #0]
 8005cfa:	607a      	str	r2, [r7, #4]
 8005cfc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d00:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005d04:	f7fa ffc8 	bl	8000c98 <__aeabi_uldivmod>
 8005d08:	4602      	mov	r2, r0
 8005d0a:	460b      	mov	r3, r1
 8005d0c:	4610      	mov	r0, r2
 8005d0e:	4619      	mov	r1, r3
 8005d10:	f04f 0200 	mov.w	r2, #0
 8005d14:	f04f 0300 	mov.w	r3, #0
 8005d18:	020b      	lsls	r3, r1, #8
 8005d1a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005d1e:	0202      	lsls	r2, r0, #8
 8005d20:	6979      	ldr	r1, [r7, #20]
 8005d22:	6849      	ldr	r1, [r1, #4]
 8005d24:	0849      	lsrs	r1, r1, #1
 8005d26:	2000      	movs	r0, #0
 8005d28:	460c      	mov	r4, r1
 8005d2a:	4605      	mov	r5, r0
 8005d2c:	eb12 0804 	adds.w	r8, r2, r4
 8005d30:	eb43 0905 	adc.w	r9, r3, r5
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	469a      	mov	sl, r3
 8005d3c:	4693      	mov	fp, r2
 8005d3e:	4652      	mov	r2, sl
 8005d40:	465b      	mov	r3, fp
 8005d42:	4640      	mov	r0, r8
 8005d44:	4649      	mov	r1, r9
 8005d46:	f7fa ffa7 	bl	8000c98 <__aeabi_uldivmod>
 8005d4a:	4602      	mov	r2, r0
 8005d4c:	460b      	mov	r3, r1
 8005d4e:	4613      	mov	r3, r2
 8005d50:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005d52:	6a3b      	ldr	r3, [r7, #32]
 8005d54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005d58:	d308      	bcc.n	8005d6c <UART_SetConfig+0x430>
 8005d5a:	6a3b      	ldr	r3, [r7, #32]
 8005d5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005d60:	d204      	bcs.n	8005d6c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	6a3a      	ldr	r2, [r7, #32]
 8005d68:	60da      	str	r2, [r3, #12]
 8005d6a:	e0ce      	b.n	8005f0a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005d6c:	2301      	movs	r3, #1
 8005d6e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005d72:	e0ca      	b.n	8005f0a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d7c:	d166      	bne.n	8005e4c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005d7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005d82:	2b08      	cmp	r3, #8
 8005d84:	d827      	bhi.n	8005dd6 <UART_SetConfig+0x49a>
 8005d86:	a201      	add	r2, pc, #4	; (adr r2, 8005d8c <UART_SetConfig+0x450>)
 8005d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8c:	08005db1 	.word	0x08005db1
 8005d90:	08005db9 	.word	0x08005db9
 8005d94:	08005dc1 	.word	0x08005dc1
 8005d98:	08005dd7 	.word	0x08005dd7
 8005d9c:	08005dc7 	.word	0x08005dc7
 8005da0:	08005dd7 	.word	0x08005dd7
 8005da4:	08005dd7 	.word	0x08005dd7
 8005da8:	08005dd7 	.word	0x08005dd7
 8005dac:	08005dcf 	.word	0x08005dcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005db0:	f7fe fc70 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8005db4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005db6:	e014      	b.n	8005de2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005db8:	f7fe fc82 	bl	80046c0 <HAL_RCC_GetPCLK2Freq>
 8005dbc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005dbe:	e010      	b.n	8005de2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005dc0:	4b4e      	ldr	r3, [pc, #312]	; (8005efc <UART_SetConfig+0x5c0>)
 8005dc2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005dc4:	e00d      	b.n	8005de2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005dc6:	f7fe fbf7 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 8005dca:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005dcc:	e009      	b.n	8005de2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005dd2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005dd4:	e005      	b.n	8005de2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005de0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 8090 	beq.w	8005f0a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dee:	4a44      	ldr	r2, [pc, #272]	; (8005f00 <UART_SetConfig+0x5c4>)
 8005df0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005df4:	461a      	mov	r2, r3
 8005df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005df8:	fbb3 f3f2 	udiv	r3, r3, r2
 8005dfc:	005a      	lsls	r2, r3, #1
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	685b      	ldr	r3, [r3, #4]
 8005e02:	085b      	lsrs	r3, r3, #1
 8005e04:	441a      	add	r2, r3
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e0e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e10:	6a3b      	ldr	r3, [r7, #32]
 8005e12:	2b0f      	cmp	r3, #15
 8005e14:	d916      	bls.n	8005e44 <UART_SetConfig+0x508>
 8005e16:	6a3b      	ldr	r3, [r7, #32]
 8005e18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e1c:	d212      	bcs.n	8005e44 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e1e:	6a3b      	ldr	r3, [r7, #32]
 8005e20:	b29b      	uxth	r3, r3
 8005e22:	f023 030f 	bic.w	r3, r3, #15
 8005e26:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e28:	6a3b      	ldr	r3, [r7, #32]
 8005e2a:	085b      	lsrs	r3, r3, #1
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	f003 0307 	and.w	r3, r3, #7
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	8bfb      	ldrh	r3, [r7, #30]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005e3a:	697b      	ldr	r3, [r7, #20]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	8bfa      	ldrh	r2, [r7, #30]
 8005e40:	60da      	str	r2, [r3, #12]
 8005e42:	e062      	b.n	8005f0a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005e4a:	e05e      	b.n	8005f0a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005e4c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d828      	bhi.n	8005ea6 <UART_SetConfig+0x56a>
 8005e54:	a201      	add	r2, pc, #4	; (adr r2, 8005e5c <UART_SetConfig+0x520>)
 8005e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e5a:	bf00      	nop
 8005e5c:	08005e81 	.word	0x08005e81
 8005e60:	08005e89 	.word	0x08005e89
 8005e64:	08005e91 	.word	0x08005e91
 8005e68:	08005ea7 	.word	0x08005ea7
 8005e6c:	08005e97 	.word	0x08005e97
 8005e70:	08005ea7 	.word	0x08005ea7
 8005e74:	08005ea7 	.word	0x08005ea7
 8005e78:	08005ea7 	.word	0x08005ea7
 8005e7c:	08005e9f 	.word	0x08005e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e80:	f7fe fc08 	bl	8004694 <HAL_RCC_GetPCLK1Freq>
 8005e84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e86:	e014      	b.n	8005eb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e88:	f7fe fc1a 	bl	80046c0 <HAL_RCC_GetPCLK2Freq>
 8005e8c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e8e:	e010      	b.n	8005eb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e90:	4b1a      	ldr	r3, [pc, #104]	; (8005efc <UART_SetConfig+0x5c0>)
 8005e92:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005e94:	e00d      	b.n	8005eb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e96:	f7fe fb8f 	bl	80045b8 <HAL_RCC_GetSysClockFreq>
 8005e9a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005e9c:	e009      	b.n	8005eb2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005ea2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005ea4:	e005      	b.n	8005eb2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005eb0:	bf00      	nop
    }

    if (pclk != 0U)
 8005eb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d028      	beq.n	8005f0a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ebc:	4a10      	ldr	r2, [pc, #64]	; (8005f00 <UART_SetConfig+0x5c4>)
 8005ebe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ec6:	fbb3 f2f2 	udiv	r2, r3, r2
 8005eca:	697b      	ldr	r3, [r7, #20]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	085b      	lsrs	r3, r3, #1
 8005ed0:	441a      	add	r2, r3
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	685b      	ldr	r3, [r3, #4]
 8005ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eda:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005edc:	6a3b      	ldr	r3, [r7, #32]
 8005ede:	2b0f      	cmp	r3, #15
 8005ee0:	d910      	bls.n	8005f04 <UART_SetConfig+0x5c8>
 8005ee2:	6a3b      	ldr	r3, [r7, #32]
 8005ee4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ee8:	d20c      	bcs.n	8005f04 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005eea:	6a3b      	ldr	r3, [r7, #32]
 8005eec:	b29a      	uxth	r2, r3
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60da      	str	r2, [r3, #12]
 8005ef4:	e009      	b.n	8005f0a <UART_SetConfig+0x5ce>
 8005ef6:	bf00      	nop
 8005ef8:	40008000 	.word	0x40008000
 8005efc:	00f42400 	.word	0x00f42400
 8005f00:	08009400 	.word	0x08009400
      }
      else
      {
        ret = HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	2201      	movs	r2, #1
 8005f0e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	2201      	movs	r2, #1
 8005f16:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f1a:	697b      	ldr	r3, [r7, #20]
 8005f1c:	2200      	movs	r2, #0
 8005f1e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	2200      	movs	r2, #0
 8005f24:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8005f26:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005f2a:	4618      	mov	r0, r3
 8005f2c:	3730      	adds	r7, #48	; 0x30
 8005f2e:	46bd      	mov	sp, r7
 8005f30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005f34 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f34:	b480      	push	{r7}
 8005f36:	b083      	sub	sp, #12
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f40:	f003 0301 	and.w	r3, r3, #1
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d00a      	beq.n	8005f5e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	430a      	orrs	r2, r1
 8005f5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f62:	f003 0302 	and.w	r3, r3, #2
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d00a      	beq.n	8005f80 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	685b      	ldr	r3, [r3, #4]
 8005f70:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	430a      	orrs	r2, r1
 8005f7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f84:	f003 0304 	and.w	r3, r3, #4
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d00a      	beq.n	8005fa2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	685b      	ldr	r3, [r3, #4]
 8005f92:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	430a      	orrs	r2, r1
 8005fa0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa6:	f003 0308 	and.w	r3, r3, #8
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00a      	beq.n	8005fc4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	685b      	ldr	r3, [r3, #4]
 8005fb4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	430a      	orrs	r2, r1
 8005fc2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc8:	f003 0310 	and.w	r3, r3, #16
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d00a      	beq.n	8005fe6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fea:	f003 0320 	and.w	r3, r3, #32
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d00a      	beq.n	8006008 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	689b      	ldr	r3, [r3, #8]
 8005ff8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	430a      	orrs	r2, r1
 8006006:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800600c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006010:	2b00      	cmp	r3, #0
 8006012:	d01a      	beq.n	800604a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	430a      	orrs	r2, r1
 8006028:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800602e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006032:	d10a      	bne.n	800604a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	430a      	orrs	r2, r1
 8006048:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006052:	2b00      	cmp	r3, #0
 8006054:	d00a      	beq.n	800606c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	430a      	orrs	r2, r1
 800606a:	605a      	str	r2, [r3, #4]
  }
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b086      	sub	sp, #24
 800607c:	af02      	add	r7, sp, #8
 800607e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006088:	f7fb fedc 	bl	8001e44 <HAL_GetTick>
 800608c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f003 0308 	and.w	r3, r3, #8
 8006098:	2b08      	cmp	r3, #8
 800609a:	d10e      	bne.n	80060ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800609c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060a0:	9300      	str	r3, [sp, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f000 f82f 	bl	800610e <UART_WaitOnFlagUntilTimeout>
 80060b0:	4603      	mov	r3, r0
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d001      	beq.n	80060ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e025      	b.n	8006106 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	f003 0304 	and.w	r3, r3, #4
 80060c4:	2b04      	cmp	r3, #4
 80060c6:	d10e      	bne.n	80060e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80060cc:	9300      	str	r3, [sp, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	2200      	movs	r2, #0
 80060d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f819 	bl	800610e <UART_WaitOnFlagUntilTimeout>
 80060dc:	4603      	mov	r3, r0
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d001      	beq.n	80060e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060e2:	2303      	movs	r3, #3
 80060e4:	e00f      	b.n	8006106 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2220      	movs	r2, #32
 80060ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2220      	movs	r2, #32
 80060f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	2200      	movs	r2, #0
 8006100:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006104:	2300      	movs	r3, #0
}
 8006106:	4618      	mov	r0, r3
 8006108:	3710      	adds	r7, #16
 800610a:	46bd      	mov	sp, r7
 800610c:	bd80      	pop	{r7, pc}

0800610e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800610e:	b580      	push	{r7, lr}
 8006110:	b09c      	sub	sp, #112	; 0x70
 8006112:	af00      	add	r7, sp, #0
 8006114:	60f8      	str	r0, [r7, #12]
 8006116:	60b9      	str	r1, [r7, #8]
 8006118:	603b      	str	r3, [r7, #0]
 800611a:	4613      	mov	r3, r2
 800611c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800611e:	e0a9      	b.n	8006274 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006120:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006122:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006126:	f000 80a5 	beq.w	8006274 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800612a:	f7fb fe8b 	bl	8001e44 <HAL_GetTick>
 800612e:	4602      	mov	r2, r0
 8006130:	683b      	ldr	r3, [r7, #0]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8006136:	429a      	cmp	r2, r3
 8006138:	d302      	bcc.n	8006140 <UART_WaitOnFlagUntilTimeout+0x32>
 800613a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800613c:	2b00      	cmp	r3, #0
 800613e:	d140      	bne.n	80061c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006146:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006148:	e853 3f00 	ldrex	r3, [r3]
 800614c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800614e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006150:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006154:	667b      	str	r3, [r7, #100]	; 0x64
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	461a      	mov	r2, r3
 800615c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800615e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006160:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006162:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006164:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006166:	e841 2300 	strex	r3, r2, [r1]
 800616a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800616c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800616e:	2b00      	cmp	r3, #0
 8006170:	d1e6      	bne.n	8006140 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	3308      	adds	r3, #8
 8006178:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800617c:	e853 3f00 	ldrex	r3, [r3]
 8006180:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006184:	f023 0301 	bic.w	r3, r3, #1
 8006188:	663b      	str	r3, [r7, #96]	; 0x60
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	3308      	adds	r3, #8
 8006190:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006192:	64ba      	str	r2, [r7, #72]	; 0x48
 8006194:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006196:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006198:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800619a:	e841 2300 	strex	r3, r2, [r1]
 800619e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80061a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1e5      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2220      	movs	r2, #32
 80061aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	2220      	movs	r2, #32
 80061b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80061be:	2303      	movs	r3, #3
 80061c0:	e069      	b.n	8006296 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f003 0304 	and.w	r3, r3, #4
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d051      	beq.n	8006274 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	69db      	ldr	r3, [r3, #28]
 80061d6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061de:	d149      	bne.n	8006274 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80061f2:	e853 3f00 	ldrex	r3, [r3]
 80061f6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80061fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	461a      	mov	r2, r3
 8006206:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006208:	637b      	str	r3, [r7, #52]	; 0x34
 800620a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800620e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006210:	e841 2300 	strex	r3, r2, [r1]
 8006214:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006216:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006218:	2b00      	cmp	r3, #0
 800621a:	d1e6      	bne.n	80061ea <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	3308      	adds	r3, #8
 8006222:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006224:	697b      	ldr	r3, [r7, #20]
 8006226:	e853 3f00 	ldrex	r3, [r3]
 800622a:	613b      	str	r3, [r7, #16]
   return(result);
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	f023 0301 	bic.w	r3, r3, #1
 8006232:	66bb      	str	r3, [r7, #104]	; 0x68
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	3308      	adds	r3, #8
 800623a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800623c:	623a      	str	r2, [r7, #32]
 800623e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006240:	69f9      	ldr	r1, [r7, #28]
 8006242:	6a3a      	ldr	r2, [r7, #32]
 8006244:	e841 2300 	strex	r3, r2, [r1]
 8006248:	61bb      	str	r3, [r7, #24]
   return(result);
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	2b00      	cmp	r3, #0
 800624e:	d1e5      	bne.n	800621c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	2220      	movs	r2, #32
 8006254:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	2220      	movs	r2, #32
 800625c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2220      	movs	r2, #32
 8006264:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2200      	movs	r2, #0
 800626c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006270:	2303      	movs	r3, #3
 8006272:	e010      	b.n	8006296 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69da      	ldr	r2, [r3, #28]
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	4013      	ands	r3, r2
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	429a      	cmp	r2, r3
 8006282:	bf0c      	ite	eq
 8006284:	2301      	moveq	r3, #1
 8006286:	2300      	movne	r3, #0
 8006288:	b2db      	uxtb	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	79fb      	ldrb	r3, [r7, #7]
 800628e:	429a      	cmp	r2, r3
 8006290:	f43f af46 	beq.w	8006120 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006294:	2300      	movs	r3, #0
}
 8006296:	4618      	mov	r0, r3
 8006298:	3770      	adds	r7, #112	; 0x70
 800629a:	46bd      	mov	sp, r7
 800629c:	bd80      	pop	{r7, pc}

0800629e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800629e:	b480      	push	{r7}
 80062a0:	b085      	sub	sp, #20
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d101      	bne.n	80062b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80062b0:	2302      	movs	r3, #2
 80062b2:	e027      	b.n	8006304 <HAL_UARTEx_DisableFifoMode+0x66>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2224      	movs	r2, #36	; 0x24
 80062c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f022 0201 	bic.w	r2, r2, #1
 80062da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80062e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2200      	movs	r2, #0
 80062e8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2220      	movs	r2, #32
 80062f6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3714      	adds	r7, #20
 8006308:	46bd      	mov	sp, r7
 800630a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630e:	4770      	bx	lr

08006310 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b084      	sub	sp, #16
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8006320:	2b01      	cmp	r3, #1
 8006322:	d101      	bne.n	8006328 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006324:	2302      	movs	r3, #2
 8006326:	e02d      	b.n	8006384 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2201      	movs	r2, #1
 800632c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2224      	movs	r2, #36	; 0x24
 8006334:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681a      	ldr	r2, [r3, #0]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f022 0201 	bic.w	r2, r2, #1
 800634e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006364:	6878      	ldr	r0, [r7, #4]
 8006366:	f000 f84f 	bl	8006408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006382:	2300      	movs	r3, #0
}
 8006384:	4618      	mov	r0, r3
 8006386:	3710      	adds	r7, #16
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b084      	sub	sp, #16
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800639c:	2b01      	cmp	r3, #1
 800639e:	d101      	bne.n	80063a4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063a0:	2302      	movs	r3, #2
 80063a2:	e02d      	b.n	8006400 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2224      	movs	r2, #36	; 0x24
 80063b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	681a      	ldr	r2, [r3, #0]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f022 0201 	bic.w	r2, r2, #1
 80063ca:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	683a      	ldr	r2, [r7, #0]
 80063dc:	430a      	orrs	r2, r1
 80063de:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f811 	bl	8006408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	68fa      	ldr	r2, [r7, #12]
 80063ec:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2220      	movs	r2, #32
 80063f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80063fe:	2300      	movs	r3, #0
}
 8006400:	4618      	mov	r0, r3
 8006402:	3710      	adds	r7, #16
 8006404:	46bd      	mov	sp, r7
 8006406:	bd80      	pop	{r7, pc}

08006408 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006414:	2b00      	cmp	r3, #0
 8006416:	d108      	bne.n	800642a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006428:	e031      	b.n	800648e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800642a:	2308      	movs	r3, #8
 800642c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800642e:	2308      	movs	r3, #8
 8006430:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	0e5b      	lsrs	r3, r3, #25
 800643a:	b2db      	uxtb	r3, r3
 800643c:	f003 0307 	and.w	r3, r3, #7
 8006440:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	0f5b      	lsrs	r3, r3, #29
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006452:	7bbb      	ldrb	r3, [r7, #14]
 8006454:	7b3a      	ldrb	r2, [r7, #12]
 8006456:	4911      	ldr	r1, [pc, #68]	; (800649c <UARTEx_SetNbDataToProcess+0x94>)
 8006458:	5c8a      	ldrb	r2, [r1, r2]
 800645a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800645e:	7b3a      	ldrb	r2, [r7, #12]
 8006460:	490f      	ldr	r1, [pc, #60]	; (80064a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006462:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006464:	fb93 f3f2 	sdiv	r3, r3, r2
 8006468:	b29a      	uxth	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	7b7a      	ldrb	r2, [r7, #13]
 8006474:	4909      	ldr	r1, [pc, #36]	; (800649c <UARTEx_SetNbDataToProcess+0x94>)
 8006476:	5c8a      	ldrb	r2, [r1, r2]
 8006478:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800647c:	7b7a      	ldrb	r2, [r7, #13]
 800647e:	4908      	ldr	r1, [pc, #32]	; (80064a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006480:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006482:	fb93 f3f2 	sdiv	r3, r3, r2
 8006486:	b29a      	uxth	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800648e:	bf00      	nop
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	08009418 	.word	0x08009418
 80064a0:	08009420 	.word	0x08009420

080064a4 <__errno>:
 80064a4:	4b01      	ldr	r3, [pc, #4]	; (80064ac <__errno+0x8>)
 80064a6:	6818      	ldr	r0, [r3, #0]
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	20000010 	.word	0x20000010

080064b0 <__libc_init_array>:
 80064b0:	b570      	push	{r4, r5, r6, lr}
 80064b2:	4d0d      	ldr	r5, [pc, #52]	; (80064e8 <__libc_init_array+0x38>)
 80064b4:	4c0d      	ldr	r4, [pc, #52]	; (80064ec <__libc_init_array+0x3c>)
 80064b6:	1b64      	subs	r4, r4, r5
 80064b8:	10a4      	asrs	r4, r4, #2
 80064ba:	2600      	movs	r6, #0
 80064bc:	42a6      	cmp	r6, r4
 80064be:	d109      	bne.n	80064d4 <__libc_init_array+0x24>
 80064c0:	4d0b      	ldr	r5, [pc, #44]	; (80064f0 <__libc_init_array+0x40>)
 80064c2:	4c0c      	ldr	r4, [pc, #48]	; (80064f4 <__libc_init_array+0x44>)
 80064c4:	f002 ff04 	bl	80092d0 <_init>
 80064c8:	1b64      	subs	r4, r4, r5
 80064ca:	10a4      	asrs	r4, r4, #2
 80064cc:	2600      	movs	r6, #0
 80064ce:	42a6      	cmp	r6, r4
 80064d0:	d105      	bne.n	80064de <__libc_init_array+0x2e>
 80064d2:	bd70      	pop	{r4, r5, r6, pc}
 80064d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064d8:	4798      	blx	r3
 80064da:	3601      	adds	r6, #1
 80064dc:	e7ee      	b.n	80064bc <__libc_init_array+0xc>
 80064de:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e2:	4798      	blx	r3
 80064e4:	3601      	adds	r6, #1
 80064e6:	e7f2      	b.n	80064ce <__libc_init_array+0x1e>
 80064e8:	0800980c 	.word	0x0800980c
 80064ec:	0800980c 	.word	0x0800980c
 80064f0:	0800980c 	.word	0x0800980c
 80064f4:	08009810 	.word	0x08009810

080064f8 <memset>:
 80064f8:	4402      	add	r2, r0
 80064fa:	4603      	mov	r3, r0
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d100      	bne.n	8006502 <memset+0xa>
 8006500:	4770      	bx	lr
 8006502:	f803 1b01 	strb.w	r1, [r3], #1
 8006506:	e7f9      	b.n	80064fc <memset+0x4>

08006508 <__cvt>:
 8006508:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800650c:	ec55 4b10 	vmov	r4, r5, d0
 8006510:	2d00      	cmp	r5, #0
 8006512:	460e      	mov	r6, r1
 8006514:	4619      	mov	r1, r3
 8006516:	462b      	mov	r3, r5
 8006518:	bfbb      	ittet	lt
 800651a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800651e:	461d      	movlt	r5, r3
 8006520:	2300      	movge	r3, #0
 8006522:	232d      	movlt	r3, #45	; 0x2d
 8006524:	700b      	strb	r3, [r1, #0]
 8006526:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006528:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800652c:	4691      	mov	r9, r2
 800652e:	f023 0820 	bic.w	r8, r3, #32
 8006532:	bfbc      	itt	lt
 8006534:	4622      	movlt	r2, r4
 8006536:	4614      	movlt	r4, r2
 8006538:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800653c:	d005      	beq.n	800654a <__cvt+0x42>
 800653e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006542:	d100      	bne.n	8006546 <__cvt+0x3e>
 8006544:	3601      	adds	r6, #1
 8006546:	2102      	movs	r1, #2
 8006548:	e000      	b.n	800654c <__cvt+0x44>
 800654a:	2103      	movs	r1, #3
 800654c:	ab03      	add	r3, sp, #12
 800654e:	9301      	str	r3, [sp, #4]
 8006550:	ab02      	add	r3, sp, #8
 8006552:	9300      	str	r3, [sp, #0]
 8006554:	ec45 4b10 	vmov	d0, r4, r5
 8006558:	4653      	mov	r3, sl
 800655a:	4632      	mov	r2, r6
 800655c:	f000 fcec 	bl	8006f38 <_dtoa_r>
 8006560:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006564:	4607      	mov	r7, r0
 8006566:	d102      	bne.n	800656e <__cvt+0x66>
 8006568:	f019 0f01 	tst.w	r9, #1
 800656c:	d022      	beq.n	80065b4 <__cvt+0xac>
 800656e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006572:	eb07 0906 	add.w	r9, r7, r6
 8006576:	d110      	bne.n	800659a <__cvt+0x92>
 8006578:	783b      	ldrb	r3, [r7, #0]
 800657a:	2b30      	cmp	r3, #48	; 0x30
 800657c:	d10a      	bne.n	8006594 <__cvt+0x8c>
 800657e:	2200      	movs	r2, #0
 8006580:	2300      	movs	r3, #0
 8006582:	4620      	mov	r0, r4
 8006584:	4629      	mov	r1, r5
 8006586:	f7fa fac7 	bl	8000b18 <__aeabi_dcmpeq>
 800658a:	b918      	cbnz	r0, 8006594 <__cvt+0x8c>
 800658c:	f1c6 0601 	rsb	r6, r6, #1
 8006590:	f8ca 6000 	str.w	r6, [sl]
 8006594:	f8da 3000 	ldr.w	r3, [sl]
 8006598:	4499      	add	r9, r3
 800659a:	2200      	movs	r2, #0
 800659c:	2300      	movs	r3, #0
 800659e:	4620      	mov	r0, r4
 80065a0:	4629      	mov	r1, r5
 80065a2:	f7fa fab9 	bl	8000b18 <__aeabi_dcmpeq>
 80065a6:	b108      	cbz	r0, 80065ac <__cvt+0xa4>
 80065a8:	f8cd 900c 	str.w	r9, [sp, #12]
 80065ac:	2230      	movs	r2, #48	; 0x30
 80065ae:	9b03      	ldr	r3, [sp, #12]
 80065b0:	454b      	cmp	r3, r9
 80065b2:	d307      	bcc.n	80065c4 <__cvt+0xbc>
 80065b4:	9b03      	ldr	r3, [sp, #12]
 80065b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80065b8:	1bdb      	subs	r3, r3, r7
 80065ba:	4638      	mov	r0, r7
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	b004      	add	sp, #16
 80065c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065c4:	1c59      	adds	r1, r3, #1
 80065c6:	9103      	str	r1, [sp, #12]
 80065c8:	701a      	strb	r2, [r3, #0]
 80065ca:	e7f0      	b.n	80065ae <__cvt+0xa6>

080065cc <__exponent>:
 80065cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80065ce:	4603      	mov	r3, r0
 80065d0:	2900      	cmp	r1, #0
 80065d2:	bfb8      	it	lt
 80065d4:	4249      	neglt	r1, r1
 80065d6:	f803 2b02 	strb.w	r2, [r3], #2
 80065da:	bfb4      	ite	lt
 80065dc:	222d      	movlt	r2, #45	; 0x2d
 80065de:	222b      	movge	r2, #43	; 0x2b
 80065e0:	2909      	cmp	r1, #9
 80065e2:	7042      	strb	r2, [r0, #1]
 80065e4:	dd2a      	ble.n	800663c <__exponent+0x70>
 80065e6:	f10d 0407 	add.w	r4, sp, #7
 80065ea:	46a4      	mov	ip, r4
 80065ec:	270a      	movs	r7, #10
 80065ee:	46a6      	mov	lr, r4
 80065f0:	460a      	mov	r2, r1
 80065f2:	fb91 f6f7 	sdiv	r6, r1, r7
 80065f6:	fb07 1516 	mls	r5, r7, r6, r1
 80065fa:	3530      	adds	r5, #48	; 0x30
 80065fc:	2a63      	cmp	r2, #99	; 0x63
 80065fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8006602:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006606:	4631      	mov	r1, r6
 8006608:	dcf1      	bgt.n	80065ee <__exponent+0x22>
 800660a:	3130      	adds	r1, #48	; 0x30
 800660c:	f1ae 0502 	sub.w	r5, lr, #2
 8006610:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006614:	1c44      	adds	r4, r0, #1
 8006616:	4629      	mov	r1, r5
 8006618:	4561      	cmp	r1, ip
 800661a:	d30a      	bcc.n	8006632 <__exponent+0x66>
 800661c:	f10d 0209 	add.w	r2, sp, #9
 8006620:	eba2 020e 	sub.w	r2, r2, lr
 8006624:	4565      	cmp	r5, ip
 8006626:	bf88      	it	hi
 8006628:	2200      	movhi	r2, #0
 800662a:	4413      	add	r3, r2
 800662c:	1a18      	subs	r0, r3, r0
 800662e:	b003      	add	sp, #12
 8006630:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006632:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006636:	f804 2f01 	strb.w	r2, [r4, #1]!
 800663a:	e7ed      	b.n	8006618 <__exponent+0x4c>
 800663c:	2330      	movs	r3, #48	; 0x30
 800663e:	3130      	adds	r1, #48	; 0x30
 8006640:	7083      	strb	r3, [r0, #2]
 8006642:	70c1      	strb	r1, [r0, #3]
 8006644:	1d03      	adds	r3, r0, #4
 8006646:	e7f1      	b.n	800662c <__exponent+0x60>

08006648 <_printf_float>:
 8006648:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800664c:	ed2d 8b02 	vpush	{d8}
 8006650:	b08d      	sub	sp, #52	; 0x34
 8006652:	460c      	mov	r4, r1
 8006654:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006658:	4616      	mov	r6, r2
 800665a:	461f      	mov	r7, r3
 800665c:	4605      	mov	r5, r0
 800665e:	f001 fa59 	bl	8007b14 <_localeconv_r>
 8006662:	f8d0 a000 	ldr.w	sl, [r0]
 8006666:	4650      	mov	r0, sl
 8006668:	f7f9 fdda 	bl	8000220 <strlen>
 800666c:	2300      	movs	r3, #0
 800666e:	930a      	str	r3, [sp, #40]	; 0x28
 8006670:	6823      	ldr	r3, [r4, #0]
 8006672:	9305      	str	r3, [sp, #20]
 8006674:	f8d8 3000 	ldr.w	r3, [r8]
 8006678:	f894 b018 	ldrb.w	fp, [r4, #24]
 800667c:	3307      	adds	r3, #7
 800667e:	f023 0307 	bic.w	r3, r3, #7
 8006682:	f103 0208 	add.w	r2, r3, #8
 8006686:	f8c8 2000 	str.w	r2, [r8]
 800668a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800668e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006692:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006696:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800669a:	9307      	str	r3, [sp, #28]
 800669c:	f8cd 8018 	str.w	r8, [sp, #24]
 80066a0:	ee08 0a10 	vmov	s16, r0
 80066a4:	4b9f      	ldr	r3, [pc, #636]	; (8006924 <_printf_float+0x2dc>)
 80066a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066aa:	f04f 32ff 	mov.w	r2, #4294967295
 80066ae:	f7fa fa65 	bl	8000b7c <__aeabi_dcmpun>
 80066b2:	bb88      	cbnz	r0, 8006718 <_printf_float+0xd0>
 80066b4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066b8:	4b9a      	ldr	r3, [pc, #616]	; (8006924 <_printf_float+0x2dc>)
 80066ba:	f04f 32ff 	mov.w	r2, #4294967295
 80066be:	f7fa fa3f 	bl	8000b40 <__aeabi_dcmple>
 80066c2:	bb48      	cbnz	r0, 8006718 <_printf_float+0xd0>
 80066c4:	2200      	movs	r2, #0
 80066c6:	2300      	movs	r3, #0
 80066c8:	4640      	mov	r0, r8
 80066ca:	4649      	mov	r1, r9
 80066cc:	f7fa fa2e 	bl	8000b2c <__aeabi_dcmplt>
 80066d0:	b110      	cbz	r0, 80066d8 <_printf_float+0x90>
 80066d2:	232d      	movs	r3, #45	; 0x2d
 80066d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80066d8:	4b93      	ldr	r3, [pc, #588]	; (8006928 <_printf_float+0x2e0>)
 80066da:	4894      	ldr	r0, [pc, #592]	; (800692c <_printf_float+0x2e4>)
 80066dc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80066e0:	bf94      	ite	ls
 80066e2:	4698      	movls	r8, r3
 80066e4:	4680      	movhi	r8, r0
 80066e6:	2303      	movs	r3, #3
 80066e8:	6123      	str	r3, [r4, #16]
 80066ea:	9b05      	ldr	r3, [sp, #20]
 80066ec:	f023 0204 	bic.w	r2, r3, #4
 80066f0:	6022      	str	r2, [r4, #0]
 80066f2:	f04f 0900 	mov.w	r9, #0
 80066f6:	9700      	str	r7, [sp, #0]
 80066f8:	4633      	mov	r3, r6
 80066fa:	aa0b      	add	r2, sp, #44	; 0x2c
 80066fc:	4621      	mov	r1, r4
 80066fe:	4628      	mov	r0, r5
 8006700:	f000 f9d8 	bl	8006ab4 <_printf_common>
 8006704:	3001      	adds	r0, #1
 8006706:	f040 8090 	bne.w	800682a <_printf_float+0x1e2>
 800670a:	f04f 30ff 	mov.w	r0, #4294967295
 800670e:	b00d      	add	sp, #52	; 0x34
 8006710:	ecbd 8b02 	vpop	{d8}
 8006714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006718:	4642      	mov	r2, r8
 800671a:	464b      	mov	r3, r9
 800671c:	4640      	mov	r0, r8
 800671e:	4649      	mov	r1, r9
 8006720:	f7fa fa2c 	bl	8000b7c <__aeabi_dcmpun>
 8006724:	b140      	cbz	r0, 8006738 <_printf_float+0xf0>
 8006726:	464b      	mov	r3, r9
 8006728:	2b00      	cmp	r3, #0
 800672a:	bfbc      	itt	lt
 800672c:	232d      	movlt	r3, #45	; 0x2d
 800672e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006732:	487f      	ldr	r0, [pc, #508]	; (8006930 <_printf_float+0x2e8>)
 8006734:	4b7f      	ldr	r3, [pc, #508]	; (8006934 <_printf_float+0x2ec>)
 8006736:	e7d1      	b.n	80066dc <_printf_float+0x94>
 8006738:	6863      	ldr	r3, [r4, #4]
 800673a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800673e:	9206      	str	r2, [sp, #24]
 8006740:	1c5a      	adds	r2, r3, #1
 8006742:	d13f      	bne.n	80067c4 <_printf_float+0x17c>
 8006744:	2306      	movs	r3, #6
 8006746:	6063      	str	r3, [r4, #4]
 8006748:	9b05      	ldr	r3, [sp, #20]
 800674a:	6861      	ldr	r1, [r4, #4]
 800674c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006750:	2300      	movs	r3, #0
 8006752:	9303      	str	r3, [sp, #12]
 8006754:	ab0a      	add	r3, sp, #40	; 0x28
 8006756:	e9cd b301 	strd	fp, r3, [sp, #4]
 800675a:	ab09      	add	r3, sp, #36	; 0x24
 800675c:	ec49 8b10 	vmov	d0, r8, r9
 8006760:	9300      	str	r3, [sp, #0]
 8006762:	6022      	str	r2, [r4, #0]
 8006764:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006768:	4628      	mov	r0, r5
 800676a:	f7ff fecd 	bl	8006508 <__cvt>
 800676e:	9b06      	ldr	r3, [sp, #24]
 8006770:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006772:	2b47      	cmp	r3, #71	; 0x47
 8006774:	4680      	mov	r8, r0
 8006776:	d108      	bne.n	800678a <_printf_float+0x142>
 8006778:	1cc8      	adds	r0, r1, #3
 800677a:	db02      	blt.n	8006782 <_printf_float+0x13a>
 800677c:	6863      	ldr	r3, [r4, #4]
 800677e:	4299      	cmp	r1, r3
 8006780:	dd41      	ble.n	8006806 <_printf_float+0x1be>
 8006782:	f1ab 0b02 	sub.w	fp, fp, #2
 8006786:	fa5f fb8b 	uxtb.w	fp, fp
 800678a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800678e:	d820      	bhi.n	80067d2 <_printf_float+0x18a>
 8006790:	3901      	subs	r1, #1
 8006792:	465a      	mov	r2, fp
 8006794:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006798:	9109      	str	r1, [sp, #36]	; 0x24
 800679a:	f7ff ff17 	bl	80065cc <__exponent>
 800679e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80067a0:	1813      	adds	r3, r2, r0
 80067a2:	2a01      	cmp	r2, #1
 80067a4:	4681      	mov	r9, r0
 80067a6:	6123      	str	r3, [r4, #16]
 80067a8:	dc02      	bgt.n	80067b0 <_printf_float+0x168>
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	07d2      	lsls	r2, r2, #31
 80067ae:	d501      	bpl.n	80067b4 <_printf_float+0x16c>
 80067b0:	3301      	adds	r3, #1
 80067b2:	6123      	str	r3, [r4, #16]
 80067b4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d09c      	beq.n	80066f6 <_printf_float+0xae>
 80067bc:	232d      	movs	r3, #45	; 0x2d
 80067be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067c2:	e798      	b.n	80066f6 <_printf_float+0xae>
 80067c4:	9a06      	ldr	r2, [sp, #24]
 80067c6:	2a47      	cmp	r2, #71	; 0x47
 80067c8:	d1be      	bne.n	8006748 <_printf_float+0x100>
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1bc      	bne.n	8006748 <_printf_float+0x100>
 80067ce:	2301      	movs	r3, #1
 80067d0:	e7b9      	b.n	8006746 <_printf_float+0xfe>
 80067d2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80067d6:	d118      	bne.n	800680a <_printf_float+0x1c2>
 80067d8:	2900      	cmp	r1, #0
 80067da:	6863      	ldr	r3, [r4, #4]
 80067dc:	dd0b      	ble.n	80067f6 <_printf_float+0x1ae>
 80067de:	6121      	str	r1, [r4, #16]
 80067e0:	b913      	cbnz	r3, 80067e8 <_printf_float+0x1a0>
 80067e2:	6822      	ldr	r2, [r4, #0]
 80067e4:	07d0      	lsls	r0, r2, #31
 80067e6:	d502      	bpl.n	80067ee <_printf_float+0x1a6>
 80067e8:	3301      	adds	r3, #1
 80067ea:	440b      	add	r3, r1
 80067ec:	6123      	str	r3, [r4, #16]
 80067ee:	65a1      	str	r1, [r4, #88]	; 0x58
 80067f0:	f04f 0900 	mov.w	r9, #0
 80067f4:	e7de      	b.n	80067b4 <_printf_float+0x16c>
 80067f6:	b913      	cbnz	r3, 80067fe <_printf_float+0x1b6>
 80067f8:	6822      	ldr	r2, [r4, #0]
 80067fa:	07d2      	lsls	r2, r2, #31
 80067fc:	d501      	bpl.n	8006802 <_printf_float+0x1ba>
 80067fe:	3302      	adds	r3, #2
 8006800:	e7f4      	b.n	80067ec <_printf_float+0x1a4>
 8006802:	2301      	movs	r3, #1
 8006804:	e7f2      	b.n	80067ec <_printf_float+0x1a4>
 8006806:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800680a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800680c:	4299      	cmp	r1, r3
 800680e:	db05      	blt.n	800681c <_printf_float+0x1d4>
 8006810:	6823      	ldr	r3, [r4, #0]
 8006812:	6121      	str	r1, [r4, #16]
 8006814:	07d8      	lsls	r0, r3, #31
 8006816:	d5ea      	bpl.n	80067ee <_printf_float+0x1a6>
 8006818:	1c4b      	adds	r3, r1, #1
 800681a:	e7e7      	b.n	80067ec <_printf_float+0x1a4>
 800681c:	2900      	cmp	r1, #0
 800681e:	bfd4      	ite	le
 8006820:	f1c1 0202 	rsble	r2, r1, #2
 8006824:	2201      	movgt	r2, #1
 8006826:	4413      	add	r3, r2
 8006828:	e7e0      	b.n	80067ec <_printf_float+0x1a4>
 800682a:	6823      	ldr	r3, [r4, #0]
 800682c:	055a      	lsls	r2, r3, #21
 800682e:	d407      	bmi.n	8006840 <_printf_float+0x1f8>
 8006830:	6923      	ldr	r3, [r4, #16]
 8006832:	4642      	mov	r2, r8
 8006834:	4631      	mov	r1, r6
 8006836:	4628      	mov	r0, r5
 8006838:	47b8      	blx	r7
 800683a:	3001      	adds	r0, #1
 800683c:	d12c      	bne.n	8006898 <_printf_float+0x250>
 800683e:	e764      	b.n	800670a <_printf_float+0xc2>
 8006840:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006844:	f240 80e0 	bls.w	8006a08 <_printf_float+0x3c0>
 8006848:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800684c:	2200      	movs	r2, #0
 800684e:	2300      	movs	r3, #0
 8006850:	f7fa f962 	bl	8000b18 <__aeabi_dcmpeq>
 8006854:	2800      	cmp	r0, #0
 8006856:	d034      	beq.n	80068c2 <_printf_float+0x27a>
 8006858:	4a37      	ldr	r2, [pc, #220]	; (8006938 <_printf_float+0x2f0>)
 800685a:	2301      	movs	r3, #1
 800685c:	4631      	mov	r1, r6
 800685e:	4628      	mov	r0, r5
 8006860:	47b8      	blx	r7
 8006862:	3001      	adds	r0, #1
 8006864:	f43f af51 	beq.w	800670a <_printf_float+0xc2>
 8006868:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800686c:	429a      	cmp	r2, r3
 800686e:	db02      	blt.n	8006876 <_printf_float+0x22e>
 8006870:	6823      	ldr	r3, [r4, #0]
 8006872:	07d8      	lsls	r0, r3, #31
 8006874:	d510      	bpl.n	8006898 <_printf_float+0x250>
 8006876:	ee18 3a10 	vmov	r3, s16
 800687a:	4652      	mov	r2, sl
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f af41 	beq.w	800670a <_printf_float+0xc2>
 8006888:	f04f 0800 	mov.w	r8, #0
 800688c:	f104 091a 	add.w	r9, r4, #26
 8006890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006892:	3b01      	subs	r3, #1
 8006894:	4543      	cmp	r3, r8
 8006896:	dc09      	bgt.n	80068ac <_printf_float+0x264>
 8006898:	6823      	ldr	r3, [r4, #0]
 800689a:	079b      	lsls	r3, r3, #30
 800689c:	f100 8105 	bmi.w	8006aaa <_printf_float+0x462>
 80068a0:	68e0      	ldr	r0, [r4, #12]
 80068a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80068a4:	4298      	cmp	r0, r3
 80068a6:	bfb8      	it	lt
 80068a8:	4618      	movlt	r0, r3
 80068aa:	e730      	b.n	800670e <_printf_float+0xc6>
 80068ac:	2301      	movs	r3, #1
 80068ae:	464a      	mov	r2, r9
 80068b0:	4631      	mov	r1, r6
 80068b2:	4628      	mov	r0, r5
 80068b4:	47b8      	blx	r7
 80068b6:	3001      	adds	r0, #1
 80068b8:	f43f af27 	beq.w	800670a <_printf_float+0xc2>
 80068bc:	f108 0801 	add.w	r8, r8, #1
 80068c0:	e7e6      	b.n	8006890 <_printf_float+0x248>
 80068c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	dc39      	bgt.n	800693c <_printf_float+0x2f4>
 80068c8:	4a1b      	ldr	r2, [pc, #108]	; (8006938 <_printf_float+0x2f0>)
 80068ca:	2301      	movs	r3, #1
 80068cc:	4631      	mov	r1, r6
 80068ce:	4628      	mov	r0, r5
 80068d0:	47b8      	blx	r7
 80068d2:	3001      	adds	r0, #1
 80068d4:	f43f af19 	beq.w	800670a <_printf_float+0xc2>
 80068d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80068dc:	4313      	orrs	r3, r2
 80068de:	d102      	bne.n	80068e6 <_printf_float+0x29e>
 80068e0:	6823      	ldr	r3, [r4, #0]
 80068e2:	07d9      	lsls	r1, r3, #31
 80068e4:	d5d8      	bpl.n	8006898 <_printf_float+0x250>
 80068e6:	ee18 3a10 	vmov	r3, s16
 80068ea:	4652      	mov	r2, sl
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f af09 	beq.w	800670a <_printf_float+0xc2>
 80068f8:	f04f 0900 	mov.w	r9, #0
 80068fc:	f104 0a1a 	add.w	sl, r4, #26
 8006900:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006902:	425b      	negs	r3, r3
 8006904:	454b      	cmp	r3, r9
 8006906:	dc01      	bgt.n	800690c <_printf_float+0x2c4>
 8006908:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800690a:	e792      	b.n	8006832 <_printf_float+0x1ea>
 800690c:	2301      	movs	r3, #1
 800690e:	4652      	mov	r2, sl
 8006910:	4631      	mov	r1, r6
 8006912:	4628      	mov	r0, r5
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	f43f aef7 	beq.w	800670a <_printf_float+0xc2>
 800691c:	f109 0901 	add.w	r9, r9, #1
 8006920:	e7ee      	b.n	8006900 <_printf_float+0x2b8>
 8006922:	bf00      	nop
 8006924:	7fefffff 	.word	0x7fefffff
 8006928:	0800942c 	.word	0x0800942c
 800692c:	08009430 	.word	0x08009430
 8006930:	08009438 	.word	0x08009438
 8006934:	08009434 	.word	0x08009434
 8006938:	0800943c 	.word	0x0800943c
 800693c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800693e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006940:	429a      	cmp	r2, r3
 8006942:	bfa8      	it	ge
 8006944:	461a      	movge	r2, r3
 8006946:	2a00      	cmp	r2, #0
 8006948:	4691      	mov	r9, r2
 800694a:	dc37      	bgt.n	80069bc <_printf_float+0x374>
 800694c:	f04f 0b00 	mov.w	fp, #0
 8006950:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006954:	f104 021a 	add.w	r2, r4, #26
 8006958:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800695a:	9305      	str	r3, [sp, #20]
 800695c:	eba3 0309 	sub.w	r3, r3, r9
 8006960:	455b      	cmp	r3, fp
 8006962:	dc33      	bgt.n	80069cc <_printf_float+0x384>
 8006964:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006968:	429a      	cmp	r2, r3
 800696a:	db3b      	blt.n	80069e4 <_printf_float+0x39c>
 800696c:	6823      	ldr	r3, [r4, #0]
 800696e:	07da      	lsls	r2, r3, #31
 8006970:	d438      	bmi.n	80069e4 <_printf_float+0x39c>
 8006972:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006974:	9a05      	ldr	r2, [sp, #20]
 8006976:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006978:	1a9a      	subs	r2, r3, r2
 800697a:	eba3 0901 	sub.w	r9, r3, r1
 800697e:	4591      	cmp	r9, r2
 8006980:	bfa8      	it	ge
 8006982:	4691      	movge	r9, r2
 8006984:	f1b9 0f00 	cmp.w	r9, #0
 8006988:	dc35      	bgt.n	80069f6 <_printf_float+0x3ae>
 800698a:	f04f 0800 	mov.w	r8, #0
 800698e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006992:	f104 0a1a 	add.w	sl, r4, #26
 8006996:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800699a:	1a9b      	subs	r3, r3, r2
 800699c:	eba3 0309 	sub.w	r3, r3, r9
 80069a0:	4543      	cmp	r3, r8
 80069a2:	f77f af79 	ble.w	8006898 <_printf_float+0x250>
 80069a6:	2301      	movs	r3, #1
 80069a8:	4652      	mov	r2, sl
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	47b8      	blx	r7
 80069b0:	3001      	adds	r0, #1
 80069b2:	f43f aeaa 	beq.w	800670a <_printf_float+0xc2>
 80069b6:	f108 0801 	add.w	r8, r8, #1
 80069ba:	e7ec      	b.n	8006996 <_printf_float+0x34e>
 80069bc:	4613      	mov	r3, r2
 80069be:	4631      	mov	r1, r6
 80069c0:	4642      	mov	r2, r8
 80069c2:	4628      	mov	r0, r5
 80069c4:	47b8      	blx	r7
 80069c6:	3001      	adds	r0, #1
 80069c8:	d1c0      	bne.n	800694c <_printf_float+0x304>
 80069ca:	e69e      	b.n	800670a <_printf_float+0xc2>
 80069cc:	2301      	movs	r3, #1
 80069ce:	4631      	mov	r1, r6
 80069d0:	4628      	mov	r0, r5
 80069d2:	9205      	str	r2, [sp, #20]
 80069d4:	47b8      	blx	r7
 80069d6:	3001      	adds	r0, #1
 80069d8:	f43f ae97 	beq.w	800670a <_printf_float+0xc2>
 80069dc:	9a05      	ldr	r2, [sp, #20]
 80069de:	f10b 0b01 	add.w	fp, fp, #1
 80069e2:	e7b9      	b.n	8006958 <_printf_float+0x310>
 80069e4:	ee18 3a10 	vmov	r3, s16
 80069e8:	4652      	mov	r2, sl
 80069ea:	4631      	mov	r1, r6
 80069ec:	4628      	mov	r0, r5
 80069ee:	47b8      	blx	r7
 80069f0:	3001      	adds	r0, #1
 80069f2:	d1be      	bne.n	8006972 <_printf_float+0x32a>
 80069f4:	e689      	b.n	800670a <_printf_float+0xc2>
 80069f6:	9a05      	ldr	r2, [sp, #20]
 80069f8:	464b      	mov	r3, r9
 80069fa:	4442      	add	r2, r8
 80069fc:	4631      	mov	r1, r6
 80069fe:	4628      	mov	r0, r5
 8006a00:	47b8      	blx	r7
 8006a02:	3001      	adds	r0, #1
 8006a04:	d1c1      	bne.n	800698a <_printf_float+0x342>
 8006a06:	e680      	b.n	800670a <_printf_float+0xc2>
 8006a08:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006a0a:	2a01      	cmp	r2, #1
 8006a0c:	dc01      	bgt.n	8006a12 <_printf_float+0x3ca>
 8006a0e:	07db      	lsls	r3, r3, #31
 8006a10:	d538      	bpl.n	8006a84 <_printf_float+0x43c>
 8006a12:	2301      	movs	r3, #1
 8006a14:	4642      	mov	r2, r8
 8006a16:	4631      	mov	r1, r6
 8006a18:	4628      	mov	r0, r5
 8006a1a:	47b8      	blx	r7
 8006a1c:	3001      	adds	r0, #1
 8006a1e:	f43f ae74 	beq.w	800670a <_printf_float+0xc2>
 8006a22:	ee18 3a10 	vmov	r3, s16
 8006a26:	4652      	mov	r2, sl
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4628      	mov	r0, r5
 8006a2c:	47b8      	blx	r7
 8006a2e:	3001      	adds	r0, #1
 8006a30:	f43f ae6b 	beq.w	800670a <_printf_float+0xc2>
 8006a34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006a38:	2200      	movs	r2, #0
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	f7fa f86c 	bl	8000b18 <__aeabi_dcmpeq>
 8006a40:	b9d8      	cbnz	r0, 8006a7a <_printf_float+0x432>
 8006a42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a44:	f108 0201 	add.w	r2, r8, #1
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	4631      	mov	r1, r6
 8006a4c:	4628      	mov	r0, r5
 8006a4e:	47b8      	blx	r7
 8006a50:	3001      	adds	r0, #1
 8006a52:	d10e      	bne.n	8006a72 <_printf_float+0x42a>
 8006a54:	e659      	b.n	800670a <_printf_float+0xc2>
 8006a56:	2301      	movs	r3, #1
 8006a58:	4652      	mov	r2, sl
 8006a5a:	4631      	mov	r1, r6
 8006a5c:	4628      	mov	r0, r5
 8006a5e:	47b8      	blx	r7
 8006a60:	3001      	adds	r0, #1
 8006a62:	f43f ae52 	beq.w	800670a <_printf_float+0xc2>
 8006a66:	f108 0801 	add.w	r8, r8, #1
 8006a6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a6c:	3b01      	subs	r3, #1
 8006a6e:	4543      	cmp	r3, r8
 8006a70:	dcf1      	bgt.n	8006a56 <_printf_float+0x40e>
 8006a72:	464b      	mov	r3, r9
 8006a74:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a78:	e6dc      	b.n	8006834 <_printf_float+0x1ec>
 8006a7a:	f04f 0800 	mov.w	r8, #0
 8006a7e:	f104 0a1a 	add.w	sl, r4, #26
 8006a82:	e7f2      	b.n	8006a6a <_printf_float+0x422>
 8006a84:	2301      	movs	r3, #1
 8006a86:	4642      	mov	r2, r8
 8006a88:	e7df      	b.n	8006a4a <_printf_float+0x402>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	464a      	mov	r2, r9
 8006a8e:	4631      	mov	r1, r6
 8006a90:	4628      	mov	r0, r5
 8006a92:	47b8      	blx	r7
 8006a94:	3001      	adds	r0, #1
 8006a96:	f43f ae38 	beq.w	800670a <_printf_float+0xc2>
 8006a9a:	f108 0801 	add.w	r8, r8, #1
 8006a9e:	68e3      	ldr	r3, [r4, #12]
 8006aa0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006aa2:	1a5b      	subs	r3, r3, r1
 8006aa4:	4543      	cmp	r3, r8
 8006aa6:	dcf0      	bgt.n	8006a8a <_printf_float+0x442>
 8006aa8:	e6fa      	b.n	80068a0 <_printf_float+0x258>
 8006aaa:	f04f 0800 	mov.w	r8, #0
 8006aae:	f104 0919 	add.w	r9, r4, #25
 8006ab2:	e7f4      	b.n	8006a9e <_printf_float+0x456>

08006ab4 <_printf_common>:
 8006ab4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ab8:	4616      	mov	r6, r2
 8006aba:	4699      	mov	r9, r3
 8006abc:	688a      	ldr	r2, [r1, #8]
 8006abe:	690b      	ldr	r3, [r1, #16]
 8006ac0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	bfb8      	it	lt
 8006ac8:	4613      	movlt	r3, r2
 8006aca:	6033      	str	r3, [r6, #0]
 8006acc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ad0:	4607      	mov	r7, r0
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	b10a      	cbz	r2, 8006ada <_printf_common+0x26>
 8006ad6:	3301      	adds	r3, #1
 8006ad8:	6033      	str	r3, [r6, #0]
 8006ada:	6823      	ldr	r3, [r4, #0]
 8006adc:	0699      	lsls	r1, r3, #26
 8006ade:	bf42      	ittt	mi
 8006ae0:	6833      	ldrmi	r3, [r6, #0]
 8006ae2:	3302      	addmi	r3, #2
 8006ae4:	6033      	strmi	r3, [r6, #0]
 8006ae6:	6825      	ldr	r5, [r4, #0]
 8006ae8:	f015 0506 	ands.w	r5, r5, #6
 8006aec:	d106      	bne.n	8006afc <_printf_common+0x48>
 8006aee:	f104 0a19 	add.w	sl, r4, #25
 8006af2:	68e3      	ldr	r3, [r4, #12]
 8006af4:	6832      	ldr	r2, [r6, #0]
 8006af6:	1a9b      	subs	r3, r3, r2
 8006af8:	42ab      	cmp	r3, r5
 8006afa:	dc26      	bgt.n	8006b4a <_printf_common+0x96>
 8006afc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006b00:	1e13      	subs	r3, r2, #0
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	bf18      	it	ne
 8006b06:	2301      	movne	r3, #1
 8006b08:	0692      	lsls	r2, r2, #26
 8006b0a:	d42b      	bmi.n	8006b64 <_printf_common+0xb0>
 8006b0c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006b10:	4649      	mov	r1, r9
 8006b12:	4638      	mov	r0, r7
 8006b14:	47c0      	blx	r8
 8006b16:	3001      	adds	r0, #1
 8006b18:	d01e      	beq.n	8006b58 <_printf_common+0xa4>
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	68e5      	ldr	r5, [r4, #12]
 8006b1e:	6832      	ldr	r2, [r6, #0]
 8006b20:	f003 0306 	and.w	r3, r3, #6
 8006b24:	2b04      	cmp	r3, #4
 8006b26:	bf08      	it	eq
 8006b28:	1aad      	subeq	r5, r5, r2
 8006b2a:	68a3      	ldr	r3, [r4, #8]
 8006b2c:	6922      	ldr	r2, [r4, #16]
 8006b2e:	bf0c      	ite	eq
 8006b30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b34:	2500      	movne	r5, #0
 8006b36:	4293      	cmp	r3, r2
 8006b38:	bfc4      	itt	gt
 8006b3a:	1a9b      	subgt	r3, r3, r2
 8006b3c:	18ed      	addgt	r5, r5, r3
 8006b3e:	2600      	movs	r6, #0
 8006b40:	341a      	adds	r4, #26
 8006b42:	42b5      	cmp	r5, r6
 8006b44:	d11a      	bne.n	8006b7c <_printf_common+0xc8>
 8006b46:	2000      	movs	r0, #0
 8006b48:	e008      	b.n	8006b5c <_printf_common+0xa8>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4652      	mov	r2, sl
 8006b4e:	4649      	mov	r1, r9
 8006b50:	4638      	mov	r0, r7
 8006b52:	47c0      	blx	r8
 8006b54:	3001      	adds	r0, #1
 8006b56:	d103      	bne.n	8006b60 <_printf_common+0xac>
 8006b58:	f04f 30ff 	mov.w	r0, #4294967295
 8006b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b60:	3501      	adds	r5, #1
 8006b62:	e7c6      	b.n	8006af2 <_printf_common+0x3e>
 8006b64:	18e1      	adds	r1, r4, r3
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	2030      	movs	r0, #48	; 0x30
 8006b6a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b6e:	4422      	add	r2, r4
 8006b70:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b74:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b78:	3302      	adds	r3, #2
 8006b7a:	e7c7      	b.n	8006b0c <_printf_common+0x58>
 8006b7c:	2301      	movs	r3, #1
 8006b7e:	4622      	mov	r2, r4
 8006b80:	4649      	mov	r1, r9
 8006b82:	4638      	mov	r0, r7
 8006b84:	47c0      	blx	r8
 8006b86:	3001      	adds	r0, #1
 8006b88:	d0e6      	beq.n	8006b58 <_printf_common+0xa4>
 8006b8a:	3601      	adds	r6, #1
 8006b8c:	e7d9      	b.n	8006b42 <_printf_common+0x8e>
	...

08006b90 <_printf_i>:
 8006b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b94:	7e0f      	ldrb	r7, [r1, #24]
 8006b96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b98:	2f78      	cmp	r7, #120	; 0x78
 8006b9a:	4691      	mov	r9, r2
 8006b9c:	4680      	mov	r8, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	469a      	mov	sl, r3
 8006ba2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006ba6:	d807      	bhi.n	8006bb8 <_printf_i+0x28>
 8006ba8:	2f62      	cmp	r7, #98	; 0x62
 8006baa:	d80a      	bhi.n	8006bc2 <_printf_i+0x32>
 8006bac:	2f00      	cmp	r7, #0
 8006bae:	f000 80d8 	beq.w	8006d62 <_printf_i+0x1d2>
 8006bb2:	2f58      	cmp	r7, #88	; 0x58
 8006bb4:	f000 80a3 	beq.w	8006cfe <_printf_i+0x16e>
 8006bb8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006bbc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006bc0:	e03a      	b.n	8006c38 <_printf_i+0xa8>
 8006bc2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006bc6:	2b15      	cmp	r3, #21
 8006bc8:	d8f6      	bhi.n	8006bb8 <_printf_i+0x28>
 8006bca:	a101      	add	r1, pc, #4	; (adr r1, 8006bd0 <_printf_i+0x40>)
 8006bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006bd0:	08006c29 	.word	0x08006c29
 8006bd4:	08006c3d 	.word	0x08006c3d
 8006bd8:	08006bb9 	.word	0x08006bb9
 8006bdc:	08006bb9 	.word	0x08006bb9
 8006be0:	08006bb9 	.word	0x08006bb9
 8006be4:	08006bb9 	.word	0x08006bb9
 8006be8:	08006c3d 	.word	0x08006c3d
 8006bec:	08006bb9 	.word	0x08006bb9
 8006bf0:	08006bb9 	.word	0x08006bb9
 8006bf4:	08006bb9 	.word	0x08006bb9
 8006bf8:	08006bb9 	.word	0x08006bb9
 8006bfc:	08006d49 	.word	0x08006d49
 8006c00:	08006c6d 	.word	0x08006c6d
 8006c04:	08006d2b 	.word	0x08006d2b
 8006c08:	08006bb9 	.word	0x08006bb9
 8006c0c:	08006bb9 	.word	0x08006bb9
 8006c10:	08006d6b 	.word	0x08006d6b
 8006c14:	08006bb9 	.word	0x08006bb9
 8006c18:	08006c6d 	.word	0x08006c6d
 8006c1c:	08006bb9 	.word	0x08006bb9
 8006c20:	08006bb9 	.word	0x08006bb9
 8006c24:	08006d33 	.word	0x08006d33
 8006c28:	682b      	ldr	r3, [r5, #0]
 8006c2a:	1d1a      	adds	r2, r3, #4
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	602a      	str	r2, [r5, #0]
 8006c30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006c34:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006c38:	2301      	movs	r3, #1
 8006c3a:	e0a3      	b.n	8006d84 <_printf_i+0x1f4>
 8006c3c:	6820      	ldr	r0, [r4, #0]
 8006c3e:	6829      	ldr	r1, [r5, #0]
 8006c40:	0606      	lsls	r6, r0, #24
 8006c42:	f101 0304 	add.w	r3, r1, #4
 8006c46:	d50a      	bpl.n	8006c5e <_printf_i+0xce>
 8006c48:	680e      	ldr	r6, [r1, #0]
 8006c4a:	602b      	str	r3, [r5, #0]
 8006c4c:	2e00      	cmp	r6, #0
 8006c4e:	da03      	bge.n	8006c58 <_printf_i+0xc8>
 8006c50:	232d      	movs	r3, #45	; 0x2d
 8006c52:	4276      	negs	r6, r6
 8006c54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c58:	485e      	ldr	r0, [pc, #376]	; (8006dd4 <_printf_i+0x244>)
 8006c5a:	230a      	movs	r3, #10
 8006c5c:	e019      	b.n	8006c92 <_printf_i+0x102>
 8006c5e:	680e      	ldr	r6, [r1, #0]
 8006c60:	602b      	str	r3, [r5, #0]
 8006c62:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006c66:	bf18      	it	ne
 8006c68:	b236      	sxthne	r6, r6
 8006c6a:	e7ef      	b.n	8006c4c <_printf_i+0xbc>
 8006c6c:	682b      	ldr	r3, [r5, #0]
 8006c6e:	6820      	ldr	r0, [r4, #0]
 8006c70:	1d19      	adds	r1, r3, #4
 8006c72:	6029      	str	r1, [r5, #0]
 8006c74:	0601      	lsls	r1, r0, #24
 8006c76:	d501      	bpl.n	8006c7c <_printf_i+0xec>
 8006c78:	681e      	ldr	r6, [r3, #0]
 8006c7a:	e002      	b.n	8006c82 <_printf_i+0xf2>
 8006c7c:	0646      	lsls	r6, r0, #25
 8006c7e:	d5fb      	bpl.n	8006c78 <_printf_i+0xe8>
 8006c80:	881e      	ldrh	r6, [r3, #0]
 8006c82:	4854      	ldr	r0, [pc, #336]	; (8006dd4 <_printf_i+0x244>)
 8006c84:	2f6f      	cmp	r7, #111	; 0x6f
 8006c86:	bf0c      	ite	eq
 8006c88:	2308      	moveq	r3, #8
 8006c8a:	230a      	movne	r3, #10
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c92:	6865      	ldr	r5, [r4, #4]
 8006c94:	60a5      	str	r5, [r4, #8]
 8006c96:	2d00      	cmp	r5, #0
 8006c98:	bfa2      	ittt	ge
 8006c9a:	6821      	ldrge	r1, [r4, #0]
 8006c9c:	f021 0104 	bicge.w	r1, r1, #4
 8006ca0:	6021      	strge	r1, [r4, #0]
 8006ca2:	b90e      	cbnz	r6, 8006ca8 <_printf_i+0x118>
 8006ca4:	2d00      	cmp	r5, #0
 8006ca6:	d04d      	beq.n	8006d44 <_printf_i+0x1b4>
 8006ca8:	4615      	mov	r5, r2
 8006caa:	fbb6 f1f3 	udiv	r1, r6, r3
 8006cae:	fb03 6711 	mls	r7, r3, r1, r6
 8006cb2:	5dc7      	ldrb	r7, [r0, r7]
 8006cb4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006cb8:	4637      	mov	r7, r6
 8006cba:	42bb      	cmp	r3, r7
 8006cbc:	460e      	mov	r6, r1
 8006cbe:	d9f4      	bls.n	8006caa <_printf_i+0x11a>
 8006cc0:	2b08      	cmp	r3, #8
 8006cc2:	d10b      	bne.n	8006cdc <_printf_i+0x14c>
 8006cc4:	6823      	ldr	r3, [r4, #0]
 8006cc6:	07de      	lsls	r6, r3, #31
 8006cc8:	d508      	bpl.n	8006cdc <_printf_i+0x14c>
 8006cca:	6923      	ldr	r3, [r4, #16]
 8006ccc:	6861      	ldr	r1, [r4, #4]
 8006cce:	4299      	cmp	r1, r3
 8006cd0:	bfde      	ittt	le
 8006cd2:	2330      	movle	r3, #48	; 0x30
 8006cd4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006cd8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006cdc:	1b52      	subs	r2, r2, r5
 8006cde:	6122      	str	r2, [r4, #16]
 8006ce0:	f8cd a000 	str.w	sl, [sp]
 8006ce4:	464b      	mov	r3, r9
 8006ce6:	aa03      	add	r2, sp, #12
 8006ce8:	4621      	mov	r1, r4
 8006cea:	4640      	mov	r0, r8
 8006cec:	f7ff fee2 	bl	8006ab4 <_printf_common>
 8006cf0:	3001      	adds	r0, #1
 8006cf2:	d14c      	bne.n	8006d8e <_printf_i+0x1fe>
 8006cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cf8:	b004      	add	sp, #16
 8006cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cfe:	4835      	ldr	r0, [pc, #212]	; (8006dd4 <_printf_i+0x244>)
 8006d00:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006d04:	6829      	ldr	r1, [r5, #0]
 8006d06:	6823      	ldr	r3, [r4, #0]
 8006d08:	f851 6b04 	ldr.w	r6, [r1], #4
 8006d0c:	6029      	str	r1, [r5, #0]
 8006d0e:	061d      	lsls	r5, r3, #24
 8006d10:	d514      	bpl.n	8006d3c <_printf_i+0x1ac>
 8006d12:	07df      	lsls	r7, r3, #31
 8006d14:	bf44      	itt	mi
 8006d16:	f043 0320 	orrmi.w	r3, r3, #32
 8006d1a:	6023      	strmi	r3, [r4, #0]
 8006d1c:	b91e      	cbnz	r6, 8006d26 <_printf_i+0x196>
 8006d1e:	6823      	ldr	r3, [r4, #0]
 8006d20:	f023 0320 	bic.w	r3, r3, #32
 8006d24:	6023      	str	r3, [r4, #0]
 8006d26:	2310      	movs	r3, #16
 8006d28:	e7b0      	b.n	8006c8c <_printf_i+0xfc>
 8006d2a:	6823      	ldr	r3, [r4, #0]
 8006d2c:	f043 0320 	orr.w	r3, r3, #32
 8006d30:	6023      	str	r3, [r4, #0]
 8006d32:	2378      	movs	r3, #120	; 0x78
 8006d34:	4828      	ldr	r0, [pc, #160]	; (8006dd8 <_printf_i+0x248>)
 8006d36:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d3a:	e7e3      	b.n	8006d04 <_printf_i+0x174>
 8006d3c:	0659      	lsls	r1, r3, #25
 8006d3e:	bf48      	it	mi
 8006d40:	b2b6      	uxthmi	r6, r6
 8006d42:	e7e6      	b.n	8006d12 <_printf_i+0x182>
 8006d44:	4615      	mov	r5, r2
 8006d46:	e7bb      	b.n	8006cc0 <_printf_i+0x130>
 8006d48:	682b      	ldr	r3, [r5, #0]
 8006d4a:	6826      	ldr	r6, [r4, #0]
 8006d4c:	6961      	ldr	r1, [r4, #20]
 8006d4e:	1d18      	adds	r0, r3, #4
 8006d50:	6028      	str	r0, [r5, #0]
 8006d52:	0635      	lsls	r5, r6, #24
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	d501      	bpl.n	8006d5c <_printf_i+0x1cc>
 8006d58:	6019      	str	r1, [r3, #0]
 8006d5a:	e002      	b.n	8006d62 <_printf_i+0x1d2>
 8006d5c:	0670      	lsls	r0, r6, #25
 8006d5e:	d5fb      	bpl.n	8006d58 <_printf_i+0x1c8>
 8006d60:	8019      	strh	r1, [r3, #0]
 8006d62:	2300      	movs	r3, #0
 8006d64:	6123      	str	r3, [r4, #16]
 8006d66:	4615      	mov	r5, r2
 8006d68:	e7ba      	b.n	8006ce0 <_printf_i+0x150>
 8006d6a:	682b      	ldr	r3, [r5, #0]
 8006d6c:	1d1a      	adds	r2, r3, #4
 8006d6e:	602a      	str	r2, [r5, #0]
 8006d70:	681d      	ldr	r5, [r3, #0]
 8006d72:	6862      	ldr	r2, [r4, #4]
 8006d74:	2100      	movs	r1, #0
 8006d76:	4628      	mov	r0, r5
 8006d78:	f7f9 fa5a 	bl	8000230 <memchr>
 8006d7c:	b108      	cbz	r0, 8006d82 <_printf_i+0x1f2>
 8006d7e:	1b40      	subs	r0, r0, r5
 8006d80:	6060      	str	r0, [r4, #4]
 8006d82:	6863      	ldr	r3, [r4, #4]
 8006d84:	6123      	str	r3, [r4, #16]
 8006d86:	2300      	movs	r3, #0
 8006d88:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d8c:	e7a8      	b.n	8006ce0 <_printf_i+0x150>
 8006d8e:	6923      	ldr	r3, [r4, #16]
 8006d90:	462a      	mov	r2, r5
 8006d92:	4649      	mov	r1, r9
 8006d94:	4640      	mov	r0, r8
 8006d96:	47d0      	blx	sl
 8006d98:	3001      	adds	r0, #1
 8006d9a:	d0ab      	beq.n	8006cf4 <_printf_i+0x164>
 8006d9c:	6823      	ldr	r3, [r4, #0]
 8006d9e:	079b      	lsls	r3, r3, #30
 8006da0:	d413      	bmi.n	8006dca <_printf_i+0x23a>
 8006da2:	68e0      	ldr	r0, [r4, #12]
 8006da4:	9b03      	ldr	r3, [sp, #12]
 8006da6:	4298      	cmp	r0, r3
 8006da8:	bfb8      	it	lt
 8006daa:	4618      	movlt	r0, r3
 8006dac:	e7a4      	b.n	8006cf8 <_printf_i+0x168>
 8006dae:	2301      	movs	r3, #1
 8006db0:	4632      	mov	r2, r6
 8006db2:	4649      	mov	r1, r9
 8006db4:	4640      	mov	r0, r8
 8006db6:	47d0      	blx	sl
 8006db8:	3001      	adds	r0, #1
 8006dba:	d09b      	beq.n	8006cf4 <_printf_i+0x164>
 8006dbc:	3501      	adds	r5, #1
 8006dbe:	68e3      	ldr	r3, [r4, #12]
 8006dc0:	9903      	ldr	r1, [sp, #12]
 8006dc2:	1a5b      	subs	r3, r3, r1
 8006dc4:	42ab      	cmp	r3, r5
 8006dc6:	dcf2      	bgt.n	8006dae <_printf_i+0x21e>
 8006dc8:	e7eb      	b.n	8006da2 <_printf_i+0x212>
 8006dca:	2500      	movs	r5, #0
 8006dcc:	f104 0619 	add.w	r6, r4, #25
 8006dd0:	e7f5      	b.n	8006dbe <_printf_i+0x22e>
 8006dd2:	bf00      	nop
 8006dd4:	0800943e 	.word	0x0800943e
 8006dd8:	0800944f 	.word	0x0800944f

08006ddc <siprintf>:
 8006ddc:	b40e      	push	{r1, r2, r3}
 8006dde:	b500      	push	{lr}
 8006de0:	b09c      	sub	sp, #112	; 0x70
 8006de2:	ab1d      	add	r3, sp, #116	; 0x74
 8006de4:	9002      	str	r0, [sp, #8]
 8006de6:	9006      	str	r0, [sp, #24]
 8006de8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006dec:	4809      	ldr	r0, [pc, #36]	; (8006e14 <siprintf+0x38>)
 8006dee:	9107      	str	r1, [sp, #28]
 8006df0:	9104      	str	r1, [sp, #16]
 8006df2:	4909      	ldr	r1, [pc, #36]	; (8006e18 <siprintf+0x3c>)
 8006df4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006df8:	9105      	str	r1, [sp, #20]
 8006dfa:	6800      	ldr	r0, [r0, #0]
 8006dfc:	9301      	str	r3, [sp, #4]
 8006dfe:	a902      	add	r1, sp, #8
 8006e00:	f001 fb78 	bl	80084f4 <_svfiprintf_r>
 8006e04:	9b02      	ldr	r3, [sp, #8]
 8006e06:	2200      	movs	r2, #0
 8006e08:	701a      	strb	r2, [r3, #0]
 8006e0a:	b01c      	add	sp, #112	; 0x70
 8006e0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006e10:	b003      	add	sp, #12
 8006e12:	4770      	bx	lr
 8006e14:	20000010 	.word	0x20000010
 8006e18:	ffff0208 	.word	0xffff0208

08006e1c <quorem>:
 8006e1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e20:	6903      	ldr	r3, [r0, #16]
 8006e22:	690c      	ldr	r4, [r1, #16]
 8006e24:	42a3      	cmp	r3, r4
 8006e26:	4607      	mov	r7, r0
 8006e28:	f2c0 8081 	blt.w	8006f2e <quorem+0x112>
 8006e2c:	3c01      	subs	r4, #1
 8006e2e:	f101 0814 	add.w	r8, r1, #20
 8006e32:	f100 0514 	add.w	r5, r0, #20
 8006e36:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006e40:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e44:	3301      	adds	r3, #1
 8006e46:	429a      	cmp	r2, r3
 8006e48:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006e4c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006e50:	fbb2 f6f3 	udiv	r6, r2, r3
 8006e54:	d331      	bcc.n	8006eba <quorem+0x9e>
 8006e56:	f04f 0e00 	mov.w	lr, #0
 8006e5a:	4640      	mov	r0, r8
 8006e5c:	46ac      	mov	ip, r5
 8006e5e:	46f2      	mov	sl, lr
 8006e60:	f850 2b04 	ldr.w	r2, [r0], #4
 8006e64:	b293      	uxth	r3, r2
 8006e66:	fb06 e303 	mla	r3, r6, r3, lr
 8006e6a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	ebaa 0303 	sub.w	r3, sl, r3
 8006e74:	f8dc a000 	ldr.w	sl, [ip]
 8006e78:	0c12      	lsrs	r2, r2, #16
 8006e7a:	fa13 f38a 	uxtah	r3, r3, sl
 8006e7e:	fb06 e202 	mla	r2, r6, r2, lr
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	9b00      	ldr	r3, [sp, #0]
 8006e86:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006e8a:	b292      	uxth	r2, r2
 8006e8c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006e90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e94:	f8bd 3000 	ldrh.w	r3, [sp]
 8006e98:	4581      	cmp	r9, r0
 8006e9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e9e:	f84c 3b04 	str.w	r3, [ip], #4
 8006ea2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006ea6:	d2db      	bcs.n	8006e60 <quorem+0x44>
 8006ea8:	f855 300b 	ldr.w	r3, [r5, fp]
 8006eac:	b92b      	cbnz	r3, 8006eba <quorem+0x9e>
 8006eae:	9b01      	ldr	r3, [sp, #4]
 8006eb0:	3b04      	subs	r3, #4
 8006eb2:	429d      	cmp	r5, r3
 8006eb4:	461a      	mov	r2, r3
 8006eb6:	d32e      	bcc.n	8006f16 <quorem+0xfa>
 8006eb8:	613c      	str	r4, [r7, #16]
 8006eba:	4638      	mov	r0, r7
 8006ebc:	f001 f8c6 	bl	800804c <__mcmp>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	db24      	blt.n	8006f0e <quorem+0xf2>
 8006ec4:	3601      	adds	r6, #1
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	f04f 0c00 	mov.w	ip, #0
 8006ecc:	f858 2b04 	ldr.w	r2, [r8], #4
 8006ed0:	f8d0 e000 	ldr.w	lr, [r0]
 8006ed4:	b293      	uxth	r3, r2
 8006ed6:	ebac 0303 	sub.w	r3, ip, r3
 8006eda:	0c12      	lsrs	r2, r2, #16
 8006edc:	fa13 f38e 	uxtah	r3, r3, lr
 8006ee0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006ee4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006ee8:	b29b      	uxth	r3, r3
 8006eea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006eee:	45c1      	cmp	r9, r8
 8006ef0:	f840 3b04 	str.w	r3, [r0], #4
 8006ef4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006ef8:	d2e8      	bcs.n	8006ecc <quorem+0xb0>
 8006efa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006efe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006f02:	b922      	cbnz	r2, 8006f0e <quorem+0xf2>
 8006f04:	3b04      	subs	r3, #4
 8006f06:	429d      	cmp	r5, r3
 8006f08:	461a      	mov	r2, r3
 8006f0a:	d30a      	bcc.n	8006f22 <quorem+0x106>
 8006f0c:	613c      	str	r4, [r7, #16]
 8006f0e:	4630      	mov	r0, r6
 8006f10:	b003      	add	sp, #12
 8006f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f16:	6812      	ldr	r2, [r2, #0]
 8006f18:	3b04      	subs	r3, #4
 8006f1a:	2a00      	cmp	r2, #0
 8006f1c:	d1cc      	bne.n	8006eb8 <quorem+0x9c>
 8006f1e:	3c01      	subs	r4, #1
 8006f20:	e7c7      	b.n	8006eb2 <quorem+0x96>
 8006f22:	6812      	ldr	r2, [r2, #0]
 8006f24:	3b04      	subs	r3, #4
 8006f26:	2a00      	cmp	r2, #0
 8006f28:	d1f0      	bne.n	8006f0c <quorem+0xf0>
 8006f2a:	3c01      	subs	r4, #1
 8006f2c:	e7eb      	b.n	8006f06 <quorem+0xea>
 8006f2e:	2000      	movs	r0, #0
 8006f30:	e7ee      	b.n	8006f10 <quorem+0xf4>
 8006f32:	0000      	movs	r0, r0
 8006f34:	0000      	movs	r0, r0
	...

08006f38 <_dtoa_r>:
 8006f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3c:	ed2d 8b04 	vpush	{d8-d9}
 8006f40:	ec57 6b10 	vmov	r6, r7, d0
 8006f44:	b093      	sub	sp, #76	; 0x4c
 8006f46:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006f48:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006f4c:	9106      	str	r1, [sp, #24]
 8006f4e:	ee10 aa10 	vmov	sl, s0
 8006f52:	4604      	mov	r4, r0
 8006f54:	9209      	str	r2, [sp, #36]	; 0x24
 8006f56:	930c      	str	r3, [sp, #48]	; 0x30
 8006f58:	46bb      	mov	fp, r7
 8006f5a:	b975      	cbnz	r5, 8006f7a <_dtoa_r+0x42>
 8006f5c:	2010      	movs	r0, #16
 8006f5e:	f000 fddd 	bl	8007b1c <malloc>
 8006f62:	4602      	mov	r2, r0
 8006f64:	6260      	str	r0, [r4, #36]	; 0x24
 8006f66:	b920      	cbnz	r0, 8006f72 <_dtoa_r+0x3a>
 8006f68:	4ba7      	ldr	r3, [pc, #668]	; (8007208 <_dtoa_r+0x2d0>)
 8006f6a:	21ea      	movs	r1, #234	; 0xea
 8006f6c:	48a7      	ldr	r0, [pc, #668]	; (800720c <_dtoa_r+0x2d4>)
 8006f6e:	f001 fbd1 	bl	8008714 <__assert_func>
 8006f72:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006f76:	6005      	str	r5, [r0, #0]
 8006f78:	60c5      	str	r5, [r0, #12]
 8006f7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f7c:	6819      	ldr	r1, [r3, #0]
 8006f7e:	b151      	cbz	r1, 8006f96 <_dtoa_r+0x5e>
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	604a      	str	r2, [r1, #4]
 8006f84:	2301      	movs	r3, #1
 8006f86:	4093      	lsls	r3, r2
 8006f88:	608b      	str	r3, [r1, #8]
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f000 fe1c 	bl	8007bc8 <_Bfree>
 8006f90:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006f92:	2200      	movs	r2, #0
 8006f94:	601a      	str	r2, [r3, #0]
 8006f96:	1e3b      	subs	r3, r7, #0
 8006f98:	bfaa      	itet	ge
 8006f9a:	2300      	movge	r3, #0
 8006f9c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006fa0:	f8c8 3000 	strge.w	r3, [r8]
 8006fa4:	4b9a      	ldr	r3, [pc, #616]	; (8007210 <_dtoa_r+0x2d8>)
 8006fa6:	bfbc      	itt	lt
 8006fa8:	2201      	movlt	r2, #1
 8006faa:	f8c8 2000 	strlt.w	r2, [r8]
 8006fae:	ea33 030b 	bics.w	r3, r3, fp
 8006fb2:	d11b      	bne.n	8006fec <_dtoa_r+0xb4>
 8006fb4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006fb6:	f242 730f 	movw	r3, #9999	; 0x270f
 8006fba:	6013      	str	r3, [r2, #0]
 8006fbc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006fc0:	4333      	orrs	r3, r6
 8006fc2:	f000 8592 	beq.w	8007aea <_dtoa_r+0xbb2>
 8006fc6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006fc8:	b963      	cbnz	r3, 8006fe4 <_dtoa_r+0xac>
 8006fca:	4b92      	ldr	r3, [pc, #584]	; (8007214 <_dtoa_r+0x2dc>)
 8006fcc:	e022      	b.n	8007014 <_dtoa_r+0xdc>
 8006fce:	4b92      	ldr	r3, [pc, #584]	; (8007218 <_dtoa_r+0x2e0>)
 8006fd0:	9301      	str	r3, [sp, #4]
 8006fd2:	3308      	adds	r3, #8
 8006fd4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006fd6:	6013      	str	r3, [r2, #0]
 8006fd8:	9801      	ldr	r0, [sp, #4]
 8006fda:	b013      	add	sp, #76	; 0x4c
 8006fdc:	ecbd 8b04 	vpop	{d8-d9}
 8006fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe4:	4b8b      	ldr	r3, [pc, #556]	; (8007214 <_dtoa_r+0x2dc>)
 8006fe6:	9301      	str	r3, [sp, #4]
 8006fe8:	3303      	adds	r3, #3
 8006fea:	e7f3      	b.n	8006fd4 <_dtoa_r+0x9c>
 8006fec:	2200      	movs	r2, #0
 8006fee:	2300      	movs	r3, #0
 8006ff0:	4650      	mov	r0, sl
 8006ff2:	4659      	mov	r1, fp
 8006ff4:	f7f9 fd90 	bl	8000b18 <__aeabi_dcmpeq>
 8006ff8:	ec4b ab19 	vmov	d9, sl, fp
 8006ffc:	4680      	mov	r8, r0
 8006ffe:	b158      	cbz	r0, 8007018 <_dtoa_r+0xe0>
 8007000:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007002:	2301      	movs	r3, #1
 8007004:	6013      	str	r3, [r2, #0]
 8007006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007008:	2b00      	cmp	r3, #0
 800700a:	f000 856b 	beq.w	8007ae4 <_dtoa_r+0xbac>
 800700e:	4883      	ldr	r0, [pc, #524]	; (800721c <_dtoa_r+0x2e4>)
 8007010:	6018      	str	r0, [r3, #0]
 8007012:	1e43      	subs	r3, r0, #1
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	e7df      	b.n	8006fd8 <_dtoa_r+0xa0>
 8007018:	ec4b ab10 	vmov	d0, sl, fp
 800701c:	aa10      	add	r2, sp, #64	; 0x40
 800701e:	a911      	add	r1, sp, #68	; 0x44
 8007020:	4620      	mov	r0, r4
 8007022:	f001 f8b9 	bl	8008198 <__d2b>
 8007026:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800702a:	ee08 0a10 	vmov	s16, r0
 800702e:	2d00      	cmp	r5, #0
 8007030:	f000 8084 	beq.w	800713c <_dtoa_r+0x204>
 8007034:	ee19 3a90 	vmov	r3, s19
 8007038:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800703c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007040:	4656      	mov	r6, sl
 8007042:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007046:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800704a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800704e:	4b74      	ldr	r3, [pc, #464]	; (8007220 <_dtoa_r+0x2e8>)
 8007050:	2200      	movs	r2, #0
 8007052:	4630      	mov	r0, r6
 8007054:	4639      	mov	r1, r7
 8007056:	f7f9 f93f 	bl	80002d8 <__aeabi_dsub>
 800705a:	a365      	add	r3, pc, #404	; (adr r3, 80071f0 <_dtoa_r+0x2b8>)
 800705c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007060:	f7f9 faf2 	bl	8000648 <__aeabi_dmul>
 8007064:	a364      	add	r3, pc, #400	; (adr r3, 80071f8 <_dtoa_r+0x2c0>)
 8007066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706a:	f7f9 f937 	bl	80002dc <__adddf3>
 800706e:	4606      	mov	r6, r0
 8007070:	4628      	mov	r0, r5
 8007072:	460f      	mov	r7, r1
 8007074:	f7f9 fa7e 	bl	8000574 <__aeabi_i2d>
 8007078:	a361      	add	r3, pc, #388	; (adr r3, 8007200 <_dtoa_r+0x2c8>)
 800707a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800707e:	f7f9 fae3 	bl	8000648 <__aeabi_dmul>
 8007082:	4602      	mov	r2, r0
 8007084:	460b      	mov	r3, r1
 8007086:	4630      	mov	r0, r6
 8007088:	4639      	mov	r1, r7
 800708a:	f7f9 f927 	bl	80002dc <__adddf3>
 800708e:	4606      	mov	r6, r0
 8007090:	460f      	mov	r7, r1
 8007092:	f7f9 fd89 	bl	8000ba8 <__aeabi_d2iz>
 8007096:	2200      	movs	r2, #0
 8007098:	9000      	str	r0, [sp, #0]
 800709a:	2300      	movs	r3, #0
 800709c:	4630      	mov	r0, r6
 800709e:	4639      	mov	r1, r7
 80070a0:	f7f9 fd44 	bl	8000b2c <__aeabi_dcmplt>
 80070a4:	b150      	cbz	r0, 80070bc <_dtoa_r+0x184>
 80070a6:	9800      	ldr	r0, [sp, #0]
 80070a8:	f7f9 fa64 	bl	8000574 <__aeabi_i2d>
 80070ac:	4632      	mov	r2, r6
 80070ae:	463b      	mov	r3, r7
 80070b0:	f7f9 fd32 	bl	8000b18 <__aeabi_dcmpeq>
 80070b4:	b910      	cbnz	r0, 80070bc <_dtoa_r+0x184>
 80070b6:	9b00      	ldr	r3, [sp, #0]
 80070b8:	3b01      	subs	r3, #1
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	9b00      	ldr	r3, [sp, #0]
 80070be:	2b16      	cmp	r3, #22
 80070c0:	d85a      	bhi.n	8007178 <_dtoa_r+0x240>
 80070c2:	9a00      	ldr	r2, [sp, #0]
 80070c4:	4b57      	ldr	r3, [pc, #348]	; (8007224 <_dtoa_r+0x2ec>)
 80070c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80070ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070ce:	ec51 0b19 	vmov	r0, r1, d9
 80070d2:	f7f9 fd2b 	bl	8000b2c <__aeabi_dcmplt>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	d050      	beq.n	800717c <_dtoa_r+0x244>
 80070da:	9b00      	ldr	r3, [sp, #0]
 80070dc:	3b01      	subs	r3, #1
 80070de:	9300      	str	r3, [sp, #0]
 80070e0:	2300      	movs	r3, #0
 80070e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80070e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80070e6:	1b5d      	subs	r5, r3, r5
 80070e8:	1e6b      	subs	r3, r5, #1
 80070ea:	9305      	str	r3, [sp, #20]
 80070ec:	bf45      	ittet	mi
 80070ee:	f1c5 0301 	rsbmi	r3, r5, #1
 80070f2:	9304      	strmi	r3, [sp, #16]
 80070f4:	2300      	movpl	r3, #0
 80070f6:	2300      	movmi	r3, #0
 80070f8:	bf4c      	ite	mi
 80070fa:	9305      	strmi	r3, [sp, #20]
 80070fc:	9304      	strpl	r3, [sp, #16]
 80070fe:	9b00      	ldr	r3, [sp, #0]
 8007100:	2b00      	cmp	r3, #0
 8007102:	db3d      	blt.n	8007180 <_dtoa_r+0x248>
 8007104:	9b05      	ldr	r3, [sp, #20]
 8007106:	9a00      	ldr	r2, [sp, #0]
 8007108:	920a      	str	r2, [sp, #40]	; 0x28
 800710a:	4413      	add	r3, r2
 800710c:	9305      	str	r3, [sp, #20]
 800710e:	2300      	movs	r3, #0
 8007110:	9307      	str	r3, [sp, #28]
 8007112:	9b06      	ldr	r3, [sp, #24]
 8007114:	2b09      	cmp	r3, #9
 8007116:	f200 8089 	bhi.w	800722c <_dtoa_r+0x2f4>
 800711a:	2b05      	cmp	r3, #5
 800711c:	bfc4      	itt	gt
 800711e:	3b04      	subgt	r3, #4
 8007120:	9306      	strgt	r3, [sp, #24]
 8007122:	9b06      	ldr	r3, [sp, #24]
 8007124:	f1a3 0302 	sub.w	r3, r3, #2
 8007128:	bfcc      	ite	gt
 800712a:	2500      	movgt	r5, #0
 800712c:	2501      	movle	r5, #1
 800712e:	2b03      	cmp	r3, #3
 8007130:	f200 8087 	bhi.w	8007242 <_dtoa_r+0x30a>
 8007134:	e8df f003 	tbb	[pc, r3]
 8007138:	59383a2d 	.word	0x59383a2d
 800713c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007140:	441d      	add	r5, r3
 8007142:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007146:	2b20      	cmp	r3, #32
 8007148:	bfc1      	itttt	gt
 800714a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800714e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007152:	fa0b f303 	lslgt.w	r3, fp, r3
 8007156:	fa26 f000 	lsrgt.w	r0, r6, r0
 800715a:	bfda      	itte	le
 800715c:	f1c3 0320 	rsble	r3, r3, #32
 8007160:	fa06 f003 	lslle.w	r0, r6, r3
 8007164:	4318      	orrgt	r0, r3
 8007166:	f7f9 f9f5 	bl	8000554 <__aeabi_ui2d>
 800716a:	2301      	movs	r3, #1
 800716c:	4606      	mov	r6, r0
 800716e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007172:	3d01      	subs	r5, #1
 8007174:	930e      	str	r3, [sp, #56]	; 0x38
 8007176:	e76a      	b.n	800704e <_dtoa_r+0x116>
 8007178:	2301      	movs	r3, #1
 800717a:	e7b2      	b.n	80070e2 <_dtoa_r+0x1aa>
 800717c:	900b      	str	r0, [sp, #44]	; 0x2c
 800717e:	e7b1      	b.n	80070e4 <_dtoa_r+0x1ac>
 8007180:	9b04      	ldr	r3, [sp, #16]
 8007182:	9a00      	ldr	r2, [sp, #0]
 8007184:	1a9b      	subs	r3, r3, r2
 8007186:	9304      	str	r3, [sp, #16]
 8007188:	4253      	negs	r3, r2
 800718a:	9307      	str	r3, [sp, #28]
 800718c:	2300      	movs	r3, #0
 800718e:	930a      	str	r3, [sp, #40]	; 0x28
 8007190:	e7bf      	b.n	8007112 <_dtoa_r+0x1da>
 8007192:	2300      	movs	r3, #0
 8007194:	9308      	str	r3, [sp, #32]
 8007196:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007198:	2b00      	cmp	r3, #0
 800719a:	dc55      	bgt.n	8007248 <_dtoa_r+0x310>
 800719c:	2301      	movs	r3, #1
 800719e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80071a2:	461a      	mov	r2, r3
 80071a4:	9209      	str	r2, [sp, #36]	; 0x24
 80071a6:	e00c      	b.n	80071c2 <_dtoa_r+0x28a>
 80071a8:	2301      	movs	r3, #1
 80071aa:	e7f3      	b.n	8007194 <_dtoa_r+0x25c>
 80071ac:	2300      	movs	r3, #0
 80071ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071b0:	9308      	str	r3, [sp, #32]
 80071b2:	9b00      	ldr	r3, [sp, #0]
 80071b4:	4413      	add	r3, r2
 80071b6:	9302      	str	r3, [sp, #8]
 80071b8:	3301      	adds	r3, #1
 80071ba:	2b01      	cmp	r3, #1
 80071bc:	9303      	str	r3, [sp, #12]
 80071be:	bfb8      	it	lt
 80071c0:	2301      	movlt	r3, #1
 80071c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80071c4:	2200      	movs	r2, #0
 80071c6:	6042      	str	r2, [r0, #4]
 80071c8:	2204      	movs	r2, #4
 80071ca:	f102 0614 	add.w	r6, r2, #20
 80071ce:	429e      	cmp	r6, r3
 80071d0:	6841      	ldr	r1, [r0, #4]
 80071d2:	d93d      	bls.n	8007250 <_dtoa_r+0x318>
 80071d4:	4620      	mov	r0, r4
 80071d6:	f000 fcb7 	bl	8007b48 <_Balloc>
 80071da:	9001      	str	r0, [sp, #4]
 80071dc:	2800      	cmp	r0, #0
 80071de:	d13b      	bne.n	8007258 <_dtoa_r+0x320>
 80071e0:	4b11      	ldr	r3, [pc, #68]	; (8007228 <_dtoa_r+0x2f0>)
 80071e2:	4602      	mov	r2, r0
 80071e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80071e8:	e6c0      	b.n	8006f6c <_dtoa_r+0x34>
 80071ea:	2301      	movs	r3, #1
 80071ec:	e7df      	b.n	80071ae <_dtoa_r+0x276>
 80071ee:	bf00      	nop
 80071f0:	636f4361 	.word	0x636f4361
 80071f4:	3fd287a7 	.word	0x3fd287a7
 80071f8:	8b60c8b3 	.word	0x8b60c8b3
 80071fc:	3fc68a28 	.word	0x3fc68a28
 8007200:	509f79fb 	.word	0x509f79fb
 8007204:	3fd34413 	.word	0x3fd34413
 8007208:	0800946d 	.word	0x0800946d
 800720c:	08009484 	.word	0x08009484
 8007210:	7ff00000 	.word	0x7ff00000
 8007214:	08009469 	.word	0x08009469
 8007218:	08009460 	.word	0x08009460
 800721c:	0800943d 	.word	0x0800943d
 8007220:	3ff80000 	.word	0x3ff80000
 8007224:	08009578 	.word	0x08009578
 8007228:	080094df 	.word	0x080094df
 800722c:	2501      	movs	r5, #1
 800722e:	2300      	movs	r3, #0
 8007230:	9306      	str	r3, [sp, #24]
 8007232:	9508      	str	r5, [sp, #32]
 8007234:	f04f 33ff 	mov.w	r3, #4294967295
 8007238:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	2312      	movs	r3, #18
 8007240:	e7b0      	b.n	80071a4 <_dtoa_r+0x26c>
 8007242:	2301      	movs	r3, #1
 8007244:	9308      	str	r3, [sp, #32]
 8007246:	e7f5      	b.n	8007234 <_dtoa_r+0x2fc>
 8007248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800724a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800724e:	e7b8      	b.n	80071c2 <_dtoa_r+0x28a>
 8007250:	3101      	adds	r1, #1
 8007252:	6041      	str	r1, [r0, #4]
 8007254:	0052      	lsls	r2, r2, #1
 8007256:	e7b8      	b.n	80071ca <_dtoa_r+0x292>
 8007258:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800725a:	9a01      	ldr	r2, [sp, #4]
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	9b03      	ldr	r3, [sp, #12]
 8007260:	2b0e      	cmp	r3, #14
 8007262:	f200 809d 	bhi.w	80073a0 <_dtoa_r+0x468>
 8007266:	2d00      	cmp	r5, #0
 8007268:	f000 809a 	beq.w	80073a0 <_dtoa_r+0x468>
 800726c:	9b00      	ldr	r3, [sp, #0]
 800726e:	2b00      	cmp	r3, #0
 8007270:	dd32      	ble.n	80072d8 <_dtoa_r+0x3a0>
 8007272:	4ab7      	ldr	r2, [pc, #732]	; (8007550 <_dtoa_r+0x618>)
 8007274:	f003 030f 	and.w	r3, r3, #15
 8007278:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800727c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007280:	9b00      	ldr	r3, [sp, #0]
 8007282:	05d8      	lsls	r0, r3, #23
 8007284:	ea4f 1723 	mov.w	r7, r3, asr #4
 8007288:	d516      	bpl.n	80072b8 <_dtoa_r+0x380>
 800728a:	4bb2      	ldr	r3, [pc, #712]	; (8007554 <_dtoa_r+0x61c>)
 800728c:	ec51 0b19 	vmov	r0, r1, d9
 8007290:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007294:	f7f9 fb02 	bl	800089c <__aeabi_ddiv>
 8007298:	f007 070f 	and.w	r7, r7, #15
 800729c:	4682      	mov	sl, r0
 800729e:	468b      	mov	fp, r1
 80072a0:	2503      	movs	r5, #3
 80072a2:	4eac      	ldr	r6, [pc, #688]	; (8007554 <_dtoa_r+0x61c>)
 80072a4:	b957      	cbnz	r7, 80072bc <_dtoa_r+0x384>
 80072a6:	4642      	mov	r2, r8
 80072a8:	464b      	mov	r3, r9
 80072aa:	4650      	mov	r0, sl
 80072ac:	4659      	mov	r1, fp
 80072ae:	f7f9 faf5 	bl	800089c <__aeabi_ddiv>
 80072b2:	4682      	mov	sl, r0
 80072b4:	468b      	mov	fp, r1
 80072b6:	e028      	b.n	800730a <_dtoa_r+0x3d2>
 80072b8:	2502      	movs	r5, #2
 80072ba:	e7f2      	b.n	80072a2 <_dtoa_r+0x36a>
 80072bc:	07f9      	lsls	r1, r7, #31
 80072be:	d508      	bpl.n	80072d2 <_dtoa_r+0x39a>
 80072c0:	4640      	mov	r0, r8
 80072c2:	4649      	mov	r1, r9
 80072c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80072c8:	f7f9 f9be 	bl	8000648 <__aeabi_dmul>
 80072cc:	3501      	adds	r5, #1
 80072ce:	4680      	mov	r8, r0
 80072d0:	4689      	mov	r9, r1
 80072d2:	107f      	asrs	r7, r7, #1
 80072d4:	3608      	adds	r6, #8
 80072d6:	e7e5      	b.n	80072a4 <_dtoa_r+0x36c>
 80072d8:	f000 809b 	beq.w	8007412 <_dtoa_r+0x4da>
 80072dc:	9b00      	ldr	r3, [sp, #0]
 80072de:	4f9d      	ldr	r7, [pc, #628]	; (8007554 <_dtoa_r+0x61c>)
 80072e0:	425e      	negs	r6, r3
 80072e2:	4b9b      	ldr	r3, [pc, #620]	; (8007550 <_dtoa_r+0x618>)
 80072e4:	f006 020f 	and.w	r2, r6, #15
 80072e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80072ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f0:	ec51 0b19 	vmov	r0, r1, d9
 80072f4:	f7f9 f9a8 	bl	8000648 <__aeabi_dmul>
 80072f8:	1136      	asrs	r6, r6, #4
 80072fa:	4682      	mov	sl, r0
 80072fc:	468b      	mov	fp, r1
 80072fe:	2300      	movs	r3, #0
 8007300:	2502      	movs	r5, #2
 8007302:	2e00      	cmp	r6, #0
 8007304:	d17a      	bne.n	80073fc <_dtoa_r+0x4c4>
 8007306:	2b00      	cmp	r3, #0
 8007308:	d1d3      	bne.n	80072b2 <_dtoa_r+0x37a>
 800730a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800730c:	2b00      	cmp	r3, #0
 800730e:	f000 8082 	beq.w	8007416 <_dtoa_r+0x4de>
 8007312:	4b91      	ldr	r3, [pc, #580]	; (8007558 <_dtoa_r+0x620>)
 8007314:	2200      	movs	r2, #0
 8007316:	4650      	mov	r0, sl
 8007318:	4659      	mov	r1, fp
 800731a:	f7f9 fc07 	bl	8000b2c <__aeabi_dcmplt>
 800731e:	2800      	cmp	r0, #0
 8007320:	d079      	beq.n	8007416 <_dtoa_r+0x4de>
 8007322:	9b03      	ldr	r3, [sp, #12]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d076      	beq.n	8007416 <_dtoa_r+0x4de>
 8007328:	9b02      	ldr	r3, [sp, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	dd36      	ble.n	800739c <_dtoa_r+0x464>
 800732e:	9b00      	ldr	r3, [sp, #0]
 8007330:	4650      	mov	r0, sl
 8007332:	4659      	mov	r1, fp
 8007334:	1e5f      	subs	r7, r3, #1
 8007336:	2200      	movs	r2, #0
 8007338:	4b88      	ldr	r3, [pc, #544]	; (800755c <_dtoa_r+0x624>)
 800733a:	f7f9 f985 	bl	8000648 <__aeabi_dmul>
 800733e:	9e02      	ldr	r6, [sp, #8]
 8007340:	4682      	mov	sl, r0
 8007342:	468b      	mov	fp, r1
 8007344:	3501      	adds	r5, #1
 8007346:	4628      	mov	r0, r5
 8007348:	f7f9 f914 	bl	8000574 <__aeabi_i2d>
 800734c:	4652      	mov	r2, sl
 800734e:	465b      	mov	r3, fp
 8007350:	f7f9 f97a 	bl	8000648 <__aeabi_dmul>
 8007354:	4b82      	ldr	r3, [pc, #520]	; (8007560 <_dtoa_r+0x628>)
 8007356:	2200      	movs	r2, #0
 8007358:	f7f8 ffc0 	bl	80002dc <__adddf3>
 800735c:	46d0      	mov	r8, sl
 800735e:	46d9      	mov	r9, fp
 8007360:	4682      	mov	sl, r0
 8007362:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8007366:	2e00      	cmp	r6, #0
 8007368:	d158      	bne.n	800741c <_dtoa_r+0x4e4>
 800736a:	4b7e      	ldr	r3, [pc, #504]	; (8007564 <_dtoa_r+0x62c>)
 800736c:	2200      	movs	r2, #0
 800736e:	4640      	mov	r0, r8
 8007370:	4649      	mov	r1, r9
 8007372:	f7f8 ffb1 	bl	80002d8 <__aeabi_dsub>
 8007376:	4652      	mov	r2, sl
 8007378:	465b      	mov	r3, fp
 800737a:	4680      	mov	r8, r0
 800737c:	4689      	mov	r9, r1
 800737e:	f7f9 fbf3 	bl	8000b68 <__aeabi_dcmpgt>
 8007382:	2800      	cmp	r0, #0
 8007384:	f040 8295 	bne.w	80078b2 <_dtoa_r+0x97a>
 8007388:	4652      	mov	r2, sl
 800738a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800738e:	4640      	mov	r0, r8
 8007390:	4649      	mov	r1, r9
 8007392:	f7f9 fbcb 	bl	8000b2c <__aeabi_dcmplt>
 8007396:	2800      	cmp	r0, #0
 8007398:	f040 8289 	bne.w	80078ae <_dtoa_r+0x976>
 800739c:	ec5b ab19 	vmov	sl, fp, d9
 80073a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	f2c0 8148 	blt.w	8007638 <_dtoa_r+0x700>
 80073a8:	9a00      	ldr	r2, [sp, #0]
 80073aa:	2a0e      	cmp	r2, #14
 80073ac:	f300 8144 	bgt.w	8007638 <_dtoa_r+0x700>
 80073b0:	4b67      	ldr	r3, [pc, #412]	; (8007550 <_dtoa_r+0x618>)
 80073b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80073b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80073ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073bc:	2b00      	cmp	r3, #0
 80073be:	f280 80d5 	bge.w	800756c <_dtoa_r+0x634>
 80073c2:	9b03      	ldr	r3, [sp, #12]
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	f300 80d1 	bgt.w	800756c <_dtoa_r+0x634>
 80073ca:	f040 826f 	bne.w	80078ac <_dtoa_r+0x974>
 80073ce:	4b65      	ldr	r3, [pc, #404]	; (8007564 <_dtoa_r+0x62c>)
 80073d0:	2200      	movs	r2, #0
 80073d2:	4640      	mov	r0, r8
 80073d4:	4649      	mov	r1, r9
 80073d6:	f7f9 f937 	bl	8000648 <__aeabi_dmul>
 80073da:	4652      	mov	r2, sl
 80073dc:	465b      	mov	r3, fp
 80073de:	f7f9 fbb9 	bl	8000b54 <__aeabi_dcmpge>
 80073e2:	9e03      	ldr	r6, [sp, #12]
 80073e4:	4637      	mov	r7, r6
 80073e6:	2800      	cmp	r0, #0
 80073e8:	f040 8245 	bne.w	8007876 <_dtoa_r+0x93e>
 80073ec:	9d01      	ldr	r5, [sp, #4]
 80073ee:	2331      	movs	r3, #49	; 0x31
 80073f0:	f805 3b01 	strb.w	r3, [r5], #1
 80073f4:	9b00      	ldr	r3, [sp, #0]
 80073f6:	3301      	adds	r3, #1
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	e240      	b.n	800787e <_dtoa_r+0x946>
 80073fc:	07f2      	lsls	r2, r6, #31
 80073fe:	d505      	bpl.n	800740c <_dtoa_r+0x4d4>
 8007400:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007404:	f7f9 f920 	bl	8000648 <__aeabi_dmul>
 8007408:	3501      	adds	r5, #1
 800740a:	2301      	movs	r3, #1
 800740c:	1076      	asrs	r6, r6, #1
 800740e:	3708      	adds	r7, #8
 8007410:	e777      	b.n	8007302 <_dtoa_r+0x3ca>
 8007412:	2502      	movs	r5, #2
 8007414:	e779      	b.n	800730a <_dtoa_r+0x3d2>
 8007416:	9f00      	ldr	r7, [sp, #0]
 8007418:	9e03      	ldr	r6, [sp, #12]
 800741a:	e794      	b.n	8007346 <_dtoa_r+0x40e>
 800741c:	9901      	ldr	r1, [sp, #4]
 800741e:	4b4c      	ldr	r3, [pc, #304]	; (8007550 <_dtoa_r+0x618>)
 8007420:	4431      	add	r1, r6
 8007422:	910d      	str	r1, [sp, #52]	; 0x34
 8007424:	9908      	ldr	r1, [sp, #32]
 8007426:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800742a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800742e:	2900      	cmp	r1, #0
 8007430:	d043      	beq.n	80074ba <_dtoa_r+0x582>
 8007432:	494d      	ldr	r1, [pc, #308]	; (8007568 <_dtoa_r+0x630>)
 8007434:	2000      	movs	r0, #0
 8007436:	f7f9 fa31 	bl	800089c <__aeabi_ddiv>
 800743a:	4652      	mov	r2, sl
 800743c:	465b      	mov	r3, fp
 800743e:	f7f8 ff4b 	bl	80002d8 <__aeabi_dsub>
 8007442:	9d01      	ldr	r5, [sp, #4]
 8007444:	4682      	mov	sl, r0
 8007446:	468b      	mov	fp, r1
 8007448:	4649      	mov	r1, r9
 800744a:	4640      	mov	r0, r8
 800744c:	f7f9 fbac 	bl	8000ba8 <__aeabi_d2iz>
 8007450:	4606      	mov	r6, r0
 8007452:	f7f9 f88f 	bl	8000574 <__aeabi_i2d>
 8007456:	4602      	mov	r2, r0
 8007458:	460b      	mov	r3, r1
 800745a:	4640      	mov	r0, r8
 800745c:	4649      	mov	r1, r9
 800745e:	f7f8 ff3b 	bl	80002d8 <__aeabi_dsub>
 8007462:	3630      	adds	r6, #48	; 0x30
 8007464:	f805 6b01 	strb.w	r6, [r5], #1
 8007468:	4652      	mov	r2, sl
 800746a:	465b      	mov	r3, fp
 800746c:	4680      	mov	r8, r0
 800746e:	4689      	mov	r9, r1
 8007470:	f7f9 fb5c 	bl	8000b2c <__aeabi_dcmplt>
 8007474:	2800      	cmp	r0, #0
 8007476:	d163      	bne.n	8007540 <_dtoa_r+0x608>
 8007478:	4642      	mov	r2, r8
 800747a:	464b      	mov	r3, r9
 800747c:	4936      	ldr	r1, [pc, #216]	; (8007558 <_dtoa_r+0x620>)
 800747e:	2000      	movs	r0, #0
 8007480:	f7f8 ff2a 	bl	80002d8 <__aeabi_dsub>
 8007484:	4652      	mov	r2, sl
 8007486:	465b      	mov	r3, fp
 8007488:	f7f9 fb50 	bl	8000b2c <__aeabi_dcmplt>
 800748c:	2800      	cmp	r0, #0
 800748e:	f040 80b5 	bne.w	80075fc <_dtoa_r+0x6c4>
 8007492:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007494:	429d      	cmp	r5, r3
 8007496:	d081      	beq.n	800739c <_dtoa_r+0x464>
 8007498:	4b30      	ldr	r3, [pc, #192]	; (800755c <_dtoa_r+0x624>)
 800749a:	2200      	movs	r2, #0
 800749c:	4650      	mov	r0, sl
 800749e:	4659      	mov	r1, fp
 80074a0:	f7f9 f8d2 	bl	8000648 <__aeabi_dmul>
 80074a4:	4b2d      	ldr	r3, [pc, #180]	; (800755c <_dtoa_r+0x624>)
 80074a6:	4682      	mov	sl, r0
 80074a8:	468b      	mov	fp, r1
 80074aa:	4640      	mov	r0, r8
 80074ac:	4649      	mov	r1, r9
 80074ae:	2200      	movs	r2, #0
 80074b0:	f7f9 f8ca 	bl	8000648 <__aeabi_dmul>
 80074b4:	4680      	mov	r8, r0
 80074b6:	4689      	mov	r9, r1
 80074b8:	e7c6      	b.n	8007448 <_dtoa_r+0x510>
 80074ba:	4650      	mov	r0, sl
 80074bc:	4659      	mov	r1, fp
 80074be:	f7f9 f8c3 	bl	8000648 <__aeabi_dmul>
 80074c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074c4:	9d01      	ldr	r5, [sp, #4]
 80074c6:	930f      	str	r3, [sp, #60]	; 0x3c
 80074c8:	4682      	mov	sl, r0
 80074ca:	468b      	mov	fp, r1
 80074cc:	4649      	mov	r1, r9
 80074ce:	4640      	mov	r0, r8
 80074d0:	f7f9 fb6a 	bl	8000ba8 <__aeabi_d2iz>
 80074d4:	4606      	mov	r6, r0
 80074d6:	f7f9 f84d 	bl	8000574 <__aeabi_i2d>
 80074da:	3630      	adds	r6, #48	; 0x30
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	4640      	mov	r0, r8
 80074e2:	4649      	mov	r1, r9
 80074e4:	f7f8 fef8 	bl	80002d8 <__aeabi_dsub>
 80074e8:	f805 6b01 	strb.w	r6, [r5], #1
 80074ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074ee:	429d      	cmp	r5, r3
 80074f0:	4680      	mov	r8, r0
 80074f2:	4689      	mov	r9, r1
 80074f4:	f04f 0200 	mov.w	r2, #0
 80074f8:	d124      	bne.n	8007544 <_dtoa_r+0x60c>
 80074fa:	4b1b      	ldr	r3, [pc, #108]	; (8007568 <_dtoa_r+0x630>)
 80074fc:	4650      	mov	r0, sl
 80074fe:	4659      	mov	r1, fp
 8007500:	f7f8 feec 	bl	80002dc <__adddf3>
 8007504:	4602      	mov	r2, r0
 8007506:	460b      	mov	r3, r1
 8007508:	4640      	mov	r0, r8
 800750a:	4649      	mov	r1, r9
 800750c:	f7f9 fb2c 	bl	8000b68 <__aeabi_dcmpgt>
 8007510:	2800      	cmp	r0, #0
 8007512:	d173      	bne.n	80075fc <_dtoa_r+0x6c4>
 8007514:	4652      	mov	r2, sl
 8007516:	465b      	mov	r3, fp
 8007518:	4913      	ldr	r1, [pc, #76]	; (8007568 <_dtoa_r+0x630>)
 800751a:	2000      	movs	r0, #0
 800751c:	f7f8 fedc 	bl	80002d8 <__aeabi_dsub>
 8007520:	4602      	mov	r2, r0
 8007522:	460b      	mov	r3, r1
 8007524:	4640      	mov	r0, r8
 8007526:	4649      	mov	r1, r9
 8007528:	f7f9 fb00 	bl	8000b2c <__aeabi_dcmplt>
 800752c:	2800      	cmp	r0, #0
 800752e:	f43f af35 	beq.w	800739c <_dtoa_r+0x464>
 8007532:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007534:	1e6b      	subs	r3, r5, #1
 8007536:	930f      	str	r3, [sp, #60]	; 0x3c
 8007538:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800753c:	2b30      	cmp	r3, #48	; 0x30
 800753e:	d0f8      	beq.n	8007532 <_dtoa_r+0x5fa>
 8007540:	9700      	str	r7, [sp, #0]
 8007542:	e049      	b.n	80075d8 <_dtoa_r+0x6a0>
 8007544:	4b05      	ldr	r3, [pc, #20]	; (800755c <_dtoa_r+0x624>)
 8007546:	f7f9 f87f 	bl	8000648 <__aeabi_dmul>
 800754a:	4680      	mov	r8, r0
 800754c:	4689      	mov	r9, r1
 800754e:	e7bd      	b.n	80074cc <_dtoa_r+0x594>
 8007550:	08009578 	.word	0x08009578
 8007554:	08009550 	.word	0x08009550
 8007558:	3ff00000 	.word	0x3ff00000
 800755c:	40240000 	.word	0x40240000
 8007560:	401c0000 	.word	0x401c0000
 8007564:	40140000 	.word	0x40140000
 8007568:	3fe00000 	.word	0x3fe00000
 800756c:	9d01      	ldr	r5, [sp, #4]
 800756e:	4656      	mov	r6, sl
 8007570:	465f      	mov	r7, fp
 8007572:	4642      	mov	r2, r8
 8007574:	464b      	mov	r3, r9
 8007576:	4630      	mov	r0, r6
 8007578:	4639      	mov	r1, r7
 800757a:	f7f9 f98f 	bl	800089c <__aeabi_ddiv>
 800757e:	f7f9 fb13 	bl	8000ba8 <__aeabi_d2iz>
 8007582:	4682      	mov	sl, r0
 8007584:	f7f8 fff6 	bl	8000574 <__aeabi_i2d>
 8007588:	4642      	mov	r2, r8
 800758a:	464b      	mov	r3, r9
 800758c:	f7f9 f85c 	bl	8000648 <__aeabi_dmul>
 8007590:	4602      	mov	r2, r0
 8007592:	460b      	mov	r3, r1
 8007594:	4630      	mov	r0, r6
 8007596:	4639      	mov	r1, r7
 8007598:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800759c:	f7f8 fe9c 	bl	80002d8 <__aeabi_dsub>
 80075a0:	f805 6b01 	strb.w	r6, [r5], #1
 80075a4:	9e01      	ldr	r6, [sp, #4]
 80075a6:	9f03      	ldr	r7, [sp, #12]
 80075a8:	1bae      	subs	r6, r5, r6
 80075aa:	42b7      	cmp	r7, r6
 80075ac:	4602      	mov	r2, r0
 80075ae:	460b      	mov	r3, r1
 80075b0:	d135      	bne.n	800761e <_dtoa_r+0x6e6>
 80075b2:	f7f8 fe93 	bl	80002dc <__adddf3>
 80075b6:	4642      	mov	r2, r8
 80075b8:	464b      	mov	r3, r9
 80075ba:	4606      	mov	r6, r0
 80075bc:	460f      	mov	r7, r1
 80075be:	f7f9 fad3 	bl	8000b68 <__aeabi_dcmpgt>
 80075c2:	b9d0      	cbnz	r0, 80075fa <_dtoa_r+0x6c2>
 80075c4:	4642      	mov	r2, r8
 80075c6:	464b      	mov	r3, r9
 80075c8:	4630      	mov	r0, r6
 80075ca:	4639      	mov	r1, r7
 80075cc:	f7f9 faa4 	bl	8000b18 <__aeabi_dcmpeq>
 80075d0:	b110      	cbz	r0, 80075d8 <_dtoa_r+0x6a0>
 80075d2:	f01a 0f01 	tst.w	sl, #1
 80075d6:	d110      	bne.n	80075fa <_dtoa_r+0x6c2>
 80075d8:	4620      	mov	r0, r4
 80075da:	ee18 1a10 	vmov	r1, s16
 80075de:	f000 faf3 	bl	8007bc8 <_Bfree>
 80075e2:	2300      	movs	r3, #0
 80075e4:	9800      	ldr	r0, [sp, #0]
 80075e6:	702b      	strb	r3, [r5, #0]
 80075e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075ea:	3001      	adds	r0, #1
 80075ec:	6018      	str	r0, [r3, #0]
 80075ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	f43f acf1 	beq.w	8006fd8 <_dtoa_r+0xa0>
 80075f6:	601d      	str	r5, [r3, #0]
 80075f8:	e4ee      	b.n	8006fd8 <_dtoa_r+0xa0>
 80075fa:	9f00      	ldr	r7, [sp, #0]
 80075fc:	462b      	mov	r3, r5
 80075fe:	461d      	mov	r5, r3
 8007600:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007604:	2a39      	cmp	r2, #57	; 0x39
 8007606:	d106      	bne.n	8007616 <_dtoa_r+0x6de>
 8007608:	9a01      	ldr	r2, [sp, #4]
 800760a:	429a      	cmp	r2, r3
 800760c:	d1f7      	bne.n	80075fe <_dtoa_r+0x6c6>
 800760e:	9901      	ldr	r1, [sp, #4]
 8007610:	2230      	movs	r2, #48	; 0x30
 8007612:	3701      	adds	r7, #1
 8007614:	700a      	strb	r2, [r1, #0]
 8007616:	781a      	ldrb	r2, [r3, #0]
 8007618:	3201      	adds	r2, #1
 800761a:	701a      	strb	r2, [r3, #0]
 800761c:	e790      	b.n	8007540 <_dtoa_r+0x608>
 800761e:	4ba6      	ldr	r3, [pc, #664]	; (80078b8 <_dtoa_r+0x980>)
 8007620:	2200      	movs	r2, #0
 8007622:	f7f9 f811 	bl	8000648 <__aeabi_dmul>
 8007626:	2200      	movs	r2, #0
 8007628:	2300      	movs	r3, #0
 800762a:	4606      	mov	r6, r0
 800762c:	460f      	mov	r7, r1
 800762e:	f7f9 fa73 	bl	8000b18 <__aeabi_dcmpeq>
 8007632:	2800      	cmp	r0, #0
 8007634:	d09d      	beq.n	8007572 <_dtoa_r+0x63a>
 8007636:	e7cf      	b.n	80075d8 <_dtoa_r+0x6a0>
 8007638:	9a08      	ldr	r2, [sp, #32]
 800763a:	2a00      	cmp	r2, #0
 800763c:	f000 80d7 	beq.w	80077ee <_dtoa_r+0x8b6>
 8007640:	9a06      	ldr	r2, [sp, #24]
 8007642:	2a01      	cmp	r2, #1
 8007644:	f300 80ba 	bgt.w	80077bc <_dtoa_r+0x884>
 8007648:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800764a:	2a00      	cmp	r2, #0
 800764c:	f000 80b2 	beq.w	80077b4 <_dtoa_r+0x87c>
 8007650:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007654:	9e07      	ldr	r6, [sp, #28]
 8007656:	9d04      	ldr	r5, [sp, #16]
 8007658:	9a04      	ldr	r2, [sp, #16]
 800765a:	441a      	add	r2, r3
 800765c:	9204      	str	r2, [sp, #16]
 800765e:	9a05      	ldr	r2, [sp, #20]
 8007660:	2101      	movs	r1, #1
 8007662:	441a      	add	r2, r3
 8007664:	4620      	mov	r0, r4
 8007666:	9205      	str	r2, [sp, #20]
 8007668:	f000 fb66 	bl	8007d38 <__i2b>
 800766c:	4607      	mov	r7, r0
 800766e:	2d00      	cmp	r5, #0
 8007670:	dd0c      	ble.n	800768c <_dtoa_r+0x754>
 8007672:	9b05      	ldr	r3, [sp, #20]
 8007674:	2b00      	cmp	r3, #0
 8007676:	dd09      	ble.n	800768c <_dtoa_r+0x754>
 8007678:	42ab      	cmp	r3, r5
 800767a:	9a04      	ldr	r2, [sp, #16]
 800767c:	bfa8      	it	ge
 800767e:	462b      	movge	r3, r5
 8007680:	1ad2      	subs	r2, r2, r3
 8007682:	9204      	str	r2, [sp, #16]
 8007684:	9a05      	ldr	r2, [sp, #20]
 8007686:	1aed      	subs	r5, r5, r3
 8007688:	1ad3      	subs	r3, r2, r3
 800768a:	9305      	str	r3, [sp, #20]
 800768c:	9b07      	ldr	r3, [sp, #28]
 800768e:	b31b      	cbz	r3, 80076d8 <_dtoa_r+0x7a0>
 8007690:	9b08      	ldr	r3, [sp, #32]
 8007692:	2b00      	cmp	r3, #0
 8007694:	f000 80af 	beq.w	80077f6 <_dtoa_r+0x8be>
 8007698:	2e00      	cmp	r6, #0
 800769a:	dd13      	ble.n	80076c4 <_dtoa_r+0x78c>
 800769c:	4639      	mov	r1, r7
 800769e:	4632      	mov	r2, r6
 80076a0:	4620      	mov	r0, r4
 80076a2:	f000 fc09 	bl	8007eb8 <__pow5mult>
 80076a6:	ee18 2a10 	vmov	r2, s16
 80076aa:	4601      	mov	r1, r0
 80076ac:	4607      	mov	r7, r0
 80076ae:	4620      	mov	r0, r4
 80076b0:	f000 fb58 	bl	8007d64 <__multiply>
 80076b4:	ee18 1a10 	vmov	r1, s16
 80076b8:	4680      	mov	r8, r0
 80076ba:	4620      	mov	r0, r4
 80076bc:	f000 fa84 	bl	8007bc8 <_Bfree>
 80076c0:	ee08 8a10 	vmov	s16, r8
 80076c4:	9b07      	ldr	r3, [sp, #28]
 80076c6:	1b9a      	subs	r2, r3, r6
 80076c8:	d006      	beq.n	80076d8 <_dtoa_r+0x7a0>
 80076ca:	ee18 1a10 	vmov	r1, s16
 80076ce:	4620      	mov	r0, r4
 80076d0:	f000 fbf2 	bl	8007eb8 <__pow5mult>
 80076d4:	ee08 0a10 	vmov	s16, r0
 80076d8:	2101      	movs	r1, #1
 80076da:	4620      	mov	r0, r4
 80076dc:	f000 fb2c 	bl	8007d38 <__i2b>
 80076e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	4606      	mov	r6, r0
 80076e6:	f340 8088 	ble.w	80077fa <_dtoa_r+0x8c2>
 80076ea:	461a      	mov	r2, r3
 80076ec:	4601      	mov	r1, r0
 80076ee:	4620      	mov	r0, r4
 80076f0:	f000 fbe2 	bl	8007eb8 <__pow5mult>
 80076f4:	9b06      	ldr	r3, [sp, #24]
 80076f6:	2b01      	cmp	r3, #1
 80076f8:	4606      	mov	r6, r0
 80076fa:	f340 8081 	ble.w	8007800 <_dtoa_r+0x8c8>
 80076fe:	f04f 0800 	mov.w	r8, #0
 8007702:	6933      	ldr	r3, [r6, #16]
 8007704:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007708:	6918      	ldr	r0, [r3, #16]
 800770a:	f000 fac5 	bl	8007c98 <__hi0bits>
 800770e:	f1c0 0020 	rsb	r0, r0, #32
 8007712:	9b05      	ldr	r3, [sp, #20]
 8007714:	4418      	add	r0, r3
 8007716:	f010 001f 	ands.w	r0, r0, #31
 800771a:	f000 8092 	beq.w	8007842 <_dtoa_r+0x90a>
 800771e:	f1c0 0320 	rsb	r3, r0, #32
 8007722:	2b04      	cmp	r3, #4
 8007724:	f340 808a 	ble.w	800783c <_dtoa_r+0x904>
 8007728:	f1c0 001c 	rsb	r0, r0, #28
 800772c:	9b04      	ldr	r3, [sp, #16]
 800772e:	4403      	add	r3, r0
 8007730:	9304      	str	r3, [sp, #16]
 8007732:	9b05      	ldr	r3, [sp, #20]
 8007734:	4403      	add	r3, r0
 8007736:	4405      	add	r5, r0
 8007738:	9305      	str	r3, [sp, #20]
 800773a:	9b04      	ldr	r3, [sp, #16]
 800773c:	2b00      	cmp	r3, #0
 800773e:	dd07      	ble.n	8007750 <_dtoa_r+0x818>
 8007740:	ee18 1a10 	vmov	r1, s16
 8007744:	461a      	mov	r2, r3
 8007746:	4620      	mov	r0, r4
 8007748:	f000 fc10 	bl	8007f6c <__lshift>
 800774c:	ee08 0a10 	vmov	s16, r0
 8007750:	9b05      	ldr	r3, [sp, #20]
 8007752:	2b00      	cmp	r3, #0
 8007754:	dd05      	ble.n	8007762 <_dtoa_r+0x82a>
 8007756:	4631      	mov	r1, r6
 8007758:	461a      	mov	r2, r3
 800775a:	4620      	mov	r0, r4
 800775c:	f000 fc06 	bl	8007f6c <__lshift>
 8007760:	4606      	mov	r6, r0
 8007762:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007764:	2b00      	cmp	r3, #0
 8007766:	d06e      	beq.n	8007846 <_dtoa_r+0x90e>
 8007768:	ee18 0a10 	vmov	r0, s16
 800776c:	4631      	mov	r1, r6
 800776e:	f000 fc6d 	bl	800804c <__mcmp>
 8007772:	2800      	cmp	r0, #0
 8007774:	da67      	bge.n	8007846 <_dtoa_r+0x90e>
 8007776:	9b00      	ldr	r3, [sp, #0]
 8007778:	3b01      	subs	r3, #1
 800777a:	ee18 1a10 	vmov	r1, s16
 800777e:	9300      	str	r3, [sp, #0]
 8007780:	220a      	movs	r2, #10
 8007782:	2300      	movs	r3, #0
 8007784:	4620      	mov	r0, r4
 8007786:	f000 fa41 	bl	8007c0c <__multadd>
 800778a:	9b08      	ldr	r3, [sp, #32]
 800778c:	ee08 0a10 	vmov	s16, r0
 8007790:	2b00      	cmp	r3, #0
 8007792:	f000 81b1 	beq.w	8007af8 <_dtoa_r+0xbc0>
 8007796:	2300      	movs	r3, #0
 8007798:	4639      	mov	r1, r7
 800779a:	220a      	movs	r2, #10
 800779c:	4620      	mov	r0, r4
 800779e:	f000 fa35 	bl	8007c0c <__multadd>
 80077a2:	9b02      	ldr	r3, [sp, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	4607      	mov	r7, r0
 80077a8:	f300 808e 	bgt.w	80078c8 <_dtoa_r+0x990>
 80077ac:	9b06      	ldr	r3, [sp, #24]
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	dc51      	bgt.n	8007856 <_dtoa_r+0x91e>
 80077b2:	e089      	b.n	80078c8 <_dtoa_r+0x990>
 80077b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80077b6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80077ba:	e74b      	b.n	8007654 <_dtoa_r+0x71c>
 80077bc:	9b03      	ldr	r3, [sp, #12]
 80077be:	1e5e      	subs	r6, r3, #1
 80077c0:	9b07      	ldr	r3, [sp, #28]
 80077c2:	42b3      	cmp	r3, r6
 80077c4:	bfbf      	itttt	lt
 80077c6:	9b07      	ldrlt	r3, [sp, #28]
 80077c8:	9607      	strlt	r6, [sp, #28]
 80077ca:	1af2      	sublt	r2, r6, r3
 80077cc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80077ce:	bfb6      	itet	lt
 80077d0:	189b      	addlt	r3, r3, r2
 80077d2:	1b9e      	subge	r6, r3, r6
 80077d4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80077d6:	9b03      	ldr	r3, [sp, #12]
 80077d8:	bfb8      	it	lt
 80077da:	2600      	movlt	r6, #0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	bfb7      	itett	lt
 80077e0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80077e4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80077e8:	1a9d      	sublt	r5, r3, r2
 80077ea:	2300      	movlt	r3, #0
 80077ec:	e734      	b.n	8007658 <_dtoa_r+0x720>
 80077ee:	9e07      	ldr	r6, [sp, #28]
 80077f0:	9d04      	ldr	r5, [sp, #16]
 80077f2:	9f08      	ldr	r7, [sp, #32]
 80077f4:	e73b      	b.n	800766e <_dtoa_r+0x736>
 80077f6:	9a07      	ldr	r2, [sp, #28]
 80077f8:	e767      	b.n	80076ca <_dtoa_r+0x792>
 80077fa:	9b06      	ldr	r3, [sp, #24]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	dc18      	bgt.n	8007832 <_dtoa_r+0x8fa>
 8007800:	f1ba 0f00 	cmp.w	sl, #0
 8007804:	d115      	bne.n	8007832 <_dtoa_r+0x8fa>
 8007806:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800780a:	b993      	cbnz	r3, 8007832 <_dtoa_r+0x8fa>
 800780c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007810:	0d1b      	lsrs	r3, r3, #20
 8007812:	051b      	lsls	r3, r3, #20
 8007814:	b183      	cbz	r3, 8007838 <_dtoa_r+0x900>
 8007816:	9b04      	ldr	r3, [sp, #16]
 8007818:	3301      	adds	r3, #1
 800781a:	9304      	str	r3, [sp, #16]
 800781c:	9b05      	ldr	r3, [sp, #20]
 800781e:	3301      	adds	r3, #1
 8007820:	9305      	str	r3, [sp, #20]
 8007822:	f04f 0801 	mov.w	r8, #1
 8007826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007828:	2b00      	cmp	r3, #0
 800782a:	f47f af6a 	bne.w	8007702 <_dtoa_r+0x7ca>
 800782e:	2001      	movs	r0, #1
 8007830:	e76f      	b.n	8007712 <_dtoa_r+0x7da>
 8007832:	f04f 0800 	mov.w	r8, #0
 8007836:	e7f6      	b.n	8007826 <_dtoa_r+0x8ee>
 8007838:	4698      	mov	r8, r3
 800783a:	e7f4      	b.n	8007826 <_dtoa_r+0x8ee>
 800783c:	f43f af7d 	beq.w	800773a <_dtoa_r+0x802>
 8007840:	4618      	mov	r0, r3
 8007842:	301c      	adds	r0, #28
 8007844:	e772      	b.n	800772c <_dtoa_r+0x7f4>
 8007846:	9b03      	ldr	r3, [sp, #12]
 8007848:	2b00      	cmp	r3, #0
 800784a:	dc37      	bgt.n	80078bc <_dtoa_r+0x984>
 800784c:	9b06      	ldr	r3, [sp, #24]
 800784e:	2b02      	cmp	r3, #2
 8007850:	dd34      	ble.n	80078bc <_dtoa_r+0x984>
 8007852:	9b03      	ldr	r3, [sp, #12]
 8007854:	9302      	str	r3, [sp, #8]
 8007856:	9b02      	ldr	r3, [sp, #8]
 8007858:	b96b      	cbnz	r3, 8007876 <_dtoa_r+0x93e>
 800785a:	4631      	mov	r1, r6
 800785c:	2205      	movs	r2, #5
 800785e:	4620      	mov	r0, r4
 8007860:	f000 f9d4 	bl	8007c0c <__multadd>
 8007864:	4601      	mov	r1, r0
 8007866:	4606      	mov	r6, r0
 8007868:	ee18 0a10 	vmov	r0, s16
 800786c:	f000 fbee 	bl	800804c <__mcmp>
 8007870:	2800      	cmp	r0, #0
 8007872:	f73f adbb 	bgt.w	80073ec <_dtoa_r+0x4b4>
 8007876:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007878:	9d01      	ldr	r5, [sp, #4]
 800787a:	43db      	mvns	r3, r3
 800787c:	9300      	str	r3, [sp, #0]
 800787e:	f04f 0800 	mov.w	r8, #0
 8007882:	4631      	mov	r1, r6
 8007884:	4620      	mov	r0, r4
 8007886:	f000 f99f 	bl	8007bc8 <_Bfree>
 800788a:	2f00      	cmp	r7, #0
 800788c:	f43f aea4 	beq.w	80075d8 <_dtoa_r+0x6a0>
 8007890:	f1b8 0f00 	cmp.w	r8, #0
 8007894:	d005      	beq.n	80078a2 <_dtoa_r+0x96a>
 8007896:	45b8      	cmp	r8, r7
 8007898:	d003      	beq.n	80078a2 <_dtoa_r+0x96a>
 800789a:	4641      	mov	r1, r8
 800789c:	4620      	mov	r0, r4
 800789e:	f000 f993 	bl	8007bc8 <_Bfree>
 80078a2:	4639      	mov	r1, r7
 80078a4:	4620      	mov	r0, r4
 80078a6:	f000 f98f 	bl	8007bc8 <_Bfree>
 80078aa:	e695      	b.n	80075d8 <_dtoa_r+0x6a0>
 80078ac:	2600      	movs	r6, #0
 80078ae:	4637      	mov	r7, r6
 80078b0:	e7e1      	b.n	8007876 <_dtoa_r+0x93e>
 80078b2:	9700      	str	r7, [sp, #0]
 80078b4:	4637      	mov	r7, r6
 80078b6:	e599      	b.n	80073ec <_dtoa_r+0x4b4>
 80078b8:	40240000 	.word	0x40240000
 80078bc:	9b08      	ldr	r3, [sp, #32]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	f000 80ca 	beq.w	8007a58 <_dtoa_r+0xb20>
 80078c4:	9b03      	ldr	r3, [sp, #12]
 80078c6:	9302      	str	r3, [sp, #8]
 80078c8:	2d00      	cmp	r5, #0
 80078ca:	dd05      	ble.n	80078d8 <_dtoa_r+0x9a0>
 80078cc:	4639      	mov	r1, r7
 80078ce:	462a      	mov	r2, r5
 80078d0:	4620      	mov	r0, r4
 80078d2:	f000 fb4b 	bl	8007f6c <__lshift>
 80078d6:	4607      	mov	r7, r0
 80078d8:	f1b8 0f00 	cmp.w	r8, #0
 80078dc:	d05b      	beq.n	8007996 <_dtoa_r+0xa5e>
 80078de:	6879      	ldr	r1, [r7, #4]
 80078e0:	4620      	mov	r0, r4
 80078e2:	f000 f931 	bl	8007b48 <_Balloc>
 80078e6:	4605      	mov	r5, r0
 80078e8:	b928      	cbnz	r0, 80078f6 <_dtoa_r+0x9be>
 80078ea:	4b87      	ldr	r3, [pc, #540]	; (8007b08 <_dtoa_r+0xbd0>)
 80078ec:	4602      	mov	r2, r0
 80078ee:	f240 21ea 	movw	r1, #746	; 0x2ea
 80078f2:	f7ff bb3b 	b.w	8006f6c <_dtoa_r+0x34>
 80078f6:	693a      	ldr	r2, [r7, #16]
 80078f8:	3202      	adds	r2, #2
 80078fa:	0092      	lsls	r2, r2, #2
 80078fc:	f107 010c 	add.w	r1, r7, #12
 8007900:	300c      	adds	r0, #12
 8007902:	f000 f913 	bl	8007b2c <memcpy>
 8007906:	2201      	movs	r2, #1
 8007908:	4629      	mov	r1, r5
 800790a:	4620      	mov	r0, r4
 800790c:	f000 fb2e 	bl	8007f6c <__lshift>
 8007910:	9b01      	ldr	r3, [sp, #4]
 8007912:	f103 0901 	add.w	r9, r3, #1
 8007916:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800791a:	4413      	add	r3, r2
 800791c:	9305      	str	r3, [sp, #20]
 800791e:	f00a 0301 	and.w	r3, sl, #1
 8007922:	46b8      	mov	r8, r7
 8007924:	9304      	str	r3, [sp, #16]
 8007926:	4607      	mov	r7, r0
 8007928:	4631      	mov	r1, r6
 800792a:	ee18 0a10 	vmov	r0, s16
 800792e:	f7ff fa75 	bl	8006e1c <quorem>
 8007932:	4641      	mov	r1, r8
 8007934:	9002      	str	r0, [sp, #8]
 8007936:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800793a:	ee18 0a10 	vmov	r0, s16
 800793e:	f000 fb85 	bl	800804c <__mcmp>
 8007942:	463a      	mov	r2, r7
 8007944:	9003      	str	r0, [sp, #12]
 8007946:	4631      	mov	r1, r6
 8007948:	4620      	mov	r0, r4
 800794a:	f000 fb9b 	bl	8008084 <__mdiff>
 800794e:	68c2      	ldr	r2, [r0, #12]
 8007950:	f109 3bff 	add.w	fp, r9, #4294967295
 8007954:	4605      	mov	r5, r0
 8007956:	bb02      	cbnz	r2, 800799a <_dtoa_r+0xa62>
 8007958:	4601      	mov	r1, r0
 800795a:	ee18 0a10 	vmov	r0, s16
 800795e:	f000 fb75 	bl	800804c <__mcmp>
 8007962:	4602      	mov	r2, r0
 8007964:	4629      	mov	r1, r5
 8007966:	4620      	mov	r0, r4
 8007968:	9207      	str	r2, [sp, #28]
 800796a:	f000 f92d 	bl	8007bc8 <_Bfree>
 800796e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8007972:	ea43 0102 	orr.w	r1, r3, r2
 8007976:	9b04      	ldr	r3, [sp, #16]
 8007978:	430b      	orrs	r3, r1
 800797a:	464d      	mov	r5, r9
 800797c:	d10f      	bne.n	800799e <_dtoa_r+0xa66>
 800797e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007982:	d02a      	beq.n	80079da <_dtoa_r+0xaa2>
 8007984:	9b03      	ldr	r3, [sp, #12]
 8007986:	2b00      	cmp	r3, #0
 8007988:	dd02      	ble.n	8007990 <_dtoa_r+0xa58>
 800798a:	9b02      	ldr	r3, [sp, #8]
 800798c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007990:	f88b a000 	strb.w	sl, [fp]
 8007994:	e775      	b.n	8007882 <_dtoa_r+0x94a>
 8007996:	4638      	mov	r0, r7
 8007998:	e7ba      	b.n	8007910 <_dtoa_r+0x9d8>
 800799a:	2201      	movs	r2, #1
 800799c:	e7e2      	b.n	8007964 <_dtoa_r+0xa2c>
 800799e:	9b03      	ldr	r3, [sp, #12]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	db04      	blt.n	80079ae <_dtoa_r+0xa76>
 80079a4:	9906      	ldr	r1, [sp, #24]
 80079a6:	430b      	orrs	r3, r1
 80079a8:	9904      	ldr	r1, [sp, #16]
 80079aa:	430b      	orrs	r3, r1
 80079ac:	d122      	bne.n	80079f4 <_dtoa_r+0xabc>
 80079ae:	2a00      	cmp	r2, #0
 80079b0:	ddee      	ble.n	8007990 <_dtoa_r+0xa58>
 80079b2:	ee18 1a10 	vmov	r1, s16
 80079b6:	2201      	movs	r2, #1
 80079b8:	4620      	mov	r0, r4
 80079ba:	f000 fad7 	bl	8007f6c <__lshift>
 80079be:	4631      	mov	r1, r6
 80079c0:	ee08 0a10 	vmov	s16, r0
 80079c4:	f000 fb42 	bl	800804c <__mcmp>
 80079c8:	2800      	cmp	r0, #0
 80079ca:	dc03      	bgt.n	80079d4 <_dtoa_r+0xa9c>
 80079cc:	d1e0      	bne.n	8007990 <_dtoa_r+0xa58>
 80079ce:	f01a 0f01 	tst.w	sl, #1
 80079d2:	d0dd      	beq.n	8007990 <_dtoa_r+0xa58>
 80079d4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079d8:	d1d7      	bne.n	800798a <_dtoa_r+0xa52>
 80079da:	2339      	movs	r3, #57	; 0x39
 80079dc:	f88b 3000 	strb.w	r3, [fp]
 80079e0:	462b      	mov	r3, r5
 80079e2:	461d      	mov	r5, r3
 80079e4:	3b01      	subs	r3, #1
 80079e6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80079ea:	2a39      	cmp	r2, #57	; 0x39
 80079ec:	d071      	beq.n	8007ad2 <_dtoa_r+0xb9a>
 80079ee:	3201      	adds	r2, #1
 80079f0:	701a      	strb	r2, [r3, #0]
 80079f2:	e746      	b.n	8007882 <_dtoa_r+0x94a>
 80079f4:	2a00      	cmp	r2, #0
 80079f6:	dd07      	ble.n	8007a08 <_dtoa_r+0xad0>
 80079f8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80079fc:	d0ed      	beq.n	80079da <_dtoa_r+0xaa2>
 80079fe:	f10a 0301 	add.w	r3, sl, #1
 8007a02:	f88b 3000 	strb.w	r3, [fp]
 8007a06:	e73c      	b.n	8007882 <_dtoa_r+0x94a>
 8007a08:	9b05      	ldr	r3, [sp, #20]
 8007a0a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8007a0e:	4599      	cmp	r9, r3
 8007a10:	d047      	beq.n	8007aa2 <_dtoa_r+0xb6a>
 8007a12:	ee18 1a10 	vmov	r1, s16
 8007a16:	2300      	movs	r3, #0
 8007a18:	220a      	movs	r2, #10
 8007a1a:	4620      	mov	r0, r4
 8007a1c:	f000 f8f6 	bl	8007c0c <__multadd>
 8007a20:	45b8      	cmp	r8, r7
 8007a22:	ee08 0a10 	vmov	s16, r0
 8007a26:	f04f 0300 	mov.w	r3, #0
 8007a2a:	f04f 020a 	mov.w	r2, #10
 8007a2e:	4641      	mov	r1, r8
 8007a30:	4620      	mov	r0, r4
 8007a32:	d106      	bne.n	8007a42 <_dtoa_r+0xb0a>
 8007a34:	f000 f8ea 	bl	8007c0c <__multadd>
 8007a38:	4680      	mov	r8, r0
 8007a3a:	4607      	mov	r7, r0
 8007a3c:	f109 0901 	add.w	r9, r9, #1
 8007a40:	e772      	b.n	8007928 <_dtoa_r+0x9f0>
 8007a42:	f000 f8e3 	bl	8007c0c <__multadd>
 8007a46:	4639      	mov	r1, r7
 8007a48:	4680      	mov	r8, r0
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	220a      	movs	r2, #10
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f000 f8dc 	bl	8007c0c <__multadd>
 8007a54:	4607      	mov	r7, r0
 8007a56:	e7f1      	b.n	8007a3c <_dtoa_r+0xb04>
 8007a58:	9b03      	ldr	r3, [sp, #12]
 8007a5a:	9302      	str	r3, [sp, #8]
 8007a5c:	9d01      	ldr	r5, [sp, #4]
 8007a5e:	ee18 0a10 	vmov	r0, s16
 8007a62:	4631      	mov	r1, r6
 8007a64:	f7ff f9da 	bl	8006e1c <quorem>
 8007a68:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	f805 ab01 	strb.w	sl, [r5], #1
 8007a72:	1aea      	subs	r2, r5, r3
 8007a74:	9b02      	ldr	r3, [sp, #8]
 8007a76:	4293      	cmp	r3, r2
 8007a78:	dd09      	ble.n	8007a8e <_dtoa_r+0xb56>
 8007a7a:	ee18 1a10 	vmov	r1, s16
 8007a7e:	2300      	movs	r3, #0
 8007a80:	220a      	movs	r2, #10
 8007a82:	4620      	mov	r0, r4
 8007a84:	f000 f8c2 	bl	8007c0c <__multadd>
 8007a88:	ee08 0a10 	vmov	s16, r0
 8007a8c:	e7e7      	b.n	8007a5e <_dtoa_r+0xb26>
 8007a8e:	9b02      	ldr	r3, [sp, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bfc8      	it	gt
 8007a94:	461d      	movgt	r5, r3
 8007a96:	9b01      	ldr	r3, [sp, #4]
 8007a98:	bfd8      	it	le
 8007a9a:	2501      	movle	r5, #1
 8007a9c:	441d      	add	r5, r3
 8007a9e:	f04f 0800 	mov.w	r8, #0
 8007aa2:	ee18 1a10 	vmov	r1, s16
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	4620      	mov	r0, r4
 8007aaa:	f000 fa5f 	bl	8007f6c <__lshift>
 8007aae:	4631      	mov	r1, r6
 8007ab0:	ee08 0a10 	vmov	s16, r0
 8007ab4:	f000 faca 	bl	800804c <__mcmp>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	dc91      	bgt.n	80079e0 <_dtoa_r+0xaa8>
 8007abc:	d102      	bne.n	8007ac4 <_dtoa_r+0xb8c>
 8007abe:	f01a 0f01 	tst.w	sl, #1
 8007ac2:	d18d      	bne.n	80079e0 <_dtoa_r+0xaa8>
 8007ac4:	462b      	mov	r3, r5
 8007ac6:	461d      	mov	r5, r3
 8007ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007acc:	2a30      	cmp	r2, #48	; 0x30
 8007ace:	d0fa      	beq.n	8007ac6 <_dtoa_r+0xb8e>
 8007ad0:	e6d7      	b.n	8007882 <_dtoa_r+0x94a>
 8007ad2:	9a01      	ldr	r2, [sp, #4]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d184      	bne.n	80079e2 <_dtoa_r+0xaaa>
 8007ad8:	9b00      	ldr	r3, [sp, #0]
 8007ada:	3301      	adds	r3, #1
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	2331      	movs	r3, #49	; 0x31
 8007ae0:	7013      	strb	r3, [r2, #0]
 8007ae2:	e6ce      	b.n	8007882 <_dtoa_r+0x94a>
 8007ae4:	4b09      	ldr	r3, [pc, #36]	; (8007b0c <_dtoa_r+0xbd4>)
 8007ae6:	f7ff ba95 	b.w	8007014 <_dtoa_r+0xdc>
 8007aea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	f47f aa6e 	bne.w	8006fce <_dtoa_r+0x96>
 8007af2:	4b07      	ldr	r3, [pc, #28]	; (8007b10 <_dtoa_r+0xbd8>)
 8007af4:	f7ff ba8e 	b.w	8007014 <_dtoa_r+0xdc>
 8007af8:	9b02      	ldr	r3, [sp, #8]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	dcae      	bgt.n	8007a5c <_dtoa_r+0xb24>
 8007afe:	9b06      	ldr	r3, [sp, #24]
 8007b00:	2b02      	cmp	r3, #2
 8007b02:	f73f aea8 	bgt.w	8007856 <_dtoa_r+0x91e>
 8007b06:	e7a9      	b.n	8007a5c <_dtoa_r+0xb24>
 8007b08:	080094df 	.word	0x080094df
 8007b0c:	0800943c 	.word	0x0800943c
 8007b10:	08009460 	.word	0x08009460

08007b14 <_localeconv_r>:
 8007b14:	4800      	ldr	r0, [pc, #0]	; (8007b18 <_localeconv_r+0x4>)
 8007b16:	4770      	bx	lr
 8007b18:	20000164 	.word	0x20000164

08007b1c <malloc>:
 8007b1c:	4b02      	ldr	r3, [pc, #8]	; (8007b28 <malloc+0xc>)
 8007b1e:	4601      	mov	r1, r0
 8007b20:	6818      	ldr	r0, [r3, #0]
 8007b22:	f000 bc17 	b.w	8008354 <_malloc_r>
 8007b26:	bf00      	nop
 8007b28:	20000010 	.word	0x20000010

08007b2c <memcpy>:
 8007b2c:	440a      	add	r2, r1
 8007b2e:	4291      	cmp	r1, r2
 8007b30:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b34:	d100      	bne.n	8007b38 <memcpy+0xc>
 8007b36:	4770      	bx	lr
 8007b38:	b510      	push	{r4, lr}
 8007b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b42:	4291      	cmp	r1, r2
 8007b44:	d1f9      	bne.n	8007b3a <memcpy+0xe>
 8007b46:	bd10      	pop	{r4, pc}

08007b48 <_Balloc>:
 8007b48:	b570      	push	{r4, r5, r6, lr}
 8007b4a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007b4c:	4604      	mov	r4, r0
 8007b4e:	460d      	mov	r5, r1
 8007b50:	b976      	cbnz	r6, 8007b70 <_Balloc+0x28>
 8007b52:	2010      	movs	r0, #16
 8007b54:	f7ff ffe2 	bl	8007b1c <malloc>
 8007b58:	4602      	mov	r2, r0
 8007b5a:	6260      	str	r0, [r4, #36]	; 0x24
 8007b5c:	b920      	cbnz	r0, 8007b68 <_Balloc+0x20>
 8007b5e:	4b18      	ldr	r3, [pc, #96]	; (8007bc0 <_Balloc+0x78>)
 8007b60:	4818      	ldr	r0, [pc, #96]	; (8007bc4 <_Balloc+0x7c>)
 8007b62:	2166      	movs	r1, #102	; 0x66
 8007b64:	f000 fdd6 	bl	8008714 <__assert_func>
 8007b68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007b6c:	6006      	str	r6, [r0, #0]
 8007b6e:	60c6      	str	r6, [r0, #12]
 8007b70:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007b72:	68f3      	ldr	r3, [r6, #12]
 8007b74:	b183      	cbz	r3, 8007b98 <_Balloc+0x50>
 8007b76:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b78:	68db      	ldr	r3, [r3, #12]
 8007b7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007b7e:	b9b8      	cbnz	r0, 8007bb0 <_Balloc+0x68>
 8007b80:	2101      	movs	r1, #1
 8007b82:	fa01 f605 	lsl.w	r6, r1, r5
 8007b86:	1d72      	adds	r2, r6, #5
 8007b88:	0092      	lsls	r2, r2, #2
 8007b8a:	4620      	mov	r0, r4
 8007b8c:	f000 fb60 	bl	8008250 <_calloc_r>
 8007b90:	b160      	cbz	r0, 8007bac <_Balloc+0x64>
 8007b92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007b96:	e00e      	b.n	8007bb6 <_Balloc+0x6e>
 8007b98:	2221      	movs	r2, #33	; 0x21
 8007b9a:	2104      	movs	r1, #4
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	f000 fb57 	bl	8008250 <_calloc_r>
 8007ba2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ba4:	60f0      	str	r0, [r6, #12]
 8007ba6:	68db      	ldr	r3, [r3, #12]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d1e4      	bne.n	8007b76 <_Balloc+0x2e>
 8007bac:	2000      	movs	r0, #0
 8007bae:	bd70      	pop	{r4, r5, r6, pc}
 8007bb0:	6802      	ldr	r2, [r0, #0]
 8007bb2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007bbc:	e7f7      	b.n	8007bae <_Balloc+0x66>
 8007bbe:	bf00      	nop
 8007bc0:	0800946d 	.word	0x0800946d
 8007bc4:	080094f0 	.word	0x080094f0

08007bc8 <_Bfree>:
 8007bc8:	b570      	push	{r4, r5, r6, lr}
 8007bca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007bcc:	4605      	mov	r5, r0
 8007bce:	460c      	mov	r4, r1
 8007bd0:	b976      	cbnz	r6, 8007bf0 <_Bfree+0x28>
 8007bd2:	2010      	movs	r0, #16
 8007bd4:	f7ff ffa2 	bl	8007b1c <malloc>
 8007bd8:	4602      	mov	r2, r0
 8007bda:	6268      	str	r0, [r5, #36]	; 0x24
 8007bdc:	b920      	cbnz	r0, 8007be8 <_Bfree+0x20>
 8007bde:	4b09      	ldr	r3, [pc, #36]	; (8007c04 <_Bfree+0x3c>)
 8007be0:	4809      	ldr	r0, [pc, #36]	; (8007c08 <_Bfree+0x40>)
 8007be2:	218a      	movs	r1, #138	; 0x8a
 8007be4:	f000 fd96 	bl	8008714 <__assert_func>
 8007be8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007bec:	6006      	str	r6, [r0, #0]
 8007bee:	60c6      	str	r6, [r0, #12]
 8007bf0:	b13c      	cbz	r4, 8007c02 <_Bfree+0x3a>
 8007bf2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007bf4:	6862      	ldr	r2, [r4, #4]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007bfc:	6021      	str	r1, [r4, #0]
 8007bfe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007c02:	bd70      	pop	{r4, r5, r6, pc}
 8007c04:	0800946d 	.word	0x0800946d
 8007c08:	080094f0 	.word	0x080094f0

08007c0c <__multadd>:
 8007c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c10:	690d      	ldr	r5, [r1, #16]
 8007c12:	4607      	mov	r7, r0
 8007c14:	460c      	mov	r4, r1
 8007c16:	461e      	mov	r6, r3
 8007c18:	f101 0c14 	add.w	ip, r1, #20
 8007c1c:	2000      	movs	r0, #0
 8007c1e:	f8dc 3000 	ldr.w	r3, [ip]
 8007c22:	b299      	uxth	r1, r3
 8007c24:	fb02 6101 	mla	r1, r2, r1, r6
 8007c28:	0c1e      	lsrs	r6, r3, #16
 8007c2a:	0c0b      	lsrs	r3, r1, #16
 8007c2c:	fb02 3306 	mla	r3, r2, r6, r3
 8007c30:	b289      	uxth	r1, r1
 8007c32:	3001      	adds	r0, #1
 8007c34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007c38:	4285      	cmp	r5, r0
 8007c3a:	f84c 1b04 	str.w	r1, [ip], #4
 8007c3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007c42:	dcec      	bgt.n	8007c1e <__multadd+0x12>
 8007c44:	b30e      	cbz	r6, 8007c8a <__multadd+0x7e>
 8007c46:	68a3      	ldr	r3, [r4, #8]
 8007c48:	42ab      	cmp	r3, r5
 8007c4a:	dc19      	bgt.n	8007c80 <__multadd+0x74>
 8007c4c:	6861      	ldr	r1, [r4, #4]
 8007c4e:	4638      	mov	r0, r7
 8007c50:	3101      	adds	r1, #1
 8007c52:	f7ff ff79 	bl	8007b48 <_Balloc>
 8007c56:	4680      	mov	r8, r0
 8007c58:	b928      	cbnz	r0, 8007c66 <__multadd+0x5a>
 8007c5a:	4602      	mov	r2, r0
 8007c5c:	4b0c      	ldr	r3, [pc, #48]	; (8007c90 <__multadd+0x84>)
 8007c5e:	480d      	ldr	r0, [pc, #52]	; (8007c94 <__multadd+0x88>)
 8007c60:	21b5      	movs	r1, #181	; 0xb5
 8007c62:	f000 fd57 	bl	8008714 <__assert_func>
 8007c66:	6922      	ldr	r2, [r4, #16]
 8007c68:	3202      	adds	r2, #2
 8007c6a:	f104 010c 	add.w	r1, r4, #12
 8007c6e:	0092      	lsls	r2, r2, #2
 8007c70:	300c      	adds	r0, #12
 8007c72:	f7ff ff5b 	bl	8007b2c <memcpy>
 8007c76:	4621      	mov	r1, r4
 8007c78:	4638      	mov	r0, r7
 8007c7a:	f7ff ffa5 	bl	8007bc8 <_Bfree>
 8007c7e:	4644      	mov	r4, r8
 8007c80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007c84:	3501      	adds	r5, #1
 8007c86:	615e      	str	r6, [r3, #20]
 8007c88:	6125      	str	r5, [r4, #16]
 8007c8a:	4620      	mov	r0, r4
 8007c8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007c90:	080094df 	.word	0x080094df
 8007c94:	080094f0 	.word	0x080094f0

08007c98 <__hi0bits>:
 8007c98:	0c03      	lsrs	r3, r0, #16
 8007c9a:	041b      	lsls	r3, r3, #16
 8007c9c:	b9d3      	cbnz	r3, 8007cd4 <__hi0bits+0x3c>
 8007c9e:	0400      	lsls	r0, r0, #16
 8007ca0:	2310      	movs	r3, #16
 8007ca2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007ca6:	bf04      	itt	eq
 8007ca8:	0200      	lsleq	r0, r0, #8
 8007caa:	3308      	addeq	r3, #8
 8007cac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007cb0:	bf04      	itt	eq
 8007cb2:	0100      	lsleq	r0, r0, #4
 8007cb4:	3304      	addeq	r3, #4
 8007cb6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007cba:	bf04      	itt	eq
 8007cbc:	0080      	lsleq	r0, r0, #2
 8007cbe:	3302      	addeq	r3, #2
 8007cc0:	2800      	cmp	r0, #0
 8007cc2:	db05      	blt.n	8007cd0 <__hi0bits+0x38>
 8007cc4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007cc8:	f103 0301 	add.w	r3, r3, #1
 8007ccc:	bf08      	it	eq
 8007cce:	2320      	moveq	r3, #32
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	4770      	bx	lr
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e7e4      	b.n	8007ca2 <__hi0bits+0xa>

08007cd8 <__lo0bits>:
 8007cd8:	6803      	ldr	r3, [r0, #0]
 8007cda:	f013 0207 	ands.w	r2, r3, #7
 8007cde:	4601      	mov	r1, r0
 8007ce0:	d00b      	beq.n	8007cfa <__lo0bits+0x22>
 8007ce2:	07da      	lsls	r2, r3, #31
 8007ce4:	d423      	bmi.n	8007d2e <__lo0bits+0x56>
 8007ce6:	0798      	lsls	r0, r3, #30
 8007ce8:	bf49      	itett	mi
 8007cea:	085b      	lsrmi	r3, r3, #1
 8007cec:	089b      	lsrpl	r3, r3, #2
 8007cee:	2001      	movmi	r0, #1
 8007cf0:	600b      	strmi	r3, [r1, #0]
 8007cf2:	bf5c      	itt	pl
 8007cf4:	600b      	strpl	r3, [r1, #0]
 8007cf6:	2002      	movpl	r0, #2
 8007cf8:	4770      	bx	lr
 8007cfa:	b298      	uxth	r0, r3
 8007cfc:	b9a8      	cbnz	r0, 8007d2a <__lo0bits+0x52>
 8007cfe:	0c1b      	lsrs	r3, r3, #16
 8007d00:	2010      	movs	r0, #16
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	b90a      	cbnz	r2, 8007d0a <__lo0bits+0x32>
 8007d06:	3008      	adds	r0, #8
 8007d08:	0a1b      	lsrs	r3, r3, #8
 8007d0a:	071a      	lsls	r2, r3, #28
 8007d0c:	bf04      	itt	eq
 8007d0e:	091b      	lsreq	r3, r3, #4
 8007d10:	3004      	addeq	r0, #4
 8007d12:	079a      	lsls	r2, r3, #30
 8007d14:	bf04      	itt	eq
 8007d16:	089b      	lsreq	r3, r3, #2
 8007d18:	3002      	addeq	r0, #2
 8007d1a:	07da      	lsls	r2, r3, #31
 8007d1c:	d403      	bmi.n	8007d26 <__lo0bits+0x4e>
 8007d1e:	085b      	lsrs	r3, r3, #1
 8007d20:	f100 0001 	add.w	r0, r0, #1
 8007d24:	d005      	beq.n	8007d32 <__lo0bits+0x5a>
 8007d26:	600b      	str	r3, [r1, #0]
 8007d28:	4770      	bx	lr
 8007d2a:	4610      	mov	r0, r2
 8007d2c:	e7e9      	b.n	8007d02 <__lo0bits+0x2a>
 8007d2e:	2000      	movs	r0, #0
 8007d30:	4770      	bx	lr
 8007d32:	2020      	movs	r0, #32
 8007d34:	4770      	bx	lr
	...

08007d38 <__i2b>:
 8007d38:	b510      	push	{r4, lr}
 8007d3a:	460c      	mov	r4, r1
 8007d3c:	2101      	movs	r1, #1
 8007d3e:	f7ff ff03 	bl	8007b48 <_Balloc>
 8007d42:	4602      	mov	r2, r0
 8007d44:	b928      	cbnz	r0, 8007d52 <__i2b+0x1a>
 8007d46:	4b05      	ldr	r3, [pc, #20]	; (8007d5c <__i2b+0x24>)
 8007d48:	4805      	ldr	r0, [pc, #20]	; (8007d60 <__i2b+0x28>)
 8007d4a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007d4e:	f000 fce1 	bl	8008714 <__assert_func>
 8007d52:	2301      	movs	r3, #1
 8007d54:	6144      	str	r4, [r0, #20]
 8007d56:	6103      	str	r3, [r0, #16]
 8007d58:	bd10      	pop	{r4, pc}
 8007d5a:	bf00      	nop
 8007d5c:	080094df 	.word	0x080094df
 8007d60:	080094f0 	.word	0x080094f0

08007d64 <__multiply>:
 8007d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d68:	4691      	mov	r9, r2
 8007d6a:	690a      	ldr	r2, [r1, #16]
 8007d6c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	bfb8      	it	lt
 8007d74:	460b      	movlt	r3, r1
 8007d76:	460c      	mov	r4, r1
 8007d78:	bfbc      	itt	lt
 8007d7a:	464c      	movlt	r4, r9
 8007d7c:	4699      	movlt	r9, r3
 8007d7e:	6927      	ldr	r7, [r4, #16]
 8007d80:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007d84:	68a3      	ldr	r3, [r4, #8]
 8007d86:	6861      	ldr	r1, [r4, #4]
 8007d88:	eb07 060a 	add.w	r6, r7, sl
 8007d8c:	42b3      	cmp	r3, r6
 8007d8e:	b085      	sub	sp, #20
 8007d90:	bfb8      	it	lt
 8007d92:	3101      	addlt	r1, #1
 8007d94:	f7ff fed8 	bl	8007b48 <_Balloc>
 8007d98:	b930      	cbnz	r0, 8007da8 <__multiply+0x44>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	4b44      	ldr	r3, [pc, #272]	; (8007eb0 <__multiply+0x14c>)
 8007d9e:	4845      	ldr	r0, [pc, #276]	; (8007eb4 <__multiply+0x150>)
 8007da0:	f240 115d 	movw	r1, #349	; 0x15d
 8007da4:	f000 fcb6 	bl	8008714 <__assert_func>
 8007da8:	f100 0514 	add.w	r5, r0, #20
 8007dac:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007db0:	462b      	mov	r3, r5
 8007db2:	2200      	movs	r2, #0
 8007db4:	4543      	cmp	r3, r8
 8007db6:	d321      	bcc.n	8007dfc <__multiply+0x98>
 8007db8:	f104 0314 	add.w	r3, r4, #20
 8007dbc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007dc0:	f109 0314 	add.w	r3, r9, #20
 8007dc4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007dc8:	9202      	str	r2, [sp, #8]
 8007dca:	1b3a      	subs	r2, r7, r4
 8007dcc:	3a15      	subs	r2, #21
 8007dce:	f022 0203 	bic.w	r2, r2, #3
 8007dd2:	3204      	adds	r2, #4
 8007dd4:	f104 0115 	add.w	r1, r4, #21
 8007dd8:	428f      	cmp	r7, r1
 8007dda:	bf38      	it	cc
 8007ddc:	2204      	movcc	r2, #4
 8007dde:	9201      	str	r2, [sp, #4]
 8007de0:	9a02      	ldr	r2, [sp, #8]
 8007de2:	9303      	str	r3, [sp, #12]
 8007de4:	429a      	cmp	r2, r3
 8007de6:	d80c      	bhi.n	8007e02 <__multiply+0x9e>
 8007de8:	2e00      	cmp	r6, #0
 8007dea:	dd03      	ble.n	8007df4 <__multiply+0x90>
 8007dec:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d05a      	beq.n	8007eaa <__multiply+0x146>
 8007df4:	6106      	str	r6, [r0, #16]
 8007df6:	b005      	add	sp, #20
 8007df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dfc:	f843 2b04 	str.w	r2, [r3], #4
 8007e00:	e7d8      	b.n	8007db4 <__multiply+0x50>
 8007e02:	f8b3 a000 	ldrh.w	sl, [r3]
 8007e06:	f1ba 0f00 	cmp.w	sl, #0
 8007e0a:	d024      	beq.n	8007e56 <__multiply+0xf2>
 8007e0c:	f104 0e14 	add.w	lr, r4, #20
 8007e10:	46a9      	mov	r9, r5
 8007e12:	f04f 0c00 	mov.w	ip, #0
 8007e16:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007e1a:	f8d9 1000 	ldr.w	r1, [r9]
 8007e1e:	fa1f fb82 	uxth.w	fp, r2
 8007e22:	b289      	uxth	r1, r1
 8007e24:	fb0a 110b 	mla	r1, sl, fp, r1
 8007e28:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007e2c:	f8d9 2000 	ldr.w	r2, [r9]
 8007e30:	4461      	add	r1, ip
 8007e32:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e36:	fb0a c20b 	mla	r2, sl, fp, ip
 8007e3a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007e3e:	b289      	uxth	r1, r1
 8007e40:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007e44:	4577      	cmp	r7, lr
 8007e46:	f849 1b04 	str.w	r1, [r9], #4
 8007e4a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007e4e:	d8e2      	bhi.n	8007e16 <__multiply+0xb2>
 8007e50:	9a01      	ldr	r2, [sp, #4]
 8007e52:	f845 c002 	str.w	ip, [r5, r2]
 8007e56:	9a03      	ldr	r2, [sp, #12]
 8007e58:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007e5c:	3304      	adds	r3, #4
 8007e5e:	f1b9 0f00 	cmp.w	r9, #0
 8007e62:	d020      	beq.n	8007ea6 <__multiply+0x142>
 8007e64:	6829      	ldr	r1, [r5, #0]
 8007e66:	f104 0c14 	add.w	ip, r4, #20
 8007e6a:	46ae      	mov	lr, r5
 8007e6c:	f04f 0a00 	mov.w	sl, #0
 8007e70:	f8bc b000 	ldrh.w	fp, [ip]
 8007e74:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007e78:	fb09 220b 	mla	r2, r9, fp, r2
 8007e7c:	4492      	add	sl, r2
 8007e7e:	b289      	uxth	r1, r1
 8007e80:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007e84:	f84e 1b04 	str.w	r1, [lr], #4
 8007e88:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007e8c:	f8be 1000 	ldrh.w	r1, [lr]
 8007e90:	0c12      	lsrs	r2, r2, #16
 8007e92:	fb09 1102 	mla	r1, r9, r2, r1
 8007e96:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007e9a:	4567      	cmp	r7, ip
 8007e9c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007ea0:	d8e6      	bhi.n	8007e70 <__multiply+0x10c>
 8007ea2:	9a01      	ldr	r2, [sp, #4]
 8007ea4:	50a9      	str	r1, [r5, r2]
 8007ea6:	3504      	adds	r5, #4
 8007ea8:	e79a      	b.n	8007de0 <__multiply+0x7c>
 8007eaa:	3e01      	subs	r6, #1
 8007eac:	e79c      	b.n	8007de8 <__multiply+0x84>
 8007eae:	bf00      	nop
 8007eb0:	080094df 	.word	0x080094df
 8007eb4:	080094f0 	.word	0x080094f0

08007eb8 <__pow5mult>:
 8007eb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ebc:	4615      	mov	r5, r2
 8007ebe:	f012 0203 	ands.w	r2, r2, #3
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	460f      	mov	r7, r1
 8007ec6:	d007      	beq.n	8007ed8 <__pow5mult+0x20>
 8007ec8:	4c25      	ldr	r4, [pc, #148]	; (8007f60 <__pow5mult+0xa8>)
 8007eca:	3a01      	subs	r2, #1
 8007ecc:	2300      	movs	r3, #0
 8007ece:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ed2:	f7ff fe9b 	bl	8007c0c <__multadd>
 8007ed6:	4607      	mov	r7, r0
 8007ed8:	10ad      	asrs	r5, r5, #2
 8007eda:	d03d      	beq.n	8007f58 <__pow5mult+0xa0>
 8007edc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ede:	b97c      	cbnz	r4, 8007f00 <__pow5mult+0x48>
 8007ee0:	2010      	movs	r0, #16
 8007ee2:	f7ff fe1b 	bl	8007b1c <malloc>
 8007ee6:	4602      	mov	r2, r0
 8007ee8:	6270      	str	r0, [r6, #36]	; 0x24
 8007eea:	b928      	cbnz	r0, 8007ef8 <__pow5mult+0x40>
 8007eec:	4b1d      	ldr	r3, [pc, #116]	; (8007f64 <__pow5mult+0xac>)
 8007eee:	481e      	ldr	r0, [pc, #120]	; (8007f68 <__pow5mult+0xb0>)
 8007ef0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007ef4:	f000 fc0e 	bl	8008714 <__assert_func>
 8007ef8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007efc:	6004      	str	r4, [r0, #0]
 8007efe:	60c4      	str	r4, [r0, #12]
 8007f00:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f04:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f08:	b94c      	cbnz	r4, 8007f1e <__pow5mult+0x66>
 8007f0a:	f240 2171 	movw	r1, #625	; 0x271
 8007f0e:	4630      	mov	r0, r6
 8007f10:	f7ff ff12 	bl	8007d38 <__i2b>
 8007f14:	2300      	movs	r3, #0
 8007f16:	f8c8 0008 	str.w	r0, [r8, #8]
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	6003      	str	r3, [r0, #0]
 8007f1e:	f04f 0900 	mov.w	r9, #0
 8007f22:	07eb      	lsls	r3, r5, #31
 8007f24:	d50a      	bpl.n	8007f3c <__pow5mult+0x84>
 8007f26:	4639      	mov	r1, r7
 8007f28:	4622      	mov	r2, r4
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	f7ff ff1a 	bl	8007d64 <__multiply>
 8007f30:	4639      	mov	r1, r7
 8007f32:	4680      	mov	r8, r0
 8007f34:	4630      	mov	r0, r6
 8007f36:	f7ff fe47 	bl	8007bc8 <_Bfree>
 8007f3a:	4647      	mov	r7, r8
 8007f3c:	106d      	asrs	r5, r5, #1
 8007f3e:	d00b      	beq.n	8007f58 <__pow5mult+0xa0>
 8007f40:	6820      	ldr	r0, [r4, #0]
 8007f42:	b938      	cbnz	r0, 8007f54 <__pow5mult+0x9c>
 8007f44:	4622      	mov	r2, r4
 8007f46:	4621      	mov	r1, r4
 8007f48:	4630      	mov	r0, r6
 8007f4a:	f7ff ff0b 	bl	8007d64 <__multiply>
 8007f4e:	6020      	str	r0, [r4, #0]
 8007f50:	f8c0 9000 	str.w	r9, [r0]
 8007f54:	4604      	mov	r4, r0
 8007f56:	e7e4      	b.n	8007f22 <__pow5mult+0x6a>
 8007f58:	4638      	mov	r0, r7
 8007f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f5e:	bf00      	nop
 8007f60:	08009640 	.word	0x08009640
 8007f64:	0800946d 	.word	0x0800946d
 8007f68:	080094f0 	.word	0x080094f0

08007f6c <__lshift>:
 8007f6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f70:	460c      	mov	r4, r1
 8007f72:	6849      	ldr	r1, [r1, #4]
 8007f74:	6923      	ldr	r3, [r4, #16]
 8007f76:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007f7a:	68a3      	ldr	r3, [r4, #8]
 8007f7c:	4607      	mov	r7, r0
 8007f7e:	4691      	mov	r9, r2
 8007f80:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007f84:	f108 0601 	add.w	r6, r8, #1
 8007f88:	42b3      	cmp	r3, r6
 8007f8a:	db0b      	blt.n	8007fa4 <__lshift+0x38>
 8007f8c:	4638      	mov	r0, r7
 8007f8e:	f7ff fddb 	bl	8007b48 <_Balloc>
 8007f92:	4605      	mov	r5, r0
 8007f94:	b948      	cbnz	r0, 8007faa <__lshift+0x3e>
 8007f96:	4602      	mov	r2, r0
 8007f98:	4b2a      	ldr	r3, [pc, #168]	; (8008044 <__lshift+0xd8>)
 8007f9a:	482b      	ldr	r0, [pc, #172]	; (8008048 <__lshift+0xdc>)
 8007f9c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007fa0:	f000 fbb8 	bl	8008714 <__assert_func>
 8007fa4:	3101      	adds	r1, #1
 8007fa6:	005b      	lsls	r3, r3, #1
 8007fa8:	e7ee      	b.n	8007f88 <__lshift+0x1c>
 8007faa:	2300      	movs	r3, #0
 8007fac:	f100 0114 	add.w	r1, r0, #20
 8007fb0:	f100 0210 	add.w	r2, r0, #16
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	4553      	cmp	r3, sl
 8007fb8:	db37      	blt.n	800802a <__lshift+0xbe>
 8007fba:	6920      	ldr	r0, [r4, #16]
 8007fbc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007fc0:	f104 0314 	add.w	r3, r4, #20
 8007fc4:	f019 091f 	ands.w	r9, r9, #31
 8007fc8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007fcc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007fd0:	d02f      	beq.n	8008032 <__lshift+0xc6>
 8007fd2:	f1c9 0e20 	rsb	lr, r9, #32
 8007fd6:	468a      	mov	sl, r1
 8007fd8:	f04f 0c00 	mov.w	ip, #0
 8007fdc:	681a      	ldr	r2, [r3, #0]
 8007fde:	fa02 f209 	lsl.w	r2, r2, r9
 8007fe2:	ea42 020c 	orr.w	r2, r2, ip
 8007fe6:	f84a 2b04 	str.w	r2, [sl], #4
 8007fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fee:	4298      	cmp	r0, r3
 8007ff0:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007ff4:	d8f2      	bhi.n	8007fdc <__lshift+0x70>
 8007ff6:	1b03      	subs	r3, r0, r4
 8007ff8:	3b15      	subs	r3, #21
 8007ffa:	f023 0303 	bic.w	r3, r3, #3
 8007ffe:	3304      	adds	r3, #4
 8008000:	f104 0215 	add.w	r2, r4, #21
 8008004:	4290      	cmp	r0, r2
 8008006:	bf38      	it	cc
 8008008:	2304      	movcc	r3, #4
 800800a:	f841 c003 	str.w	ip, [r1, r3]
 800800e:	f1bc 0f00 	cmp.w	ip, #0
 8008012:	d001      	beq.n	8008018 <__lshift+0xac>
 8008014:	f108 0602 	add.w	r6, r8, #2
 8008018:	3e01      	subs	r6, #1
 800801a:	4638      	mov	r0, r7
 800801c:	612e      	str	r6, [r5, #16]
 800801e:	4621      	mov	r1, r4
 8008020:	f7ff fdd2 	bl	8007bc8 <_Bfree>
 8008024:	4628      	mov	r0, r5
 8008026:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800802a:	f842 0f04 	str.w	r0, [r2, #4]!
 800802e:	3301      	adds	r3, #1
 8008030:	e7c1      	b.n	8007fb6 <__lshift+0x4a>
 8008032:	3904      	subs	r1, #4
 8008034:	f853 2b04 	ldr.w	r2, [r3], #4
 8008038:	f841 2f04 	str.w	r2, [r1, #4]!
 800803c:	4298      	cmp	r0, r3
 800803e:	d8f9      	bhi.n	8008034 <__lshift+0xc8>
 8008040:	e7ea      	b.n	8008018 <__lshift+0xac>
 8008042:	bf00      	nop
 8008044:	080094df 	.word	0x080094df
 8008048:	080094f0 	.word	0x080094f0

0800804c <__mcmp>:
 800804c:	b530      	push	{r4, r5, lr}
 800804e:	6902      	ldr	r2, [r0, #16]
 8008050:	690c      	ldr	r4, [r1, #16]
 8008052:	1b12      	subs	r2, r2, r4
 8008054:	d10e      	bne.n	8008074 <__mcmp+0x28>
 8008056:	f100 0314 	add.w	r3, r0, #20
 800805a:	3114      	adds	r1, #20
 800805c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008060:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008064:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008068:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800806c:	42a5      	cmp	r5, r4
 800806e:	d003      	beq.n	8008078 <__mcmp+0x2c>
 8008070:	d305      	bcc.n	800807e <__mcmp+0x32>
 8008072:	2201      	movs	r2, #1
 8008074:	4610      	mov	r0, r2
 8008076:	bd30      	pop	{r4, r5, pc}
 8008078:	4283      	cmp	r3, r0
 800807a:	d3f3      	bcc.n	8008064 <__mcmp+0x18>
 800807c:	e7fa      	b.n	8008074 <__mcmp+0x28>
 800807e:	f04f 32ff 	mov.w	r2, #4294967295
 8008082:	e7f7      	b.n	8008074 <__mcmp+0x28>

08008084 <__mdiff>:
 8008084:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008088:	460c      	mov	r4, r1
 800808a:	4606      	mov	r6, r0
 800808c:	4611      	mov	r1, r2
 800808e:	4620      	mov	r0, r4
 8008090:	4690      	mov	r8, r2
 8008092:	f7ff ffdb 	bl	800804c <__mcmp>
 8008096:	1e05      	subs	r5, r0, #0
 8008098:	d110      	bne.n	80080bc <__mdiff+0x38>
 800809a:	4629      	mov	r1, r5
 800809c:	4630      	mov	r0, r6
 800809e:	f7ff fd53 	bl	8007b48 <_Balloc>
 80080a2:	b930      	cbnz	r0, 80080b2 <__mdiff+0x2e>
 80080a4:	4b3a      	ldr	r3, [pc, #232]	; (8008190 <__mdiff+0x10c>)
 80080a6:	4602      	mov	r2, r0
 80080a8:	f240 2132 	movw	r1, #562	; 0x232
 80080ac:	4839      	ldr	r0, [pc, #228]	; (8008194 <__mdiff+0x110>)
 80080ae:	f000 fb31 	bl	8008714 <__assert_func>
 80080b2:	2301      	movs	r3, #1
 80080b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80080b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080bc:	bfa4      	itt	ge
 80080be:	4643      	movge	r3, r8
 80080c0:	46a0      	movge	r8, r4
 80080c2:	4630      	mov	r0, r6
 80080c4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80080c8:	bfa6      	itte	ge
 80080ca:	461c      	movge	r4, r3
 80080cc:	2500      	movge	r5, #0
 80080ce:	2501      	movlt	r5, #1
 80080d0:	f7ff fd3a 	bl	8007b48 <_Balloc>
 80080d4:	b920      	cbnz	r0, 80080e0 <__mdiff+0x5c>
 80080d6:	4b2e      	ldr	r3, [pc, #184]	; (8008190 <__mdiff+0x10c>)
 80080d8:	4602      	mov	r2, r0
 80080da:	f44f 7110 	mov.w	r1, #576	; 0x240
 80080de:	e7e5      	b.n	80080ac <__mdiff+0x28>
 80080e0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80080e4:	6926      	ldr	r6, [r4, #16]
 80080e6:	60c5      	str	r5, [r0, #12]
 80080e8:	f104 0914 	add.w	r9, r4, #20
 80080ec:	f108 0514 	add.w	r5, r8, #20
 80080f0:	f100 0e14 	add.w	lr, r0, #20
 80080f4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80080f8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80080fc:	f108 0210 	add.w	r2, r8, #16
 8008100:	46f2      	mov	sl, lr
 8008102:	2100      	movs	r1, #0
 8008104:	f859 3b04 	ldr.w	r3, [r9], #4
 8008108:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800810c:	fa1f f883 	uxth.w	r8, r3
 8008110:	fa11 f18b 	uxtah	r1, r1, fp
 8008114:	0c1b      	lsrs	r3, r3, #16
 8008116:	eba1 0808 	sub.w	r8, r1, r8
 800811a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800811e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008122:	fa1f f888 	uxth.w	r8, r8
 8008126:	1419      	asrs	r1, r3, #16
 8008128:	454e      	cmp	r6, r9
 800812a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800812e:	f84a 3b04 	str.w	r3, [sl], #4
 8008132:	d8e7      	bhi.n	8008104 <__mdiff+0x80>
 8008134:	1b33      	subs	r3, r6, r4
 8008136:	3b15      	subs	r3, #21
 8008138:	f023 0303 	bic.w	r3, r3, #3
 800813c:	3304      	adds	r3, #4
 800813e:	3415      	adds	r4, #21
 8008140:	42a6      	cmp	r6, r4
 8008142:	bf38      	it	cc
 8008144:	2304      	movcc	r3, #4
 8008146:	441d      	add	r5, r3
 8008148:	4473      	add	r3, lr
 800814a:	469e      	mov	lr, r3
 800814c:	462e      	mov	r6, r5
 800814e:	4566      	cmp	r6, ip
 8008150:	d30e      	bcc.n	8008170 <__mdiff+0xec>
 8008152:	f10c 0203 	add.w	r2, ip, #3
 8008156:	1b52      	subs	r2, r2, r5
 8008158:	f022 0203 	bic.w	r2, r2, #3
 800815c:	3d03      	subs	r5, #3
 800815e:	45ac      	cmp	ip, r5
 8008160:	bf38      	it	cc
 8008162:	2200      	movcc	r2, #0
 8008164:	441a      	add	r2, r3
 8008166:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800816a:	b17b      	cbz	r3, 800818c <__mdiff+0x108>
 800816c:	6107      	str	r7, [r0, #16]
 800816e:	e7a3      	b.n	80080b8 <__mdiff+0x34>
 8008170:	f856 8b04 	ldr.w	r8, [r6], #4
 8008174:	fa11 f288 	uxtah	r2, r1, r8
 8008178:	1414      	asrs	r4, r2, #16
 800817a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800817e:	b292      	uxth	r2, r2
 8008180:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008184:	f84e 2b04 	str.w	r2, [lr], #4
 8008188:	1421      	asrs	r1, r4, #16
 800818a:	e7e0      	b.n	800814e <__mdiff+0xca>
 800818c:	3f01      	subs	r7, #1
 800818e:	e7ea      	b.n	8008166 <__mdiff+0xe2>
 8008190:	080094df 	.word	0x080094df
 8008194:	080094f0 	.word	0x080094f0

08008198 <__d2b>:
 8008198:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800819c:	4689      	mov	r9, r1
 800819e:	2101      	movs	r1, #1
 80081a0:	ec57 6b10 	vmov	r6, r7, d0
 80081a4:	4690      	mov	r8, r2
 80081a6:	f7ff fccf 	bl	8007b48 <_Balloc>
 80081aa:	4604      	mov	r4, r0
 80081ac:	b930      	cbnz	r0, 80081bc <__d2b+0x24>
 80081ae:	4602      	mov	r2, r0
 80081b0:	4b25      	ldr	r3, [pc, #148]	; (8008248 <__d2b+0xb0>)
 80081b2:	4826      	ldr	r0, [pc, #152]	; (800824c <__d2b+0xb4>)
 80081b4:	f240 310a 	movw	r1, #778	; 0x30a
 80081b8:	f000 faac 	bl	8008714 <__assert_func>
 80081bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80081c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081c4:	bb35      	cbnz	r5, 8008214 <__d2b+0x7c>
 80081c6:	2e00      	cmp	r6, #0
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	d028      	beq.n	800821e <__d2b+0x86>
 80081cc:	4668      	mov	r0, sp
 80081ce:	9600      	str	r6, [sp, #0]
 80081d0:	f7ff fd82 	bl	8007cd8 <__lo0bits>
 80081d4:	9900      	ldr	r1, [sp, #0]
 80081d6:	b300      	cbz	r0, 800821a <__d2b+0x82>
 80081d8:	9a01      	ldr	r2, [sp, #4]
 80081da:	f1c0 0320 	rsb	r3, r0, #32
 80081de:	fa02 f303 	lsl.w	r3, r2, r3
 80081e2:	430b      	orrs	r3, r1
 80081e4:	40c2      	lsrs	r2, r0
 80081e6:	6163      	str	r3, [r4, #20]
 80081e8:	9201      	str	r2, [sp, #4]
 80081ea:	9b01      	ldr	r3, [sp, #4]
 80081ec:	61a3      	str	r3, [r4, #24]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	bf14      	ite	ne
 80081f2:	2202      	movne	r2, #2
 80081f4:	2201      	moveq	r2, #1
 80081f6:	6122      	str	r2, [r4, #16]
 80081f8:	b1d5      	cbz	r5, 8008230 <__d2b+0x98>
 80081fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80081fe:	4405      	add	r5, r0
 8008200:	f8c9 5000 	str.w	r5, [r9]
 8008204:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008208:	f8c8 0000 	str.w	r0, [r8]
 800820c:	4620      	mov	r0, r4
 800820e:	b003      	add	sp, #12
 8008210:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008214:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008218:	e7d5      	b.n	80081c6 <__d2b+0x2e>
 800821a:	6161      	str	r1, [r4, #20]
 800821c:	e7e5      	b.n	80081ea <__d2b+0x52>
 800821e:	a801      	add	r0, sp, #4
 8008220:	f7ff fd5a 	bl	8007cd8 <__lo0bits>
 8008224:	9b01      	ldr	r3, [sp, #4]
 8008226:	6163      	str	r3, [r4, #20]
 8008228:	2201      	movs	r2, #1
 800822a:	6122      	str	r2, [r4, #16]
 800822c:	3020      	adds	r0, #32
 800822e:	e7e3      	b.n	80081f8 <__d2b+0x60>
 8008230:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008234:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008238:	f8c9 0000 	str.w	r0, [r9]
 800823c:	6918      	ldr	r0, [r3, #16]
 800823e:	f7ff fd2b 	bl	8007c98 <__hi0bits>
 8008242:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008246:	e7df      	b.n	8008208 <__d2b+0x70>
 8008248:	080094df 	.word	0x080094df
 800824c:	080094f0 	.word	0x080094f0

08008250 <_calloc_r>:
 8008250:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008252:	fba1 2402 	umull	r2, r4, r1, r2
 8008256:	b94c      	cbnz	r4, 800826c <_calloc_r+0x1c>
 8008258:	4611      	mov	r1, r2
 800825a:	9201      	str	r2, [sp, #4]
 800825c:	f000 f87a 	bl	8008354 <_malloc_r>
 8008260:	9a01      	ldr	r2, [sp, #4]
 8008262:	4605      	mov	r5, r0
 8008264:	b930      	cbnz	r0, 8008274 <_calloc_r+0x24>
 8008266:	4628      	mov	r0, r5
 8008268:	b003      	add	sp, #12
 800826a:	bd30      	pop	{r4, r5, pc}
 800826c:	220c      	movs	r2, #12
 800826e:	6002      	str	r2, [r0, #0]
 8008270:	2500      	movs	r5, #0
 8008272:	e7f8      	b.n	8008266 <_calloc_r+0x16>
 8008274:	4621      	mov	r1, r4
 8008276:	f7fe f93f 	bl	80064f8 <memset>
 800827a:	e7f4      	b.n	8008266 <_calloc_r+0x16>

0800827c <_free_r>:
 800827c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800827e:	2900      	cmp	r1, #0
 8008280:	d044      	beq.n	800830c <_free_r+0x90>
 8008282:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008286:	9001      	str	r0, [sp, #4]
 8008288:	2b00      	cmp	r3, #0
 800828a:	f1a1 0404 	sub.w	r4, r1, #4
 800828e:	bfb8      	it	lt
 8008290:	18e4      	addlt	r4, r4, r3
 8008292:	f000 fa9b 	bl	80087cc <__malloc_lock>
 8008296:	4a1e      	ldr	r2, [pc, #120]	; (8008310 <_free_r+0x94>)
 8008298:	9801      	ldr	r0, [sp, #4]
 800829a:	6813      	ldr	r3, [r2, #0]
 800829c:	b933      	cbnz	r3, 80082ac <_free_r+0x30>
 800829e:	6063      	str	r3, [r4, #4]
 80082a0:	6014      	str	r4, [r2, #0]
 80082a2:	b003      	add	sp, #12
 80082a4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082a8:	f000 ba96 	b.w	80087d8 <__malloc_unlock>
 80082ac:	42a3      	cmp	r3, r4
 80082ae:	d908      	bls.n	80082c2 <_free_r+0x46>
 80082b0:	6825      	ldr	r5, [r4, #0]
 80082b2:	1961      	adds	r1, r4, r5
 80082b4:	428b      	cmp	r3, r1
 80082b6:	bf01      	itttt	eq
 80082b8:	6819      	ldreq	r1, [r3, #0]
 80082ba:	685b      	ldreq	r3, [r3, #4]
 80082bc:	1949      	addeq	r1, r1, r5
 80082be:	6021      	streq	r1, [r4, #0]
 80082c0:	e7ed      	b.n	800829e <_free_r+0x22>
 80082c2:	461a      	mov	r2, r3
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	b10b      	cbz	r3, 80082cc <_free_r+0x50>
 80082c8:	42a3      	cmp	r3, r4
 80082ca:	d9fa      	bls.n	80082c2 <_free_r+0x46>
 80082cc:	6811      	ldr	r1, [r2, #0]
 80082ce:	1855      	adds	r5, r2, r1
 80082d0:	42a5      	cmp	r5, r4
 80082d2:	d10b      	bne.n	80082ec <_free_r+0x70>
 80082d4:	6824      	ldr	r4, [r4, #0]
 80082d6:	4421      	add	r1, r4
 80082d8:	1854      	adds	r4, r2, r1
 80082da:	42a3      	cmp	r3, r4
 80082dc:	6011      	str	r1, [r2, #0]
 80082de:	d1e0      	bne.n	80082a2 <_free_r+0x26>
 80082e0:	681c      	ldr	r4, [r3, #0]
 80082e2:	685b      	ldr	r3, [r3, #4]
 80082e4:	6053      	str	r3, [r2, #4]
 80082e6:	4421      	add	r1, r4
 80082e8:	6011      	str	r1, [r2, #0]
 80082ea:	e7da      	b.n	80082a2 <_free_r+0x26>
 80082ec:	d902      	bls.n	80082f4 <_free_r+0x78>
 80082ee:	230c      	movs	r3, #12
 80082f0:	6003      	str	r3, [r0, #0]
 80082f2:	e7d6      	b.n	80082a2 <_free_r+0x26>
 80082f4:	6825      	ldr	r5, [r4, #0]
 80082f6:	1961      	adds	r1, r4, r5
 80082f8:	428b      	cmp	r3, r1
 80082fa:	bf04      	itt	eq
 80082fc:	6819      	ldreq	r1, [r3, #0]
 80082fe:	685b      	ldreq	r3, [r3, #4]
 8008300:	6063      	str	r3, [r4, #4]
 8008302:	bf04      	itt	eq
 8008304:	1949      	addeq	r1, r1, r5
 8008306:	6021      	streq	r1, [r4, #0]
 8008308:	6054      	str	r4, [r2, #4]
 800830a:	e7ca      	b.n	80082a2 <_free_r+0x26>
 800830c:	b003      	add	sp, #12
 800830e:	bd30      	pop	{r4, r5, pc}
 8008310:	20000408 	.word	0x20000408

08008314 <sbrk_aligned>:
 8008314:	b570      	push	{r4, r5, r6, lr}
 8008316:	4e0e      	ldr	r6, [pc, #56]	; (8008350 <sbrk_aligned+0x3c>)
 8008318:	460c      	mov	r4, r1
 800831a:	6831      	ldr	r1, [r6, #0]
 800831c:	4605      	mov	r5, r0
 800831e:	b911      	cbnz	r1, 8008326 <sbrk_aligned+0x12>
 8008320:	f000 f9e8 	bl	80086f4 <_sbrk_r>
 8008324:	6030      	str	r0, [r6, #0]
 8008326:	4621      	mov	r1, r4
 8008328:	4628      	mov	r0, r5
 800832a:	f000 f9e3 	bl	80086f4 <_sbrk_r>
 800832e:	1c43      	adds	r3, r0, #1
 8008330:	d00a      	beq.n	8008348 <sbrk_aligned+0x34>
 8008332:	1cc4      	adds	r4, r0, #3
 8008334:	f024 0403 	bic.w	r4, r4, #3
 8008338:	42a0      	cmp	r0, r4
 800833a:	d007      	beq.n	800834c <sbrk_aligned+0x38>
 800833c:	1a21      	subs	r1, r4, r0
 800833e:	4628      	mov	r0, r5
 8008340:	f000 f9d8 	bl	80086f4 <_sbrk_r>
 8008344:	3001      	adds	r0, #1
 8008346:	d101      	bne.n	800834c <sbrk_aligned+0x38>
 8008348:	f04f 34ff 	mov.w	r4, #4294967295
 800834c:	4620      	mov	r0, r4
 800834e:	bd70      	pop	{r4, r5, r6, pc}
 8008350:	2000040c 	.word	0x2000040c

08008354 <_malloc_r>:
 8008354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008358:	1ccd      	adds	r5, r1, #3
 800835a:	f025 0503 	bic.w	r5, r5, #3
 800835e:	3508      	adds	r5, #8
 8008360:	2d0c      	cmp	r5, #12
 8008362:	bf38      	it	cc
 8008364:	250c      	movcc	r5, #12
 8008366:	2d00      	cmp	r5, #0
 8008368:	4607      	mov	r7, r0
 800836a:	db01      	blt.n	8008370 <_malloc_r+0x1c>
 800836c:	42a9      	cmp	r1, r5
 800836e:	d905      	bls.n	800837c <_malloc_r+0x28>
 8008370:	230c      	movs	r3, #12
 8008372:	603b      	str	r3, [r7, #0]
 8008374:	2600      	movs	r6, #0
 8008376:	4630      	mov	r0, r6
 8008378:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800837c:	4e2e      	ldr	r6, [pc, #184]	; (8008438 <_malloc_r+0xe4>)
 800837e:	f000 fa25 	bl	80087cc <__malloc_lock>
 8008382:	6833      	ldr	r3, [r6, #0]
 8008384:	461c      	mov	r4, r3
 8008386:	bb34      	cbnz	r4, 80083d6 <_malloc_r+0x82>
 8008388:	4629      	mov	r1, r5
 800838a:	4638      	mov	r0, r7
 800838c:	f7ff ffc2 	bl	8008314 <sbrk_aligned>
 8008390:	1c43      	adds	r3, r0, #1
 8008392:	4604      	mov	r4, r0
 8008394:	d14d      	bne.n	8008432 <_malloc_r+0xde>
 8008396:	6834      	ldr	r4, [r6, #0]
 8008398:	4626      	mov	r6, r4
 800839a:	2e00      	cmp	r6, #0
 800839c:	d140      	bne.n	8008420 <_malloc_r+0xcc>
 800839e:	6823      	ldr	r3, [r4, #0]
 80083a0:	4631      	mov	r1, r6
 80083a2:	4638      	mov	r0, r7
 80083a4:	eb04 0803 	add.w	r8, r4, r3
 80083a8:	f000 f9a4 	bl	80086f4 <_sbrk_r>
 80083ac:	4580      	cmp	r8, r0
 80083ae:	d13a      	bne.n	8008426 <_malloc_r+0xd2>
 80083b0:	6821      	ldr	r1, [r4, #0]
 80083b2:	3503      	adds	r5, #3
 80083b4:	1a6d      	subs	r5, r5, r1
 80083b6:	f025 0503 	bic.w	r5, r5, #3
 80083ba:	3508      	adds	r5, #8
 80083bc:	2d0c      	cmp	r5, #12
 80083be:	bf38      	it	cc
 80083c0:	250c      	movcc	r5, #12
 80083c2:	4629      	mov	r1, r5
 80083c4:	4638      	mov	r0, r7
 80083c6:	f7ff ffa5 	bl	8008314 <sbrk_aligned>
 80083ca:	3001      	adds	r0, #1
 80083cc:	d02b      	beq.n	8008426 <_malloc_r+0xd2>
 80083ce:	6823      	ldr	r3, [r4, #0]
 80083d0:	442b      	add	r3, r5
 80083d2:	6023      	str	r3, [r4, #0]
 80083d4:	e00e      	b.n	80083f4 <_malloc_r+0xa0>
 80083d6:	6822      	ldr	r2, [r4, #0]
 80083d8:	1b52      	subs	r2, r2, r5
 80083da:	d41e      	bmi.n	800841a <_malloc_r+0xc6>
 80083dc:	2a0b      	cmp	r2, #11
 80083de:	d916      	bls.n	800840e <_malloc_r+0xba>
 80083e0:	1961      	adds	r1, r4, r5
 80083e2:	42a3      	cmp	r3, r4
 80083e4:	6025      	str	r5, [r4, #0]
 80083e6:	bf18      	it	ne
 80083e8:	6059      	strne	r1, [r3, #4]
 80083ea:	6863      	ldr	r3, [r4, #4]
 80083ec:	bf08      	it	eq
 80083ee:	6031      	streq	r1, [r6, #0]
 80083f0:	5162      	str	r2, [r4, r5]
 80083f2:	604b      	str	r3, [r1, #4]
 80083f4:	4638      	mov	r0, r7
 80083f6:	f104 060b 	add.w	r6, r4, #11
 80083fa:	f000 f9ed 	bl	80087d8 <__malloc_unlock>
 80083fe:	f026 0607 	bic.w	r6, r6, #7
 8008402:	1d23      	adds	r3, r4, #4
 8008404:	1af2      	subs	r2, r6, r3
 8008406:	d0b6      	beq.n	8008376 <_malloc_r+0x22>
 8008408:	1b9b      	subs	r3, r3, r6
 800840a:	50a3      	str	r3, [r4, r2]
 800840c:	e7b3      	b.n	8008376 <_malloc_r+0x22>
 800840e:	6862      	ldr	r2, [r4, #4]
 8008410:	42a3      	cmp	r3, r4
 8008412:	bf0c      	ite	eq
 8008414:	6032      	streq	r2, [r6, #0]
 8008416:	605a      	strne	r2, [r3, #4]
 8008418:	e7ec      	b.n	80083f4 <_malloc_r+0xa0>
 800841a:	4623      	mov	r3, r4
 800841c:	6864      	ldr	r4, [r4, #4]
 800841e:	e7b2      	b.n	8008386 <_malloc_r+0x32>
 8008420:	4634      	mov	r4, r6
 8008422:	6876      	ldr	r6, [r6, #4]
 8008424:	e7b9      	b.n	800839a <_malloc_r+0x46>
 8008426:	230c      	movs	r3, #12
 8008428:	603b      	str	r3, [r7, #0]
 800842a:	4638      	mov	r0, r7
 800842c:	f000 f9d4 	bl	80087d8 <__malloc_unlock>
 8008430:	e7a1      	b.n	8008376 <_malloc_r+0x22>
 8008432:	6025      	str	r5, [r4, #0]
 8008434:	e7de      	b.n	80083f4 <_malloc_r+0xa0>
 8008436:	bf00      	nop
 8008438:	20000408 	.word	0x20000408

0800843c <__ssputs_r>:
 800843c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008440:	688e      	ldr	r6, [r1, #8]
 8008442:	429e      	cmp	r6, r3
 8008444:	4682      	mov	sl, r0
 8008446:	460c      	mov	r4, r1
 8008448:	4690      	mov	r8, r2
 800844a:	461f      	mov	r7, r3
 800844c:	d838      	bhi.n	80084c0 <__ssputs_r+0x84>
 800844e:	898a      	ldrh	r2, [r1, #12]
 8008450:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008454:	d032      	beq.n	80084bc <__ssputs_r+0x80>
 8008456:	6825      	ldr	r5, [r4, #0]
 8008458:	6909      	ldr	r1, [r1, #16]
 800845a:	eba5 0901 	sub.w	r9, r5, r1
 800845e:	6965      	ldr	r5, [r4, #20]
 8008460:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008464:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008468:	3301      	adds	r3, #1
 800846a:	444b      	add	r3, r9
 800846c:	106d      	asrs	r5, r5, #1
 800846e:	429d      	cmp	r5, r3
 8008470:	bf38      	it	cc
 8008472:	461d      	movcc	r5, r3
 8008474:	0553      	lsls	r3, r2, #21
 8008476:	d531      	bpl.n	80084dc <__ssputs_r+0xa0>
 8008478:	4629      	mov	r1, r5
 800847a:	f7ff ff6b 	bl	8008354 <_malloc_r>
 800847e:	4606      	mov	r6, r0
 8008480:	b950      	cbnz	r0, 8008498 <__ssputs_r+0x5c>
 8008482:	230c      	movs	r3, #12
 8008484:	f8ca 3000 	str.w	r3, [sl]
 8008488:	89a3      	ldrh	r3, [r4, #12]
 800848a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800848e:	81a3      	strh	r3, [r4, #12]
 8008490:	f04f 30ff 	mov.w	r0, #4294967295
 8008494:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008498:	6921      	ldr	r1, [r4, #16]
 800849a:	464a      	mov	r2, r9
 800849c:	f7ff fb46 	bl	8007b2c <memcpy>
 80084a0:	89a3      	ldrh	r3, [r4, #12]
 80084a2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084aa:	81a3      	strh	r3, [r4, #12]
 80084ac:	6126      	str	r6, [r4, #16]
 80084ae:	6165      	str	r5, [r4, #20]
 80084b0:	444e      	add	r6, r9
 80084b2:	eba5 0509 	sub.w	r5, r5, r9
 80084b6:	6026      	str	r6, [r4, #0]
 80084b8:	60a5      	str	r5, [r4, #8]
 80084ba:	463e      	mov	r6, r7
 80084bc:	42be      	cmp	r6, r7
 80084be:	d900      	bls.n	80084c2 <__ssputs_r+0x86>
 80084c0:	463e      	mov	r6, r7
 80084c2:	6820      	ldr	r0, [r4, #0]
 80084c4:	4632      	mov	r2, r6
 80084c6:	4641      	mov	r1, r8
 80084c8:	f000 f966 	bl	8008798 <memmove>
 80084cc:	68a3      	ldr	r3, [r4, #8]
 80084ce:	1b9b      	subs	r3, r3, r6
 80084d0:	60a3      	str	r3, [r4, #8]
 80084d2:	6823      	ldr	r3, [r4, #0]
 80084d4:	4433      	add	r3, r6
 80084d6:	6023      	str	r3, [r4, #0]
 80084d8:	2000      	movs	r0, #0
 80084da:	e7db      	b.n	8008494 <__ssputs_r+0x58>
 80084dc:	462a      	mov	r2, r5
 80084de:	f000 f981 	bl	80087e4 <_realloc_r>
 80084e2:	4606      	mov	r6, r0
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d1e1      	bne.n	80084ac <__ssputs_r+0x70>
 80084e8:	6921      	ldr	r1, [r4, #16]
 80084ea:	4650      	mov	r0, sl
 80084ec:	f7ff fec6 	bl	800827c <_free_r>
 80084f0:	e7c7      	b.n	8008482 <__ssputs_r+0x46>
	...

080084f4 <_svfiprintf_r>:
 80084f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f8:	4698      	mov	r8, r3
 80084fa:	898b      	ldrh	r3, [r1, #12]
 80084fc:	061b      	lsls	r3, r3, #24
 80084fe:	b09d      	sub	sp, #116	; 0x74
 8008500:	4607      	mov	r7, r0
 8008502:	460d      	mov	r5, r1
 8008504:	4614      	mov	r4, r2
 8008506:	d50e      	bpl.n	8008526 <_svfiprintf_r+0x32>
 8008508:	690b      	ldr	r3, [r1, #16]
 800850a:	b963      	cbnz	r3, 8008526 <_svfiprintf_r+0x32>
 800850c:	2140      	movs	r1, #64	; 0x40
 800850e:	f7ff ff21 	bl	8008354 <_malloc_r>
 8008512:	6028      	str	r0, [r5, #0]
 8008514:	6128      	str	r0, [r5, #16]
 8008516:	b920      	cbnz	r0, 8008522 <_svfiprintf_r+0x2e>
 8008518:	230c      	movs	r3, #12
 800851a:	603b      	str	r3, [r7, #0]
 800851c:	f04f 30ff 	mov.w	r0, #4294967295
 8008520:	e0d1      	b.n	80086c6 <_svfiprintf_r+0x1d2>
 8008522:	2340      	movs	r3, #64	; 0x40
 8008524:	616b      	str	r3, [r5, #20]
 8008526:	2300      	movs	r3, #0
 8008528:	9309      	str	r3, [sp, #36]	; 0x24
 800852a:	2320      	movs	r3, #32
 800852c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008530:	f8cd 800c 	str.w	r8, [sp, #12]
 8008534:	2330      	movs	r3, #48	; 0x30
 8008536:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80086e0 <_svfiprintf_r+0x1ec>
 800853a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800853e:	f04f 0901 	mov.w	r9, #1
 8008542:	4623      	mov	r3, r4
 8008544:	469a      	mov	sl, r3
 8008546:	f813 2b01 	ldrb.w	r2, [r3], #1
 800854a:	b10a      	cbz	r2, 8008550 <_svfiprintf_r+0x5c>
 800854c:	2a25      	cmp	r2, #37	; 0x25
 800854e:	d1f9      	bne.n	8008544 <_svfiprintf_r+0x50>
 8008550:	ebba 0b04 	subs.w	fp, sl, r4
 8008554:	d00b      	beq.n	800856e <_svfiprintf_r+0x7a>
 8008556:	465b      	mov	r3, fp
 8008558:	4622      	mov	r2, r4
 800855a:	4629      	mov	r1, r5
 800855c:	4638      	mov	r0, r7
 800855e:	f7ff ff6d 	bl	800843c <__ssputs_r>
 8008562:	3001      	adds	r0, #1
 8008564:	f000 80aa 	beq.w	80086bc <_svfiprintf_r+0x1c8>
 8008568:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800856a:	445a      	add	r2, fp
 800856c:	9209      	str	r2, [sp, #36]	; 0x24
 800856e:	f89a 3000 	ldrb.w	r3, [sl]
 8008572:	2b00      	cmp	r3, #0
 8008574:	f000 80a2 	beq.w	80086bc <_svfiprintf_r+0x1c8>
 8008578:	2300      	movs	r3, #0
 800857a:	f04f 32ff 	mov.w	r2, #4294967295
 800857e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008582:	f10a 0a01 	add.w	sl, sl, #1
 8008586:	9304      	str	r3, [sp, #16]
 8008588:	9307      	str	r3, [sp, #28]
 800858a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800858e:	931a      	str	r3, [sp, #104]	; 0x68
 8008590:	4654      	mov	r4, sl
 8008592:	2205      	movs	r2, #5
 8008594:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008598:	4851      	ldr	r0, [pc, #324]	; (80086e0 <_svfiprintf_r+0x1ec>)
 800859a:	f7f7 fe49 	bl	8000230 <memchr>
 800859e:	9a04      	ldr	r2, [sp, #16]
 80085a0:	b9d8      	cbnz	r0, 80085da <_svfiprintf_r+0xe6>
 80085a2:	06d0      	lsls	r0, r2, #27
 80085a4:	bf44      	itt	mi
 80085a6:	2320      	movmi	r3, #32
 80085a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085ac:	0711      	lsls	r1, r2, #28
 80085ae:	bf44      	itt	mi
 80085b0:	232b      	movmi	r3, #43	; 0x2b
 80085b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085b6:	f89a 3000 	ldrb.w	r3, [sl]
 80085ba:	2b2a      	cmp	r3, #42	; 0x2a
 80085bc:	d015      	beq.n	80085ea <_svfiprintf_r+0xf6>
 80085be:	9a07      	ldr	r2, [sp, #28]
 80085c0:	4654      	mov	r4, sl
 80085c2:	2000      	movs	r0, #0
 80085c4:	f04f 0c0a 	mov.w	ip, #10
 80085c8:	4621      	mov	r1, r4
 80085ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085ce:	3b30      	subs	r3, #48	; 0x30
 80085d0:	2b09      	cmp	r3, #9
 80085d2:	d94e      	bls.n	8008672 <_svfiprintf_r+0x17e>
 80085d4:	b1b0      	cbz	r0, 8008604 <_svfiprintf_r+0x110>
 80085d6:	9207      	str	r2, [sp, #28]
 80085d8:	e014      	b.n	8008604 <_svfiprintf_r+0x110>
 80085da:	eba0 0308 	sub.w	r3, r0, r8
 80085de:	fa09 f303 	lsl.w	r3, r9, r3
 80085e2:	4313      	orrs	r3, r2
 80085e4:	9304      	str	r3, [sp, #16]
 80085e6:	46a2      	mov	sl, r4
 80085e8:	e7d2      	b.n	8008590 <_svfiprintf_r+0x9c>
 80085ea:	9b03      	ldr	r3, [sp, #12]
 80085ec:	1d19      	adds	r1, r3, #4
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	9103      	str	r1, [sp, #12]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	bfbb      	ittet	lt
 80085f6:	425b      	neglt	r3, r3
 80085f8:	f042 0202 	orrlt.w	r2, r2, #2
 80085fc:	9307      	strge	r3, [sp, #28]
 80085fe:	9307      	strlt	r3, [sp, #28]
 8008600:	bfb8      	it	lt
 8008602:	9204      	strlt	r2, [sp, #16]
 8008604:	7823      	ldrb	r3, [r4, #0]
 8008606:	2b2e      	cmp	r3, #46	; 0x2e
 8008608:	d10c      	bne.n	8008624 <_svfiprintf_r+0x130>
 800860a:	7863      	ldrb	r3, [r4, #1]
 800860c:	2b2a      	cmp	r3, #42	; 0x2a
 800860e:	d135      	bne.n	800867c <_svfiprintf_r+0x188>
 8008610:	9b03      	ldr	r3, [sp, #12]
 8008612:	1d1a      	adds	r2, r3, #4
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	9203      	str	r2, [sp, #12]
 8008618:	2b00      	cmp	r3, #0
 800861a:	bfb8      	it	lt
 800861c:	f04f 33ff 	movlt.w	r3, #4294967295
 8008620:	3402      	adds	r4, #2
 8008622:	9305      	str	r3, [sp, #20]
 8008624:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086f0 <_svfiprintf_r+0x1fc>
 8008628:	7821      	ldrb	r1, [r4, #0]
 800862a:	2203      	movs	r2, #3
 800862c:	4650      	mov	r0, sl
 800862e:	f7f7 fdff 	bl	8000230 <memchr>
 8008632:	b140      	cbz	r0, 8008646 <_svfiprintf_r+0x152>
 8008634:	2340      	movs	r3, #64	; 0x40
 8008636:	eba0 000a 	sub.w	r0, r0, sl
 800863a:	fa03 f000 	lsl.w	r0, r3, r0
 800863e:	9b04      	ldr	r3, [sp, #16]
 8008640:	4303      	orrs	r3, r0
 8008642:	3401      	adds	r4, #1
 8008644:	9304      	str	r3, [sp, #16]
 8008646:	f814 1b01 	ldrb.w	r1, [r4], #1
 800864a:	4826      	ldr	r0, [pc, #152]	; (80086e4 <_svfiprintf_r+0x1f0>)
 800864c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008650:	2206      	movs	r2, #6
 8008652:	f7f7 fded 	bl	8000230 <memchr>
 8008656:	2800      	cmp	r0, #0
 8008658:	d038      	beq.n	80086cc <_svfiprintf_r+0x1d8>
 800865a:	4b23      	ldr	r3, [pc, #140]	; (80086e8 <_svfiprintf_r+0x1f4>)
 800865c:	bb1b      	cbnz	r3, 80086a6 <_svfiprintf_r+0x1b2>
 800865e:	9b03      	ldr	r3, [sp, #12]
 8008660:	3307      	adds	r3, #7
 8008662:	f023 0307 	bic.w	r3, r3, #7
 8008666:	3308      	adds	r3, #8
 8008668:	9303      	str	r3, [sp, #12]
 800866a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800866c:	4433      	add	r3, r6
 800866e:	9309      	str	r3, [sp, #36]	; 0x24
 8008670:	e767      	b.n	8008542 <_svfiprintf_r+0x4e>
 8008672:	fb0c 3202 	mla	r2, ip, r2, r3
 8008676:	460c      	mov	r4, r1
 8008678:	2001      	movs	r0, #1
 800867a:	e7a5      	b.n	80085c8 <_svfiprintf_r+0xd4>
 800867c:	2300      	movs	r3, #0
 800867e:	3401      	adds	r4, #1
 8008680:	9305      	str	r3, [sp, #20]
 8008682:	4619      	mov	r1, r3
 8008684:	f04f 0c0a 	mov.w	ip, #10
 8008688:	4620      	mov	r0, r4
 800868a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800868e:	3a30      	subs	r2, #48	; 0x30
 8008690:	2a09      	cmp	r2, #9
 8008692:	d903      	bls.n	800869c <_svfiprintf_r+0x1a8>
 8008694:	2b00      	cmp	r3, #0
 8008696:	d0c5      	beq.n	8008624 <_svfiprintf_r+0x130>
 8008698:	9105      	str	r1, [sp, #20]
 800869a:	e7c3      	b.n	8008624 <_svfiprintf_r+0x130>
 800869c:	fb0c 2101 	mla	r1, ip, r1, r2
 80086a0:	4604      	mov	r4, r0
 80086a2:	2301      	movs	r3, #1
 80086a4:	e7f0      	b.n	8008688 <_svfiprintf_r+0x194>
 80086a6:	ab03      	add	r3, sp, #12
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	462a      	mov	r2, r5
 80086ac:	4b0f      	ldr	r3, [pc, #60]	; (80086ec <_svfiprintf_r+0x1f8>)
 80086ae:	a904      	add	r1, sp, #16
 80086b0:	4638      	mov	r0, r7
 80086b2:	f7fd ffc9 	bl	8006648 <_printf_float>
 80086b6:	1c42      	adds	r2, r0, #1
 80086b8:	4606      	mov	r6, r0
 80086ba:	d1d6      	bne.n	800866a <_svfiprintf_r+0x176>
 80086bc:	89ab      	ldrh	r3, [r5, #12]
 80086be:	065b      	lsls	r3, r3, #25
 80086c0:	f53f af2c 	bmi.w	800851c <_svfiprintf_r+0x28>
 80086c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086c6:	b01d      	add	sp, #116	; 0x74
 80086c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086cc:	ab03      	add	r3, sp, #12
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	462a      	mov	r2, r5
 80086d2:	4b06      	ldr	r3, [pc, #24]	; (80086ec <_svfiprintf_r+0x1f8>)
 80086d4:	a904      	add	r1, sp, #16
 80086d6:	4638      	mov	r0, r7
 80086d8:	f7fe fa5a 	bl	8006b90 <_printf_i>
 80086dc:	e7eb      	b.n	80086b6 <_svfiprintf_r+0x1c2>
 80086de:	bf00      	nop
 80086e0:	0800964c 	.word	0x0800964c
 80086e4:	08009656 	.word	0x08009656
 80086e8:	08006649 	.word	0x08006649
 80086ec:	0800843d 	.word	0x0800843d
 80086f0:	08009652 	.word	0x08009652

080086f4 <_sbrk_r>:
 80086f4:	b538      	push	{r3, r4, r5, lr}
 80086f6:	4d06      	ldr	r5, [pc, #24]	; (8008710 <_sbrk_r+0x1c>)
 80086f8:	2300      	movs	r3, #0
 80086fa:	4604      	mov	r4, r0
 80086fc:	4608      	mov	r0, r1
 80086fe:	602b      	str	r3, [r5, #0]
 8008700:	f7f9 faca 	bl	8001c98 <_sbrk>
 8008704:	1c43      	adds	r3, r0, #1
 8008706:	d102      	bne.n	800870e <_sbrk_r+0x1a>
 8008708:	682b      	ldr	r3, [r5, #0]
 800870a:	b103      	cbz	r3, 800870e <_sbrk_r+0x1a>
 800870c:	6023      	str	r3, [r4, #0]
 800870e:	bd38      	pop	{r3, r4, r5, pc}
 8008710:	20000410 	.word	0x20000410

08008714 <__assert_func>:
 8008714:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008716:	4614      	mov	r4, r2
 8008718:	461a      	mov	r2, r3
 800871a:	4b09      	ldr	r3, [pc, #36]	; (8008740 <__assert_func+0x2c>)
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4605      	mov	r5, r0
 8008720:	68d8      	ldr	r0, [r3, #12]
 8008722:	b14c      	cbz	r4, 8008738 <__assert_func+0x24>
 8008724:	4b07      	ldr	r3, [pc, #28]	; (8008744 <__assert_func+0x30>)
 8008726:	9100      	str	r1, [sp, #0]
 8008728:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800872c:	4906      	ldr	r1, [pc, #24]	; (8008748 <__assert_func+0x34>)
 800872e:	462b      	mov	r3, r5
 8008730:	f000 f80e 	bl	8008750 <fiprintf>
 8008734:	f000 faac 	bl	8008c90 <abort>
 8008738:	4b04      	ldr	r3, [pc, #16]	; (800874c <__assert_func+0x38>)
 800873a:	461c      	mov	r4, r3
 800873c:	e7f3      	b.n	8008726 <__assert_func+0x12>
 800873e:	bf00      	nop
 8008740:	20000010 	.word	0x20000010
 8008744:	0800965d 	.word	0x0800965d
 8008748:	0800966a 	.word	0x0800966a
 800874c:	08009698 	.word	0x08009698

08008750 <fiprintf>:
 8008750:	b40e      	push	{r1, r2, r3}
 8008752:	b503      	push	{r0, r1, lr}
 8008754:	4601      	mov	r1, r0
 8008756:	ab03      	add	r3, sp, #12
 8008758:	4805      	ldr	r0, [pc, #20]	; (8008770 <fiprintf+0x20>)
 800875a:	f853 2b04 	ldr.w	r2, [r3], #4
 800875e:	6800      	ldr	r0, [r0, #0]
 8008760:	9301      	str	r3, [sp, #4]
 8008762:	f000 f897 	bl	8008894 <_vfiprintf_r>
 8008766:	b002      	add	sp, #8
 8008768:	f85d eb04 	ldr.w	lr, [sp], #4
 800876c:	b003      	add	sp, #12
 800876e:	4770      	bx	lr
 8008770:	20000010 	.word	0x20000010

08008774 <__ascii_mbtowc>:
 8008774:	b082      	sub	sp, #8
 8008776:	b901      	cbnz	r1, 800877a <__ascii_mbtowc+0x6>
 8008778:	a901      	add	r1, sp, #4
 800877a:	b142      	cbz	r2, 800878e <__ascii_mbtowc+0x1a>
 800877c:	b14b      	cbz	r3, 8008792 <__ascii_mbtowc+0x1e>
 800877e:	7813      	ldrb	r3, [r2, #0]
 8008780:	600b      	str	r3, [r1, #0]
 8008782:	7812      	ldrb	r2, [r2, #0]
 8008784:	1e10      	subs	r0, r2, #0
 8008786:	bf18      	it	ne
 8008788:	2001      	movne	r0, #1
 800878a:	b002      	add	sp, #8
 800878c:	4770      	bx	lr
 800878e:	4610      	mov	r0, r2
 8008790:	e7fb      	b.n	800878a <__ascii_mbtowc+0x16>
 8008792:	f06f 0001 	mvn.w	r0, #1
 8008796:	e7f8      	b.n	800878a <__ascii_mbtowc+0x16>

08008798 <memmove>:
 8008798:	4288      	cmp	r0, r1
 800879a:	b510      	push	{r4, lr}
 800879c:	eb01 0402 	add.w	r4, r1, r2
 80087a0:	d902      	bls.n	80087a8 <memmove+0x10>
 80087a2:	4284      	cmp	r4, r0
 80087a4:	4623      	mov	r3, r4
 80087a6:	d807      	bhi.n	80087b8 <memmove+0x20>
 80087a8:	1e43      	subs	r3, r0, #1
 80087aa:	42a1      	cmp	r1, r4
 80087ac:	d008      	beq.n	80087c0 <memmove+0x28>
 80087ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80087b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80087b6:	e7f8      	b.n	80087aa <memmove+0x12>
 80087b8:	4402      	add	r2, r0
 80087ba:	4601      	mov	r1, r0
 80087bc:	428a      	cmp	r2, r1
 80087be:	d100      	bne.n	80087c2 <memmove+0x2a>
 80087c0:	bd10      	pop	{r4, pc}
 80087c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80087c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80087ca:	e7f7      	b.n	80087bc <memmove+0x24>

080087cc <__malloc_lock>:
 80087cc:	4801      	ldr	r0, [pc, #4]	; (80087d4 <__malloc_lock+0x8>)
 80087ce:	f000 bc1f 	b.w	8009010 <__retarget_lock_acquire_recursive>
 80087d2:	bf00      	nop
 80087d4:	20000414 	.word	0x20000414

080087d8 <__malloc_unlock>:
 80087d8:	4801      	ldr	r0, [pc, #4]	; (80087e0 <__malloc_unlock+0x8>)
 80087da:	f000 bc1a 	b.w	8009012 <__retarget_lock_release_recursive>
 80087de:	bf00      	nop
 80087e0:	20000414 	.word	0x20000414

080087e4 <_realloc_r>:
 80087e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087e8:	4680      	mov	r8, r0
 80087ea:	4614      	mov	r4, r2
 80087ec:	460e      	mov	r6, r1
 80087ee:	b921      	cbnz	r1, 80087fa <_realloc_r+0x16>
 80087f0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087f4:	4611      	mov	r1, r2
 80087f6:	f7ff bdad 	b.w	8008354 <_malloc_r>
 80087fa:	b92a      	cbnz	r2, 8008808 <_realloc_r+0x24>
 80087fc:	f7ff fd3e 	bl	800827c <_free_r>
 8008800:	4625      	mov	r5, r4
 8008802:	4628      	mov	r0, r5
 8008804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008808:	f000 fc6a 	bl	80090e0 <_malloc_usable_size_r>
 800880c:	4284      	cmp	r4, r0
 800880e:	4607      	mov	r7, r0
 8008810:	d802      	bhi.n	8008818 <_realloc_r+0x34>
 8008812:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008816:	d812      	bhi.n	800883e <_realloc_r+0x5a>
 8008818:	4621      	mov	r1, r4
 800881a:	4640      	mov	r0, r8
 800881c:	f7ff fd9a 	bl	8008354 <_malloc_r>
 8008820:	4605      	mov	r5, r0
 8008822:	2800      	cmp	r0, #0
 8008824:	d0ed      	beq.n	8008802 <_realloc_r+0x1e>
 8008826:	42bc      	cmp	r4, r7
 8008828:	4622      	mov	r2, r4
 800882a:	4631      	mov	r1, r6
 800882c:	bf28      	it	cs
 800882e:	463a      	movcs	r2, r7
 8008830:	f7ff f97c 	bl	8007b2c <memcpy>
 8008834:	4631      	mov	r1, r6
 8008836:	4640      	mov	r0, r8
 8008838:	f7ff fd20 	bl	800827c <_free_r>
 800883c:	e7e1      	b.n	8008802 <_realloc_r+0x1e>
 800883e:	4635      	mov	r5, r6
 8008840:	e7df      	b.n	8008802 <_realloc_r+0x1e>

08008842 <__sfputc_r>:
 8008842:	6893      	ldr	r3, [r2, #8]
 8008844:	3b01      	subs	r3, #1
 8008846:	2b00      	cmp	r3, #0
 8008848:	b410      	push	{r4}
 800884a:	6093      	str	r3, [r2, #8]
 800884c:	da08      	bge.n	8008860 <__sfputc_r+0x1e>
 800884e:	6994      	ldr	r4, [r2, #24]
 8008850:	42a3      	cmp	r3, r4
 8008852:	db01      	blt.n	8008858 <__sfputc_r+0x16>
 8008854:	290a      	cmp	r1, #10
 8008856:	d103      	bne.n	8008860 <__sfputc_r+0x1e>
 8008858:	f85d 4b04 	ldr.w	r4, [sp], #4
 800885c:	f000 b94a 	b.w	8008af4 <__swbuf_r>
 8008860:	6813      	ldr	r3, [r2, #0]
 8008862:	1c58      	adds	r0, r3, #1
 8008864:	6010      	str	r0, [r2, #0]
 8008866:	7019      	strb	r1, [r3, #0]
 8008868:	4608      	mov	r0, r1
 800886a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800886e:	4770      	bx	lr

08008870 <__sfputs_r>:
 8008870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008872:	4606      	mov	r6, r0
 8008874:	460f      	mov	r7, r1
 8008876:	4614      	mov	r4, r2
 8008878:	18d5      	adds	r5, r2, r3
 800887a:	42ac      	cmp	r4, r5
 800887c:	d101      	bne.n	8008882 <__sfputs_r+0x12>
 800887e:	2000      	movs	r0, #0
 8008880:	e007      	b.n	8008892 <__sfputs_r+0x22>
 8008882:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008886:	463a      	mov	r2, r7
 8008888:	4630      	mov	r0, r6
 800888a:	f7ff ffda 	bl	8008842 <__sfputc_r>
 800888e:	1c43      	adds	r3, r0, #1
 8008890:	d1f3      	bne.n	800887a <__sfputs_r+0xa>
 8008892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008894 <_vfiprintf_r>:
 8008894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008898:	460d      	mov	r5, r1
 800889a:	b09d      	sub	sp, #116	; 0x74
 800889c:	4614      	mov	r4, r2
 800889e:	4698      	mov	r8, r3
 80088a0:	4606      	mov	r6, r0
 80088a2:	b118      	cbz	r0, 80088ac <_vfiprintf_r+0x18>
 80088a4:	6983      	ldr	r3, [r0, #24]
 80088a6:	b90b      	cbnz	r3, 80088ac <_vfiprintf_r+0x18>
 80088a8:	f000 fb14 	bl	8008ed4 <__sinit>
 80088ac:	4b89      	ldr	r3, [pc, #548]	; (8008ad4 <_vfiprintf_r+0x240>)
 80088ae:	429d      	cmp	r5, r3
 80088b0:	d11b      	bne.n	80088ea <_vfiprintf_r+0x56>
 80088b2:	6875      	ldr	r5, [r6, #4]
 80088b4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088b6:	07d9      	lsls	r1, r3, #31
 80088b8:	d405      	bmi.n	80088c6 <_vfiprintf_r+0x32>
 80088ba:	89ab      	ldrh	r3, [r5, #12]
 80088bc:	059a      	lsls	r2, r3, #22
 80088be:	d402      	bmi.n	80088c6 <_vfiprintf_r+0x32>
 80088c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80088c2:	f000 fba5 	bl	8009010 <__retarget_lock_acquire_recursive>
 80088c6:	89ab      	ldrh	r3, [r5, #12]
 80088c8:	071b      	lsls	r3, r3, #28
 80088ca:	d501      	bpl.n	80088d0 <_vfiprintf_r+0x3c>
 80088cc:	692b      	ldr	r3, [r5, #16]
 80088ce:	b9eb      	cbnz	r3, 800890c <_vfiprintf_r+0x78>
 80088d0:	4629      	mov	r1, r5
 80088d2:	4630      	mov	r0, r6
 80088d4:	f000 f96e 	bl	8008bb4 <__swsetup_r>
 80088d8:	b1c0      	cbz	r0, 800890c <_vfiprintf_r+0x78>
 80088da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80088dc:	07dc      	lsls	r4, r3, #31
 80088de:	d50e      	bpl.n	80088fe <_vfiprintf_r+0x6a>
 80088e0:	f04f 30ff 	mov.w	r0, #4294967295
 80088e4:	b01d      	add	sp, #116	; 0x74
 80088e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088ea:	4b7b      	ldr	r3, [pc, #492]	; (8008ad8 <_vfiprintf_r+0x244>)
 80088ec:	429d      	cmp	r5, r3
 80088ee:	d101      	bne.n	80088f4 <_vfiprintf_r+0x60>
 80088f0:	68b5      	ldr	r5, [r6, #8]
 80088f2:	e7df      	b.n	80088b4 <_vfiprintf_r+0x20>
 80088f4:	4b79      	ldr	r3, [pc, #484]	; (8008adc <_vfiprintf_r+0x248>)
 80088f6:	429d      	cmp	r5, r3
 80088f8:	bf08      	it	eq
 80088fa:	68f5      	ldreq	r5, [r6, #12]
 80088fc:	e7da      	b.n	80088b4 <_vfiprintf_r+0x20>
 80088fe:	89ab      	ldrh	r3, [r5, #12]
 8008900:	0598      	lsls	r0, r3, #22
 8008902:	d4ed      	bmi.n	80088e0 <_vfiprintf_r+0x4c>
 8008904:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008906:	f000 fb84 	bl	8009012 <__retarget_lock_release_recursive>
 800890a:	e7e9      	b.n	80088e0 <_vfiprintf_r+0x4c>
 800890c:	2300      	movs	r3, #0
 800890e:	9309      	str	r3, [sp, #36]	; 0x24
 8008910:	2320      	movs	r3, #32
 8008912:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008916:	f8cd 800c 	str.w	r8, [sp, #12]
 800891a:	2330      	movs	r3, #48	; 0x30
 800891c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008ae0 <_vfiprintf_r+0x24c>
 8008920:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008924:	f04f 0901 	mov.w	r9, #1
 8008928:	4623      	mov	r3, r4
 800892a:	469a      	mov	sl, r3
 800892c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008930:	b10a      	cbz	r2, 8008936 <_vfiprintf_r+0xa2>
 8008932:	2a25      	cmp	r2, #37	; 0x25
 8008934:	d1f9      	bne.n	800892a <_vfiprintf_r+0x96>
 8008936:	ebba 0b04 	subs.w	fp, sl, r4
 800893a:	d00b      	beq.n	8008954 <_vfiprintf_r+0xc0>
 800893c:	465b      	mov	r3, fp
 800893e:	4622      	mov	r2, r4
 8008940:	4629      	mov	r1, r5
 8008942:	4630      	mov	r0, r6
 8008944:	f7ff ff94 	bl	8008870 <__sfputs_r>
 8008948:	3001      	adds	r0, #1
 800894a:	f000 80aa 	beq.w	8008aa2 <_vfiprintf_r+0x20e>
 800894e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008950:	445a      	add	r2, fp
 8008952:	9209      	str	r2, [sp, #36]	; 0x24
 8008954:	f89a 3000 	ldrb.w	r3, [sl]
 8008958:	2b00      	cmp	r3, #0
 800895a:	f000 80a2 	beq.w	8008aa2 <_vfiprintf_r+0x20e>
 800895e:	2300      	movs	r3, #0
 8008960:	f04f 32ff 	mov.w	r2, #4294967295
 8008964:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008968:	f10a 0a01 	add.w	sl, sl, #1
 800896c:	9304      	str	r3, [sp, #16]
 800896e:	9307      	str	r3, [sp, #28]
 8008970:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008974:	931a      	str	r3, [sp, #104]	; 0x68
 8008976:	4654      	mov	r4, sl
 8008978:	2205      	movs	r2, #5
 800897a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800897e:	4858      	ldr	r0, [pc, #352]	; (8008ae0 <_vfiprintf_r+0x24c>)
 8008980:	f7f7 fc56 	bl	8000230 <memchr>
 8008984:	9a04      	ldr	r2, [sp, #16]
 8008986:	b9d8      	cbnz	r0, 80089c0 <_vfiprintf_r+0x12c>
 8008988:	06d1      	lsls	r1, r2, #27
 800898a:	bf44      	itt	mi
 800898c:	2320      	movmi	r3, #32
 800898e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008992:	0713      	lsls	r3, r2, #28
 8008994:	bf44      	itt	mi
 8008996:	232b      	movmi	r3, #43	; 0x2b
 8008998:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800899c:	f89a 3000 	ldrb.w	r3, [sl]
 80089a0:	2b2a      	cmp	r3, #42	; 0x2a
 80089a2:	d015      	beq.n	80089d0 <_vfiprintf_r+0x13c>
 80089a4:	9a07      	ldr	r2, [sp, #28]
 80089a6:	4654      	mov	r4, sl
 80089a8:	2000      	movs	r0, #0
 80089aa:	f04f 0c0a 	mov.w	ip, #10
 80089ae:	4621      	mov	r1, r4
 80089b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089b4:	3b30      	subs	r3, #48	; 0x30
 80089b6:	2b09      	cmp	r3, #9
 80089b8:	d94e      	bls.n	8008a58 <_vfiprintf_r+0x1c4>
 80089ba:	b1b0      	cbz	r0, 80089ea <_vfiprintf_r+0x156>
 80089bc:	9207      	str	r2, [sp, #28]
 80089be:	e014      	b.n	80089ea <_vfiprintf_r+0x156>
 80089c0:	eba0 0308 	sub.w	r3, r0, r8
 80089c4:	fa09 f303 	lsl.w	r3, r9, r3
 80089c8:	4313      	orrs	r3, r2
 80089ca:	9304      	str	r3, [sp, #16]
 80089cc:	46a2      	mov	sl, r4
 80089ce:	e7d2      	b.n	8008976 <_vfiprintf_r+0xe2>
 80089d0:	9b03      	ldr	r3, [sp, #12]
 80089d2:	1d19      	adds	r1, r3, #4
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	9103      	str	r1, [sp, #12]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	bfbb      	ittet	lt
 80089dc:	425b      	neglt	r3, r3
 80089de:	f042 0202 	orrlt.w	r2, r2, #2
 80089e2:	9307      	strge	r3, [sp, #28]
 80089e4:	9307      	strlt	r3, [sp, #28]
 80089e6:	bfb8      	it	lt
 80089e8:	9204      	strlt	r2, [sp, #16]
 80089ea:	7823      	ldrb	r3, [r4, #0]
 80089ec:	2b2e      	cmp	r3, #46	; 0x2e
 80089ee:	d10c      	bne.n	8008a0a <_vfiprintf_r+0x176>
 80089f0:	7863      	ldrb	r3, [r4, #1]
 80089f2:	2b2a      	cmp	r3, #42	; 0x2a
 80089f4:	d135      	bne.n	8008a62 <_vfiprintf_r+0x1ce>
 80089f6:	9b03      	ldr	r3, [sp, #12]
 80089f8:	1d1a      	adds	r2, r3, #4
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	9203      	str	r2, [sp, #12]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	bfb8      	it	lt
 8008a02:	f04f 33ff 	movlt.w	r3, #4294967295
 8008a06:	3402      	adds	r4, #2
 8008a08:	9305      	str	r3, [sp, #20]
 8008a0a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008af0 <_vfiprintf_r+0x25c>
 8008a0e:	7821      	ldrb	r1, [r4, #0]
 8008a10:	2203      	movs	r2, #3
 8008a12:	4650      	mov	r0, sl
 8008a14:	f7f7 fc0c 	bl	8000230 <memchr>
 8008a18:	b140      	cbz	r0, 8008a2c <_vfiprintf_r+0x198>
 8008a1a:	2340      	movs	r3, #64	; 0x40
 8008a1c:	eba0 000a 	sub.w	r0, r0, sl
 8008a20:	fa03 f000 	lsl.w	r0, r3, r0
 8008a24:	9b04      	ldr	r3, [sp, #16]
 8008a26:	4303      	orrs	r3, r0
 8008a28:	3401      	adds	r4, #1
 8008a2a:	9304      	str	r3, [sp, #16]
 8008a2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a30:	482c      	ldr	r0, [pc, #176]	; (8008ae4 <_vfiprintf_r+0x250>)
 8008a32:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008a36:	2206      	movs	r2, #6
 8008a38:	f7f7 fbfa 	bl	8000230 <memchr>
 8008a3c:	2800      	cmp	r0, #0
 8008a3e:	d03f      	beq.n	8008ac0 <_vfiprintf_r+0x22c>
 8008a40:	4b29      	ldr	r3, [pc, #164]	; (8008ae8 <_vfiprintf_r+0x254>)
 8008a42:	bb1b      	cbnz	r3, 8008a8c <_vfiprintf_r+0x1f8>
 8008a44:	9b03      	ldr	r3, [sp, #12]
 8008a46:	3307      	adds	r3, #7
 8008a48:	f023 0307 	bic.w	r3, r3, #7
 8008a4c:	3308      	adds	r3, #8
 8008a4e:	9303      	str	r3, [sp, #12]
 8008a50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008a52:	443b      	add	r3, r7
 8008a54:	9309      	str	r3, [sp, #36]	; 0x24
 8008a56:	e767      	b.n	8008928 <_vfiprintf_r+0x94>
 8008a58:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a5c:	460c      	mov	r4, r1
 8008a5e:	2001      	movs	r0, #1
 8008a60:	e7a5      	b.n	80089ae <_vfiprintf_r+0x11a>
 8008a62:	2300      	movs	r3, #0
 8008a64:	3401      	adds	r4, #1
 8008a66:	9305      	str	r3, [sp, #20]
 8008a68:	4619      	mov	r1, r3
 8008a6a:	f04f 0c0a 	mov.w	ip, #10
 8008a6e:	4620      	mov	r0, r4
 8008a70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a74:	3a30      	subs	r2, #48	; 0x30
 8008a76:	2a09      	cmp	r2, #9
 8008a78:	d903      	bls.n	8008a82 <_vfiprintf_r+0x1ee>
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d0c5      	beq.n	8008a0a <_vfiprintf_r+0x176>
 8008a7e:	9105      	str	r1, [sp, #20]
 8008a80:	e7c3      	b.n	8008a0a <_vfiprintf_r+0x176>
 8008a82:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a86:	4604      	mov	r4, r0
 8008a88:	2301      	movs	r3, #1
 8008a8a:	e7f0      	b.n	8008a6e <_vfiprintf_r+0x1da>
 8008a8c:	ab03      	add	r3, sp, #12
 8008a8e:	9300      	str	r3, [sp, #0]
 8008a90:	462a      	mov	r2, r5
 8008a92:	4b16      	ldr	r3, [pc, #88]	; (8008aec <_vfiprintf_r+0x258>)
 8008a94:	a904      	add	r1, sp, #16
 8008a96:	4630      	mov	r0, r6
 8008a98:	f7fd fdd6 	bl	8006648 <_printf_float>
 8008a9c:	4607      	mov	r7, r0
 8008a9e:	1c78      	adds	r0, r7, #1
 8008aa0:	d1d6      	bne.n	8008a50 <_vfiprintf_r+0x1bc>
 8008aa2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008aa4:	07d9      	lsls	r1, r3, #31
 8008aa6:	d405      	bmi.n	8008ab4 <_vfiprintf_r+0x220>
 8008aa8:	89ab      	ldrh	r3, [r5, #12]
 8008aaa:	059a      	lsls	r2, r3, #22
 8008aac:	d402      	bmi.n	8008ab4 <_vfiprintf_r+0x220>
 8008aae:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008ab0:	f000 faaf 	bl	8009012 <__retarget_lock_release_recursive>
 8008ab4:	89ab      	ldrh	r3, [r5, #12]
 8008ab6:	065b      	lsls	r3, r3, #25
 8008ab8:	f53f af12 	bmi.w	80088e0 <_vfiprintf_r+0x4c>
 8008abc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008abe:	e711      	b.n	80088e4 <_vfiprintf_r+0x50>
 8008ac0:	ab03      	add	r3, sp, #12
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	462a      	mov	r2, r5
 8008ac6:	4b09      	ldr	r3, [pc, #36]	; (8008aec <_vfiprintf_r+0x258>)
 8008ac8:	a904      	add	r1, sp, #16
 8008aca:	4630      	mov	r0, r6
 8008acc:	f7fe f860 	bl	8006b90 <_printf_i>
 8008ad0:	e7e4      	b.n	8008a9c <_vfiprintf_r+0x208>
 8008ad2:	bf00      	nop
 8008ad4:	080097c4 	.word	0x080097c4
 8008ad8:	080097e4 	.word	0x080097e4
 8008adc:	080097a4 	.word	0x080097a4
 8008ae0:	0800964c 	.word	0x0800964c
 8008ae4:	08009656 	.word	0x08009656
 8008ae8:	08006649 	.word	0x08006649
 8008aec:	08008871 	.word	0x08008871
 8008af0:	08009652 	.word	0x08009652

08008af4 <__swbuf_r>:
 8008af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af6:	460e      	mov	r6, r1
 8008af8:	4614      	mov	r4, r2
 8008afa:	4605      	mov	r5, r0
 8008afc:	b118      	cbz	r0, 8008b06 <__swbuf_r+0x12>
 8008afe:	6983      	ldr	r3, [r0, #24]
 8008b00:	b90b      	cbnz	r3, 8008b06 <__swbuf_r+0x12>
 8008b02:	f000 f9e7 	bl	8008ed4 <__sinit>
 8008b06:	4b21      	ldr	r3, [pc, #132]	; (8008b8c <__swbuf_r+0x98>)
 8008b08:	429c      	cmp	r4, r3
 8008b0a:	d12b      	bne.n	8008b64 <__swbuf_r+0x70>
 8008b0c:	686c      	ldr	r4, [r5, #4]
 8008b0e:	69a3      	ldr	r3, [r4, #24]
 8008b10:	60a3      	str	r3, [r4, #8]
 8008b12:	89a3      	ldrh	r3, [r4, #12]
 8008b14:	071a      	lsls	r2, r3, #28
 8008b16:	d52f      	bpl.n	8008b78 <__swbuf_r+0x84>
 8008b18:	6923      	ldr	r3, [r4, #16]
 8008b1a:	b36b      	cbz	r3, 8008b78 <__swbuf_r+0x84>
 8008b1c:	6923      	ldr	r3, [r4, #16]
 8008b1e:	6820      	ldr	r0, [r4, #0]
 8008b20:	1ac0      	subs	r0, r0, r3
 8008b22:	6963      	ldr	r3, [r4, #20]
 8008b24:	b2f6      	uxtb	r6, r6
 8008b26:	4283      	cmp	r3, r0
 8008b28:	4637      	mov	r7, r6
 8008b2a:	dc04      	bgt.n	8008b36 <__swbuf_r+0x42>
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	4628      	mov	r0, r5
 8008b30:	f000 f93c 	bl	8008dac <_fflush_r>
 8008b34:	bb30      	cbnz	r0, 8008b84 <__swbuf_r+0x90>
 8008b36:	68a3      	ldr	r3, [r4, #8]
 8008b38:	3b01      	subs	r3, #1
 8008b3a:	60a3      	str	r3, [r4, #8]
 8008b3c:	6823      	ldr	r3, [r4, #0]
 8008b3e:	1c5a      	adds	r2, r3, #1
 8008b40:	6022      	str	r2, [r4, #0]
 8008b42:	701e      	strb	r6, [r3, #0]
 8008b44:	6963      	ldr	r3, [r4, #20]
 8008b46:	3001      	adds	r0, #1
 8008b48:	4283      	cmp	r3, r0
 8008b4a:	d004      	beq.n	8008b56 <__swbuf_r+0x62>
 8008b4c:	89a3      	ldrh	r3, [r4, #12]
 8008b4e:	07db      	lsls	r3, r3, #31
 8008b50:	d506      	bpl.n	8008b60 <__swbuf_r+0x6c>
 8008b52:	2e0a      	cmp	r6, #10
 8008b54:	d104      	bne.n	8008b60 <__swbuf_r+0x6c>
 8008b56:	4621      	mov	r1, r4
 8008b58:	4628      	mov	r0, r5
 8008b5a:	f000 f927 	bl	8008dac <_fflush_r>
 8008b5e:	b988      	cbnz	r0, 8008b84 <__swbuf_r+0x90>
 8008b60:	4638      	mov	r0, r7
 8008b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b64:	4b0a      	ldr	r3, [pc, #40]	; (8008b90 <__swbuf_r+0x9c>)
 8008b66:	429c      	cmp	r4, r3
 8008b68:	d101      	bne.n	8008b6e <__swbuf_r+0x7a>
 8008b6a:	68ac      	ldr	r4, [r5, #8]
 8008b6c:	e7cf      	b.n	8008b0e <__swbuf_r+0x1a>
 8008b6e:	4b09      	ldr	r3, [pc, #36]	; (8008b94 <__swbuf_r+0xa0>)
 8008b70:	429c      	cmp	r4, r3
 8008b72:	bf08      	it	eq
 8008b74:	68ec      	ldreq	r4, [r5, #12]
 8008b76:	e7ca      	b.n	8008b0e <__swbuf_r+0x1a>
 8008b78:	4621      	mov	r1, r4
 8008b7a:	4628      	mov	r0, r5
 8008b7c:	f000 f81a 	bl	8008bb4 <__swsetup_r>
 8008b80:	2800      	cmp	r0, #0
 8008b82:	d0cb      	beq.n	8008b1c <__swbuf_r+0x28>
 8008b84:	f04f 37ff 	mov.w	r7, #4294967295
 8008b88:	e7ea      	b.n	8008b60 <__swbuf_r+0x6c>
 8008b8a:	bf00      	nop
 8008b8c:	080097c4 	.word	0x080097c4
 8008b90:	080097e4 	.word	0x080097e4
 8008b94:	080097a4 	.word	0x080097a4

08008b98 <__ascii_wctomb>:
 8008b98:	b149      	cbz	r1, 8008bae <__ascii_wctomb+0x16>
 8008b9a:	2aff      	cmp	r2, #255	; 0xff
 8008b9c:	bf85      	ittet	hi
 8008b9e:	238a      	movhi	r3, #138	; 0x8a
 8008ba0:	6003      	strhi	r3, [r0, #0]
 8008ba2:	700a      	strbls	r2, [r1, #0]
 8008ba4:	f04f 30ff 	movhi.w	r0, #4294967295
 8008ba8:	bf98      	it	ls
 8008baa:	2001      	movls	r0, #1
 8008bac:	4770      	bx	lr
 8008bae:	4608      	mov	r0, r1
 8008bb0:	4770      	bx	lr
	...

08008bb4 <__swsetup_r>:
 8008bb4:	4b32      	ldr	r3, [pc, #200]	; (8008c80 <__swsetup_r+0xcc>)
 8008bb6:	b570      	push	{r4, r5, r6, lr}
 8008bb8:	681d      	ldr	r5, [r3, #0]
 8008bba:	4606      	mov	r6, r0
 8008bbc:	460c      	mov	r4, r1
 8008bbe:	b125      	cbz	r5, 8008bca <__swsetup_r+0x16>
 8008bc0:	69ab      	ldr	r3, [r5, #24]
 8008bc2:	b913      	cbnz	r3, 8008bca <__swsetup_r+0x16>
 8008bc4:	4628      	mov	r0, r5
 8008bc6:	f000 f985 	bl	8008ed4 <__sinit>
 8008bca:	4b2e      	ldr	r3, [pc, #184]	; (8008c84 <__swsetup_r+0xd0>)
 8008bcc:	429c      	cmp	r4, r3
 8008bce:	d10f      	bne.n	8008bf0 <__swsetup_r+0x3c>
 8008bd0:	686c      	ldr	r4, [r5, #4]
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008bd8:	0719      	lsls	r1, r3, #28
 8008bda:	d42c      	bmi.n	8008c36 <__swsetup_r+0x82>
 8008bdc:	06dd      	lsls	r5, r3, #27
 8008bde:	d411      	bmi.n	8008c04 <__swsetup_r+0x50>
 8008be0:	2309      	movs	r3, #9
 8008be2:	6033      	str	r3, [r6, #0]
 8008be4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008be8:	81a3      	strh	r3, [r4, #12]
 8008bea:	f04f 30ff 	mov.w	r0, #4294967295
 8008bee:	e03e      	b.n	8008c6e <__swsetup_r+0xba>
 8008bf0:	4b25      	ldr	r3, [pc, #148]	; (8008c88 <__swsetup_r+0xd4>)
 8008bf2:	429c      	cmp	r4, r3
 8008bf4:	d101      	bne.n	8008bfa <__swsetup_r+0x46>
 8008bf6:	68ac      	ldr	r4, [r5, #8]
 8008bf8:	e7eb      	b.n	8008bd2 <__swsetup_r+0x1e>
 8008bfa:	4b24      	ldr	r3, [pc, #144]	; (8008c8c <__swsetup_r+0xd8>)
 8008bfc:	429c      	cmp	r4, r3
 8008bfe:	bf08      	it	eq
 8008c00:	68ec      	ldreq	r4, [r5, #12]
 8008c02:	e7e6      	b.n	8008bd2 <__swsetup_r+0x1e>
 8008c04:	0758      	lsls	r0, r3, #29
 8008c06:	d512      	bpl.n	8008c2e <__swsetup_r+0x7a>
 8008c08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c0a:	b141      	cbz	r1, 8008c1e <__swsetup_r+0x6a>
 8008c0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c10:	4299      	cmp	r1, r3
 8008c12:	d002      	beq.n	8008c1a <__swsetup_r+0x66>
 8008c14:	4630      	mov	r0, r6
 8008c16:	f7ff fb31 	bl	800827c <_free_r>
 8008c1a:	2300      	movs	r3, #0
 8008c1c:	6363      	str	r3, [r4, #52]	; 0x34
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008c24:	81a3      	strh	r3, [r4, #12]
 8008c26:	2300      	movs	r3, #0
 8008c28:	6063      	str	r3, [r4, #4]
 8008c2a:	6923      	ldr	r3, [r4, #16]
 8008c2c:	6023      	str	r3, [r4, #0]
 8008c2e:	89a3      	ldrh	r3, [r4, #12]
 8008c30:	f043 0308 	orr.w	r3, r3, #8
 8008c34:	81a3      	strh	r3, [r4, #12]
 8008c36:	6923      	ldr	r3, [r4, #16]
 8008c38:	b94b      	cbnz	r3, 8008c4e <__swsetup_r+0x9a>
 8008c3a:	89a3      	ldrh	r3, [r4, #12]
 8008c3c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008c40:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c44:	d003      	beq.n	8008c4e <__swsetup_r+0x9a>
 8008c46:	4621      	mov	r1, r4
 8008c48:	4630      	mov	r0, r6
 8008c4a:	f000 fa09 	bl	8009060 <__smakebuf_r>
 8008c4e:	89a0      	ldrh	r0, [r4, #12]
 8008c50:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c54:	f010 0301 	ands.w	r3, r0, #1
 8008c58:	d00a      	beq.n	8008c70 <__swsetup_r+0xbc>
 8008c5a:	2300      	movs	r3, #0
 8008c5c:	60a3      	str	r3, [r4, #8]
 8008c5e:	6963      	ldr	r3, [r4, #20]
 8008c60:	425b      	negs	r3, r3
 8008c62:	61a3      	str	r3, [r4, #24]
 8008c64:	6923      	ldr	r3, [r4, #16]
 8008c66:	b943      	cbnz	r3, 8008c7a <__swsetup_r+0xc6>
 8008c68:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008c6c:	d1ba      	bne.n	8008be4 <__swsetup_r+0x30>
 8008c6e:	bd70      	pop	{r4, r5, r6, pc}
 8008c70:	0781      	lsls	r1, r0, #30
 8008c72:	bf58      	it	pl
 8008c74:	6963      	ldrpl	r3, [r4, #20]
 8008c76:	60a3      	str	r3, [r4, #8]
 8008c78:	e7f4      	b.n	8008c64 <__swsetup_r+0xb0>
 8008c7a:	2000      	movs	r0, #0
 8008c7c:	e7f7      	b.n	8008c6e <__swsetup_r+0xba>
 8008c7e:	bf00      	nop
 8008c80:	20000010 	.word	0x20000010
 8008c84:	080097c4 	.word	0x080097c4
 8008c88:	080097e4 	.word	0x080097e4
 8008c8c:	080097a4 	.word	0x080097a4

08008c90 <abort>:
 8008c90:	b508      	push	{r3, lr}
 8008c92:	2006      	movs	r0, #6
 8008c94:	f000 fa54 	bl	8009140 <raise>
 8008c98:	2001      	movs	r0, #1
 8008c9a:	f7f8 ff85 	bl	8001ba8 <_exit>
	...

08008ca0 <__sflush_r>:
 8008ca0:	898a      	ldrh	r2, [r1, #12]
 8008ca2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ca6:	4605      	mov	r5, r0
 8008ca8:	0710      	lsls	r0, r2, #28
 8008caa:	460c      	mov	r4, r1
 8008cac:	d458      	bmi.n	8008d60 <__sflush_r+0xc0>
 8008cae:	684b      	ldr	r3, [r1, #4]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	dc05      	bgt.n	8008cc0 <__sflush_r+0x20>
 8008cb4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	dc02      	bgt.n	8008cc0 <__sflush_r+0x20>
 8008cba:	2000      	movs	r0, #0
 8008cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cc2:	2e00      	cmp	r6, #0
 8008cc4:	d0f9      	beq.n	8008cba <__sflush_r+0x1a>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008ccc:	682f      	ldr	r7, [r5, #0]
 8008cce:	602b      	str	r3, [r5, #0]
 8008cd0:	d032      	beq.n	8008d38 <__sflush_r+0x98>
 8008cd2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008cd4:	89a3      	ldrh	r3, [r4, #12]
 8008cd6:	075a      	lsls	r2, r3, #29
 8008cd8:	d505      	bpl.n	8008ce6 <__sflush_r+0x46>
 8008cda:	6863      	ldr	r3, [r4, #4]
 8008cdc:	1ac0      	subs	r0, r0, r3
 8008cde:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008ce0:	b10b      	cbz	r3, 8008ce6 <__sflush_r+0x46>
 8008ce2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ce4:	1ac0      	subs	r0, r0, r3
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	4602      	mov	r2, r0
 8008cea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008cec:	6a21      	ldr	r1, [r4, #32]
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b0      	blx	r6
 8008cf2:	1c43      	adds	r3, r0, #1
 8008cf4:	89a3      	ldrh	r3, [r4, #12]
 8008cf6:	d106      	bne.n	8008d06 <__sflush_r+0x66>
 8008cf8:	6829      	ldr	r1, [r5, #0]
 8008cfa:	291d      	cmp	r1, #29
 8008cfc:	d82c      	bhi.n	8008d58 <__sflush_r+0xb8>
 8008cfe:	4a2a      	ldr	r2, [pc, #168]	; (8008da8 <__sflush_r+0x108>)
 8008d00:	40ca      	lsrs	r2, r1
 8008d02:	07d6      	lsls	r6, r2, #31
 8008d04:	d528      	bpl.n	8008d58 <__sflush_r+0xb8>
 8008d06:	2200      	movs	r2, #0
 8008d08:	6062      	str	r2, [r4, #4]
 8008d0a:	04d9      	lsls	r1, r3, #19
 8008d0c:	6922      	ldr	r2, [r4, #16]
 8008d0e:	6022      	str	r2, [r4, #0]
 8008d10:	d504      	bpl.n	8008d1c <__sflush_r+0x7c>
 8008d12:	1c42      	adds	r2, r0, #1
 8008d14:	d101      	bne.n	8008d1a <__sflush_r+0x7a>
 8008d16:	682b      	ldr	r3, [r5, #0]
 8008d18:	b903      	cbnz	r3, 8008d1c <__sflush_r+0x7c>
 8008d1a:	6560      	str	r0, [r4, #84]	; 0x54
 8008d1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008d1e:	602f      	str	r7, [r5, #0]
 8008d20:	2900      	cmp	r1, #0
 8008d22:	d0ca      	beq.n	8008cba <__sflush_r+0x1a>
 8008d24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008d28:	4299      	cmp	r1, r3
 8008d2a:	d002      	beq.n	8008d32 <__sflush_r+0x92>
 8008d2c:	4628      	mov	r0, r5
 8008d2e:	f7ff faa5 	bl	800827c <_free_r>
 8008d32:	2000      	movs	r0, #0
 8008d34:	6360      	str	r0, [r4, #52]	; 0x34
 8008d36:	e7c1      	b.n	8008cbc <__sflush_r+0x1c>
 8008d38:	6a21      	ldr	r1, [r4, #32]
 8008d3a:	2301      	movs	r3, #1
 8008d3c:	4628      	mov	r0, r5
 8008d3e:	47b0      	blx	r6
 8008d40:	1c41      	adds	r1, r0, #1
 8008d42:	d1c7      	bne.n	8008cd4 <__sflush_r+0x34>
 8008d44:	682b      	ldr	r3, [r5, #0]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d0c4      	beq.n	8008cd4 <__sflush_r+0x34>
 8008d4a:	2b1d      	cmp	r3, #29
 8008d4c:	d001      	beq.n	8008d52 <__sflush_r+0xb2>
 8008d4e:	2b16      	cmp	r3, #22
 8008d50:	d101      	bne.n	8008d56 <__sflush_r+0xb6>
 8008d52:	602f      	str	r7, [r5, #0]
 8008d54:	e7b1      	b.n	8008cba <__sflush_r+0x1a>
 8008d56:	89a3      	ldrh	r3, [r4, #12]
 8008d58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d5c:	81a3      	strh	r3, [r4, #12]
 8008d5e:	e7ad      	b.n	8008cbc <__sflush_r+0x1c>
 8008d60:	690f      	ldr	r7, [r1, #16]
 8008d62:	2f00      	cmp	r7, #0
 8008d64:	d0a9      	beq.n	8008cba <__sflush_r+0x1a>
 8008d66:	0793      	lsls	r3, r2, #30
 8008d68:	680e      	ldr	r6, [r1, #0]
 8008d6a:	bf08      	it	eq
 8008d6c:	694b      	ldreq	r3, [r1, #20]
 8008d6e:	600f      	str	r7, [r1, #0]
 8008d70:	bf18      	it	ne
 8008d72:	2300      	movne	r3, #0
 8008d74:	eba6 0807 	sub.w	r8, r6, r7
 8008d78:	608b      	str	r3, [r1, #8]
 8008d7a:	f1b8 0f00 	cmp.w	r8, #0
 8008d7e:	dd9c      	ble.n	8008cba <__sflush_r+0x1a>
 8008d80:	6a21      	ldr	r1, [r4, #32]
 8008d82:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008d84:	4643      	mov	r3, r8
 8008d86:	463a      	mov	r2, r7
 8008d88:	4628      	mov	r0, r5
 8008d8a:	47b0      	blx	r6
 8008d8c:	2800      	cmp	r0, #0
 8008d8e:	dc06      	bgt.n	8008d9e <__sflush_r+0xfe>
 8008d90:	89a3      	ldrh	r3, [r4, #12]
 8008d92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d96:	81a3      	strh	r3, [r4, #12]
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	e78e      	b.n	8008cbc <__sflush_r+0x1c>
 8008d9e:	4407      	add	r7, r0
 8008da0:	eba8 0800 	sub.w	r8, r8, r0
 8008da4:	e7e9      	b.n	8008d7a <__sflush_r+0xda>
 8008da6:	bf00      	nop
 8008da8:	20400001 	.word	0x20400001

08008dac <_fflush_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	690b      	ldr	r3, [r1, #16]
 8008db0:	4605      	mov	r5, r0
 8008db2:	460c      	mov	r4, r1
 8008db4:	b913      	cbnz	r3, 8008dbc <_fflush_r+0x10>
 8008db6:	2500      	movs	r5, #0
 8008db8:	4628      	mov	r0, r5
 8008dba:	bd38      	pop	{r3, r4, r5, pc}
 8008dbc:	b118      	cbz	r0, 8008dc6 <_fflush_r+0x1a>
 8008dbe:	6983      	ldr	r3, [r0, #24]
 8008dc0:	b90b      	cbnz	r3, 8008dc6 <_fflush_r+0x1a>
 8008dc2:	f000 f887 	bl	8008ed4 <__sinit>
 8008dc6:	4b14      	ldr	r3, [pc, #80]	; (8008e18 <_fflush_r+0x6c>)
 8008dc8:	429c      	cmp	r4, r3
 8008dca:	d11b      	bne.n	8008e04 <_fflush_r+0x58>
 8008dcc:	686c      	ldr	r4, [r5, #4]
 8008dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d0ef      	beq.n	8008db6 <_fflush_r+0xa>
 8008dd6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008dd8:	07d0      	lsls	r0, r2, #31
 8008dda:	d404      	bmi.n	8008de6 <_fflush_r+0x3a>
 8008ddc:	0599      	lsls	r1, r3, #22
 8008dde:	d402      	bmi.n	8008de6 <_fflush_r+0x3a>
 8008de0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008de2:	f000 f915 	bl	8009010 <__retarget_lock_acquire_recursive>
 8008de6:	4628      	mov	r0, r5
 8008de8:	4621      	mov	r1, r4
 8008dea:	f7ff ff59 	bl	8008ca0 <__sflush_r>
 8008dee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008df0:	07da      	lsls	r2, r3, #31
 8008df2:	4605      	mov	r5, r0
 8008df4:	d4e0      	bmi.n	8008db8 <_fflush_r+0xc>
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	059b      	lsls	r3, r3, #22
 8008dfa:	d4dd      	bmi.n	8008db8 <_fflush_r+0xc>
 8008dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008dfe:	f000 f908 	bl	8009012 <__retarget_lock_release_recursive>
 8008e02:	e7d9      	b.n	8008db8 <_fflush_r+0xc>
 8008e04:	4b05      	ldr	r3, [pc, #20]	; (8008e1c <_fflush_r+0x70>)
 8008e06:	429c      	cmp	r4, r3
 8008e08:	d101      	bne.n	8008e0e <_fflush_r+0x62>
 8008e0a:	68ac      	ldr	r4, [r5, #8]
 8008e0c:	e7df      	b.n	8008dce <_fflush_r+0x22>
 8008e0e:	4b04      	ldr	r3, [pc, #16]	; (8008e20 <_fflush_r+0x74>)
 8008e10:	429c      	cmp	r4, r3
 8008e12:	bf08      	it	eq
 8008e14:	68ec      	ldreq	r4, [r5, #12]
 8008e16:	e7da      	b.n	8008dce <_fflush_r+0x22>
 8008e18:	080097c4 	.word	0x080097c4
 8008e1c:	080097e4 	.word	0x080097e4
 8008e20:	080097a4 	.word	0x080097a4

08008e24 <std>:
 8008e24:	2300      	movs	r3, #0
 8008e26:	b510      	push	{r4, lr}
 8008e28:	4604      	mov	r4, r0
 8008e2a:	e9c0 3300 	strd	r3, r3, [r0]
 8008e2e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e32:	6083      	str	r3, [r0, #8]
 8008e34:	8181      	strh	r1, [r0, #12]
 8008e36:	6643      	str	r3, [r0, #100]	; 0x64
 8008e38:	81c2      	strh	r2, [r0, #14]
 8008e3a:	6183      	str	r3, [r0, #24]
 8008e3c:	4619      	mov	r1, r3
 8008e3e:	2208      	movs	r2, #8
 8008e40:	305c      	adds	r0, #92	; 0x5c
 8008e42:	f7fd fb59 	bl	80064f8 <memset>
 8008e46:	4b05      	ldr	r3, [pc, #20]	; (8008e5c <std+0x38>)
 8008e48:	6263      	str	r3, [r4, #36]	; 0x24
 8008e4a:	4b05      	ldr	r3, [pc, #20]	; (8008e60 <std+0x3c>)
 8008e4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8008e4e:	4b05      	ldr	r3, [pc, #20]	; (8008e64 <std+0x40>)
 8008e50:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008e52:	4b05      	ldr	r3, [pc, #20]	; (8008e68 <std+0x44>)
 8008e54:	6224      	str	r4, [r4, #32]
 8008e56:	6323      	str	r3, [r4, #48]	; 0x30
 8008e58:	bd10      	pop	{r4, pc}
 8008e5a:	bf00      	nop
 8008e5c:	08009179 	.word	0x08009179
 8008e60:	0800919b 	.word	0x0800919b
 8008e64:	080091d3 	.word	0x080091d3
 8008e68:	080091f7 	.word	0x080091f7

08008e6c <_cleanup_r>:
 8008e6c:	4901      	ldr	r1, [pc, #4]	; (8008e74 <_cleanup_r+0x8>)
 8008e6e:	f000 b8af 	b.w	8008fd0 <_fwalk_reent>
 8008e72:	bf00      	nop
 8008e74:	08008dad 	.word	0x08008dad

08008e78 <__sfmoreglue>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	2268      	movs	r2, #104	; 0x68
 8008e7c:	1e4d      	subs	r5, r1, #1
 8008e7e:	4355      	muls	r5, r2
 8008e80:	460e      	mov	r6, r1
 8008e82:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008e86:	f7ff fa65 	bl	8008354 <_malloc_r>
 8008e8a:	4604      	mov	r4, r0
 8008e8c:	b140      	cbz	r0, 8008ea0 <__sfmoreglue+0x28>
 8008e8e:	2100      	movs	r1, #0
 8008e90:	e9c0 1600 	strd	r1, r6, [r0]
 8008e94:	300c      	adds	r0, #12
 8008e96:	60a0      	str	r0, [r4, #8]
 8008e98:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008e9c:	f7fd fb2c 	bl	80064f8 <memset>
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}

08008ea4 <__sfp_lock_acquire>:
 8008ea4:	4801      	ldr	r0, [pc, #4]	; (8008eac <__sfp_lock_acquire+0x8>)
 8008ea6:	f000 b8b3 	b.w	8009010 <__retarget_lock_acquire_recursive>
 8008eaa:	bf00      	nop
 8008eac:	20000415 	.word	0x20000415

08008eb0 <__sfp_lock_release>:
 8008eb0:	4801      	ldr	r0, [pc, #4]	; (8008eb8 <__sfp_lock_release+0x8>)
 8008eb2:	f000 b8ae 	b.w	8009012 <__retarget_lock_release_recursive>
 8008eb6:	bf00      	nop
 8008eb8:	20000415 	.word	0x20000415

08008ebc <__sinit_lock_acquire>:
 8008ebc:	4801      	ldr	r0, [pc, #4]	; (8008ec4 <__sinit_lock_acquire+0x8>)
 8008ebe:	f000 b8a7 	b.w	8009010 <__retarget_lock_acquire_recursive>
 8008ec2:	bf00      	nop
 8008ec4:	20000416 	.word	0x20000416

08008ec8 <__sinit_lock_release>:
 8008ec8:	4801      	ldr	r0, [pc, #4]	; (8008ed0 <__sinit_lock_release+0x8>)
 8008eca:	f000 b8a2 	b.w	8009012 <__retarget_lock_release_recursive>
 8008ece:	bf00      	nop
 8008ed0:	20000416 	.word	0x20000416

08008ed4 <__sinit>:
 8008ed4:	b510      	push	{r4, lr}
 8008ed6:	4604      	mov	r4, r0
 8008ed8:	f7ff fff0 	bl	8008ebc <__sinit_lock_acquire>
 8008edc:	69a3      	ldr	r3, [r4, #24]
 8008ede:	b11b      	cbz	r3, 8008ee8 <__sinit+0x14>
 8008ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ee4:	f7ff bff0 	b.w	8008ec8 <__sinit_lock_release>
 8008ee8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008eec:	6523      	str	r3, [r4, #80]	; 0x50
 8008eee:	4b13      	ldr	r3, [pc, #76]	; (8008f3c <__sinit+0x68>)
 8008ef0:	4a13      	ldr	r2, [pc, #76]	; (8008f40 <__sinit+0x6c>)
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	62a2      	str	r2, [r4, #40]	; 0x28
 8008ef6:	42a3      	cmp	r3, r4
 8008ef8:	bf04      	itt	eq
 8008efa:	2301      	moveq	r3, #1
 8008efc:	61a3      	streq	r3, [r4, #24]
 8008efe:	4620      	mov	r0, r4
 8008f00:	f000 f820 	bl	8008f44 <__sfp>
 8008f04:	6060      	str	r0, [r4, #4]
 8008f06:	4620      	mov	r0, r4
 8008f08:	f000 f81c 	bl	8008f44 <__sfp>
 8008f0c:	60a0      	str	r0, [r4, #8]
 8008f0e:	4620      	mov	r0, r4
 8008f10:	f000 f818 	bl	8008f44 <__sfp>
 8008f14:	2200      	movs	r2, #0
 8008f16:	60e0      	str	r0, [r4, #12]
 8008f18:	2104      	movs	r1, #4
 8008f1a:	6860      	ldr	r0, [r4, #4]
 8008f1c:	f7ff ff82 	bl	8008e24 <std>
 8008f20:	68a0      	ldr	r0, [r4, #8]
 8008f22:	2201      	movs	r2, #1
 8008f24:	2109      	movs	r1, #9
 8008f26:	f7ff ff7d 	bl	8008e24 <std>
 8008f2a:	68e0      	ldr	r0, [r4, #12]
 8008f2c:	2202      	movs	r2, #2
 8008f2e:	2112      	movs	r1, #18
 8008f30:	f7ff ff78 	bl	8008e24 <std>
 8008f34:	2301      	movs	r3, #1
 8008f36:	61a3      	str	r3, [r4, #24]
 8008f38:	e7d2      	b.n	8008ee0 <__sinit+0xc>
 8008f3a:	bf00      	nop
 8008f3c:	08009428 	.word	0x08009428
 8008f40:	08008e6d 	.word	0x08008e6d

08008f44 <__sfp>:
 8008f44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f46:	4607      	mov	r7, r0
 8008f48:	f7ff ffac 	bl	8008ea4 <__sfp_lock_acquire>
 8008f4c:	4b1e      	ldr	r3, [pc, #120]	; (8008fc8 <__sfp+0x84>)
 8008f4e:	681e      	ldr	r6, [r3, #0]
 8008f50:	69b3      	ldr	r3, [r6, #24]
 8008f52:	b913      	cbnz	r3, 8008f5a <__sfp+0x16>
 8008f54:	4630      	mov	r0, r6
 8008f56:	f7ff ffbd 	bl	8008ed4 <__sinit>
 8008f5a:	3648      	adds	r6, #72	; 0x48
 8008f5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008f60:	3b01      	subs	r3, #1
 8008f62:	d503      	bpl.n	8008f6c <__sfp+0x28>
 8008f64:	6833      	ldr	r3, [r6, #0]
 8008f66:	b30b      	cbz	r3, 8008fac <__sfp+0x68>
 8008f68:	6836      	ldr	r6, [r6, #0]
 8008f6a:	e7f7      	b.n	8008f5c <__sfp+0x18>
 8008f6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008f70:	b9d5      	cbnz	r5, 8008fa8 <__sfp+0x64>
 8008f72:	4b16      	ldr	r3, [pc, #88]	; (8008fcc <__sfp+0x88>)
 8008f74:	60e3      	str	r3, [r4, #12]
 8008f76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008f7a:	6665      	str	r5, [r4, #100]	; 0x64
 8008f7c:	f000 f847 	bl	800900e <__retarget_lock_init_recursive>
 8008f80:	f7ff ff96 	bl	8008eb0 <__sfp_lock_release>
 8008f84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008f88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008f8c:	6025      	str	r5, [r4, #0]
 8008f8e:	61a5      	str	r5, [r4, #24]
 8008f90:	2208      	movs	r2, #8
 8008f92:	4629      	mov	r1, r5
 8008f94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f98:	f7fd faae 	bl	80064f8 <memset>
 8008f9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008fa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008fa4:	4620      	mov	r0, r4
 8008fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008fa8:	3468      	adds	r4, #104	; 0x68
 8008faa:	e7d9      	b.n	8008f60 <__sfp+0x1c>
 8008fac:	2104      	movs	r1, #4
 8008fae:	4638      	mov	r0, r7
 8008fb0:	f7ff ff62 	bl	8008e78 <__sfmoreglue>
 8008fb4:	4604      	mov	r4, r0
 8008fb6:	6030      	str	r0, [r6, #0]
 8008fb8:	2800      	cmp	r0, #0
 8008fba:	d1d5      	bne.n	8008f68 <__sfp+0x24>
 8008fbc:	f7ff ff78 	bl	8008eb0 <__sfp_lock_release>
 8008fc0:	230c      	movs	r3, #12
 8008fc2:	603b      	str	r3, [r7, #0]
 8008fc4:	e7ee      	b.n	8008fa4 <__sfp+0x60>
 8008fc6:	bf00      	nop
 8008fc8:	08009428 	.word	0x08009428
 8008fcc:	ffff0001 	.word	0xffff0001

08008fd0 <_fwalk_reent>:
 8008fd0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fd4:	4606      	mov	r6, r0
 8008fd6:	4688      	mov	r8, r1
 8008fd8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008fdc:	2700      	movs	r7, #0
 8008fde:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fe2:	f1b9 0901 	subs.w	r9, r9, #1
 8008fe6:	d505      	bpl.n	8008ff4 <_fwalk_reent+0x24>
 8008fe8:	6824      	ldr	r4, [r4, #0]
 8008fea:	2c00      	cmp	r4, #0
 8008fec:	d1f7      	bne.n	8008fde <_fwalk_reent+0xe>
 8008fee:	4638      	mov	r0, r7
 8008ff0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ff4:	89ab      	ldrh	r3, [r5, #12]
 8008ff6:	2b01      	cmp	r3, #1
 8008ff8:	d907      	bls.n	800900a <_fwalk_reent+0x3a>
 8008ffa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ffe:	3301      	adds	r3, #1
 8009000:	d003      	beq.n	800900a <_fwalk_reent+0x3a>
 8009002:	4629      	mov	r1, r5
 8009004:	4630      	mov	r0, r6
 8009006:	47c0      	blx	r8
 8009008:	4307      	orrs	r7, r0
 800900a:	3568      	adds	r5, #104	; 0x68
 800900c:	e7e9      	b.n	8008fe2 <_fwalk_reent+0x12>

0800900e <__retarget_lock_init_recursive>:
 800900e:	4770      	bx	lr

08009010 <__retarget_lock_acquire_recursive>:
 8009010:	4770      	bx	lr

08009012 <__retarget_lock_release_recursive>:
 8009012:	4770      	bx	lr

08009014 <__swhatbuf_r>:
 8009014:	b570      	push	{r4, r5, r6, lr}
 8009016:	460e      	mov	r6, r1
 8009018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800901c:	2900      	cmp	r1, #0
 800901e:	b096      	sub	sp, #88	; 0x58
 8009020:	4614      	mov	r4, r2
 8009022:	461d      	mov	r5, r3
 8009024:	da08      	bge.n	8009038 <__swhatbuf_r+0x24>
 8009026:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800902a:	2200      	movs	r2, #0
 800902c:	602a      	str	r2, [r5, #0]
 800902e:	061a      	lsls	r2, r3, #24
 8009030:	d410      	bmi.n	8009054 <__swhatbuf_r+0x40>
 8009032:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009036:	e00e      	b.n	8009056 <__swhatbuf_r+0x42>
 8009038:	466a      	mov	r2, sp
 800903a:	f000 f903 	bl	8009244 <_fstat_r>
 800903e:	2800      	cmp	r0, #0
 8009040:	dbf1      	blt.n	8009026 <__swhatbuf_r+0x12>
 8009042:	9a01      	ldr	r2, [sp, #4]
 8009044:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009048:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800904c:	425a      	negs	r2, r3
 800904e:	415a      	adcs	r2, r3
 8009050:	602a      	str	r2, [r5, #0]
 8009052:	e7ee      	b.n	8009032 <__swhatbuf_r+0x1e>
 8009054:	2340      	movs	r3, #64	; 0x40
 8009056:	2000      	movs	r0, #0
 8009058:	6023      	str	r3, [r4, #0]
 800905a:	b016      	add	sp, #88	; 0x58
 800905c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009060 <__smakebuf_r>:
 8009060:	898b      	ldrh	r3, [r1, #12]
 8009062:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009064:	079d      	lsls	r5, r3, #30
 8009066:	4606      	mov	r6, r0
 8009068:	460c      	mov	r4, r1
 800906a:	d507      	bpl.n	800907c <__smakebuf_r+0x1c>
 800906c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009070:	6023      	str	r3, [r4, #0]
 8009072:	6123      	str	r3, [r4, #16]
 8009074:	2301      	movs	r3, #1
 8009076:	6163      	str	r3, [r4, #20]
 8009078:	b002      	add	sp, #8
 800907a:	bd70      	pop	{r4, r5, r6, pc}
 800907c:	ab01      	add	r3, sp, #4
 800907e:	466a      	mov	r2, sp
 8009080:	f7ff ffc8 	bl	8009014 <__swhatbuf_r>
 8009084:	9900      	ldr	r1, [sp, #0]
 8009086:	4605      	mov	r5, r0
 8009088:	4630      	mov	r0, r6
 800908a:	f7ff f963 	bl	8008354 <_malloc_r>
 800908e:	b948      	cbnz	r0, 80090a4 <__smakebuf_r+0x44>
 8009090:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009094:	059a      	lsls	r2, r3, #22
 8009096:	d4ef      	bmi.n	8009078 <__smakebuf_r+0x18>
 8009098:	f023 0303 	bic.w	r3, r3, #3
 800909c:	f043 0302 	orr.w	r3, r3, #2
 80090a0:	81a3      	strh	r3, [r4, #12]
 80090a2:	e7e3      	b.n	800906c <__smakebuf_r+0xc>
 80090a4:	4b0d      	ldr	r3, [pc, #52]	; (80090dc <__smakebuf_r+0x7c>)
 80090a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	6020      	str	r0, [r4, #0]
 80090ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80090b0:	81a3      	strh	r3, [r4, #12]
 80090b2:	9b00      	ldr	r3, [sp, #0]
 80090b4:	6163      	str	r3, [r4, #20]
 80090b6:	9b01      	ldr	r3, [sp, #4]
 80090b8:	6120      	str	r0, [r4, #16]
 80090ba:	b15b      	cbz	r3, 80090d4 <__smakebuf_r+0x74>
 80090bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090c0:	4630      	mov	r0, r6
 80090c2:	f000 f8d1 	bl	8009268 <_isatty_r>
 80090c6:	b128      	cbz	r0, 80090d4 <__smakebuf_r+0x74>
 80090c8:	89a3      	ldrh	r3, [r4, #12]
 80090ca:	f023 0303 	bic.w	r3, r3, #3
 80090ce:	f043 0301 	orr.w	r3, r3, #1
 80090d2:	81a3      	strh	r3, [r4, #12]
 80090d4:	89a0      	ldrh	r0, [r4, #12]
 80090d6:	4305      	orrs	r5, r0
 80090d8:	81a5      	strh	r5, [r4, #12]
 80090da:	e7cd      	b.n	8009078 <__smakebuf_r+0x18>
 80090dc:	08008e6d 	.word	0x08008e6d

080090e0 <_malloc_usable_size_r>:
 80090e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090e4:	1f18      	subs	r0, r3, #4
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	bfbc      	itt	lt
 80090ea:	580b      	ldrlt	r3, [r1, r0]
 80090ec:	18c0      	addlt	r0, r0, r3
 80090ee:	4770      	bx	lr

080090f0 <_raise_r>:
 80090f0:	291f      	cmp	r1, #31
 80090f2:	b538      	push	{r3, r4, r5, lr}
 80090f4:	4604      	mov	r4, r0
 80090f6:	460d      	mov	r5, r1
 80090f8:	d904      	bls.n	8009104 <_raise_r+0x14>
 80090fa:	2316      	movs	r3, #22
 80090fc:	6003      	str	r3, [r0, #0]
 80090fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009102:	bd38      	pop	{r3, r4, r5, pc}
 8009104:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009106:	b112      	cbz	r2, 800910e <_raise_r+0x1e>
 8009108:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800910c:	b94b      	cbnz	r3, 8009122 <_raise_r+0x32>
 800910e:	4620      	mov	r0, r4
 8009110:	f000 f830 	bl	8009174 <_getpid_r>
 8009114:	462a      	mov	r2, r5
 8009116:	4601      	mov	r1, r0
 8009118:	4620      	mov	r0, r4
 800911a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800911e:	f000 b817 	b.w	8009150 <_kill_r>
 8009122:	2b01      	cmp	r3, #1
 8009124:	d00a      	beq.n	800913c <_raise_r+0x4c>
 8009126:	1c59      	adds	r1, r3, #1
 8009128:	d103      	bne.n	8009132 <_raise_r+0x42>
 800912a:	2316      	movs	r3, #22
 800912c:	6003      	str	r3, [r0, #0]
 800912e:	2001      	movs	r0, #1
 8009130:	e7e7      	b.n	8009102 <_raise_r+0x12>
 8009132:	2400      	movs	r4, #0
 8009134:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009138:	4628      	mov	r0, r5
 800913a:	4798      	blx	r3
 800913c:	2000      	movs	r0, #0
 800913e:	e7e0      	b.n	8009102 <_raise_r+0x12>

08009140 <raise>:
 8009140:	4b02      	ldr	r3, [pc, #8]	; (800914c <raise+0xc>)
 8009142:	4601      	mov	r1, r0
 8009144:	6818      	ldr	r0, [r3, #0]
 8009146:	f7ff bfd3 	b.w	80090f0 <_raise_r>
 800914a:	bf00      	nop
 800914c:	20000010 	.word	0x20000010

08009150 <_kill_r>:
 8009150:	b538      	push	{r3, r4, r5, lr}
 8009152:	4d07      	ldr	r5, [pc, #28]	; (8009170 <_kill_r+0x20>)
 8009154:	2300      	movs	r3, #0
 8009156:	4604      	mov	r4, r0
 8009158:	4608      	mov	r0, r1
 800915a:	4611      	mov	r1, r2
 800915c:	602b      	str	r3, [r5, #0]
 800915e:	f7f8 fd13 	bl	8001b88 <_kill>
 8009162:	1c43      	adds	r3, r0, #1
 8009164:	d102      	bne.n	800916c <_kill_r+0x1c>
 8009166:	682b      	ldr	r3, [r5, #0]
 8009168:	b103      	cbz	r3, 800916c <_kill_r+0x1c>
 800916a:	6023      	str	r3, [r4, #0]
 800916c:	bd38      	pop	{r3, r4, r5, pc}
 800916e:	bf00      	nop
 8009170:	20000410 	.word	0x20000410

08009174 <_getpid_r>:
 8009174:	f7f8 bd00 	b.w	8001b78 <_getpid>

08009178 <__sread>:
 8009178:	b510      	push	{r4, lr}
 800917a:	460c      	mov	r4, r1
 800917c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009180:	f000 f894 	bl	80092ac <_read_r>
 8009184:	2800      	cmp	r0, #0
 8009186:	bfab      	itete	ge
 8009188:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800918a:	89a3      	ldrhlt	r3, [r4, #12]
 800918c:	181b      	addge	r3, r3, r0
 800918e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009192:	bfac      	ite	ge
 8009194:	6563      	strge	r3, [r4, #84]	; 0x54
 8009196:	81a3      	strhlt	r3, [r4, #12]
 8009198:	bd10      	pop	{r4, pc}

0800919a <__swrite>:
 800919a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800919e:	461f      	mov	r7, r3
 80091a0:	898b      	ldrh	r3, [r1, #12]
 80091a2:	05db      	lsls	r3, r3, #23
 80091a4:	4605      	mov	r5, r0
 80091a6:	460c      	mov	r4, r1
 80091a8:	4616      	mov	r6, r2
 80091aa:	d505      	bpl.n	80091b8 <__swrite+0x1e>
 80091ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091b0:	2302      	movs	r3, #2
 80091b2:	2200      	movs	r2, #0
 80091b4:	f000 f868 	bl	8009288 <_lseek_r>
 80091b8:	89a3      	ldrh	r3, [r4, #12]
 80091ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80091c2:	81a3      	strh	r3, [r4, #12]
 80091c4:	4632      	mov	r2, r6
 80091c6:	463b      	mov	r3, r7
 80091c8:	4628      	mov	r0, r5
 80091ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80091ce:	f000 b817 	b.w	8009200 <_write_r>

080091d2 <__sseek>:
 80091d2:	b510      	push	{r4, lr}
 80091d4:	460c      	mov	r4, r1
 80091d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091da:	f000 f855 	bl	8009288 <_lseek_r>
 80091de:	1c43      	adds	r3, r0, #1
 80091e0:	89a3      	ldrh	r3, [r4, #12]
 80091e2:	bf15      	itete	ne
 80091e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80091e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80091ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80091ee:	81a3      	strheq	r3, [r4, #12]
 80091f0:	bf18      	it	ne
 80091f2:	81a3      	strhne	r3, [r4, #12]
 80091f4:	bd10      	pop	{r4, pc}

080091f6 <__sclose>:
 80091f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80091fa:	f000 b813 	b.w	8009224 <_close_r>
	...

08009200 <_write_r>:
 8009200:	b538      	push	{r3, r4, r5, lr}
 8009202:	4d07      	ldr	r5, [pc, #28]	; (8009220 <_write_r+0x20>)
 8009204:	4604      	mov	r4, r0
 8009206:	4608      	mov	r0, r1
 8009208:	4611      	mov	r1, r2
 800920a:	2200      	movs	r2, #0
 800920c:	602a      	str	r2, [r5, #0]
 800920e:	461a      	mov	r2, r3
 8009210:	f7f8 fcf1 	bl	8001bf6 <_write>
 8009214:	1c43      	adds	r3, r0, #1
 8009216:	d102      	bne.n	800921e <_write_r+0x1e>
 8009218:	682b      	ldr	r3, [r5, #0]
 800921a:	b103      	cbz	r3, 800921e <_write_r+0x1e>
 800921c:	6023      	str	r3, [r4, #0]
 800921e:	bd38      	pop	{r3, r4, r5, pc}
 8009220:	20000410 	.word	0x20000410

08009224 <_close_r>:
 8009224:	b538      	push	{r3, r4, r5, lr}
 8009226:	4d06      	ldr	r5, [pc, #24]	; (8009240 <_close_r+0x1c>)
 8009228:	2300      	movs	r3, #0
 800922a:	4604      	mov	r4, r0
 800922c:	4608      	mov	r0, r1
 800922e:	602b      	str	r3, [r5, #0]
 8009230:	f7f8 fcfd 	bl	8001c2e <_close>
 8009234:	1c43      	adds	r3, r0, #1
 8009236:	d102      	bne.n	800923e <_close_r+0x1a>
 8009238:	682b      	ldr	r3, [r5, #0]
 800923a:	b103      	cbz	r3, 800923e <_close_r+0x1a>
 800923c:	6023      	str	r3, [r4, #0]
 800923e:	bd38      	pop	{r3, r4, r5, pc}
 8009240:	20000410 	.word	0x20000410

08009244 <_fstat_r>:
 8009244:	b538      	push	{r3, r4, r5, lr}
 8009246:	4d07      	ldr	r5, [pc, #28]	; (8009264 <_fstat_r+0x20>)
 8009248:	2300      	movs	r3, #0
 800924a:	4604      	mov	r4, r0
 800924c:	4608      	mov	r0, r1
 800924e:	4611      	mov	r1, r2
 8009250:	602b      	str	r3, [r5, #0]
 8009252:	f7f8 fcf8 	bl	8001c46 <_fstat>
 8009256:	1c43      	adds	r3, r0, #1
 8009258:	d102      	bne.n	8009260 <_fstat_r+0x1c>
 800925a:	682b      	ldr	r3, [r5, #0]
 800925c:	b103      	cbz	r3, 8009260 <_fstat_r+0x1c>
 800925e:	6023      	str	r3, [r4, #0]
 8009260:	bd38      	pop	{r3, r4, r5, pc}
 8009262:	bf00      	nop
 8009264:	20000410 	.word	0x20000410

08009268 <_isatty_r>:
 8009268:	b538      	push	{r3, r4, r5, lr}
 800926a:	4d06      	ldr	r5, [pc, #24]	; (8009284 <_isatty_r+0x1c>)
 800926c:	2300      	movs	r3, #0
 800926e:	4604      	mov	r4, r0
 8009270:	4608      	mov	r0, r1
 8009272:	602b      	str	r3, [r5, #0]
 8009274:	f7f8 fcf7 	bl	8001c66 <_isatty>
 8009278:	1c43      	adds	r3, r0, #1
 800927a:	d102      	bne.n	8009282 <_isatty_r+0x1a>
 800927c:	682b      	ldr	r3, [r5, #0]
 800927e:	b103      	cbz	r3, 8009282 <_isatty_r+0x1a>
 8009280:	6023      	str	r3, [r4, #0]
 8009282:	bd38      	pop	{r3, r4, r5, pc}
 8009284:	20000410 	.word	0x20000410

08009288 <_lseek_r>:
 8009288:	b538      	push	{r3, r4, r5, lr}
 800928a:	4d07      	ldr	r5, [pc, #28]	; (80092a8 <_lseek_r+0x20>)
 800928c:	4604      	mov	r4, r0
 800928e:	4608      	mov	r0, r1
 8009290:	4611      	mov	r1, r2
 8009292:	2200      	movs	r2, #0
 8009294:	602a      	str	r2, [r5, #0]
 8009296:	461a      	mov	r2, r3
 8009298:	f7f8 fcf0 	bl	8001c7c <_lseek>
 800929c:	1c43      	adds	r3, r0, #1
 800929e:	d102      	bne.n	80092a6 <_lseek_r+0x1e>
 80092a0:	682b      	ldr	r3, [r5, #0]
 80092a2:	b103      	cbz	r3, 80092a6 <_lseek_r+0x1e>
 80092a4:	6023      	str	r3, [r4, #0]
 80092a6:	bd38      	pop	{r3, r4, r5, pc}
 80092a8:	20000410 	.word	0x20000410

080092ac <_read_r>:
 80092ac:	b538      	push	{r3, r4, r5, lr}
 80092ae:	4d07      	ldr	r5, [pc, #28]	; (80092cc <_read_r+0x20>)
 80092b0:	4604      	mov	r4, r0
 80092b2:	4608      	mov	r0, r1
 80092b4:	4611      	mov	r1, r2
 80092b6:	2200      	movs	r2, #0
 80092b8:	602a      	str	r2, [r5, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	f7f8 fc7e 	bl	8001bbc <_read>
 80092c0:	1c43      	adds	r3, r0, #1
 80092c2:	d102      	bne.n	80092ca <_read_r+0x1e>
 80092c4:	682b      	ldr	r3, [r5, #0]
 80092c6:	b103      	cbz	r3, 80092ca <_read_r+0x1e>
 80092c8:	6023      	str	r3, [r4, #0]
 80092ca:	bd38      	pop	{r3, r4, r5, pc}
 80092cc:	20000410 	.word	0x20000410

080092d0 <_init>:
 80092d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092d2:	bf00      	nop
 80092d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092d6:	bc08      	pop	{r3}
 80092d8:	469e      	mov	lr, r3
 80092da:	4770      	bx	lr

080092dc <_fini>:
 80092dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092de:	bf00      	nop
 80092e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092e2:	bc08      	pop	{r3}
 80092e4:	469e      	mov	lr, r3
 80092e6:	4770      	bx	lr
