SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/sync_muller_c_element.sv
TOPLEVEL        = sync_muller_c_element
MODULE          = test_sync_muller_c_element
PYTHONPATH      = /src
HASH            = 1-create-the-rtl-for-synchromous-muller-c-element
