<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_rt_defs.h source code [master/drivers/net/qede/base/ecore_rt_defs.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/qede/base/ecore_rt_defs.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>master</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_rt_defs.h.html'>ecore_rt_defs.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__RT_DEFS_H__">__RT_DEFS_H__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__RT_DEFS_H__" data-ref="_M/__RT_DEFS_H__">__RT_DEFS_H__</dfn></u></td></tr>
<tr><th id="9">9</th><td></td></tr>
<tr><th id="10">10</th><td><i>/* Runtime array offsets */</i></td></tr>
<tr><th id="11">11</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_0_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_0_RT_OFFSET">DORQ_REG_PF_MAX_ICID_0_RT_OFFSET</dfn>                            0</u></td></tr>
<tr><th id="12">12</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_1_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_1_RT_OFFSET">DORQ_REG_PF_MAX_ICID_1_RT_OFFSET</dfn>                            1</u></td></tr>
<tr><th id="13">13</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_2_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_2_RT_OFFSET">DORQ_REG_PF_MAX_ICID_2_RT_OFFSET</dfn>                            2</u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_3_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_3_RT_OFFSET">DORQ_REG_PF_MAX_ICID_3_RT_OFFSET</dfn>                            3</u></td></tr>
<tr><th id="15">15</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_4_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_4_RT_OFFSET">DORQ_REG_PF_MAX_ICID_4_RT_OFFSET</dfn>                            4</u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_5_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_5_RT_OFFSET">DORQ_REG_PF_MAX_ICID_5_RT_OFFSET</dfn>                            5</u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_6_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_6_RT_OFFSET">DORQ_REG_PF_MAX_ICID_6_RT_OFFSET</dfn>                            6</u></td></tr>
<tr><th id="18">18</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_MAX_ICID_7_RT_OFFSET" data-ref="_M/DORQ_REG_PF_MAX_ICID_7_RT_OFFSET">DORQ_REG_PF_MAX_ICID_7_RT_OFFSET</dfn>                            7</u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_0_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_0_RT_OFFSET">DORQ_REG_VF_MAX_ICID_0_RT_OFFSET</dfn>                            8</u></td></tr>
<tr><th id="20">20</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_1_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_1_RT_OFFSET">DORQ_REG_VF_MAX_ICID_1_RT_OFFSET</dfn>                            9</u></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_2_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_2_RT_OFFSET">DORQ_REG_VF_MAX_ICID_2_RT_OFFSET</dfn>                            10</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_3_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_3_RT_OFFSET">DORQ_REG_VF_MAX_ICID_3_RT_OFFSET</dfn>                            11</u></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_4_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_4_RT_OFFSET">DORQ_REG_VF_MAX_ICID_4_RT_OFFSET</dfn>                            12</u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_5_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_5_RT_OFFSET">DORQ_REG_VF_MAX_ICID_5_RT_OFFSET</dfn>                            13</u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_6_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_6_RT_OFFSET">DORQ_REG_VF_MAX_ICID_6_RT_OFFSET</dfn>                            14</u></td></tr>
<tr><th id="26">26</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_VF_MAX_ICID_7_RT_OFFSET" data-ref="_M/DORQ_REG_VF_MAX_ICID_7_RT_OFFSET">DORQ_REG_VF_MAX_ICID_7_RT_OFFSET</dfn>                            15</u></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PF_WAKE_ALL_RT_OFFSET" data-ref="_M/DORQ_REG_PF_WAKE_ALL_RT_OFFSET">DORQ_REG_PF_WAKE_ALL_RT_OFFSET</dfn>                              16</u></td></tr>
<tr><th id="28">28</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET" data-ref="_M/DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET">DORQ_REG_TAG1_ETHERTYPE_RT_OFFSET</dfn>                           17</u></td></tr>
<tr><th id="29">29</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_GLB_MAX_ICID_0_RT_OFFSET" data-ref="_M/DORQ_REG_GLB_MAX_ICID_0_RT_OFFSET">DORQ_REG_GLB_MAX_ICID_0_RT_OFFSET</dfn>                           18</u></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_GLB_MAX_ICID_1_RT_OFFSET" data-ref="_M/DORQ_REG_GLB_MAX_ICID_1_RT_OFFSET">DORQ_REG_GLB_MAX_ICID_1_RT_OFFSET</dfn>                           19</u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_GLB_RANGE2CONN_TYPE_0_RT_OFFSET" data-ref="_M/DORQ_REG_GLB_RANGE2CONN_TYPE_0_RT_OFFSET">DORQ_REG_GLB_RANGE2CONN_TYPE_0_RT_OFFSET</dfn>                    20</u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_GLB_RANGE2CONN_TYPE_1_RT_OFFSET" data-ref="_M/DORQ_REG_GLB_RANGE2CONN_TYPE_1_RT_OFFSET">DORQ_REG_GLB_RANGE2CONN_TYPE_1_RT_OFFSET</dfn>                    21</u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_MAX_ICID_2_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_MAX_ICID_2_RT_OFFSET">DORQ_REG_PRV_PF_MAX_ICID_2_RT_OFFSET</dfn>                        22</u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_MAX_ICID_3_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_MAX_ICID_3_RT_OFFSET">DORQ_REG_PRV_PF_MAX_ICID_3_RT_OFFSET</dfn>                        23</u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_MAX_ICID_4_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_MAX_ICID_4_RT_OFFSET">DORQ_REG_PRV_PF_MAX_ICID_4_RT_OFFSET</dfn>                        24</u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_MAX_ICID_5_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_MAX_ICID_5_RT_OFFSET">DORQ_REG_PRV_PF_MAX_ICID_5_RT_OFFSET</dfn>                        25</u></td></tr>
<tr><th id="37">37</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_MAX_ICID_2_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_MAX_ICID_2_RT_OFFSET">DORQ_REG_PRV_VF_MAX_ICID_2_RT_OFFSET</dfn>                        26</u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_MAX_ICID_3_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_MAX_ICID_3_RT_OFFSET">DORQ_REG_PRV_VF_MAX_ICID_3_RT_OFFSET</dfn>                        27</u></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_MAX_ICID_4_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_MAX_ICID_4_RT_OFFSET">DORQ_REG_PRV_VF_MAX_ICID_4_RT_OFFSET</dfn>                        28</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_MAX_ICID_5_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_MAX_ICID_5_RT_OFFSET">DORQ_REG_PRV_VF_MAX_ICID_5_RT_OFFSET</dfn>                        29</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_2_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_2_RT_OFFSET">DORQ_REG_PRV_PF_RANGE2CONN_TYPE_2_RT_OFFSET</dfn>                 30</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_3_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_3_RT_OFFSET">DORQ_REG_PRV_PF_RANGE2CONN_TYPE_3_RT_OFFSET</dfn>                 31</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_4_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_4_RT_OFFSET">DORQ_REG_PRV_PF_RANGE2CONN_TYPE_4_RT_OFFSET</dfn>                 32</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_5_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_PF_RANGE2CONN_TYPE_5_RT_OFFSET">DORQ_REG_PRV_PF_RANGE2CONN_TYPE_5_RT_OFFSET</dfn>                 33</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_2_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_2_RT_OFFSET">DORQ_REG_PRV_VF_RANGE2CONN_TYPE_2_RT_OFFSET</dfn>                 34</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_3_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_3_RT_OFFSET">DORQ_REG_PRV_VF_RANGE2CONN_TYPE_3_RT_OFFSET</dfn>                 35</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_4_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_4_RT_OFFSET">DORQ_REG_PRV_VF_RANGE2CONN_TYPE_4_RT_OFFSET</dfn>                 36</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_5_RT_OFFSET" data-ref="_M/DORQ_REG_PRV_VF_RANGE2CONN_TYPE_5_RT_OFFSET">DORQ_REG_PRV_VF_RANGE2CONN_TYPE_5_RT_OFFSET</dfn>                 37</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_PF_CONFIGURATION_RT_OFFSET" data-ref="_M/IGU_REG_PF_CONFIGURATION_RT_OFFSET">IGU_REG_PF_CONFIGURATION_RT_OFFSET</dfn>                          38</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_VF_CONFIGURATION_RT_OFFSET" data-ref="_M/IGU_REG_VF_CONFIGURATION_RT_OFFSET">IGU_REG_VF_CONFIGURATION_RT_OFFSET</dfn>                          39</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET" data-ref="_M/IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET">IGU_REG_ATTN_MSG_ADDR_L_RT_OFFSET</dfn>                           40</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET" data-ref="_M/IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET">IGU_REG_ATTN_MSG_ADDR_H_RT_OFFSET</dfn>                           41</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET" data-ref="_M/IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET">IGU_REG_LEADING_EDGE_LATCH_RT_OFFSET</dfn>                        42</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET" data-ref="_M/IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET">IGU_REG_TRAILING_EDGE_LATCH_RT_OFFSET</dfn>                       43</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET" data-ref="_M/CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET">CAU_REG_CQE_AGG_UNIT_SIZE_RT_OFFSET</dfn>                         44</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_SB_VAR_MEMORY_RT_OFFSET" data-ref="_M/CAU_REG_SB_VAR_MEMORY_RT_OFFSET">CAU_REG_SB_VAR_MEMORY_RT_OFFSET</dfn>                             45</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_SB_VAR_MEMORY_RT_SIZE" data-ref="_M/CAU_REG_SB_VAR_MEMORY_RT_SIZE">CAU_REG_SB_VAR_MEMORY_RT_SIZE</dfn>                               1024</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_SB_ADDR_MEMORY_RT_OFFSET" data-ref="_M/CAU_REG_SB_ADDR_MEMORY_RT_OFFSET">CAU_REG_SB_ADDR_MEMORY_RT_OFFSET</dfn>                            1069</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_SB_ADDR_MEMORY_RT_SIZE" data-ref="_M/CAU_REG_SB_ADDR_MEMORY_RT_SIZE">CAU_REG_SB_ADDR_MEMORY_RT_SIZE</dfn>                              1024</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_PI_MEMORY_RT_OFFSET" data-ref="_M/CAU_REG_PI_MEMORY_RT_OFFSET">CAU_REG_PI_MEMORY_RT_OFFSET</dfn>                                 2093</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/CAU_REG_PI_MEMORY_RT_SIZE" data-ref="_M/CAU_REG_PI_MEMORY_RT_SIZE">CAU_REG_PI_MEMORY_RT_SIZE</dfn>                                   4416</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET">PRS_REG_SEARCH_RESP_INITIATOR_TYPE_RT_OFFSET</dfn>                6509</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET" data-ref="_M/PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET">PRS_REG_TASK_ID_MAX_INITIATOR_PF_RT_OFFSET</dfn>                  6510</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET" data-ref="_M/PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET">PRS_REG_TASK_ID_MAX_INITIATOR_VF_RT_OFFSET</dfn>                  6511</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET" data-ref="_M/PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET">PRS_REG_TASK_ID_MAX_TARGET_PF_RT_OFFSET</dfn>                     6512</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET" data-ref="_M/PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET">PRS_REG_TASK_ID_MAX_TARGET_VF_RT_OFFSET</dfn>                     6513</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_TCP_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_TCP_RT_OFFSET">PRS_REG_SEARCH_TCP_RT_OFFSET</dfn>                                6514</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_FCOE_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_FCOE_RT_OFFSET">PRS_REG_SEARCH_FCOE_RT_OFFSET</dfn>                               6515</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_ROCE_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_ROCE_RT_OFFSET">PRS_REG_SEARCH_ROCE_RT_OFFSET</dfn>                               6516</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET" data-ref="_M/PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET">PRS_REG_ROCE_DEST_QP_MAX_VF_RT_OFFSET</dfn>                       6517</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET" data-ref="_M/PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET">PRS_REG_ROCE_DEST_QP_MAX_PF_RT_OFFSET</dfn>                       6518</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_OPENFLOW_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_OPENFLOW_RT_OFFSET">PRS_REG_SEARCH_OPENFLOW_RT_OFFSET</dfn>                           6519</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET" data-ref="_M/PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET">PRS_REG_SEARCH_NON_IP_AS_OPENFLOW_RT_OFFSET</dfn>                 6520</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET" data-ref="_M/PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET">PRS_REG_OPENFLOW_SUPPORT_ONLY_KNOWN_OVER_IP_RT_OFFSET</dfn>       6521</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET" data-ref="_M/PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET">PRS_REG_OPENFLOW_SEARCH_KEY_MASK_RT_OFFSET</dfn>                  6522</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET" data-ref="_M/PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET">PRS_REG_TAG_ETHERTYPE_0_RT_OFFSET</dfn>                           6523</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET" data-ref="_M/PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET">PRS_REG_LIGHT_L2_ETHERTYPE_EN_RT_OFFSET</dfn>                     6524</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_FIRSTFREE_RT_OFFSET" data-ref="_M/SRC_REG_FIRSTFREE_RT_OFFSET">SRC_REG_FIRSTFREE_RT_OFFSET</dfn>                                 6525</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_FIRSTFREE_RT_SIZE" data-ref="_M/SRC_REG_FIRSTFREE_RT_SIZE">SRC_REG_FIRSTFREE_RT_SIZE</dfn>                                   2</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_LASTFREE_RT_OFFSET" data-ref="_M/SRC_REG_LASTFREE_RT_OFFSET">SRC_REG_LASTFREE_RT_OFFSET</dfn>                                  6527</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_LASTFREE_RT_SIZE" data-ref="_M/SRC_REG_LASTFREE_RT_SIZE">SRC_REG_LASTFREE_RT_SIZE</dfn>                                    2</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_COUNTFREE_RT_OFFSET" data-ref="_M/SRC_REG_COUNTFREE_RT_OFFSET">SRC_REG_COUNTFREE_RT_OFFSET</dfn>                                 6529</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/SRC_REG_NUMBER_HASH_BITS_RT_OFFSET" data-ref="_M/SRC_REG_NUMBER_HASH_BITS_RT_OFFSET">SRC_REG_NUMBER_HASH_BITS_RT_OFFSET</dfn>                          6530</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET">PSWRQ2_REG_CDUT_P_SIZE_RT_OFFSET</dfn>                            6531</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET">PSWRQ2_REG_CDUC_P_SIZE_RT_OFFSET</dfn>                            6532</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_P_SIZE_RT_OFFSET">PSWRQ2_REG_TM_P_SIZE_RT_OFFSET</dfn>                              6533</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_QM_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_QM_P_SIZE_RT_OFFSET">PSWRQ2_REG_QM_P_SIZE_RT_OFFSET</dfn>                              6534</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET">PSWRQ2_REG_SRC_P_SIZE_RT_OFFSET</dfn>                             6535</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET">PSWRQ2_REG_TSDM_P_SIZE_RT_OFFSET</dfn>                            6536</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_TM_FIRST_ILT_RT_OFFSET</dfn>                           6537</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET">PSWRQ2_REG_TM_LAST_ILT_RT_OFFSET</dfn>                            6538</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_QM_FIRST_ILT_RT_OFFSET</dfn>                           6539</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET">PSWRQ2_REG_QM_LAST_ILT_RT_OFFSET</dfn>                            6540</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_SRC_FIRST_ILT_RT_OFFSET</dfn>                          6541</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET">PSWRQ2_REG_SRC_LAST_ILT_RT_OFFSET</dfn>                           6542</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_CDUC_FIRST_ILT_RT_OFFSET</dfn>                         6543</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET">PSWRQ2_REG_CDUC_LAST_ILT_RT_OFFSET</dfn>                          6544</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_CDUT_FIRST_ILT_RT_OFFSET</dfn>                         6545</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET">PSWRQ2_REG_CDUT_LAST_ILT_RT_OFFSET</dfn>                          6546</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_TSDM_FIRST_ILT_RT_OFFSET</dfn>                         6547</u></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET">PSWRQ2_REG_TSDM_LAST_ILT_RT_OFFSET</dfn>                          6548</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET">PSWRQ2_REG_TM_NUMBER_OF_PF_BLOCKS_RT_OFFSET</dfn>                 6549</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET">PSWRQ2_REG_CDUT_NUMBER_OF_PF_BLOCKS_RT_OFFSET</dfn>               6550</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET">PSWRQ2_REG_CDUC_NUMBER_OF_PF_BLOCKS_RT_OFFSET</dfn>               6551</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET">PSWRQ2_REG_TM_VF_BLOCKS_RT_OFFSET</dfn>                           6552</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET">PSWRQ2_REG_CDUT_VF_BLOCKS_RT_OFFSET</dfn>                         6553</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET">PSWRQ2_REG_CDUC_VF_BLOCKS_RT_OFFSET</dfn>                         6554</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET">PSWRQ2_REG_TM_BLOCKS_FACTOR_RT_OFFSET</dfn>                       6555</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET">PSWRQ2_REG_CDUT_BLOCKS_FACTOR_RT_OFFSET</dfn>                     6556</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET" data-ref="_M/PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET">PSWRQ2_REG_CDUC_BLOCKS_FACTOR_RT_OFFSET</dfn>                     6557</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_VF_BASE_RT_OFFSET" data-ref="_M/PSWRQ2_REG_VF_BASE_RT_OFFSET">PSWRQ2_REG_VF_BASE_RT_OFFSET</dfn>                                6558</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET">PSWRQ2_REG_VF_LAST_ILT_RT_OFFSET</dfn>                            6559</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET" data-ref="_M/PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET">PSWRQ2_REG_DRAM_ALIGN_WR_RT_OFFSET</dfn>                          6560</u></td></tr>
<tr><th id="114">114</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET" data-ref="_M/PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET">PSWRQ2_REG_DRAM_ALIGN_RD_RT_OFFSET</dfn>                          6561</u></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TGSRC_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TGSRC_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_TGSRC_FIRST_ILT_RT_OFFSET</dfn>                        6562</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_RGSRC_FIRST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_RGSRC_FIRST_ILT_RT_OFFSET">PSWRQ2_REG_RGSRC_FIRST_ILT_RT_OFFSET</dfn>                        6563</u></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_TGSRC_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_TGSRC_LAST_ILT_RT_OFFSET">PSWRQ2_REG_TGSRC_LAST_ILT_RT_OFFSET</dfn>                         6564</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_RGSRC_LAST_ILT_RT_OFFSET" data-ref="_M/PSWRQ2_REG_RGSRC_LAST_ILT_RT_OFFSET">PSWRQ2_REG_RGSRC_LAST_ILT_RT_OFFSET</dfn>                         6565</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_ILT_MEMORY_RT_OFFSET" data-ref="_M/PSWRQ2_REG_ILT_MEMORY_RT_OFFSET">PSWRQ2_REG_ILT_MEMORY_RT_OFFSET</dfn>                             6566</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/PSWRQ2_REG_ILT_MEMORY_RT_SIZE" data-ref="_M/PSWRQ2_REG_ILT_MEMORY_RT_SIZE">PSWRQ2_REG_ILT_MEMORY_RT_SIZE</dfn>                               26414</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_VF_BASE_RT_OFFSET" data-ref="_M/PGLUE_REG_B_VF_BASE_RT_OFFSET">PGLUE_REG_B_VF_BASE_RT_OFFSET</dfn>                               32980</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET" data-ref="_M/PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET">PGLUE_REG_B_MSDM_OFFSET_MASK_B_RT_OFFSET</dfn>                    32981</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET" data-ref="_M/PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET">PGLUE_REG_B_MSDM_VF_SHIFT_B_RT_OFFSET</dfn>                       32982</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET" data-ref="_M/PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET">PGLUE_REG_B_CACHE_LINE_SIZE_RT_OFFSET</dfn>                       32983</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET" data-ref="_M/PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET">PGLUE_REG_B_PF_BAR0_SIZE_RT_OFFSET</dfn>                          32984</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET" data-ref="_M/PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET">PGLUE_REG_B_PF_BAR1_SIZE_RT_OFFSET</dfn>                          32985</u></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET" data-ref="_M/PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET">PGLUE_REG_B_VF_BAR1_SIZE_RT_OFFSET</dfn>                          32986</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/TM_REG_VF_ENABLE_CONN_RT_OFFSET" data-ref="_M/TM_REG_VF_ENABLE_CONN_RT_OFFSET">TM_REG_VF_ENABLE_CONN_RT_OFFSET</dfn>                             32987</u></td></tr>
<tr><th id="129">129</th><td><u>#define <dfn class="macro" id="_M/TM_REG_PF_ENABLE_CONN_RT_OFFSET" data-ref="_M/TM_REG_PF_ENABLE_CONN_RT_OFFSET">TM_REG_PF_ENABLE_CONN_RT_OFFSET</dfn>                             32988</u></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/TM_REG_PF_ENABLE_TASK_RT_OFFSET" data-ref="_M/TM_REG_PF_ENABLE_TASK_RT_OFFSET">TM_REG_PF_ENABLE_TASK_RT_OFFSET</dfn>                             32989</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET" data-ref="_M/TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET">TM_REG_GROUP_SIZE_RESOLUTION_CONN_RT_OFFSET</dfn>                 32990</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET" data-ref="_M/TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET">TM_REG_GROUP_SIZE_RESOLUTION_TASK_RT_OFFSET</dfn>                 32991</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/TM_REG_CONFIG_CONN_MEM_RT_OFFSET" data-ref="_M/TM_REG_CONFIG_CONN_MEM_RT_OFFSET">TM_REG_CONFIG_CONN_MEM_RT_OFFSET</dfn>                            32992</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/TM_REG_CONFIG_CONN_MEM_RT_SIZE" data-ref="_M/TM_REG_CONFIG_CONN_MEM_RT_SIZE">TM_REG_CONFIG_CONN_MEM_RT_SIZE</dfn>                              416</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/TM_REG_CONFIG_TASK_MEM_RT_OFFSET" data-ref="_M/TM_REG_CONFIG_TASK_MEM_RT_OFFSET">TM_REG_CONFIG_TASK_MEM_RT_OFFSET</dfn>                            33408</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/TM_REG_CONFIG_TASK_MEM_RT_SIZE" data-ref="_M/TM_REG_CONFIG_TASK_MEM_RT_SIZE">TM_REG_CONFIG_TASK_MEM_RT_SIZE</dfn>                              608</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZE_0_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZE_0_RT_OFFSET">QM_REG_MAXPQSIZE_0_RT_OFFSET</dfn>                                34016</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZE_1_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZE_1_RT_OFFSET">QM_REG_MAXPQSIZE_1_RT_OFFSET</dfn>                                34017</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZE_2_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZE_2_RT_OFFSET">QM_REG_MAXPQSIZE_2_RT_OFFSET</dfn>                                34018</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_0_RT_OFFSET</dfn>                           34019</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_1_RT_OFFSET</dfn>                           34020</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_2_RT_OFFSET</dfn>                           34021</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_3_RT_OFFSET</dfn>                           34022</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_4_RT_OFFSET</dfn>                           34023</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_5_RT_OFFSET</dfn>                           34024</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_6_RT_OFFSET</dfn>                           34025</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_7_RT_OFFSET</dfn>                           34026</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_8_RT_OFFSET</dfn>                           34027</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_9_RT_OFFSET</dfn>                           34028</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_10_RT_OFFSET</dfn>                          34029</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_11_RT_OFFSET</dfn>                          34030</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_12_RT_OFFSET</dfn>                          34031</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_13_RT_OFFSET</dfn>                          34032</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_14_RT_OFFSET</dfn>                          34033</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_15_RT_OFFSET</dfn>                          34034</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_16_RT_OFFSET</dfn>                          34035</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_17_RT_OFFSET</dfn>                          34036</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_18_RT_OFFSET</dfn>                          34037</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_19_RT_OFFSET</dfn>                          34038</u></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_20_RT_OFFSET</dfn>                          34039</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_21_RT_OFFSET</dfn>                          34040</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_22_RT_OFFSET</dfn>                          34041</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_23_RT_OFFSET</dfn>                          34042</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_24_RT_OFFSET</dfn>                          34043</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_25_RT_OFFSET</dfn>                          34044</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_26_RT_OFFSET</dfn>                          34045</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_27_RT_OFFSET</dfn>                          34046</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_28_RT_OFFSET</dfn>                          34047</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_29_RT_OFFSET</dfn>                          34048</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_30_RT_OFFSET</dfn>                          34049</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_31_RT_OFFSET</dfn>                          34050</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_32_RT_OFFSET</dfn>                          34051</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_33_RT_OFFSET</dfn>                          34052</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_34_RT_OFFSET</dfn>                          34053</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_35_RT_OFFSET</dfn>                          34054</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_36_RT_OFFSET</dfn>                          34055</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_37_RT_OFFSET</dfn>                          34056</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_38_RT_OFFSET</dfn>                          34057</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_39_RT_OFFSET</dfn>                          34058</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_40_RT_OFFSET</dfn>                          34059</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_41_RT_OFFSET</dfn>                          34060</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_42_RT_OFFSET</dfn>                          34061</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_43_RT_OFFSET</dfn>                          34062</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_44_RT_OFFSET</dfn>                          34063</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_45_RT_OFFSET</dfn>                          34064</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_46_RT_OFFSET</dfn>                          34065</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_47_RT_OFFSET</dfn>                          34066</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_48_RT_OFFSET</dfn>                          34067</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_49_RT_OFFSET</dfn>                          34068</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_50_RT_OFFSET</dfn>                          34069</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_51_RT_OFFSET</dfn>                          34070</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_52_RT_OFFSET</dfn>                          34071</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_53_RT_OFFSET</dfn>                          34072</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_54_RT_OFFSET</dfn>                          34073</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_55_RT_OFFSET</dfn>                          34074</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_56_RT_OFFSET</dfn>                          34075</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_57_RT_OFFSET</dfn>                          34076</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_58_RT_OFFSET</dfn>                          34077</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_59_RT_OFFSET</dfn>                          34078</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_60_RT_OFFSET</dfn>                          34079</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_61_RT_OFFSET</dfn>                          34080</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_62_RT_OFFSET</dfn>                          34081</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET" data-ref="_M/QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET">QM_REG_MAXPQSIZETXSEL_63_RT_OFFSET</dfn>                          34082</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/QM_REG_BASEADDROTHERPQ_RT_OFFSET" data-ref="_M/QM_REG_BASEADDROTHERPQ_RT_OFFSET">QM_REG_BASEADDROTHERPQ_RT_OFFSET</dfn>                            34083</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/QM_REG_BASEADDROTHERPQ_RT_SIZE" data-ref="_M/QM_REG_BASEADDROTHERPQ_RT_SIZE">QM_REG_BASEADDROTHERPQ_RT_SIZE</dfn>                              128</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PTRTBLOTHER_RT_OFFSET" data-ref="_M/QM_REG_PTRTBLOTHER_RT_OFFSET">QM_REG_PTRTBLOTHER_RT_OFFSET</dfn>                                34211</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PTRTBLOTHER_RT_SIZE" data-ref="_M/QM_REG_PTRTBLOTHER_RT_SIZE">QM_REG_PTRTBLOTHER_RT_SIZE</dfn>                                  256</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET" data-ref="_M/QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET">QM_REG_AFULLQMBYPTHRPFWFQ_RT_OFFSET</dfn>                         34467</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET" data-ref="_M/QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET">QM_REG_AFULLQMBYPTHRVPWFQ_RT_OFFSET</dfn>                         34468</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET" data-ref="_M/QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET">QM_REG_AFULLQMBYPTHRPFRL_RT_OFFSET</dfn>                          34469</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET" data-ref="_M/QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET">QM_REG_AFULLQMBYPTHRGLBLRL_RT_OFFSET</dfn>                        34470</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET" data-ref="_M/QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET">QM_REG_AFULLOPRTNSTCCRDMASK_RT_OFFSET</dfn>                       34471</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_0_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_0_RT_OFFSET">QM_REG_WRROTHERPQGRP_0_RT_OFFSET</dfn>                            34472</u></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_1_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_1_RT_OFFSET">QM_REG_WRROTHERPQGRP_1_RT_OFFSET</dfn>                            34473</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_2_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_2_RT_OFFSET">QM_REG_WRROTHERPQGRP_2_RT_OFFSET</dfn>                            34474</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_3_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_3_RT_OFFSET">QM_REG_WRROTHERPQGRP_3_RT_OFFSET</dfn>                            34475</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_4_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_4_RT_OFFSET">QM_REG_WRROTHERPQGRP_4_RT_OFFSET</dfn>                            34476</u></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_5_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_5_RT_OFFSET">QM_REG_WRROTHERPQGRP_5_RT_OFFSET</dfn>                            34477</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_6_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_6_RT_OFFSET">QM_REG_WRROTHERPQGRP_6_RT_OFFSET</dfn>                            34478</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_7_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_7_RT_OFFSET">QM_REG_WRROTHERPQGRP_7_RT_OFFSET</dfn>                            34479</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_8_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_8_RT_OFFSET">QM_REG_WRROTHERPQGRP_8_RT_OFFSET</dfn>                            34480</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_9_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_9_RT_OFFSET">QM_REG_WRROTHERPQGRP_9_RT_OFFSET</dfn>                            34481</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_10_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_10_RT_OFFSET">QM_REG_WRROTHERPQGRP_10_RT_OFFSET</dfn>                           34482</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_11_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_11_RT_OFFSET">QM_REG_WRROTHERPQGRP_11_RT_OFFSET</dfn>                           34483</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_12_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_12_RT_OFFSET">QM_REG_WRROTHERPQGRP_12_RT_OFFSET</dfn>                           34484</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_13_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_13_RT_OFFSET">QM_REG_WRROTHERPQGRP_13_RT_OFFSET</dfn>                           34485</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_14_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_14_RT_OFFSET">QM_REG_WRROTHERPQGRP_14_RT_OFFSET</dfn>                           34486</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERPQGRP_15_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERPQGRP_15_RT_OFFSET">QM_REG_WRROTHERPQGRP_15_RT_OFFSET</dfn>                           34487</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET">QM_REG_WRROTHERGRPWEIGHT_0_RT_OFFSET</dfn>                        34488</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET">QM_REG_WRROTHERGRPWEIGHT_1_RT_OFFSET</dfn>                        34489</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET">QM_REG_WRROTHERGRPWEIGHT_2_RT_OFFSET</dfn>                        34490</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET" data-ref="_M/QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET">QM_REG_WRROTHERGRPWEIGHT_3_RT_OFFSET</dfn>                        34491</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET" data-ref="_M/QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET">QM_REG_WRRTXGRPWEIGHT_0_RT_OFFSET</dfn>                           34492</u></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET" data-ref="_M/QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET">QM_REG_WRRTXGRPWEIGHT_1_RT_OFFSET</dfn>                           34493</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_0_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_0_RT_OFFSET">QM_REG_PQTX2PF_0_RT_OFFSET</dfn>                                  34494</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_1_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_1_RT_OFFSET">QM_REG_PQTX2PF_1_RT_OFFSET</dfn>                                  34495</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_2_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_2_RT_OFFSET">QM_REG_PQTX2PF_2_RT_OFFSET</dfn>                                  34496</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_3_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_3_RT_OFFSET">QM_REG_PQTX2PF_3_RT_OFFSET</dfn>                                  34497</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_4_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_4_RT_OFFSET">QM_REG_PQTX2PF_4_RT_OFFSET</dfn>                                  34498</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_5_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_5_RT_OFFSET">QM_REG_PQTX2PF_5_RT_OFFSET</dfn>                                  34499</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_6_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_6_RT_OFFSET">QM_REG_PQTX2PF_6_RT_OFFSET</dfn>                                  34500</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_7_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_7_RT_OFFSET">QM_REG_PQTX2PF_7_RT_OFFSET</dfn>                                  34501</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_8_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_8_RT_OFFSET">QM_REG_PQTX2PF_8_RT_OFFSET</dfn>                                  34502</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_9_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_9_RT_OFFSET">QM_REG_PQTX2PF_9_RT_OFFSET</dfn>                                  34503</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_10_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_10_RT_OFFSET">QM_REG_PQTX2PF_10_RT_OFFSET</dfn>                                 34504</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_11_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_11_RT_OFFSET">QM_REG_PQTX2PF_11_RT_OFFSET</dfn>                                 34505</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_12_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_12_RT_OFFSET">QM_REG_PQTX2PF_12_RT_OFFSET</dfn>                                 34506</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_13_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_13_RT_OFFSET">QM_REG_PQTX2PF_13_RT_OFFSET</dfn>                                 34507</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_14_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_14_RT_OFFSET">QM_REG_PQTX2PF_14_RT_OFFSET</dfn>                                 34508</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_15_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_15_RT_OFFSET">QM_REG_PQTX2PF_15_RT_OFFSET</dfn>                                 34509</u></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_16_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_16_RT_OFFSET">QM_REG_PQTX2PF_16_RT_OFFSET</dfn>                                 34510</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_17_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_17_RT_OFFSET">QM_REG_PQTX2PF_17_RT_OFFSET</dfn>                                 34511</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_18_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_18_RT_OFFSET">QM_REG_PQTX2PF_18_RT_OFFSET</dfn>                                 34512</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_19_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_19_RT_OFFSET">QM_REG_PQTX2PF_19_RT_OFFSET</dfn>                                 34513</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_20_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_20_RT_OFFSET">QM_REG_PQTX2PF_20_RT_OFFSET</dfn>                                 34514</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_21_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_21_RT_OFFSET">QM_REG_PQTX2PF_21_RT_OFFSET</dfn>                                 34515</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_22_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_22_RT_OFFSET">QM_REG_PQTX2PF_22_RT_OFFSET</dfn>                                 34516</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_23_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_23_RT_OFFSET">QM_REG_PQTX2PF_23_RT_OFFSET</dfn>                                 34517</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_24_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_24_RT_OFFSET">QM_REG_PQTX2PF_24_RT_OFFSET</dfn>                                 34518</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_25_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_25_RT_OFFSET">QM_REG_PQTX2PF_25_RT_OFFSET</dfn>                                 34519</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_26_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_26_RT_OFFSET">QM_REG_PQTX2PF_26_RT_OFFSET</dfn>                                 34520</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_27_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_27_RT_OFFSET">QM_REG_PQTX2PF_27_RT_OFFSET</dfn>                                 34521</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_28_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_28_RT_OFFSET">QM_REG_PQTX2PF_28_RT_OFFSET</dfn>                                 34522</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_29_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_29_RT_OFFSET">QM_REG_PQTX2PF_29_RT_OFFSET</dfn>                                 34523</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_30_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_30_RT_OFFSET">QM_REG_PQTX2PF_30_RT_OFFSET</dfn>                                 34524</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_31_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_31_RT_OFFSET">QM_REG_PQTX2PF_31_RT_OFFSET</dfn>                                 34525</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_32_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_32_RT_OFFSET">QM_REG_PQTX2PF_32_RT_OFFSET</dfn>                                 34526</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_33_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_33_RT_OFFSET">QM_REG_PQTX2PF_33_RT_OFFSET</dfn>                                 34527</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_34_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_34_RT_OFFSET">QM_REG_PQTX2PF_34_RT_OFFSET</dfn>                                 34528</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_35_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_35_RT_OFFSET">QM_REG_PQTX2PF_35_RT_OFFSET</dfn>                                 34529</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_36_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_36_RT_OFFSET">QM_REG_PQTX2PF_36_RT_OFFSET</dfn>                                 34530</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_37_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_37_RT_OFFSET">QM_REG_PQTX2PF_37_RT_OFFSET</dfn>                                 34531</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_38_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_38_RT_OFFSET">QM_REG_PQTX2PF_38_RT_OFFSET</dfn>                                 34532</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_39_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_39_RT_OFFSET">QM_REG_PQTX2PF_39_RT_OFFSET</dfn>                                 34533</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_40_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_40_RT_OFFSET">QM_REG_PQTX2PF_40_RT_OFFSET</dfn>                                 34534</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_41_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_41_RT_OFFSET">QM_REG_PQTX2PF_41_RT_OFFSET</dfn>                                 34535</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_42_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_42_RT_OFFSET">QM_REG_PQTX2PF_42_RT_OFFSET</dfn>                                 34536</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_43_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_43_RT_OFFSET">QM_REG_PQTX2PF_43_RT_OFFSET</dfn>                                 34537</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_44_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_44_RT_OFFSET">QM_REG_PQTX2PF_44_RT_OFFSET</dfn>                                 34538</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_45_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_45_RT_OFFSET">QM_REG_PQTX2PF_45_RT_OFFSET</dfn>                                 34539</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_46_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_46_RT_OFFSET">QM_REG_PQTX2PF_46_RT_OFFSET</dfn>                                 34540</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_47_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_47_RT_OFFSET">QM_REG_PQTX2PF_47_RT_OFFSET</dfn>                                 34541</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_48_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_48_RT_OFFSET">QM_REG_PQTX2PF_48_RT_OFFSET</dfn>                                 34542</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_49_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_49_RT_OFFSET">QM_REG_PQTX2PF_49_RT_OFFSET</dfn>                                 34543</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_50_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_50_RT_OFFSET">QM_REG_PQTX2PF_50_RT_OFFSET</dfn>                                 34544</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_51_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_51_RT_OFFSET">QM_REG_PQTX2PF_51_RT_OFFSET</dfn>                                 34545</u></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_52_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_52_RT_OFFSET">QM_REG_PQTX2PF_52_RT_OFFSET</dfn>                                 34546</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_53_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_53_RT_OFFSET">QM_REG_PQTX2PF_53_RT_OFFSET</dfn>                                 34547</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_54_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_54_RT_OFFSET">QM_REG_PQTX2PF_54_RT_OFFSET</dfn>                                 34548</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_55_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_55_RT_OFFSET">QM_REG_PQTX2PF_55_RT_OFFSET</dfn>                                 34549</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_56_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_56_RT_OFFSET">QM_REG_PQTX2PF_56_RT_OFFSET</dfn>                                 34550</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_57_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_57_RT_OFFSET">QM_REG_PQTX2PF_57_RT_OFFSET</dfn>                                 34551</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_58_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_58_RT_OFFSET">QM_REG_PQTX2PF_58_RT_OFFSET</dfn>                                 34552</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_59_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_59_RT_OFFSET">QM_REG_PQTX2PF_59_RT_OFFSET</dfn>                                 34553</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_60_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_60_RT_OFFSET">QM_REG_PQTX2PF_60_RT_OFFSET</dfn>                                 34554</u></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_61_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_61_RT_OFFSET">QM_REG_PQTX2PF_61_RT_OFFSET</dfn>                                 34555</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_62_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_62_RT_OFFSET">QM_REG_PQTX2PF_62_RT_OFFSET</dfn>                                 34556</u></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQTX2PF_63_RT_OFFSET" data-ref="_M/QM_REG_PQTX2PF_63_RT_OFFSET">QM_REG_PQTX2PF_63_RT_OFFSET</dfn>                                 34557</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_0_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_0_RT_OFFSET">QM_REG_PQOTHER2PF_0_RT_OFFSET</dfn>                               34558</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_1_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_1_RT_OFFSET">QM_REG_PQOTHER2PF_1_RT_OFFSET</dfn>                               34559</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_2_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_2_RT_OFFSET">QM_REG_PQOTHER2PF_2_RT_OFFSET</dfn>                               34560</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_3_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_3_RT_OFFSET">QM_REG_PQOTHER2PF_3_RT_OFFSET</dfn>                               34561</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_4_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_4_RT_OFFSET">QM_REG_PQOTHER2PF_4_RT_OFFSET</dfn>                               34562</u></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_5_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_5_RT_OFFSET">QM_REG_PQOTHER2PF_5_RT_OFFSET</dfn>                               34563</u></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_6_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_6_RT_OFFSET">QM_REG_PQOTHER2PF_6_RT_OFFSET</dfn>                               34564</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_7_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_7_RT_OFFSET">QM_REG_PQOTHER2PF_7_RT_OFFSET</dfn>                               34565</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_8_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_8_RT_OFFSET">QM_REG_PQOTHER2PF_8_RT_OFFSET</dfn>                               34566</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_9_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_9_RT_OFFSET">QM_REG_PQOTHER2PF_9_RT_OFFSET</dfn>                               34567</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_10_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_10_RT_OFFSET">QM_REG_PQOTHER2PF_10_RT_OFFSET</dfn>                              34568</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_11_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_11_RT_OFFSET">QM_REG_PQOTHER2PF_11_RT_OFFSET</dfn>                              34569</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_12_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_12_RT_OFFSET">QM_REG_PQOTHER2PF_12_RT_OFFSET</dfn>                              34570</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_13_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_13_RT_OFFSET">QM_REG_PQOTHER2PF_13_RT_OFFSET</dfn>                              34571</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_14_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_14_RT_OFFSET">QM_REG_PQOTHER2PF_14_RT_OFFSET</dfn>                              34572</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PQOTHER2PF_15_RT_OFFSET" data-ref="_M/QM_REG_PQOTHER2PF_15_RT_OFFSET">QM_REG_PQOTHER2PF_15_RT_OFFSET</dfn>                              34573</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIOD_0_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIOD_0_RT_OFFSET">QM_REG_RLGLBLPERIOD_0_RT_OFFSET</dfn>                             34574</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIOD_1_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIOD_1_RT_OFFSET">QM_REG_RLGLBLPERIOD_1_RT_OFFSET</dfn>                             34575</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET">QM_REG_RLGLBLPERIODTIMER_0_RT_OFFSET</dfn>                        34576</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET">QM_REG_RLGLBLPERIODTIMER_1_RT_OFFSET</dfn>                        34577</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_0_RT_OFFSET</dfn>                          34578</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_1_RT_OFFSET</dfn>                          34579</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_2_RT_OFFSET</dfn>                          34580</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_3_RT_OFFSET</dfn>                          34581</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_4_RT_OFFSET</dfn>                          34582</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_5_RT_OFFSET</dfn>                          34583</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_6_RT_OFFSET</dfn>                          34584</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET">QM_REG_RLGLBLPERIODSEL_7_RT_OFFSET</dfn>                          34585</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLINCVAL_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLINCVAL_RT_OFFSET">QM_REG_RLGLBLINCVAL_RT_OFFSET</dfn>                               34586</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLINCVAL_RT_SIZE" data-ref="_M/QM_REG_RLGLBLINCVAL_RT_SIZE">QM_REG_RLGLBLINCVAL_RT_SIZE</dfn>                                 256</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLUPPERBOUND_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLUPPERBOUND_RT_OFFSET">QM_REG_RLGLBLUPPERBOUND_RT_OFFSET</dfn>                           34842</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLUPPERBOUND_RT_SIZE" data-ref="_M/QM_REG_RLGLBLUPPERBOUND_RT_SIZE">QM_REG_RLGLBLUPPERBOUND_RT_SIZE</dfn>                             256</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLCRD_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLCRD_RT_OFFSET">QM_REG_RLGLBLCRD_RT_OFFSET</dfn>                                  35098</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLCRD_RT_SIZE" data-ref="_M/QM_REG_RLGLBLCRD_RT_SIZE">QM_REG_RLGLBLCRD_RT_SIZE</dfn>                                    256</u></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLGLBLENABLE_RT_OFFSET" data-ref="_M/QM_REG_RLGLBLENABLE_RT_OFFSET">QM_REG_RLGLBLENABLE_RT_OFFSET</dfn>                               35354</u></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFPERIOD_RT_OFFSET" data-ref="_M/QM_REG_RLPFPERIOD_RT_OFFSET">QM_REG_RLPFPERIOD_RT_OFFSET</dfn>                                 35355</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFPERIODTIMER_RT_OFFSET" data-ref="_M/QM_REG_RLPFPERIODTIMER_RT_OFFSET">QM_REG_RLPFPERIODTIMER_RT_OFFSET</dfn>                            35356</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFINCVAL_RT_OFFSET" data-ref="_M/QM_REG_RLPFINCVAL_RT_OFFSET">QM_REG_RLPFINCVAL_RT_OFFSET</dfn>                                 35357</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFINCVAL_RT_SIZE" data-ref="_M/QM_REG_RLPFINCVAL_RT_SIZE">QM_REG_RLPFINCVAL_RT_SIZE</dfn>                                   16</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFUPPERBOUND_RT_OFFSET" data-ref="_M/QM_REG_RLPFUPPERBOUND_RT_OFFSET">QM_REG_RLPFUPPERBOUND_RT_OFFSET</dfn>                             35373</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFUPPERBOUND_RT_SIZE" data-ref="_M/QM_REG_RLPFUPPERBOUND_RT_SIZE">QM_REG_RLPFUPPERBOUND_RT_SIZE</dfn>                               16</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFCRD_RT_OFFSET" data-ref="_M/QM_REG_RLPFCRD_RT_OFFSET">QM_REG_RLPFCRD_RT_OFFSET</dfn>                                    35389</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFCRD_RT_SIZE" data-ref="_M/QM_REG_RLPFCRD_RT_SIZE">QM_REG_RLPFCRD_RT_SIZE</dfn>                                      16</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFENABLE_RT_OFFSET" data-ref="_M/QM_REG_RLPFENABLE_RT_OFFSET">QM_REG_RLPFENABLE_RT_OFFSET</dfn>                                 35405</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFVOQENABLE_RT_OFFSET" data-ref="_M/QM_REG_RLPFVOQENABLE_RT_OFFSET">QM_REG_RLPFVOQENABLE_RT_OFFSET</dfn>                              35406</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFWEIGHT_RT_OFFSET" data-ref="_M/QM_REG_WFQPFWEIGHT_RT_OFFSET">QM_REG_WFQPFWEIGHT_RT_OFFSET</dfn>                                35407</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFWEIGHT_RT_SIZE" data-ref="_M/QM_REG_WFQPFWEIGHT_RT_SIZE">QM_REG_WFQPFWEIGHT_RT_SIZE</dfn>                                  16</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFUPPERBOUND_RT_OFFSET" data-ref="_M/QM_REG_WFQPFUPPERBOUND_RT_OFFSET">QM_REG_WFQPFUPPERBOUND_RT_OFFSET</dfn>                            35423</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFUPPERBOUND_RT_SIZE" data-ref="_M/QM_REG_WFQPFUPPERBOUND_RT_SIZE">QM_REG_WFQPFUPPERBOUND_RT_SIZE</dfn>                              16</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFCRD_RT_OFFSET" data-ref="_M/QM_REG_WFQPFCRD_RT_OFFSET">QM_REG_WFQPFCRD_RT_OFFSET</dfn>                                   35439</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFCRD_RT_SIZE" data-ref="_M/QM_REG_WFQPFCRD_RT_SIZE">QM_REG_WFQPFCRD_RT_SIZE</dfn>                                     256</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFENABLE_RT_OFFSET" data-ref="_M/QM_REG_WFQPFENABLE_RT_OFFSET">QM_REG_WFQPFENABLE_RT_OFFSET</dfn>                                35695</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPENABLE_RT_OFFSET" data-ref="_M/QM_REG_WFQVPENABLE_RT_OFFSET">QM_REG_WFQVPENABLE_RT_OFFSET</dfn>                                35696</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/QM_REG_BASEADDRTXPQ_RT_OFFSET" data-ref="_M/QM_REG_BASEADDRTXPQ_RT_OFFSET">QM_REG_BASEADDRTXPQ_RT_OFFSET</dfn>                               35697</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/QM_REG_BASEADDRTXPQ_RT_SIZE" data-ref="_M/QM_REG_BASEADDRTXPQ_RT_SIZE">QM_REG_BASEADDRTXPQ_RT_SIZE</dfn>                                 512</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/QM_REG_TXPQMAP_RT_OFFSET" data-ref="_M/QM_REG_TXPQMAP_RT_OFFSET">QM_REG_TXPQMAP_RT_OFFSET</dfn>                                    36209</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/QM_REG_TXPQMAP_RT_SIZE" data-ref="_M/QM_REG_TXPQMAP_RT_SIZE">QM_REG_TXPQMAP_RT_SIZE</dfn>                                      512</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPWEIGHT_RT_OFFSET" data-ref="_M/QM_REG_WFQVPWEIGHT_RT_OFFSET">QM_REG_WFQVPWEIGHT_RT_OFFSET</dfn>                                36721</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPWEIGHT_RT_SIZE" data-ref="_M/QM_REG_WFQVPWEIGHT_RT_SIZE">QM_REG_WFQVPWEIGHT_RT_SIZE</dfn>                                  512</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPCRD_RT_OFFSET" data-ref="_M/QM_REG_WFQVPCRD_RT_OFFSET">QM_REG_WFQVPCRD_RT_OFFSET</dfn>                                   37233</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPCRD_RT_SIZE" data-ref="_M/QM_REG_WFQVPCRD_RT_SIZE">QM_REG_WFQVPCRD_RT_SIZE</dfn>                                     512</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPMAP_RT_OFFSET" data-ref="_M/QM_REG_WFQVPMAP_RT_OFFSET">QM_REG_WFQVPMAP_RT_OFFSET</dfn>                                   37745</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQVPMAP_RT_SIZE" data-ref="_M/QM_REG_WFQVPMAP_RT_SIZE">QM_REG_WFQVPMAP_RT_SIZE</dfn>                                     512</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PTRTBLTX_RT_OFFSET" data-ref="_M/QM_REG_PTRTBLTX_RT_OFFSET">QM_REG_PTRTBLTX_RT_OFFSET</dfn>                                   38257</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/QM_REG_PTRTBLTX_RT_SIZE" data-ref="_M/QM_REG_PTRTBLTX_RT_SIZE">QM_REG_PTRTBLTX_RT_SIZE</dfn>                                     1024</u></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFCRD_MSB_RT_OFFSET" data-ref="_M/QM_REG_WFQPFCRD_MSB_RT_OFFSET">QM_REG_WFQPFCRD_MSB_RT_OFFSET</dfn>                               39281</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/QM_REG_WFQPFCRD_MSB_RT_SIZE" data-ref="_M/QM_REG_WFQPFCRD_MSB_RT_SIZE">QM_REG_WFQPFCRD_MSB_RT_SIZE</dfn>                                 320</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/QM_REG_VOQCRDLINE_RT_OFFSET" data-ref="_M/QM_REG_VOQCRDLINE_RT_OFFSET">QM_REG_VOQCRDLINE_RT_OFFSET</dfn>                                 39601</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/QM_REG_VOQCRDLINE_RT_SIZE" data-ref="_M/QM_REG_VOQCRDLINE_RT_SIZE">QM_REG_VOQCRDLINE_RT_SIZE</dfn>                                   36</u></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/QM_REG_VOQINITCRDLINE_RT_OFFSET" data-ref="_M/QM_REG_VOQINITCRDLINE_RT_OFFSET">QM_REG_VOQINITCRDLINE_RT_OFFSET</dfn>                             39637</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/QM_REG_VOQINITCRDLINE_RT_SIZE" data-ref="_M/QM_REG_VOQINITCRDLINE_RT_SIZE">QM_REG_VOQINITCRDLINE_RT_SIZE</dfn>                               36</u></td></tr>
<tr><th id="370">370</th><td><u>#define <dfn class="macro" id="_M/QM_REG_RLPFVOQENABLE_MSB_RT_OFFSET" data-ref="_M/QM_REG_RLPFVOQENABLE_MSB_RT_OFFSET">QM_REG_RLPFVOQENABLE_MSB_RT_OFFSET</dfn>                          39673</u></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET" data-ref="_M/NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET">NIG_REG_TAG_ETHERTYPE_0_RT_OFFSET</dfn>                           39674</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET" data-ref="_M/NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET">NIG_REG_BRB_GATE_DNTFWD_PORT_RT_OFFSET</dfn>                      39675</u></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET" data-ref="_M/NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET">NIG_REG_OUTER_TAG_VALUE_LIST0_RT_OFFSET</dfn>                     39676</u></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET" data-ref="_M/NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET">NIG_REG_OUTER_TAG_VALUE_LIST1_RT_OFFSET</dfn>                     39677</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET" data-ref="_M/NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET">NIG_REG_OUTER_TAG_VALUE_LIST2_RT_OFFSET</dfn>                     39678</u></td></tr>
<tr><th id="376">376</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET" data-ref="_M/NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET">NIG_REG_OUTER_TAG_VALUE_LIST3_RT_OFFSET</dfn>                     39679</u></td></tr>
<tr><th id="377">377</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET">NIG_REG_LLH_FUNC_TAGMAC_CLS_TYPE_RT_OFFSET</dfn>                  39680</u></td></tr>
<tr><th id="378">378</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET">NIG_REG_LLH_FUNC_TAG_EN_RT_OFFSET</dfn>                           39681</u></td></tr>
<tr><th id="379">379</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE">NIG_REG_LLH_FUNC_TAG_EN_RT_SIZE</dfn>                             4</u></td></tr>
<tr><th id="380">380</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET">NIG_REG_LLH_FUNC_TAG_VALUE_RT_OFFSET</dfn>                        39685</u></td></tr>
<tr><th id="381">381</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE">NIG_REG_LLH_FUNC_TAG_VALUE_RT_SIZE</dfn>                          4</u></td></tr>
<tr><th id="382">382</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET">NIG_REG_LLH_FUNC_FILTER_VALUE_RT_OFFSET</dfn>                     39689</u></td></tr>
<tr><th id="383">383</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE">NIG_REG_LLH_FUNC_FILTER_VALUE_RT_SIZE</dfn>                       32</u></td></tr>
<tr><th id="384">384</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET">NIG_REG_LLH_FUNC_FILTER_EN_RT_OFFSET</dfn>                        39721</u></td></tr>
<tr><th id="385">385</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE">NIG_REG_LLH_FUNC_FILTER_EN_RT_SIZE</dfn>                          16</u></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET">NIG_REG_LLH_FUNC_FILTER_MODE_RT_OFFSET</dfn>                      39737</u></td></tr>
<tr><th id="387">387</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE">NIG_REG_LLH_FUNC_FILTER_MODE_RT_SIZE</dfn>                        16</u></td></tr>
<tr><th id="388">388</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET">NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET</dfn>             39753</u></td></tr>
<tr><th id="389">389</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE">NIG_REG_LLH_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE</dfn>               16</u></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET">NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_OFFSET</dfn>                   39769</u></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE" data-ref="_M/NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE">NIG_REG_LLH_FUNC_FILTER_HDR_SEL_RT_SIZE</dfn>                     16</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_TX_EDPM_CTRL_RT_OFFSET" data-ref="_M/NIG_REG_TX_EDPM_CTRL_RT_OFFSET">NIG_REG_TX_EDPM_CTRL_RT_OFFSET</dfn>                              39785</u></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_ROCE_DUPLICATE_TO_HOST_RT_OFFSET" data-ref="_M/NIG_REG_ROCE_DUPLICATE_TO_HOST_RT_OFFSET">NIG_REG_ROCE_DUPLICATE_TO_HOST_RT_OFFSET</dfn>                    39786</u></td></tr>
<tr><th id="394">394</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET" data-ref="_M/NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET">NIG_REG_PPF_TO_ENGINE_SEL_RT_OFFSET</dfn>                         39787</u></td></tr>
<tr><th id="395">395</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE" data-ref="_M/NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE">NIG_REG_PPF_TO_ENGINE_SEL_RT_SIZE</dfn>                           8</u></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_OFFSET">NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_OFFSET</dfn>              39795</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_SIZE">NIG_REG_LLH_PF_CLS_FUNC_FILTER_VALUE_RT_SIZE</dfn>                1024</u></td></tr>
<tr><th id="398">398</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_OFFSET">NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_OFFSET</dfn>                 40819</u></td></tr>
<tr><th id="399">399</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_SIZE">NIG_REG_LLH_PF_CLS_FUNC_FILTER_EN_RT_SIZE</dfn>                   512</u></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_OFFSET">NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_OFFSET</dfn>               41331</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_SIZE">NIG_REG_LLH_PF_CLS_FUNC_FILTER_MODE_RT_SIZE</dfn>                 512</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET">NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_OFFSET</dfn>      41843</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE">NIG_REG_LLH_PF_CLS_FUNC_FILTER_PROTOCOL_TYPE_RT_SIZE</dfn>        512</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_OFFSET">NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_OFFSET</dfn>            42355</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_SIZE">NIG_REG_LLH_PF_CLS_FUNC_FILTER_HDR_SEL_RT_SIZE</dfn>              512</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_OFFSET" data-ref="_M/NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_OFFSET">NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_OFFSET</dfn>                    42867</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_SIZE" data-ref="_M/NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_SIZE">NIG_REG_LLH_PF_CLS_FILTERS_MAP_RT_SIZE</dfn>                      32</u></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_CID_ADDR_PARAMS_RT_OFFSET" data-ref="_M/CDU_REG_CID_ADDR_PARAMS_RT_OFFSET">CDU_REG_CID_ADDR_PARAMS_RT_OFFSET</dfn>                           42899</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT0_PARAMS_RT_OFFSET" data-ref="_M/CDU_REG_SEGMENT0_PARAMS_RT_OFFSET">CDU_REG_SEGMENT0_PARAMS_RT_OFFSET</dfn>                           42900</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_SEGMENT1_PARAMS_RT_OFFSET" data-ref="_M/CDU_REG_SEGMENT1_PARAMS_RT_OFFSET">CDU_REG_SEGMENT1_PARAMS_RT_OFFSET</dfn>                           42901</u></td></tr>
<tr><th id="411">411</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_SEG0_TYPE_OFFSET_RT_OFFSET</dfn>                       42902</u></td></tr>
<tr><th id="412">412</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_SEG1_TYPE_OFFSET_RT_OFFSET</dfn>                       42903</u></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_SEG2_TYPE_OFFSET_RT_OFFSET</dfn>                       42904</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_SEG3_TYPE_OFFSET_RT_OFFSET</dfn>                       42905</u></td></tr>
<tr><th id="415">415</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_FL_SEG0_TYPE_OFFSET_RT_OFFSET</dfn>                    42906</u></td></tr>
<tr><th id="416">416</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_FL_SEG1_TYPE_OFFSET_RT_OFFSET</dfn>                    42907</u></td></tr>
<tr><th id="417">417</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_FL_SEG2_TYPE_OFFSET_RT_OFFSET</dfn>                    42908</u></td></tr>
<tr><th id="418">418</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET">CDU_REG_PF_FL_SEG3_TYPE_OFFSET_RT_OFFSET</dfn>                    42909</u></td></tr>
<tr><th id="419">419</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET">CDU_REG_VF_SEG_TYPE_OFFSET_RT_OFFSET</dfn>                        42910</u></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET" data-ref="_M/CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET">CDU_REG_VF_FL_SEG_TYPE_OFFSET_RT_OFFSET</dfn>                     42911</u></td></tr>
<tr><th id="421">421</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET" data-ref="_M/PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET">PBF_REG_TAG_ETHERTYPE_0_RT_OFFSET</dfn>                           42912</u></td></tr>
<tr><th id="422">422</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SIZE_RT_OFFSET</dfn>                      42913</u></td></tr>
<tr><th id="423">423</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ0_RT_OFFSET</dfn>                    42914</u></td></tr>
<tr><th id="424">424</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ0_RT_OFFSET</dfn>                       42915</u></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ0_RT_OFFSET</dfn>                42916</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ1_RT_OFFSET</dfn>                    42917</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ1_RT_OFFSET</dfn>                       42918</u></td></tr>
<tr><th id="428">428</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ1_RT_OFFSET</dfn>                42919</u></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ2_RT_OFFSET</dfn>                    42920</u></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ2_RT_OFFSET</dfn>                       42921</u></td></tr>
<tr><th id="431">431</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ2_RT_OFFSET</dfn>                42922</u></td></tr>
<tr><th id="432">432</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ3_RT_OFFSET</dfn>                    42923</u></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ3_RT_OFFSET</dfn>                       42924</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ3_RT_OFFSET</dfn>                42925</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ4_RT_OFFSET</dfn>                    42926</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ4_RT_OFFSET</dfn>                       42927</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ4_RT_OFFSET</dfn>                42928</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ5_RT_OFFSET</dfn>                    42929</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ5_RT_OFFSET</dfn>                       42930</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ5_RT_OFFSET</dfn>                42931</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ6_RT_OFFSET</dfn>                    42932</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ6_RT_OFFSET</dfn>                       42933</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ6_RT_OFFSET</dfn>                42934</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ7_RT_OFFSET</dfn>                    42935</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ7_RT_OFFSET</dfn>                       42936</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ7_RT_OFFSET</dfn>                42937</u></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ8_RT_OFFSET</dfn>                    42938</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ8_RT_OFFSET</dfn>                       42939</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ8_RT_OFFSET</dfn>                42940</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ9_RT_OFFSET</dfn>                    42941</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ9_RT_OFFSET</dfn>                       42942</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ9_RT_OFFSET</dfn>                42943</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ10_RT_OFFSET</dfn>                   42944</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ10_RT_OFFSET</dfn>                      42945</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ10_RT_OFFSET</dfn>               42946</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ11_RT_OFFSET</dfn>                   42947</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ11_RT_OFFSET</dfn>                      42948</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ11_RT_OFFSET</dfn>               42949</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ12_RT_OFFSET</dfn>                   42950</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ12_RT_OFFSET</dfn>                      42951</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ12_RT_OFFSET</dfn>               42952</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ13_RT_OFFSET</dfn>                   42953</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ13_RT_OFFSET</dfn>                      42954</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ13_RT_OFFSET</dfn>               42955</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ14_RT_OFFSET</dfn>                   42956</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ14_RT_OFFSET</dfn>                      42957</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ14_RT_OFFSET</dfn>               42958</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ15_RT_OFFSET</dfn>                   42959</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ15_RT_OFFSET</dfn>                      42960</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ15_RT_OFFSET</dfn>               42961</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ16_RT_OFFSET</dfn>                   42962</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ16_RT_OFFSET</dfn>                      42963</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ16_RT_OFFSET</dfn>               42964</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ17_RT_OFFSET</dfn>                   42965</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ17_RT_OFFSET</dfn>                      42966</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ17_RT_OFFSET</dfn>               42967</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ18_RT_OFFSET</dfn>                   42968</u></td></tr>
<tr><th id="478">478</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ18_RT_OFFSET</dfn>                      42969</u></td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ18_RT_OFFSET</dfn>               42970</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ19_RT_OFFSET</dfn>                   42971</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ19_RT_OFFSET</dfn>                      42972</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ19_RT_OFFSET</dfn>               42973</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ20_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ20_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ20_RT_OFFSET</dfn>                   42974</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ20_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ20_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ20_RT_OFFSET</dfn>                      42975</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ20_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ20_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ20_RT_OFFSET</dfn>               42976</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ21_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ21_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ21_RT_OFFSET</dfn>                   42977</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ21_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ21_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ21_RT_OFFSET</dfn>                      42978</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ21_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ21_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ21_RT_OFFSET</dfn>               42979</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ22_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ22_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ22_RT_OFFSET</dfn>                   42980</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ22_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ22_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ22_RT_OFFSET</dfn>                      42981</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ22_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ22_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ22_RT_OFFSET</dfn>               42982</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ23_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ23_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ23_RT_OFFSET</dfn>                   42983</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ23_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ23_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ23_RT_OFFSET</dfn>                      42984</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ23_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ23_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ23_RT_OFFSET</dfn>               42985</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ24_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ24_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ24_RT_OFFSET</dfn>                   42986</u></td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ24_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ24_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ24_RT_OFFSET</dfn>                      42987</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ24_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ24_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ24_RT_OFFSET</dfn>               42988</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ25_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ25_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ25_RT_OFFSET</dfn>                   42989</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ25_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ25_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ25_RT_OFFSET</dfn>                      42990</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ25_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ25_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ25_RT_OFFSET</dfn>               42991</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ26_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ26_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ26_RT_OFFSET</dfn>                   42992</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ26_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ26_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ26_RT_OFFSET</dfn>                      42993</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ26_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ26_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ26_RT_OFFSET</dfn>               42994</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ27_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ27_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ27_RT_OFFSET</dfn>                   42995</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ27_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ27_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ27_RT_OFFSET</dfn>                      42996</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ27_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ27_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ27_RT_OFFSET</dfn>               42997</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ28_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ28_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ28_RT_OFFSET</dfn>                   42998</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ28_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ28_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ28_RT_OFFSET</dfn>                      42999</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ28_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ28_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ28_RT_OFFSET</dfn>               43000</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ29_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ29_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ29_RT_OFFSET</dfn>                   43001</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ29_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ29_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ29_RT_OFFSET</dfn>                      43002</u></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ29_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ29_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ29_RT_OFFSET</dfn>               43003</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ30_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ30_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ30_RT_OFFSET</dfn>                   43004</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ30_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ30_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ30_RT_OFFSET</dfn>                      43005</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ30_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ30_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ30_RT_OFFSET</dfn>               43006</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ31_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ31_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ31_RT_OFFSET</dfn>                   43007</u></td></tr>
<tr><th id="517">517</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ31_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ31_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ31_RT_OFFSET</dfn>                      43008</u></td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ31_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ31_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ31_RT_OFFSET</dfn>               43009</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ32_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ32_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ32_RT_OFFSET</dfn>                   43010</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ32_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ32_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ32_RT_OFFSET</dfn>                      43011</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ32_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ32_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ32_RT_OFFSET</dfn>               43012</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ33_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ33_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ33_RT_OFFSET</dfn>                   43013</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ33_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ33_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ33_RT_OFFSET</dfn>                      43014</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ33_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ33_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ33_RT_OFFSET</dfn>               43015</u></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ34_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ34_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ34_RT_OFFSET</dfn>                   43016</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ34_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ34_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ34_RT_OFFSET</dfn>                      43017</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ34_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ34_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ34_RT_OFFSET</dfn>               43018</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ35_RT_OFFSET" data-ref="_M/PBF_REG_YCMD_QS_NUM_LINES_VOQ35_RT_OFFSET">PBF_REG_YCMD_QS_NUM_LINES_VOQ35_RT_OFFSET</dfn>                   43019</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_GUARANTEED_VOQ35_RT_OFFSET" data-ref="_M/PBF_REG_BTB_GUARANTEED_VOQ35_RT_OFFSET">PBF_REG_BTB_GUARANTEED_VOQ35_RT_OFFSET</dfn>                      43020</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ35_RT_OFFSET" data-ref="_M/PBF_REG_BTB_SHARED_AREA_SETUP_VOQ35_RT_OFFSET">PBF_REG_BTB_SHARED_AREA_SETUP_VOQ35_RT_OFFSET</dfn>               43021</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/XCM_REG_CON_PHY_Q3_RT_OFFSET" data-ref="_M/XCM_REG_CON_PHY_Q3_RT_OFFSET">XCM_REG_CON_PHY_Q3_RT_OFFSET</dfn>                                43022</u></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/RUNTIME_ARRAY_SIZE" data-ref="_M/RUNTIME_ARRAY_SIZE">RUNTIME_ARRAY_SIZE</dfn> 43023</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><i>/* Init Callbacks */</i></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/DMAE_READY_CB" data-ref="_M/DMAE_READY_CB">DMAE_READY_CB</dfn>                                               0</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#<span data-ppcond="7">endif</span> /* __RT_DEFS_H__ */</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ecore_cxt.c.html'>master/drivers/net/qede/base/ecore_cxt.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
