// Seed: 678795878
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  always @(id_1++or id_1) id_1 = 1;
  assign id_1 = id_2[1];
endmodule
module module_1 (
    output wor id_0,
    output logic id_1,
    input wor id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    input logic id_6,
    input tri id_7,
    input wire id_8
    , id_19,
    input wor id_9,
    output wor id_10,
    output supply1 id_11,
    input wor id_12,
    input uwire id_13,
    output wor id_14,
    input uwire id_15,
    output tri0 id_16,
    input uwire id_17
);
  always @(posedge 1'd0 or posedge 1) begin : LABEL_0
    disable id_20;
    id_1 <= id_6;
    id_0 = 1 == 1;
  end
  logic [7:0] id_21 = id_21[1];
  module_0 modCall_1 (
      id_19,
      id_21
  );
endmodule
