#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Mar  5 15:17:56 2025
# Process ID: 17488
# Current directory: C:/Users/hsien/Vivado/Projects/EE2026/FDP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2596 C:\Users\hsien\Vivado\Projects\EE2026\FDP\FDP.xpr
# Log file: C:/Users/hsien/Vivado/Projects/EE2026/FDP/vivado.log
# Journal file: C:/Users/hsien/Vivado/Projects/EE2026/FDP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Christopher/Desktop/MODS/.Xil/Vivado-3416-CMS-SG-D1-13900K/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/hsien/Vivado/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v w ]
add_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v
update_compile_order -fileset sources_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v w ]
add_files -fileset sim_1 C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v
update_compile_order -fileset sim_1
generate_target Simulation [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_const'...
export_ip_user_files -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/blk_mem_gen_const.xci] -directory C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files -ipstatic_source_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/modelsim} {questa=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/questa} {riviera=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/riviera} {activehdl=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target Simulation [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_img'...
export_ip_user_files -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/blk_mem_gen_img.xci] -directory C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files -ipstatic_source_dir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/modelsim} {questa=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/questa} {riviera=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/riviera} {activehdl=C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'paint' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paint_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_inter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/sim/blk_mem_gen_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_const
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/sim/blk_mem_gen_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_img
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CanvasTransfer
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-2787] module CanvasTransfer ignored due to previous errors [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'paint' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paint_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_inter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/sim/blk_mem_gen_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_const
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/sim/blk_mem_gen_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_img
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CanvasTransfer
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-2787] module CanvasTransfer ignored due to previous errors [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'paint' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj paint_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_inter/sim/blk_mem_gen_inter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_inter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_const/sim/blk_mem_gen_const.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_const
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_img/sim/blk_mem_gen_img.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_img
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CanvasTransfer
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-2323] parameter with unpacked dimension is only allowed in SystemVerilog [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:57]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:62]
ERROR: [VRFC 10-2787] module CanvasTransfer ignored due to previous errors [C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/CanvasTransfer.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top flexible_clock_divider_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top flexible_clock_divider [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'flexible_clock_divider_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flexible_clock_divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hsien/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot flexible_clock_divider_sim_behav xil_defaultlib.flexible_clock_divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_divider
Compiling module xil_defaultlib.flexible_clock_divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot flexible_clock_divider_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/xsim.dir/flexible_clock_divider_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar  5 15:33:32 2025...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 872.473 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "flexible_clock_divider_sim_behav -key {Behavioral:sim_1:Functional:flexible_clock_divider_sim} -tclbatch {flexible_clock_divider_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source flexible_clock_divider_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'flexible_clock_divider_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 886.633 ; gain = 14.160
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/flexible_clock_divider_sim/dut/count}} 
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'flexible_clock_divider_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flexible_clock_divider_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hsien/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot flexible_clock_divider_sim_behav xil_defaultlib.flexible_clock_divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 892.809 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'flexible_clock_divider_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flexible_clock_divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hsien/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot flexible_clock_divider_sim_behav xil_defaultlib.flexible_clock_divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_divider
Compiling module xil_defaultlib.flexible_clock_divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot flexible_clock_divider_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Users/hsien/Vivado/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'flexible_clock_divider_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_const.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/weights.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/blk_mem_gen_img.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim/00.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj flexible_clock_divider_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sources_1/new/flexible_clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/sim_1/new/flexible_clock_divider_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flexible_clock_divider_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/hsien/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 24e5d7a1779144f797f24297896a26e0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot flexible_clock_divider_sim_behav xil_defaultlib.flexible_clock_divider_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.flexible_clock_divider
Compiling module xil_defaultlib.flexible_clock_divider_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot flexible_clock_divider_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
set_property top Top_Student [current_fileset]
update_compile_order -fileset sources_1
set_property top Top_Student [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1
file mkdir C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new
close [ open C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new/basys3_constraints.xdc w ]
add_files -fileset constrs_1 C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.srcs/constrs_1/new/basys3_constraints.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property top Top_Student [current_fileset]
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:00:31 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:00:31 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property top Top_Student [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:03:00 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:06:34 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:06:34 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property top paint [current_fileset]
update_compile_order -fileset sources_1
set_property top Top_Student [current_fileset]
set_property top flexible_clock_divider_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar  5 16:08:58 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Mar  5 16:09:07 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Mar  5 16:09:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:10:41 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:12:13 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:12:13 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:23:02 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:23:02 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:27:42 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:27:42 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:29:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:29:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Mar  5 16:37:56 2025] Launched synth_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/synth_1/runme.log
[Wed Mar  5 16:37:56 2025] Launched impl_1...
Run output will be captured here: C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hsien/Vivado/Projects/EE2026/FDP/FDP.runs/impl_1/Top_Student.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183ACA97CA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar  5 16:51:32 2025...
