Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/WorkTools/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 67dfb85f33bd4760ba495444a464c221 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot simtop_nodelay_behav xil_defaultlib.simtop_nodelay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'sw' [D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/src/without_delay/simtop_nodelay.sv:15]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/WorkSpace/Git_Project/RISC-V_CPU/vivado/test1/project/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.common
Compiling package xil_defaultlib.config_pkg
Compiling package xil_defaultlib.pipes
Compiling package xil_defaultlib.$unit_config_sv
Compiling module xil_defaultlib.pcselect
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.fetch_decode
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.dataconfirm
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_execute
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.execute
Compiling module xil_defaultlib.execute_memory
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.memory_writeback
Compiling module xil_defaultlib.writeback
Compiling module xil_defaultlib.regfile_default
Compiling module xil_defaultlib.forward
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.mycpu_top_nodelay
Compiling module xil_defaultlib.dist_ram_wrapper
Compiling module xil_defaultlib.device(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_top_nodelay(SIMULATION=1'b1)
Compiling module xil_defaultlib.simtop_nodelay
Compiling module xil_defaultlib.glbl
Built simulation snapshot simtop_nodelay_behav
