{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527285709963 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527285709976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 15:01:49 2018 " "Processing started: Fri May 25 15:01:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527285709976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285709976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UARTCombined -c UARTCombined " "Command: quartus_map --read_settings_files=on --write_settings_files=off UARTCombined -c UARTCombined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285709976 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527285710668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527285710669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/baudlimit.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/baudlimit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 baudlimit " "Found entity 1: baudlimit" {  } { { "UART/baudlimit.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/baudlimit.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdriver/txdriver.sv 2 2 " "Found 2 design units, including 2 entities, in source file txdriver/txdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TXDriver " "Found entity 1: TXDriver" {  } { { "TXDriver/TXDriver.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/TXDriver.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724876 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Found entity 2: testbench" {  } { { "TXDriver/TXDriver.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/TXDriver.sv" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdriver/enableeverysec.sv 2 2 " "Found 2 design units, including 2 entities, in source file txdriver/enableeverysec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enableEverySec " "Found entity 1: enableEverySec" {  } { { "TXDriver/enableEverySec.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/enableEverySec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724878 ""} { "Info" "ISGN_ENTITY_NAME" "2 to7Test " "Found entity 2: to7Test" {  } { { "TXDriver/enableEverySec.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/enableEverySec.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdriver/counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file txdriver/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "TXDriver/Counter.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724881 ""} { "Info" "ISGN_ENTITY_NAME" "2 testCount " "Found entity 2: testCount" {  } { { "TXDriver/Counter.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/Counter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724881 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART.sv(35) " "Verilog HDL information at UART.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "UART/UART.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/UART.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1527285724883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART/UART.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/UART.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724883 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbenchUART " "Found entity 2: testbenchUART" {  } { { "UART/UART.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/UART.sv" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartcombined.sv 1 1 " "Found 1 design units, including 1 entities, in source file uartcombined.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UARTCombined " "Found entity 1: UARTCombined" {  } { { "UARTCombined.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UARTCombined.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527285724885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285724885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UARTCombined " "Elaborating entity \"UARTCombined\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527285724966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudlimit baudlimit:limiter " "Elaborating entity \"baudlimit\" for hierarchy \"baudlimit:limiter\"" {  } { { "UARTCombined.sv" "limiter" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UARTCombined.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285725013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter baudlimit:limiter\|counter:CountTo1k " "Elaborating entity \"counter\" for hierarchy \"baudlimit:limiter\|counter:CountTo1k\"" {  } { { "UART/baudlimit.sv" "CountTo1k" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/baudlimit.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285725015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Counter.sv(11) " "Verilog HDL assignment warning at Counter.sv(11): truncated value with size 32 to match size of target (16)" {  } { { "TXDriver/Counter.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/Counter.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527285725017 "|UARTCombined|baudlimit:limiter|counter:CountTo1k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TXDriver TXDriver:driver " "Elaborating entity \"TXDriver\" for hierarchy \"TXDriver:driver\"" {  } { { "UARTCombined.sv" "driver" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UARTCombined.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285725019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TXDriver.sv(92) " "Verilog HDL assignment warning at TXDriver.sv(92): truncated value with size 32 to match size of target (5)" {  } { { "TXDriver/TXDriver.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/TXDriver.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527285725020 "|UARTCombined|TXDriver:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enableEverySec TXDriver:driver\|enableEverySec:enab " "Elaborating entity \"enableEverySec\" for hierarchy \"TXDriver:driver\|enableEverySec:enab\"" {  } { { "TXDriver/TXDriver.sv" "enab" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/TXDriver/TXDriver.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285725021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:Tout " "Elaborating entity \"UART\" for hierarchy \"UART:Tout\"" {  } { { "UARTCombined.sv" "Tout" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UARTCombined.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285725023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART.sv(100) " "Verilog HDL assignment warning at UART.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "UART/UART.sv" "" { Text "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/UART.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527285725024 "|UARTCombined|UART:Tout"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527285725845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527285726206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/output_files/UARTCombined.map.smsg " "Generated suppressed messages file C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/output_files/UARTCombined.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285726891 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527285727213 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527285727213 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "152 " "Implemented 152 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527285727356 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527285727356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "148 " "Implemented 148 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527285727356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527285727356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527285727422 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 15:02:07 2018 " "Processing ended: Fri May 25 15:02:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527285727422 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527285727422 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527285727422 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527285727422 ""}
