// Seed: 3633523612
module module_0;
  final begin
    id_1[1] <= 1;
  end
  id_2 :
  assert property (@(posedge id_2 == 1) 1)
  else $display(id_2 & 1, "", 1'b0, 1);
  assign id_2 = id_2 == id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1'd0] = 1;
  module_0();
endmodule
