{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640184564874 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640184564875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:49:24 2021 " "Processing started: Wed Dec 22 15:49:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640184564875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184564875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Squares -c Squares " "Command: quartus_map --read_settings_files=on --write_settings_files=off Squares -c Squares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184564876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640184565326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640184565326 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "squares.qsys " "Elaborating Platform Designer system entity \"squares.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184577140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:41 Progress: Loading Squares/squares.qsys " "2021.12.22.15:49:41 Progress: Loading Squares/squares.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184581516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:41 Progress: Reading input file " "2021.12.22.15:49:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184581822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:41 Progress: Adding clk_0 \[clock_source 19.1\] " "2021.12.22.15:49:41 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184581919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:42 Progress: Parameterizing module clk_0 " "2021.12.22.15:49:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184582620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:42 Progress: Adding coordinator_0 \[coordinator 1.0\] " "2021.12.22.15:49:42 Progress: Adding coordinator_0 \[coordinator 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184582622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:43 Progress: Parameterizing module coordinator_0 " "2021.12.22.15:49:43 Progress: Parameterizing module coordinator_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184583039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\] " "2021.12.22.15:49:43 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184583041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:43 Progress: Parameterizing module onchip_memory2_0 " "2021.12.22.15:49:43 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184583107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:43 Progress: Adding pll_0 \[altera_pll 19.1\] " "2021.12.22.15:49:43 Progress: Adding pll_0 \[altera_pll 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184583117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Parameterizing module pll_0 " "2021.12.22.15:49:44 Progress: Parameterizing module pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\] " "2021.12.22.15:49:44 Progress: Adding video_pll_0 \[altera_up_avalon_video_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584046 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Parameterizing module video_pll_0 " "2021.12.22.15:49:44 Progress: Parameterizing module video_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\] " "2021.12.22.15:49:44 Progress: Adding video_vga_controller_0 \[altera_up_avalon_video_vga_controller 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Parameterizing module video_vga_controller_0 " "2021.12.22.15:49:44 Progress: Parameterizing module video_vga_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Building connections " "2021.12.22.15:49:44 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584216 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Parameterizing connections " "2021.12.22.15:49:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584251 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:44 Progress: Validating " "2021.12.22.15:49:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184584252 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2021.12.22.15:49:47 Progress: Done reading input file " "2021.12.22.15:49:47 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184587166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz " "Squares.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184587699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.pll_0: Able to implement PLL with user settings " "Squares.pll_0: Able to implement PLL with user settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184587699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane " "Squares.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184587699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares: Generating squares \"squares\" for QUARTUS_SYNTH " "Squares: Generating squares \"squares\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184588803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 10 bit wide, but the slave is 9 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has address signal 10 bit wide, but the slave is 9 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184589693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184589694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide. " "Interconnect is inserted between master coordinator_0.avalon_master and slave onchip_memory2_0.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184589696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Coordinator_0: \"squares\" instantiated coordinator \"coordinator_0\" " "Coordinator_0: \"squares\" instantiated coordinator \"coordinator_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184590971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'squares_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'squares_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184590993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /media/kasia/fpga/quartus/linux64/perl/bin/perl -I /media/kasia/fpga/quartus/sopc_builder/bin/europa -I /media/kasia/fpga/quartus/sopc_builder/bin -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/common -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=squares_onchip_memory2_0 --dir=/tmp/alt8983_291347937307991521.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/media/kasia/fpga/quartus --verilog --config=/tmp/alt8983_291347937307991521.dir/0003_onchip_memory2_0_gen//squares_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /media/kasia/fpga/quartus/linux64/perl/bin/perl -I /media/kasia/fpga/quartus/sopc_builder/bin/europa -I /media/kasia/fpga/quartus/sopc_builder/bin -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/common -I /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /media/kasia/fpga/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=squares_onchip_memory2_0 --dir=/tmp/alt8983_291347937307991521.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/media/kasia/fpga/quartus --verilog --config=/tmp/alt8983_291347937307991521.dir/0003_onchip_memory2_0_gen//squares_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184590993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'squares_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'squares_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591198 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"squares\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"squares\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591201 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll_0: \"squares\" instantiated altera_pll \"pll_0\" " "Pll_0: \"squares\" instantiated altera_pll \"pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll_0: \"squares\" instantiated altera_up_avalon_video_pll \"video_pll_0\" " "Video_pll_0: \"squares\" instantiated altera_up_avalon_video_pll \"video_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: Starting Generation of VGA Controller " "Video_vga_controller_0: Starting Generation of VGA Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_vga_controller_0: \"squares\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\" " "Video_vga_controller_0: \"squares\" instantiated altera_up_avalon_video_vga_controller \"video_vga_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184591852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"squares\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"squares\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"squares\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"squares\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\" " "Video_pll: \"video_pll_0\" instantiated altera_pll \"video_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"video_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592097 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Coordinator_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"coordinator_0_avalon_master_translator\" " "Coordinator_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"coordinator_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592101 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\" " "Onchip_memory2_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Squares: Done \"squares\" with 12 modules, 17 files " "Squares: Done \"squares\" with 12 modules, 17 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184592106 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "squares.qsys " "Finished elaborating Platform Designer system entity \"squares.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Squares.v 1 1 " "Found 1 design units, including 1 entities, in source file Squares.v" { { "Info" "ISGN_ENTITY_NAME" "1 Squares " "Found entity 1: Squares" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593809 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "coordinator.v(54) " "Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections" {  } { { "coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1640184593810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinator.v 1 1 " "Found 1 design units, including 1 entities, in source file coordinator.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinator " "Found entity 1: coordinator" {  } { { "coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/coordinator.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_press_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_press_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_press_driver " "Found entity 1: keyboard_press_driver" {  } { { "keyboard_press_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextoseg.v 1 1 " "Found 1 design units, including 1 entities, in source file hextoseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hextoseg " "Found entity 1: hextoseg" {  } { { "hextoseg.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/hextoseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 2 2 " "Found 2 design units, including 2 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593813 ""} { "Info" "ISGN_ENTITY_NAME" "2 leds " "Found entity 2: leds" {  } { { "lights.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/lights.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square.v 4 4 " "Found 4 design units, including 4 entities, in source file square.v" { { "Info" "ISGN_ENTITY_NAME" "1 bouncing_line " "Found entity 1: bouncing_line" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593814 ""} { "Info" "ISGN_ENTITY_NAME" "2 bouncing_square " "Found entity 2: bouncing_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593814 ""} { "Info" "ISGN_ENTITY_NAME" "3 auto_square " "Found entity 3: auto_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593814 ""} { "Info" "ISGN_ENTITY_NAME" "4 keyboard_square " "Found entity 4: keyboard_square" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593814 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard_inner_driver.v(40) " "Verilog HDL information at keyboard_inner_driver.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard_inner_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640184593815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_inner_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_inner_driver " "Found entity 1: keyboard_inner_driver" {  } { { "keyboard_inner_driver.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_inner_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_controller " "Found entity 1: keyboard_controller" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/squares.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/squares.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares " "Found entity 1: squares" {  } { { "db/ip/squares/squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/squares/submodules/altera_merlin_master_translator.sv" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/squares/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/squares/submodules/altera_reset_synchronizer.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593825 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "coordinator.v(54) " "Verilog HDL Module Instantiation warning at coordinator.v(54): ignored dangling comma in List of Port Connections" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 54 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1640184593826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/coordinator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/coordinator.v" { { "Info" "ISGN_ENTITY_NAME" "1 coordinator " "Found entity 1: coordinator" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_mm_interconnect_0 " "Found entity 1: squares_mm_interconnect_0" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_onchip_memory2_0 " "Found entity 1: squares_onchip_memory2_0" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_pll_0 " "Found entity 1: squares_pll_0" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_pll_0 " "Found entity 1: squares_video_pll_0" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_pll_0_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_pll_0_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_pll_0_video_pll " "Found entity 1: squares_video_pll_0_video_pll" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/squares/submodules/squares_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/squares/submodules/squares_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 squares_video_vga_controller_0 " "Found entity 1: squares_video_vga_controller_0" {  } { { "db/ip/squares/submodules/squares_video_vga_controller_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184593831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184593831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Squares " "Elaborating entity \"Squares\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640184593924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares squares:mysquares " "Elaborating entity \"squares\" for hierarchy \"squares:mysquares\"" {  } { { "Squares.v" "mysquares" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinator squares:mysquares\|coordinator:coordinator_0 " "Elaborating entity \"coordinator\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\"" {  } { { "db/ip/squares/squares.v" "coordinator_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593930 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 coordinator.v(82) " "Verilog HDL assignment warning at coordinator.v(82): truncated value with size 32 to match size of target (30)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593932 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 coordinator.v(84) " "Verilog HDL assignment warning at coordinator.v(84): truncated value with size 32 to match size of target (25)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593932 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(86) " "Verilog HDL assignment warning at coordinator.v(86): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593932 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 coordinator.v(104) " "Verilog HDL assignment warning at coordinator.v(104): truncated value with size 32 to match size of target (20)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593933 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(105) " "Verilog HDL assignment warning at coordinator.v(105): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593933 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 coordinator.v(109) " "Verilog HDL assignment warning at coordinator.v(109): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593934 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds coordinator.v(23) " "Output port \"leds\" at coordinator.v(23) has no driver" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640184593937 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avalon_master_writedata coordinator.v(30) " "Output port \"avalon_master_writedata\" at coordinator.v(30) has no driver" {  } { { "db/ip/squares/submodules/coordinator.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1640184593937 "|Squares|squares:mysquares|coordinator:coordinator_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auto_square squares:mysquares\|coordinator:coordinator_0\|auto_square:square1 " "Elaborating entity \"auto_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\"" {  } { { "db/ip/squares/submodules/coordinator.v" "square1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593963 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(59) " "Verilog HDL assignment warning at square.v(59): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593965 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(60) " "Verilog HDL assignment warning at square.v(60): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593965 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(61) " "Verilog HDL assignment warning at square.v(61): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593965 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(62) " "Verilog HDL assignment warning at square.v(62): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593965 "|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_square squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square " "Elaborating entity \"bouncing_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\"" {  } { { "square.v" "square" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l1 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l1\"" {  } { { "square.v" "l1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l2 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|auto_square:square1\|bouncing_square:square\|bouncing_line:l2\"" {  } { { "square.v" "l2" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_square squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks " "Elaborating entity \"keyboard_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\"" {  } { { "db/ip/squares/submodules/coordinator.v" "ks" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(112) " "Verilog HDL assignment warning at square.v(112): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593974 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(113) " "Verilog HDL assignment warning at square.v(113): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593974 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(114) " "Verilog HDL assignment warning at square.v(114): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593974 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 square.v(115) " "Verilog HDL assignment warning at square.v(115): truncated value with size 32 to match size of target (10)" {  } { { "square.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184593975 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_controller squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc " "Elaborating entity \"keyboard_controller\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\"" {  } { { "square.v" "kc" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593975 ""}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "keyboard_controller.v(65) " "Verilog HDL warning at keyboard_controller.v(65): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 65 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1640184593976 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "keyboard_controller.v(72) " "Verilog HDL warning at keyboard_controller.v(72): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "keyboard_controller.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 72 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1640184593976 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hextoseg squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|hextoseg:h0 " "Elaborating entity \"hextoseg\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|hextoseg:h0\"" {  } { { "keyboard_controller.v" "h0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_press_driver squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd " "Elaborating entity \"keyboard_press_driver\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\"" {  } { { "keyboard_controller.v" "kpd" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_controller.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard_inner_driver squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd " "Elaborating entity \"keyboard_inner_driver\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\"" {  } { { "keyboard_press_driver.v" "kbd" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/keyboard_press_driver.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_square squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square " "Elaborating entity \"bouncing_square\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\"" {  } { { "square.v" "square" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l1 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l1\"" {  } { { "square.v" "l1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncing_line squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l2 " "Elaborating entity \"bouncing_line\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|bouncing_square:square\|bouncing_line:l2\"" {  } { { "square.v" "l2" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/square.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hextoseg squares:mysquares\|coordinator:coordinator_0\|hextoseg:h0 " "Elaborating entity \"hextoseg\" for hierarchy \"squares:mysquares\|coordinator:coordinator_0\|hextoseg:h0\"" {  } { { "db/ip/squares/submodules/coordinator.v" "h0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/coordinator.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_onchip_memory2_0 squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"squares_onchip_memory2_0\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/squares/squares.v" "onchip_memory2_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184593991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "the_altsyncram" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif " "Parameter \"init_file\" = \"/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 512 " "Parameter \"maximum_depth\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594083 ""}  } { { "db/ip/squares/submodules/squares_onchip_memory2_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184594083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i3t1 " "Found entity 1: altsyncram_i3t1" {  } { { "db/altsyncram_i3t1.tdf" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/altsyncram_i3t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640184594145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184594145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i3t1 squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated " "Elaborating entity \"altsyncram_i3t1\" for hierarchy \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_pll_0 squares:mysquares\|squares_pll_0:pll_0 " "Elaborating entity \"squares_pll_0\" for hierarchy \"squares:mysquares\|squares_pll_0:pll_0\"" {  } { { "db/ip/squares/squares.v" "pll_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "altera_pll_i" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594186 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640184594190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594190 ""}  } { { "db/ip/squares/submodules/squares_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_pll_0.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184594190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_pll_0 squares:mysquares\|squares_video_pll_0:video_pll_0 " "Elaborating entity \"squares_video_pll_0\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\"" {  } { { "db/ip/squares/squares.v" "video_pll_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_pll_0_video_pll squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll " "Elaborating entity \"squares_video_pll_0_video_pll\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "video_pll" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "altera_pll_i" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594197 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1640184594204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640184594205 ""}  } { { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640184594205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal squares:mysquares\|squares_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"squares:mysquares\|squares_video_pll_0:video_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/squares/submodules/squares_video_pll_0.v" "reset_from_locked" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_video_vga_controller_0 squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"squares_video_vga_controller_0\" for hierarchy \"squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\"" {  } { { "db/ip/squares/squares.v" "video_vga_controller_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"squares:mysquares\|squares_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "db/ip/squares/submodules/squares_video_vga_controller_0.v" "VGA_Timing" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184594213 "|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640184594213 "|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "squares_mm_interconnect_0 squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"squares_mm_interconnect_0\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/squares/squares.v" "mm_interconnect_0" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:coordinator_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:coordinator_0_avalon_master_translator\"" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "coordinator_0_avalon_master_translator" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"squares:mysquares\|squares_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/squares/submodules/squares_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_mm_interconnect_0.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller squares:mysquares\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/squares/squares.v" "rst_controller" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"squares:mysquares\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/squares/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184594226 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "db/ip/squares/submodules/squares_video_pll_0_video_pll.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0_video_pll.v" 91 0 0 } } { "db/ip/squares/submodules/squares_video_pll_0.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/squares_video_pll_0.v" 25 0 0 } } { "db/ip/squares/squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/squares.v" 95 0 0 } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 64 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184594499 "|Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1640184594499 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1640184594499 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1640184595214 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184595244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184595244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184595244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1640184595244 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1640184595244 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640184595898 "|Squares|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640184595898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640184596054 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640184596593 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg " "Generated suppressed messages file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184596674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 3 0 0 " "Adding 7 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640184597053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640184597053 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184597165 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184597165 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184597192 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184597192 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184597192 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Analysis & Synthesis" 0 -1 1640184597192 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184597221 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1640184597221 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640184597344 "|Squares|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640184597344 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "861 " "Implemented 861 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640184597350 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640184597350 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1640184597350 ""} { "Info" "ICUT_CUT_TM_LCELLS" "739 " "Implemented 739 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640184597350 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1640184597350 ""} { "Info" "ICUT_CUT_TM_PLLS" "3 " "Implemented 3 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1640184597350 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640184597350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640184597380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:49:57 2021 " "Processing ended: Wed Dec 22 15:49:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640184597380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640184597380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640184597380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640184597380 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640184598561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640184598562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:49:58 2021 " "Processing started: Wed Dec 22 15:49:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640184598562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640184598562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Squares -c Squares " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Squares -c Squares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640184598562 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640184598620 ""}
{ "Info" "0" "" "Project  = Squares" {  } {  } 0 0 "Project  = Squares" 0 0 "Fitter" 0 0 1640184598621 ""}
{ "Info" "0" "" "Revision = Squares" {  } {  } 0 0 "Revision = Squares" 0 0 "Fitter" 0 0 1640184598622 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640184598903 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640184598903 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Squares 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Squares\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640184598916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640184598995 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640184598995 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184599165 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1640184599165 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"squares:mysquares\|squares_video_pll_0:video_pll_0\|squares_video_pll_0_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1640184599197 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1640184599236 ""}  } { { "altera_pll.v" "" { Text "/media/kasia/fpga/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1640184599236 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1640184599259 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated\|ram_block1a0 " "Atom \"squares:mysquares\|squares_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_i3t1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1640184599283 "|Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1640184599283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640184599770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640184599805 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1640184600055 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1640184600080 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1640184614714 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 194 global CLKCTRL_G4 " "squares:mysquares\|squares_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 194 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1640184614929 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1640184614929 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 124 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 124 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1640184614929 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1640184614929 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184614929 ""}
{ "Info" "ISTA_SDC_FOUND" "Squares.sdc " "Reading SDC File: 'Squares.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640184616290 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 25 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Squares.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1640184616297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Squares.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at Squares.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616297 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 26 altera_reserved_tdi port " "Ignored filter at Squares.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1640184616297 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 26 altera_reserved_tck clock " "Ignored filter at Squares.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1640184616297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at Squares.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616297 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616297 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at Squares.sdc(26): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616298 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 27 altera_reserved_tms port " "Ignored filter at Squares.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1640184616298 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at Squares.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616299 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at Squares.sdc(27): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616299 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 28 altera_reserved_tdo port " "Ignored filter at Squares.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1640184616299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at Squares.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616299 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616299 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at Squares.sdc(28): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616299 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640184616301 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640184616301 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1640184616301 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1640184616301 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 67 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at Squares.sdc(67): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616302 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616302 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 68 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at Squares.sdc(68): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184616303 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 68 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1640184616303 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1640184616303 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_code\[5\] squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_code\[5\] is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184616310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640184616310 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184616310 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1640184616310 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|ready_set"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184616311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184616311 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184616311 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1640184616311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1640184616318 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1640184616319 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000      clk_vga " "  40.000      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640184616319 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640184616319 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1640184616348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640184616350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1640184616354 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1640184616357 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1640184616357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1640184616359 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1640184616467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1640184616469 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640184616469 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:16 " "Fitter preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184616585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640184625017 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1640184625522 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184631405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640184635251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640184635924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184635925 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640184638107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y70 X32_Y81 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81" {  } { { "loc" "" { Generic "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y70 to location X32_Y81"} { { 12 { 0 ""} 22 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640184655573 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640184655573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1640184657502 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1640184657502 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1640184657502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184657505 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.66 " "Total time spent on timing analysis during the Fitter is 2.66 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640184663096 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640184663163 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640184664843 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1640184664844 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1640184666365 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640184674745 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" { PS2_CLK2 } } } { "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 30 0 0 } } { "temporary_test_loc" "" { Generic "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/" { { 0 { 0 ""} 0 155 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640184675179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" { PS2_DAT2 } } } { "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640184675179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" { PS2_CLK } } } { "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/" { { 0 { 0 ""} 0 154 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640184675179 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/media/kasia/fpga/quartus/linux64/pin_planner.ppl" { PS2_DAT } } } { "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" "" { Assignment "/media/kasia/fpga/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "Squares.v" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/" { { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1640184675179 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1640184675179 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.fit.smsg " "Generated suppressed messages file /home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640184675365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2236 " "Peak virtual memory: 2236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640184676531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:51:16 2021 " "Processing ended: Wed Dec 22 15:51:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640184676531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640184676531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640184676531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640184676531 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640184679302 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640184679317 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:51:18 2021 " "Processing started: Wed Dec 22 15:51:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640184679317 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640184679317 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Squares -c Squares " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Squares -c Squares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640184679318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640184680995 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640184688067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "977 " "Peak virtual memory: 977 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640184688724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:51:28 2021 " "Processing ended: Wed Dec 22 15:51:28 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640184688724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640184688724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640184688724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640184688724 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640184689110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640184690172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640184690173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 22 15:51:29 2021 " "Processing started: Wed Dec 22 15:51:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640184690173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640184690173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Squares -c Squares " "Command: quartus_sta Squares -c Squares" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640184690174 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640184690364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640184691116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640184691116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184691191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184691191 ""}
{ "Info" "ISTA_SDC_FOUND" "Squares.sdc " "Reading SDC File: 'Squares.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640184692277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 25 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at Squares.sdc(25): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692285 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock Squares.sdc 25 Argument <targets> is not an object ID " "Ignored create_clock at Squares.sdc(25): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692285 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692285 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 26 altera_reserved_tdi port " "Ignored filter at Squares.sdc(26): altera_reserved_tdi could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692286 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 26 altera_reserved_tck clock " "Ignored filter at Squares.sdc(26): altera_reserved_tck could not be matched with a clock" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 26 Argument <targets> is an empty collection " "Ignored set_input_delay at Squares.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692286 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692286 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 26 Argument -clock is not an object ID " "Ignored set_input_delay at Squares.sdc(26): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692287 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 27 altera_reserved_tms port " "Ignored filter at Squares.sdc(27): altera_reserved_tms could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692287 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 27 Argument <targets> is an empty collection " "Ignored set_input_delay at Squares.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692288 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692288 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Squares.sdc 27 Argument -clock is not an object ID " "Ignored set_input_delay at Squares.sdc(27): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692288 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Squares.sdc 28 altera_reserved_tdo port " "Ignored filter at Squares.sdc(28): altera_reserved_tdo could not be matched with a port" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 28 Argument <targets> is an empty collection " "Ignored set_output_delay at Squares.sdc(28): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692289 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692289 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 28 Argument -clock is not an object ID " "Ignored set_output_delay at Squares.sdc(28): Argument -clock is not an object ID" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692289 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640184692290 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1640184692290 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640184692290 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1640184692291 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 67 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at Squares.sdc(67): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692292 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 67 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692292 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay Squares.sdc 68 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at Squares.sdc(68): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1640184692294 ""}  } { { "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" "" { Text "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/Squares.sdc" 68 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1640184692294 ""}
{ "Info" "ISTA_SDC_FOUND" "/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.sdc " "Reading SDC File: '/home/kasia/Documents/9_semestr/fpga/systembuilder/CodeGenerated/DE1_SOC/Squares/db/ip/squares/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1640184692296 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184692323 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184692323 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184692328 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184692328 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|keyboard_clk_filtered"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184692331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184692331 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184692331 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640184692331 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640184692342 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640184692345 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640184692362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.448 " "Worst-case setup slack is 9.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.448               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.448               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.410               0.000 CLOCK_50  " "   15.410               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.090               0.000 clk_vga  " "   27.090               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184692459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.364 " "Worst-case hold slack is 0.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.364               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.364               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 CLOCK_50  " "    0.369               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.635               0.000 clk_vga  " "    8.635               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184692466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.661 " "Worst-case recovery slack is 18.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.661               0.000 CLOCK_50  " "   18.661               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184692471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.771 " "Worst-case removal slack is 0.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 CLOCK_50  " "    0.771               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184692481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.916               0.000 CLOCK_50  " "    8.916               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.273               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.273               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184692485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184692485 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640184692519 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640184692592 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640184695107 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184695281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184695281 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184695281 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184695281 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|keyboard_clk_filtered"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184695284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184695284 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184695284 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640184695284 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640184695285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.710 " "Worst-case setup slack is 9.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.710               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.575               0.000 CLOCK_50  " "   15.575               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.450               0.000 clk_vga  " "   27.450               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184695309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.368 " "Worst-case hold slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.368               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377               0.000 CLOCK_50  " "    0.377               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.414               0.000 clk_vga  " "    8.414               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184695313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.716 " "Worst-case recovery slack is 18.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.716               0.000 CLOCK_50  " "   18.716               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184695315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.715 " "Worst-case removal slack is 0.715" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695316 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.715               0.000 CLOCK_50  " "    0.715               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695316 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184695316 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.950               0.000 CLOCK_50  " "    8.950               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.228               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.228               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184695317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184695317 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1640184695334 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640184695576 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640184697824 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184697968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184697968 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184697968 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184697968 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|keyboard_clk_filtered"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184697970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184697970 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184697970 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640184697970 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640184697970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.607 " "Worst-case setup slack is 12.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.607               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.607               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.323               0.000 CLOCK_50  " "   17.323               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.163               0.000 clk_vga  " "   32.163               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184697976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.183               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.554               0.000 clk_vga  " "    4.554               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184697980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.227 " "Worst-case recovery slack is 19.227" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.227               0.000 CLOCK_50  " "   19.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184697981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.424 " "Worst-case removal slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 CLOCK_50  " "    0.424               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184697983 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.507               0.000 CLOCK_50  " "    8.507               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.535               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.535               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184697984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184697984 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1640184698001 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|scan_ready is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184698276 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184698276 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Node: squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered " "Register squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|ready_set is being clocked by squares:mysquares\|coordinator:coordinator_0\|keyboard_square:ks\|keyboard_controller:kc\|keyboard_press_driver:kpd\|keyboard_inner_driver:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1640184698276 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1640184698276 "|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd|keyboard_clk_filtered"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184698278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184698278 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1640184698278 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1640184698278 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640184698278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.622 " "Worst-case setup slack is 13.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.622               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.622               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.560               0.000 CLOCK_50  " "   17.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.630               0.000 clk_vga  " "   32.630               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184698289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 CLOCK_50  " "    0.171               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.172               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.215               0.000 clk_vga  " "    4.215               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184698297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.286 " "Worst-case recovery slack is 19.286" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.286               0.000 CLOCK_50  " "   19.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184698304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.383 " "Worst-case removal slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 CLOCK_50  " "    0.383               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184698306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.459               0.000 CLOCK_50  " "    8.459               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.533               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.533               0.000 mysquares\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640184698308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640184698308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640184700702 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640184700704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1227 " "Peak virtual memory: 1227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640184700787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 22 15:51:40 2021 " "Processing ended: Wed Dec 22 15:51:40 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640184700787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640184700787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640184700787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640184700787 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus Prime Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640184701084 ""}
