Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 12 21:46:40 2023
| Host         : expecto running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              44 |           20 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+---------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG |                             | LCU0/valid_reg[0]_0 |                4 |              4 |
|  clk_IBUF_BUFG | LCU0/wd[3]_i_1_n_0          |                     |                2 |              4 |
|  clk_IBUF_BUFG | LCU0/E[0]                   |                     |                1 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_5[0]            |                     |                2 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_2[0]            |                     |                2 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_3[0]            |                     |                1 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_1[0]            |                     |                2 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_4[0]            |                     |                1 |              4 |
|  clk_IBUF_BUFG | LCU0/we_reg_0[0]            |                     |                1 |              4 |
|  clk_IBUF_BUFG | register_file_8x4_0/regfile | LCU0/wa_reg[0]_0    |                1 |              4 |
|  clk_IBUF_BUFG |                             |                     |                5 |             16 |
|  clk_IBUF_BUFG |                             | rst_IBUF            |               11 |             19 |
|  clk_IBUF_BUFG |                             | SDU0/clear          |                6 |             24 |
+----------------+-----------------------------+---------------------+------------------+----------------+


