{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631438241663 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631438241669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 12:17:21 2021 " "Processing started: Sun Sep 12 12:17:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631438241669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438241669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438241670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631438242161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dly.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/dly.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dly_mode " "Found entity 1: dly_mode" {  } { { "src/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/dly.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631438250689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438250689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_macrocell_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file src/cnt_dly_macrocell_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slg46620_cnt0_pkg (SystemVerilog) " "Found design unit 1: slg46620_cnt0_pkg (SystemVerilog)" {  } { { "src/cnt_dly_macrocell_pkg.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631438250692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438250692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt_dly_macrocell.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt_dly_macrocell.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_dly_macrocell " "Found entity 1: cnt_dly_macrocell" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631438250695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438250695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cnt.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/cnt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_fsm_mode " "Found entity 1: cnt_fsm_mode" {  } { { "src/cnt.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631438250697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438250697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cnt_dly_macrocell " "Elaborating entity \"cnt_dly_macrocell\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631438250723 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_Wake_Sleep_Ratio_Control_mode cnt_dly_macrocell.sv(46) " "Verilog HDL or VHDL warning at cnt_dly_macrocell.sv(46): object \"is_Wake_Sleep_Ratio_Control_mode\" assigned a value but never read" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631438250724 "|cnt_dly_macrocell"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dly_mode dly_mode:dly_mode_inst " "Elaborating entity \"dly_mode\" for hierarchy \"dly_mode:dly_mode_inst\"" {  } { { "src/cnt_dly_macrocell.sv" "dly_mode_inst" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631438250767 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_Both_Mode dly.sv(22) " "Verilog HDL or VHDL warning at dly.sv(22): object \"is_Both_Mode\" assigned a value but never read" {  } { { "src/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/dly.sv" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631438250767 "|cnt_dly_macrocell|dly_mode:dly_mode_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_fsm_mode cnt_fsm_mode:cnt_mode_inst " "Elaborating entity \"cnt_fsm_mode\" for hierarchy \"cnt_fsm_mode:cnt_mode_inst\"" {  } { { "src/cnt_dly_macrocell.sv" "cnt_mode_inst" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631438250777 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 42 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1631438250939 "|cnt_dly_macrocell|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1631438250939 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dly_mode:dly_mode_inst\|out_allow dly_mode:dly_mode_inst\|out_allow~_emulated dly_mode:dly_mode_inst\|out_allow~1 " "Register \"dly_mode:dly_mode_inst\|out_allow\" is converted into an equivalent circuit using register \"dly_mode:dly_mode_inst\|out_allow~_emulated\" and latch \"dly_mode:dly_mode_inst\|out_allow~1\"" {  } { { "src/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/dly.sv" 48 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|dly_mode:dly_mode_inst|out_allow"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[0\] r_counter\[0\]~_emulated r_counter\[0\]~1 " "Register \"r_counter\[0\]\" is converted into an equivalent circuit using register \"r_counter\[0\]~_emulated\" and latch \"r_counter\[0\]~1\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[13\] r_counter\[13\]~_emulated r_counter\[13\]~5 " "Register \"r_counter\[13\]\" is converted into an equivalent circuit using register \"r_counter\[13\]~_emulated\" and latch \"r_counter\[13\]~5\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[12\] r_counter\[12\]~_emulated r_counter\[12\]~9 " "Register \"r_counter\[12\]\" is converted into an equivalent circuit using register \"r_counter\[12\]~_emulated\" and latch \"r_counter\[12\]~9\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[11\] r_counter\[11\]~_emulated r_counter\[11\]~13 " "Register \"r_counter\[11\]\" is converted into an equivalent circuit using register \"r_counter\[11\]~_emulated\" and latch \"r_counter\[11\]~13\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[10\] r_counter\[10\]~_emulated r_counter\[10\]~17 " "Register \"r_counter\[10\]\" is converted into an equivalent circuit using register \"r_counter\[10\]~_emulated\" and latch \"r_counter\[10\]~17\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[9\] r_counter\[9\]~_emulated r_counter\[9\]~21 " "Register \"r_counter\[9\]\" is converted into an equivalent circuit using register \"r_counter\[9\]~_emulated\" and latch \"r_counter\[9\]~21\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[8\] r_counter\[8\]~_emulated r_counter\[8\]~25 " "Register \"r_counter\[8\]\" is converted into an equivalent circuit using register \"r_counter\[8\]~_emulated\" and latch \"r_counter\[8\]~25\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[7\] r_counter\[7\]~_emulated r_counter\[7\]~29 " "Register \"r_counter\[7\]\" is converted into an equivalent circuit using register \"r_counter\[7\]~_emulated\" and latch \"r_counter\[7\]~29\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[6\] r_counter\[6\]~_emulated r_counter\[6\]~33 " "Register \"r_counter\[6\]\" is converted into an equivalent circuit using register \"r_counter\[6\]~_emulated\" and latch \"r_counter\[6\]~33\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[5\] r_counter\[5\]~_emulated r_counter\[5\]~37 " "Register \"r_counter\[5\]\" is converted into an equivalent circuit using register \"r_counter\[5\]~_emulated\" and latch \"r_counter\[5\]~37\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[4\] r_counter\[4\]~_emulated r_counter\[4\]~41 " "Register \"r_counter\[4\]\" is converted into an equivalent circuit using register \"r_counter\[4\]~_emulated\" and latch \"r_counter\[4\]~41\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[3\] r_counter\[3\]~_emulated r_counter\[3\]~45 " "Register \"r_counter\[3\]\" is converted into an equivalent circuit using register \"r_counter\[3\]~_emulated\" and latch \"r_counter\[3\]~45\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[2\] r_counter\[2\]~_emulated r_counter\[2\]~49 " "Register \"r_counter\[2\]\" is converted into an equivalent circuit using register \"r_counter\[2\]~_emulated\" and latch \"r_counter\[2\]~49\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "r_counter\[1\] r_counter\[1\]~_emulated r_counter\[1\]~53 " "Register \"r_counter\[1\]\" is converted into an equivalent circuit using register \"r_counter\[1\]~_emulated\" and latch \"r_counter\[1\]~53\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 129 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|r_counter[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "dly_mode:dly_mode_inst\|in_edge_detector dly_mode:dly_mode_inst\|in_edge_detector~_emulated dly_mode:dly_mode_inst\|in_edge_detector~1 " "Register \"dly_mode:dly_mode_inst\|in_edge_detector\" is converted into an equivalent circuit using register \"dly_mode:dly_mode_inst\|in_edge_detector~_emulated\" and latch \"dly_mode:dly_mode_inst\|in_edge_detector~1\"" {  } { { "src/dly.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/dly.sv" 41 0 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|dly_mode:dly_mode_inst|in_edge_detector"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "load_counter_dff load_counter_dff~_emulated load_counter_dff~1 " "Register \"load_counter_dff\" is converted into an equivalent circuit using register \"load_counter_dff~_emulated\" and latch \"load_counter_dff~1\"" {  } { { "src/cnt_dly_macrocell.sv" "" { Text "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/src/cnt_dly_macrocell.sv" 122 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1631438251172 "|cnt_dly_macrocell|load_counter_dff"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1631438251172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631438251279 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631438251585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631438251585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631438251623 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631438251623 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631438251623 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631438251623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631438251637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 12:17:31 2021 " "Processing ended: Sun Sep 12 12:17:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631438251637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631438251637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631438251637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631438251637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1631438252966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631438252971 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 12:17:32 2021 " "Processing started: Sun Sep 12 12:17:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631438252971 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1631438252971 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1631438252971 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1631438253082 ""}
{ "Info" "0" "" "Project  = cnt_dly_SLG46620" {  } {  } 0 0 "Project  = cnt_dly_SLG46620" 0 0 "Fitter" 0 0 1631438253083 ""}
{ "Info" "0" "" "Revision = cnt_dly_SLG46620" {  } {  } 0 0 "Revision = cnt_dly_SLG46620" 0 0 "Fitter" 0 0 1631438253083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1631438253222 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cnt_dly_SLG46620 5CEFA2F23C6 " "Selected device 5CEFA2F23C6 for design \"cnt_dly_SLG46620\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1631438253234 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631438253270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1631438253270 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1631438253511 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1631438253747 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 46 " "No exact pin location assignment(s) for 46 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1631438253887 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1631438257254 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438257333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1631438257336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631438257336 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1631438257336 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1631438257337 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1631438257337 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1631438257337 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1631438257760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cnt_dly_SLG46620.sdc " "Synopsys Design Constraints File file not found: 'cnt_dly_SLG46620.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1631438257762 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1631438257763 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: datac  to: combout " "Cell: Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: datac  to: combout " "Cell: Mux0~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: datac  to: combout " "Cell: Mux0~11  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: datac  to: combout " "Cell: Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: datac  to: combout " "Cell: Mux0~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: datac  to: combout " "Cell: Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: datac  to: combout " "Cell: Mux0~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: datac  to: combout " "Cell: Mux0~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: datac  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438257764 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1631438257764 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1631438257765 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1631438257765 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1631438257766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1631438257785 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1631438257785 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1631438257785 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438257802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1631438259597 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1631438259678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438260545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1631438260966 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1631438262064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438262064 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1631438262941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1631438265577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1631438265577 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1631438269826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1631438271746 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1631438271746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438271750 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.64 " "Total time spent on timing analysis during the Fitter is 0.64 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1631438272771 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631438272783 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631438273124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1631438273125 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1631438273454 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1631438275861 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/output_files/cnt_dly_SLG46620.fit.smsg " "Generated suppressed messages file C:/Users/admin/Documents/FPGA/cnt_dly_SLG46620/synthesis/output_files/cnt_dly_SLG46620.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1631438276062 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6258 " "Peak virtual memory: 6258 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631438276541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 12:17:56 2021 " "Processing ended: Sun Sep 12 12:17:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631438276541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631438276541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631438276541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1631438276541 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1631438277681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631438277686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 12:17:57 2021 " "Processing started: Sun Sep 12 12:17:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631438277686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1631438277686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1631438277686 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1631438280658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631438280984 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 12:18:00 2021 " "Processing ended: Sun Sep 12 12:18:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631438280984 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631438280984 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631438280984 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1631438280984 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1631438281679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1631438282276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631438282281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 12:18:01 2021 " "Processing started: Sun Sep 12 12:18:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631438282281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1631438282281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cnt_dly_SLG46620 -c cnt_dly_SLG46620 " "Command: quartus_sta cnt_dly_SLG46620 -c cnt_dly_SLG46620" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1631438282282 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1631438282393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1631438283032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283067 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283067 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "17 " "The Timing Analyzer is analyzing 17 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1631438283368 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cnt_dly_SLG46620.sdc " "Synopsys Design Constraints File file not found: 'cnt_dly_SLG46620.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1631438283432 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283432 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_source_mux\[0\] i_clk_source_mux\[0\] " "create_clock -period 1.000 -name i_clk_source_mux\[0\] i_clk_source_mux\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1631438283433 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_edge_reset_mode_select\[0\] i_edge_reset_mode_select\[0\] " "create_clock -period 1.000 -name i_edge_reset_mode_select\[0\] i_edge_reset_mode_select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1631438283433 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631438283433 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438283435 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631438283435 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1631438283436 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631438283439 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1631438283440 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631438283451 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631438283480 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631438283480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.555 " "Worst-case setup slack is -9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.555            -139.766 i_clk_source_mux\[0\]  " "   -9.555            -139.766 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.665            -103.263 i_edge_reset_mode_select\[0\]  " "   -7.665            -103.263 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.894 " "Worst-case hold slack is -2.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.894              -5.983 i_clk_source_mux\[0\]  " "   -2.894              -5.983 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 i_edge_reset_mode_select\[0\]  " "    0.063               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.587 " "Worst-case recovery slack is -4.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.587             -46.095 i_clk_source_mux\[0\]  " "   -4.587             -46.095 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.764 " "Worst-case removal slack is -2.764" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -35.696 i_clk_source_mux\[0\]  " "   -2.764             -35.696 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.273 " "Worst-case minimum pulse width slack is -1.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.273             -70.502 i_clk_source_mux\[0\]  " "   -1.273             -70.502 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.297 i_edge_reset_mode_select\[0\]  " "   -0.170              -0.297 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438283502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438283502 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631438283513 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631438283543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631438284293 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438284345 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631438284345 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631438284346 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631438284352 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631438284352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.301 " "Worst-case setup slack is -9.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.301            -137.179 i_clk_source_mux\[0\]  " "   -9.301            -137.179 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.442             -99.496 i_edge_reset_mode_select\[0\]  " "   -7.442             -99.496 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438284355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.733 " "Worst-case hold slack is -2.733" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.733              -5.268 i_clk_source_mux\[0\]  " "   -2.733              -5.268 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.039               0.000 i_edge_reset_mode_select\[0\]  " "    0.039               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438284361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.486 " "Worst-case recovery slack is -4.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.486             -44.488 i_clk_source_mux\[0\]  " "   -4.486             -44.488 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438284364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.551 " "Worst-case removal slack is -2.551" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.551             -33.154 i_clk_source_mux\[0\]  " "   -2.551             -33.154 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438284375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.312 " "Worst-case minimum pulse width slack is -1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.312             -72.011 i_clk_source_mux\[0\]  " "   -1.312             -72.011 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.244 i_edge_reset_mode_select\[0\]  " "   -0.123              -0.244 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438284377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438284377 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1631438284386 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1631438284527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1631438285166 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631438285236 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631438285237 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631438285240 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631438285240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.782 " "Worst-case setup slack is -5.782" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.782             -84.220 i_clk_source_mux\[0\]  " "   -5.782             -84.220 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021             -53.735 i_edge_reset_mode_select\[0\]  " "   -4.021             -53.735 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.704 " "Worst-case hold slack is -1.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.704              -2.700 i_clk_source_mux\[0\]  " "   -1.704              -2.700 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 i_edge_reset_mode_select\[0\]  " "    0.101               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.423 " "Worst-case recovery slack is -3.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.423             -22.652 i_clk_source_mux\[0\]  " "   -3.423             -22.652 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.725 " "Worst-case removal slack is -1.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.725             -22.695 i_clk_source_mux\[0\]  " "   -1.725             -22.695 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.815 " "Worst-case minimum pulse width slack is -0.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.815             -23.101 i_clk_source_mux\[0\]  " "   -0.815             -23.101 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285261 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.378              -4.011 i_edge_reset_mode_select\[0\]  " "   -0.378              -4.011 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285261 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285261 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1631438285271 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~0  from: dataf  to: combout " "Cell: Mux0~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~10  from: dataf  to: combout " "Cell: Mux0~10  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~11  from: dataf  to: combout " "Cell: Mux0~11  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~1  from: dataf  to: combout " "Cell: Mux0~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~3  from: dataf  to: combout " "Cell: Mux0~3  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~4  from: dataf  to: combout " "Cell: Mux0~4  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~7  from: dataf  to: combout " "Cell: Mux0~7  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux0~8  from: dataf  to: combout " "Cell: Mux0~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout " "Cell: dly_mode_inst\|o_cnt_reset~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: main_counter_reset~0  from: dataa  to: combout " "Cell: main_counter_reset~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1631438285411 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1631438285411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1631438285412 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1631438285415 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1631438285415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.213 " "Worst-case setup slack is -5.213" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.213             -76.246 i_clk_source_mux\[0\]  " "   -5.213             -76.246 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.529             -47.319 i_edge_reset_mode_select\[0\]  " "   -3.529             -47.319 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.571 " "Worst-case hold slack is -1.571" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.571              -2.195 i_clk_source_mux\[0\]  " "   -1.571              -2.195 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.065               0.000 i_edge_reset_mode_select\[0\]  " "    0.065               0.000 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.022 " "Worst-case recovery slack is -3.022" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.022             -19.290 i_clk_source_mux\[0\]  " "   -3.022             -19.290 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285427 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.560 " "Worst-case removal slack is -1.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.560             -20.746 i_clk_source_mux\[0\]  " "   -1.560             -20.746 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.781 " "Worst-case minimum pulse width slack is -0.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.781             -22.365 i_clk_source_mux\[0\]  " "   -0.781             -22.365 i_clk_source_mux\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -3.158 i_edge_reset_mode_select\[0\]  " "   -0.291              -3.158 i_edge_reset_mode_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1631438285435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1631438285435 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631438286635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1631438286637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5060 " "Peak virtual memory: 5060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631438286683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 12:18:06 2021 " "Processing ended: Sun Sep 12 12:18:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631438286683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631438286683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631438286683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631438286683 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus Prime Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1631438287360 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631438291482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631438291486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 12 12:18:11 2021 " "Processing started: Sun Sep 12 12:18:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631438291486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631438291486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp cnt_dly_SLG46620 -c cnt_dly_SLG46620 --netlist_type=sgate " "Command: quartus_npp cnt_dly_SLG46620 -c cnt_dly_SLG46620 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631438291486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631438291670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 12 12:18:11 2021 " "Processing ended: Sun Sep 12 12:18:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631438291670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631438291670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631438291670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1631438291670 ""}
