Reading pref.tcl

# 2022.2

# vsim -postsimdataflow -debugdb -c -voptargs=""+acc"" tb -do "modelsim_framework.do" -gOUTPUT_TRACE=ms.trace 
# Start time: 10:35:56 on Nov 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-4301) Memory core inferred for signal 'ram' width=32, depth=1024, type=RAM at location proj/src/TopLevel/mem.vhd:35
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.2 linux_x86_64 Apr 25 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_types(body)
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.controlunit(dataflow)#1
# Loading work.mux2t1_6(structural)#1
# Loading work.mux2t1(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.fetchunit(structural)#1
# Loading work.adder_n(structural)#1
# Loading work.fulladder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.mips_reg_file1(structure)#1
# Loading work.decoder5to32(dataflow)#1
# Loading work.dffg_n(structural)#1
# Loading work.dffg(mixed)#1
# Loading work.mux32t1(dataflow)#1
# Loading work.extender(behavioral)#1
# Loading work.upgradedalu(mixed)#1
# Loading work.addersub_n(structure)#1
# Loading work.onescomp(structural)#1
# Loading work.barrelshifter(structural)#1
# Loading work.logicalopsunit(mixed)#1
# Loading work.xorg_n(structural)#1
# Loading work.org_n(structural)#1
# Loading work.norg_n(structural)#1
# Loading work.norg2(dataflow)#1
# Loading work.andg_n(structural)#1
# Loading work.slt(dataflow)#1
# Loading work.replqb(dataflow)#1
# Loading work.lui(dataflow)#1
# Loading work.branchunit(structure)#1
# Loading work.beq(dataflow)#1
# Loading work.bne(dataflow)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb/MyMips/oALUOut(31 downto 0) has no driver.
# This port will contribute value (32'hXXXXXXXX) to the signal network.
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# do modelsim_framework.do
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 32 (31 downto 0). Right is 13 (31 downto 19).
#    Time: 0 ns  Iteration: 0  Process: /tb/MyMips/ALU/line__126 File: /home/ahuggins/cpre381/Project1/cpre381-toolflow/proj/src/upgradedALU.vhd
# Fatal error in Architecture mixed at /home/ahuggins/cpre381/Project1/cpre381-toolflow/proj/src/upgradedALU.vhd line 126
# 
# HDL call sequence:
# Stopped at /home/ahuggins/cpre381/Project1/cpre381-toolflow/proj/src/upgradedALU.vhd 126 Architecture mixed
# 
# End time: 10:36:01 on Nov 30,2022, Elapsed time: 0:00:05
# Errors: 1, Warnings: 2
