INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghoon/Desktop/LEE/01_Project/01_ongoing/02_Projects/vivado/uart/baud_rate_test_01/baud_rate_test_01.srcs/sources_1/imports/UART/baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ghoon/Desktop/LEE/01_Project/01_ongoing/02_Projects/vivado/uart/baud_rate_test_01/baud_rate_test_01.srcs/sim_1/imports/UART_TB/tb_baud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_baud
