{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1664971835192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1664971835193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  5 07:10:35 2022 " "Processing started: Wed Oct  5 07:10:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1664971835193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971835193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios_divisor -c nios_divisor " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios_divisor -c nios_divisor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971835193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1664971835332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1664971835333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-rtl " "Found design unit 1: divisor-rtl" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664971839641 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664971839641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_avalon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_avalon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_avalon-avalonMMSlave " "Found design unit 1: divisor_avalon-avalonMMSlave" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor_avalon.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664971839642 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_avalon " "Found entity 1: divisor_avalon" {  } { { "divisor_avalon.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor_avalon.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1664971839642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839642 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisor_avalon " "Elaborating entity \"divisor_avalon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1664971839663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:div_unit " "Elaborating entity \"divisor\" for hierarchy \"divisor:div_unit\"" {  } { { "divisor_avalon.vhd" "div_unit" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor_avalon.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664971839664 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rl_next divisor.vhd(72) " "VHDL Process Statement warning at divisor.vhd(72): signal \"rl_next\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rl_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"rl_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_next divisor.vhd(55) " "VHDL Process Statement warning at divisor.vhd(55): inferring latch(es) for signal or variable \"n_next\", which holds its previous value in one or more paths through the process" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[0\] divisor.vhd(55) " "Inferred latch for \"n_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[1\] divisor.vhd(55) " "Inferred latch for \"n_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[2\] divisor.vhd(55) " "Inferred latch for \"n_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[3\] divisor.vhd(55) " "Inferred latch for \"n_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[4\] divisor.vhd(55) " "Inferred latch for \"n_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_next\[5\] divisor.vhd(55) " "Inferred latch for \"n_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[0\] divisor.vhd(55) " "Inferred latch for \"rl_next\[0\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[1\] divisor.vhd(55) " "Inferred latch for \"rl_next\[1\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[2\] divisor.vhd(55) " "Inferred latch for \"rl_next\[2\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[3\] divisor.vhd(55) " "Inferred latch for \"rl_next\[3\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[4\] divisor.vhd(55) " "Inferred latch for \"rl_next\[4\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[5\] divisor.vhd(55) " "Inferred latch for \"rl_next\[5\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[6\] divisor.vhd(55) " "Inferred latch for \"rl_next\[6\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[7\] divisor.vhd(55) " "Inferred latch for \"rl_next\[7\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[8\] divisor.vhd(55) " "Inferred latch for \"rl_next\[8\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[9\] divisor.vhd(55) " "Inferred latch for \"rl_next\[9\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[10\] divisor.vhd(55) " "Inferred latch for \"rl_next\[10\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[11\] divisor.vhd(55) " "Inferred latch for \"rl_next\[11\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[12\] divisor.vhd(55) " "Inferred latch for \"rl_next\[12\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[13\] divisor.vhd(55) " "Inferred latch for \"rl_next\[13\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[14\] divisor.vhd(55) " "Inferred latch for \"rl_next\[14\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[15\] divisor.vhd(55) " "Inferred latch for \"rl_next\[15\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[16\] divisor.vhd(55) " "Inferred latch for \"rl_next\[16\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[17\] divisor.vhd(55) " "Inferred latch for \"rl_next\[17\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[18\] divisor.vhd(55) " "Inferred latch for \"rl_next\[18\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[19\] divisor.vhd(55) " "Inferred latch for \"rl_next\[19\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[20\] divisor.vhd(55) " "Inferred latch for \"rl_next\[20\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[21\] divisor.vhd(55) " "Inferred latch for \"rl_next\[21\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[22\] divisor.vhd(55) " "Inferred latch for \"rl_next\[22\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[23\] divisor.vhd(55) " "Inferred latch for \"rl_next\[23\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[24\] divisor.vhd(55) " "Inferred latch for \"rl_next\[24\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[25\] divisor.vhd(55) " "Inferred latch for \"rl_next\[25\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[26\] divisor.vhd(55) " "Inferred latch for \"rl_next\[26\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[27\] divisor.vhd(55) " "Inferred latch for \"rl_next\[27\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[28\] divisor.vhd(55) " "Inferred latch for \"rl_next\[28\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[29\] divisor.vhd(55) " "Inferred latch for \"rl_next\[29\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[30\] divisor.vhd(55) " "Inferred latch for \"rl_next\[30\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rl_next\[31\] divisor.vhd(55) " "Inferred latch for \"rl_next\[31\]\" at divisor.vhd(55)" {  } { { "divisor.vhd" "" { Text "/home/danielcrovo/Documents/Daniel/01.Study/01.MScEE/02.Semester2/SoC/Taller 3/workspace/nios_divisor/divisor.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971839666 "|divisor_avalon|divisor:div_unit"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1664971840152 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1664971840378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1664971840378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "471 " "Implemented 471 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1664971840420 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1664971840420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "391 " "Implemented 391 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1664971840420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1664971840420 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1664971840424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  5 07:10:40 2022 " "Processing ended: Wed Oct  5 07:10:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1664971840424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1664971840424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1664971840424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1664971840424 ""}
