(pcb "C:\Users\alnwlsn\lizard-sync\projects\computers\trs-80\wc-80\boards\cpu\cpu-rev2\cpu2\cpu2.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  120000 -120000  20000 -120000  20000 -20000  120000 -20000
            120000 -120000)
    )
    (via "Via[0-1]_600:300_um" "Via[0-1]_800:500_um")
    (rule
      (width 200)
      (clearance 140.1)
      (clearance 140.1 (type default_smd))
      (clearance 35 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_SMD:C_0805_2012Metric
      (place C29 38100 -83185 back 0 (PN 100n))
      (place C28 45593 -100711 back 0 (PN 100n))
      (place C27 33081 -30099 back 180 (PN 100n))
      (place C20 34417 -108585 back 0 (PN 100n))
      (place C19 71755 -109220 back 0 (PN 100n))
      (place C18 49530 -67310 back 0 (PN 100n))
      (place C16 46990 -108585 back 0 (PN 100n))
      (place C15 62357 -81661 back 180 (PN 100n))
      (place C13 113665 -66040 back 0 (PN 100n))
      (place C12 50800 -47625 back 0 (PN 100n))
      (place C11 81280 -111125 back 90 (PN 100n))
      (place C10 57785 -27305 back 0 (PN 100n))
      (place C9 87630 -47625 back 0 (PN 100n))
      (place C8 38100 -47625 back 0 (PN 100n))
      (place C7 69215 -44450 back 0 (PN 100n))
      (place C6 85090 -60960 back 180 (PN 100n))
      (place C5 83185 -38100 back 270 (PN 100n))
      (place C4 95250 -60960 back 180 (PN 100n))
      (place C3 59690 -109220 back 0 (PN 100n))
      (place C26 66040 -34671 front 90 (PN 10uF))
      (place C25 62357 -33020 front 0 (PN 10uF))
      (place C24 40640 -29972 front 0 (PN 220pF))
      (place C23 40005 -26035 front 90 (PN 220pF))
      (place C14 33053.9 -35287.2 back 180 (PN 100n))
      (place C2 72390 -42545 front 0 (PN 2u2))
      (place C1 73025 -45720 front 270 (PN 4u7))
    )
    (component "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (place U22 91440 -45720 front 180 (PN DS1210))
    )
    (component "wilson-z80:BS-01-A4CJ004"
      (place BT1 102235 -31750 front 270 (PN Battery_Cell))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J4 40500 -22500 front 90 (PN Conn_01x06_Male))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place R66 58293 -37719 front 270 (PN 470K))
      (place R65 62357 -35687 front 0 (PN 470K))
      (place R64 61849 -29210 front 270 (PN 10K))
      (place R63 45085 -37465 front 270 (PN 470K))
      (place R62 43815 -34290 front 180 (PN 680K))
      (place R61 41275 -36830 front 0 (PN 470K))
      (place R60 44450 -31115 front 0 (PN 1.8M))
      (place R59 46990 -27305 front 90 (PN 360K))
      (place R58 45085 -41275 front 270 (PN 560K))
      (place R57 58293 -33655 front 270 (PN 1M))
      (place R56 58293 -41910 front 90 (PN 1M))
      (place R55 39370 -33274 front 270 (PN 360K))
      (place R54 52070 -44450 front 0 (PN 470K))
      (place R53 43434 -26924 front 90 (PN 100))
      (place R52 57785 -29210 front 180 (PN 10))
      (place R51 73914 -28448 front 0 (PN 1.2K))
      (place R50 70612 -30734 front 0 (PN 220K))
      (place R49 73914 -30734 front 180 (PN 7k5))
      (place R48 85344 -34290 front 270 (PN 1K))
      (place R47 77216 -30734 front 180 (PN 7k5))
      (place R46 90805 -27305 back 90 (PN 1K))
      (place R45 85344 -38100 front 270 (PN 4k7))
      (place R44 33020 -64770 back 180 (PN 4k7))
      (place R43 33020 -66675 back 180 (PN 4k7))
      (place R42 36195 -67945 back 0 (PN 4k7))
      (place R41 33020 -69215 back 180 (PN 4k7))
      (place R40 36195 -70485 back 0 (PN 4k7))
      (place R39 33020 -71755 back 180 (PN 4k7))
      (place R38 36195 -73025 back 0 (PN 4k7))
      (place R37 33020 -74295 back 180 (PN 4k7))
      (place R36 113665 -93980 back 0 (PN 4k7))
      (place R35 113665 -96520 back 0 (PN 4k7))
      (place R34 113665 -99060 back 0 (PN 4k7))
      (place R33 113665 -101600 back 0 (PN 4k7))
      (place R32 113665 -104140 back 0 (PN 4k7))
      (place R31 104775 -101600 back 180 (PN 4k7))
      (place R30 104775 -99060 back 180 (PN 4k7))
      (place R29 104775 -96520 back 180 (PN 4k7))
      (place R10 67945 -111760 back 270 (PN 4k7))
      (place R7 48260 -114935 back 270 (PN 4k7))
      (place R28 33020 -53975 back 180 (PN 4k7))
      (place R27 104140 -111760 back 90 (PN 4k7))
      (place R26 106680 -111760 back 90 (PN 4k7))
      (place R25 104775 -66040 back 180 (PN 4k7))
      (place R24 113665 -71120 back 0 (PN 4k7))
      (place R23 104775 -68580 back 180 (PN 4k7))
      (place R22 104775 -71120 back 180 (PN 4k7))
      (place R21 113665 -73660 back 0 (PN 4k7))
    )
    (component "Diode_SMD:D_SOD-123"
      (place D13 45720 -44450 front 0 (PN 1N4148))
      (place D12 65278 -40132 front 270 (PN 1N4148))
      (place D11 62230 -40132 front 90 (PN 1N4148))
      (place D10 40640 -41275 front 90 (PN 1N4148))
      (place D9 75692 -24130 back 270 (PN 1N4148))
    )
    (component "wilson-z80:SIP-1A05"
      (place U21 75692 -24130 front 180 (PN "SIP-1A05"))
    )
    (component "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (place U20 78486 -36576 front 270 (PN 74LS175))
      (place U3 45611 -113030 front 0 (PN 74LS163))
      (place U1 33020 -113030 front 0 (PN 74LS175))
      (place U14 96520 -56515 front 180 (PN 74HC670))
      (place U13 86360 -56515 front 180 (PN 74HC670))
    )
    (component "Package_TO_SOT_THT:TO-92_Inline"
      (place Q1 82804 -29210 front 180 (PN 2N3904))
    )
    (component LED_THT:LED_D3.0mm_FlatTop
      (place D8 88265 -24000 front 0 (PN 32))
      (place D5 60325 -24000 front 0 (PN PWR))
      (place D3 114300 -42291 front 0 (PN HALT))
    )
    (component Capacitor_SMD:CP_Elec_5x5.4
      (place C22 52070 -28702 front 90 (PN 100uF))
    )
    (component "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm"
      (place U19 48260 -88900 front 0 (PN 74LS125))
      (place U18 58420 -113030 front 0 (PN 74HCT02))
      (place U17 51435 -38100 front 0 (PN LM3900D))
      (place U4 70485 -113030 front 0 (PN 74LS74))
      (place U6 48260 -71120 front 0 (PN 74LS32))
      (place U2 67945 -48260 front 0 (PN 74LS132))
    )
    (component "Oscillator:Oscillator_SMD_SeikoEpson_SG8002CA-4Pin_7.0x5.0mm"
      (place X1 45593 -102870 front 180 (PN "SG-7050CAN"))
    )
    (component "Package_SO:SO-20_5.3x12.6mm_P1.27mm"
      (place U16 35560 -53340 front 0 (PN 74HC244))
      (place U15 48260 -53340 front 0 (PN 74HC244))
      (place U12 35560 -88900 front 0 (PN 74HC244))
      (place U10 35560 -71120 front 180 (PN 74HC245))
    )
    (component MountingHole:MountingHole_3.2mm_M3_DIN965
      (place M4 23500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M3 23500 -23500 front 0 (PN "3mm-mounting-hole"))
      (place M2 116500 -116500 front 0 (PN "3mm-mounting-hole"))
      (place M1 116500 -23500 front 0 (PN "3mm-mounting-hole"))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (place C17 31000 -37300 front 0 (PN 470uF))
      (place C21 31000 -28000 front 0 (PN 470uF))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW2 109855 -56515 front 0 (PN RESET))
      (place SW1 109855 -47443 front 0 (PN NMI))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U9 81280 -116205 front 90 (PN ATF22V10C))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U5 59449 -56261 front 0 (PN Z80CPU))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket"
      (place U11 81280 -66040 front 0 (PN AS6C4008))
    )
    (component "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (place U8 101600 -66040 front 0 (PN SST39SF040))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (place J2 22540 -30600 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (place J1 22540 -101780 front 0 (PN Conn_02x04_Odd_Even))
    )
    (component Resistor_SMD:R_0805_2012Metric::1
      (place R11 59413 -21717 back 180 (PN 1K))
      (place R15 27305 -112395 back 0 (PN 4k7))
      (place R20 50800 -86360 back 270 (PN 4k7))
      (place R19 45720 -88900 back 270 (PN 4k7))
      (place R18 50800 -90170 back 270 (PN 4k7))
      (place R8 113388 -40259 back 180 (PN 1K))
      (place R9 72159.5 -94361 back 0 (PN 4k7))
      (place R17 72159.5 -96901 back 0 (PN 4k7))
      (place R16 62103 -94361 back 180 (PN 4k7))
      (place R6 76200 -43815 front 0 (PN 4k7))
      (place R5 73660 -51435 front 0 (PN 4k7))
      (place R4 76200 -46355 front 0 (PN 10))
      (place R3 74295 -48895 front 0 (PN 10))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (place J3 22540 -45870 front 0 (PN "TRS80W-header"))
    )
  )
  (library
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (pin RoundRect[T]Pad_1000x1450_250.951_um 2 950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um 1 -950 0)
    )
    (image "Package_SO:SOIC-8_3.9x4.9mm_P1.27mm"
      (outline (path signal 120  0 -2560  1950 -2560))
      (outline (path signal 120  0 -2560  -1950 -2560))
      (outline (path signal 120  0 2560  1950 2560))
      (outline (path signal 120  0 2560  -3450 2560))
      (outline (path signal 100  -975 2450  1950 2450))
      (outline (path signal 100  1950 2450  1950 -2450))
      (outline (path signal 100  1950 -2450  -1950 -2450))
      (outline (path signal 100  -1950 -2450  -1950 1475))
      (outline (path signal 100  -1950 1475  -975 2450))
      (outline (path signal 50  -3700 2700  -3700 -2700))
      (outline (path signal 50  -3700 -2700  3700 -2700))
      (outline (path signal 50  3700 -2700  3700 2700))
      (outline (path signal 50  3700 2700  -3700 2700))
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 1905)
    )
    (image "wilson-z80:BS-01-A4CJ004"
      (outline (path signal 120  -10500 -3900  -10500 3900))
      (outline (path signal 120  10600 3800  13500 3800))
      (outline (path signal 120  13500 3800  13500 -3800))
      (outline (path signal 120  13500 -3800  10600 -3800))
      (pin Round[A]Pad_1524_um 1 12300 0)
      (pin Round[A]Pad_1524_um 2 -7700 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_1025x1400_250.95_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.95_um 1 -912.5 0)
    )
    (image "Diode_SMD:D_SOD-123"
      (outline (path signal 120  -2250 1000  -2250 -1000))
      (outline (path signal 100  250 0  750 0))
      (outline (path signal 100  250 -400  -350 0))
      (outline (path signal 100  250 400  250 -400))
      (outline (path signal 100  -350 0  250 400))
      (outline (path signal 100  -350 0  -350 -550))
      (outline (path signal 100  -350 0  -350 550))
      (outline (path signal 100  -750 0  -350 0))
      (outline (path signal 100  -1400 -900  -1400 900))
      (outline (path signal 100  1400 -900  -1400 -900))
      (outline (path signal 100  1400 900  1400 -900))
      (outline (path signal 100  -1400 900  1400 900))
      (outline (path signal 50  -2350 1150  2350 1150))
      (outline (path signal 50  2350 1150  2350 -1150))
      (outline (path signal 50  2350 -1150  -2350 -1150))
      (outline (path signal 50  -2350 1150  -2350 -1150))
      (outline (path signal 120  -2250 -1000  1650 -1000))
      (outline (path signal 120  -2250 1000  1650 1000))
      (pin Rect[T]Pad_900x1200_um 2 1650 0)
      (pin Rect[T]Pad_900x1200_um 1 -1650 0)
    )
    (image "wilson-z80:SIP-1A05"
      (outline (path signal 120  -9950 2700  9950 2700))
      (outline (path signal 120  9950 2700  9950 -2700))
      (outline (path signal 120  9950 -2700  -9950 -2700))
      (outline (path signal 120  -9950 -2700  -9950 2700))
      (pin Round[A]Pad_1524_um 1 -7620 0)
      (pin Round[A]Pad_1524_um 4 7620 0)
      (pin Round[A]Pad_1524_um 3 2540 0)
      (pin Round[A]Pad_1524_um 2 -2540 0)
    )
    (image "Package_SO:SOIC-16_3.9x9.9mm_P1.27mm"
      (outline (path signal 120  0 -5060  1950 -5060))
      (outline (path signal 120  0 -5060  -1950 -5060))
      (outline (path signal 120  0 5060  1950 5060))
      (outline (path signal 120  0 5060  -3450 5060))
      (outline (path signal 100  -975 4950  1950 4950))
      (outline (path signal 100  1950 4950  1950 -4950))
      (outline (path signal 100  1950 -4950  -1950 -4950))
      (outline (path signal 100  -1950 -4950  -1950 3975))
      (outline (path signal 100  -1950 3975  -975 4950))
      (outline (path signal 50  -3700 5200  -3700 -5200))
      (outline (path signal 50  -3700 -5200  3700 -5200))
      (outline (path signal 50  3700 -5200  3700 5200))
      (outline (path signal 50  3700 5200  -3700 5200))
      (pin RoundRect[T]Pad_1950x600_150.571_um 16 2475 4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 15 2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 14 2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 13 2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 12 2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 11 2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 10 2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 9 2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 -2475 -4445)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 -2475 -3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 -2475 -1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 -2475 -635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 635)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 1905)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 3175)
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 4445)
    )
    (image "Package_TO_SOT_THT:TO-92_Inline"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Rect[A]Pad_1050x1500_um 1 0 0)
      (pin Oval[A]Pad_1050x1500_um 3 2540 0)
      (pin Oval[A]Pad_1050x1500_um 2 1270 0)
    )
    (image LED_THT:LED_D3.0mm_FlatTop
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Capacitor_SMD:CP_Elec_5x5.4
      (outline (path signal 100  2500 0  2421.46 -621.725  2190.77 -1204.38  1822.42 -1711.37
            1339.57 -2110.82  772.542 -2377.64  156.976 -2495.07  -468.453 -2455.72
            -1064.45 -2262.07  -1593.56 -1926.28  -2022.54 -1469.46  -2324.44 -920.311
            -2480.29 -313.333  -2480.29 313.333  -2324.44 920.311  -2022.54 1469.46
            -1593.56 1926.28  -1064.45 2262.07  -468.453 2455.72  156.976 2495.07
            772.542 2377.64  1339.57 2110.82  1822.42 1711.37  2190.77 1204.38
            2421.46 621.725  2500 0))
      (outline (path signal 100  2650 2650  2650 -2650))
      (outline (path signal 100  -1650 2650  2650 2650))
      (outline (path signal 100  -1650 -2650  2650 -2650))
      (outline (path signal 100  -2650 1650  -2650 -1650))
      (outline (path signal 100  -2650 1650  -1650 2650))
      (outline (path signal 100  -2650 -1650  -1650 -2650))
      (outline (path signal 100  -2033.96 1200  -1533.96 1200))
      (outline (path signal 100  -1783.96 1450  -1783.96 950))
      (outline (path signal 120  2760 -2760  2760 -1060))
      (outline (path signal 120  2760 2760  2760 1060))
      (outline (path signal 120  -1695.56 2760  2760 2760))
      (outline (path signal 120  -1695.56 -2760  2760 -2760))
      (outline (path signal 120  -2760 -1695.56  -2760 -1060))
      (outline (path signal 120  -2760 1695.56  -2760 1060))
      (outline (path signal 120  -2760 1695.56  -1695.56 2760))
      (outline (path signal 120  -2760 -1695.56  -1695.56 -2760))
      (outline (path signal 120  -3625 1685  -3000 1685))
      (outline (path signal 120  -3312.5 1997.5  -3312.5 1372.5))
      (outline (path signal 50  2900 2900  2900 1050))
      (outline (path signal 50  2900 1050  3950 1050))
      (outline (path signal 50  3950 1050  3950 -1050))
      (outline (path signal 50  3950 -1050  2900 -1050))
      (outline (path signal 50  2900 -1050  2900 -2900))
      (outline (path signal 50  -1750 -2900  2900 -2900))
      (outline (path signal 50  -1750 2900  2900 2900))
      (outline (path signal 50  -2900 -1750  -1750 -2900))
      (outline (path signal 50  -2900 1750  -1750 2900))
      (outline (path signal 50  -2900 1750  -2900 1050))
      (outline (path signal 50  -2900 -1050  -2900 -1750))
      (outline (path signal 50  -2900 1050  -3950 1050))
      (outline (path signal 50  -3950 1050  -3950 -1050))
      (outline (path signal 50  -3950 -1050  -2900 -1050))
      (pin RoundRect[T]Pad_3000x1600_250.951_um 2 2200 0)
      (pin RoundRect[T]Pad_3000x1600_250.951_um 1 -2200 0)
    )
    (image "Package_SO:SOIC-14_3.9x8.7mm_P1.27mm"
      (outline (path signal 120  0 -4435  1950 -4435))
      (outline (path signal 120  0 -4435  -1950 -4435))
      (outline (path signal 120  0 4435  1950 4435))
      (outline (path signal 120  0 4435  -3450 4435))
      (outline (path signal 100  -975 4325  1950 4325))
      (outline (path signal 100  1950 4325  1950 -4325))
      (outline (path signal 100  1950 -4325  -1950 -4325))
      (outline (path signal 100  -1950 -4325  -1950 3350))
      (outline (path signal 100  -1950 3350  -975 4325))
      (outline (path signal 50  -3700 4580  -3700 -4580))
      (outline (path signal 50  -3700 -4580  3700 -4580))
      (outline (path signal 50  3700 -4580  3700 4580))
      (outline (path signal 50  3700 4580  -3700 4580))
      (pin RoundRect[T]Pad_1950x600_150.571_um 14 2475 3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um 13 2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um 12 2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um 11 2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um 10 2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um 9 2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um 8 2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um 7 -2475 -3810)
      (pin RoundRect[T]Pad_1950x600_150.571_um 6 -2475 -2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um 5 -2475 -1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um 4 -2475 0)
      (pin RoundRect[T]Pad_1950x600_150.571_um 3 -2475 1270)
      (pin RoundRect[T]Pad_1950x600_150.571_um 2 -2475 2540)
      (pin RoundRect[T]Pad_1950x600_150.571_um 1 -2475 3810)
    )
    (image "Oscillator:Oscillator_SMD_SeikoEpson_SG8002CA-4Pin_7.0x5.0mm"
      (outline (path signal 100  -3500 2500  -3500 -2500))
      (outline (path signal 100  -3500 -2500  3500 -2500))
      (outline (path signal 100  3500 -2500  3500 2500))
      (outline (path signal 100  3500 2500  -3500 2500))
      (outline (path signal 100  -3500 -1500  -2500 -2500))
      (outline (path signal 120  3640 2700  3700 2700))
      (outline (path signal 120  3700 2700  3700 -2700))
      (outline (path signal 120  3700 -2700  3640 -2700))
      (outline (path signal 120  -1440 2700  1440 2700))
      (outline (path signal 120  -3640 -3300  -3640 -2700))
      (outline (path signal 120  -3640 -2700  -3700 -2700))
      (outline (path signal 120  -3700 -2700  -3700 2700))
      (outline (path signal 120  -3700 2700  -3640 2700))
      (outline (path signal 120  1440 -2700  -1440 -2700))
      (outline (path signal 120  -1440 -2700  -1440 -3300))
      (outline (path signal 50  -3800 3400  -3800 -3400))
      (outline (path signal 50  -3800 -3400  3800 -3400))
      (outline (path signal 50  3800 -3400  3800 3400))
      (outline (path signal 50  3800 3400  -3800 3400))
      (outline (path signal 100  1000 0  923.88 -382.683  707.107 -707.107  382.683 -923.88
            0 -1000  -382.683 -923.88  -707.107 -707.107  -923.88 -382.683
            -1000 0  -923.88 382.683  -707.107 707.107  -382.683 923.88
            0 1000  382.683 923.88  707.107 707.107  923.88 382.683  1000 0))
      (outline (path signal 333.333  833.333 0  750.807 -361.57  519.575 -651.526  185.434 -812.44
            -185.434 -812.44  -519.575 -651.526  -750.807 -361.57  -833.333 0
            -750.807 361.57  -519.575 651.526  -185.434 812.44  185.434 812.44
            519.575 651.526  750.807 361.57  833.333 0))
      (outline (path signal 333.333  533.333 0  448.668 -288.342  221.555 -485.137  -75.901 -527.904
            -349.259 -403.066  -511.729 -150.257  -511.729 150.257  -349.259 403.066
            -75.901 527.904  221.555 485.137  448.668 288.342  533.333 0))
      (outline (path signal 466.667  233.333 0  164.991 -164.991  0 -233.333  -164.991 -164.991
            -233.333 0  -164.991 164.991  0 233.333  164.991 164.991  233.333 0))
      (pin Rect[T]Pad_1800x2000_um 4 -2540 2100)
      (pin Rect[T]Pad_1800x2000_um 3 2540 2100)
      (pin Rect[T]Pad_1800x2000_um 2 2540 -2100)
      (pin Rect[T]Pad_1800x2000_um 1 -2540 -2100)
    )
    (image "Package_SO:SO-20_5.3x12.6mm_P1.27mm"
      (outline (path signal 120  0 -6410  2650 -6410))
      (outline (path signal 120  0 -6410  -2650 -6410))
      (outline (path signal 120  0 6410  2650 6410))
      (outline (path signal 120  0 6410  -4450 6410))
      (outline (path signal 100  -1650 6300  2650 6300))
      (outline (path signal 100  2650 6300  2650 -6300))
      (outline (path signal 100  2650 -6300  -2650 -6300))
      (outline (path signal 100  -2650 -6300  -2650 5300))
      (outline (path signal 100  -2650 5300  -1650 6300))
      (outline (path signal 50  -4700 6550  -4700 -6550))
      (outline (path signal 50  -4700 -6550  4700 -6550))
      (outline (path signal 50  4700 -6550  4700 6550))
      (outline (path signal 50  4700 6550  -4700 6550))
      (pin RoundRect[T]Pad_1975x600_150.571_um 20 3462.5 5715)
      (pin RoundRect[T]Pad_1975x600_150.571_um 19 3462.5 4445)
      (pin RoundRect[T]Pad_1975x600_150.571_um 18 3462.5 3175)
      (pin RoundRect[T]Pad_1975x600_150.571_um 17 3462.5 1905)
      (pin RoundRect[T]Pad_1975x600_150.571_um 16 3462.5 635)
      (pin RoundRect[T]Pad_1975x600_150.571_um 15 3462.5 -635)
      (pin RoundRect[T]Pad_1975x600_150.571_um 14 3462.5 -1905)
      (pin RoundRect[T]Pad_1975x600_150.571_um 13 3462.5 -3175)
      (pin RoundRect[T]Pad_1975x600_150.571_um 12 3462.5 -4445)
      (pin RoundRect[T]Pad_1975x600_150.571_um 11 3462.5 -5715)
      (pin RoundRect[T]Pad_1975x600_150.571_um 10 -3462.5 -5715)
      (pin RoundRect[T]Pad_1975x600_150.571_um 9 -3462.5 -4445)
      (pin RoundRect[T]Pad_1975x600_150.571_um 8 -3462.5 -3175)
      (pin RoundRect[T]Pad_1975x600_150.571_um 7 -3462.5 -1905)
      (pin RoundRect[T]Pad_1975x600_150.571_um 6 -3462.5 -635)
      (pin RoundRect[T]Pad_1975x600_150.571_um 5 -3462.5 635)
      (pin RoundRect[T]Pad_1975x600_150.571_um 4 -3462.5 1905)
      (pin RoundRect[T]Pad_1975x600_150.571_um 3 -3462.5 3175)
      (pin RoundRect[T]Pad_1975x600_150.571_um 2 -3462.5 4445)
      (pin RoundRect[T]Pad_1975x600_150.571_um 1 -3462.5 5715)
    )
    (image MountingHole:MountingHole_3.2mm_M3_DIN965
      (outline (path signal 50  3050 0  2967.79 -703.378  2725.58 -1368.84  2336.44 -1960.5
            1821.33 -2446.48  1208.04 -2800.56  529.627 -3003.66  -177.342 -3044.84
            -874.75 -2921.87  -1525 -2641.38  -2093.04 -2218.49  -2548.24 -1676
            -2866.06 -1043.16  -3029.38 -354.083  -3029.38 354.083  -2866.06 1043.16
            -2548.24 1676  -2093.04 2218.49  -1525 2641.38  -874.75 2921.87
            -177.342 3044.84  529.627 3003.66  1208.04 2800.56  1821.33 2446.48
            2336.44 1960.5  2725.58 1368.84  2967.79 703.378  3050 0))
      (outline (path signal 150  2800 0  2718.64 -670.084  2479.28 -1301.22  2095.83 -1856.74
            1590.58 -2304.36  992.894 -2618.05  337.503 -2779.59  -337.503 -2779.59
            -992.894 -2618.05  -1590.58 -2304.36  -2095.83 -1856.74  -2479.28 -1301.22
            -2718.64 -670.084  -2800 0  -2718.64 670.084  -2479.28 1301.22
            -2095.83 1856.74  -1590.58 2304.36  -992.894 2618.05  -337.503 2779.59
            337.503 2779.59  992.894 2618.05  1590.58 2304.36  2095.83 1856.74
            2479.28 1301.22  2718.64 670.084  2800 0))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (outline (path signal 100  5750 0  5668.12 -805.194  5425.83 -1577.42  5033.05 -2285.07
            4505.87 -2899.17  3865.86 -3394.58  3139.22 -3751.01  2355.71 -3953.87
            1547.4 -3994.87  747.39 -3872.31  -11.577 -3591.22  -698.424 -3163.1
            -1285.03 -2605.49  -1747.39 -1941.21  -2066.56 -1197.45  -2229.48 -404.673
            -2229.48 404.673  -2066.56 1197.45  -1747.39 1941.21  -1285.03 2605.49
            -698.424 3163.1  -11.577 3591.22  747.39 3872.31  1547.4 3994.87
            2355.71 3953.87  3139.22 3751.01  3865.86 3394.58  4505.87 2899.17
            5033.05 2285.07  5425.83 1577.42  5668.12 805.194  5750 0))
      (outline (path signal 120  5870 0  5790.84 -803.772  5556.38 -1576.66  5175.65 -2288.95
            4663.28 -2913.28  4038.95 -3425.66  3326.66 -3806.38  2553.77 -4040.84
            1750 -4120  946.228 -4040.84  173.344 -3806.38  -538.949 -3425.66
            -1163.28 -2913.28  -1675.65 -2288.95  -2056.38 -1576.66  -2290.84 -803.772
            -2370 0  -2290.84 803.772  -2056.38 1576.66  -1675.65 2288.95
            -1163.28 2913.28  -538.949 3425.66  173.344 3806.38  946.228 4040.84
            1750 4120  2553.77 4040.84  3326.66 3806.38  4038.95 3425.66
            4663.28 2913.28  5175.65 2288.95  5556.38 1576.66  5790.84 803.772
            5870 0))
      (outline (path signal 50  6000 0  5918.34 -829.134  5676.49 -1626.4  5283.75 -2361.17
            4755.2 -3005.2  4111.17 -3533.75  3376.41 -3926.49  2579.13 -4168.34
            1750 -4250  920.866 -4168.34  123.595 -3926.49  -611.173 -3533.75
            -1255.2 -3005.2  -1783.75 -2361.17  -2176.49 -1626.4  -2418.34 -829.134
            -2500 0  -2418.34 829.134  -2176.49 1626.4  -1783.75 2361.17
            -1255.2 3005.2  -611.173 3533.75  123.595 3926.49  920.866 4168.34
            1750 4250  2579.13 4168.34  3376.41 3926.49  4111.17 3533.75
            4755.2 3005.2  5283.75 2361.17  5676.49 1626.4  5918.34 829.134
            6000 0))
      (outline (path signal 100  -1676.76 1747.5  -876.759 1747.5))
      (outline (path signal 100  -1276.76 2147.5  -1276.76 1347.5))
      (outline (path signal 120  1750 4080  1750 -4080))
      (outline (path signal 120  1790 4080  1790 -4080))
      (outline (path signal 120  1830 4080  1830 -4080))
      (outline (path signal 120  1870 4079  1870 -4079))
      (outline (path signal 120  1910 4077  1910 -4077))
      (outline (path signal 120  1950 4076  1950 -4076))
      (outline (path signal 120  1990 4074  1990 -4074))
      (outline (path signal 120  2030 4071  2030 -4071))
      (outline (path signal 120  2070 4068  2070 -4068))
      (outline (path signal 120  2110 4065  2110 -4065))
      (outline (path signal 120  2150 4061  2150 -4061))
      (outline (path signal 120  2190 4057  2190 -4057))
      (outline (path signal 120  2230 4052  2230 -4052))
      (outline (path signal 120  2270 4048  2270 -4048))
      (outline (path signal 120  2310 4042  2310 -4042))
      (outline (path signal 120  2350 4037  2350 -4037))
      (outline (path signal 120  2390 4030  2390 -4030))
      (outline (path signal 120  2430 4024  2430 -4024))
      (outline (path signal 120  2471 4017  2471 1040))
      (outline (path signal 120  2471 -1040  2471 -4017))
      (outline (path signal 120  2511 4010  2511 1040))
      (outline (path signal 120  2511 -1040  2511 -4010))
      (outline (path signal 120  2551 4002  2551 1040))
      (outline (path signal 120  2551 -1040  2551 -4002))
      (outline (path signal 120  2591 3994  2591 1040))
      (outline (path signal 120  2591 -1040  2591 -3994))
      (outline (path signal 120  2631 3985  2631 1040))
      (outline (path signal 120  2631 -1040  2631 -3985))
      (outline (path signal 120  2671 3976  2671 1040))
      (outline (path signal 120  2671 -1040  2671 -3976))
      (outline (path signal 120  2711 3967  2711 1040))
      (outline (path signal 120  2711 -1040  2711 -3967))
      (outline (path signal 120  2751 3957  2751 1040))
      (outline (path signal 120  2751 -1040  2751 -3957))
      (outline (path signal 120  2791 3947  2791 1040))
      (outline (path signal 120  2791 -1040  2791 -3947))
      (outline (path signal 120  2831 3936  2831 1040))
      (outline (path signal 120  2831 -1040  2831 -3936))
      (outline (path signal 120  2871 3925  2871 1040))
      (outline (path signal 120  2871 -1040  2871 -3925))
      (outline (path signal 120  2911 3914  2911 1040))
      (outline (path signal 120  2911 -1040  2911 -3914))
      (outline (path signal 120  2951 3902  2951 1040))
      (outline (path signal 120  2951 -1040  2951 -3902))
      (outline (path signal 120  2991 3889  2991 1040))
      (outline (path signal 120  2991 -1040  2991 -3889))
      (outline (path signal 120  3031 3877  3031 1040))
      (outline (path signal 120  3031 -1040  3031 -3877))
      (outline (path signal 120  3071 3863  3071 1040))
      (outline (path signal 120  3071 -1040  3071 -3863))
      (outline (path signal 120  3111 3850  3111 1040))
      (outline (path signal 120  3111 -1040  3111 -3850))
      (outline (path signal 120  3151 3835  3151 1040))
      (outline (path signal 120  3151 -1040  3151 -3835))
      (outline (path signal 120  3191 3821  3191 1040))
      (outline (path signal 120  3191 -1040  3191 -3821))
      (outline (path signal 120  3231 3805  3231 1040))
      (outline (path signal 120  3231 -1040  3231 -3805))
      (outline (path signal 120  3271 3790  3271 1040))
      (outline (path signal 120  3271 -1040  3271 -3790))
      (outline (path signal 120  3311 3774  3311 1040))
      (outline (path signal 120  3311 -1040  3311 -3774))
      (outline (path signal 120  3351 3757  3351 1040))
      (outline (path signal 120  3351 -1040  3351 -3757))
      (outline (path signal 120  3391 3740  3391 1040))
      (outline (path signal 120  3391 -1040  3391 -3740))
      (outline (path signal 120  3431 3722  3431 1040))
      (outline (path signal 120  3431 -1040  3431 -3722))
      (outline (path signal 120  3471 3704  3471 1040))
      (outline (path signal 120  3471 -1040  3471 -3704))
      (outline (path signal 120  3511 3686  3511 1040))
      (outline (path signal 120  3511 -1040  3511 -3686))
      (outline (path signal 120  3551 3666  3551 1040))
      (outline (path signal 120  3551 -1040  3551 -3666))
      (outline (path signal 120  3591 3647  3591 1040))
      (outline (path signal 120  3591 -1040  3591 -3647))
      (outline (path signal 120  3631 3627  3631 1040))
      (outline (path signal 120  3631 -1040  3631 -3627))
      (outline (path signal 120  3671 3606  3671 1040))
      (outline (path signal 120  3671 -1040  3671 -3606))
      (outline (path signal 120  3711 3584  3711 1040))
      (outline (path signal 120  3711 -1040  3711 -3584))
      (outline (path signal 120  3751 3562  3751 1040))
      (outline (path signal 120  3751 -1040  3751 -3562))
      (outline (path signal 120  3791 3540  3791 1040))
      (outline (path signal 120  3791 -1040  3791 -3540))
      (outline (path signal 120  3831 3517  3831 1040))
      (outline (path signal 120  3831 -1040  3831 -3517))
      (outline (path signal 120  3871 3493  3871 1040))
      (outline (path signal 120  3871 -1040  3871 -3493))
      (outline (path signal 120  3911 3469  3911 1040))
      (outline (path signal 120  3911 -1040  3911 -3469))
      (outline (path signal 120  3951 3444  3951 1040))
      (outline (path signal 120  3951 -1040  3951 -3444))
      (outline (path signal 120  3991 3418  3991 1040))
      (outline (path signal 120  3991 -1040  3991 -3418))
      (outline (path signal 120  4031 3392  4031 1040))
      (outline (path signal 120  4031 -1040  4031 -3392))
      (outline (path signal 120  4071 3365  4071 1040))
      (outline (path signal 120  4071 -1040  4071 -3365))
      (outline (path signal 120  4111 3338  4111 1040))
      (outline (path signal 120  4111 -1040  4111 -3338))
      (outline (path signal 120  4151 3309  4151 1040))
      (outline (path signal 120  4151 -1040  4151 -3309))
      (outline (path signal 120  4191 3280  4191 1040))
      (outline (path signal 120  4191 -1040  4191 -3280))
      (outline (path signal 120  4231 3250  4231 1040))
      (outline (path signal 120  4231 -1040  4231 -3250))
      (outline (path signal 120  4271 3220  4271 1040))
      (outline (path signal 120  4271 -1040  4271 -3220))
      (outline (path signal 120  4311 3189  4311 1040))
      (outline (path signal 120  4311 -1040  4311 -3189))
      (outline (path signal 120  4351 3156  4351 1040))
      (outline (path signal 120  4351 -1040  4351 -3156))
      (outline (path signal 120  4391 3124  4391 1040))
      (outline (path signal 120  4391 -1040  4391 -3124))
      (outline (path signal 120  4431 3090  4431 1040))
      (outline (path signal 120  4431 -1040  4431 -3090))
      (outline (path signal 120  4471 3055  4471 1040))
      (outline (path signal 120  4471 -1040  4471 -3055))
      (outline (path signal 120  4511 3019  4511 1040))
      (outline (path signal 120  4511 -1040  4511 -3019))
      (outline (path signal 120  4551 2983  4551 -2983))
      (outline (path signal 120  4591 2945  4591 -2945))
      (outline (path signal 120  4631 2907  4631 -2907))
      (outline (path signal 120  4671 2867  4671 -2867))
      (outline (path signal 120  4711 2826  4711 -2826))
      (outline (path signal 120  4751 2784  4751 -2784))
      (outline (path signal 120  4791 2741  4791 -2741))
      (outline (path signal 120  4831 2697  4831 -2697))
      (outline (path signal 120  4871 2651  4871 -2651))
      (outline (path signal 120  4911 2604  4911 -2604))
      (outline (path signal 120  4951 2556  4951 -2556))
      (outline (path signal 120  4991 2505  4991 -2505))
      (outline (path signal 120  5031 2454  5031 -2454))
      (outline (path signal 120  5071 2400  5071 -2400))
      (outline (path signal 120  5111 2345  5111 -2345))
      (outline (path signal 120  5151 2287  5151 -2287))
      (outline (path signal 120  5191 2228  5191 -2228))
      (outline (path signal 120  5231 2166  5231 -2166))
      (outline (path signal 120  5271 2102  5271 -2102))
      (outline (path signal 120  5311 2034  5311 -2034))
      (outline (path signal 120  5351 1964  5351 -1964))
      (outline (path signal 120  5391 1890  5391 -1890))
      (outline (path signal 120  5431 1813  5431 -1813))
      (outline (path signal 120  5471 1731  5471 -1731))
      (outline (path signal 120  5511 1645  5511 -1645))
      (outline (path signal 120  5551 1552  5551 -1552))
      (outline (path signal 120  5591 1453  5591 -1453))
      (outline (path signal 120  5631 1346  5631 -1346))
      (outline (path signal 120  5671 1229  5671 -1229))
      (outline (path signal 120  5711 1098  5711 -1098))
      (outline (path signal 120  5751 948  5751 -948))
      (outline (path signal 120  5791 768  5791 -768))
      (outline (path signal 120  5831 533  5831 -533))
      (outline (path signal 120  -2659.7 2315  -1859.7 2315))
      (outline (path signal 120  -2259.7 2715  -2259.7 1915))
      (pin Round[A]Pad_1600_um 2 3500 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  3250 750  6250 750))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
    )
    (image "Package_DIP:DIP-32_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -39370))
      (outline (path signal 100  14985 -39370  255 -39370))
      (outline (path signal 100  255 -39370  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -39430))
      (outline (path signal 100  -1270 -39430  16510 -39430))
      (outline (path signal 100  16510 -39430  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -39430))
      (outline (path signal 120  1160 -39430  14080 -39430))
      (outline (path signal 120  14080 -39430  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -39490))
      (outline (path signal 120  -1330 -39490  16570 -39490))
      (outline (path signal 120  16570 -39490  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -39700))
      (outline (path signal 50  -1550 -39700  16800 -39700))
      (outline (path signal 50  16800 -39700  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 32 15240 0)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -38100)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x04_P2.54mm_Vertical::1
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -8890))
      (outline (path signal 100  3810 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -8950  3870 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  3870 1330  3870 -8950))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  4350 -9400))
      (outline (path signal 50  4350 -9400  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric::1
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_1025x1400_250.949_um 2 912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.949_um 1 -912.5 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x20_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1050x1500_um
      (shape (path F.Cu 1050  0 -225  0 225))
      (shape (path B.Cu 1050  0 -225  0 225))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[T]Pad_3000x1600_250.951_um
      (shape (polygon F.Cu 0  1293.58 797.138  1335.83 785.817  1375.47 767.33  1411.31 742.24
            1442.24 711.308  1467.33 675.476  1485.82 635.83  1497.14 593.577
            1500.95 550  1500.95 -550  1497.14 -593.577  1485.82 -635.83
            1467.33 -675.475  1442.24 -711.308  1411.31 -742.24  1375.48 -767.33
            1335.83 -785.817  1293.58 -797.138  1250 -800.951  -1250 -800.951
            -1293.58 -797.138  -1335.83 -785.817  -1375.47 -767.33  -1411.31 -742.24
            -1442.24 -711.308  -1467.33 -675.476  -1485.82 -635.83  -1497.14 -593.577
            -1500.95 -550  -1500.95 550  -1497.14 593.577  -1485.82 635.83
            -1467.33 675.475  -1442.24 711.308  -1411.31 742.24  -1375.48 767.33
            -1335.83 785.817  -1293.58 797.138  -1250 800.951  1250 800.951
            1293.58 797.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um
      (shape (polygon F.Cu 0  293.577 722.138  335.83 710.817  375.475 692.33  411.308 667.24
            442.24 636.308  467.33 600.476  485.817 560.83  497.138 518.577
            500.951 475  500.951 -475  497.138 -518.577  485.817 -560.83
            467.33 -600.475  442.24 -636.308  411.308 -667.24  375.476 -692.33
            335.83 -710.817  293.577 -722.138  250 -725.951  -250 -725.951
            -293.577 -722.138  -335.83 -710.817  -375.475 -692.33  -411.308 -667.24
            -442.24 -636.308  -467.33 -600.476  -485.817 -560.83  -497.138 -518.577
            -500.951 -475  -500.951 475  -497.138 518.577  -485.817 560.83
            -467.33 600.475  -442.24 636.308  -411.308 667.24  -375.476 692.33
            -335.83 710.817  -293.577 722.138  -250 725.951  250 725.951
            293.577 722.138))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.95_um
      (shape (polygon F.Cu 0  306.078 697.139  348.331 685.817  387.976 667.33  423.809 642.24
            454.74 611.309  479.83 575.476  498.317 535.831  509.639 493.578
            513.451 450.001  513.451 -450.001  509.639 -493.578  498.317 -535.831
            479.83 -575.476  454.74 -611.309  423.809 -642.24  387.976 -667.33
            348.331 -685.817  306.078 -697.139  262.501 -700.951  -262.501 -700.951
            -306.078 -697.139  -348.331 -685.817  -387.976 -667.33  -423.809 -642.24
            -454.74 -611.309  -479.83 -575.476  -498.317 -535.831  -509.639 -493.578
            -513.451 -450.001  -513.451 450.001  -509.639 493.578  -498.317 535.831
            -479.83 575.476  -454.74 611.309  -423.809 642.24  -387.976 667.33
            -348.331 685.817  -306.078 697.139  -262.501 700.951  262.501 700.951
            306.078 697.139))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.949_um
      (shape (polygon F.Cu 0  306.079 697.139  348.332 685.817  387.976 667.33  423.809 642.24
            454.74 611.309  479.83 575.477  498.317 535.832  509.639 493.579
            513.451 450.002  513.451 -450.002  509.639 -493.579  498.317 -535.832
            479.83 -575.476  454.74 -611.309  423.809 -642.24  387.977 -667.33
            348.332 -685.817  306.079 -697.139  262.502 -700.951  -262.502 -700.951
            -306.079 -697.139  -348.332 -685.817  -387.976 -667.33  -423.809 -642.24
            -454.74 -611.309  -479.83 -575.477  -498.317 -535.832  -509.639 -493.579
            -513.451 -450.002  -513.451 450.002  -509.639 493.579  -498.317 535.832
            -479.83 575.476  -454.74 611.309  -423.809 642.24  -387.977 667.33
            -348.332 685.817  -306.079 697.139  -262.502 700.951  262.502 700.951
            306.079 697.139))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1950x600_150.571_um
      (shape (polygon F.Cu 0  851.146 298.283  876.498 291.49  900.285 280.398  921.785 265.344
            940.344 246.785  955.398 225.286  966.49 201.498  973.283 176.146
            975.571 150  975.571 -150  973.283 -176.146  966.49 -201.498
            955.398 -225.285  940.344 -246.785  921.785 -265.344  900.286 -280.398
            876.498 -291.49  851.146 -298.283  825 -300.571  -825 -300.571
            -851.146 -298.283  -876.498 -291.49  -900.285 -280.398  -921.785 -265.344
            -940.344 -246.785  -955.398 -225.286  -966.49 -201.498  -973.283 -176.146
            -975.571 -150  -975.571 150  -973.283 176.146  -966.49 201.498
            -955.398 225.285  -940.344 246.785  -921.785 265.344  -900.286 280.398
            -876.498 291.49  -851.146 298.283  -825 300.571  825 300.571
            851.146 298.283))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1975x600_150.571_um
      (shape (polygon F.Cu 0  863.646 298.283  888.998 291.49  912.785 280.398  934.285 265.344
            952.844 246.785  967.898 225.286  978.99 201.498  985.783 176.146
            988.071 150  988.071 -150  985.783 -176.146  978.99 -201.498
            967.898 -225.285  952.844 -246.785  934.285 -265.344  912.786 -280.398
            888.998 -291.49  863.646 -298.283  837.5 -300.571  -837.5 -300.571
            -863.646 -298.283  -888.998 -291.49  -912.785 -280.398  -934.285 -265.344
            -952.844 -246.785  -967.898 -225.286  -978.99 -201.498  -985.783 -176.146
            -988.071 -150  -988.071 150  -985.783 176.146  -978.99 201.498
            -967.898 225.285  -952.844 246.785  -934.285 265.344  -912.786 280.398
            -888.998 291.49  -863.646 298.283  -837.5 300.571  837.5 300.571
            863.646 298.283))
      (attach off)
    )
    (padstack Rect[T]Pad_900x1200_um
      (shape (rect F.Cu -450 -600 450 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1050x1500_um
      (shape (rect F.Cu -525 -750 525 750))
      (shape (rect B.Cu -525 -750 525 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[T]Pad_1800x2000_um
      (shape (rect F.Cu -900 -1000 900 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
    (padstack "Via[0-1]_800:500_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins C29-1 C28-1 C27-1 C20-1 C19-1 C18-1 C16-1 C15-1 C13-1 C12-1 C11-1 C10-1
        C9-1 C8-1 C7-1 C6-1 C5-1 C4-1 C3-1 U22-8 R64-1 U21-3 U20-16 R52-1 R50-1 R45-2
        D9-1 U19-14 U18-14 R10-2 R7-2 U3-16 U1-16 X1-4 X1-1 U4-14 U16-20 U15-20 U12-20
        U14-16 U13-16 U6-14 U2-14 U10-20 C17-1 SW2-1 SW2-1@1 SW1-1 SW1-1@1 C14-1 C21-1
        U9-24 U5-11 U8-32 U8-31 J2-1 J2-3 D5-2 R20-2 R19-2 R18-2 D3-2 R9-2 R17-2 R16-2
        C2-1 C1-1 J3-40)
    )
    (net F_A2
      (pins U12-14 J3-39)
    )
    (net GND
      (pins C29-2 C28-2 C27-2 C20-2 C19-2 C18-2 C16-2 C15-2 C13-2 C12-2 C11-2 C10-2
        C9-2 C8-2 C7-2 C6-2 C5-2 C4-2 C3-2 U22-7 U22-4 U22-3 BT1-2 J4-4 J4-2 R53-2
        C26-2 C25-2 U20-8 R51-1 Q1-1 D8-1 C22-2 U19-13 U19-10 U19-7 U19-4 U18-9 U18-8
        U18-7 U17-7 R44-2 R43-2 R42-2 R41-2 R40-2 R39-2 R38-2 R37-2 R36-2 R35-2 R34-2
        R33-2 R32-2 R31-2 R30-2 R29-2 U3-8 U3-6 U1-8 X1-2 U4-12 U4-11 U4-7 U16-10
        U15-10 U12-10 R28-2 R27-2 R26-2 R25-2 R24-2 R23-2 R22-2 R21-2 U14-8 U13-8
        U6-7 U2-7 U10-10 C17-2 C14-2 C21-2 U9-12 U5-29 U11-16 U8-16 J2-2 J2-4 J2-6
        J2-8 R11-1 R15-1 R6-2 R5-2 J3-38 J3-30 J3-7)
    )
    (net F_A6
      (pins U12-7 J3-37)
    )
    (net F_A5
      (pins U12-5 J3-36)
    )
    (net F_A7
      (pins U12-9 J3-35)
    )
    (net ~WAIT~
      (pins U19-11 U5-24 R17-1)
    )
    (net F_A3
      (pins U12-12 J3-33)
    )
    (net F_A4
      (pins U12-3 J3-32)
    )
    (net F_D2
      (pins R39-1 U10-16 J3-31)
    )
    (net CLK
      (pins U4-5 U5-6 J3-24)
    )
    (net F_D0
      (pins R37-1 U10-18 J3-29)
    )
    (net F_A1
      (pins U12-16 J3-28)
    )
    (net F_D5
      (pins R42-1 U10-13 J3-27)
    )
    (net F_A0
      (pins U12-18 J3-26)
    )
    (net F_D3
      (pins R40-1 U10-15 J3-25)
    )
    (net F_D6
      (pins R43-1 U10-12 J3-23)
    )
    (net ~INT~
      (pins U19-6 U5-16 R16-1)
    )
    (net F_D1
      (pins R38-1 U10-17 J3-21)
    )
    (net ~IN~
      (pins U16-15 U6-8)
    )
    (net F_D7
      (pins R44-1 U10-11 J3-19)
    )
    (net F_A9
      (pins U15-16 J3-18)
    )
    (net F_D4
      (pins R41-1 U10-14 J3-17)
    )
    (net ~READ~
      (pins U16-11 U6-3 U11-24 U8-24)
    )
    (net ~WRITE~
      (pins U16-13 U6-6 U11-29)
    )
    (net ~INTAK~
      (pins U18-13 U16-8)
    )
    (net F_A8
      (pins U15-18 J3-12)
    )
    (net ~OUT~
      (pins U16-17 U6-11 U9-1)
    )
    (net F_A11
      (pins U15-12 J3-10)
    )
    (net F_A14
      (pins U15-7 J3-9)
    )
    (net F_A15
      (pins U15-9 J3-8)
    )
    (net F_A12
      (pins U15-3 J3-6)
    )
    (net F_A13
      (pins U15-5 J3-5)
    )
    (net ~EXMEM~
      (pins U16-6 R28-1 U14-6)
    )
    (net F_A10
      (pins U15-14 J3-3)
    )
    (net ~MREQ~
      (pins U16-4 U6-5 U6-2 U9-2 U5-19)
    )
    (net ~SYSRES~
      (pins U1-1 U4-13 U16-2 U2-11 U5-26)
    )
    (net S0
      (pins R21-1 U13-10 U11-3 U8-29)
    )
    (net S1
      (pins R22-1 U13-9 U11-31 U8-3)
    )
    (net S2
      (pins R23-1 U13-7 U11-2 U8-2)
    )
    (net S3
      (pins R24-1 U13-6 U11-30 U8-30)
    )
    (net S4
      (pins R25-1 U14-10 U11-1 U8-1)
    )
    (net RAM~ROM~
      (pins R27-1 U9-15)
    )
    (net D0
      (pins U20-4 R29-1 U1-4 U13-15 U10-2 U5-14 U11-13 U8-13)
    )
    (net D1
      (pins U20-5 R30-1 U1-5 U13-1 U10-3 U5-15 U11-14 U8-14)
    )
    (net D2
      (pins U20-12 R31-1 U1-12 U13-2 U10-4 U5-12 U11-15 U8-15)
    )
    (net D3
      (pins U20-13 R32-1 U1-13 U13-3 U10-5 U5-8 U11-17 U8-17)
    )
    (net D4
      (pins R33-1 U14-15 U10-6 U5-7 U11-18 U8-18)
    )
    (net D5
      (pins R34-1 U14-1 U10-7 U5-9 U11-19 U8-19)
    )
    (net D6
      (pins R35-1 U14-2 U10-8 U5-10 U11-20 U8-20)
    )
    (net D7
      (pins U19-3 R36-1 U14-3 U10-9 U5-13 U11-21 U8-21)
    )
    (net "Net-(C2-Pad2)"
      (pins U2-13 U2-12 R6-1 R4-1 C2-2)
    )
    (net "Net-(C1-Pad2)"
      (pins U2-10 U2-9 R5-1 R3-1 C1-2)
    )
    (net ~BankSel~
      (pins U4-10 U14-12 U13-12 U9-16)
    )
    (net A10
      (pins U15-6 U5-40 U11-23 U8-23)
    )
    (net ~IORQ~
      (pins U18-6 U6-13 U6-10 U9-23 U5-20)
    )
    (net A9
      (pins U15-4 U5-39 U11-26 U8-26)
    )
    (net A8
      (pins U15-2 U5-38 U11-27 U8-27)
    )
    (net "Net-(R8-Pad1)"
      (pins U5-18 R8-1)
    )
    (net A7
      (pins U12-11 U9-3 U5-37 U11-5 U8-5)
    )
    (net A6
      (pins U12-13 U9-4 U5-36 U11-6 U8-6)
    )
    (net A5
      (pins U12-15 U9-5 U5-35 U11-7 U8-7)
    )
    (net A4
      (pins U12-17 U9-6 U5-34 U11-8 U8-8)
    )
    (net A3
      (pins U12-8 U9-7 U5-33 U11-9 U8-9)
    )
    (net A2
      (pins U12-6 U9-8 U5-32 U11-10 U8-10)
    )
    (net A1
      (pins U12-4 U14-13 U13-13 U9-9 U5-31 U11-11 U8-11)
    )
    (net A0
      (pins U12-2 U14-14 U13-14 U9-10 U5-30 U11-12 U8-12)
    )
    (net M1
      (pins U18-5 U5-27)
    )
    (net A15
      (pins U15-11 U14-4 U13-4 U5-5)
    )
    (net A14
      (pins U15-13 U14-5 U13-5 U5-4)
    )
    (net A13
      (pins U15-15 U5-3 U11-28 U8-28)
    )
    (net ~WR~
      (pins U6-12 U6-4 U5-22)
    )
    (net A12
      (pins U15-17 U5-2 U11-4 U8-4)
    )
    (net ~RD~
      (pins U6-9 U6-1 U9-11 U5-21)
    )
    (net A11
      (pins U15-8 U5-1 U11-25 U8-25)
    )
    (net ~F_WAIT~
      (pins U19-12 R20-1 J3-34)
    )
    (net ~F_INT~
      (pins U19-5 R19-1 J3-22)
    )
    (net ~F_IN~
      (pins U16-5 J3-20)
    )
    (net ~F_READ~
      (pins U16-9 J3-16)
    )
    (net ~F_INUSE~
      (pins U19-9 R18-1 J3-15)
    )
    (net ~F_WRITE~
      (pins U16-7 J3-14)
    )
    (net ~F_INTAK~
      (pins U16-12 J3-13)
    )
    (net ~F_OUT~
      (pins U16-3 J3-11)
    )
    (net ~F_EXMEM~
      (pins U16-14 J3-4)
    )
    (net ~F_MREQ~
      (pins U16-16 J3-2)
    )
    (net ~F_SYSRES~
      (pins U16-18 J3-1)
    )
    (net "Net-(R7-Pad1)"
      (pins R7-1 U3-10 U3-7 U3-1)
    )
    (net ~INUSE~
      (pins U19-8 U9-13)
    )
    (net MEMCHIP
      (pins R26-1 U14-9 U9-14)
    )
    (net ~BUSBUF~
      (pins U10-1 U9-22)
    )
    (net ~ROM0~
      (pins U9-17 U8-22)
    )
    (net ~RAM0~
      (pins U22-5 U9-18)
    )
    (net "Net-(J1-Pad5)"
      (pins U2-8 U5-17 J1-5)
    )
    (net "Net-(J1-Pad3)"
      (pins SW1-2 SW1-2@1 J1-3 R3-2)
    )
    (net "Net-(J1-Pad1)"
      (pins SW2-2 SW2-2@1 J1-1 R4-2)
    )
    (net "Net-(BT1-Pad1)"
      (pins U22-2 BT1-1)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R8-2)
    )
    (net "Net-(D5-Pad1)"
      (pins R11-2 D5-1)
    )
    (net "Net-(D10-Pad1)"
      (pins R54-1 D13-1 D10-1)
    )
    (net BUSISO
      (pins U16-19 U16-1 U15-19 U15-1 U12-19 U12-1 U10-19 J1-7 R15-2)
    )
    (net "Net-(R9-Pad1)"
      (pins U5-25 R9-1)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U4-4 U4-1)
    )
    (net CLKD2
      (pins U3-5 U1-10)
    )
    (net CLKDIV
      (pins U1-9 U9-21)
    )
    (net CLKD1
      (pins U3-4 U1-7)
    )
    (net CLKD0
      (pins U3-3 U1-2)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-6 U2-2)
    )
    (net "Net-(U19-Pad2)"
      (pins U19-2 U2-4 U2-3)
    )
    (net "Net-(U18-Pad2)"
      (pins U18-3 U18-2 U3-11 U4-3)
    )
    (net "Net-(U18-Pad1)"
      (pins U18-1 U3-9)
    )
    (net "Net-(U3-Pad2)"
      (pins U3-2 X1-3)
    )
    (net "Net-(U13-Pad11)"
      (pins U4-8 U14-11 U13-11)
    )
    (net "Net-(U4-Pad2)"
      (pins U4-6 U4-2)
    )
    (net "Net-(U18-Pad11)"
      (pins U18-12 U18-11 U18-4)
    )
    (net "Net-(C22-Pad1)"
      (pins R52-2 C22-1 U17-14)
    )
    (net "Net-(D8-Pad2)"
      (pins R46-1 D8-2)
    )
    (net "Net-(D9-Pad2)"
      (pins U21-2 Q1-3 D9-2)
    )
    (net "Net-(Q1-Pad2)"
      (pins R48-1 Q1-2)
    )
    (net "Net-(R45-Pad1)"
      (pins U20-1 R45-1)
    )
    (net "Net-(R46-Pad2)"
      (pins U20-15 R46-2)
    )
    (net CASSAOUT
      (pins J4-3 R51-2 R49-1 R47-2)
    )
    (net "Net-(R47-Pad1)"
      (pins U20-2 R47-1)
    )
    (net "Net-(R48-Pad2)"
      (pins U20-10 R48-2)
    )
    (net "Net-(R49-Pad2)"
      (pins U20-6 R50-2 R49-2)
    )
    (net CASSOUT
      (pins U20-9 U2-5 U9-19)
    )
    (net CASIND
      (pins U17-10 U2-1)
    )
    (net CASSIN
      (pins U19-1 U9-20)
    )
    (net CASSAIN
      (pins J4-1 R53-1 C23-2)
    )
    (net "Net-(C23-Pad1)"
      (pins R55-1 C24-1 C23-1)
    )
    (net "Net-(C24-Pad2)"
      (pins R59-2 C24-2)
    )
    (net "Net-(C25-Pad1)"
      (pins R64-2 R62-2 R60-1 R57-1 C25-1)
    )
    (net "Net-(C26-Pad1)"
      (pins R65-2 D12-1 C26-1)
    )
    (net C2OUT
      (pins R63-2 D10-2 U17-4)
    )
    (net C3OUT
      (pins R66-2 R56-2 D11-2 U17-9)
    )
    (net "Net-(D11-Pad1)"
      (pins D12-2 D11-1)
    )
    (net C1OUT
      (pins R61-1 R58-1 R55-2 D13-2 U17-5)
    )
    (net C3INN
      (pins R56-1 R54-2 U17-8)
    )
    (net C3INP
      (pins R57-2 U17-13)
    )
    (net C1INN
      (pins R58-2 U17-6)
    )
    (net C1INP
      (pins R60-2 R59-1 U17-1)
    )
    (net C2INN
      (pins R63-1 R61-2 U17-3)
    )
    (net C2INP
      (pins R62-1 U17-2)
    )
    (net C4INN
      (pins R65-1 U17-11)
    )
    (net C4INP
      (pins R66-1 U17-12)
    )
    (net CASS_SW1
      (pins J4-6 U21-1)
    )
    (net CASS_SW2
      (pins J4-5 U21-4)
    )
    (net BB_CE
      (pins U22-6 U11-22)
    )
    (net BB_VCC
      (pins U22-1 U11-32)
    )
    (class kicad_default "" A0 A1 A10 A11 A12 A13 A14 A15 A2 A3 A4 A5 A6 A7
      A8 A9 BB_CE BB_VCC BUSISO C1INN C1INP C1OUT C2INN C2INP C2OUT C3INN
      C3INP C3OUT C4INN C4INP CASIND CASSAIN CASSAOUT CASSIN CASSOUT CASS_SW1
      CASS_SW2 CLK CLKD0 CLKD1 CLKD2 CLKDIV D0 D1 D2 D3 D4 D5 D6 D7 F_A0 F_A1
      F_A10 F_A11 F_A12 F_A13 F_A14 F_A15 F_A2 F_A3 F_A4 F_A5 F_A6 F_A7 F_A8
      F_A9 F_D0 F_D1 F_D2 F_D3 F_D4 F_D5 F_D6 F_D7 M1 MEMCHIP "Net-(BT1-Pad1)"
      "Net-(C1-Pad2)" "Net-(C14-Pad2)" "Net-(C2-Pad2)" "Net-(C22-Pad1)" "Net-(C23-Pad1)"
      "Net-(C24-Pad2)" "Net-(C25-Pad1)" "Net-(C26-Pad1)" "Net-(D1-Pad1)" "Net-(D10-Pad1)"
      "Net-(D10-Pad2)" "Net-(D11-Pad1)" "Net-(D2-Pad1)" "Net-(D3-Pad1)" "Net-(D4-Pad1)"
      "Net-(D5-Pad1)" "Net-(D6-Pad1)" "Net-(D7-Pad1)" "Net-(D8-Pad1)" "Net-(D8-Pad2)"
      "Net-(D9-Pad1)" "Net-(D9-Pad2)" "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)"
      "Net-(J1-Pad4)" "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)"
      "Net-(J2-Pad5)" "Net-(J2-Pad7)" "Net-(Q1-Pad2)" "Net-(R10-Pad1)" "Net-(R14-Pad1)"
      "Net-(R19-Pad1)" "Net-(R45-Pad1)" "Net-(R46-Pad2)" "Net-(R47-Pad1)"
      "Net-(R48-Pad2)" "Net-(R49-Pad2)" "Net-(R7-Pad1)" "Net-(R8-Pad1)" "Net-(R9-Pad1)"
      "Net-(U1-Pad1)" "Net-(U1-Pad11)" "Net-(U1-Pad14)" "Net-(U1-Pad15)" "Net-(U1-Pad3)"
      "Net-(U1-Pad6)" "Net-(U12-Pad22)" "Net-(U13-Pad11)" "Net-(U14-Pad1)"
      "Net-(U14-Pad10)" "Net-(U14-Pad11)" "Net-(U14-Pad12)" "Net-(U14-Pad13)"
      "Net-(U14-Pad14)" "Net-(U14-Pad2)" "Net-(U14-Pad3)" "Net-(U14-Pad4)"
      "Net-(U14-Pad5)" "Net-(U14-Pad6)" "Net-(U14-Pad7)" "Net-(U14-Pad8)"
      "Net-(U14-Pad9)" "Net-(U15-Pad1)" "Net-(U15-Pad10)" "Net-(U15-Pad11)"
      "Net-(U15-Pad12)" "Net-(U15-Pad13)" "Net-(U15-Pad14)" "Net-(U15-Pad15)"
      "Net-(U15-Pad16)" "Net-(U15-Pad2)" "Net-(U15-Pad3)" "Net-(U15-Pad4)"
      "Net-(U15-Pad5)" "Net-(U15-Pad6)" "Net-(U15-Pad7)" "Net-(U15-Pad8)"
      "Net-(U15-Pad9)" "Net-(U16-Pad1)" "Net-(U16-Pad10)" "Net-(U16-Pad11)"
      "Net-(U16-Pad12)" "Net-(U16-Pad13)" "Net-(U16-Pad14)" "Net-(U16-Pad15)"
      "Net-(U16-Pad2)" "Net-(U16-Pad3)" "Net-(U16-Pad4)" "Net-(U16-Pad5)"
      "Net-(U16-Pad6)" "Net-(U16-Pad7)" "Net-(U16-Pad9)" "Net-(U17-Pad1)"
      "Net-(U17-Pad10)" "Net-(U17-Pad11)" "Net-(U17-Pad12)" "Net-(U17-Pad13)"
      "Net-(U17-Pad14)" "Net-(U17-Pad2)" "Net-(U17-Pad3)" "Net-(U17-Pad4)"
      "Net-(U17-Pad5)" "Net-(U17-Pad6)" "Net-(U17-Pad7)" "Net-(U17-Pad8)"
      "Net-(U17-Pad9)" "Net-(U18-Pad1)" "Net-(U18-Pad10)" "Net-(U18-Pad11)"
      "Net-(U18-Pad2)" "Net-(U18-Pad8)" "Net-(U18-Pad9)" "Net-(U19-Pad1)"
      "Net-(U19-Pad2)" "Net-(U19-Pad3)" "Net-(U2-Pad1)" "Net-(U2-Pad2)" "Net-(U2-Pad23)"
      "Net-(U2-Pad28)" "Net-(U2-Pad5)" "Net-(U20-Pad11)" "Net-(U20-Pad14)"
      "Net-(U20-Pad3)" "Net-(U20-Pad7)" "Net-(U21-Pad1)" "Net-(U21-Pad4)"
      "Net-(U3-Pad12)" "Net-(U3-Pad13)" "Net-(U3-Pad14)" "Net-(U3-Pad15)"
      "Net-(U3-Pad2)" "Net-(U4-Pad2)" "Net-(U4-Pad7)" "Net-(U4-Pad9)" "Net-(U5-Pad19)"
      "Net-(U5-Pad20)" "Net-(U5-Pad21)" "Net-(U5-Pad23)" "Net-(U5-Pad28)"
      "Net-(U8-Pad1)" "Net-(U8-Pad2)" "Net-(U9-Pad19)" "Net-(U9-Pad20)" "Net-(X1-Pad1)"
      "Net-(X1-Pad2)" "Net-(X1-Pad3)" "Net-(X1-Pad4)" RAM~ROM~ S0 S1 S2 S3
      S4 VCCMEM ~BUSBUF~ ~BankSel~ ~DISP1~ ~EXMEM~ ~F_EXMEM~ ~F_INTAK~ ~F_INT~
      ~F_INUSE~ ~F_IN~ ~F_MREQ~ ~F_OUT~ ~F_READ~ ~F_SYSRES~ ~F_WAIT~ ~F_WRITE~
      ~INTAK~ ~INT~ ~INUSE~ ~IN~ ~IORQ~ ~MREQ~ ~OUT~ ~RAM0~ ~RD~ ~READ~ ~ROM0~
      ~SYSRES~ ~WAIT~ ~WRITE~ ~WR~
      (circuit
        (use_via Via[0-1]_600:300_um)
      )
      (rule
        (width 200)
        (clearance 140.1)
      )
    )
    (class PWR +5V GND
      (circuit
        (use_via Via[0-1]_800:500_um)
      )
      (rule
        (width 700)
        (clearance 140.1)
      )
    )
  )
  (wiring
  )
)
