###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 25 12:56:37 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                        167      925.084      293.355
Inverters                        2       13.215        1.537
Integrated Clock Gates          31      201.028       21.797
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                     37      100.387       32.896
All                            237     1239.714      349.585
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     12343.470
Leaf      37070.717
Total     49414.187
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      11060.432
Leaf       21317.467
Total      32377.899
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------------
Type     Gate        Wire        Total
-----------------------------------------
Top         0.000       0.000       0.000
Trunk     335.917    1262.004    1597.920
Leaf     3799.215    3542.026    7341.242
Total    4135.132    4804.030    8939.162
-----------------------------------------


Clock DAG sink capacitances:
============================

------------------------------------------------------------
Count    Total       Average    Std. Dev.    Min      Max
------------------------------------------------------------
5228     3784.865     0.724       0.734      0.000    10.000
------------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.077       1       0.055       0.000      0.055    0.055    {0 <= 0.046ns, 1 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}          -
Trunk       0.137       1       0.047       0.000      0.047    0.047    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}          -
Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}          -
Trunk       0.177       3       0.104       0.034      0.068    0.137    {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}          -
Trunk       0.180       4       0.071       0.007      0.065    0.077    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}          -
Trunk       0.184       2       0.033       0.003      0.031    0.035    {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}          -
Trunk       0.184       6       0.144       0.026      0.109    0.172    {1 <= 0.111ns, 1 <= 0.148ns, 2 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}          -
Trunk       0.209       3       0.076       0.004      0.072    0.079    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}          -
Trunk       0.224      54       0.094       0.030      0.032    0.138    {51 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}         -
Trunk       0.235       1       0.102       0.000      0.102    0.102    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Trunk       0.235       3       0.073       0.019      0.056    0.094    {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Trunk       0.244       4       0.091       0.010      0.076    0.097    {4 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
Trunk       0.251       2       0.109       0.064      0.064    0.154    {1 <= 0.150ns, 1 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}          -
Trunk       0.260       3       0.134       0.025      0.106    0.153    {3 <= 0.156ns, 0 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}          -
Trunk       0.300      37       0.232       0.064      0.000    0.287    {5 <= 0.180ns, 4 <= 0.240ns, 22 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns}         -
Leaf        0.078       7       0.069       0.003      0.065    0.072    {0 <= 0.047ns, 0 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 0 <= 0.078ns}          -
Leaf        0.110       4       0.082       0.016      0.070    0.106    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}          -
Leaf        0.130       5       0.091       0.015      0.071    0.104    {1 <= 0.078ns, 4 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}          -
Leaf        0.145       1       0.049       0.000      0.049    0.049    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}          -
Leaf        0.171       1       0.049       0.000      0.049    0.049    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}          -
Leaf        0.180       2       0.123       0.003      0.121    0.125    {0 <= 0.108ns, 2 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}          -
Leaf        0.224       7       0.091       0.022      0.067    0.117    {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
Leaf        0.235       2       0.117       0.002      0.116    0.119    {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Leaf        0.244      49       0.092       0.003      0.087    0.099    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}         -
Leaf        0.251      30       0.119       0.006      0.101    0.139    {30 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}         -
Leaf        0.260       5       0.128       0.068      0.045    0.183    {2 <= 0.156ns, 3 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}          -
Leaf        0.300       5       0.209       0.025      0.180    0.240    {0 <= 0.180ns, 5 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
---------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
NBUFFX32_LVT    buffer       57       608.421
NBUFFX16_LVT    buffer        7        42.696
NBUFFX8_LVT     buffer       34       129.613
NBUFFX4_LVT     buffer        8        20.332
NBUFFX2_LVT     buffer       61       124.022
IBUFFX16_LVT    inverter      2        13.215
CGLNPRX8_LVT    icg           6        47.271
CGLPPRX8_LVT    icg           4        29.481
CGLPPRX2_LVT    icg          13        75.989
CGLNPRX2_LVT    icg           3        19.061
CGLPPRX2_HVT    icg           5        29.227
LSUPX4_LVT      logic         1         8.641
AO21X2_LVT      logic         1         2.796
AO21X1_LVT      logic         3         7.624
AO22X1_HVT      logic        32        81.326
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                 (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK       2     14    0      1        4      100    295.62     5398.93      82.343    285.013   293.051  pclk
SDRAM_CLK     3     81    2     33       32      100    468.016    8427.43     617.316   2477.325  2403.716  sdram_clk
SYS_2x_CLK   22     53    0      3       11      100    480.016    8526.21     471.437   1790.186  1415.764  sys_2x_clk
SYS_CLK       5     34    0      1        9      100    480.016    8526.21     305.227   1370.085  1247.364  I_CLOCKING/sys_clk_in_reg/Q
ate_clk      27    133    2     37       32      100    480.016    8526.21    1139.582   4337.501  4091.246  ate_clk
----------------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK          0             0             0            0           0          0        394        0       0      0         0         0
SDRAM_CLK        0             0            34            0           0          0       1481     1375       4      0         0        34
SYS_2x_CLK       0             0             0            0           0          0       1868        0      60      0         0         0
SYS_CLK          0             0             0            0           0          0       1672        0      52      0         0         0
ate_clk          0             0             0            0           0          0       3715     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 31    167    2     37       32     1.93548    100    44.5932  480.016    852.621    1239.714   4804.030  4135.132
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0           0          0       3747     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    1.672   120.110  480.016  109.607
Source-sink manhattan distance (um)   1.824   115.414  470.896  106.526
Source-sink resistance (Ohm)          3.818   181.693  852.621  183.408
-----------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

---------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.077       1       0.055       0.000      0.055    0.055    {0 <= 0.046ns, 1 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}          -
Trunk       0.137       1       0.047       0.000      0.047    0.047    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}          -
Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}          -
Trunk       0.177       3       0.104       0.034      0.068    0.137    {1 <= 0.106ns, 2 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}          -
Trunk       0.180       4       0.071       0.007      0.065    0.077    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}          -
Trunk       0.184       2       0.033       0.003      0.031    0.035    {2 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}          -
Trunk       0.184       6       0.144       0.026      0.109    0.172    {1 <= 0.111ns, 1 <= 0.148ns, 2 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}          -
Trunk       0.209       3       0.076       0.004      0.072    0.079    {3 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}          -
Trunk       0.224      54       0.094       0.030      0.032    0.138    {51 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}         -
Trunk       0.235       1       0.102       0.000      0.102    0.102    {1 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Trunk       0.235       3       0.073       0.019      0.056    0.094    {3 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Trunk       0.244       4       0.091       0.010      0.076    0.097    {4 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
Trunk       0.251       2       0.109       0.064      0.064    0.154    {1 <= 0.150ns, 1 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}          -
Trunk       0.260       3       0.134       0.025      0.106    0.153    {3 <= 0.156ns, 0 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}          -
Trunk       0.300      36       0.239       0.051      0.081    0.287    {4 <= 0.180ns, 4 <= 0.240ns, 22 <= 0.270ns, 3 <= 0.285ns, 3 <= 0.300ns}         -
Leaf        0.078       7       0.069       0.003      0.065    0.072    {0 <= 0.047ns, 0 <= 0.062ns, 4 <= 0.070ns, 3 <= 0.074ns, 0 <= 0.078ns}          -
Leaf        0.110       4       0.082       0.016      0.070    0.106    {0 <= 0.066ns, 3 <= 0.088ns, 0 <= 0.099ns, 0 <= 0.105ns, 1 <= 0.110ns}          -
Leaf        0.130       5       0.091       0.015      0.071    0.104    {1 <= 0.078ns, 4 <= 0.104ns, 0 <= 0.117ns, 0 <= 0.123ns, 0 <= 0.130ns}          -
Leaf        0.145       1       0.049       0.000      0.049    0.049    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}          -
Leaf        0.171       1       0.049       0.000      0.049    0.049    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}          -
Leaf        0.180       2       0.123       0.003      0.121    0.125    {0 <= 0.108ns, 2 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}          -
Leaf        0.224       7       0.091       0.022      0.067    0.117    {7 <= 0.134ns, 0 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
Leaf        0.235       2       0.117       0.002      0.116    0.119    {2 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}          -
Leaf        0.244      49       0.092       0.003      0.087    0.099    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}         -
Leaf        0.251      30       0.119       0.006      0.101    0.139    {30 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}         -
Leaf        0.260       5       0.128       0.068      0.045    0.183    {2 <= 0.156ns, 3 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}          -
Leaf        0.300       5       0.209       0.025      0.180    0.240    {0 <= 0.180ns, 5 <= 0.240ns, 0 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
PCI_CLK             0                 0               0             0            0
SDRAM_CLK           0                 0               0             0            0
SYS_2x_CLK          0                 0               0             0            0
SYS_CLK             0                 0               0             0            0
ate_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK     worst_corner:setup.early     0.091          0.081         0.133          0.084      ignored          -      ignored          -
PCI_CLK     worst_corner:setup.late      0.103          0.086         0.134          0.084      explicit      0.300     explicit      0.300
PCI_CLK     best_corner:hold.early       0.035          0.034         0.024          0.026      ignored          -      ignored          -
PCI_CLK     best_corner:hold.late        0.039          0.038         0.025          0.026      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.early     0.198          0.125         0.253          0.213      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.late      0.193          0.130         0.287          0.236      explicit      0.300     explicit      0.300
SDRAM_CLK   best_corner:hold.early       0.091          0.047         0.029          0.030      ignored          -      ignored          -
SDRAM_CLK   best_corner:hold.late        0.097          0.050         0.030          0.032      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.early     0.240          0.142         0.146          0.170      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.late      0.240          0.142         0.146          0.170      explicit      0.300     explicit      0.300
SYS_2x_CLK  best_corner:hold.early       0.082          0.044         0.031          0.036      ignored          -      ignored          -
SYS_2x_CLK  best_corner:hold.late        0.084          0.045         0.031          0.036      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.early     0.240          0.142         0.146          0.170      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.late      0.240          0.142         0.146          0.170      explicit      0.300     explicit      0.300
SYS_CLK     best_corner:hold.early       0.082          0.044         0.031          0.036      ignored          -      ignored          -
SYS_CLK     best_corner:hold.late        0.084          0.045         0.031          0.036      ignored          -      ignored          -
ate_clk     worst_corner:setup.early     0.240          0.142         0.253          0.213      ignored          -      ignored          -
ate_clk     worst_corner:setup.late      0.240          0.142         0.287          0.236      explicit      0.300     explicit      0.300
ate_clk     best_corner:hold.early       0.091          0.047         0.033          0.038      ignored          -      ignored          -
ate_clk     best_corner:hold.late        0.097          0.050         0.033          0.038      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -27.377      -14.346       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

-----------------------------
Driving node    Overslew (ns)
-----------------------------
A1e6b2              0.000
-----------------------------

Top Underslews:

--------------------------------------------------------------
Driving node                                    Underslew (ns)
--------------------------------------------------------------
PCI_CLK                                             -0.219
I_CLOCKING/CTS_ccl_a_buf_00015                      -0.215
SYS_2x_CLK                                          -0.212
I_CLOCKING/CTS_ccl_a_buf_00234                      -0.197
CTS_cfo_buf_00503                                   -0.192
CTS_ccl_buf_00219                                   -0.187
CTS_ccl_buf_00217                                   -0.183
CTS_ccl_buf_00318                                   -0.179
CTS_ccl_a_buf_00330                                 -0.179
occ_int2/U_clk_control_i_0/CTS_cdb_buf_00537        -0.179
--------------------------------------------------------------

