Keyword: DMA request
Occurrences: 536
================================================================================

Page   14: 14.3.5       DMA request mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 618
Page   15: 15.3.2      BDMA request mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 650
Page   16: 16         DMA request multiplexer (DMAMUX) . . . . . . . . . . . . . . . . . . . . . . . . . 671
Page   25: 25.4.8      DMA requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1027
Page   48: 46.4.16 DMA requests . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1983
Page   57: 54.4.7     MDMA request generation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2381
Page   74: Table 315.   HRTIM DMA request summary. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1415
Page   81: Figure 82.   Event generation of the DMA request line multiplexer channel . . . . . . . . . . . . . . . . . . . . 679
Page   84: Figure 195. DMA Requests in regular simultaneous mode when DAMDF=0b00 . . . . . . . . . . . . . . . . 969
Page   84: Figure 196. DMA requests in regular simultaneous mode when DAMDF=0b10 . . . . . . . . . . . . . . . . . 970
Page   84: Figure 197. DMA requests in interleaved mode when DAMDF=0b10 . . . . . . . . . . . . . . . . . . . . . . . . . 970
Page  300: BDMA channel 7 uses REQ_GEN0 to generate BDMA requests. The generation of BDMA
Page  300: dmamux2_evt7 output when the BDMA request generated by the REQ_GEN0 is complete.
Page  301: DMAREQ_ID of DMAMUX2_C0CR = ‘7’                             Selects LPUART_TX BDMA request.
Page  301: DMAREQ_ID of DMAMUX2_C7CR = ‘0’                             Selects of REQ_GEN0 as BDMA request.
Page  301: REQ_GEN0 GNBREQ of DMAMUX2_RG0CR = ‘0’                              Generates only one BDMA request.
Page  302: LPUART1 is programmed so that is generates a BDMA request when its TX-FIFO is not full.
Page  303: the BDMA requests.
Page  575: DMA Multiplexer in D2 domain (DMAMUX1) allows to map any peripheral DMA request to
Page  575: •   It’s possible to synchronize a peripheral DMA request with a timer, with an external pin
Page  575: •   DMA requests can be generated on a stream by the DMAMUX1 itself. This event can
Page  575: another stream. The number of DMA requests generated is configurable.
Page  589: before checking for MDMA requests on other channels. This is the data array transfer
Page  589: transferred on a single MDMA request activation (for the respective channel)
Page  591: MDMA request event, on one channel.
Page  591: MDMA requests would be blocked for the more than a buffer transfer period, on any lower
Page  592: and after the end of each buffer transfer, all MDMA requests (hardware or software) are
Page  593: (MDMA_CxLAR = 0): the channel is disabled and no further MDMA requests will be
Page  602: 00: Each MDMA request (software or hardware) triggers a buffer transfer
Page  602: 01: Each MDMA request (software or hardware) triggers a block transfer
Page  602: 10: Each MDMA request (software or hardware) triggers a repeated block transfer (if the
Page  602: 11: Each MDMA request (software or hardware) triggers the transfer of the whole data for
Page  615: output request can be individually programmed in order to select the DMA request source
Page  615: Each DMA controller has an arbiter for handling the priority between DMA requests.
Page  615: –    Direct mode: each DMA request immediately initiates a transfer from/to the
Page  615: the internal FIFO to ensure an immediate data transfer as soon as a DMA request
Page  616: initiate DMA requests
Page  618: 14.3.5     DMA request mapping
Page  618: The DMA request mapping from peripherals to DMA streams is described in Section 16.3.2:
Page  620: Peripheral DMA request connected to the DMA stream x
Page  621: Peripheral DMA request connected to the DMA stream x
Page  623: phase, and the DMA requests continue to be served.
Page  626: Depending on the single or burst configuration, each DMA request initiates a different
Page  626: •   When the AHB peripheral port is configured for single transfers, each DMA request
Page  626: •   When the AHB peripheral port is configured for burst transfers, each DMA request
Page  629: immediate and single transfer to or from the memory after each DMA request.
Page  629: ensure an immediate data transfer as soon as a DMA request is triggered by a peripheral.
Page  630: register is cleared by Hardware) and no DMA request is served unless the software
Page  632: 5.    Use DMAMUX1 to route a DMA request line to the DMA channel.
Page  633: As soon as the stream is enabled, it can serve any DMA request from the peripheral
Page  633: the DMA_SxCR register is cleared. This flag is set when a DMA request occurs while
Page  649: peripherals. The BDMA includes an arbiter for handling the priority between DMA requests.
Page  649: –    Each channel is associated either with a DMA request signal coming from a
Page  650: 15.3.2         BDMA request mapping
Page  650: The BDMA controller is connected to DMA requests from the AHB/APB peripherals through
Page  650: other system masters. The bus matrix implements round-robin scheduling. DMA requests
Page  650: The BDMA controller is connected to DMA requests from the AHB/APB peripherals through
Page  651: 1.   The peripheral sends a single DMA request signal to the BDMA controller.
Page  653: If the channel x is configured in non-circular mode, no DMA request is served after the last
Page  653: A channel, as soon as enabled, may serve any BDMA request from the peripheral
Page  654: phase, and the DMA requests continue to be served.
Page  654: DMA requests (such as quit the ADC scan mode), before disabling the DMA channel.
Page  657: pending or future DMA request. Then software may normally reconfigure both BDMA and
Page  671: RM0433                                                         DMA request multiplexer (DMAMUX)
Page  671: 16       DMA request multiplexer (DMAMUX)
Page  671: A peripheral indicates a request for DMA transfer by setting its DMA request signal. The
Page  671: DMA request is pending until it is served by the DMA controller that generates a DMA
Page  671: acknowledge signal, and the corresponding DMA request signal is de-asserted.
Page  671: In this document, the set of control signals required for the DMA request/acknowledge
Page  671: protocol is not explicitly shown or described, and it is referred to as DMA request line.
Page  671: The DMAMUX request multiplexer enables routing a DMA request line between the
Page  671: programmable multi-channel DMA request line multiplexer. Each channel selects a unique
Page  671: DMA request line, unconditionally or synchronously with events from its DMAMUX
Page  671: synchronization inputs. The DMAMUX may also be used as a DMA request generator from
Page  671: The assignment of DMAMUX request multiplexer inputs to the DMA request lines from
Page  671: •    Up to 16-channel programmable DMA request line multiplexer output
Page  671: •    Up to 8-channel DMA request generator
Page  671: •    Up to 32 trigger inputs to DMA request generator
Page  671: •    Per DMA request generator channel:
Page  671: –   DMA request trigger input selector
Page  671: –   DMA request counter
Page  671: –   Event overrun flag for selected DMA request trigger input
Page  671: •    Per DMA request line multiplexer channel output:
Page  671: –   Up to 107 input DMA request lines from peripherals
Page  671: –   One DMA request line output
Page  671: –   DMA request counter
Page  671: –   One event output, for DMA request chaining
Page  672: DMA request multiplexer (DMAMUX)                                                                      RM0433
Page  672: The product integrates two instances of DMA request multiplexer:
Page  673: RM0433                                                          DMA request multiplexer (DMAMUX)
Page  674: DMA request multiplexer (DMAMUX)                                                          RM0433
Page  674: DMA request                               DMA request
Page  675: RM0433                                                   DMA request multiplexer (DMAMUX)
Page  676: DMA request multiplexer (DMAMUX)                                                                                          RM0433
Page  676: DMA requests                                                       eq
Page  676: n+p+2                        m   DMA requests
Page  676: •    Internal or external signals to DMA request trigger inputs (dmamux_trgx)
Page  677: RM0433                                                         DMA request multiplexer (DMAMUX)
Page  677: dmamux_req_inx       DMAMUX DMA request line inputs from peripherals
Page  677: dmamux_trgx        DMAMUX DMA request triggers inputs (to request generator sub-block)
Page  677: DMA request/acknowledge control signals, named DMA request lines.
Page  677: Each DMA request line is connected in parallel to all the channels of the DMAMUX request
Page  677: A DMA request is sourced either from the peripherals or from the DMAMUX request
Page  677: The DMAMUX request line multiplexer channel x selects the DMA request line number as
Page  678: DMA request multiplexer (DMAMUX)                                                                  RM0433
Page  678: Note:      The null value in the field DMAREQ_ID corresponds to no DMA request line selected. It is
Page  678: On top of the DMA request selection, the synchronization mode and/or the event generation
Page  678: When a channel is in this synchronization mode, the selected input DMA request line is
Page  678: Additionally, there is a programmable DMA request counter, internally to the DMAMUX
Page  678: selected input DMA request line is connected to the DMAMUX multiplexer channel x output.
Page  678: Note:      If a synchronization event occurs while there is no pending selected input DMA request line,
Page  678: At its underrun, the DMA request counter is automatically loaded with the value in NBREQ
Page  678: field of the DMAMUX_CxCR register and the input DMA request line is disconnected from
Page  678: Thus, the number of DMA requests transferred to the multiplexer channel x output following
Page  679: RM0433                                                                              DMA request multiplexer (DMAMUX)
Page  679: Selected DMA request line transferred to the output
Page  679: DMA requests served
Page  679: DMA request pending
Page  679: DMA request counter              4                   3             2             1           0                4
Page  679: DMA request counter underrun
Page  679: DMA request counter auto-reload to NBREQ
Page  679: Input DMA request line connected to output
Page  679: Input DMA request line disconnected from output
Page  679: Figure 82. Event generation of the DMA request line multiplexer channel
Page  679: Selected DMA request line transferred to the output
Page  679: DMA request pending
Page  679: DMA request counter                 3       2   1       0     3        2    1       0   3       2   1            0
Page  679: DMA request counter reaches zero
Page  679: DMA request counter auto-reloads with NBREQ value
Page  679: AHB clock cycle, when its DMA request counter is automatically reloaded with the value of
Page  680: DMA request multiplexer (DMAMUX)                                                               RM0433
Page  680: Note:      If EGE is enabled and NBREQ = 0, an event is generated after each served DMA request.
Page  680: If a new synchronization event occurs while the value of the DMA request counter is lower
Page  680: The DMAMUX request generator produces DMA requests following trigger events on its
Page  680: DMA request trigger inputs.
Page  680: The DMAMUX request generator has multiple channels. DMA request trigger inputs are
Page  680: The DMA request trigger input for the DMAMUX request generator channel x is selected
Page  680: Trigger events on a DMA request trigger input can be rising edge, falling edge or either
Page  680: request generator) DMA request counter is decremented. At its underrun, the request
Page  680: generator channel stops generating DMA requests and the DMA request counter will be
Page  680: Thus, the number of DMA requests generated after the trigger event is GNBREQ+1.
Page  681: RM0433                                                              DMA request multiplexer (DMAMUX)
Page  681: If a new DMA request trigger event occurs while the value of the DMAMUX request
Page  681: Setting the DMAMUX request trigger overrun flag generates an interrupt if the DMA request
Page  681: •    a synchronization event overrun in each DMA request line multiplexer channel
Page  681: •    a trigger event overrun in each DMA request generator channel
Page  682: DMA request multiplexer (DMAMUX)                                                                                    RM0433
Page  682: Bits 23:19 NBREQ[4:0]: Number of DMA requests minus 1 to forward
Page  682: Defines the number of DMA requests to forward to the DMA controller after a synchronization
Page  682: event, and/or the number of DMA requests before an output event is generated.
Page  683: RM0433                                                                           DMA request multiplexer (DMAMUX)
Page  683: Bits 6:0 DMAREQ_ID[6:0]: DMA request identification
Page  683: Selects the input DMA request. See the DMAMUX table about assignments of multiplexer
Page  683: Bits 23:19 NBREQ[4:0]: Number of DMA requests minus 1 to forward
Page  683: Defines the number of DMA requests to forward to the DMA controller after a synchronization
Page  683: event, and/or the number of DMA requests before an output event is generated.
Page  683: Bits 4:0 DMAREQ_ID[4:0]: DMA request identification
Page  683: Selects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer
Page  684: DMA request multiplexer (DMAMUX)                                                                                                      RM0433
Page  684: The flag is set when a synchronization event occurs on a DMA request line multiplexer
Page  684: channel x, while the DMA request counter value is lower than NBREQ.
Page  684: The flag is set when a synchronization event occurs on a DMA request line multiplexer
Page  684: channel x, while the DMA request counter value is lower than NBREQ.
Page  685: RM0433                                                                                                        DMA request multiplexer (DMAMUX)
Page  686: DMA request multiplexer (DMAMUX)                                                                                    RM0433
Page  686: Bits 23:19 GNBREQ[4:0]: Number of DMA requests to be generated (minus 1)
Page  686: Defines the number of DMA requests to be generated after a trigger event. The actual
Page  686: number of generated DMA requests is GNBREQ+1.
Page  686: Bits 18:17 GPOL[1:0]: DMA request generator trigger polarity
Page  686: Bit 16 GE: DMA request generator channel x enable
Page  686: 0: DMA request generator channel x disabled
Page  686: 1: DMA request generator channel x enabled
Page  686: Selects the DMA request trigger input used for the channel x of the DMA request generator
Page  687: RM0433                                                                      DMA request multiplexer (DMAMUX)
Page  687: First, set/update the number of DMA requests to be generated (bits GNBREQ[4:0]), enable
Page  687: Bits 23:19 GNBREQ[4:0]: Number of DMA requests to be generated (minus 1)
Page  687: Defines the number of DMA requests to be generated after a trigger event. The actual
Page  687: number of generated DMA requests is GNBREQ+1.
Page  687: Bits 18:17 GPOL[1:0]: DMA request generator trigger polarity
Page  687: Bit 16 GE: DMA request generator channel x enable
Page  687: 0: DMA request generator channel x disabled
Page  687: 1: DMA request generator channel x enabled
Page  687: Selects the DMA request trigger input used for the channel x of the DMA request generator
Page  688: DMA request multiplexer (DMAMUX)                                                                              RM0433
Page  688: The flag is set when a trigger event occurs on DMA request generator channel x, while the
Page  688: DMA request generator counter value is lower than GNBREQ.
Page  688: The flag is set when a trigger event occurs on DMA request generator channel x, while the
Page  688: DMA request generator counter value is lower than GNBREQ.
Page  689: RM0433                                                                    DMA request multiplexer (DMAMUX)
Page  690: DMA request multiplexer (DMAMUX)                                                                                                                                                                                                           RM0433
Page  691: DMA request multiplexer (DMAMUX)
Page  898: adc_dma                    Output     ADC DMA requests
Page  942: ADC mode or MDMA different from 0b00 in dual ADC mode), a DMA request is generated
Page  942: transfer request in time, the ADC stops generating DMA requests and the data
Page  942: is available and stops generating DMA requests once the DMA has reached the last DMA
Page  942: •    No new DMA request is issued to the DMA controller. This avoids generating an
Page  943: The output data register has 8 stage FIFO. Two different DMA requests are generated
Page  961: –   A single DMA request is generated each time both master and slave EOC events
Page  961: will not generate a DMA request.
Page  963: •   A single DMA request is generated each time both master and slave EOC events have
Page  969: DMA requests in dual ADC mode
Page  969: the slave) to transfer the data, like in single mode (refer to Figure 195: DMA Requests in
Page  969: Figure 195. DMA Requests in regular simultaneous mode when DAMDF=0b00
Page  969: DMA request from ADC Master
Page  969: DMA request from ADC Slave
Page  969: •   DAMDF=0b10, 32-bit format: A single DMA request is generated alternatively when
Page  969: Interleaved dual mode: a DMA request is generated each time a new 32-bit data is
Page  969: 1st DMA request: ADCx_CDR2[31:0] = MST_ADC_DR[31:0]
Page  969: 2nd DMA request: ADCx_CDR2[31:0] = SLV_ADC_DR[31:0]
Page  969: •   DAMDF=0b10, 16-bit format: A single DMA request is generated each time both
Page  970: Interleaved dual mode: a DMA request is generated each time 2 data items are
Page  970: 1st DMA request: ADCx_CDR[31:0] = SLV_ADC_DR[15:0] | MST_ADC_DR[15:0]
Page  970: 2nd DMA request: ADCx_CDR[31:0] = SLV_ADC_DR[15:0] |
Page  970: Figure 196. DMA requests in regular simultaneous mode when DAMDF=0b10
Page  970: DMA request from
Page  970: DMA request from
Page  970: Figure 197. DMA requests in interleaved mode when DAMDF=0b10
Page  970: DMA request from
Page  970: DMA request from
Page  971: the master and slave conversions so that a DMA request is generated and served for
Page  971: on each DMA request (two data items are available), two bytes representing two ADC
Page  971: bit. A new DMA request is issued when 4 new 8-bit values are available.
Page  971: Interleaved dual mode: a DMA request is generated each time 4 data items are
Page  971: 1st DMA request:
Page  971: 2nd DMA request:
Page  971: one of the ADCs, the DMA requests are no longer issued to ensure that all the data
Page 1023: dac_ch1_dma        Bidirectional DAC channel 1 DMA request
Page 1023: dac_ch2_dma        Bidirectional DAC channel 2 DMA request
Page 1027: 25.4.8   DMA requests
Page 1027: channel DMA requests.
Page 1027: transfer is complete, and a DMA request is generated.
Page 1027: In dual mode, if both DMAENx bits are set, two DMA requests are generated. If only one
Page 1027: DMA request is needed, only the corresponding DMAENx bit should be set. In this way, the
Page 1027: application can manage both DAC channels in dual mode by using one DMA request and a
Page 1027: As DAC_DHRx to DAC_DORx data transfer occurred before the DMA request, the very first
Page 1027: The DAC DMA request is not queued so that if a second external trigger arrives before the
Page 1100: DMA request      DMA request signal from each DFSDM_FLTx (x=0..3):
Page 1156: dcmi_dma                Digital output     DCMI DMA request
Page 1163: since a DMA request is generated each time a complete 32-bit word has been constructed
Page 1163: DMA request is generated.
Page 1169: The camera interface waits for the first start of frame, then a DMA request is
Page 1265: 7.   If DMA is used, enable again DMA requests for the cryptographic processor, by setting
Page 1270: 7.   If DMA is used, enable again the DMA requests from the cryptographic processor, by
Page 1279: 7.   If DMA is used, enable again cryptographic processor DMA requests by setting to 1 the
Page 1286: 7.   If DMA is used, enable again cryptographic processor DMA requests by setting to 1 the
Page 1293: a DMA request during the INPUT phase each time it requires a word to be written to the
Page 1302: When this bit is set, DMA requests are automatically generated by the
Page 1302: When this bit is set, DMA requests are automatically generated by the
Page 1329: 1: DMA transfers enabled. A DMA request is sent as soon as the hash core is
Page 1340: •   6 DMA requests with up to 14 sources, with a burst mode for multiple registers update
Page 1344: hrtim_dma[6:1]                     DMA requests
Page 1347: Interrupt / DMA request
Page 1349: –      To trigger an IRQ or a DMA request
Page 1351: decreased. When it reaches zero, a REP interrupt or a DMA request is issued if enabled
Page 1354: DMA request when CPTxIE and CPTxDE bits are set in the HRTIM_TIMxDIER register.
Page 1364: Compare 4                                        Interrupt / DMA request
Page 1364: •        It has a limited set of interrupt / DMA requests: Compare 1..4, repetition, register
Page 1376: An interrupt or a DMA request can be generated in response to a Delayed Idle mode entry.
Page 1382: - Output set/reset interrupt or DMA requests
Page 1383: An interrupt or a DMA request can be generated by the master update event.
Page 1384: An interrupt or a DMA request can be generated by the Timx update event.
Page 1392: •     Output set/reset interrupt or DMA requests
Page 1405: Interrupts and DMA requests
Page 1415: Most of the events able to generate an interrupt can also generate a DMA request, even
Page 1415: The individual DMA requests are ORed into 6 channels as follows:
Page 1415: Table 315. HRTIM DMA request summary
Page 1416: In addition to the standard DMA requests, the HRTIM features a DMA burst controller to
Page 1416: have multiple registers updated with a single DMA request. This allows to:
Page 1416: DMA requests                 registers
Page 1416: When the DMA trigger occurs, the HRTIM generates multiple 32-bit DMA requests and
Page 1418: DMA request on CMP1 event
Page 1418: DMA requests
Page 1431: Bit 22 MUPDDE: Master Update DMA request Enable
Page 1431: This bit is set and cleared by software to enable/disable the Master update DMA requests.
Page 1431: 0: Master update DMA request disabled
Page 1431: 1: Master update DMA request enabled
Page 1431: Bit 21 SYNCDE: Sync Input DMA request Enable
Page 1431: This bit is set and cleared by software to enable/disable the Sync input DMA requests.
Page 1431: 0: Sync input DMA request disabled
Page 1431: 1: Sync input DMA request enabled
Page 1431: Bit 20 MREPDE: Master Repetition DMA request Enable
Page 1431: This bit is set and cleared by software to enable/disable the Master timer repetition DMA requests.
Page 1431: 0: Repetition DMA request disabled
Page 1431: 1: Repetition DMA request enabled
Page 1431: Bit 19 MCMP4DE: Master Compare 4 DMA request Enable
Page 1431: Bit 18 MCMP3DE: Master Compare 3 DMA request Enable
Page 1431: Bit 17 MCMP2DE: Master Compare 2 DMA request Enable
Page 1431: Bit 16 MCMP1DE: Master Compare 1 DMA request Enable
Page 1431: This bit is set and cleared by software to enable/disable the Master timer Compare 1 DMA requests.
Page 1431: 0: Compare 1 DMA request disabled
Page 1431: 1: Compare 1 DMA request enabled
Page 1444: Bit 30 DLYPRTDE: Delayed Protection DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable DMA requests on delayed protection.
Page 1444: 0: Delayed protection DMA request disabled
Page 1444: 1: Delayed protection DMA request enabled
Page 1444: Bit 29 RSTDE: Reset/roll-over DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable DMA requests on timer x counter reset or
Page 1444: 0: Timer x counter reset/roll-over DMA request disabled
Page 1444: 1: Timer x counter reset/roll-over DMA request enabled
Page 1444: Bit 28 RSTx2DE: Output 2 Reset DMA request Enable
Page 1444: Bit 27 SETx2DE: Output 2 Set DMA request Enable
Page 1444: Bit 26 RSTx1DE: Output 1 Reset DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable Tx1 output reset DMA requests.
Page 1444: 0: Tx1 output reset DMA request disabled
Page 1444: 1: Tx1 output reset DMA request enabled
Page 1444: Bit 25 SETx1DE: Output 1 Set DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable Tx1 output set DMA requests.
Page 1444: 0: Tx1 output set DMA request disabled
Page 1444: 1: Tx1 output set DMA request enabled
Page 1444: Bit 24 CPT2DE: Capture 2 DMA request Enable
Page 1444: Bit 23 CPT1DE: Capture 1 DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable Capture 1 DMA requests.
Page 1444: 0: Capture 1 DMA request disabled
Page 1444: 1: Capture 1 DMA request enabled
Page 1444: Bit 22 UPDDE: Update DMA request Enable
Page 1444: This bit is set and cleared by software to enable/disable DMA requests on update event.
Page 1444: 0: Update DMA request disabled
Page 1444: 1: Update DMA request enabled
Page 1445: Bit 20 REPDE: Repetition DMA request Enable
Page 1445: This bit is set and cleared by software to enable/disable DMA requests on repetition event.
Page 1445: 0: Repetition DMA request disabled
Page 1445: 1: Repetition DMA request enabled
Page 1445: Bit 19 CMP4DE: Compare 4 DMA request Enable
Page 1445: Bit 18 CMP3DE: Compare 3 DMA request Enable
Page 1445: Bit 17 CMP2DE: Compare 2 DMA request Enable
Page 1445: Bit 16 CMP1DE: Compare 1 DMA request Enable
Page 1445: This bit is set and cleared by software to enable/disable the Compare 1 DMA requests.
Page 1445: 0: Compare 1 DMA request disabled
Page 1445: 1: Compare 1 DMA request enabled
Page 1518: setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating
Page 1522: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1526: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1539: a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
Page 1539: TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the
Page 1539: •    A DMA request is generated depending on the CC1DE bit.
Page 1539: Note:    IC interrupt and/or DMA requests can be generated by software by setting the
Page 1541: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1541: •    Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the
Page 1541: TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request
Page 1553: interrupt is generated if the BIE bit in the TIMx_DIER register is set. A DMA request
Page 1558: generate an interrupt (if the COMIE bit is set in the TIMx_DIER register) or a DMA request
Page 1563: another timer). when available, it is also possible to read its value through a DMA request.
Page 1571: The TIMx timers have the capability to generate multiple DMA requests upon a single event.
Page 1571: On a given timer event, the timer launches a sequence of DMA requests (burst). Each write
Page 1572: 3.   Enable the TIMx update DMA request (set the UDE bit in the DIER register).
Page 1572: CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is
Page 1574: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1574: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1576: 0: CCx DMA request sent when CCx event occurs
Page 1576: 1: CCx DMA requests sent when update event occurs
Page 1580: Bit 14 TDE: Trigger DMA request enable
Page 1580: 0: Trigger DMA request disabled
Page 1580: 1: Trigger DMA request enabled
Page 1580: Bit 13 COMDE: COM DMA request enable
Page 1580: 0: COM DMA request disabled
Page 1580: 1: COM DMA request enabled
Page 1580: Bit 12 CC4DE: Capture/Compare 4 DMA request enable
Page 1580: 0: CC4 DMA request disabled
Page 1580: 1: CC4 DMA request enabled
Page 1580: Bit 11 CC3DE: Capture/Compare 3 DMA request enable
Page 1580: 0: CC3 DMA request disabled
Page 1580: 1: CC3 DMA request enabled
Page 1580: Bit 10 CC2DE: Capture/Compare 2 DMA request enable
Page 1580: 0: CC2 DMA request disabled
Page 1580: 1: CC2 DMA request enabled
Page 1580: Bit 9 CC1DE: Capture/Compare 1 DMA request enable
Page 1580: 0: CC1 DMA request disabled
Page 1580: 1: CC1 DMA request enabled
Page 1580: Bit 8 UDE: Update DMA request enable
Page 1580: 0: Update DMA request disabled
Page 1580: 1: Update DMA request enabled
Page 1584: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1584: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1623: flag (thus no interrupt or DMA request is sent). This is to avoid generating both update and
Page 1626: DMA request is sent). This is to avoid generating both update and capture interrupts when
Page 1630: DMA request is sent). This is to avoid generating both update and capture interrupt when
Page 1639: a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
Page 1639: TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the
Page 1639: •    A DMA request is generated depending on the CC1DE bit.
Page 1639: Note:    IC interrupt and/or DMA requests can be generated by software by setting the
Page 1641: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1641: •    Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the
Page 1641: TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request
Page 1641: 3.   Set the CCxIE and/or CCxDE bits if an interrupt and/or a DMA request is to be
Page 1653: another timer). when available, it is also possible to read its value through a DMA request
Page 1661: The TIMx timers have the capability to generate multiple DMA requests upon a single event.
Page 1662: On a given timer event, the timer launches a sequence of DMA requests (burst). Each write
Page 1662: 3.   Enable the TIMx update DMA request (set the UDE bit in the DIER register).
Page 1662: CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is
Page 1665: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1665: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1666: 0: CCx DMA request sent when CCx event occurs
Page 1666: 1: CCx DMA requests sent when update event occurs
Page 1670: Bit 14 TDE: Trigger DMA request enable
Page 1670: 0: Trigger DMA request disabled.
Page 1670: 1: Trigger DMA request enabled.
Page 1670: Bit 12 CC4DE: Capture/Compare 4 DMA request enable
Page 1670: 0: CC4 DMA request disabled.
Page 1670: 1: CC4 DMA request enabled.
Page 1670: Bit 11 CC3DE: Capture/Compare 3 DMA request enable
Page 1670: 0: CC3 DMA request disabled.
Page 1670: 1: CC3 DMA request enabled.
Page 1670: Bit 10 CC2DE: Capture/Compare 2 DMA request enable
Page 1670: 0: CC2 DMA request disabled.
Page 1670: 1: CC2 DMA request enabled.
Page 1670: Bit 9 CC1DE: Capture/Compare 1 DMA request enable
Page 1670: 0: CC1 DMA request disabled.
Page 1670: 1: CC1 DMA request enabled.
Page 1671: Bit 8 UDE: Update DMA request enable
Page 1671: 0: Update DMA request disabled.
Page 1671: 1: Update DMA request enabled.
Page 1673: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1673: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1706: a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
Page 1752: setting the UIF flag (thus no interrupt or DMA request is sent). This is to avoid generating
Page 1762: a DMA request can be sent if they are enabled. If a capture occurs while the CCxIF flag was
Page 1762: TIMx_DIER register, and/or the DMA request by setting the CC1DE bit in the
Page 1762: •    A DMA request is generated depending on the CC1DE bit.
Page 1762: Note:       IC interrupt and/or DMA requests can be generated by software by setting the
Page 1764: performed and allows the flag to be set. Interrupt and DMA requests can be sent
Page 1764: •   Sends a DMA request if the corresponding enable bit is set (CCxDE bit in the
Page 1764: TIMx_DIER register, CCDS bit in the TIMx_CR2 register for the DMA request
Page 1772: generated if the BIE bit in the TIMx_DIER register is set. A DMA request can be sent if
Page 1780: The TIMx timers have the capability to generate multiple DMA requests on a single event.
Page 1780: On a given timer event, the timer launches a sequence of DMA requests (burst). Each write
Page 1781: 3.   Enable the TIMx update DMA request (set the UDE bit in the DIER register).
Page 1781: CCR4 and on the second update DMA request, data4 is transferred to CCR2, data5 is
Page 1785: 0: CCx DMA request sent when CCx event occurs
Page 1785: 1: CCx DMA requests sent when update event occurs
Page 1787: Bit 14 TDE: Trigger DMA request enable
Page 1787: 0: Trigger DMA request disabled
Page 1787: 1: Trigger DMA request enabled
Page 1787: Bit 13 COMDE: COM DMA request enable
Page 1787: 0: COM DMA request disabled
Page 1787: 1: COM DMA request enabled
Page 1788: Bit 10 CC2DE: Capture/Compare 2 DMA request enable
Page 1788: 0: CC2 DMA request disabled
Page 1788: 1: CC2 DMA request enabled
Page 1788: Bit 9 CC1DE: Capture/Compare 1 DMA request enable
Page 1788: 0: CC1 DMA request disabled
Page 1788: 1: CC1 DMA request enabled
Page 1788: Bit 8 UDE: Update DMA request enable
Page 1788: 0: Update DMA request disabled
Page 1788: 1: Update DMA request enabled
Page 1791: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1791: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1808: 0: Any of the following events generate an update interrupt or DMA request if enabled.
Page 1808: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1809: 0: CCx DMA request sent when CCx event occurs
Page 1809: 1: CCx DMA requests sent when update event occurs
Page 1810: Bit 13 COMDE: COM DMA request enable
Page 1810: 0: COM DMA request disabled
Page 1810: 1: COM DMA request enabled
Page 1810: Bit 9 CC1DE: Capture/Compare 1 DMA request enable
Page 1810: 0: CC1 DMA request disabled
Page 1810: 1: CC1 DMA request enabled
Page 1810: Bit 8 UDE: Update DMA request enable
Page 1810: 0: Update DMA request disabled
Page 1810: 1: Update DMA request enabled
Page 1812: CC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.
Page 1812: the corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the
Page 1833: (so no interrupt or DMA request is sent).
Page 1838: 0: Any of the following events generates an update interrupt or DMA request if enabled.
Page 1838: 1: Only counter overflow/underflow generates an update interrupt or DMA request if
Page 1839: Bit 8 UDE: Update DMA request enable
Page 1839: 0: Update DMA request disabled.
Page 1839: 1: Update DMA request enabled.
Page 1949: If a TXIS event is needed, (Transmit Interrupt or Transmit DMA request), the user must
Page 1983: 46.4.16   DMA requests
Page 1998: TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).
Page 2016: empty. After every DMA request, a data is retrieved from the RXFIFO. A DMA
Page 2017: previous DMA request has not been serviced. When an overrun error occurs:
Page 2027: flag is not set for this address byte and no interrupt or DMA request is issued when the
Page 2038: enabled)/receive DMA request is not activated. According to the protocol specification,
Page 2045: DMA request                                                                                 Ignored by the DMA because
Page 2045: Note:          When FIFO management is enabled, the DMA request is triggered by Transmit FIFO not full
Page 2046: DMA request
Page 2046: Note:          When FIFO management is enabled, the DMA request is triggered by Receive FIFO not
Page 2058: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled
Page 2064: RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not
Page 2064: asserted, so the erroneous data is not transferred (no DMA request), but next correct
Page 2064: as RXNE. The DMA request is masked until the error flag is cleared. This means that the
Page 2064: software must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case
Page 2091: empty. After every DMA request, a data is retrieved from the RXFIFO. DMA
Page 2092: previous DMA request has not been serviced. When an overrun error occurs:
Page 2098: flag is not set for this address byte and no interrupt or DMA request is issued when the
Page 2101: DMA request                                                                                 Ignored by the DMA because
Page 2101: Note:          When FIFO management is enabled, the DMA request is triggered by Transmit FIFO not full
Page 2102: DMA request
Page 2102: Note:          When FIFO management is enabled, the DMA request is triggered by Receive FIFO not
Page 2113: The DMA requests are also reset when UE = 0 so the DMA channel must be disabled
Page 2117: RXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not
Page 2117: asserted, so the erroneous data is not transferred (no DMA request), but next correct
Page 2117: as RXNE. The DMA request is masked until the error flag is cleared. This means that the
Page 2117: software must first disable the DMA request (DMAR = 0) or clear RXNE before clearing the
Page 2145: The RXP triggers an interrupt if the RXPIE bit is set or a/o a DMA request if RXDMAEN is
Page 2146: The TXP triggers an interrupt if the TXPIE bit is set or a/o a DMA request if TXDMAEN is
Page 2147: The DXP triggers an interrupt if the DXPIE bit is set or a/o a DMA requests if TXDMAEN and
Page 2151: •      In transmission, a series of DMA requests is triggered each time TXP is set to 1. The
Page 2151: •      In reception, a series of DMA requests is triggered each time RXP is set to 1. The DMA
Page 2151: end of transaction and last data packet is incomplete then DMA request is activated
Page 2152: 2.   Enable DMA requests for Tx and Rx in DMA registers, if the DMA is used.
Page 2152: 1.   Disable DMA request for Tx and Rx in the DMA registers, if the DMA issued.
Page 2176: It is possible to generate an interrupt or a DMA request according to a programmable FIFO
Page 2180: The I2S/PCM mode shares the same DMA requests lines than the SPI function. There is a
Page 2180: 2.   If the RxFIFO contains at least FTHLV samples, then FTHLV DMA requests are
Page 2180: –    When the FTHLV DMA requests are completed, the hardware loops to step 1
Page 2180: 3.   If the RxFIFO contains less than FTHLV samples, no DMA request is generated, and
Page 2180: 2.   If the TxFIFO contains at least FTHLV empty locations, then FTHLV DMA requests are
Page 2180: –    When the FTHLV DMA requests are completed, the hardware loops to step 1
Page 2180: 3.   If the TxFIFO contains less than FTHLV empty locations, no DMA request is generated,
Page 2182: by sending DMA requests
Page 2182: –    If the DMA transfer are enabled, the SPI/I2S generates DMA requests in order to
Page 2239: There is one DMA channel per audio sub-block supporting basic DMA request/acknowledge
Page 2239: The DMA request is managed directly by the FIFO controller depending on the FIFO
Page 2239: DMA request to load the FIFO with data written in the SAI_xDR register.
Page 2239: •   If the audio block is operates as a receiver, the DMA request is related to read
Page 2240: 1.   Configure SAI and FIFO threshold levels to specify when the DMA request will be
Page 2242: be configured before setting DMAEN to avoid a DMA request in receiver mode.
Page 2245: be configured before setting DMAEN to avoid a DMA request in receiver mode.
Page 2272: SPDIFRX DMA request (and acknowledge) for data
Page 2272: SPDIFRX DMA request (and acknowledge) for
Page 2285: they are packed and stored into SPDIFRX_CSR register. A DMA request is triggered if the
Page 2294: When this bit is set, the DMA request is made whenever the CSRNE flag is set.
Page 2295: When this bit is set, the DMA request is made whenever the RXNE flag is set.
Page 2314: A DMA request is issued by SWPMI when TXE flag in SWPMI_ISR is set. The TXE flag is
Page 2318: A DMA request is issued by SWPMI when RXNE flag is set in SWPMI_ISR. The RXNE flag
Page 2381: 54.4.7         MDMA request generation
Page 2381: status register is set. The event is signaled to an MDMA request input through the
Page 2520: 00: Idle state, wait for reception of debug messages, DMA request is cleared
Page 2520: 11: Debug messages A, B, C received, DMA request is set
Page 2603: Bit 30 DMAREQ: DMA request signal enabled
Page 2603: This bit indicates that the DMA request is in progress. Used for debug.
Page 3217: Section 17: DMA request multiplexer (DMAMUX)
Page 3222: – Added Section 55.4.7: MDMA request generation
Page 3228: Section 16: DMA request multiplexer (DMAMUX)
