C51 COMPILER V9.59.0.0   BUZZER                                                            03/21/2024 20:54:11 PAGE 1   
C51 COMPILER V9.59.0.0, COMPILATION OF MODULE BUZZER
OBJECT MODULE PLACED IN D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Output\buzzer.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\bin\C51.exe ..\Apps\buzzer.c OMF2 INTVECTOR(0X2800) DEFINE(SC95F8x1xB) LARGE INCDIR(
                    -D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\FWLib\SC95F_Lib\inc;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Us
                    -er;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\IOT_DRIVER\XIAOMI;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\D
                    -rivers;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Drivers\TKDriver\C;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project
                    -\..\List\..\Apps;D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\Apps) BROWSE DEBUG OBJECTEXTEND OPTIMIZE(8,SIZE) CODE 
                    -NOCOND SYMBOLS LISTINCLUDE PRINT(D:\tfxu\Project\AM901_0308\APP\Keil_C\Project\..\List\buzzer.lst) OBJECT(D:\tfxu\Projec
                    -t\AM901_0308\APP\Keil_C\Project\..\Output\buzzer.obj)
line level    source
   1          
   2          #include "buzzer.h"
   1      =1  
   7      =1  
   8      =1  #ifndef BUZZER_H
   9      =1  #define BUZZER_H
  10      =1  
  11      =1  #include "globe.h"
   1      =2  #ifndef GLOBLE_H
   2      =2  #define GLOBLE_H
   3      =2  
   4      =2  #include "includeall.h"
   1      =3  
   2      =3  #ifndef INCLUDEALL_H
   3      =3  #define INCLUDEALL_H
   4      =3  
   5      =3  
   6      =3  
   7      =3  #include "..\Apps\ioConfig.h"
   1      =4  
   2      =4  #ifndef IO_CONFIG_H
   3      =4  #define IO_CONFIG_H
   4      =4  
   5      =4  #define AM901_8616B 1
   6      =4  
   7      =4  
   8      =4  
   9      =4  #if AM901_8616B
  10      =4  
  11      =4  #include "..\FWLib\SC95F_Lib\inc\sc95f_conf.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_CONF_H_
  12      =5  #define _sc95f_CONF_H_
  13      =5  
  14      =5  
  15      =5  #include "sc95f_gpio.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_GPIO_H_
  12      =6  #define _sc95f_GPIO_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  12      =7  #define _sc95f_H
  13      =7  
  14      =7  #ifdef SC95F8x1x
  17      =7  #ifdef SC95F7x1x
  20      =7  #ifdef SC95F8x2x 
  23      =7  #ifdef SC95F7x2x
  26      =7  #ifdef SC95FWxx
  29      =7  #ifdef SC95F8x3x
  32      =7  #ifdef SC95F7x3x
  35      =7  #ifdef SC95F8x6x
  38      =7  #ifdef SC95F7x6x
  41      =7  #ifdef SC95F8x1xB
  42      =7    #include "SC95F8x1xB_C.H"
   1      =8  
  11      =8  #ifndef _SC95F861xB_H_
  12      =8  #define _SC95F861xB_H_
  13      =8  
  14      =8  
  15      =8  
  16      =8  sfr   SP    = 0X81;  
  17      =8  sfr   DPL   = 0X82;  
  18      =8  sfr   DPH   = 0X83;  
  19      =8  sfr   DPL1  = 0X84;  
  20      =8  sfr   DPH1  = 0X85;  
  21      =8  sfr   DPS   = 0X86;  
  22      =8  sfr   PSW   = 0XD0;  
  23      =8  sfr   ACC   = 0XE0;  
  24      =8  sfr   EXA0  = 0XE9;  
  25      =8  sfr   EXA1  = 0XEA;  
  26      =8  sfr   EXA2  = 0XEB;  
  27      =8  sfr   EXA3  = 0XEC;  
  28      =8  sfr   EXBL  = 0XED;  
  29      =8  sfr   EXBH  = 0XEE;  
  30      =8  sfr   B     = 0XF0;  
  31      =8  
  32      =8  
  33      =8  sfr   EXADH = 0XF7;  
  34      =8  
  35      =8  
  36      =8  sfr   ROMBNK = 0XDF;  
  37      =8  
  38      =8  
  39      =8  sfr   PCON = 0X87;  
  40      =8  
  41      =8  
  42      =8  sfr   IE  = 0XA8;  
  43      =8  sfr   IE1 = 0XA9;  
  44      =8  sfr   IE2 = 0XAA;  
  45      =8  sfr   IP  = 0XB8;  
  46      =8  sfr   IP1 = 0XB9;  
  47      =8  sfr   IP2 = 0XBA;  
  48      =8  
  49      =8  
  50      =8  sfr   P0      = 0X80;  
  51      =8  sfr   P1      = 0X90;  
  52      =8  sfr       P1CON   = 0X91;  
  53      =8  sfr   P1PH        = 0X92;  
  54      =8  sfr   DDRCON  = 0X93;  
  55      =8  sfr   P1VO    = 0X94;  
  56      =8  sfr   IOHCON0 = 0X96;  
  57      =8  sfr   IOHCON1 = 0X97;  
  58      =8  sfr       P0CON   = 0X9A;  
  59      =8  sfr       P0PH    = 0X9B;  
  60      =8  sfr   P0VO    = 0X9C;  
  61      =8  sfr   P2      = 0XA0;  
  62      =8  sfr       P2CON   = 0XA1;  
  63      =8  sfr   P2PH        = 0XA2;  
  64      =8  sfr   P2VO    = 0XA3;  
  65      =8  sfr   P3      = 0XB0;  
  66      =8  sfr   P3CON   = 0XB1;  
  67      =8  sfr   P3PH    = 0XB2;  
  68      =8  sfr   P3VO    = 0XB3;  
  69      =8  sfr   P4      = 0XC0;  
  70      =8  sfr   P4CON   = 0XC1;  
  71      =8  sfr   P4PH    = 0XC2;  
  72      =8  sfr   P5      = 0XD8;  
  73      =8  sfr   P5CON   = 0XD9;  
  74      =8  sfr   P5PH    = 0XDA;  
  75      =8  
  76      =8  
  77      =8  sfr   CMPCFG  = 0XB6;  
  78      =8  sfr   CMPCON  = 0XB7;  
  79      =8  
  80      =8         
  81      =8  sfr   TCON   = 0X88;  
  82      =8  sfr   TMOD   = 0X89;  
  83      =8  sfr   TL0    = 0X8A;  
  84      =8  sfr   TL1    = 0X8B;  
  85      =8  sfr   TH0    = 0X8C;  
  86      =8  sfr   TH1    = 0X8D;  
  87      =8  sfr   TMCON  = 0X8E;  
  88      =8  sfr   TXCON  = 0XC8;  
  89      =8  sfr   TXMOD  = 0XC9;  
  90      =8  sfr   RCAPXL = 0XCA;  
  91      =8  sfr   RCAPXH = 0XCB;  
  92      =8  sfr   TLX    = 0XCC;  
  93      =8  sfr   THX    = 0XCD;  
  94      =8  sfr   TXINX  = 0XCE;  
  95      =8  
  96      =8  
  97      =8  sfr       ADCCFG0 = 0XAB;  
  98      =8  sfr       ADCCFG1 = 0XAC;  
  99      =8  sfr   ADCCON  = 0XAD;  
 100      =8  sfr   ADCVL   = 0XAE;  
 101      =8  sfr   ADCVH   = 0XAF;  
 102      =8  sfr   ADCCFG2 = 0XB5;  
 103      =8  
 104      =8  
 105      =8  sfr   PWMCFG  = 0XD1;  
 106      =8  sfr   PWMCON0 = 0XD2;  
 107      =8  sfr   PWMCON1 = 0XD3;  
 108      =8  sfr   PWMPDL  = 0XD4;  
 109      =8  sfr   PWMPDH  = 0XD5;  
 110      =8  sfr   PWMDFR  = 0XD6;  
 111      =8  sfr   PWMFLT  = 0XD7;  
 112      =8  
 113      =8  
 114      =8  sfr   WDTCON = 0XCF;  
 115      =8  
 116      =8  
 117      =8  sfr       BTMCON = 0XFB;  
 118      =8  
 119      =8  
 120      =8  sfr   INT0F = 0XB4;  
 121      =8  sfr   INT0R = 0XBB;  
 122      =8  sfr   INT1F = 0XBC;  
 123      =8  sfr   INT1R = 0XBD;  
 124      =8  sfr   INT2F = 0XBE;  
 125      =8  sfr   INT2R = 0XBF;  
 126      =8  
 127      =8  
 128      =8  sfr   IAPKEY = 0XF1;  
 129      =8  sfr   IAPADL = 0XF2;  
 130      =8  sfr   IAPADH = 0XF3;  
 131      =8  sfr   IAPADE = 0XF4;  
 132      =8  sfr   IAPDAT = 0XF5;  
 133      =8  sfr   IAPCTL = 0XF6;  
 134      =8  
 135      =8  
 136      =8  sfr   OTCON = 0X8F;  
 137      =8  sfr   SCON  = 0X98;  
 138      =8  sfr   SBUF  = 0X99;  
 139      =8  
 140      =8  
 141      =8  sfr   US0CON0 = 0X95;  
 142      =8  sfr   US0CON1 = 0X9D;  
 143      =8  sfr   US0CON2 = 0X9E;  
 144      =8  sfr   US0CON3 = 0X9F;  
 145      =8  sfr   US1CON0 = 0XA4;  
 146      =8  sfr   US1CON1 = 0XA5;  
 147      =8  sfr   US1CON2 = 0XA6;  
 148      =8  sfr   US1CON3 = 0XA7;  
 149      =8  sfr   USXCON0 = 0XC4;  
 150      =8  sfr   USXCON1 = 0XC5;  
 151      =8  sfr   USXCON2 = 0XC6;  
 152      =8  sfr   USXCON3 = 0XC7;  
 153      =8  sfr   USXINX  = 0XDC;  
 154      =8  
 155      =8  
 156      =8  
 157      =8  sfr   OPINX = 0XFE;  
 158      =8  sfr   OPREG = 0XFF;  
 159      =8  
 160      =8  
 161      =8  sfr   OPERCON = 0XEF;  
 162      =8  sfr   CRCINX  = 0XFC;  
 163      =8  sfr   CRCREG  = 0XFD;  
 164      =8  
 165      =8  
 166      =8  
 167      =8  
 168      =8  sbit  CY  = PSW^7;  
             -薪位，或者减法运算最高位有借位?
 169      =8  sbit  AC  = PSW^6;  
             -?
 170      =8  sbit  F0  = PSW^5;  
 171      =8  sbit  RS1 = PSW^4;  
 172      =8  sbit  RS0 = PSW^3;  
 173      =8  sbit  OV  = PSW^2;  
 174      =8  sbit  F1  = PSW^1;  
 175      =8  sbit  P   = PSW^0;  
 176      =8  
 177      =8  
 178      =8  sbit  TFX   = TXCON^7;  
 179      =8  sbit  EXFX  = TXCON^6;  
 180      =8  sbit  RCLKX = TXCON^5;  
 181      =8  sbit  TCLKX = TXCON^4;  
 182      =8  sbit  EXENX = TXCON^3;  
 183      =8  sbit  TRX   = TXCON^2;  
 184      =8  sbit  TX    = TXCON^1;  
 185      =8  sbit  CP    = TXCON^0;  
 186      =8  
 187      =8  
 188      =8  sbit  IPADC  = IP^6;  
             -热ㄊ?“高”
 189      =8  sbit  IPT2   = IP^5;  
             -嫌畔热ㄊ?“高”
 190      =8  sbit  IPUART = IP^4;  
             -先权是 “高”
 191      =8  sbit  IPT1   = IP^3;  
             -嫌畔热ㄊ?“高”
 192      =8  sbit  IPINT1 = IP^2;  
             -先权是 “高”
 193      =8  sbit  IPT0   = IP^1;  
             -嫌畔热ㄊ?“高”
 194      =8  sbit  IPINT0 = IP^0;  
             -高
 195      =8  
 196      =8  
 197      =8  sbit  EA    = IE^7;  
 198      =8  sbit  EADC  = IE^6;  
 199      =8  sbit  ET2   = IE^5;  
 200      =8  sbit  EUART = IE^4;  
 201      =8  sbit  ET1   = IE^3;  
 202      =8  sbit  EINT1 = IE^2;  
 203      =8  sbit  ET0   = IE^1;  
 204      =8  sbit  EINT0 = IE^0;  
 205      =8  
 206      =8  
 207      =8  sbit  TF1 = TCON^7;  
             -保硬件清?”。
 208      =8  sbit  TR1 = TCON^6;  
 209      =8  sbit  TF0 = TCON^5;  
             -保硬件清?”。
 210      =8  sbit  TR0 = TCON^4;  
 211      =8  
 212      =8  
 213      =8  sbit  SM0 = SCON^7;  
             -双工异步通信 11: 模式3，11位全双工异步通信
 214      =8  sbit  SM1 = SCON^6;  
 215      =8  sbit  SM2 = SCON^5;  
             -锨肭?  1：收到一个完整的数据帧时，只有当RB8=1时才会置位RI产生中断请求
 216      =8  sbit  REN = SCON^4;  
 217      =8  sbit  TB8 = SCON^3;  
 218      =8  sbit  RB8 = SCON^2;  
 219      =8  sbit  TI  = SCON^1;  
 220      =8  sbit  RI  = SCON^0;  
 221      =8  
 222      =8  
 223      =8  
 230      =8  sbit  P07 = P0^7;
 231      =8  sbit  P06 = P0^6;
 232      =8  sbit  P05 = P0^5;
 233      =8  sbit  P04 = P0^4;
 234      =8  sbit  P03 = P0^3;
 235      =8  sbit  P02 = P0^2;
 236      =8  sbit  P01 = P0^1;
 237      =8  sbit  P00 = P0^0;
 238      =8  
 239      =8  
 240      =8  
 247      =8  sbit  P17 = P1^7;
 248      =8  sbit  P16 = P1^6;
 249      =8  sbit  P15 = P1^5;
 250      =8  sbit  P14 = P1^4;
 251      =8  sbit  P13 = P1^3;
 252      =8  sbit  P12 = P1^2;
 253      =8  sbit  P11 = P1^1;
 254      =8  sbit  P10 = P1^0;
 255      =8  
 256      =8  
 263      =8  sbit  P27 = P2^7;
 264      =8  sbit  P26 = P2^6;
 265      =8  sbit  P25 = P2^5;
 266      =8  sbit  P24 = P2^4;
 267      =8  sbit  P23 = P2^3;
 268      =8  sbit  P22 = P2^2;
 269      =8  sbit  P21 = P2^1;
 270      =8  sbit  P20 = P2^0;
 271      =8  
 272      =8  
 279      =8  sbit  P37 = P3^7;
 280      =8  sbit  P36 = P3^6;
 281      =8  sbit  P35 = P3^5;
 282      =8  sbit  P34 = P3^4;
 283      =8  sbit  P33 = P3^3;
 284      =8  sbit  P32 = P3^2;
 285      =8  sbit  P31 = P3^1;
 286      =8  sbit  P30 = P3^0;
 287      =8  
 288      =8  
 295      =8  sbit  P47 = P4^7;
 296      =8  sbit  P46 = P4^6;
 297      =8  sbit  P45 = P4^5;
 298      =8  sbit  P44 = P4^4;
 299      =8  sbit  P43 = P4^3;
 300      =8  sbit  P42 = P4^2;
 301      =8  sbit  P41 = P4^1;
 302      =8  sbit  P40 = P4^0;
 303      =8  
 304      =8  
 311      =8  sbit  P55 = P5^5;
 312      =8  sbit  P54 = P5^4;
 313      =8  sbit  P53 = P5^3;
 314      =8  sbit  P52 = P5^2;
 315      =8  sbit  P51 = P5^1;
 316      =8  sbit  P50 = P5^0;
 317      =8  
 318      =8                              
             -        
 323      =8  #define  SC95F8616B_NIO_Init()   {P4CON|=0xC0,P5CON|=0x30;}                                               
             -  
 324      =8  #define  SC95F8615B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xF0;}           
             -  
 325      =8  #define  SC95F8613B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P3CON|=0xF0,P4CON|=0xC0,P5CON|=0xFF;}           
             -  
 326      =8  #define  SC95F8612B_NIO_Init()   {P0CON|=0x0F,P1CON|=0xF0,P2CON|=0XF0,P3CON|=0xF0,P4CON|=0xF0,P5CON|=0xFF;
             -} 
 327      =8  #endif
  43      =7  #endif
  44      =7  #ifdef SC95F7x1xB
  47      =7  #ifdef SC95R751
  50      =7  #ifdef SC95F7610B
  53      =7  #ifdef SC95F7619B
  56      =7  #ifdef SC95FS52x
  59      =7  #ifdef SC95R602
  62      =7  #ifdef SC95R605
  65      =7  #ifdef SC95F8x7x
  68      =7  #ifdef SC95F7x7x
  71      =7  #ifdef SC95R503
  74      =7  
  75      =7  #define enableInterrupts()    EA=1       
  76      =7  #define disableInterrupts()   EA=0       
  77      =7  
  78      =7  #define     __I     volatile const   
  79      =7  #define     __O     volatile         
  80      =7  #define     __IO    volatile         
  81      =7  
  82      =7  
  83      =7  typedef   signed char     int8_t;
  84      =7  typedef   signed short    int16_t;
  85      =7  typedef   signed long     int32_t;
  86      =7  
  87      =7  
  88      =7  typedef unsigned char     uint8_t;
  89      =7  typedef unsigned short    uint16_t;
  90      =7  typedef unsigned long     uint32_t;
  91      =7  
  92      =7  typedef int32_t  s32;
  93      =7  typedef int16_t  s16;
  94      =7  typedef int8_t   s8;
  95      =7  
  96      =7  typedef uint32_t  u32;
  97      =7  typedef uint16_t  u16;
  98      =7  typedef uint8_t   u8;
  99      =7  
 100      =7  
 101      =7  typedef enum {FALSE = 0, TRUE = !FALSE} bool;
 102      =7  
 103      =7  typedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus, BitStatus;
 104      =7  
 105      =7  typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
 106      =7  
 107      =7  typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
 108      =7  
 109      =7  typedef enum 
 110      =7  {
 111      =7    Status_ERROR          = 0x00U,
 112      =7    Status_OK                     = 0x01U,
 113      =7    Status_BUSY           = 0x02U,
 114      =7    Status_TIMEOUT        = 0x03U
 115      =7  } StatusTypeDef;
 116      =7  
 117      =7  typedef enum {LOW = 0, HIGH = !LOW} PriorityStatus;
 118      =7  
 119      =7  #define SET_BIT(SFR,BIT)                                ((SFR) |= (BIT))
 120      =7  
 121      =7  #define CLEAR_BIT(SFR,BIT)                      ((SFR) &= ~(BIT))
 122      =7  
 123      =7  #define READ_BIT(SFR, BIT)      ((SFR) & (BIT))
 124      =7  
 125      =7  #define CLEAR_REG(SFR)          ((SFR) = (0x0))
 126      =7  
 127      =7  #define WRITE_REG(SFR, VAL)     ((SFR) = (VAL))
 128      =7  
 129      =7  #endif
  15      =6  
  16      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  17      =6                  || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || define
             -d (SC95R751)\
  18      =6                  || defined (SC95F7610B) || defined (SC95R602)  || defined (SC95R605)
  19      =6  typedef enum
  20      =6  {
  21      =6    GPIO0 = (uint8_t)0x00, 
  22      =6    GPIO1 = (uint8_t)0x01, 
  23      =6    GPIO2 = (uint8_t)0x02, 
  24      =6    GPIO3 = (uint8_t)0x03, 
  25      =6    GPIO4 = (uint8_t)0x04, 
  26      =6    GPIO5 = (uint8_t)0x05  
  27      =6  } GPIO_TypeDef;
  28      =6  #elif defined (SC95F7619B)
  46      =6  
  47      =6  typedef enum
  48      =6  {
  49      =6    GPIO_MODE_IN_HI = (uint8_t)0x00, 
  50      =6    GPIO_MODE_IN_PU = (uint8_t)0x01, 
  51      =6    GPIO_MODE_OUT_PP = (uint8_t)0x02 
  52      =6  } GPIO_Mode_TypeDef;
  53      =6  
  54      =6  typedef enum
  55      =6  {
  56      =6    GPIO_PIN_0 = ((uint8_t)0x01),    
  57      =6    GPIO_PIN_1 = ((uint8_t)0x02),    
  58      =6    GPIO_PIN_2 = ((uint8_t)0x04),    
  59      =6    GPIO_PIN_3 = ((uint8_t)0x08),    
  60      =6    GPIO_PIN_4 = ((uint8_t)0x10),    
  61      =6    GPIO_PIN_5 = ((uint8_t)0x20),    
  62      =6    GPIO_PIN_6 = ((uint8_t)0x40),    
  63      =6    GPIO_PIN_7 = ((uint8_t)0x80),    
  64      =6    GPIO_PIN_LNIB = ((uint8_t)0x0F), 
  65      =6    GPIO_PIN_HNIB = ((uint8_t)0xF0), 
  66      =6    GPIO_PIN_ALL = ((uint8_t)0xFF)   
  67      =6  } GPIO_Pin_TypeDef;
  68      =6  
  69      =6  typedef enum
  70      =6  {
  71      =6    IOH_Grade_0 = ((uint8_t)0x00), 
  72      =6    IOH_Grade_1 = ((uint8_t)0x01), 
  73      =6    IOH_Grade_2 = ((uint8_t)0x02), 
  74      =6    IOH_Grade_3 = ((uint8_t)0x03), 
  75      =6  } GPIO_IOH_Grade_TypeDef;
  76      =6  
  77      =6  void GPIO_IOH_Config(GPIO_TypeDef GPIOx, GPIO_Pin_TypeDef PortPins, GPIO_IOH_Grade_TypeDef GPIO_IOH_Grade)
             -;
  78      =6  
  79      =6  void GPIO_DeInit(void);
  80      =6  void GPIO_Init(GPIO_TypeDef GPIOx, uint8_t PortPins, GPIO_Mode_TypeDef GPIO_Mode);
  81      =6  void GPIO_Write(GPIO_TypeDef GPIOx, uint8_t PortVal);
  82      =6  void GPIO_WriteHigh(GPIO_TypeDef GPIOx, uint8_t PortPins);
  83      =6  void GPIO_WriteLow(GPIO_TypeDef GPIOx, uint8_t PortPins);
  84      =6  void GPIO_TogglePin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  85      =6  uint8_t GPIO_ReadPort(GPIO_TypeDef GPIOx);
  86      =6  uint8_t GPIO_ReadPin(GPIO_TypeDef GPIOx, uint8_t PortPins);
  87      =6  
  88      =6  #endif
  89      =6  
  90      =6  
  16      =5  #include "sc95f_timer0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER0_H_
  12      =6  #define _sc95f_TIMER0_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM0_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM0_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM0_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM0_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM0_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM0_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM0_WORK_MODE0 = ((uint8_t)0x00), 
  31      =6    TIM0_WORK_MODE1 = ((uint8_t)0x01), 
  32      =6    TIM0_WORK_MODE2 = ((uint8_t)0x02), 
  33      =6    TIM0_WORK_MODE3 = ((uint8_t)0x03)  
  34      =6  } TIM0_WorkMode_TypeDef;
  35      =6  
  36      =6  
  37      =6  
  44      =6  #define TIM0_GetFlagStatus() (TF0)
  45      =6  
  46      =6  
  52      =6  #define TIM0_ClearFlag() (TF0 = 0)
  53      =6  
  54      =6  void TIM0_DeInit(void);
  55      =6  void TIM0_TimeBaseInit(TIM0_PresSel_TypeDef TIM0_PrescalerSelection,
  56      =6                         TIM0_CountMode_TypeDef TIM0_CountMode);
  57      =6  void TIM0_WorkMode0Config(uint16_t TIM0_SetCounter);
  58      =6  void TIM0_WorkMode1Config(uint16_t TIM0_SetCounter);
  59      =6  void TIM0_WorkMode2Config(uint8_t TIM0_SetCounter);
  60      =6  void TIM0_WorkMode3Config(uint8_t TIM0_SetCounter, uint8_t TIM1_SetCounter);
  61      =6  void TIM0_Mode0SetReloadCounter(uint16_t TIM0_SetCounter);
  62      =6  void TIM0_Mode1SetReloadCounter(uint16_t TIM0_SetCounter);
  63      =6  void TIM0_SetTL0Counter(uint8_t TIM0_SetCounter);
  64      =6  void TIM0_SetTH0Counter(uint8_t TIM0_SetCounter);
  65      =6  void TIM0_Cmd(FunctionalState NewState);
  66      =6  void TIM0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  67      =6  void TIM0_WorkModeConfig(TIM0_WorkMode_TypeDef TIM0_WorkMode, uint16_t TIM0_SetCounter1,
  68      =6                           uint16_t TIM0_SetCounter2);
  69      =6  
  70      =6  #endif
  71      =6  
  72      =6  
  17      =5  #include "sc95f_timer1.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER1_H_
  12      =6  #define _sc95f_TIMER1_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM1_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM1_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM1_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM1_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM1_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM1_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM1_WORK_MODE0 = ((uint8_t)0x00), 
  31      =6    TIM1_WORK_MODE1 = ((uint8_t)0x01), 
  32      =6    TIM1_WORK_MODE2 = ((uint8_t)0x02), 
  33      =6  } TIM1_WorkMode_TypeDef;
  34      =6  
  35      =6  
  36      =6  
  43      =6  #define TIM1_GetFlagStatus() (TF1)
  44      =6  
  45      =6  
  51      =6  #define TIM1_ClearFlag() (TF1 = 0)
  52      =6  
  53      =6  
  54      =6  void TIM1_DeInit(void);
  55      =6  void TIM1_TimeBaseInit(TIM1_PresSel_TypeDef TIM1_PrescalerSelection,
  56      =6                         TIM1_CountMode_TypeDef TIM1_CountMode);
  57      =6  void TIM1_WorkMode0Config(uint16_t TIM1_SetCounter);
  58      =6  void TIM1_WorkMode1Config(uint16_t TIM1_SetCounter);
  59      =6  void TIM1_WorkMode2Config(uint8_t TIM1_SetCounter);
  60      =6  void TIM1_Mode0SetReloadCounter(uint16_t TIM1_SetCounter);
  61      =6  void TIM1_Mode1SetReloadCounter(uint16_t TIM1_SetCounter);
  62      =6  void TIM1_Cmd(FunctionalState NewState);
  63      =6  void TIM1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  64      =6  void TIM1_WorkModeConfig(TIM1_WorkMode_TypeDef TIM1_WorkMode, uint16_t TIM1_SetCounter);
  65      =6  
  66      =6  #endif
  67      =6  
  68      =6  
  18      =5  #include "sc95f_timer2.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER2_H_
  12      =6  #define _sc95f_TIMER2_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM2_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM2_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM2_PresSel_TypeDef;
  21      =6  
  22      =6  typedef enum
  23      =6  {
  24      =6    TIM2_MODE_TIMER = ((uint8_t)0x01),  
  25      =6    TIM2_MODE_COUNTER = ((uint8_t)0x02) 
  26      =6  } TIM2_CountMode_TypeDef;
  27      =6  
  28      =6  typedef enum
  29      =6  {
  30      =6    TIM2_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  31      =6    TIM2_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  32      =6  } TIM2_CountDirection_TypeDef;
  33      =6  
  34      =6  typedef enum
  35      =6  {
  36      =6    TIM2_FLAG_TF2 = (uint8_t)0x80, 
  37      =6    TIM2_FLAG_EXF2 = (uint8_t)0x40 
  38      =6  } TIM2_Flag_TypeDef;
  39      =6  
  40      =6  typedef enum
  41      =6  {
  42      =6    TIM2_WORK_MODE0 = ((uint8_t)0x00), 
  43      =6    TIM2_WORK_MODE1 = ((uint8_t)0x01), 
  44      =6    TIM2_WORK_MODE3 = ((uint8_t)0x03), 
  45      =6  } TIM2_WorkMode_TypeDef;
  46      =6  
  47      =6  
  48      =6  
  49      =6  void TIM2_DeInit();
  50      =6  void TIM2_PrescalerSelection(TIM2_PresSel_TypeDef TIM2_PrescalerSelection);
  51      =6  void TIM2_TimeBaseInit(TIM2_PresSel_TypeDef TIM2_PrescalerSelection,
  52      =6                         TIM2_CountMode_TypeDef TIM2_CountMode,
  53      =6                         TIM2_CountDirection_TypeDef TIM2_CountDirection);
  54      =6  void TIM2_WorkMode0Config(uint16_t TIM2_SetCounter);
  55      =6  void TIM2_WorkMode1Config(uint16_t TIM2_SetCounter);
  56      =6  void TIM2_WorkMode3Config(uint16_t TIM2_SetCounter);
  57      =6  void TIM2_WorkModeConfig(TIM2_WorkMode_TypeDef TIM2_WorkMode, uint16_t TIM2_SetCounter);
  58      =6  void TIM2_SetEXEN2(FunctionalState NewState);
  59      =6  void TIM2_Cmd(FunctionalState NewState);
  60      =6  uint16_t TIM2_GetCapture(void);
  61      =6  void TIM2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  62      =6  FlagStatus TIM2_GetFlagStatus(TIM2_Flag_TypeDef TIM2_Flag);
  63      =6  void TIM2_ClearFlag(TIM2_Flag_TypeDef TIM2_Flag);
  64      =6  
  65      =6  #endif
  66      =6  
  67      =6  
  19      =5  #include "sc95f_timer3.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER3_H_
  12      =6  #define _sc95f_TIMER3_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM3_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM3_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM3_PresSel_TypeDef;
  21      =6  
  22      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =6  
  29      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  31      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =6  typedef enum
  33      =6  {
  34      =6    TIM3_MODE_TIMER = ((uint8_t)0x01),  
  35      =6    TIM3_MODE_COUNTER = ((uint8_t)0x02) 
  36      =6  } TIM3_CountMode_TypeDef;
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    TIM3_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =6    TIM3_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =6  } TIM3_CountDirection_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    TIM3_FLAG_TF3 = (uint8_t)0x80, 
  47      =6    TIM3_FLAG_EXF3 = (uint8_t)0x40 
  48      =6  } TIM3_Flag_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    TIM3_WORK_MODE0 = ((uint8_t)0x00), 
  53      =6    TIM3_WORK_MODE1 = ((uint8_t)0x01), 
  54      =6    TIM3_WORK_MODE3 = ((uint8_t)0x03), 
  55      =6  } TIM3_WorkMode_TypeDef;
  56      =6  #endif
  57      =6  
  58      =6  void TIM3_DeInit();
  59      =6  void TIM3_PrescalerSelection(TIM3_PresSel_TypeDef TIM3_PrescalerSelection);
  60      =6  void TIM3_WorkMode1Config(uint16_t TIM3_SetCounter);
  61      =6  void TIM3_Cmd(FunctionalState NewState);
  62      =6  void TIM3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =6  FlagStatus TIM3_GetFlagStatus(TIM3_Flag_TypeDef TIM3_Flag);
  64      =6  void TIM3_ClearFlag(TIM3_Flag_TypeDef TIM3_Flag);
  65      =6  
  66      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =6  void TIM3_TimeBaseInit(TIM3_CountMode_TypeDef TIM3_CountMode,
  70      =6                         TIM3_CountDirection_TypeDef TIM3_CountDirection);
  71      =6  void TIM3_WorkMode0Config(uint16_t TIM3_SetCounter);
  72      =6  void TIM3_WorkMode3Config(uint16_t TIM3_SetCounter);
  73      =6  void TIM3_WorkModeConfig(TIM3_WorkMode_TypeDef TIM3_WorkMode, uint16_t TIM3_SetCounter);
  74      =6  void TIM3_SetEXEN3(FunctionalState NewState);
  75      =6  #endif
  76      =6  
  77      =6  #endif
  78      =6  
  20      =5  #include "sc95f_timer4.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_TIMER4_H_
  12      =6  #define _sc95f_TIMER4_H_
  13      =6  
  14      =6  #include "sc95f.H"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    TIM4_PRESSEL_FSYS_D12 = ((uint8_t)0x00), 
  19      =6    TIM4_PRESSEL_FSYS_D1 = ((uint8_t)0x01)   
  20      =6  } TIM4_PresSel_TypeDef;
  21      =6  
  22      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  28      =6  
  29      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  30      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB)  || defined (SC95R751) || defined (SC95F7610B) || define
             -d (SC95F7619B) || defined(SC95FS52x)\
  31      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  32      =6  typedef enum
  33      =6  {
  34      =6    TIM4_MODE_TIMER = ((uint8_t)0x01),  
  35      =6    TIM4_MODE_COUNTER = ((uint8_t)0x02) 
  36      =6  } TIM4_CountMode_TypeDef;
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    TIM4_COUNTDIRECTION_UP = ((uint8_t)0x00),     
  41      =6    TIM4_COUNTDIRECTION_DOWN_UP = ((uint8_t)0x10) 
  42      =6  } TIM4_CountDirection_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    TIM4_FLAG_TF4 = (uint8_t)0x80, 
  47      =6    TIM4_FLAG_EXF4 = (uint8_t)0x40 
  48      =6  } TIM4_Flag_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    TIM4_WORK_MODE0 = ((uint8_t)0x00), 
  53      =6    TIM4_WORK_MODE1 = ((uint8_t)0x01), 
  54      =6    TIM4_WORK_MODE3 = ((uint8_t)0x03), 
  55      =6  } TIM4_WorkMode_TypeDef;
  56      =6  #endif
  57      =6  
  58      =6  void TIM4_DeInit();
  59      =6  void TIM4_PrescalerSelection(TIM4_PresSel_TypeDef TIM4_PrescalerSelection);
  60      =6  void TIM4_WorkMode1Config(uint16_t TIM4_SetCounter);
  61      =6  void TIM4_Cmd(FunctionalState NewState);
  62      =6  void TIM4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  63      =6  FlagStatus TIM4_GetFlagStatus(TIM4_Flag_TypeDef TIM4_Flag);
  64      =6  void TIM4_ClearFlag(TIM4_Flag_TypeDef TIM4_Flag);
  65      =6  
  66      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  67      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  68      =6                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  69      =6  void TIM4_TimeBaseInit(TIM4_CountMode_TypeDef TIM4_CountMode,
  70      =6                         TIM4_CountDirection_TypeDef TIM4_CountDirection);
  71      =6  void TIM4_WorkMode0Config(uint16_t TIM4_SetCounter);
  72      =6  void TIM4_WorkMode3Config(uint16_t TIM4_SetCounter);
  73      =6  void TIM4_WorkModeConfig(TIM4_WorkMode_TypeDef TIM4_WorkMode, uint16_t TIM4_SetCounter);
  74      =6  void TIM4_SetEXEN4(FunctionalState NewState);
  75      =6  #endif
  76      =6  
  77      =6  #endif
  21      =5  #include "sc95f_adc.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_ADC_H_
  12      =6  #define _sc95f_ADC_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #include "sc95f_option.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_OPTION_H_
  12      =7  #define _sc95f_OPTION_H_
  13      =7  
  14      =7  #include "sc95f.h"
   1      =8  
   2      =8  
   3      =8  
   4      =8  
   5      =8  
   6      =8  
   7      =8  
   8      =8  
   9      =8  
  10      =8  
  11      =8  #ifndef _sc95f_H
  15      =7  
  16      =7  
  17      =7  typedef enum
  18      =7  {
  19      =7    SYSCLK_PRESSEL_FOSC_D1 = (uint8_t)0x00, 
  20      =7    SYSCLK_PRESSEL_FOSC_D2 = (uint8_t)0x10, 
  21      =7    SYSCLK_PRESSEL_FOSC_D4 = (uint8_t)0x20, 
  22      =7    SYSCLK_PRESSEL_FOSC_D8 = (uint8_t)0x30  
  23      =7  } SYSCLK_PresSel_TypeDef;
  24      =7  
  25      =7  
  26      =7  typedef enum
  27      =7  {
  28      =7    LVR_INVALID = (uint8_t)0x04, 
  29      =7    LVR_1_9V = (uint8_t)0x00,    
  30      =7    LVR_2_9V = (uint8_t)0x01,    
  31      =7    LVR_3_7V = (uint8_t)0x02,    
  32      =7    LVR_4_3V = (uint8_t)0x03     
  33      =7  } LVR_Config_TypeDef;
  34      =7  
  35      =7  
  36      =7  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx)
  45      =7  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  46      =7                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B) || defined(SC95FS52x)\
  47      =7                  || defined (SC95R602)  || defined (SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  48      =7  typedef enum
  49      =7  {
  50      =7    IAP_OPERATERANGE__LAST_0K_CODEREGION = (uint8_t)0x00, 
  51      =7    IAP_OPERATERANGE__LAST_1K_CODEREGION = (uint8_t)0x04, 
  52      =7    IAP_OPERATERANGE__LAST_2K_CODEREGION = (uint8_t)0x08, 
  53      =7    IAP_OPERATERANGE__ALL_CODEREGION = (uint8_t)0x0c      
  54      =7  } IAP_OperateRange_TypeDef;
  55      =7  #endif
  56      =7  
  57      =7  #if defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95R751)\
  58      =7                  || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (SC95R605) || defined(
             -SC95F8x7x) || defined(SC95F7x7x)\
  59      =7      || defined(SC95R503)
  60      =7  
  61      =7  typedef enum
  62      =7  {
  63      =7    ADC_VREF_VDD = 0x00,    
  64      =7    ADC_VREF_2_048V = 0x40,       
  65      =7    ADC_VREF_1_024V = 0x80, 
  66      =7    ADC_VREF_2_4V = 0xC0          
  67      =7  } ADC_Vref_TypeDef;
  68      =7  #else
  77      =7  
  78      =7  void OPTION_WDT_Cmd(FunctionalState NewState);
  79      =7  void OPTION_XTIPLL_Cmd(FunctionalState NewState);
  80      =7  void OPTION_SYSCLK_Init(SYSCLK_PresSel_TypeDef SYSCLK_PresSel);
  81      =7  void OPTION_LVR_Init(LVR_Config_TypeDef LVR_Config);
  82      =7  void OPTION_ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
  83      =7  void OPTION_IAP_SetOperateRange(IAP_OperateRange_TypeDef IAP_OperateRange);
  84      =7  void OPTION_JTG_Cmd(FunctionalState NewState);
  85      =7  
  86      =7  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) ||  defined(SC95F8x2x) || defined(SC95F7
             -x2x) || defined(SC95FS52x)\
  87      =7      || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
  90      =7  
  91      =7  #endif
  17      =6  
  18      =6  typedef enum
  19      =6  {
  20      =6    ADC_PRESSEL_3CLOCK = (uint8_t)0x10,  
  21      =6    ADC_PRESSEL_6CLOCK = (uint8_t)0x14,  
  22      =6    ADC_PRESSEL_16CLOCK = (uint8_t)0x18, 
  23      =6    ADC_PRESSEL_32CLOCK = (uint8_t)0x1c  
  24      =6  } ADC_PresSel_TypeDef;
  25      =6  
  26      =6  
  27      =6  typedef enum
  28      =6  {
  29      =6    ADC_Cycle_Null = 0x00 
  30      =6  } ADC_Cycle_TypeDef;
  31      =6  
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    ADC_SamplesNum_FourTimes = 0x04,                      
  36      =6    ADC_SamplesNum_SixTimes = 0x06,                               
  37      =6    ADC_SamplesNum_EightTimes = 0x08,                     
  38      =6    ADC_SamplesNum_TenTimes = 0x0A,                               
  39      =6  } ADC_SamplesNum_TypeDef;
  40      =6  
  41      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x) || defined (SC95F8x6x) || defined (SC95F7x6x)\
  42      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R602)  || defined (SC95R605)
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    ADC_CHANNEL_0 = (uint8_t)0x00,     
  47      =6    ADC_CHANNEL_1 = (uint8_t)0x01,     
  48      =6    ADC_CHANNEL_2 = (uint8_t)0x02,     
  49      =6    ADC_CHANNEL_3 = (uint8_t)0x03,     
  50      =6    ADC_CHANNEL_4 = (uint8_t)0x04,     
  51      =6    ADC_CHANNEL_5 = (uint8_t)0x05,     
  52      =6    ADC_CHANNEL_6 = (uint8_t)0x06,     
  53      =6    ADC_CHANNEL_7 = (uint8_t)0x07,     
  54      =6    ADC_CHANNEL_8 = (uint8_t)0x08,     
  55      =6    ADC_CHANNEL_9 = (uint8_t)0x09,     
  56      =6    ADC_CHANNEL_10 = (uint8_t)0x0A,    
  57      =6    ADC_CHANNEL_11 = (uint8_t)0x0B,    
  58      =6    ADC_CHANNEL_12 = (uint8_t)0x0C,    
  59      =6    ADC_CHANNEL_13 = (uint8_t)0x0D,    
  60      =6    ADC_CHANNEL_14 = (uint8_t)0x0E,    
  61      =6    ADC_CHANNEL_15 = (uint8_t)0x0F,    
  62      =6    ADC_CHANNEL_VDD_D4 = (uint8_t)0x1f 
  63      =6  } ADC_Channel_TypeDef;
  64      =6  
  65      =6  
  66      =6  typedef enum
  67      =6  {
  68      =6    ADC_EAIN_0 = (uint16_t)0x0001,  
  69      =6    ADC_EAIN_1 = (uint16_t)0x0002,  
  70      =6    ADC_EAIN_2 = (uint16_t)0x0004,  
  71      =6    ADC_EAIN_3 = (uint16_t)0x0008,  
  72      =6    ADC_EAIN_4 = (uint16_t)0x0010,  
  73      =6    ADC_EAIN_5 = (uint16_t)0x0020,  
  74      =6    ADC_EAIN_6 = (uint16_t)0x0040,  
  75      =6    ADC_EAIN_7 = (uint16_t)0x0080,  
  76      =6    ADC_EAIN_8 = (uint16_t)0x0100,  
  77      =6    ADC_EAIN_9 = (uint16_t)0x0200,  
  78      =6    ADC_EAIN_10 = (uint16_t)0x0400, 
  79      =6    ADC_EAIN_11 = (uint16_t)0x0800, 
  80      =6    ADC_EAIN_12 = (uint16_t)0x1000, 
  81      =6    ADC_EAIN_13 = (uint16_t)0x2000, 
  82      =6    ADC_EAIN_14 = (uint16_t)0x4000, 
  83      =6    ADC_EAIN_15 = (uint16_t)0x8000  
  84      =6  } ADC_EAIN_TypeDef;
  85      =6  #endif
  86      =6  
  87      =6  #if defined(SC95F8x7x) || defined(SC95F7x7x) || defined(SC95R503) 
 123      =6  
 124      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 156      =6  
 157      =6  #if defined(SC95R751)
 191      =6  
 192      =6  #if defined(SC95F7610B)
 228      =6  
 229      =6  
 230      =6  #if defined(SC95F7619B)
 265      =6  
 266      =6  
 272      =6  #define ADC_StartConversion() SET_BIT(ADCCON,0X40)
 273      =6  
 274      =6  
 282      =6  #define ADC_ITConfig(NewState,Priority)                                                                         \
 283      =6                                          do{                                                                                                                                     \
 284      =6                                                          EADC = (bit)NewState;                                                                   \
 285      =6                                                          IPADC = (bit)Priority;                                                                  \
 286      =6                                          }while(0)
 287      =6  
 288      =6  
 295      =6  #define ADC_GetFlagStatus() ((READ_BIT(ADCCON,0x20)) ? (SET):(RESET))
 296      =6  
 297      =6  
 303      =6  #define ADC_ClearFlag() CLEAR_BIT(ADCCON,0x20)
 304      =6  
 305      =6  void ADC_DeInit(void);
 306      =6  void ADC_Init(ADC_PresSel_TypeDef ADC_PrescalerSelection, ADC_Cycle_TypeDef ADC_Cycle);
 307      =6  void ADC_ChannelConfig(ADC_Channel_TypeDef ADC_Channel, FunctionalState NewState);
 308      =6  void ADC_EAINConfig(uint16_t ADC_EAIN_Select, FunctionalState NewState);
 309      =6  void ADC_Cmd(FunctionalState NewState);
 310      =6  uint16_t ADC_GetConversionValue(void);
 311      =6  void ADC_VrefConfig(ADC_Vref_TypeDef ADC_Vref);
 312      =6  uint16_t ADC_GetConversionAverageValue(ADC_SamplesNum_TypeDef ADC_SamplesNum);
 313      =6  
 314      =6  #endif
 315      =6  
 316      =6  
  22      =5  #include "sc95f_btm.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_BTM_H_
  11      =6  #define _sc95f_BTM_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    BTM_TIMEBASE_15_625MS = (uint8_t)0x00, 
  19      =6    BTM_TIMEBASE_31_25MS = (uint8_t)0x01,  
  20      =6    BTM_TIMEBASE_62_5MS = (uint8_t)0x02,   
  21      =6    BTM_TIMEBASE_125MS = (uint8_t)0x03,    
  22      =6    BTM_TIMEBASE_250MS = (uint8_t)0x04,    
  23      =6    BTM_TIMEBASE_500MS = (uint8_t)0x05,    
  24      =6    BTM_TIMEBASE_1S = (uint8_t)0x06,       
  25      =6    BTM_TIMEBASE_2S = (uint8_t)0x07,       
  26      =6    BTM_TIMEBASE_4S = (uint8_t)0x08,       
  27      =6    BTM_TIMEBASE_8S = (uint8_t)0x09,       
  28      =6    BTM_TIMEBASE_16S = (uint8_t)0x0a,      
  29      =6    BTM_TIMEBASE_32S = (uint8_t)0x0b       
  30      =6  } BTM_Timebase_TypeDef;
  31      =6  
  32      =6  
  33      =6  
  39      =6  #define BTM_DeInit() CLEAR_REG(BTMCON)
  40      =6  
  41      =6  
  48      =6  #define BTM_GetFlagStatus() ((READ_BIT(BTMCON,0x40)) ? (SET):(RESET))
  49      =6  
  50      =6  
  56      =6  #define BTM_ClearFlag() CLEAR_BIT(BTMCON,0x40)
  57      =6  
  58      =6  void BTM_Init(BTM_Timebase_TypeDef BTM_Timebase);
  59      =6  void BTM_Cmd(FunctionalState NewState);
  60      =6  void BTM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  61      =6  
  62      =6  #endif
  63      =6  
  64      =6  
  23      =5  #include "sc95f_pwm.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_PWM_H_
  12      =6  #define _sc95f_PWM_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x)
  77      =6  
  78      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 141      =6  
 142      =6  #if defined(SC95FWxx)
 249      =6  
 250      =6  #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (SC
             -95F8x1xB) || defined (SC95F7x1xB)\
 251      =6           || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 252      =6  
 253      =6  #if defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC95R503)
 265      =6  
 266      =6  typedef enum
 267      =6  {
 268      =6    PWM0_PRESSEL_FHRC_D1 = (uint8_t)0x00, 
 269      =6    PWM0_PRESSEL_FHRC_D2 = (uint8_t)0x10, 
 270      =6    PWM0_PRESSEL_FHRC_D4 = (uint8_t)0x20, 
 271      =6    PWM0_PRESSEL_FHRC_D8 = (uint8_t)0x30, 
 272      =6    PWM2_PRESSEL_FHRC_D1 = (uint8_t)0x02, 
 273      =6    PWM3_PRESSEL_FHRC_D1 = (uint8_t)0x03, 
 274      =6    PWM4_PRESSEL_FHRC_D1 = (uint8_t)0x04, 
 275      =6  } PWM_PresSel_TypeDef;
 276      =6  #endif
 277      =6  
 278      =6  
 279      =6  typedef enum
 280      =6  {
 281      =6    PWM00 = (uint8_t)0x00, 
 282      =6    PWM01 = (uint8_t)0x01, 
 283      =6    PWM02 = (uint8_t)0x02, 
 284      =6    PWM03 = (uint8_t)0x03, 
 285      =6    PWM04 = (uint8_t)0x04, 
 286      =6    PWM05 = (uint8_t)0x05, 
 287      =6    PWM06 = (uint8_t)0x06, 
 288      =6    PWM07 = (uint8_t)0x07, 
 289      =6    PWM20 = (uint8_t)0x20, 
 290      =6    PWM21 = (uint8_t)0x21, 
 291      =6    PWM30 = (uint8_t)0x32, 
 292      =6    PWM31 = (uint8_t)0x33, 
 293      =6    PWM40 = (uint8_t)0x44, 
 294      =6    PWM41 = (uint8_t)0x45, 
 295      =6  } PWM_OutputPin_TypeDef;
 296      =6  
 297      =6  
 298      =6  typedef enum
 299      =6  {
 300      =6    PWM00PWM01 = (uint8_t)0x00, 
 301      =6    PWM02PWM03 = (uint8_t)0x02, 
 302      =6    PWM04PWM05 = (uint8_t)0x04, 
 303      =6    PWM06PWM07 = (uint8_t)0x06  
 304      =6  } PWM_ComplementaryOutputPin_TypeDef;
 305      =6  
 306      =6  
 307      =6  typedef enum
 308      =6  {
 309      =6    PWM0_Edge_Aligned_Mode = (uint8_t)0x00,     
 310      =6    PWM0_Center_Alignment_Mode = (uint8_t)0x01, 
 311      =6  } PWM_Aligned_Mode_TypeDef;
 312      =6  
 313      =6  
 314      =6  typedef enum
 315      =6  {
 316      =6    PWM0_Latch_Mode = ((uint8_t)0x00),    
 317      =6    PWM0_Immediate_Mode = ((uint8_t)0x20) 
 318      =6  } PWM_FaultDetectionMode_TypeDef;
 319      =6  
 320      =6  
 321      =6  typedef enum
 322      =6  {
 323      =6    PWM0_FaultDetectionVoltage_Low = ((uint8_t)0x00), 
 324      =6    PWM0_FaultDetectionVoltage_high = ((uint8_t)0x10) 
 325      =6  } PWM_FaultDetectionVoltageSelect_TypeDef;
 326      =6  
 327      =6  
 328      =6  typedef enum
 329      =6  {
 330      =6    PWM0_WaveFilteringTime_0us = ((uint8_t)0x00), 
 331      =6    PWM0_WaveFilteringTime_1us = ((uint8_t)0x01), 
 332      =6    PWM0_WaveFilteringTime_4us = ((uint8_t)0x02), 
 333      =6    PWM0_WaveFilteringTime_16us = ((uint8_t)0x03) 
 334      =6  } PWM_FaultDetectionWaveFilteringTime_TypeDef;
 335      =6  
 336      =6  
 337      =6  typedef enum
 338      =6  {
 339      =6    PWM0_Type = (uint8_t)0x00, 
 340      =6    PWM2_Type = (uint8_t)0x02, 
 341      =6    PWM3_Type = (uint8_t)0x03, 
 342      =6    PWM4_Type = (uint8_t)0x04, 
 343      =6  } PWM_Type_TypeDef;
 344      =6  #endif
 345      =6  
 346      =6  #if defined (SC95R751)
 414      =6  
 415      =6  #if defined(SC95F7610B)
 466      =6  
 467      =6  #if defined(SC95F7619B)
 517      =6  
 518      =6  
 519      =6  typedef enum
 520      =6  {
 521      =6    PWM_OUTPUTSTATE_DISABLE = ((uint8_t)0x00), 
 522      =6    PWM_OUTPUTSTATE_ENABLE = ((uint8_t)0x01)   
 523      =6  } PWM_OutputState_TypeDef;
 524      =6  
 525      =6  
 526      =6  typedef enum
 527      =6  {
 528      =6    PWM_POLARITY_NON_INVERT = ((uint8_t)0x00), 
 529      =6    PWM_POLARITY_INVERT = ((uint8_t)0x01)      
 530      =6  } PWM_Polarity_TypeDef;
 531      =6  
 532      =6  
 533      =6  typedef enum
 534      =6  {
 535      =6    PWM_DutyChange_Up = (uint8_t)0x01,            
 536      =6          PWM_DutyChange_Dowm = (uint8_t)0x00,    
 537      =6  } PWM_DutyChange_TypeDef;
 538      =6  
 539      =6  #if defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F
             -7x6x)\
 540      =6                  || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined (SC95R751) || defined (SC95F7610B) || defined
             - (SC95F7619B)\
 541      =6                  || defined (SC95R602)  || defined (SC95R605) || defined (SC95F8x7x) || defined (SC95F7x7x)|| defined(SC9
             -5R503)
 542      =6  
 543      =6  void PWM_CmdEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 544      =6  FlagStatus PWM_GetFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 545      =6  void PWM_ClearFlagEX(PWM_Type_TypeDef PWM_Type);
 546      =6  void PWM_IndependentModeConfigEX(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle,
 547      =6                                   PWM_OutputState_TypeDef PWM_OutputState);
 548      =6  void PWM_ComplementaryModeConfigEX(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 549      =6                                     uint16_t PWM_DutyCycle,
 550      =6                                     PWM_OutputState_TypeDef PWM_OutputState);
 551      =6  
 552      =6  void PWM_DeadTimeConfigEX(PWM_Type_TypeDef PWM_Type, uint8_t PWM_RisingDeadTime, uint8_t PWM_FallingDeadTi
             -me);
 553      =6  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 554      =6  FlagStatus PWM_GetFaultDetectionFlagStatusEX(PWM_Type_TypeDef PWM_Type);
 555      =6  void PWM_ClearFaultDetectionFlagEX(PWM_Type_TypeDef PWM_Type);
 556      =6  void PWM_FaultDetectionConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState);
 557      =6  void PWM_FaultDetectionModeConfigEX(PWM_Type_TypeDef PWM_Type,
 558      =6                                      PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 559      =6                                      PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 560      =6                                      PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilterin
             -gTime);
 561      =6  #endif
 562      =6  void PWM_ITConfigEX(PWM_Type_TypeDef PWM_Type, FunctionalState NewState, PriorityStatus Priority);
 563      =6  #endif
 564      =6  
 565      =6  void PWM_DeInit(void);
 566      =6  void PWM_Init(PWM_PresSel_TypeDef PWM_PresSel, uint16_t PWM_Period);
 567      =6  void PWM_OutputStateConfig(uint8_t PWM_OutputPin, PWM_OutputState_TypeDef PWM_OutputState);
 568      =6  void PWM_PolarityConfig(uint8_t PWM_OutputPin, PWM_Polarity_TypeDef PWM_Polarity);
 569      =6  void PWM_IndependentModeConfig(PWM_OutputPin_TypeDef PWM_OutputPin, uint16_t PWM_DutyCycle);
 570      =6  void PWM_ComplementaryModeConfig(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin,
 571      =6                                   uint16_t PWM_DutyCycle);
 572      =6  void PWM_DeadTimeConfig(uint8_t PWM_RisingDeadTime, uint8_t PWM_fallingDeadTime);
 573      =6  void PWM_Cmd(FunctionalState NewState);
 574      =6  void PWM_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 575      =6  
 576      =6  void PWM_Aligned_Mode_Select(PWM_Aligned_Mode_TypeDef PWM_Aligned_Mode);
 577      =6  FlagStatus PWM_GetFlagStatus(void);
 578      =6  void PWM_ClearFlag(void);
 579      =6  #if !defined (SC95F7610B) && !defined (SC95F7619B)
 580      =6  void PWM_ClearFaultDetectionFlag(void);
 581      =6  void PWM_FaultDetectionConfig(FunctionalState NewState);
 582      =6  void PWM_FaultDetectionModeConfig(PWM_FaultDetectionMode_TypeDef FaultDetectionMode,
 583      =6                                    PWM_FaultDetectionVoltageSelect_TypeDef FaultDetectionVoltageSelect,
 584      =6                                    PWM_FaultDetectionWaveFilteringTime_TypeDef FaultDetectionWaveFilteringT
             -ime);
 585      =6  ErrorStatus PWM_IndependentMode_DutyChange(PWM_OutputPin_TypeDef PWM_OutputPin, PWM_DutyChange_TypeDef Cha
             -nge_Direction, uint16_t DutyIncremental);
 586      =6  ErrorStatus PWM_ComplementaryMode_DutyChange(PWM_ComplementaryOutputPin_TypeDef PWM_ComplementaryOutputPin
             -,PWM_DutyChange_TypeDef Change_Direction, uint16_t DutyIncremental);
 587      =6  
 588      =6  FlagStatus PWM_GetFaultDetectionFlagStatus(void);
 589      =6  #endif
 590      =6  #endif
 591      =6  
 592      =6  
  24      =5  #include "sc95f_int.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_INT_H_
  12      =6  #define _sc95f_INT_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    INT_TRIGGER_RISE_ONLY = (uint8_t)0x01, 
  20      =6    INT_TRIGGER_FALL_ONLY = (uint8_t)0x02, 
  21      =6    INT_TRIGGER_RISE_FALL = (uint8_t)0x03, 
  22      =6    INT_TRIGGER_DISABLE = (uint8_t)0x04    
  23      =6  } INT_TriggerMode_Typedef;
  24      =6  
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    INT0 = (uint8_t)0x00, 
  29      =6    INT1 = (uint8_t)0x01, 
  30      =6    INT2 = (uint8_t)0x02  
  31      =6  } INTx_Typedef;
  32      =6  
  33      =6  #if defined(SC95F8x1x) || defined(SC95F7x1x) || defined(SC95FWxx) || defined(SC95F8x3x) || defined(SC95F7x
             -3x)\
  34      =6                  || defined (SC95F8x6x) || defined (SC95F7x6x) || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined
             - (SC95F7619B)\
  35      =6                  || defined (SC95R602)  || defined (SC95R605)
  36      =6  
  37      =6  typedef enum
  38      =6  {
  39      =6    INT04 = (uint8_t)0x10, 
  40      =6    INT05 = (uint8_t)0x20, 
  41      =6    INT06 = (uint8_t)0x40, 
  42      =6    INT07 = (uint8_t)0x80  
  43      =6  } INT0x_Typedef;
  44      =6  
  45      =6  
  46      =6  typedef enum
  47      =6  {
  48      =6    INT10 = (uint8_t)0x01, 
  49      =6    INT11 = (uint8_t)0x02, 
  50      =6    INT12 = (uint8_t)0x04, 
  51      =6    INT13 = (uint8_t)0x08, 
  52      =6    INT14 = (uint8_t)0x10, 
  53      =6    INT15 = (uint8_t)0x20, 
  54      =6    INT16 = (uint8_t)0x40, 
  55      =6    INT17 = (uint8_t)0x80  
  56      =6  } INT1x_Typedef;
  57      =6  
  58      =6  
  59      =6  typedef enum
  60      =6  {
  61      =6    INT20 = (uint8_t)0x01, 
  62      =6    INT21 = (uint8_t)0x02, 
  63      =6    INT22 = (uint8_t)0x04, 
  64      =6    INT23 = (uint8_t)0x08  
  65      =6  } INT2x_Typedef;
  66      =6  #endif
  67      =6  
  68      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x) || defined (SC95F8x7x) || defined (SC95
             -F7x7x) || defined(SC95R503)
  97      =6  
  98      =6  #if defined (SC95R751)
 118      =6  
 119      =6  #if defined (SC95F7610B)
 145      =6  
 146      =6  
 147      =6  void INT_DeInit(INTx_Typedef INTx);
 148      =6  void INT0_SetTriggerMode(uint8_t INT0x, INT_TriggerMode_Typedef TriggerMode);
 149      =6  void INT1_SetTriggerMode(uint8_t INT1x, INT_TriggerMode_Typedef TriggerMode);
 150      =6  #if !defined (SC95R751)
 151      =6  void INT2_SetTriggerMode(uint8_t INT2x, INT_TriggerMode_Typedef TriggerMode);
 152      =6  #endif
 153      =6  void INT0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 154      =6  void INT1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 155      =6  #if !defined (SC95R751)
 156      =6  void INT2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 157      =6  #endif
 158      =6  
 159      =6  #endif
 160      =6  
 161      =6  
  25      =5  #include "sc95f_uart0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_UART0_H_
  11      =6  #define _sc95f_UART0_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  #if !defined (SC95R751)
  16      =6  
  17      =6  #define UART0_BaudRate_FsysDIV12 0X00 
  18      =6  #define UART0_BaudRate_FsysDIV4 0X01  
  19      =6  
  20      =6  typedef enum
  21      =6  {
  22      =6    UART0_CLOCK_TIMER1 = (uint8_t)0X00, 
  23      =6    UART0_CLOCK_TIMER2 = (uint8_t)0X30  
  24      =6  } UART0_Clock_Typedef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    UART0_Mode_8B = 0X00,  
  29      =6    UART0_Mode_10B = 0X40, 
  30      =6    UART0_Mode_11B = 0XC0  
  31      =6  } UART0_Mode_Typedef;
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    UART0_RX_ENABLE = 0x10, 
  36      =6    UART0_RX_DISABLE = 0x00 
  37      =6  } UART0_RX_Typedef;
  38      =6  
  39      =6  typedef enum
  40      =6  {
  41      =6    UART0_FLAG_RI = 0X01, 
  42      =6    UART0_FLAG_TI = 0X02  
  43      =6  } UART0_Flag_Typedef;
  44      =6  
  45      =6  typedef enum
  46      =6  {
  47      =6    UART0_STATE_READY = 0x00,   
  48      =6    UART0_STATE_BUSY = 0x01,    
  49      =6    UART0_STATE_ERROR = 0x02,   
  50      =6    UART0_STATE_TIMEOUT = 0x03  
  51      =6  } UART0_StatusTypeDef;
  52      =6  
  53      =6  typedef struct __UART0_HandleInfoDef
  54      =6  {
  55      =6    union
  56      =6    {
  57      =6      uint8_t* Size_u8;             
  58      =6      uint16_t* Size_u16;           
  59      =6    } pTxBuffPtr;                                                                         
  60      =6    uint8_t TxXferSize;             
  61      =6    uint8_t TxXferCount;            
  62      =6    union
  63      =6    {
  64      =6      uint8_t* Size_u8;              
  65      =6      uint16_t* Size_u16;           
  66      =6    } pRxBuffPtr;                                                                         
  67      =6    uint8_t RxXferSize;              
  68      =6    uint8_t RxXferCount;              
  69      =6    UART0_StatusTypeDef TxState;      
  70      =6    UART0_StatusTypeDef RxState;      
  71      =6  } UART0_HandleInfoDef;
  72      =6  
  73      =6  
  74      =6  
  82      =6  #define UART0_GetFlagStatus(UART0_Flag) ((UART0_Flag == UART0_FLAG_TI) ? (TI):(RI))
  83      =6  
  84      =6  
  91      =6  #define UART0_ClearFlag(UART0_Flag) CLEAR_BIT(SCON,UART0_Flag)
  92      =6  
  93      =6  void UART0_DeInit(void);
  94      =6  void UART0_Init(uint32_t Uart0Fsys, uint32_t BaudRate, UART0_Mode_Typedef Mode,
  95      =6                  UART0_Clock_Typedef ClockMode, UART0_RX_Typedef RxMode);
  96      =6  void UART0_SendData8(uint8_t Data);
  97      =6  uint8_t UART0_ReceiveData8(void);
  98      =6  void UART0_SendData9(uint16_t Data);
  99      =6  uint16_t UART0_ReceiveData9(void);
 100      =6  void UART0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 101      =6  
 102      =6  StatusTypeDef UART0_Transmit(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Time
             -out);
 103      =6  StatusTypeDef UART0_Transmit_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 104      =6  StatusTypeDef UART0_Transmit_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 105      =6  
 106      =6  StatusTypeDef UART0_Receive(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size, uint32_t Timeo
             -ut);
 107      =6  StatusTypeDef UART0_Receive_IT(UART0_HandleInfoDef* UART_HANDLE, uint8_t* pData, uint8_t Size);
 108      =6  StatusTypeDef UART0_Receive_IRQHandler(UART0_HandleInfoDef* UART_HANDLE);
 109      =6  
 110      =6  #endif
 111      =6  #endif
 112      =6  
  26      =5  #include "sc95f_usci0.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI0_H_
  12      =6  #define _sc95f_USCI0_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI0_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI0_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
  20      =6          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)
  21      =6  typedef enum
  22      =6  {
  23      =6    USCI0_Mode_SC = (uint8_t)0x00,  
  24      =6    USCI0_Mode_SPI = (uint8_t)0x01, 
  25      =6    USCI0_Mode_TWI = (uint8_t)0x02, 
  26      =6    USCI0_Mode_UART = (uint8_t)0x03 
  27      =6  } USCI0_CommunicationMode_TypeDef;
  28      =6  #else
  36      =6  
  37      =6  typedef enum
  38      =6  {
  39      =6    USCI0_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  40      =6    USCI0_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  41      =6  } USCI0_SPI_FirstBit_TypeDef;
  42      =6  
  43      =6  typedef enum
  44      =6  {
  45      =6    USCI0_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  46      =6    USCI0_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  47      =6    USCI0_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  48      =6    USCI0_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  49      =6    USCI0_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  50      =6    USCI0_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  51      =6    USCI0_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  52      =6    USCI0_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  53      =6  } USCI0_SPI_BaudRatePrescaler_TypeDef;
  54      =6  
  55      =6  typedef enum
  56      =6  {
  57      =6    USCI0_SPI_MODE_MASTER = (uint8_t)0x20, 
  58      =6    USCI0_SPI_MODE_SLAVE = (uint8_t)0x00   
  59      =6  } USCI0_SPI_Mode_TypeDef;
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    USCI0_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  64      =6    USCI0_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  65      =6  } USCI0_SPI_ClockPolarity_TypeDef;
  66      =6  
  67      =6  typedef enum
  68      =6  {
  69      =6    USCI0_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  70      =6    USCI0_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  71      =6  } USCI0_SPI_ClockPhase_TypeDef;
  72      =6  
  73      =6  typedef enum
  74      =6  {
  75      =6    USCI0_SPI_TXE_DISINT = (uint8_t)0x00, 
  76      =6    USCI0_SPI_TXE_ENINT = (uint8_t)0x01   
  77      =6  } USCI0_SPI_TXE_INT_TypeDef;
  78      =6  
  79      =6  typedef enum
  80      =6  {
  81      =6    USCI0_SPI_DATA8 = (uint8_t)0x00, 
  82      =6    USCI0_SPI_DATA16 = (uint8_t)0x02 
  83      =6  } USCI0_TransmissionMode_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI0_TWI_1024 = (uint8_t)0x00, 
  88      =6    USCI0_TWI_512 = (uint8_t)0x01,  
  89      =6    USCI0_TWI_256 = (uint8_t)0x02,  
  90      =6    USCI0_TWI_128 = (uint8_t)0x03,  
  91      =6    USCI0_TWI_64 = (uint8_t)0x04,   
  92      =6    USCI0_TWI_32 = (uint8_t)0x05,   
  93      =6    USCI0_TWI_16 = (uint8_t)0x06,   
  94      =6  } USCI0_TWI_MasterCommunicationRate_TypeDef;
  95      =6  
  96      =6  typedef enum
  97      =6  {
  98      =6    
  99      =6    USCI0_TWI_SlaveIdle = 0x00,           
 100      =6    USCI0_TWI_SlaveReceivedaAddress = 0x01,
 101      =6    USCI0_TWI_SlaveReceivedaData = 0x02,
 102      =6    USCI0_TWI_SlaveSendData = 0x03,
 103      =6    USCI0_TWI_SlaveReceivedaUACK = 0x04,
 104      =6    USCI0_TWI_SlaveDisableACK = 0x05,
 105      =6    USCI0_TWI_SlaveAddressError = 0x06,
 106      =6    
 107      =6    USCI0_TWI_MasterIdle = 0x00,          
 108      =6    USCI0_TWI_MasterSendAddress = 0x01,
 109      =6    USCI0_TWI_MasterSendData = 0x02,
 110      =6    USCI0_TWI_MasterReceivedaData = 0x03,
 111      =6    USCI0_TWI_MasterReceivedaUACK = 0x04,
 112      =6  } USCI0_TWIState_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI0_UART_Mode_8B = 0X00,  
 117      =6    USCI0_UART_Mode_10B = 0X40, 
 118      =6    USCI0_UART_Mode_11B = 0X80  
 119      =6  } USCI0_UART_Mode_TypeDef;
 120      =6  
 121      =6  typedef enum
 122      =6  {
 123      =6    USCI0_UART_RX_ENABLE = 0X10, 
 124      =6    USCI0_UART_RX_DISABLE = 0X00 
 125      =6  } USCI0_UART_RX_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI0_SPI_FLAG_SPIF = (uint8_t)0x80, 
 130      =6    USCI0_SPI_FLAG_WCOL = (uint8_t)0x40, 
 131      =6    USCI0_SPI_FLAG_TXE = (uint8_t)0x08,  
 132      =6    USCI0_TWI_FLAG_TWIF = (uint8_t)0x40, 
 133      =6    USCI0_TWI_FLAG_GCA = (uint8_t)0x10,  
 134      =6    USCI0_TWI_FLAG_MSTR = (uint8_t)0x20, 
 135      =6    USCI0_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 136      =6    USCI0_UART_FLAG_RI = (uint8_t)0x01, 
 137      =6    USCI0_UART_FLAG_TI = (uint8_t)0x02, 
 138      =6  } USCI0_Flag_TypeDef;
 139      =6  
 140      =6  typedef enum
 141      =6  {
 142      =6    USCI0_TWI_Write = 0x00, 
 143      =6    USCI0_TWI_Read = 0x01,  
 144      =6  } USCI0_TWI_RWType;
 145      =6  
 146      =6  typedef enum
 147      =6  {
 148      =6    USCI0_STATE_READY = 0x00,   
 149      =6    USCI0_STATE_BUSY = 0x01,    
 150      =6    USCI0_STATE_ERROR = 0x02,   
 151      =6    USCI0_STATE_TIMEOUT = 0x03,  
 152      =6    USCI0_STATE_WAIT = 0x04,   
 153      =6  } USCI0_StatusTypeDef;
 154      =6  
 155      =6  typedef struct __USCI0_HandleInfoDef
 156      =6  {
 157      =6    union
 158      =6    {
 159      =6      uint8_t* Size_u8;              
 160      =6      uint16_t* Size_u16;           
 161      =6    } pTxBuffPtr;
 162      =6    uint8_t TxXferSize;              
 163      =6    uint8_t TxXferCount;            
 164      =6    union
 165      =6    {
 166      =6      uint8_t* Size_u8;              
 167      =6      uint16_t* Size_u16;           
 168      =6    } pRxBuffPtr;
 169      =6    uint8_t RxXferSize;              
 170      =6    uint8_t RxXferCount;              
 171      =6    USCI0_StatusTypeDef TxState;      
 172      =6    USCI0_StatusTypeDef RxState;      
 173      =6  } USCI0_HandleInfoDef;
 174      =6  
 175      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 237      =6  
 238      =6  void USCI0_DeInit(void);
 239      =6  
 240      =6  
 241      =6  void USCI0_SPI_Init(USCI0_SPI_FirstBit_TypeDef FirstBit,
 242      =6                      USCI0_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI0_SPI_Mode_TypeDef Mode,
 243      =6                      USCI0_SPI_ClockPolarity_TypeDef ClockPolarity, USCI0_SPI_ClockPhase_TypeDef ClockPhase
             -,
 244      =6                      USCI0_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI0_TransmissionMode_TypeDef TransmissionMode
             -);
 245      =6  void USCI0_TransmissionMode(USCI0_TransmissionMode_TypeDef TransmissionMode);
 246      =6  void USCI0_SPI_Cmd(FunctionalState NewState);
 247      =6  void USCI0_SPI_SendData_8(uint8_t Data);
 248      =6  uint8_t USCI0_SPI_ReceiveData_8(void);
 249      =6  void USCI0_SPI_SendData_16(uint16_t Data);
 250      =6  uint16_t USCI0_SPI_ReceiveData_16(void);
 251      =6  
 252      =6  StatusTypeDef USCI0_SPI_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 253      =6  StatusTypeDef USCI0_SPI_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 254      =6  StatusTypeDef USCI0_SPI_TransmitReceive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 255      =6  
 256      =6  StatusTypeDef USCI0_SPI_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 257      =6  StatusTypeDef USCI0_SPI_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 258      =6  StatusTypeDef USCI0_SPI_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 259      =6  StatusTypeDef USCI0_SPI_TransmitReceive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 260      =6  
 261      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F
             -8x6x) || defined (SC95F7x6x)\
 262      =6          || defined (SC95F8x1xB) || defined (SC95F7x1xB) || defined(SC95FS52x) || defined (SC95R602)  || defined (
             -SC95R605)\
 263      =6          || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R503)
 264      =6  uint8_t USCI0_SPI_WriteFIFO(uint16_t* sbuf, uint8_t length);
 265      =6  void USCI0_SPIFIFO_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 266      =6  USCI0_StatusTypeDef USCI0_SPI_Receive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 267      =6  USCI0_StatusTypeDef USCI0_SPI_TransmitReceive_FIFO(USCI0_HandleInfoDef* USCI0_HANDLE);
 268      =6  #endif
 269      =6  
 270      =6  
 271      =6  void USCI0_TWI_Slave_Init(uint8_t TWI_Address);
 272      =6  void USCI0_TWI_MasterCommunicationRate(USCI0_TWI_MasterCommunicationRate_TypeDef
 273      =6                                         TWI_MasterCommunicationRate);
 274      =6  void USCI0_TWI_Start(void);
 275      =6  void USCI0_TWI_MasterModeStop(void);
 276      =6  void USCI0_TWI_SendAddr(uint8_t Addr, USCI0_TWI_RWType RW);
 277      =6  void USCI0_TWI_SlaveClockExtension(FunctionalState NewState);
 278      =6  void USCI0_TWI_AcknowledgeConfig(FunctionalState NewState);
 279      =6  void USCI0_TWI_GeneralCallCmd(FunctionalState NewState);
 280      =6  FlagStatus USCI0_GetTWIStatus(USCI0_TWIState_TypeDef USCI0_TWIState);
 281      =6  void USCI0_TWI_Cmd(FunctionalState NewState);
 282      =6  void USCI0_TWI_SendData(uint8_t Data);
 283      =6  uint8_t USCI0_TWI_ReceiveData(void);
 284      =6  
 285      =6  StatusTypeDef USCI0_TWI_Master_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 286      =6  StatusTypeDef USCI0_TWI_Slave_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 287      =6  
 288      =6  StatusTypeDef USCI0_TWI_Master_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 289      =6  StatusTypeDef USCI0_TWI_Master_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 290      =6  
 291      =6  StatusTypeDef USCI0_TWI_Slave_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 292      =6  StatusTypeDef USCI0_TWI_Slave_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 293      =6  
 294      =6  StatusTypeDef USCI0_TWI_Master_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 295      =6  StatusTypeDef USCI0_TWI_Slave_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 296      =6  
 297      =6  StatusTypeDef USCI0_TWI_Master_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 298      =6  StatusTypeDef USCI0_TWI_Master_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 299      =6  
 300      =6  StatusTypeDef USCI0_TWI_Slave_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 301      =6  StatusTypeDef USCI0_TWI_Slave_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 302      =6  
 303      =6  
 304      =6  void USCI0_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI0_UART_Mode_TypeDef Mode,
 305      =6                       USCI0_UART_RX_TypeDef RxMode);
 306      =6  void USCI0_UART_SendData8(uint8_t Data);
 307      =6  uint8_t USCI0_UART_ReceiveData8(void);
 308      =6  void USCI0_UART_SendData9(uint16_t Data);
 309      =6  uint16_t USCI0_UART_ReceiveData9(void);
 310      =6  
 311      =6  StatusTypeDef USCI0_UART_Transmit(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 312      =6  StatusTypeDef USCI0_UART_Transmit_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 313      =6  StatusTypeDef USCI0_UART_Transmit_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 314      =6  StatusTypeDef USCI0_UART_Receive(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 315      =6  StatusTypeDef USCI0_UART_Receive_IT(USCI0_HandleInfoDef* USCI0_HANDLE, uint8_t* pData, uint8_t Size);
 316      =6  StatusTypeDef USCI0_UART_Receive_IRQHandler(USCI0_HandleInfoDef* USCI0_HANDLE);
 317      =6  
 318      =6  
 319      =6  void USCI0_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 320      =6  FlagStatus USCI0_GetFlagStatus(USCI0_Flag_TypeDef USCI0_FLAG);
 321      =6  void USCI0_ClearFlag(USCI0_Flag_TypeDef USCI0_FLAG);
 322      =6  
 323      =6  
 324      =6  #if defined(SC95F8x2x) || defined(SC95F7x2x) || defined(SC95FS52x)
 339      =6  
 340      =6  #endif
 341      =6  
 342      =6  
  27      =5  #include "sc95f_usci1.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI1_H_
  12      =6  #define _sc95f_USCI1_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  #define USCI1_UART_BaudRate_FsysDIV12 0X00 
  18      =6  #define USCI1_UART_BaudRate_FsysDIV4 0X01  
  19      =6  
  20      =6  typedef enum
  21      =6  {
  22      =6    USCI1_Mode_SPI = (uint8_t)0x01, 
  23      =6    USCI1_Mode_TWI = (uint8_t)0x02, 
  24      =6    USCI1_Mode_UART = (uint8_t)0x03 
  25      =6  } USCI1_CommunicationMode_TypeDef;
  26      =6  
  27      =6  typedef enum
  28      =6  {
  29      =6    USCI1_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  30      =6    USCI1_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  31      =6  } USCI1_SPI_FirstBit_TypeDef;
  32      =6  
  33      =6  typedef enum
  34      =6  {
  35      =6    USCI1_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  36      =6    USCI1_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  37      =6    USCI1_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  38      =6    USCI1_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  39      =6    USCI1_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  40      =6    USCI1_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  41      =6    USCI1_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  42      =6    USCI1_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  43      =6  } USCI1_SPI_BaudRatePrescaler_TypeDef;
  44      =6  
  45      =6  typedef enum
  46      =6  {
  47      =6    USCI1_SPI_MODE_MASTER = (uint8_t)0x20, 
  48      =6    USCI1_SPI_MODE_SLAVE = (uint8_t)0x00   
  49      =6  } USCI1_SPI_Mode_TypeDef;
  50      =6  
  51      =6  typedef enum
  52      =6  {
  53      =6    USCI1_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  54      =6    USCI1_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  55      =6  } USCI1_SPI_ClockPolarity_TypeDef;
  56      =6  
  57      =6  typedef enum
  58      =6  {
  59      =6    USCI1_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  60      =6    USCI1_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  61      =6  } USCI1_SPI_ClockPhase_TypeDef;
  62      =6  
  63      =6  typedef enum
  64      =6  {
  65      =6    USCI1_SPI_TXE_DISINT = (uint8_t)0x00, 
  66      =6    USCI1_SPI_TXE_ENINT = (uint8_t)0x01   
  67      =6  } USCI1_SPI_TXE_INT_TypeDef;
  68      =6  
  69      =6  typedef enum
  70      =6  {
  71      =6    USCI1_SPI_DATA8 = (uint8_t)0x00, 
  72      =6    USCI1_SPI_DATA16 = (uint8_t)0x02 
  73      =6  } USCI1_TransmissionMode_TypeDef;
  74      =6  
  75      =6  typedef enum
  76      =6  {
  77      =6    USCI1_TWI_1024 = (uint8_t)0x00, 
  78      =6    USCI1_TWI_512 = (uint8_t)0x01,  
  79      =6    USCI1_TWI_256 = (uint8_t)0x02,  
  80      =6    USCI1_TWI_128 = (uint8_t)0x03,  
  81      =6    USCI1_TWI_64 = (uint8_t)0x04,   
  82      =6    USCI1_TWI_32 = (uint8_t)0x05,   
  83      =6    USCI1_TWI_16 = (uint8_t)0x06,   
  84      =6  } USCI1_TWI_MasterCommunicationRate_TypeDef;
  85      =6  
  86      =6  typedef enum
  87      =6  {
  88      =6    
  89      =6    USCI1_TWI_SlaveIdle = 0x00,           
  90      =6    USCI1_TWI_SlaveReceivedaAddress = 0x01,
  91      =6    USCI1_TWI_SlaveReceivedaData = 0x02,
  92      =6    USCI1_TWI_SlaveSendData = 0x03,
  93      =6    USCI1_TWI_SlaveReceivedaUACK = 0x04,
  94      =6    USCI1_TWI_SlaveDisableACK = 0x05,
  95      =6    USCI1_TWI_SlaveAddressError = 0x06,
  96      =6    
  97      =6    USCI1_TWI_MasterIdle = 0x00,          
  98      =6    USCI1_TWI_MasterSendAddress = 0x01,
  99      =6    USCI1_TWI_MasterSendData = 0x02,
 100      =6    USCI1_TWI_MasterReceivedaData = 0x03,
 101      =6    USCI1_TWI_MasterReceivedaUACK = 0x04,
 102      =6  } USCI1_TWIState_TypeDef;
 103      =6  
 104      =6  typedef enum
 105      =6  {
 106      =6    USCI1_UART_Mode_8B = 0X00,  
 107      =6    USCI1_UART_Mode_10B = 0X40, 
 108      =6    USCI1_UART_Mode_11B = 0X80  
 109      =6  } USCI1_UART_Mode_TypeDef;
 110      =6  
 111      =6  typedef enum
 112      =6  {
 113      =6    USCI1_UART_RX_ENABLE = 0X10, 
 114      =6    USCI1_UART_RX_DISABLE = 0X00 
 115      =6  } USCI1_UART_RX_TypeDef;
 116      =6  
 117      =6  typedef enum
 118      =6  {
 119      =6    USCI1_SPI_FLAG_SPIF = (uint8_t)0x80, 
 120      =6    USCI1_SPI_FLAG_WCOL = (uint8_t)0x40, 
 121      =6    USCI1_SPI_FLAG_TXE = (uint8_t)0x08,  
 122      =6    USCI1_TWI_FLAG_TWIF = (uint8_t)0x40, 
 123      =6    USCI1_TWI_FLAG_GCA = (uint8_t)0x10,  
 124      =6    USCI1_TWI_FLAG_MSTR = (uint8_t)0x20, 
 125      =6    USCI1_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 126      =6    USCI1_UART_FLAG_RI = (uint8_t)0x01, 
 127      =6    USCI1_UART_FLAG_TI = (uint8_t)0x02, 
 128      =6  } USCI1_Flag_TypeDef;
 129      =6  
 130      =6  typedef enum
 131      =6  {
 132      =6    USCI1_TWI_Write = 0x00, 
 133      =6    USCI1_TWI_Read = 0x01,  
 134      =6  } USCI1_TWI_RWType;
 135      =6  
 136      =6  typedef enum
 137      =6  {
 138      =6    USCI1_STATE_READY = 0x00,   
 139      =6    USCI1_STATE_BUSY = 0x01,    
 140      =6    USCI1_STATE_ERROR = 0x02,   
 141      =6    USCI1_STATE_TIMEOUT = 0x03,  
 142      =6          USCI1_STATE_WAIT = 0x04,   
 143      =6  } USCI1_StatusTypeDef;
 144      =6  
 145      =6  typedef struct __USCI1_HandleInfoDef
 146      =6  {
 147      =6    union 
 148      =6    {
 149      =6      uint8_t* Size_u8;              
 150      =6      uint16_t* Size_u16;           
 151      =6    }pTxBuffPtr;
 152      =6    uint8_t TxXferSize;              
 153      =6          uint8_t TxXferCount;            
 154      =6    union 
 155      =6    {
 156      =6      uint8_t* Size_u8;              
 157      =6      uint16_t* Size_u16;           
 158      =6    }pRxBuffPtr;
 159      =6    uint8_t RxXferSize;              
 160      =6          uint8_t RxXferCount;              
 161      =6    USCI1_StatusTypeDef TxState;      
 162      =6    USCI1_StatusTypeDef RxState;      
 163      =6  } USCI1_HandleInfoDef;
 164      =6  
 165      =6  
 166      =6  void USCI1_DeInit(void);
 167      =6  
 168      =6  
 169      =6  void USCI1_SPI_Init(USCI1_SPI_FirstBit_TypeDef FirstBit,
 170      =6                      USCI1_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI1_SPI_Mode_TypeDef Mode,
 171      =6                      USCI1_SPI_ClockPolarity_TypeDef ClockPolarity, USCI1_SPI_ClockPhase_TypeDef ClockPhase
             -,
 172      =6                      USCI1_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI1_TransmissionMode_TypeDef TransmissionMode
             -);
 173      =6  void USCI1_TransmissionMode(USCI1_TransmissionMode_TypeDef TransmissionMode);
 174      =6  void USCI1_SPI_Cmd(FunctionalState NewState);
 175      =6  void USCI1_SPI_SendData_8(uint8_t Data);
 176      =6  uint8_t USCI1_SPI_ReceiveData_8(void);
 177      =6  void USCI1_SPI_SendData_16(uint16_t Data);
 178      =6  uint16_t USCI1_SPI_ReceiveData_16(void);
 179      =6  
 180      =6  StatusTypeDef USCI1_SPI_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t 
             -Timeout);
 181      =6  StatusTypeDef USCI1_SPI_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 182      =6  StatusTypeDef USCI1_SPI_TransmitReceive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 183      =6  
 184      =6  StatusTypeDef USCI1_SPI_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 185      =6  StatusTypeDef USCI1_SPI_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 186      =6  StatusTypeDef USCI1_SPI_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 187      =6  StatusTypeDef USCI1_SPI_TransmitReceive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 188      =6  
 189      =6  
 190      =6  void USCI1_TWI_Slave_Init(uint8_t TWI_Address);
 191      =6  void USCI1_TWI_MasterCommunicationRate(USCI1_TWI_MasterCommunicationRate_TypeDef
 192      =6                                         TWI_MasterCommunicationRate);
 193      =6  void USCI1_TWI_Start(void);
 194      =6  void USCI1_TWI_MasterModeStop(void);
 195      =6  void USCI1_TWI_SendAddr(uint8_t Addr, USCI1_TWI_RWType RW);
 196      =6  void USCI1_TWI_SlaveClockExtension(FunctionalState NewState);
 197      =6  void USCI1_TWI_AcknowledgeConfig(FunctionalState NewState);
 198      =6  void USCI1_TWI_GeneralCallCmd(FunctionalState NewState);
 199      =6  FlagStatus USCI1_GetTWIStatus(USCI1_TWIState_TypeDef USCI1_TWIState);
 200      =6  void USCI1_TWI_Cmd(FunctionalState NewState);
 201      =6  void USCI1_TWI_SendData(uint8_t Data);
 202      =6  uint8_t USCI1_TWI_ReceiveData(void);
 203      =6  
 204      =6  StatusTypeDef USCI1_TWI_Master_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 205      =6  StatusTypeDef USCI1_TWI_Slave_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 206      =6  
 207      =6  StatusTypeDef USCI1_TWI_Master_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 208      =6  StatusTypeDef USCI1_TWI_Master_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 209      =6  
 210      =6  StatusTypeDef USCI1_TWI_Slave_Transmit_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 211      =6  StatusTypeDef USCI1_TWI_Slave_Transmit_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 212      =6  
 213      =6  StatusTypeDef USCI1_TWI_Master_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 214      =6  StatusTypeDef USCI1_TWI_Slave_Receive(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 215      =6  
 216      =6  StatusTypeDef USCI1_TWI_Master_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 217      =6  StatusTypeDef USCI1_TWI_Master_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 218      =6  
 219      =6  StatusTypeDef USCI1_TWI_Slave_Receive_IT(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t* pData, uint8_t Size);
 220      =6  StatusTypeDef USCI1_TWI_Slave_Receive_IRQHandler(USCI1_HandleInfoDef* USCI1_HANDLE);
 221      =6  
 222      =6  
 223      =6  void USCI1_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI1_UART_Mode_TypeDef Mode,
 224      =6                       USCI1_UART_RX_TypeDef RxMode);
 225      =6  void USCI1_UART_SendData8(uint8_t Data);
 226      =6  uint8_t USCI1_UART_ReceiveData8(void);
 227      =6  void USCI1_UART_SendData9(uint16_t Data);
 228      =6  uint16_t USCI1_UART_ReceiveData9(void);
 229      =6  
 230      =6  StatusTypeDef USCI1_UART_Transmit(USCI1_HandleInfoDef* USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_
             -t Timeout);
 231      =6  StatusTypeDef USCI1_UART_Transmit_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 232      =6  StatusTypeDef USCI1_UART_Transmit_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 233      =6  StatusTypeDef USCI1_UART_Receive(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size, uint32_t
             - Timeout);
 234      =6  StatusTypeDef USCI1_UART_Receive_IT(USCI1_HandleInfoDef *USCI1_HANDLE, uint8_t *pData, uint8_t Size);
 235      =6  StatusTypeDef USCI1_UART_Receive_IRQHandler(USCI1_HandleInfoDef *USCI1_HANDLE);
 236      =6  
 237      =6  
 238      =6  void USCI1_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 239      =6  FlagStatus USCI1_GetFlagStatus(USCI1_Flag_TypeDef USCI1_FLAG);
 240      =6  void USCI1_ClearFlag(USCI1_Flag_TypeDef USCI1_FLAG);
 241      =6  
 242      =6  #endif
 243      =6  
 244      =6  
  28      =5  #include "sc95f_usci2.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI2_H_
  12      =6  #define _sc95f_USCI2_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI2_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI2_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI2_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI2_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI2_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI2_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI2_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI2_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI2_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI2_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI2_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI2_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI2_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI2_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI2_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI2_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI2_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI2_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI2_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI2_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI2_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI2_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI2_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI2_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI2_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI2_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI2_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI2_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI2_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI2_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI2_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI2_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI2_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI2_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI2_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI2_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI2_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI2_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI2_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI2_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI2_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI2_TWI_SlaveIdle = 0x00,
  88      =6    USCI2_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI2_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI2_TWI_SlaveSendData = 0x03,
  91      =6    USCI2_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI2_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI2_TWI_SlaveAddressError = 0x06,
  94      =6    USCI2_TWI_MasterIdle = 0x00,
  95      =6    USCI2_TWI_MasterSendAddress = 0x01,
  96      =6    USCI2_TWI_MasterSendData = 0x02,
  97      =6    USCI2_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI2_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI2_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI2_UART_Mode_8B = 0X00,  
 104      =6    USCI2_UART_Mode_10B = 0X40, 
 105      =6    USCI2_UART_Mode_11B = 0X80  
 106      =6  } USCI2_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI2_UART_RX_ENABLE = 0X10, 
 111      =6    USCI2_UART_RX_DISABLE = 0X00 
 112      =6  } USCI2_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI2_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI2_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI2_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI2_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI2_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI2_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI2_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI2_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI2_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI2_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI2_TWI_Write = 0x00, 
 130      =6    USCI2_TWI_Read = 0x01,  
 131      =6  } USCI2_TWI_RWType;
 132      =6  
 133      =6  typedef enum
 134      =6  {
 135      =6    USCI2_STATE_READY = 0x00,   
 136      =6    USCI2_STATE_BUSY = 0x01,    
 137      =6    USCI2_STATE_ERROR = 0x02,   
 138      =6    USCI2_STATE_TIMEOUT = 0x03,  
 139      =6          USCI2_STATE_WAIT = 0x04,   
 140      =6  } USCI2_StatusTypeDef;
 141      =6  
 142      =6  typedef struct __USCI2_HandleInfoDef
 143      =6  {
 144      =6    union
 145      =6    {
 146      =6      uint8_t* Size_u8;              
 147      =6      uint16_t* Size_u16;           
 148      =6    } pTxBuffPtr;
 149      =6    uint8_t TxXferSize;              
 150      =6    uint8_t TxXferCount;            
 151      =6    union
 152      =6    {
 153      =6      uint8_t* Size_u8;              
 154      =6      uint16_t* Size_u16;           
 155      =6    } pRxBuffPtr;
 156      =6    uint8_t RxXferSize;              
 157      =6    uint8_t RxXferCount;              
 158      =6    USCI2_StatusTypeDef TxState;      
 159      =6    USCI2_StatusTypeDef RxState;      
 160      =6  } USCI2_HandleInfoDef;
 161      =6  
 162      =6  void USCI2_DeInit(void);
 163      =6  
 164      =6  void USCI2_SPI_Init(USCI2_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI2_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI2_SPI_Mode_TypeDef Mode,
 166      =6                      USCI2_SPI_ClockPolarity_TypeDef ClockPolarity, USCI2_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI2_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI2_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI2_TransmissionMode(USCI2_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI2_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI2_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI2_SPI_ReceiveData_8(void);
 172      =6  void USCI2_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI2_SPI_ReceiveData_16(void);
 174      =6  
 175      =6  StatusTypeDef USCI2_SPI_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =6  StatusTypeDef USCI2_SPI_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =6  StatusTypeDef USCI2_SPI_TransmitReceive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =6  
 179      =6  StatusTypeDef USCI2_SPI_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 180      =6  StatusTypeDef USCI2_SPI_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI2_SPI_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 182      =6  StatusTypeDef USCI2_SPI_TransmitReceive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =6  
 184      =6  
 185      =6  void USCI2_TWI_Slave_Init(uint8_t TWI_Address);
 186      =6  void USCI2_TWI_MasterCommunicationRate(USCI2_TWI_MasterCommunicationRate_TypeDef
 187      =6                                         TWI_MasterCommunicationRate);
 188      =6  void USCI2_TWI_Start(void);
 189      =6  void USCI2_TWI_MasterModeStop(void);
 190      =6  void USCI2_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =6  void USCI2_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =6  void USCI2_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =6  FlagStatus USCI2_GetTWIStatus(USCI2_TWIState_TypeDef USCI2_TWIState);
 194      =6  void USCI2_TWI_Cmd(FunctionalState NewState);
 195      =6  void USCI2_TWI_SendAddr(uint8_t Addr, USCI2_TWI_RWType RW);
 196      =6  void USCI2_TWI_SendData(uint8_t Data);
 197      =6  uint8_t USCI2_TWI_ReceiveData(void);
 198      =6  
 199      =6  StatusTypeDef USCI2_TWI_Master_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =6  StatusTypeDef USCI2_TWI_Slave_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =6  
 202      =6  StatusTypeDef USCI2_TWI_Master_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =6  StatusTypeDef USCI2_TWI_Master_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 204      =6  
 205      =6  StatusTypeDef USCI2_TWI_Slave_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =6  StatusTypeDef USCI2_TWI_Slave_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 207      =6  
 208      =6  StatusTypeDef USCI2_TWI_Master_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =6  StatusTypeDef USCI2_TWI_Slave_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =6  
 211      =6  StatusTypeDef USCI2_TWI_Master_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =6  StatusTypeDef USCI2_TWI_Master_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 213      =6  
 214      =6  StatusTypeDef USCI2_TWI_Slave_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 215      =6  StatusTypeDef USCI2_TWI_Slave_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 216      =6  
 217      =6  
 218      =6  void USCI2_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI2_UART_Mode_TypeDef Mode,
 219      =6                       USCI2_UART_RX_TypeDef RxMode);
 220      =6  void USCI2_UART_SendData8(uint8_t Data);
 221      =6  uint8_t USCI2_UART_ReceiveData8(void);
 222      =6  void USCI2_UART_SendData9(uint16_t Data);
 223      =6  uint16_t USCI2_UART_ReceiveData9(void);
 224      =6  
 225      =6  StatusTypeDef USCI2_UART_Transmit(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =6  StatusTypeDef USCI2_UART_Transmit_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 227      =6  StatusTypeDef USCI2_UART_Transmit_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 228      =6  StatusTypeDef USCI2_UART_Receive(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =6  StatusTypeDef USCI2_UART_Receive_IT(USCI2_HandleInfoDef* USCI2_HANDLE, uint8_t* pData, uint8_t Size);
 230      =6  StatusTypeDef USCI2_UART_Receive_IRQHandler(USCI2_HandleInfoDef* USCI2_HANDLE);
 231      =6  
 232      =6  
 233      =6  void USCI2_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =6  FlagStatus USCI2_GetFlagStatus(USCI2_Flag_TypeDef USCI2_FLAG);
 235      =6  void USCI2_ClearFlag(USCI2_Flag_TypeDef USCI2_FLAG);
 236      =6  
 237      =6  #endif
 238      =6  
 239      =6  
  29      =5  #include "sc95f_usci3.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI3_H_
  12      =6  #define _sc95f_USCI3_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI3_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI3_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI3_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI3_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI3_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI3_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI3_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI3_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI3_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI3_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI3_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI3_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI3_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI3_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI3_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI3_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI3_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI3_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI3_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI3_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI3_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI3_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI3_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI3_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI3_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI3_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI3_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI3_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI3_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI3_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI3_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI3_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI3_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI3_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI3_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI3_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI3_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI3_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI3_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI3_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI3_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI3_TWI_SlaveIdle = 0x00,
  88      =6    USCI3_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI3_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI3_TWI_SlaveSendData = 0x03,
  91      =6    USCI3_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI3_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI3_TWI_SlaveAddressError = 0x06,
  94      =6    USCI3_TWI_MasterIdle = 0x00,
  95      =6    USCI3_TWI_MasterSendAddress = 0x01,
  96      =6    USCI3_TWI_MasterSendData = 0x02,
  97      =6    USCI3_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI3_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI3_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI3_UART_Mode_8B = 0X00,  
 104      =6    USCI3_UART_Mode_10B = 0X40, 
 105      =6    USCI3_UART_Mode_11B = 0X80  
 106      =6  } USCI3_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI3_UART_RX_ENABLE = 0X10, 
 111      =6    USCI3_UART_RX_DISABLE = 0X00 
 112      =6  } USCI3_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI3_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI3_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI3_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI3_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI3_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI3_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI3_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI3_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI3_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI3_Flag_TypeDef;
 126      =6  
 127      =6  
 128      =6  typedef enum
 129      =6  {
 130      =6    USCI3_STATE_READY = 0x00,   
 131      =6    USCI3_STATE_BUSY = 0x01,    
 132      =6    USCI3_STATE_ERROR = 0x02,   
 133      =6    USCI3_STATE_TIMEOUT = 0x03,  
 134      =6    USCI3_STATE_WAIT = 0x04,   
 135      =6  } USCI3_StatusTypeDef;
 136      =6  
 137      =6  typedef struct __USCI3_HandleInfoDef
 138      =6  {
 139      =6    union
 140      =6    {
 141      =6      uint8_t* Size_u8;              
 142      =6      uint16_t* Size_u16;           
 143      =6    } pTxBuffPtr;
 144      =6    uint8_t TxXferSize;              
 145      =6    uint8_t TxXferCount;            
 146      =6    union
 147      =6    {
 148      =6      uint8_t* Size_u8;              
 149      =6      uint16_t* Size_u16;           
 150      =6    } pRxBuffPtr;
 151      =6    uint8_t RxXferSize;              
 152      =6    uint8_t RxXferCount;              
 153      =6    USCI3_StatusTypeDef TxState;      
 154      =6    USCI3_StatusTypeDef RxState;      
 155      =6  } USCI3_HandleInfoDef;
 156      =6  typedef enum
 157      =6  {
 158      =6    USCI3_TWI_Write = 0x00, 
 159      =6    USCI3_TWI_Read = 0x01,  
 160      =6  } USCI3_TWI_RWType;
 161      =6  
 162      =6  void USCI3_DeInit(void);
 163      =6  
 164      =6  void USCI3_SPI_Init(USCI3_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI3_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI3_SPI_Mode_TypeDef Mode,
 166      =6                      USCI3_SPI_ClockPolarity_TypeDef ClockPolarity, USCI3_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI3_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI3_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI3_TransmissionMode(USCI3_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI3_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI3_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI3_SPI_ReceiveData_8(void);
 172      =6  void USCI3_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI3_SPI_ReceiveData_16(void);
 174      =6  StatusTypeDef USCI3_SPI_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =6  StatusTypeDef USCI3_SPI_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =6  StatusTypeDef USCI3_SPI_TransmitReceive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =6  
 178      =6  StatusTypeDef USCI3_SPI_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 179      =6  StatusTypeDef USCI3_SPI_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 180      =6  StatusTypeDef USCI3_SPI_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI3_SPI_TransmitReceive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =6  
 183      =6  
 184      =6  void USCI3_TWI_Slave_Init(uint8_t TWI_Address);
 185      =6  void USCI3_TWI_MasterCommunicationRate(USCI3_TWI_MasterCommunicationRate_TypeDef
 186      =6                                         TWI_MasterCommunicationRate);
 187      =6  void USCI3_TWI_Start(void);
 188      =6  void USCI3_TWI_MasterModeStop(void);
 189      =6  void USCI3_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =6  void USCI3_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =6  void USCI3_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =6  FlagStatus USCI3_GetTWIStatus(USCI3_TWIState_TypeDef USCI3_TWIState);
 193      =6  void USCI3_TWI_Cmd(FunctionalState NewState);
 194      =6  void USCI3_TWI_SendData(uint8_t Data);
 195      =6  uint8_t USCI3_TWI_ReceiveData(void);
 196      =6  
 197      =6  StatusTypeDef USCI3_TWI_Master_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 198      =6  StatusTypeDef USCI3_TWI_Slave_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 199      =6  
 200      =6  StatusTypeDef USCI3_TWI_Master_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 201      =6  StatusTypeDef USCI3_TWI_Master_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 202      =6  
 203      =6  StatusTypeDef USCI3_TWI_Slave_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 204      =6  StatusTypeDef USCI3_TWI_Slave_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 205      =6  
 206      =6  StatusTypeDef USCI3_TWI_Master_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 207      =6  StatusTypeDef USCI3_TWI_Slave_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 208      =6  
 209      =6  StatusTypeDef USCI3_TWI_Master_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 210      =6  StatusTypeDef USCI3_TWI_Master_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 211      =6  
 212      =6  StatusTypeDef USCI3_TWI_Slave_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 213      =6  StatusTypeDef USCI3_TWI_Slave_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 214      =6  
 215      =6  
 216      =6  void USCI3_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI3_UART_Mode_TypeDef Mode,
 217      =6                       USCI3_UART_RX_TypeDef RxMode);
 218      =6  void USCI3_UART_SendData8(uint8_t Data);
 219      =6  uint8_t USCI3_UART_ReceiveData8(void);
 220      =6  void USCI3_UART_SendData9(uint16_t Data);
 221      =6  uint16_t USCI3_UART_ReceiveData9(void);
 222      =6  uint16_t USCI3_UART_ReceiveData9(void);
 223      =6  
 224      =6  StatusTypeDef USCI3_UART_Transmit(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 225      =6  StatusTypeDef USCI3_UART_Transmit_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 226      =6  StatusTypeDef USCI3_UART_Transmit_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 227      =6  StatusTypeDef USCI3_UART_Receive(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 228      =6  StatusTypeDef USCI3_UART_Receive_IT(USCI3_HandleInfoDef* USCI3_HANDLE, uint8_t* pData, uint8_t Size);
 229      =6  StatusTypeDef USCI3_UART_Receive_IRQHandler(USCI3_HandleInfoDef* USCI3_HANDLE);
 230      =6  
 231      =6  void USCI3_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 232      =6  FlagStatus USCI3_GetFlagStatus(USCI3_Flag_TypeDef USCI3_FLAG);
 233      =6  void USCI3_ClearFlag(USCI3_Flag_TypeDef USCI3_FLAG);
 234      =6  void USCI3_TWI_SendAddr(uint8_t Addr, USCI3_TWI_RWType RW);
 235      =6  
 236      =6  #endif
 237      =6  
 238      =6  
  30      =5  #include "sc95f_usci4.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI4_H_
  12      =6  #define _sc95f_USCI4_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI4_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI4_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI4_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI4_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI4_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI4_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI4_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI4_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI4_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI4_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI4_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI4_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI4_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI4_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI4_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI4_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI4_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI4_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI4_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI4_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI4_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI4_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI4_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI4_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI4_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI4_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI4_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI4_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI4_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI4_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI4_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI4_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI4_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI4_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI4_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI4_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI4_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI4_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI4_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI4_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI4_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI4_TWI_SlaveIdle = 0x00,
  88      =6    USCI4_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI4_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI4_TWI_SlaveSendData = 0x03,
  91      =6    USCI4_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI4_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI4_TWI_SlaveAddressError = 0x06,
  94      =6    USCI4_TWI_MasterIdle = 0x00,
  95      =6    USCI4_TWI_MasterSendAddress = 0x01,
  96      =6    USCI4_TWI_MasterSendData = 0x02,
  97      =6    USCI4_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI4_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI4_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI4_UART_Mode_8B = 0X00,  
 104      =6    USCI4_UART_Mode_10B = 0X40, 
 105      =6    USCI4_UART_Mode_11B = 0X80  
 106      =6  } USCI4_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI4_UART_RX_ENABLE = 0X10, 
 111      =6    USCI4_UART_RX_DISABLE = 0X00 
 112      =6  } USCI4_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI4_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI4_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI4_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI4_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI4_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI4_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI4_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI4_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI4_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI4_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI4_STATE_READY = 0x00,   
 130      =6    USCI4_STATE_BUSY = 0x01,    
 131      =6    USCI4_STATE_ERROR = 0x02,   
 132      =6    USCI4_STATE_TIMEOUT = 0x03,  
 133      =6    USCI4_STATE_WAIT = 0x04,   
 134      =6  } USCI4_StatusTypeDef;
 135      =6  
 136      =6  typedef struct __USCI4_HandleInfoDef
 137      =6  {
 138      =6    union
 139      =6    {
 140      =6      uint8_t* Size_u8;              
 141      =6      uint16_t* Size_u16;           
 142      =6    } pTxBuffPtr;
 143      =6    uint8_t TxXferSize;              
 144      =6    uint8_t TxXferCount;            
 145      =6    union
 146      =6    {
 147      =6      uint8_t* Size_u8;              
 148      =6      uint16_t* Size_u16;           
 149      =6    } pRxBuffPtr;
 150      =6    uint8_t RxXferSize;              
 151      =6    uint8_t RxXferCount;              
 152      =6    USCI4_StatusTypeDef TxState;      
 153      =6    USCI4_StatusTypeDef RxState;      
 154      =6  } USCI4_HandleInfoDef;
 155      =6  
 156      =6  typedef enum
 157      =6  {
 158      =6    USCI4_TWI_Write = 0x00, 
 159      =6    USCI4_TWI_Read = 0x01,  
 160      =6  } USCI4_TWI_RWType;
 161      =6  
 162      =6  void USCI4_DeInit(void);
 163      =6  
 164      =6  void USCI4_SPI_Init(USCI4_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI4_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI4_SPI_Mode_TypeDef Mode,
 166      =6                      USCI4_SPI_ClockPolarity_TypeDef ClockPolarity, USCI4_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI4_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI4_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI4_TransmissionMode(USCI4_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI4_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI4_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI4_SPI_ReceiveData_8(void);
 172      =6  void USCI4_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI4_SPI_ReceiveData_16(void);
 174      =6  
 175      =6  StatusTypeDef USCI4_SPI_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 176      =6  StatusTypeDef USCI4_SPI_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 177      =6  StatusTypeDef USCI4_SPI_TransmitReceive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 178      =6  
 179      =6  StatusTypeDef USCI4_SPI_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 180      =6  StatusTypeDef USCI4_SPI_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI4_SPI_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 182      =6  StatusTypeDef USCI4_SPI_TransmitReceive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 183      =6  
 184      =6  
 185      =6  void USCI4_TWI_Slave_Init(uint8_t TWI_Address);
 186      =6  void USCI4_TWI_MasterCommunicationRate(USCI4_TWI_MasterCommunicationRate_TypeDef
 187      =6                                         TWI_MasterCommunicationRate);
 188      =6  void USCI4_TWI_Start(void);
 189      =6  void USCI4_TWI_MasterModeStop(void);
 190      =6  void USCI4_TWI_SlaveClockExtension(FunctionalState NewState);
 191      =6  void USCI4_TWI_AcknowledgeConfig(FunctionalState NewState);
 192      =6  void USCI4_TWI_GeneralCallCmd(FunctionalState NewState);
 193      =6  FlagStatus USCI4_GetTWIStatus(USCI4_TWIState_TypeDef USCI4_TWIState);
 194      =6  void USCI4_TWI_Cmd(FunctionalState NewState);
 195      =6  void USCI4_TWI_SendAddr(uint8_t Addr, USCI4_TWI_RWType RW);
 196      =6  void USCI4_TWI_SendData(uint8_t Data);
 197      =6  uint8_t USCI4_TWI_ReceiveData(void);
 198      =6  
 199      =6  StatusTypeDef USCI4_TWI_Master_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 200      =6  StatusTypeDef USCI4_TWI_Slave_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 201      =6  
 202      =6  StatusTypeDef USCI4_TWI_Master_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 203      =6  StatusTypeDef USCI4_TWI_Master_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 204      =6  
 205      =6  StatusTypeDef USCI4_TWI_Slave_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 206      =6  StatusTypeDef USCI4_TWI_Slave_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 207      =6  
 208      =6  StatusTypeDef USCI4_TWI_Master_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 209      =6  StatusTypeDef USCI4_TWI_Slave_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 210      =6  
 211      =6  StatusTypeDef USCI4_TWI_Master_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 212      =6  StatusTypeDef USCI4_TWI_Master_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 213      =6  
 214      =6  StatusTypeDef USCI4_TWI_Slave_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 215      =6  StatusTypeDef USCI4_TWI_Slave_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 216      =6  
 217      =6  
 218      =6  void USCI4_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI4_UART_Mode_TypeDef Mode,
 219      =6                       USCI4_UART_RX_TypeDef RxMode);
 220      =6  void USCI4_UART_SendData8(uint8_t Data);
 221      =6  uint8_t USCI4_UART_ReceiveData8(void);
 222      =6  void USCI4_UART_SendData9(uint16_t Data);
 223      =6  uint16_t USCI4_UART_ReceiveData9(void);
 224      =6  uint16_t USCI4_UART_ReceiveData9(void);
 225      =6  
 226      =6  StatusTypeDef USCI4_UART_Transmit(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 227      =6  StatusTypeDef USCI4_UART_Transmit_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 228      =6  StatusTypeDef USCI4_UART_Transmit_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 229      =6  StatusTypeDef USCI4_UART_Receive(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 230      =6  StatusTypeDef USCI4_UART_Receive_IT(USCI4_HandleInfoDef* USCI4_HANDLE, uint8_t* pData, uint8_t Size);
 231      =6  StatusTypeDef USCI4_UART_Receive_IRQHandler(USCI4_HandleInfoDef* USCI4_HANDLE);
 232      =6  
 233      =6  
 234      =6  void USCI4_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 235      =6  FlagStatus USCI4_GetFlagStatus(USCI4_Flag_TypeDef USCI4_FLAG);
 236      =6  void USCI4_ClearFlag(USCI4_Flag_TypeDef USCI4_FLAG);
 237      =6  
 238      =6  #endif
 239      =6  
 240      =6  
  31      =5  #include "sc95f_usci5.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_USCI5_H_
  12      =6  #define _sc95f_USCI5_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  #define USCI5_UART_BaudRate_FsysDIV12 0X00 
  17      =6  #define USCI5_UART_BaudRate_FsysDIV4 0X01  
  18      =6  
  19      =6  typedef enum
  20      =6  {
  21      =6    USCI5_Mode_SPI = (uint8_t)0x01, 
  22      =6    USCI5_Mode_TWI = (uint8_t)0x02, 
  23      =6    USCI5_Mode_UART = (uint8_t)0x03 
  24      =6  } USCI5_CommunicationMode_TypeDef;
  25      =6  
  26      =6  typedef enum
  27      =6  {
  28      =6    USCI5_SPI_FIRSTBIT_MSB = (uint8_t)0x00, 
  29      =6    USCI5_SPI_FIRSTBIT_LSB = (uint8_t)0x04  
  30      =6  } USCI5_SPI_FirstBit_TypeDef;
  31      =6  
  32      =6  typedef enum
  33      =6  {
  34      =6    USCI5_SPI_BAUDRATEPRESCALER_1 = (uint8_t)0x00,  
  35      =6    USCI5_SPI_BAUDRATEPRESCALER_2 = (uint8_t)0x01,  
  36      =6    USCI5_SPI_BAUDRATEPRESCALER_4 = (uint8_t)0x02,  
  37      =6    USCI5_SPI_BAUDRATEPRESCALER_8 = (uint8_t)0x03,  
  38      =6    USCI5_SPI_BAUDRATEPRESCALER_16 = (uint8_t)0x04, 
  39      =6    USCI5_SPI_BAUDRATEPRESCALER_32 = (uint8_t)0x05, 
  40      =6    USCI5_SPI_BAUDRATEPRESCALER_64 = (uint8_t)0x06, 
  41      =6    USCI5_SPI_BAUDRATEPRESCALER_128 = (uint8_t)0x07 
  42      =6  } USCI5_SPI_BaudRatePrescaler_TypeDef;
  43      =6  
  44      =6  typedef enum
  45      =6  {
  46      =6    USCI5_SPI_MODE_MASTER = (uint8_t)0x20, 
  47      =6    USCI5_SPI_MODE_SLAVE = (uint8_t)0x00   
  48      =6  } USCI5_SPI_Mode_TypeDef;
  49      =6  
  50      =6  typedef enum
  51      =6  {
  52      =6    USCI5_SPI_CLOCKPOLARITY_LOW = (uint8_t)0x00, 
  53      =6    USCI5_SPI_CLOCKPOLARITY_HIGH = (uint8_t)0x10 
  54      =6  } USCI5_SPI_ClockPolarity_TypeDef;
  55      =6  
  56      =6  typedef enum
  57      =6  {
  58      =6    USCI5_SPI_CLOCKPHASE_1EDGE = (uint8_t)0x00, 
  59      =6    USCI5_SPI_CLOCKPHASE_2EDGE = (uint8_t)0x08  
  60      =6  } USCI5_SPI_ClockPhase_TypeDef;
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    USCI5_SPI_TXE_DISINT = (uint8_t)0x00, 
  65      =6    USCI5_SPI_TXE_ENINT = (uint8_t)0x01   
  66      =6  } USCI5_SPI_TXE_INT_TypeDef;
  67      =6  
  68      =6  typedef enum
  69      =6  {
  70      =6    USCI5_SPI_DATA8 = (uint8_t)0x00, 
  71      =6    USCI5_SPI_DATA16 = (uint8_t)0x01 
  72      =6  } USCI5_TransmissionMode_TypeDef;
  73      =6  
  74      =6  typedef enum
  75      =6  {
  76      =6    USCI5_TWI_1024 = (uint8_t)0x00, 
  77      =6    USCI5_TWI_512 = (uint8_t)0x01,  
  78      =6    USCI5_TWI_256 = (uint8_t)0x02,  
  79      =6    USCI5_TWI_128 = (uint8_t)0x03,  
  80      =6    USCI5_TWI_64 = (uint8_t)0x04,   
  81      =6    USCI5_TWI_32 = (uint8_t)0x05,   
  82      =6    USCI5_TWI_16 = (uint8_t)0x06,   
  83      =6  } USCI5_TWI_MasterCommunicationRate_TypeDef;
  84      =6  
  85      =6  typedef enum
  86      =6  {
  87      =6    USCI5_TWI_SlaveIdle = 0x00,
  88      =6    USCI5_TWI_SlaveReceivedaAddress = 0x01,
  89      =6    USCI5_TWI_SlaveReceivedaData = 0x02,
  90      =6    USCI5_TWI_SlaveSendData = 0x03,
  91      =6    USCI5_TWI_SlaveReceivedaUACK = 0x04,
  92      =6    USCI5_TWI_SlaveDisableACK = 0x05,
  93      =6    USCI5_TWI_SlaveAddressError = 0x06,
  94      =6    USCI5_TWI_MasterIdle = 0x00,
  95      =6    USCI5_TWI_MasterSendAddress = 0x01,
  96      =6    USCI5_TWI_MasterSendData = 0x02,
  97      =6    USCI5_TWI_MasterReceivedaData = 0x03,
  98      =6    USCI5_TWI_MasterReceivedaUACK = 0x04,
  99      =6  } USCI5_TWIState_TypeDef;
 100      =6  
 101      =6  typedef enum
 102      =6  {
 103      =6    USCI5_UART_Mode_8B = 0X00,  
 104      =6    USCI5_UART_Mode_10B = 0X40, 
 105      =6    USCI5_UART_Mode_11B = 0X80  
 106      =6  } USCI5_UART_Mode_TypeDef;
 107      =6  
 108      =6  typedef enum
 109      =6  {
 110      =6    USCI5_UART_RX_ENABLE = 0X10, 
 111      =6    USCI5_UART_RX_DISABLE = 0X00 
 112      =6  } USCI5_UART_RX_TypeDef;
 113      =6  
 114      =6  typedef enum
 115      =6  {
 116      =6    USCI5_SPI_FLAG_SPIF = (uint8_t)0x80, 
 117      =6    USCI5_SPI_FLAG_WCOL = (uint8_t)0x40, 
 118      =6    USCI5_SPI_FLAG_TXE = (uint8_t)0x08,  
 119      =6    USCI5_TWI_FLAG_TWIF = (uint8_t)0x40, 
 120      =6    USCI5_TWI_FLAG_GCA = (uint8_t)0x10,  
 121      =6    USCI5_TWI_FLAG_MSTR = (uint8_t)0x20, 
 122      =6    USCI5_TWI_FLAG_TXRXnE = (uint8_t)0x80,
 123      =6    USCI5_UART_FLAG_RI = (uint8_t)0x01, 
 124      =6    USCI5_UART_FLAG_TI = (uint8_t)0x02, 
 125      =6  } USCI5_Flag_TypeDef;
 126      =6  
 127      =6  typedef enum
 128      =6  {
 129      =6    USCI5_TWI_Write = 0x00, 
 130      =6    USCI5_TWI_Read = 0x01,  
 131      =6  } USCI5_TWI_RWType;
 132      =6  
 133      =6  typedef enum
 134      =6  {
 135      =6    USCI5_STATE_READY = 0x00,   
 136      =6    USCI5_STATE_BUSY = 0x01,    
 137      =6    USCI5_STATE_ERROR = 0x02,   
 138      =6    USCI5_STATE_TIMEOUT = 0x03,  
 139      =6    USCI5_STATE_WAIT = 0x04,   
 140      =6  } USCI5_StatusTypeDef;
 141      =6  
 142      =6  typedef struct __USCI5_HandleInfoDef
 143      =6  {
 144      =6    union
 145      =6    {
 146      =6      uint8_t* Size_u8;              
 147      =6      uint16_t* Size_u16;           
 148      =6    } pTxBuffPtr;
 149      =6    uint8_t TxXferSize;              
 150      =6    uint8_t TxXferCount;            
 151      =6    union
 152      =6    {
 153      =6      uint8_t* Size_u8;              
 154      =6      uint16_t* Size_u16;           
 155      =6    } pRxBuffPtr;
 156      =6    uint8_t RxXferSize;              
 157      =6    uint8_t RxXferCount;              
 158      =6    USCI5_StatusTypeDef TxState;      
 159      =6    USCI5_StatusTypeDef RxState;      
 160      =6  } USCI5_HandleInfoDef;
 161      =6  
 162      =6  void USCI5_DeInit(void);
 163      =6  
 164      =6  void USCI5_SPI_Init(USCI5_SPI_FirstBit_TypeDef FirstBit,
 165      =6                      USCI5_SPI_BaudRatePrescaler_TypeDef BaudRatePrescaler, USCI5_SPI_Mode_TypeDef Mode,
 166      =6                      USCI5_SPI_ClockPolarity_TypeDef ClockPolarity, USCI5_SPI_ClockPhase_TypeDef ClockPhase
             -,
 167      =6                      USCI5_SPI_TXE_INT_TypeDef SPI_TXE_INT, USCI5_TransmissionMode_TypeDef TransmissionMode
             -);
 168      =6  void USCI5_TransmissionMode(USCI5_TransmissionMode_TypeDef TransmissionMode);
 169      =6  void USCI5_SPI_Cmd(FunctionalState NewState);
 170      =6  void USCI5_SPI_SendData_8(uint8_t Data);
 171      =6  uint8_t USCI5_SPI_ReceiveData_8(void);
 172      =6  void USCI5_SPI_SendData_16(uint16_t Data);
 173      =6  uint16_t USCI5_SPI_ReceiveData_16(void);
 174      =6  StatusTypeDef USCI5_SPI_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t 
             -Timeout);
 175      =6  StatusTypeDef USCI5_SPI_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 176      =6  StatusTypeDef USCI5_SPI_TransmitReceive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* pRxD
             -ata, uint8_t Size, uint32_t Timeout);
 177      =6  
 178      =6  StatusTypeDef USCI5_SPI_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 179      =6  StatusTypeDef USCI5_SPI_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 180      =6  StatusTypeDef USCI5_SPI_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 181      =6  StatusTypeDef USCI5_SPI_TransmitReceive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pTxData, uint8_t* p
             -RxData, uint8_t Size);
 182      =6  
 183      =6  
 184      =6  void USCI5_TWI_Slave_Init(uint8_t TWI_Address);
 185      =6  void USCI5_TWI_MasterCommunicationRate(USCI5_TWI_MasterCommunicationRate_TypeDef
 186      =6                                         TWI_MasterCommunicationRate);
 187      =6  void USCI5_TWI_Start(void);
 188      =6  void USCI5_TWI_MasterModeStop(void);
 189      =6  void USCI5_TWI_SlaveClockExtension(FunctionalState NewState);
 190      =6  void USCI5_TWI_AcknowledgeConfig(FunctionalState NewState);
 191      =6  void USCI5_TWI_GeneralCallCmd(FunctionalState NewState);
 192      =6  FlagStatus USCI5_GetTWIStatus(USCI5_TWIState_TypeDef USCI5_TWIState);
 193      =6  void USCI5_TWI_Cmd(FunctionalState NewState);
 194      =6  void USCI5_TWI_SendAddr(uint8_t Addr, USCI5_TWI_RWType RW);
 195      =6  void USCI5_TWI_SendData(uint8_t Data);
 196      =6  uint8_t USCI5_TWI_ReceiveData(void);
 197      =6  
 198      =6  StatusTypeDef USCI5_TWI_Master_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDa
             -ta, uint8_t Size, uint32_t Timeout);
 199      =6  StatusTypeDef USCI5_TWI_Slave_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, ui
             -nt32_t Timeout);
 200      =6  
 201      =6  StatusTypeDef USCI5_TWI_Master_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* 
             -pData, uint8_t Size);
 202      =6  StatusTypeDef USCI5_TWI_Master_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 203      =6  
 204      =6  StatusTypeDef USCI5_TWI_Slave_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size)
             -;
 205      =6  StatusTypeDef USCI5_TWI_Slave_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 206      =6  
 207      =6  StatusTypeDef USCI5_TWI_Master_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* pDat
             -a, uint8_t Size, uint32_t Timeout);
 208      =6  StatusTypeDef USCI5_TWI_Slave_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uin
             -t32_t Timeout);
 209      =6  
 210      =6  StatusTypeDef USCI5_TWI_Master_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t slaveAddr, uint8_t* p
             -Data, uint8_t Size);
 211      =6  StatusTypeDef USCI5_TWI_Master_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 212      =6  
 213      =6  StatusTypeDef USCI5_TWI_Slave_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 214      =6  StatusTypeDef USCI5_TWI_Slave_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 215      =6  
 216      =6  
 217      =6  void USCI5_UART_Init(uint32_t UART1Fsys, uint32_t BaudRate, USCI5_UART_Mode_TypeDef Mode,
 218      =6                       USCI5_UART_RX_TypeDef RxMode);
 219      =6  void USCI5_UART_SendData8(uint8_t Data);
 220      =6  uint8_t USCI5_UART_ReceiveData8(void);
 221      =6  void USCI5_UART_SendData9(uint16_t Data);
 222      =6  uint16_t USCI5_UART_ReceiveData9(void);
 223      =6  uint16_t USCI5_UART_ReceiveData9(void);
 224      =6  
 225      =6  StatusTypeDef USCI5_UART_Transmit(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_
             -t Timeout);
 226      =6  StatusTypeDef USCI5_UART_Transmit_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 227      =6  StatusTypeDef USCI5_UART_Transmit_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 228      =6  StatusTypeDef USCI5_UART_Receive(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size, uint32_t
             - Timeout);
 229      =6  StatusTypeDef USCI5_UART_Receive_IT(USCI5_HandleInfoDef* USCI5_HANDLE, uint8_t* pData, uint8_t Size);
 230      =6  StatusTypeDef USCI5_UART_Receive_IRQHandler(USCI5_HandleInfoDef* USCI5_HANDLE);
 231      =6  
 232      =6  
 233      =6  void USCI5_ITConfig(FunctionalState NewState, PriorityStatus Priority);
 234      =6  FlagStatus USCI5_GetFlagStatus(USCI5_Flag_TypeDef USCI5_FLAG);
 235      =6  void USCI5_ClearFlag(USCI5_Flag_TypeDef USCI5_FLAG);
 236      =6  
 237      =6  #endif
 238      =6  
 239      =6  
  32      =5  #include "sc95f_crc.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_CRC_H_
  12      =6  #define _sc95f_CRC_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  uint32_t CRC_All(void); 
  17      =6  uint32_t CRC_Frame(uint8_t *buff,
  18      =6                     uint8_t Length); 
  19      =6  
  20      =6  #endif
  21      =6  
  22      =6  
  33      =5  #include "sc95f_iap.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_IAP_H_
  12      =6  #define _sc95f_IAP_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #include "intrins.h"
   1      =7  
   8      =7  
   9      =7  #ifndef __INTRINS_H__
  10      =7  #define __INTRINS_H__
  11      =7  
  12      =7  #pragma SAVE
  13      =7  
  14      =7  #if defined (__CX2__)
  18      =7  
  19      =7  extern void          _nop_     (void);
  20      =7  extern bit           _testbit_ (bit);
  21      =7  extern unsigned char _cror_    (unsigned char, unsigned char);
  22      =7  extern unsigned int  _iror_    (unsigned int,  unsigned char);
  23      =7  extern unsigned long _lror_    (unsigned long, unsigned char);
  24      =7  extern unsigned char _crol_    (unsigned char, unsigned char);
  25      =7  extern unsigned int  _irol_    (unsigned int,  unsigned char);
  26      =7  extern unsigned long _lrol_    (unsigned long, unsigned char);
  27      =7  extern unsigned char _chkfloat_(float);
  28      =7  #if defined (__CX2__)
  32      =7  #if !defined (__CX2__)
  33      =7  extern void          _push_    (unsigned char _sfr);
  34      =7  extern void          _pop_     (unsigned char _sfr);
  35      =7  #endif
  36      =7  
  37      =7  #pragma RESTORE
  38      =7  
  39      =7  #endif
  40      =7  
  16      =6  
  17      =6  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)  || defined (
             -SC95F8x1xB) || defined (SC95F7x1xB)\
  18      =6          || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined (
             -SC95R605) || defined(SC95F8x7x) || defined(SC95F7x7x)\
  19      =6          || defined (SC95R503)
  20      =6  
  21      =6  typedef enum
  22      =6  {
  23      =6    IAP_MEMTYPE_ROM = (uint8_t)0x00, 
  24      =6    IAP_MEMTYPE_UID = (uint8_t)0x01, 
  25      =6    IAP_MEMTYPE_EEPROM = (uint8_t)0x02,   
  26      =6    IAP_MEMTYPE_LDROM = (uint8_t)0x03,    
  27      =6  } IAP_MemType_TypeDef;
  28      =6  #else
  36      =6  
  37      =6  
  38      =6  #if defined (SC95F8x3x) || defined (SC95F7x3x) || defined(SC95F8x7x) || defined(SC95F7x7x)|| defined(SC95R
             -503)
  45      =6  typedef enum
  46      =6  {
  47      =6    IAP_BTLDType_APPROM = (uint8_t)0x00, 
  48      =6    IAP_BTLDType_LDROM = (uint8_t)0x01,  
  49      =6  } IAP_BTLDType_TypeDef;
  50      =6  #endif
  51      =6  
  52      =6  void IAP_DeInit(void);
  53      =6  ErrorStatus IAP_ProgramByte(uint32_t Address, uint8_t Data, IAP_MemType_TypeDef IAP_MemType,
  54      =6                              uint8_t WriteTimeLimit);
  55      =6  uint8_t IAP_ProgramByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef 
             -IAP_MemType,
  56      =6                               uint8_t WriteTimeLimit);
  57      =6  uint8_t IAP_ReadByte(uint32_t Address, IAP_MemType_TypeDef IAP_MemType);
  58      =6  uint8_t IAP_ReadByteArray(uint32_t Address, uint8_t* ByteArray, uint8_t ArraySize, IAP_MemType_TypeDef IAP
             -_MemType);
  59      =6  void IAP_SectorErase(IAP_MemType_TypeDef IAP_MemType, uint32_t IAP_SectorEraseAddress,
  60      =6                       uint8_t WriteTimeLimit);
  61      =6  void IAP_BootLoaderControl(IAP_BTLDType_TypeDef IAP_BTLDType);
  62      =6  
  63      =6  #endif
  64      =6  
  65      =6  
  34      =5  #include "sc95f_option.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_OPTION_H_
  35      =5  #include "sc95f_wdt.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_WDT_H_
  12      =6  #define _sc95f_WDT_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    WDT_OverflowTime_500MS = (uint8_t)0x00,   
  19      =6    WDT_OverflowTime_250MS = (uint8_t)0x01,   
  20      =6    WDT_OverflowTime_125MS = (uint8_t)0x02,   
  21      =6    WDT_OverflowTime_62_5MS = (uint8_t)0x03,  
  22      =6    WDT_OverflowTime_31_5MS = (uint8_t)0x04,  
  23      =6    WDT_OverflowTime_15_75MS = (uint8_t)0x05, 
  24      =6    WDT_OverflowTime_7_88MS = (uint8_t)0x06,  
  25      =6    WDT_OverflowTime_3_94MS = (uint8_t)0x07   
  26      =6  } WDT_OverflowTime_TypeDef;
  27      =6  
  28      =6  
  29      =6  
  35      =6  #define WDT_SetReload() SET_BIT(WDTCON,0x10)
  36      =6  
  37      =6  
  38      =6  void WDT_DeInit(void);
  39      =6  void WDT_Init(WDT_OverflowTime_TypeDef OverflowTime);
  40      =6  void WDT_Cmd(FunctionalState NewState);
  41      =6  
  42      =6  #endif
  43      =6  
  44      =6  
  36      =5  #include "sc95f_pwr.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_PWR_H_
  12      =6  #define _sc95f_PWR_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  #include <intrins.h>
   1      =7  
   8      =7  
   9      =7  #ifndef __INTRINS_H__
  40      =7  
  16      =6  
  17      =6  void PWR_DeInit(void);
  18      =6  void PWR_EnterSTOPMode(void);
  19      =6  void PWR_EnterIDLEMode(void);
  20      =6  void PWR_SoftwareReset(void);
  21      =6  
  22      =6  #endif
  23      =6  
  24      =6  
  37      =5  #include "sc95f_ddic.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  #ifndef _sc95f_DDIC_H_
  11      =6  #define _sc95f_DDIC_H_
  12      =6  
  13      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  14      =6  
  15      =6  
  16      =6  typedef enum
  17      =6  {
  18      =6    DDIC_PIN_X0 = ((uint8_t)0x01), 
  19      =6    DDIC_PIN_X1 = ((uint8_t)0x02), 
  20      =6    DDIC_PIN_X2 = ((uint8_t)0x04), 
  21      =6    DDIC_PIN_X3 = ((uint8_t)0x08), 
  22      =6    DDIC_PIN_X4 = ((uint8_t)0x10), 
  23      =6    DDIC_PIN_X5 = ((uint8_t)0x20), 
  24      =6    DDIC_PIN_X6 = ((uint8_t)0x40), 
  25      =6    DDIC_PIN_X7 = ((uint8_t)0x80), 
  26      =6  } DDIC_Pin_TypeDef;
  27      =6  
  28      =6  
  29      =6  typedef enum
  30      =6  {
  31      =6    DDIC_DUTYCYCLE_D8 = (uint8_t)0x00, 
  32      =6    DDIC_DUTYCYCLE_D6 = (uint8_t)0x10, 
  33      =6    DDIC_DUTYCYCLE_D5 = (uint8_t)0x20, 
  34      =6    DDIC_DUTYCYCLE_D4 = (uint8_t)0x30  
  35      =6  } DDIC_DutyCycle_TypeDef;
  36      =6  
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6    DDIC_ResSel_100K = (uint8_t)0X00, 
  41      =6    DDIC_ResSel_200K = (uint8_t)0X04, 
  42      =6    DDIC_ResSel_400K = (uint8_t)0X08, 
  43      =6    DDIC_ResSel_800K = (uint8_t)0X0C  
  44      =6  } DDIC_ResSel_Typedef;
  45      =6  
  46      =6  
  47      =6  typedef enum
  48      =6  {
  49      =6    DDIC_BIAS_D3 = 0X01, 
  50      =6    DDIC_BIAS_D4 = 0X00  
  51      =6  } DDIC_BiasVoltage_Typedef;
  52      =6  
  53      =6  
  54      =6  typedef enum
  55      =6  {
  56      =6    SEG0_27COM4_7 = (uint8_t)0x00, 
  57      =6    SEG4_27COM0_3 = (uint8_t)0x01  
  58      =6  } DDIC_OutputPin_TypeDef;
  59      =6  
  60      =6  
  61      =6  typedef enum
  62      =6  {
  63      =6    DMOD_LCD = (uint8_t)0x00, 
  64      =6    DMOD_LED = (uint8_t)0x01  
  65      =6  } DDIC_DMOD_TypeDef;
  66      =6  
  67      =6  #if defined (SC95R751)
 112      =6  typedef enum
 113      =6  {
 114      =6    DDIC_SEG0 = (uint8_t)0,   
 115      =6    DDIC_SEG1 = (uint8_t)1,   
 116      =6    DDIC_SEG2 = (uint8_t)2,   
 117      =6    DDIC_SEG3 = (uint8_t)3,   
 118      =6    DDIC_SEG4 = (uint8_t)4,   
 119      =6    DDIC_SEG5 = (uint8_t)5,   
 120      =6    DDIC_SEG6 = (uint8_t)6,   
 121      =6    DDIC_SEG7 = (uint8_t)7,   
 122      =6    DDIC_SEG8 = (uint8_t)8,   
 123      =6    DDIC_SEG9 = (uint8_t)9,   
 124      =6    DDIC_SEG10 = (uint8_t)10, 
 125      =6    DDIC_SEG11 = (uint8_t)11, 
 126      =6    DDIC_SEG12 = (uint8_t)12, 
 127      =6    DDIC_SEG13 = (uint8_t)13, 
 128      =6    DDIC_SEG14 = (uint8_t)14, 
 129      =6    DDIC_SEG15 = (uint8_t)15, 
 130      =6    DDIC_SEG16 = (uint8_t)16, 
 131      =6    DDIC_SEG17 = (uint8_t)17, 
 132      =6    DDIC_SEG18 = (uint8_t)18, 
 133      =6    DDIC_SEG19 = (uint8_t)19, 
 134      =6    DDIC_SEG20 = (uint8_t)20, 
 135      =6    DDIC_SEG21 = (uint8_t)21, 
 136      =6    DDIC_SEG22 = (uint8_t)22, 
 137      =6    DDIC_SEG23 = (uint8_t)23, 
 138      =6    DDIC_SEG24 = (uint8_t)24, 
 139      =6    DDIC_SEG25 = (uint8_t)25, 
 140      =6    DDIC_SEG26 = (uint8_t)26, 
 141      =6    DDIC_SEG27 = (uint8_t)27, 
 142      =6  } DDIC_Control_SEG_TypeDef;
 143      =6  #endif
 144      =6  
 145      =6  
 146      =6  typedef enum
 147      =6  {
 148      =6    DDIC_COM0 = (uint8_t)0x01, 
 149      =6    DDIC_COM1 = (uint8_t)0x02, 
 150      =6    DDIC_COM2 = (uint8_t)0x04, 
 151      =6    DDIC_COM3 = (uint8_t)0x08, 
 152      =6    DDIC_COM4 = (uint8_t)0x10, 
 153      =6    DDIC_COM5 = (uint8_t)0x20, 
 154      =6    DDIC_COM6 = (uint8_t)0x40, 
 155      =6    DDIC_COM7 = (uint8_t)0x80  
 156      =6  } DDIC_Control_COM_TypeDef;
 157      =6  
 158      =6  
 159      =6  typedef enum
 160      =6  {
 161      =6    DDIC_Control_ON = (uint8_t)0x01, 
 162      =6    DDIC_Control_OFF = (uint8_t)0x00 
 163      =6  } DDIC_Control_Status;
 164      =6  
 165      =6  void DDIC_DeInit(void);
 166      =6  void DDIC_Init(DDIC_DutyCycle_TypeDef DDIC_DutyCylce, uint8_t P0OutputPin, uint8_t P1OutputPin,
 167      =6                 uint8_t P2OutputPin, uint8_t P3OutputPin);
 168      =6  void DDIC_LEDConfig(void);
 169      =6  void DDIC_LCDConfig(uint8_t LCDVoltage, DDIC_ResSel_Typedef DDIC_ResSel,
 170      =6                      DDIC_BiasVoltage_Typedef DDIC_BiasVoltage);
 171      =6  void DDIC_Cmd(FunctionalState NewState);
 172      =6  void DDIC_OutputPinOfDutycycleD4(DDIC_OutputPin_TypeDef DDIC_OutputPin);
 173      =6  void DDIC_DMOD_Selcet(DDIC_DMOD_TypeDef DDIC_DMOD);
 174      =6  void DDIC_Control(DDIC_Control_SEG_TypeDef DDIC_Seg, uint8_t DDIC_Com,
 175      =6                    DDIC_Control_Status DDIC_Contr);
 176      =6  
 177      =6  #endif
 178      =6  
 179      =6  
  38      =5  #include "sc95f_acmp.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_ACMP_H_
  12      =6  #define _sc95f_ACMP_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  
  17      =6  typedef enum
  18      =6  {
  19      =6    ACMP_VREF_EXTERNAL = (uint8_t)0X00, 
  20      =6    ACMP_VREF_1D16VDD = (uint8_t)0X01,  
  21      =6    ACMP_VREF_2D16VDD = (uint8_t)0X02,  
  22      =6    ACMP_VREF_3D16VDD = (uint8_t)0X03,  
  23      =6    ACMP_VREF_4D16VDD = (uint8_t)0X04,  
  24      =6    ACMP_VREF_5D16VDD = (uint8_t)0X05,  
  25      =6    ACMP_VREF_6D16VDD = (uint8_t)0X06,  
  26      =6    ACMP_VREF_7D16VDD = (uint8_t)0X07,  
  27      =6    ACMP_VREF_8D16VDD = (uint8_t)0X08,  
  28      =6    ACMP_VREF_9D16VDD = (uint8_t)0X09,  
  29      =6    ACMP_VREF_10D16VDD = (uint8_t)0X0A, 
  30      =6    ACMP_VREF_11D16VDD = (uint8_t)0X0B, 
  31      =6    ACMP_VREF_12D16VDD = (uint8_t)0X0C, 
  32      =6    ACMP_VREF_13D16VDD = (uint8_t)0X0D, 
  33      =6    ACMP_VREF_14D16VDD = (uint8_t)0X0E, 
  34      =6    ACMP_VREF_15D16VDD = (uint8_t)0X0F  
  35      =6  } ACMP_Vref_Typedef;
  36      =6  
  37      =6  
  38      =6  typedef enum
  39      =6  {
  40      =6          #if !defined(SC95R751)
  41      =6    ACMP_CHANNEL_0 = (uint8_t)0x00, 
  42      =6          #endif
  43      =6    ACMP_CHANNEL_1 = (uint8_t)0x01, 
  44      =6    ACMP_CHANNEL_2 = (uint8_t)0x02, 
  45      =6    ACMP_CHANNEL_3 = (uint8_t)0x03, 
  46      =6          #if defined(SC95F8x3x) || defined(SC95F7x3x) || defined (SC95F8x6x) || defined (SC95F7x6x)|| defined (SC9
             -5F8x1xB) || defined (SC95F7x1xB)\
  47      =6                   || defined (SC95R751) || defined (SC95F7610B) || defined (SC95F7619B) || defined (SC95R602)  || defined
             - (SC95R605)
  48      =6          ACMP_CHANNEL_P = (uint8_t)0x10, 
  49      =6          #endif
  50      =6  } ACMP_Channel_TypeDef;
  51      =6  
  52      =6  
  53      =6  typedef enum
  54      =6  {
  55      =6    ACMP_TRIGGER_NO = (uint8_t)0x00,        
  56      =6    ACMP_TRIGGER_RISE_ONLY = (uint8_t)0x04, 
  57      =6    ACMP_TRIGGER_FALL_ONLY = (uint8_t)0x08, 
  58      =6    ACMP_TRIGGER_RISE_FALL = (uint8_t)0x0C  
  59      =6  } ACMP_TriggerMode_Typedef;
  60      =6  
  61      =6  
  62      =6  typedef enum
  63      =6  {
  64      =6    ACMP_FLAG_CMPIF = (uint8_t)0x40, 
  65      =6    ACMP_FLAG_CMPSTA = (uint8_t)0x20 
  66      =6  } ACMP_Flag_TypeDef;
  67      =6  
  68      =6  void ACMP_DeInit(void);
  69      =6  void ACMP_Init(ACMP_Vref_Typedef ACMP_Vref, ACMP_Channel_TypeDef ACMP_Channel);
  70      =6  void ACMP_SetTriggerMode(ACMP_TriggerMode_Typedef ACMP_TriggerMode);
  71      =6  void ACMP_Cmd(FunctionalState NewState);
  72      =6  void ACMP_ITConfig(FunctionalState NewState, PriorityStatus Priority);
  73      =6  FlagStatus ACMP_GetFlagStatus(ACMP_Flag_TypeDef ACMP_Flag);
  74      =6  void ACMP_ClearFlag(void);
  75      =6  
  76      =6  #endif
  77      =6  
  78      =6  
  39      =5  #include "sc95f_mdu.h"
   1      =6  
   2      =6  
   3      =6  
   4      =6  
   5      =6  
   6      =6  
   7      =6  
   8      =6  
   9      =6  
  10      =6  
  11      =6  #ifndef _sc95f_MDU_H_
  12      =6  #define _sc95f_MDU_H_
  13      =6  
  14      =6  #include "sc95f.h"
   1      =7  
   2      =7  
   3      =7  
   4      =7  
   5      =7  
   6      =7  
   7      =7  
   8      =7  
   9      =7  
  10      =7  
  11      =7  #ifndef _sc95f_H
  15      =6  
  16      =6  typedef struct
  17      =6  {
  18      =6    uint8_t MDU_EXA3Reg; 
  19      =6    uint8_t MDU_EXA2Reg; 
  20      =6    uint8_t MDU_EXA1Reg; 
  21      =6    uint8_t MDU_EXA0Reg; 
  22      =6  } MDU_EXAxReg_Typedef;
  23      =6  
  24      =6  typedef union
  25      =6  {
  26      =6    MDU_EXAxReg_Typedef MDU_EXAxReg;
  27      =6    uint32_t MDU_Temp;
  28      =6  } MDU_Temp_Union;
  29      =6  
  30      =6  void MDU_DeInit(void);
  31      =6  void MDU_MultiplicationConfig(uint16_t Multiplicand, uint16_t Multiplier);
  32      =6  void MDU_DivisionConfig(uint32_t Dividend, uint16_t Divisor);
  33      =6  void MDU_StartOperation(void);
  34      =6  uint32_t MDU_GetProduct(void);
  35      =6  uint32_t MDU_GetQuotient(void);
  36      =6  uint16_t MDU_GetRemainder(void);
  37      =6  
  38      =6  #endif
  39      =6  
  40      =6  
  40      =5  
  41      =5  #endif
  12      =4  #include "sc95f_iap.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  #ifndef _sc95f_IAP_H_
  64      =5  
  65      =5  
  13      =4  #include "IAP_Option_EW.h"
   1      =5  
   2      =5  
   3      =5  
   4      =5  
   5      =5  
   6      =5  
   7      =5  
   8      =5  
   9      =5  
  10      =5  
  11      =5  
  12      =5  #ifndef _IAP_OPTION_EW_H_
  13      =5  #define _IAP_OPTION_EW_H_
  14      =5  
  15      =5  
  16      =5  
  25      =5  void IAP_CodeProgramByteOption(unsigned long Add,unsigned char Data);
  26      =5  
  27      =5  
  35      =5  void IAP_CodeSectorEraseOption(unsigned long Add);
  36      =5  
  37      =5  
  46      =5  void IAP_EEPROMProgramByteOption(unsigned int Add,unsigned char Data);
  47      =5  
  48      =5  
  56      =5  void IAP_EEPROMSectorEraseOption(unsigned int Add);
  57      =5  
  58      =5  #endif
  14      =4  
  15      =4  #define Chanel_IO1 P33
  16      =4  #define Chanel_IO2 P35
  17      =4  
  18      =4  #define led1_io       P37
  19      =4  #define led2_io       P34
  20      =4  #define led3_io       P32
  21      =4  #define led4_io       P31
  22      =4  
  23      =4  #define Redled_io     P10
  24      =4  #define Blueled_io    P12
  25      =4  
  26      =4  #define JinShuiFa_io  P42
  27      =4  #define Pump_io       P40
  28      =4  
  29      =4  #define FeiShuiFa_IO  P41
  30      =4  #define KongShuiFa_IO P43
  31      =4  #define HuiLiuFa_io   P53
  32      =4  
  33      =4  #define InputKey_io  P05   
  34      =4  #define DLy_8616B() _nop_();\
  35      =4                                          _nop_();\
  36      =4                                          _nop_();\
  37      =4                                          _nop_();\
  38      =4                                          _nop_();\
  39      =4                                          _nop_();\
  40      =4                                          _nop_();\
  41      =4                                          _nop_();\
  42      =4                                          _nop_();\
  43      =4                                          _nop_()
  44      =4  #endif
  45      =4  
  46      =4  #endif
   8      =3  #include "..\Apps\globe.h"
   8      =3  
   8      =3  #ifndef INCLUDEALL_H
   8      =3  #define INCLUDEALL_H
   8      =3  
   8      =3  
   8      =3  
   8      =3  #include "..\Apps\ioConfig.h"
   8      =3  #include "..\Apps\globe.h"
   9      =3  #include "..\Apps\config.h"
   1      =4  #ifndef CONGIG_H
   2      =4  #define CONGIG_H
   3      =4  
   4      =4  #include  "..\Apps\globe.h"
   4      =3  #ifndef CONGIG_H
   4      =3  #define CONGIG_H
   4      =3  
   4      =3  #include  "..\Apps\globe.h"
   5      =3  
   6      =3  
   7      =3  
   8      =3  
   9      =3  
  10      =3  
  11      =3  
  12      =3  
  13      =3  
  14      =3  #define  TEMP_SET_VALUE   (50+TemprertureTab[6].CompensationValue)
  15      =3  
  16      =3  typedef enum
  17      =3  {
  18      =3      evReceivecmp = 0,
  19      =3      evReceiveBMS,
  20      =3      evReceiveDisplay,
  21      =3      evReceiveZhuoDu,
  22      =3      evSysRest = 10,
  23      =3      evNoKeyProcess,
  24      =3      evKeyPower,
  25      =3      evCleanMode,
  26      =3      evVoiceSwitch,
  27      =3      evKeyLackWater,
  28      =3      evAuto,
  29      =3      evAuto3,
  30      =3      evAuto4,
  31      =3                  ev3MS,
  32      =3      ev5MS,
  33      =3      ev20MS,
  34      =3      ev50MS ,
  35      =3      ev100MS,
  36      =3      ev1S,
  37      =3  }Evnt_t;
  38      =3  
  39      =3  
  40      =3  
  41      =3  
  42      =3  
  43      =3  
  44      =3  #define  CINGIG_SYSLOCK 0
  45      =3  
  46      =3  #define COOLTEMPMin  TemprertureTab[0].CompensationValue
  47      =3  #define COOLTEMPMax  TemprertureTab[1].CompensationValue
  48      =3  
  49      =3  #define HEATEMPMin  TemprertureTab[2].CompensationValue
  50      =3  #define HEATEMPMax  TemprertureTab[3].CompensationValue
  51      =3  
  52      =3  #define KEY_CHOU_TI_DealyTime     32
  53      =3  #define KEY_CHOU_TI_DealyTime_2   300
  54      =3  
  55      =3  #define  KeyRestFlag                                                                                                      gbFlagData[0].Bit.b0
  56      =3  #define  KeySelecetFlag                                 gbFlagData[0].Bit.b1 
  57      =3  #define  NoKeyPressFalg                                 gbFlagData[0].Bit.b2
  58      =3  #define  KeySwitchFlag1                                 gbFlagData[0].Bit.b3 
  59      =3  #define  KeySwitchFlag                                                          gbFlagData[0].Bit.b4
  60      =3  #define  TouchKeyMixFlag                            gbFlagData[0].Bit.b5  
  61      =3  #define  EvRecvFlag                                     gbFlagData[0].Bit.b6 
  62      =3  #define  SysRunFlag                                             gbFlagData[0].Bit.b7
  63      =3  
  64      =3  #define  ALLTempSenseErrowFlag                                                            gbFlagData[1].Bit.b0  
  65      =3  #define  OzoneRunFlag                                                   gbFlagData[1].Bit.b1 
  66      =3  #define  ChouTiOutputHoldFlag                   gbFlagData[1].Bit.b2 
  67      =3  #define  ChouTiFlag                                                                                                     gbFlagData[1].Bit.b3 
  68      =3  #define  HeatFlag                                                                                                               gbFlagData[1].Bit.b4 
  69      =3  #define  CoolFlag                                                                                                                               gbFlagData[1].Bit.b5 
  70      =3  #define  RecveFlag                              gbFlagData[1].Bit.b6 
  71      =3  #define  OzoneFlag                              gbFlagData[1].Bit.b7 
  72      =3  
  73      =3  
  74      =3  #define  HisBuzzerFlag                            gbFlagData[2].Bit.b0 
  75      =3  #define  BuzzerFlag                                                                                                                             gbFlagData[2].Bit.b1
  76      =3  #define  MakeWaterFlag                              gbFlagData[2].Bit.b2 
  77      =3  #define  JinShuiFaFlag                                                                                                          gbFlagData[2].Bit.b3 
  78      =3  #define  FeiShuiFaFalg                                                          gbFlagData[2].Bit.b4
  79      =3  #define  KongShuiFaFlag                                                                                                         gbFlagData[2].Bit.b5 
  80      =3  #define  FirstPownOnFlag                                                                                                        gbFlagData[2].Bit.b6
  81      =3  
  82      =3  
  83      =3   
  84      =3  #define  LED1_R                                         gbFlagData[3].Bit.b0 
  85      =3  #define  LED2_R           gbFlagData[3].Bit.b1 
  86      =3  #define  LED3_R                                         gbFlagData[3].Bit.b2 
  87      =3  #define  LED4_R           gbFlagData[3].Bit.b3 
  88      =3  #define  LED1_L                                         gbFlagData[3].Bit.b4 
  89      =3  #define  LED2_L           gbFlagData[3].Bit.b5 
  90      =3  #define  LED3_L                                         gbFlagData[3].Bit.b6 
  91      =3  #define  LED4_L                                         gbFlagData[3].Bit.b7
  92      =3  
  93      =3  #define  SysOffDelayFlag                                                                gbFlagData[4].Bit.b0 
  94      =3  #define  ParameterRecoverFlag                                           gbFlagData[4].Bit.b1 
  95      =3  #define  AbnormalPowerFlag                                                      gbFlagData[4].Bit.b2 
  96      =3  #define  AiKaiOzneTestFlag                                                      gbFlagData[4].Bit.b3
  97      =3  #define  RedLedtFlag                                                                            gbFlagData[4].Bit.b4
  98      =3  #define  BlueLedFlag                    gbFlagData[4].Bit.b5 
  99      =3  #define  PunpFlag                                                                                               gbFlagData[4].Bit.b6 
 100      =3  
 101      =3  
 102      =3  #define  Buzzer1Flag                            gbFlagData[5].Bit.b0 
 103      =3  #define  Buzzer2Flag                            gbFlagData[5].Bit.b1 
 104      =3  #define  Buzzer3Flag                            gbFlagData[5].Bit.b2 
 105      =3  #define  Buzzer4Flag                            gbFlagData[5].Bit.b3 
 106      =3  #define  Buzzer5Flag                            gbFlagData[5].Bit.b4 
 107      =3  #define  Buzzer6Flag                            gbFlagData[5].Bit.b5 
 108      =3  #define  BuzzerPowerOnFlag                      gbFlagData[5].Bit.b6 
 109      =3  #define  BuzzerPowerOffFlag                     gbFlagData[5].Bit.b7 
 110      =3  
 111      =3  
 112      =3  
 113      =3  #define  Temp1SenseErrowFlag                                                                    gbFlagData[6].Bit.b0 
 114      =3  #define  Temp2SenseErrowFlag                                                                            gbFlagData[6].Bit.b1 
 115      =3  #define  DoorErrowFlag                          gbFlagData[6].Bit.b2 
 116      =3  #define  sysLock                                        gbFlagData[6].Bit.b3 
 117      =3  #define  CoolErrowFlag                                  gbFlagData[6].Bit.b4  
 118      =3  #define  OzneErrowFlag                          gbFlagData[6].Bit.b5 
 119      =3  #define  LedErrowFlag                           gbFlagData[6].Bit.b6 
 120      =3  #define  ManelErrowFlag                         gbFlagData[6].Bit.b7 
 121      =3  
 122      =3  
 123      =3  
 124      =3  
 125      =3  #define  HuoErIO_Flag                           gbFlagData[7].Bit.b0 
 126      =3  #define  Pause_Flag                               gbFlagData[7].Bit.b1 
 127      =3  #define  AKFactoryTestFlag                      gbFlagData[7].Bit.b2 
 128      =3  #define  AKFinishTestFlag                       gbFlagData[7].Bit.b3 
 129      =3  #define  VoiceSetFlag                                   gbFlagData[7].Bit.b4
 130      =3  #define  LMDConfigFlag                          gbFlagData[7].Bit.b7 
 131      =3  
 132      =3  
 133      =3  #define  PanelLostFlag                          gbFlagData[8].Bit.b0
 134      =3  #define  RDFactoryModeFlag                      gbFlagData[8].Bit.b1 
 135      =3  #define  RDFactoryUartFlag                      gbFlagData[8].Bit.b2 
 136      =3  #define  CANTestFlag                            gbFlagData[8].Bit.b3 
 137      =3  #define  LinMingDuFlag                          gbFlagData[8].Bit.b4 
 138      =3  #define  CoolFlag_FromEEprom                                                                            gbFlagData[8].Bit.b5 
 139      =3  #define  HisVCU_VIBPwrOff                       gbFlagData[8].Bit.b5 
 140      =3  
 141      =3  #define  Ev100MSFlag                            gbFlagData[9].Bit.b0 
 142      =3  #define  Ev20MSFlag                             gbFlagData[9].Bit.b1 
 143      =3  #define  Ev50MSFlag                             gbFlagData[9].Bit.b2 
 144      =3  #define  Ev1SFlag                               gbFlagData[9].Bit.b3 
 145      =3  #define  Ev5MSFlag                              gbFlagData[9].Bit.b4
 146      =3  #define  Ev3MSFlag                              gbFlagData[9].Bit.b5
 147      =3  
 148      =3  
 149      =3  #define  LED1_DisplayFlag                           gSendData[0].Bit.b0 
 150      =3  #define  LED2_DisplayFlag                           gSendData[0].Bit.b1 
 151      =3  #define  LED9_DisplayFlag                           gSendData[0].Bit.b2 
 152      =3  #define  LED10_DisplayFlag                          gSendData[0].Bit.b3 
 153      =3  #define  LED11_DisplayFlag                          gSendData[0].Bit.b4 
 154      =3  #define  LED12_DisplayFlag                          gSendData[0].Bit.b5 
 155      =3  #define  LED13_DisplayFlag                          gSendData[0].Bit.b6 
 156      =3  #define  LED14_DisplayFlag                          gSendData[0].Bit.b7 
 157      =3  
 158      =3  #define  LED15_DisplayFlag                               gSendData[1].Bit.b0 
 159      =3  #define  LED16_DisplayFlag                               gSendData[1].Bit.b1 
 160      =3  #define  SysRun_DisplayFlag                              gSendData[1].Bit.b2 
 161      =3  #define  ErrowCodeFlag                             gSendData[1].Bit.b3
 162      =3  #define  HeatSuReDisplayFlag                       gSendData[1].Bit.b4
 163      =3  #define  CoolSuDongDisplayFlag                     gSendData[1].Bit.b5
 164      =3  
 165      =3  #define  CANRLostFlag                                                    gSendData[1].Bit.b6
 166      =3  #define  DisplayPanelLostFlag                      gSendData[1].Bit.b7
 167      =3  #define  HEX_DISPLAY ErrowCodeFlag 
 168      =3  #define  ChouTiMotorTime                                                                                                         8
 169      =3  
 170      =3  #define LED_ON  0
 171      =3  #define LED_OFF 1
 172      =3  
 173      =3  
 174      =3  #if 1 
 175      =3    #define OpenYaSuoJi OpenYaSuoJi_1()                   
 176      =3  #else
 191      =3                                          
 192      =3  #define CloseYaSuoJi OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTA,13,0),PINS_DRV_WritePin(PTC,6,0)
 193      =3  
 194      =3  
 195      =3                                  
 196      =3  
 197      =3  #define OpenYaSuoJi_T2  OpenYaSuoJiFlag =1; OpenHeatFlag =0; PINS_DRV_WritePin(PTC,6,1),PINS_DRV_WritePin(
             -PTA,13,0)
 198      =3  #define CloseYaSuoJi_T2 OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTC,6,0)
 199      =3  
 200      =3  #define OpenHeat     OpenHeatFlag =1;  OpenYaSuoJiFlag =0;       
 201      =3  #define OpenAuxHeat     OpenAuxHeatFlag =1;  OpenYaSuoJiFlag =0;  PINS_DRV_WritePin(PTB,0,1)
 202      =3  #define CloseHeat       OpenHeatFlag =0;    PINS_DRV_WritePin(PTA,0,0)
 203      =3  #define CloseAuxHeat    OpenAuxHeatFlag =0;    PINS_DRV_WritePin(PTB,0,0)
 204      =3  #define GetActiveSignal_YAJ               ((PINS_DRV_ReadPins(PTC)&0X80U))  
 205      =3  #define TestPointTringer_1                      (PINS_DRV_ReadPins(PTA)&0X80U)
 206      =3  #define TestPointTringer_2                      (PINS_DRV_ReadPins(PTC)&0X0200U)
 207      =3  #define  ChouTiMotor_set     PINS_DRV_WritePin(PTA,1,1)
 208      =3  #define  ChouTiMotor_clr     PINS_DRV_WritePin(PTA,1,0)
 209      =3  #define  OpenOzne_IO         PINS_DRV_WritePin(PTB,1,1)
 210      =3  #define  CloseOzne_IO        PINS_DRV_WritePin(PTB,1,0)
 211      =3  #define  EEPROM_REDY                     gHeatCoolTemp.Bit.EEpromRun =1;
 212      =3  
 213      =3  #define SRC_Config                          0x80
 214      =3  #define Display_config                      0x40
 215      =3  
 216      =3  #define ADMAX 1010
 217      =3  #define ADMIN 18
 218      =3  
 219      =3  
 220      =3  #define Led_Orange_(x)  ;
 221      =3  #define Led_Blue_(x)    ;
 222      =3  
 223      =3  #define Led_RED4_(x)    ;
 224      =3  #define Led_RED5_(x)    ;
 225      =3  #define Led_RED6_(x)    ;
 226      =3  #define Led_RED7_(x)    ;
 227      =3  
 228      =3  
 229      =3  #endif
   9      =4  
   9      =4  #ifndef INCLUDEALL_H
   9      =4  #define INCLUDEALL_H
   9      =4  
   9      =4  
   9      =4  
   9      =4  #include "..\Apps\ioConfig.h"
   9      =4  #include "..\Apps\globe.h"
   9      =4  #include "..\Apps\config.h"
  10      =4  
  11      =4  #include "..\Apps\bsp_Led.h"
   1      =5  
   7      =5  
   8      =5  #ifndef BSP_LED_H
   9      =5  #define BSP_LED_H
  10      =5  
  11      =5  #include "..\Apps\globe.h"
  11      =3  
  11      =3  
  11      =3  #ifndef BSP_LED_H
  11      =3  #define BSP_LED_H
  11      =3  
  11      =3  #include "..\Apps\globe.h"
  12      =3  #include "..\Apps\config.h"
   1      =4  #ifndef CONGIG_H
  13      =3  
  14      =3  #ifdef  __cplusplus
  17      =3  
  18      =3  void LED_sCan(void);    
  19      =3  void LED_Process(void);
  20      =3  void LED_ForceOutput(u8 v);
  21      =3  void FactoryErrowDisplay(u8 v);
  22      =3  #ifdef  __cplusplus
  25      =3  
  26      =3  #endif  
  27      =3  
  11      =4  
  11      =4  #ifndef INCLUDEALL_H
  11      =4  #define INCLUDEALL_H
  11      =4  
  11      =4  
  11      =4  
  11      =4  #include "..\Apps\ioConfig.h"
  11      =4  #include "..\Apps\globe.h"
  11      =4  #include "..\Apps\config.h"
  11      =4  
  11      =4  #include "..\Apps\bsp_Led.h"
  12      =4  #include "..\Apps\buzzer.h"
  27      =1  
  12      =2  
  12      =2  #ifndef INCLUDEALL_H
  12      =2  #define INCLUDEALL_H
  12      =2  
  12      =2  
  12      =2  
  12      =2  #include "..\Apps\ioConfig.h"
  12      =2  #include "..\Apps\globe.h"
  12      =2  #include "..\Apps\config.h"
  12      =2  
  12      =2  #include "..\Apps\bsp_Led.h"
  12      =2  #include "..\Apps\buzzer.h"
  13      =2  #include "..\Apps\bsp_eeprom.h"
   1      =3  
   2      =3  
  24      =3  
  25      =3  
  44      =3  
  45      =3  #ifndef BSP_EEPROM_H
  46      =3  #define BSP_EEPROM_H
  47      =3  
  48      =3  
  49      =3  #include "includeall.h"   
  17      =2      
  49      =3  
  49      =3  
  49      =3  
  49      =3  
  49      =3  
  49      =3  #ifndef BSP_EEPROM_H
  49      =3  #define BSP_EEPROM_H
  49      =3  
  49      =3  
  49      =3  #include "includeall.h"   
  50      =3  
  51      =3  void EEpromInit(void );
  52      =3  
  53      =3  
  54      =3  #endif 
  55      =3  
  56      =3  
  57      =3  
   4      =3  #ifndef GLOBLE_H
   4      =3  #define GLOBLE_H
   4      =3  
   4      =3  #include "includeall.h"
   5      =3  
   6      =3  
  13      =3  
  14      =3  #include "config.h"
   1      =4  #ifndef CONGIG_H
  15      =3  
  16      =3  
  17      =3  
  18      =3  
  19      =3  #define Byte8   byte
  20      =3  #define u8      unsigned char
  21      =3  #define u16     unsigned short
  22      =3  #define Uchar   unsigned char
  23      =3  #define u32     unsigned int
  24      =3  #define EVENT_BUFFER_LENGTH  20
  25      =3  
  26      =3  
  27      =3  typedef struct
  28      =3  {
  29      =3          union
  30      =3          {
  31      =3                          struct
  32      =3                          {
  33      =3                                  u32 Data                                :12;
  34      =3                                  u32 cnt         :4;
  35      =3                          }Bit;
  36      =3                          u32         All;
  37      =3          }buf;  
  38      =3          u32   type;
  39      =3          u32   Mix_DayCnt;
  40      =3          u32   RO_DayCnt;
  41      =3          u32       Mix_FlowRate;
  42      =3          u32       RO_FlowRateCnt;
  43      =3          
  44      =3          
  45      =3  }ST_Filter;
  46      =3  
  47      =3  typedef struct
  48      =3  {
  49      =3                  union
  50      =3                  {
  51      =3                          struct
  52      =3                          {
  53      =3                                  u8 RunFlag                                              :1;
  54      =3                                  u8 EepromBlok         :1;
  55      =3                          }Bit;
  56      =3                          u8         All;
  57      =3                  }Run;           
  58      =3                  
  59      =3                  ST_Filter *stFilter;
  60      =3                  
  61      =3  }ST_AM901;
  62      =3  
  63      =3  typedef enum
  64      =3  {
  65      =3      AD_YuanShui,
  66      =3      AD_ChunShui,
  67      =3      AD_JieShui,
  68      =3                  AD_LouShui,
  69      =3      ADMax = AD_LouShui ,
  70      =3  }BSP_ADChangeEnum;
  71      =3  
  72      =3  
  73      =3  
  74      =3  
  75      =3  
  76      =3  
  77      =3  
  78      =3  
  79      =3  
  80      =3  typedef struct
  81      =3  {
  82      =3  
  83      =3           u8 dis1  ;
  84      =3           u8 dis2  ;
  85      =3           u8 dis3  ;
  86      =3           u8 CurMode;
  87      =3          
  88      =3  }STDisplayCode;
  89      =3  
  90      =3  typedef struct 
  91      =3  {
  92      =3      float   YuanShui ;
  93      =3      float       ChunShui;
  94      =3      float       LouShui;
  95      =3      float               JieShui;
  96      =3  }STAD_Collect;
  97      =3  
  98      =3  typedef struct 
  99      =3  {
 100      =3                  u8  FaultCnt;
 101      =3      u8  ErrorCodeDisplayData;  
 102      =3      u8  ErrorToNomalCnt;
 103      =3      u8  ErrorCodeData;
 104      =3      u8  YSJErrowCnt;    
 105      =3      u8  LowLevelTimeCnt;
 106      =3      u8  HighLevelTimeCnt;
 107      =3      u16 ErrowCnt;
 108      =3  }ST_MakeWater;
 109      =3          
 110      =3  typedef struct 
 111      =3  {
 112      =3      u8 WriteEventCount;
 113      =3      u8 ReadEventCount;
 114      =3  }ST_PushPop;
 115      =3  
 116      =3  typedef union 
 117      =3  {
 118      =3      u32 all;
 119      =3      struct
 120      =3      {
 121      =3          u8 HisEeprom        :8;
 122      =3          u8 EEpromRun        :3;
 123      =3                                  u8 HisPwrOFF        :1;
 124      =3          u8 SysRun           :1;
 125      =3          u8 cool             :1;
 126      =3          u8 heat             :1;
 127      =3                                  u8 Lock                 :1;
 128      =3          signed char     HeatTempSet      :8;
 129      =3          signed char   CoolTempSet      :8;
 130      =3      }Bit;
 131      =3  }STHeatCoolTemp;
 132      =3  
 133      =3  
 134      =3  typedef struct    
 135      =3  {
 136      =3      u8 step                     ;
 137      =3      u8 sFactoryTime     ;
 138      =3      u8 FactoryCnt       ;
 139      =3                  u8 step1                        ;
 140      =3  }STFactory;
 141      =3  
 142      =3  
 143      =3  
 144      =3  
 145      =3  
 146      =3  
 147      =3  
 148      =3  
 149      =3  
 150      =3  
 151      =3  typedef struct 
 152      =3  {
 153      =3    u8 DisplayMode;
 154      =3          signed char CompensationValue;
 155      =3  }STSetVaue;
 156      =3  
 157      =3  typedef struct 
 158      =3  {
 159      =3                  u8 PowerOnTimer;
 160      =3                  u8 RecoverTimer;
 161      =3                  union
 162      =3                  {
 163      =3                          struct
 164      =3                          {
 165      =3                                  u8 RunFlag                      :1;
 166      =3                                  u8 DisplayModeFlag      :1;
 167      =3                                  u8 DisplayValueFlag :1;
 168      =3                          }Bit;
 169      =3                          u8         All;
 170      =3                  }Run;
 171      =3                  
 172      =3                  u8 mode;
 173      =3                  u8 value;
 174      =3                  
 175      =3  }STSetTempCompensation;
 176      =3  
 177      =3  typedef struct
 178      =3  {
 179      =3      u8  KeyNum;
 180      =3      u8  Value;
 181      =3  }STLingMin;
 182      =3  
 183      =3  
 184      =3  
 185      =3  
 186      =3  typedef union
 187      =3  {
 188      =3          u8      all;
 189      =3          struct
 190      =3          {
 191      =3                  u8 REV         :6;
 192      =3                  u8 LightByte    :2;
 193      =3          }Bit;
 194      =3  }LightByte;
 195      =3  
 196      =3  typedef union
 197      =3  {
 198      =3          u8      all;
 199      =3          struct
 200      =3          {
 201      =3                  u8 His         :1;
 202      =3                  u8 cnt                  :7;
 203      =3          
 204      =3          }Bit;
 205      =3  }ST_Beep;
 206      =3  
 207      =3  
 208      =3   typedef union
 209      =3  {
 210      =3          u8      all;
 211      =3          struct
 212      =3          {
 213      =3                  u8 b0   :1;
 214      =3                  u8 b1   :1;
 215      =3                  u8 b2   :1;
 216      =3                  u8 b3   :1;
 217      =3                  u8 b4   :1;
 218      =3                  u8 b5   :1;
 219      =3                  u8 b6   :1;
 220      =3                  u8 b7   :1;
 221      =3          }Bit;
 222      =3  }byte;
 223      =3  
 224      =3  
 225      =3  typedef enum
 226      =3  {
 227      =3      BSP_USART0,               
 228      =3      BSP_USART1,               
 229      =3      BSP_USART2,               
 230      =3      BSP_USART3,               
 231      =3      BSP_UART_MAX = BSP_USART3
 232      =3  }BSP_UART_Port_t;
 233      =3  
 234      =3  typedef enum
 235      =3  {
 236      =3      BSP_BrshMotor,
 237      =3      BSP_WaterPump,
 238      =3      BSP_WaterAbsorption,
 239      =3  }MainCircuit_t;
 240      =3  
 241      =3  typedef struct
 242      =3  {
 243      =3    u32 tickCnt;
 244      =3          u8 tickCnt1;
 245      =3          u8 tickCnt2;
 246      =3          u8 tickCnt3;
 247      =3    u8 tickCnt4;
 248      =3          u8 tickCnt5;
 249      =3          Evnt_t parameter;
 250      =3    void  (*pTickCBFunc)(Uchar evt);                    
 251      =3          void  (*pTickEvent)(void); 
 252      =3  }sysTick_t;
 253      =3  
 254      =3  
 255      =3  
 256      =3  extern ST_PushPop gstPushPop;
 257      =3  extern volatile byte    gbFlagData[10];
 258      =3  extern volatile sysTick_t gstRDsysTick;
 259      =3  extern Uchar gEventBuffer[EVENT_BUFFER_LENGTH];
 260      =3  
 261      =3  
 262      =3  extern ST_Filter gstFilte;
 263      =3  extern volatile STAD_Collect   gstADCollect;
 264      =3  extern u8 gKeyValue;
 265      =3  extern ST_AM901  gstAM901;
 266      =3  #if 0
 280      =3  
 281      =3  
 282      =3  
 283      =3  #define  RDSystickProcess() gstRDsysTick.tickCnt++; \
 284      =3          gstRDsysTick.tickCnt1++;\
 285      =3          gstRDsysTick.tickCnt2++;\
 286      =3          gstRDsysTick.tickCnt3++;\
 287      =3    gstRDsysTick.tickCnt4++;\
 288      =3          gstRDsysTick.tickCnt5++;\
 289      =3          if(0 == gstRDsysTick.tickCnt5%3){Ev3MSFlag = 1; gstRDsysTick.tickCnt5  = 0;}\
 290      =3    if(0 == gstRDsysTick.tickCnt4%5){Ev5MSFlag = 1; gstRDsysTick.tickCnt4  = 0;}\
 291      =3          if(0 == gstRDsysTick.tickCnt3%20){Ev20MSFlag = 1;gstRDsysTick.tickCnt3  = 0;}\
 292      =3          if(0 == gstRDsysTick.tickCnt2%50){Ev50MSFlag = 1;gstRDsysTick.tickCnt2  = 0;}\
 293      =3          if(0 == (gstRDsysTick.tickCnt)%1000){Ev1SFlag = 1;gstRDsysTick.tickCnt = 0;}\
 294      =3          if(0 == (gstRDsysTick.tickCnt1)%100){Ev100MSFlag = 1;gstRDsysTick.tickCnt1 = 0;}\
 295      =3          ADCollectProcess();
 296      =3          
 297      =3          
 298      =3  #define  SCUCESS        1
 299      =3  #define  FAIL           0
 300      =3  
 301      =3  #if 1
 302      =3  #define KEY1_MASK 0x01
 303      =3  #define KEY2_MASK 0x02
 304      =3  #define KEY3_MASK 0x04
 305      =3  #define KEY4_MASK 0x08
 306      =3  #define KEY5_MASK 0x10
 307      =3  #define KEY6_MASK 0x20
 308      =3  #define KEY7_MASK 0x40
 309      =3  #define KEY8_MASK 0x80
 310      =3  #else
 320      =3  
 321      =3  #define  _150MS_Per5MS     30
 322      =3  #define  _100MS_Per5MS     20
 323      =3  
 324      =3  #define  _100MS_Per20MS    5
 325      =3  #define  _120MS_Per20MS    6
 326      =3  #define  _140MS_Per20MS    7
 327      =3  #define  _200MS_Per20MS    10
 328      =3  #define  _220MS_Per20MS    11
 329      =3  #define  _240MS_Per20MS    12
 330      =3  #define  _260MS_Per20MS    13
 331      =3  #define  _280MS_Per20MS    14
 332      =3  #define  _3S_Per20MS      50*3
 333      =3  #define  _4S_Per20MS      50*4
 334      =3  
 335      =3  #define  _500MS_Per50MS  9
 336      =3  #define  _10S_Per50MS  20*10
 337      =3  #define  _5S_Per50MS   20*5
 338      =3  #define  _3S_Per50MS   20*3
 339      =3  #define  _2S_Per50MS   20*2
 340      =3  #define  _1S_Per50MS   20*1
 341      =3  #define  _30S_Per50MS  20*30
 342      =3  #define  _1Min_Per50MS   20*60
 343      =3  #define  _5Min_Per50MS   20*300
 344      =3  
 345      =3  #define  _90Min_Per100MS      10*60*90
 346      =3  #define  _15Min_Per100MS      10*60*15
 347      =3  #define  _3S400MS_Per100MS         34
 348      =3  #define  _15S_Per100MS        10*15
 349      =3  #define  _30S_Per100MS        10*30
 350      =3  #define  _3Min_Per100MS       10*60*3
 351      =3  #define  _13Min_Per100MS      10*60*13
 352      =3  #define  _20Min_Per100MS      10*60*20
 353      =3  #define  _30Min_Per100MS      10*60*30
 354      =3  #define  _40Min_Per100MS      10*60*40
 355      =3  
 356      =3  #define  _200MS_Per100MS   2
 357      =3  #define  _500MS_Per100MS   5
 358      =3  #define  _2S_Per100MS   10*2
 359      =3  #define  _1S_Per100MS   10*1
 360      =3  #define  _10S_Per100MS   10*10
 361      =3  #define  _25S_Per100MS  10*20
 362      =3  
 363      =3  #define  _1h_Per1S      60*60
 364      =3  #define  _30Min_Per1S   60*30
 365      =3  #define  _60Min_Per1S   120*30
 366      =3  #define  _15Min_Per1S   60*15
 367      =3  #define  _20Min_Per1S   60*20
 368      =3  #define  _5Min_Per1S            60*5
 369      =3  #define  _2Min_Per1S            60*2
 370      =3  #define  _4Min_Per1S            60*4
 371      =3  #define  _1Min_Per1S            60*1
 372      =3  #define  _35S_Per1S               35
 373      =3  #define  _50S_Per1S               50
 374      =3  #define  _3Min_Per1S            60*3
 375      =3  #endif
   3          
   4          #define _100ms_Per5ms 20
   5          #define _30ms_Per5ms  2
   6          #define BUZZER_0N  1
   7          #define BUZZER_0FF 0
   8          
   9          
  10          
  11          #define BUZZER_POWER_ON          PWM_CmdEX(PWM0_Type,ENABLE)
  12          #define BUZZER_POWER_OFF         PWM_IndependentModeConfig(PWM02,0);;
  13          #define BUEEER_SetFrq(X)         PWM_Init(PWM0_PRESSEL_FHRC_D2,X)
             -) | (40000000/X));((FTM0)->SYNC) = ((((FTM0)->SYNC) & ~(0x80)) | (0x80))
  14          #define BUEEER_SetDuty(X)    PWM_IndependentModeConfig(PWM02,X*0.5);
             -                                                ((FTM0)->SYNC) = ((((FTM0)->SYNC) & ~(0x80)) | (0x80))
  15          #define BUZZER_Stop            PWM_CmdEX(PWM0_Type,DISABLE)
             -) = ((((FTM0)->SYNC) & ~(0x80)) | (0x80))
  16          
             -->SYNC) & ~(0x80)) | (0x80))
  17          
  18          typedef union
  19          {
  20                  uint8_t all;
  21                  struct
  22                  {
  23                          uint8_t run         :1;
  24                          uint8_t cnt                     :7;
  25                  }Bit;
  26          }ST_Heat;
  27          
  28          typedef struct
  29          {
  30              uint32_t frq;
  31              uint16_t OpenTime;
  32              uint16_t CloseTime;
  33          }ST_Buzzer;
  34          
  35          typedef struct
  36          {
  37              uint16_t OpenTime;
  38              uint16_t CloseTime;
  39              uint8_t   step;
  40          }ST_BuzzerCanShu;
  41          
  42          #define Buzzer0N_SingalKey 3300
  43          #define Buzzer0N_6sheng 3400
  44          #define Buzzer0FF_TIME  620
  45          #define Buzzer0n_TIME   380
  46          
  47          ST_Buzzer stBuzzerTab[] =
  48          {
  49                    {1900    ,200,120},
  50                          {2400    ,200,120},
  51                          {2900    ,200,120},
  52                          {3400    ,200,1200},
  53              {0xffffff   ,0xffff,0xffff}               
  54          };
  55          
  56          
  57          ST_Buzzer stBuzzerTab1[] =
  58          {
  59                          {3400    ,200,120},
  60              {2900    ,200,120},
  61                          {2400    ,200,120},
  62                          {1900    ,200,1200},
  63              {0xffffff   ,0xffff,0xffff}
  64          };
  65          
  66          ST_Buzzer stBuzzerTab2[] =
  67          {
  68              {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  69              {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  70                          {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  71                          {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  72              {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  73                          {3999    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  74              {0xffffff   ,0xffff,0xffff}
  75          };
  76          
  77          ST_Buzzer stBuzzerTab31[] =
  78          {
  79                  #if 0
  90                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  91                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  92                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  93                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  94                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  95                          {Buzzer0N_6sheng    ,Buzzer0n_TIME,Buzzer0FF_TIME},
  96                  #endif
  97              {0xffffff   ,0xffff,0xffff}
  98          };
  99          
 100          ST_Buzzer stBuzzerTab32[] =
 101          {
 102              {Buzzer0N_SingalKey    ,200,Buzzer0FF_TIME},
 103              {0xffffff   ,0xffff,0xffff}
 104          };
 105          
 106          ST_Buzzer stBuzzerTab33[] =
 107          {
 108            
 109           
 110                {3100    ,1500,0},
 111                {3150    ,500,0},
 112           
 113            
 114              {0xffffff   ,0xffff,0xffff}
 115          };
 116          
 117          
 118          ST_Buzzer stBuzzerTab34[] =
 119          {
 120              {Buzzer0N_SingalKey    ,Buzzer0n_TIME,Buzzer0FF_TIME},
 121              {0xffffff   ,0xffff,0xffff}
 122          };
 123          
 124          
 125          ST_Buzzer stBuzzerTab35[] =
 126          {
 127              {2300    ,Buzzer0n_TIME,Buzzer0FF_TIME},
 128              {1700    ,Buzzer0n_TIME,Buzzer0FF_TIME},
 129              {0xffffff   ,0xffff,0xffff}
 130          };
 131          
 132          
 133          ST_Buzzer stBuzzerTab36[] =
 134          {
 135              {1700    ,Buzzer0n_TIME,100},
 136              {2300    ,Buzzer0n_TIME,100},
 137              {0xffffff   ,0xffff,0xffff}
 138          };
 139          
 140          
 141          
 142          uint8_t  BuzzerStart(ST_Buzzer  *stBuzzerTab, uint16_t  *stimeOpenPower,uint16_t  *stimeClosePower,uint8_t
             - * step)
 143          {
 144   1      
 145   1                      static uint16_t HisFrq =  0UL;
 146   1                      static uint16_t HisDuty = 0UL;
 147   1                      static uint16_t sDuty = 0U;
 148   1              
 149   1               if(*step == 0xff)
 150   1          {
 151   2              return 1;
 152   2          }
 153   1          
 154   1          if(*stimeOpenPower < stBuzzerTab[*step].OpenTime * 0.2)
 155   1          {
 156   2                                
 157   2                                      if(stBuzzerTab[*step].frq != HisFrq)
 158   2                                      {
 159   3                                                      HisFrq = stBuzzerTab[*step].frq ;
 160   3                                                      BUEEER_SetFrq(stBuzzerTab[*step].frq);
 161   3                                                      sDuty = stBuzzerTab[*step].frq;
 162   3                                                      BUZZER_POWER_ON; 
 163   3                                      }
 164   2                                      else
 165   2                                      {                                               
 166   3                                                      BUEEER_SetDuty(sDuty);
 167   3                                      }
 168   2                                      
 169   2                                 
 170   2              (*stimeOpenPower)++;
 171   2      
 172   2          }
 173   1          else if(*stimeClosePower < stBuzzerTab[*step].CloseTime * 0.2)
 174   1          {
 175   2              BUZZER_POWER_OFF;
 176   2                                      
 177   2              (*stimeClosePower)++;
 178   2          }
 179   1          else
 180   1          {
 181   2              (*step)++;
 182   2              *stimeOpenPower = 0;
 183   2              *stimeClosePower = 0;
 184   2              sDuty = stBuzzerTab[*step].frq;
 185   2                              
 186   2              if(stBuzzerTab[*step].frq == 0xfffffful)
 187   2              {
 188   3                  *step = 0xff;
 189   3                                                      HisFrq = 0;
 190   3                  BUZZER_Stop;
 191   3                  return 1;
 192   3              }        
 193   2          }
 194   1          return 0;
 195   1      
 196   1      }
*** WARNING C280 IN LINE 146 OF ..\Apps\buzzer.c: 'HisDuty': unreferenced local variable
 197          
 198          void BuzzerProcess(void)
 199          {
 200   1          static ST_Heat sBuzzerDelay;
 201   1          static uint8_t  voliceNum;
 202   1          static uint16_t  sstimeOpenPower;
 203   1          static uint16_t  sstimeClosePower;
 204   1          static uint8_t   sstep;
 205   1       
 206   1          if( BuzzerFlag || gbFlagData[5].all > 0)
 207   1          {
 208   2      
 209   2              sBuzzerDelay.Bit.run = 1;
 210   2          
 211   2              
 212   2              if(BuzzerPowerOnFlag)
 213   2              {
 214   3                  voliceNum = 1;
 215   3              }
 216   2                  
 217   2              else if(BuzzerPowerOffFlag)
 218   2              {
 219   3                  voliceNum = 2;
 220   3              }
 221   2                  
 222   2              else if(BuzzerFlag)
 223   2              {
 224   3                  voliceNum = 3;
 225   3              }
 226   2              
 227   2              else if(Buzzer1Flag)
 228   2              {
 229   3                  voliceNum = 31;
 230   3              }
 231   2              else if(Buzzer2Flag)
 232   2              {
 233   3                  voliceNum = 32;
 234   3              }
 235   2              else if(Buzzer3Flag)
 236   2              {
 237   3                  voliceNum = 33;
 238   3              }
 239   2              else if(Buzzer4Flag)
 240   2              {
 241   3                  voliceNum = 34;
 242   3              }
 243   2              else if(Buzzer5Flag)
 244   2              {
 245   3                  voliceNum = 35;
 246   3              }
 247   2              else if(Buzzer6Flag)
 248   2              {
 249   3                  voliceNum = 36;
 250   3              }
 251   2              BuzzerFlag = 0;
 252   2              gbFlagData[5].all = 0;
 253   2              
 254   2              sstep = 0;
 255   2              sstimeOpenPower = 0;
 256   2              sstimeClosePower = 0;
 257   2          }
 258   1          if(sBuzzerDelay.Bit.run)
 259   1          {
 260   2              if(voliceNum == 1)
 261   2              {
 262   3                  if(BuzzerStart(stBuzzerTab,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 263   3                  {
 264   4                      sBuzzerDelay.Bit.run = 0;
 265   4                  }
 266   3              }
 267   2              else if(voliceNum == 2)
 268   2              {
 269   3                  if(BuzzerStart(stBuzzerTab1,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 270   3                  {
 271   4                      sBuzzerDelay.Bit.run = 0;
 272   4                  }
 273   3              }
 274   2              
 275   2              else if(voliceNum == 3)
 276   2              {
 277   3                  if(BuzzerStart(stBuzzerTab2,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 278   3                  {
 279   4                      sBuzzerDelay.Bit.run = 0;
 280   4                  }
 281   3              }
 282   2              
 283   2              else if(voliceNum == 31)
 284   2              {
 285   3                  if(BuzzerStart(stBuzzerTab31,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 286   3                  {
 287   4                      sBuzzerDelay.Bit.run = 0;
 288   4                  }
 289   3              }
 290   2              else if(voliceNum == 32)
 291   2              {
 292   3                  if(BuzzerStart(stBuzzerTab32,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 293   3                  {
 294   4                      sBuzzerDelay.Bit.run = 0;
 295   4                  }
 296   3              }
 297   2              else if(voliceNum == 33)
 298   2              {
 299   3                  if(BuzzerStart(stBuzzerTab33,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 300   3                  {
 301   4                      sBuzzerDelay.Bit.run = 0;
 302   4                  }
 303   3              }
 304   2              
 305   2              else if(voliceNum == 34)
 306   2              {
 307   3                  if(BuzzerStart(stBuzzerTab34,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 308   3                  {
 309   4                      sBuzzerDelay.Bit.run = 0;
 310   4                  }
 311   3              }
 312   2              
 313   2              else if(voliceNum == 35)
 314   2              {
 315   3                  if(BuzzerStart(stBuzzerTab35,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 316   3                  {
 317   4                      sBuzzerDelay.Bit.run = 0;
 318   4                  }
 319   3              }
 320   2              
 321   2              else if(voliceNum == 36)
 322   2              {
 323   3                  if(BuzzerStart(stBuzzerTab36,&sstimeOpenPower,&sstimeClosePower,&sstep)==1)
 324   3                  {
 325   4                      sBuzzerDelay.Bit.run = 0;
 326   4                  }
 327   3              }
 328   2          }
 329   1          else
 330   1          {
 331   2                  BUZZER_Stop;
 332   2          }
 333   1      }
ASSEMBLY LISTING OF GENERATED OBJECT CODE
             ; FUNCTION _BuzzerStart (BEGIN)
                                           ; SOURCE LINE # 142
0000 900000      R     MOV     DPTR,#stBuzzerTab
0003 120000      E     LCALL   ?C?PSTXDATA
                                           ; SOURCE LINE # 143
                                           ; SOURCE LINE # 149
0006 900000      R     MOV     DPTR,#step
0009 120000      E     LCALL   ?C?PLDXDATA
000C 120000      E     LCALL   ?C?CLDPTR
000F FE                MOV     R6,A
0010 F4                CPL     A
0011 7003              JNZ     ?C0001
                                           ; SOURCE LINE # 150
                                           ; SOURCE LINE # 151
0013 7F01              MOV     R7,#01H
0015 22                RET     
                                           ; SOURCE LINE # 152
0016         ?C0001:
                                           ; SOURCE LINE # 154
0016 EE                MOV     A,R6
0017 75F008            MOV     B,#08H
001A A4                MUL     AB
001B FF                MOV     R7,A
001C 900000      R     MOV     DPTR,#stBuzzerTab
001F 120000      E     LCALL   ?C?PLDXDATA
0022 E9                MOV     A,R1
0023 2F                ADD     A,R7
0024 F9                MOV     R1,A
0025 EA                MOV     A,R2
0026 35F0              ADDC    A,B
0028 FA                MOV     R2,A
0029 900004            MOV     DPTR,#04H
002C 120000      E     LCALL   ?C?ILDOPTR
002F FD                MOV     R5,A
0030 ACF0              MOV     R4,B
0032 E4                CLR     A
0033 120000      E     LCALL   ?C?FCASTI
0036 7BCD              MOV     R3,#0CDH
0038 7ACC              MOV     R2,#0CCH
003A 794C              MOV     R1,#04CH
003C 783E              MOV     R0,#03EH
003E 120000      E     LCALL   ?C?FPMUL
0041 C004              PUSH    AR4
0043 C005              PUSH    AR5
0045 C006              PUSH    AR6
0047 C007              PUSH    AR7
0049 900000      R     MOV     DPTR,#stimeOpenPower
004C 120000      E     LCALL   ?C?PLDXDATA
004F 120000      E     LCALL   ?C?ILDPTR
0052 FD                MOV     R5,A
0053 ACF0              MOV     R4,B
0055 E4                CLR     A
0056 120000      E     LCALL   ?C?FCASTI
0059 A804              MOV     R0,AR4
005B A905              MOV     R1,AR5
005D AA06              MOV     R2,AR6
005F AB07              MOV     R3,AR7
0061 D007              POP     AR7
0063 D006              POP     AR6
0065 D005              POP     AR5
0067 D004              POP     AR4
0069 120000      E     LCALL   ?C?FPCMP3
006C 4003              JC      $ + 5H
006E 020000      R     LJMP    ?C0003
                                           ; SOURCE LINE # 155
                                           ; SOURCE LINE # 157
0071 900000      R     MOV     DPTR,#stBuzzerTab
0074 120000      E     LCALL   ?C?PLDXDATA
0077 C003              PUSH    AR3
0079 C002              PUSH    AR2
007B C001              PUSH    AR1
007D 900000      R     MOV     DPTR,#step
0080 120000      E     LCALL   ?C?PLDXDATA
0083 120000      E     LCALL   ?C?CLDPTR
0086 75F008            MOV     B,#08H
0089 A4                MUL     AB
008A F582              MOV     DPL,A
008C 85F083            MOV     DPH,B
008F D001              POP     AR1
0091 D002              POP     AR2
0093 D003              POP     AR3
0095 120000      E     LCALL   ?C?LLDOPTR0
0098 900000      R     MOV     DPTR,#HisFrq
009B E0                MOVX    A,@DPTR
009C FE                MOV     R6,A
009D A3                INC     DPTR
009E E0                MOVX    A,@DPTR
009F FF                MOV     R7,A
00A0 E4                CLR     A
00A1 FC                MOV     R4,A
00A2 FD                MOV     R5,A
00A3 C3                CLR     C
00A4 120000      E     LCALL   ?C?ULCMP
00A7 6070              JZ      ?C0004
                                           ; SOURCE LINE # 158
                                           ; SOURCE LINE # 159
00A9 900000      R     MOV     DPTR,#stBuzzerTab
00AC 120000      E     LCALL   ?C?PLDXDATA
00AF C003              PUSH    AR3
00B1 C002              PUSH    AR2
00B3 C001              PUSH    AR1
00B5 900000      R     MOV     DPTR,#step
00B8 120000      E     LCALL   ?C?PLDXDATA
00BB 120000      E     LCALL   ?C?CLDPTR
00BE 75F008            MOV     B,#08H
00C1 A4                MUL     AB
00C2 F582              MOV     DPL,A
00C4 85F083            MOV     DPH,B
00C7 D001              POP     AR1
00C9 D002              POP     AR2
00CB D003              POP     AR3
00CD 120000      E     LCALL   ?C?LLDOPTR
00D0 AD07              MOV     R5,AR7
00D2 AC06              MOV     R4,AR6
00D4 900000      R     MOV     DPTR,#HisFrq
00D7 EC                MOV     A,R4
00D8 F0                MOVX    @DPTR,A
00D9 A3                INC     DPTR
00DA ED                MOV     A,R5
00DB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 160
00DC 7F10              MOV     R7,#010H
00DE 120000      E     LCALL   _PWM_Init
                                           ; SOURCE LINE # 161
00E1 900000      R     MOV     DPTR,#stBuzzerTab
00E4 120000      E     LCALL   ?C?PLDXDATA
00E7 C003              PUSH    AR3
00E9 C002              PUSH    AR2
00EB C001              PUSH    AR1
00ED 900000      R     MOV     DPTR,#step
00F0 120000      E     LCALL   ?C?PLDXDATA
00F3 120000      E     LCALL   ?C?CLDPTR
00F6 75F008            MOV     B,#08H
00F9 A4                MUL     AB
00FA F582              MOV     DPL,A
00FC 85F083            MOV     DPH,B
00FF D001              POP     AR1
0101 D002              POP     AR2
0103 D003              POP     AR3
0105 120000      E     LCALL   ?C?LLDOPTR
0108 900000      R     MOV     DPTR,#sDuty
010B EE                MOV     A,R6
010C F0                MOVX    @DPTR,A
010D A3                INC     DPTR
010E EF                MOV     A,R7
010F F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 162
0110 7D01              MOV     R5,#01H
0112 E4                CLR     A
0113 FF                MOV     R7,A
0114 120000      E     LCALL   _PWM_CmdEX
                                           ; SOURCE LINE # 163
0117 8021              SJMP    ?C0005
0119         ?C0004:
                                           ; SOURCE LINE # 165
                                           ; SOURCE LINE # 166
0119 900000      R     MOV     DPTR,#sDuty
011C E0                MOVX    A,@DPTR
011D FC                MOV     R4,A
011E A3                INC     DPTR
011F E0                MOVX    A,@DPTR
0120 FD                MOV     R5,A
0121 E4                CLR     A
0122 120000      E     LCALL   ?C?FCASTI
0125 E4                CLR     A
0126 FB                MOV     R3,A
0127 FA                MOV     R2,A
0128 F9                MOV     R1,A
0129 783F              MOV     R0,#03FH
012B 120000      E     LCALL   ?C?FPMUL
012E 120000      E     LCALL   ?C?CASTF
0131 AD07              MOV     R5,AR7
0133 AC06              MOV     R4,AR6
0135 7F02              MOV     R7,#02H
0137 120000      E     LCALL   _PWM_IndependentModeConfig
                                           ; SOURCE LINE # 167
013A         ?C0005:
                                           ; SOURCE LINE # 170
013A 900000      R     MOV     DPTR,#stimeOpenPower
                                           ; SOURCE LINE # 172
013D 806B              SJMP    ?C0058
013F         ?C0003:
                                           ; SOURCE LINE # 173
013F 900000      R     MOV     DPTR,#step
0142 120000      E     LCALL   ?C?PLDXDATA
0145 120000      E     LCALL   ?C?CLDPTR
0148 75F008            MOV     B,#08H
014B A4                MUL     AB
014C FF                MOV     R7,A
014D 900000      R     MOV     DPTR,#stBuzzerTab
0150 120000      E     LCALL   ?C?PLDXDATA
0153 E9                MOV     A,R1
0154 2F                ADD     A,R7
0155 F9                MOV     R1,A
0156 EA                MOV     A,R2
0157 35F0              ADDC    A,B
0159 FA                MOV     R2,A
015A 900006            MOV     DPTR,#06H
015D 120000      E     LCALL   ?C?ILDOPTR
0160 FD                MOV     R5,A
0161 ACF0              MOV     R4,B
0163 E4                CLR     A
0164 120000      E     LCALL   ?C?FCASTI
0167 7BCD              MOV     R3,#0CDH
0169 7ACC              MOV     R2,#0CCH
016B 794C              MOV     R1,#04CH
016D 783E              MOV     R0,#03EH
016F 120000      E     LCALL   ?C?FPMUL
0172 C004              PUSH    AR4
0174 C005              PUSH    AR5
0176 C006              PUSH    AR6
0178 C007              PUSH    AR7
017A 900000      R     MOV     DPTR,#stimeClosePower
017D 120000      E     LCALL   ?C?PLDXDATA
0180 120000      E     LCALL   ?C?ILDPTR
0183 FD                MOV     R5,A
0184 ACF0              MOV     R4,B
0186 E4                CLR     A
0187 120000      E     LCALL   ?C?FCASTI
018A A804              MOV     R0,AR4
018C A905              MOV     R1,AR5
018E AA06              MOV     R2,AR6
0190 AB07              MOV     R3,AR7
0192 D007              POP     AR7
0194 D006              POP     AR6
0196 D005              POP     AR5
0198 D004              POP     AR4
019A 120000      E     LCALL   ?C?FPCMP3
019D 5018              JNC     ?C0007
                                           ; SOURCE LINE # 174
                                           ; SOURCE LINE # 175
019F E4                CLR     A
01A0 FD                MOV     R5,A
01A1 FC                MOV     R4,A
01A2 7F02              MOV     R7,#02H
01A4 120000      E     LCALL   _PWM_IndependentModeConfig
                                           ; SOURCE LINE # 177
01A7 900000      R     MOV     DPTR,#stimeClosePower
01AA         ?C0058:
01AA 120000      E     LCALL   ?C?PLDXDATA
01AD E4                CLR     A
01AE 75F001            MOV     B,#01H
01B1 120000      E     LCALL   ?C?IILDPTR
                                           ; SOURCE LINE # 178
01B4 020000      R     LJMP    ?C0006
01B7         ?C0007:
                                           ; SOURCE LINE # 180
                                           ; SOURCE LINE # 181
01B7 900000      R     MOV     DPTR,#step
01BA 120000      E     LCALL   ?C?PLDXDATA
01BD 7401              MOV     A,#01H
01BF 120000      E     LCALL   ?C?CILDPTR
                                           ; SOURCE LINE # 182
01C2 900000      R     MOV     DPTR,#stimeOpenPower
01C5 120000      E     LCALL   ?C?PLDXDATA
01C8 E4                CLR     A
01C9 F5F0              MOV     B,A
01CB 120000      E     LCALL   ?C?ISTPTR
                                           ; SOURCE LINE # 183
01CE 900000      R     MOV     DPTR,#stimeClosePower
01D1 120000      E     LCALL   ?C?PLDXDATA
01D4 E4                CLR     A
01D5 F5F0              MOV     B,A
01D7 120000      E     LCALL   ?C?ISTPTR
                                           ; SOURCE LINE # 184
01DA 900000      R     MOV     DPTR,#stBuzzerTab
01DD 120000      E     LCALL   ?C?PLDXDATA
01E0 C003              PUSH    AR3
01E2 C002              PUSH    AR2
01E4 C001              PUSH    AR1
01E6 900000      R     MOV     DPTR,#step
01E9 120000      E     LCALL   ?C?PLDXDATA
01EC 120000      E     LCALL   ?C?CLDPTR
01EF 75F008            MOV     B,#08H
01F2 A4                MUL     AB
01F3 F582              MOV     DPL,A
01F5 85F083            MOV     DPH,B
01F8 D001              POP     AR1
01FA D002              POP     AR2
01FC D003              POP     AR3
01FE 120000      E     LCALL   ?C?LLDOPTR
0201 900000      R     MOV     DPTR,#sDuty
0204 EE                MOV     A,R6
0205 F0                MOVX    @DPTR,A
0206 A3                INC     DPTR
0207 EF                MOV     A,R7
0208 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 186
0209 900000      R     MOV     DPTR,#stBuzzerTab
020C 120000      E     LCALL   ?C?PLDXDATA
020F C003              PUSH    AR3
0211 C002              PUSH    AR2
0213 C001              PUSH    AR1
0215 900000      R     MOV     DPTR,#step
0218 120000      E     LCALL   ?C?PLDXDATA
021B 120000      E     LCALL   ?C?CLDPTR
021E 75F008            MOV     B,#08H
0221 A4                MUL     AB
0222 F582              MOV     DPL,A
0224 85F083            MOV     DPH,B
0227 D001              POP     AR1
0229 D002              POP     AR2
022B D003              POP     AR3
022D 120000      E     LCALL   ?C?LLDOPTR
0230 74FF              MOV     A,#0FFH
0232 FB                MOV     R3,A
0233 FA                MOV     R2,A
0234 F9                MOV     R1,A
0235 7800              MOV     R0,#00H
0237 C3                CLR     C
0238 120000      E     LCALL   ?C?ULCMP
023B 701A              JNZ     ?C0006
                                           ; SOURCE LINE # 187
                                           ; SOURCE LINE # 188
023D 900000      R     MOV     DPTR,#step
0240 120000      E     LCALL   ?C?PLDXDATA
0243 74FF              MOV     A,#0FFH
0245 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 189
0248 E4                CLR     A
0249 900000      R     MOV     DPTR,#HisFrq
024C F0                MOVX    @DPTR,A
024D A3                INC     DPTR
024E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 190
024F FD                MOV     R5,A
0250 FF                MOV     R7,A
0251 120000      E     LCALL   _PWM_CmdEX
                                           ; SOURCE LINE # 191
0254 7F01              MOV     R7,#01H
0256 22                RET     
                                           ; SOURCE LINE # 192
                                           ; SOURCE LINE # 193
0257         ?C0006:
                                           ; SOURCE LINE # 194
0257 7F00              MOV     R7,#00H
                                           ; SOURCE LINE # 196
0259         ?C0002:
0259 22                RET     
             ; FUNCTION _BuzzerStart (END)
             ; FUNCTION BuzzerProcess (BEGIN)
                                           ; SOURCE LINE # 198
                                           ; SOURCE LINE # 199
                                           ; SOURCE LINE # 206
0000 900000      E     MOV     DPTR,#gbFlagData+02H
0003 E0                MOVX    A,@DPTR
0004 20E110            JB      ACC.1,?C0011
0007 900000      E     MOV     DPTR,#gbFlagData+05H
000A E0                MOVX    A,@DPTR
000B D3                SETB    C
000C 9400              SUBB    A,#00H
000E 7480              MOV     A,#080H
0010 9480              SUBB    A,#080H
0012 5003              JNC     $ + 5H
0014 020000      R     LJMP    ?C0010
0017         ?C0011:
                                           ; SOURCE LINE # 207
                                           ; SOURCE LINE # 209
0017 900000      R     MOV     DPTR,#sBuzzerDelay
001A E0                MOVX    A,@DPTR
001B 4401              ORL     A,#01H
001D F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 212
001E 900000      E     MOV     DPTR,#gbFlagData+05H
0021 E0                MOVX    A,@DPTR
0022 30E608            JNB     ACC.6,?C0012
                                           ; SOURCE LINE # 213
                                           ; SOURCE LINE # 214
0025 900000      R     MOV     DPTR,#voliceNum
0028 7401              MOV     A,#01H
002A F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 215
002B 8076              SJMP    ?C0013
002D         ?C0012:
                                           ; SOURCE LINE # 217
002D 900000      E     MOV     DPTR,#gbFlagData+05H
0030 E0                MOVX    A,@DPTR
0031 30E708            JNB     ACC.7,?C0014
                                           ; SOURCE LINE # 218
                                           ; SOURCE LINE # 219
0034 900000      R     MOV     DPTR,#voliceNum
0037 7402              MOV     A,#02H
0039 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 220
003A 8067              SJMP    ?C0013
003C         ?C0014:
                                           ; SOURCE LINE # 222
003C 900000      E     MOV     DPTR,#gbFlagData+02H
003F E0                MOVX    A,@DPTR
0040 30E108            JNB     ACC.1,?C0016
                                           ; SOURCE LINE # 223
                                           ; SOURCE LINE # 224
0043 900000      R     MOV     DPTR,#voliceNum
0046 7403              MOV     A,#03H
0048 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 225
0049 8058              SJMP    ?C0013
004B         ?C0016:
                                           ; SOURCE LINE # 227
004B 900000      E     MOV     DPTR,#gbFlagData+05H
004E E0                MOVX    A,@DPTR
004F 30E008            JNB     ACC.0,?C0018
                                           ; SOURCE LINE # 228
                                           ; SOURCE LINE # 229
0052 900000      R     MOV     DPTR,#voliceNum
0055 741F              MOV     A,#01FH
0057 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 230
0058 8049              SJMP    ?C0013
005A         ?C0018:
                                           ; SOURCE LINE # 231
005A 900000      E     MOV     DPTR,#gbFlagData+05H
005D E0                MOVX    A,@DPTR
005E 30E108            JNB     ACC.1,?C0020
                                           ; SOURCE LINE # 232
                                           ; SOURCE LINE # 233
0061 900000      R     MOV     DPTR,#voliceNum
0064 7420              MOV     A,#020H
0066 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 234
0067 803A              SJMP    ?C0013
0069         ?C0020:
                                           ; SOURCE LINE # 235
0069 900000      E     MOV     DPTR,#gbFlagData+05H
006C E0                MOVX    A,@DPTR
006D 30E208            JNB     ACC.2,?C0022
                                           ; SOURCE LINE # 236
                                           ; SOURCE LINE # 237
0070 900000      R     MOV     DPTR,#voliceNum
0073 7421              MOV     A,#021H
0075 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 238
0076 802B              SJMP    ?C0013
0078         ?C0022:
                                           ; SOURCE LINE # 239
0078 900000      E     MOV     DPTR,#gbFlagData+05H
007B E0                MOVX    A,@DPTR
007C 30E308            JNB     ACC.3,?C0024
                                           ; SOURCE LINE # 240
                                           ; SOURCE LINE # 241
007F 900000      R     MOV     DPTR,#voliceNum
0082 7422              MOV     A,#022H
0084 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 242
0085 801C              SJMP    ?C0013
0087         ?C0024:
                                           ; SOURCE LINE # 243
0087 900000      E     MOV     DPTR,#gbFlagData+05H
008A E0                MOVX    A,@DPTR
008B 30E408            JNB     ACC.4,?C0026
                                           ; SOURCE LINE # 244
                                           ; SOURCE LINE # 245
008E 900000      R     MOV     DPTR,#voliceNum
0091 7423              MOV     A,#023H
0093 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 246
0094 800D              SJMP    ?C0013
0096         ?C0026:
                                           ; SOURCE LINE # 247
0096 900000      E     MOV     DPTR,#gbFlagData+05H
0099 E0                MOVX    A,@DPTR
009A 30E506            JNB     ACC.5,?C0013
                                           ; SOURCE LINE # 248
                                           ; SOURCE LINE # 249
009D 900000      R     MOV     DPTR,#voliceNum
00A0 7424              MOV     A,#024H
00A2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 250
00A3         ?C0013:
                                           ; SOURCE LINE # 251
00A3 900000      E     MOV     DPTR,#gbFlagData+02H
00A6 E0                MOVX    A,@DPTR
00A7 54FD              ANL     A,#0FDH
00A9 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 252
00AA E4                CLR     A
00AB 900000      E     MOV     DPTR,#gbFlagData+05H
00AE F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 254
00AF 900000      R     MOV     DPTR,#sstep
00B2 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 255
00B3 900000      R     MOV     DPTR,#sstimeOpenPower
00B6 F0                MOVX    @DPTR,A
00B7 A3                INC     DPTR
00B8 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 256
00B9 A3                INC     DPTR
00BA F0                MOVX    @DPTR,A
00BB A3                INC     DPTR
00BC F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 257
00BD         ?C0010:
                                           ; SOURCE LINE # 258
00BD 900000      R     MOV     DPTR,#sBuzzerDelay
00C0 E0                MOVX    A,@DPTR
00C1 20E003            JB      ACC.0,$ + 6H
00C4 020000      R     LJMP    ?C0029
                                           ; SOURCE LINE # 259
                                           ; SOURCE LINE # 260
00C7 A3                INC     DPTR
00C8 E0                MOVX    A,@DPTR
00C9 6401              XRL     A,#01H
00CB 7031              JNZ     ?C0030
                                           ; SOURCE LINE # 261
                                           ; SOURCE LINE # 262
00CD 7B01              MOV     R3,#01H
00CF 7A00        R     MOV     R2,#HIGH sstimeOpenPower
00D1 7900        R     MOV     R1,#LOW sstimeOpenPower
00D3 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
00D6 120000      E     LCALL   ?C?PSTXDATA
00D9 7A00        R     MOV     R2,#HIGH sstimeClosePower
00DB 7900        R     MOV     R1,#LOW sstimeClosePower
00DD 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
00E0 120000      E     LCALL   ?C?PSTXDATA
00E3 7A00        R     MOV     R2,#HIGH sstep
00E5 7900        R     MOV     R1,#LOW sstep
00E7 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
00EA 120000      E     LCALL   ?C?PSTXDATA
00ED 7A00        R     MOV     R2,#HIGH stBuzzerTab
00EF 09                INC     R1
00F0 120000      R     LCALL   _BuzzerStart
00F3 EF                MOV     A,R7
00F4 6401              XRL     A,#01H
00F6 6003              JZ      $ + 5H
00F8 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 263
                                           ; SOURCE LINE # 264
                                           ; SOURCE LINE # 265
                                           ; SOURCE LINE # 266
00FB 020000      R     LJMP    ?C0066
00FE         ?C0030:
                                           ; SOURCE LINE # 267
00FE 900000      R     MOV     DPTR,#voliceNum
0101 E0                MOVX    A,@DPTR
0102 6402              XRL     A,#02H
0104 7032              JNZ     ?C0033
                                           ; SOURCE LINE # 268
                                           ; SOURCE LINE # 269
0106 7B01              MOV     R3,#01H
0108 7A00        R     MOV     R2,#HIGH sstimeOpenPower
010A 7900        R     MOV     R1,#LOW sstimeOpenPower
010C 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
010F 120000      E     LCALL   ?C?PSTXDATA
0112 7A00        R     MOV     R2,#HIGH sstimeClosePower
0114 7900        R     MOV     R1,#LOW sstimeClosePower
0116 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
0119 120000      E     LCALL   ?C?PSTXDATA
011C 7A00        R     MOV     R2,#HIGH sstep
011E 7900        R     MOV     R1,#LOW sstep
0120 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
0123 120000      E     LCALL   ?C?PSTXDATA
0126 7A00        R     MOV     R2,#HIGH stBuzzerTab1
0128 7900        R     MOV     R1,#LOW stBuzzerTab1
012A 120000      R     LCALL   _BuzzerStart
012D EF                MOV     A,R7
012E 6401              XRL     A,#01H
0130 6003              JZ      $ + 5H
0132 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 270
                                           ; SOURCE LINE # 271
0135         ?C0059:
                                           ; SOURCE LINE # 272
                                           ; SOURCE LINE # 273
0135 020000      R     LJMP    ?C0066
0138         ?C0033:
                                           ; SOURCE LINE # 275
0138 900000      R     MOV     DPTR,#voliceNum
013B E0                MOVX    A,@DPTR
013C 6403              XRL     A,#03H
013E 7032              JNZ     ?C0036
                                           ; SOURCE LINE # 276
                                           ; SOURCE LINE # 277
0140 7B01              MOV     R3,#01H
0142 7A00        R     MOV     R2,#HIGH sstimeOpenPower
0144 7900        R     MOV     R1,#LOW sstimeOpenPower
0146 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
0149 120000      E     LCALL   ?C?PSTXDATA
014C 7A00        R     MOV     R2,#HIGH sstimeClosePower
014E 7900        R     MOV     R1,#LOW sstimeClosePower
0150 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
0153 120000      E     LCALL   ?C?PSTXDATA
0156 7A00        R     MOV     R2,#HIGH sstep
0158 7900        R     MOV     R1,#LOW sstep
015A 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
015D 120000      E     LCALL   ?C?PSTXDATA
0160 7A00        R     MOV     R2,#HIGH stBuzzerTab2
0162 7900        R     MOV     R1,#LOW stBuzzerTab2
0164 120000      R     LCALL   _BuzzerStart
0167 EF                MOV     A,R7
0168 6401              XRL     A,#01H
016A 6003              JZ      $ + 5H
016C 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 278
                                           ; SOURCE LINE # 279
016F         ?C0060:
                                           ; SOURCE LINE # 280
                                           ; SOURCE LINE # 281
016F 020000      R     LJMP    ?C0066
0172         ?C0036:
                                           ; SOURCE LINE # 283
0172 900000      R     MOV     DPTR,#voliceNum
0175 E0                MOVX    A,@DPTR
0176 641F              XRL     A,#01FH
0178 7032              JNZ     ?C0039
                                           ; SOURCE LINE # 284
                                           ; SOURCE LINE # 285
017A 7B01              MOV     R3,#01H
017C 7A00        R     MOV     R2,#HIGH sstimeOpenPower
017E 7900        R     MOV     R1,#LOW sstimeOpenPower
0180 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
0183 120000      E     LCALL   ?C?PSTXDATA
0186 7A00        R     MOV     R2,#HIGH sstimeClosePower
0188 7900        R     MOV     R1,#LOW sstimeClosePower
018A 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
018D 120000      E     LCALL   ?C?PSTXDATA
0190 7A00        R     MOV     R2,#HIGH sstep
0192 7900        R     MOV     R1,#LOW sstep
0194 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
0197 120000      E     LCALL   ?C?PSTXDATA
019A 7A00        R     MOV     R2,#HIGH stBuzzerTab31
019C 7900        R     MOV     R1,#LOW stBuzzerTab31
019E 120000      R     LCALL   _BuzzerStart
01A1 EF                MOV     A,R7
01A2 6401              XRL     A,#01H
01A4 6003              JZ      $ + 5H
01A6 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 286
                                           ; SOURCE LINE # 287
01A9         ?C0061:
                                           ; SOURCE LINE # 288
                                           ; SOURCE LINE # 289
01A9 020000      R     LJMP    ?C0066
01AC         ?C0039:
                                           ; SOURCE LINE # 290
01AC 900000      R     MOV     DPTR,#voliceNum
01AF E0                MOVX    A,@DPTR
01B0 6420              XRL     A,#020H
01B2 7032              JNZ     ?C0042
                                           ; SOURCE LINE # 291
                                           ; SOURCE LINE # 292
01B4 7B01              MOV     R3,#01H
01B6 7A00        R     MOV     R2,#HIGH sstimeOpenPower
01B8 7900        R     MOV     R1,#LOW sstimeOpenPower
01BA 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
01BD 120000      E     LCALL   ?C?PSTXDATA
01C0 7A00        R     MOV     R2,#HIGH sstimeClosePower
01C2 7900        R     MOV     R1,#LOW sstimeClosePower
01C4 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
01C7 120000      E     LCALL   ?C?PSTXDATA
01CA 7A00        R     MOV     R2,#HIGH sstep
01CC 7900        R     MOV     R1,#LOW sstep
01CE 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
01D1 120000      E     LCALL   ?C?PSTXDATA
01D4 7A00        R     MOV     R2,#HIGH stBuzzerTab32
01D6 7900        R     MOV     R1,#LOW stBuzzerTab32
01D8 120000      R     LCALL   _BuzzerStart
01DB EF                MOV     A,R7
01DC 6401              XRL     A,#01H
01DE 6003              JZ      $ + 5H
01E0 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 293
                                           ; SOURCE LINE # 294
01E3         ?C0062:
                                           ; SOURCE LINE # 295
                                           ; SOURCE LINE # 296
01E3 020000      R     LJMP    ?C0066
01E6         ?C0042:
                                           ; SOURCE LINE # 297
01E6 900000      R     MOV     DPTR,#voliceNum
01E9 E0                MOVX    A,@DPTR
01EA 6421              XRL     A,#021H
01EC 7032              JNZ     ?C0045
                                           ; SOURCE LINE # 298
                                           ; SOURCE LINE # 299
01EE 7B01              MOV     R3,#01H
01F0 7A00        R     MOV     R2,#HIGH sstimeOpenPower
01F2 7900        R     MOV     R1,#LOW sstimeOpenPower
01F4 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
01F7 120000      E     LCALL   ?C?PSTXDATA
01FA 7A00        R     MOV     R2,#HIGH sstimeClosePower
01FC 7900        R     MOV     R1,#LOW sstimeClosePower
01FE 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
0201 120000      E     LCALL   ?C?PSTXDATA
0204 7A00        R     MOV     R2,#HIGH sstep
0206 7900        R     MOV     R1,#LOW sstep
0208 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
020B 120000      E     LCALL   ?C?PSTXDATA
020E 7A00        R     MOV     R2,#HIGH stBuzzerTab33
0210 7900        R     MOV     R1,#LOW stBuzzerTab33
0212 120000      R     LCALL   _BuzzerStart
0215 EF                MOV     A,R7
0216 6401              XRL     A,#01H
0218 6003              JZ      $ + 5H
021A 020000      R     LJMP    ?C0057
                                           ; SOURCE LINE # 300
                                           ; SOURCE LINE # 301
021D         ?C0063:
                                           ; SOURCE LINE # 302
                                           ; SOURCE LINE # 303
021D 020000      R     LJMP    ?C0066
0220         ?C0045:
                                           ; SOURCE LINE # 305
0220 900000      R     MOV     DPTR,#voliceNum
0223 E0                MOVX    A,@DPTR
0224 6422              XRL     A,#022H
0226 702E              JNZ     ?C0048
                                           ; SOURCE LINE # 306
                                           ; SOURCE LINE # 307
0228 7B01              MOV     R3,#01H
022A 7A00        R     MOV     R2,#HIGH sstimeOpenPower
022C 7900        R     MOV     R1,#LOW sstimeOpenPower
022E 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
0231 120000      E     LCALL   ?C?PSTXDATA
0234 7A00        R     MOV     R2,#HIGH sstimeClosePower
0236 7900        R     MOV     R1,#LOW sstimeClosePower
0238 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
023B 120000      E     LCALL   ?C?PSTXDATA
023E 7A00        R     MOV     R2,#HIGH sstep
0240 7900        R     MOV     R1,#LOW sstep
0242 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
0245 120000      E     LCALL   ?C?PSTXDATA
0248 7A00        R     MOV     R2,#HIGH stBuzzerTab34
024A 7900        R     MOV     R1,#LOW stBuzzerTab34
024C 120000      R     LCALL   _BuzzerStart
024F EF                MOV     A,R7
0250 6401              XRL     A,#01H
0252 707A              JNZ     ?C0057
                                           ; SOURCE LINE # 308
                                           ; SOURCE LINE # 309
0254         ?C0064:
                                           ; SOURCE LINE # 310
                                           ; SOURCE LINE # 311
0254 806A              SJMP    ?C0066
0256         ?C0048:
                                           ; SOURCE LINE # 313
0256 900000      R     MOV     DPTR,#voliceNum
0259 E0                MOVX    A,@DPTR
025A 6423              XRL     A,#023H
025C 702E              JNZ     ?C0051
                                           ; SOURCE LINE # 314
                                           ; SOURCE LINE # 315
025E 7B01              MOV     R3,#01H
0260 7A00        R     MOV     R2,#HIGH sstimeOpenPower
0262 7900        R     MOV     R1,#LOW sstimeOpenPower
0264 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
0267 120000      E     LCALL   ?C?PSTXDATA
026A 7A00        R     MOV     R2,#HIGH sstimeClosePower
026C 7900        R     MOV     R1,#LOW sstimeClosePower
026E 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
0271 120000      E     LCALL   ?C?PSTXDATA
0274 7A00        R     MOV     R2,#HIGH sstep
0276 7900        R     MOV     R1,#LOW sstep
0278 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
027B 120000      E     LCALL   ?C?PSTXDATA
027E 7A00        R     MOV     R2,#HIGH stBuzzerTab35
0280 7900        R     MOV     R1,#LOW stBuzzerTab35
0282 120000      R     LCALL   _BuzzerStart
0285 EF                MOV     A,R7
0286 6401              XRL     A,#01H
0288 7044              JNZ     ?C0057
                                           ; SOURCE LINE # 316
                                           ; SOURCE LINE # 317
028A         ?C0065:
                                           ; SOURCE LINE # 318
                                           ; SOURCE LINE # 319
028A 8034              SJMP    ?C0066
028C         ?C0051:
                                           ; SOURCE LINE # 321
028C 900000      R     MOV     DPTR,#voliceNum
028F E0                MOVX    A,@DPTR
0290 6424              XRL     A,#024H
0292 703A              JNZ     ?C0057
                                           ; SOURCE LINE # 322
                                           ; SOURCE LINE # 323
0294 7B01              MOV     R3,#01H
0296 7A00        R     MOV     R2,#HIGH sstimeOpenPower
0298 7900        R     MOV     R1,#LOW sstimeOpenPower
029A 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+03H
029D 120000      E     LCALL   ?C?PSTXDATA
02A0 7A00        R     MOV     R2,#HIGH sstimeClosePower
02A2 7900        R     MOV     R1,#LOW sstimeClosePower
02A4 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+06H
02A7 120000      E     LCALL   ?C?PSTXDATA
02AA 7A00        R     MOV     R2,#HIGH sstep
02AC 7900        R     MOV     R1,#LOW sstep
02AE 900000      R     MOV     DPTR,#?_BuzzerStart?BYTE+09H
02B1 120000      E     LCALL   ?C?PSTXDATA
02B4 7A00        R     MOV     R2,#HIGH stBuzzerTab36
02B6 7900        R     MOV     R1,#LOW stBuzzerTab36
02B8 120000      R     LCALL   _BuzzerStart
02BB EF                MOV     A,R7
02BC 6401              XRL     A,#01H
02BE 700E              JNZ     ?C0057
                                           ; SOURCE LINE # 324
                                           ; SOURCE LINE # 325
02C0         ?C0066:
02C0 900000      R     MOV     DPTR,#sBuzzerDelay
02C3 E0                MOVX    A,@DPTR
02C4 54FE              ANL     A,#0FEH
02C6 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 326
                                           ; SOURCE LINE # 327
                                           ; SOURCE LINE # 328
02C7 22                RET     
02C8         ?C0029:
                                           ; SOURCE LINE # 330
                                           ; SOURCE LINE # 331
02C8 E4                CLR     A
02C9 FD                MOV     R5,A
02CA FF                MOV     R7,A
02CB 120000      E     LCALL   _PWM_CmdEX
                                           ; SOURCE LINE # 332
                                           ; SOURCE LINE # 333
02CE         ?C0057:
02CE 22                RET     
             ; FUNCTION BuzzerProcess (END)
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_EXTERNAL . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_32CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint16_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TRX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CAH  1
OPREG. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FFH  1
evReceiveDisplay . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_LNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P0 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0080H  1
STDisplayCode. . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  dis1 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  dis2 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  dis3 . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  CurMode. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Flag_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_16CLOCK. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0090H  1
SEG4_27COM0_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P2 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A0H  1
USCI5_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_ENABLE. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Immediate_Mode. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D2 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_OK. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EUART. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ACH  1
TMCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008EH  1
P3 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B0H  1
USCI3_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
AC . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D6H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P4 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C0H  1
STFactory. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  step . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  sFactoryTime . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  FactoryCnt . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  step1. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
ACMP_VREF_10D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_BiasVoltage_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_ResSel_100K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM3_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D4 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FlagStatus . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RESET. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OTCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008FH  1
P5 . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D8H  1
ST_Beep. . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
ACMP_VREF_11D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG0. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SEG0_27COM4_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_200K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_32 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputState_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_high. . . .  E_CONST  -----  U_CHAR   -----  1
PWM4_PRESSEL_FHRC_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EA . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AFH  1
RCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CDH  1
ACMP_VREF_12D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG1. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_TXE . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_TypeDef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_128. . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int32_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
PWMCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D2H  1
stBuzzerTab. . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    000DH  40
BSP_USART0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evReceiveZhuoDu. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
evReceiveBMS . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_13D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG2. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_400K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_16 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TCLKX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CCH  1
PWMCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D3H  1
BSP_USART1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_14D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG3. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D4. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_FALL_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_PWM_CmdEX . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
PWM_POLARITY_INVERT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_PRESSEL_FHRC_D8 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_10. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_0 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
int16_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
BSP_USART2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_VREF_15D16VDD . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG4. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D5. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_16us. . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_Timebase_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_11. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_MODE_TIMER. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_1 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXENX. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CBH  1
BSP_USART3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG5. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D6. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_EEPROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_64 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_12. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_2 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_Heat. . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
evKeyLackWater . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG6. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_ResSel_800K . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_Typedef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Aligned_Mode_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_13. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
GPIO_PIN_3 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ERROR. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_COM7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG7. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_DUTYCYCLE_D8. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_StatusTypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_14. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_4 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_Buzzer. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  8
  frq. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  OpenTime . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0004H  2
  CloseTime. . . . . . . . . . . . . .  MEMBER   -----  U_INT    0006H  2
DDIC_SEG8. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_15. . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO_PIN_5 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EADC . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AEH  1
TXMOD. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C9H  1
TXCON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C8H  1
IE . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A8H  1
DPH1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0085H  1
ST_MakeWater . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  9
  FaultCnt . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ErrorCodeDisplayData . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  ErrorToNomalCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  ErrorCodeData. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  YSJErrowCnt. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  LowLevelTimeCnt. . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  HighLevelTimeCnt . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  ErrowCnt . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0007H  2
ev100MS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_0 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG9. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_6 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA0 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E9H  1
ACMP_CHANNEL_1 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Type_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_EightTimes. . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_FLAG_EXF2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_7 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OPINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FEH  1
EXA1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EAH  1
ACMP_CHANNEL_2 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_62_5MS. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
EXA2 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EBH  1
LightByte. . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
AD_ChunShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_CHANNEL_3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterIdle . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_FLAG_EXF3 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_OUT_PP . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXA3 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ECH  1
DPL1 . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0084H  1
USCI5_SPI_ClockPhase_TypeDef . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
Status_TIMEOUT . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CP . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C8H  1
USXCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C4H  1
USCI2_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
TIM4_FLAG_EXF4 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C5H  1
ACMP_Flag_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
PWM_ComplementaryOutputPin_TypeDef . .  TYPEDEF  -----  U_CHAR   -----  1
SYSCLK_PresSel_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C6H  1
USCI4_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ErrorStatus. . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USXCON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C7H  1
IAP_MemType_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_TWI_MasterCommunicationRate_Type  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_FaultDetectionVoltage_Low . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OperateRange_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
_BuzzerStart . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  stBuzzerTab. . . . . . . . . . . . .  AUTO     XDATA  PTR      0000H  3
  stimeOpenPower . . . . . . . . . . .  AUTO     XDATA  PTR      0003H  3
  stimeClosePower. . . . . . . . . . .  AUTO     XDATA  PTR      0006H  3
  step . . . . . . . . . . . . . . . .  AUTO     XDATA  PTR      0009H  3
  HisFrq . . . . . . . . . . . . . . .  STATIC   XDATA  U_INT    0000H  2
  HisDuty. . . . . . . . . . . . . . .  STATIC   XDATA  U_INT    0002H  2
  sDuty. . . . . . . . . . . . . . . .  STATIC   XDATA  U_INT    0004H  2
evKeyPower . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_NO. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_OFF . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
OPERCON. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EFH  1
P0PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009BH  1
IP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B8H  1
ACMP_TriggerMode_Typedef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Cycle_Null . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0092H  1
AD_JieShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterSendData . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INTx_Typedef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0098H  1
P2PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A2H  1
USCI5_SPI_DATA16 . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_1. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT0 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SUCCESS. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
CY . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D7H  1
P3PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B2H  1
USCI5_TWI_MasterReceivedaData. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_SLAVE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_2. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI2_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_ONLY. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_VDD . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__ALL_CODEREGION . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TI . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0099H  1
TXINX. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CEH  1
P4PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C2H  1
IAP_BTLDType_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_UART_RX_ENABLE . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
INT2 . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D1 . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT0 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B9H  1
P5PH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DAH  1
USCI5_TWI_Read . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_4. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
FunctionalState. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IPT1 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BBH  1
USCI5_TWI_SlaveIdle. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_SPI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
IPT2 . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BDH  1
AD_YuanShui. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_HI. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
HIGH . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_UID. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPHASE_1EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_8. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
USCI5_SPI_CLOCKPHASE_2EDGE . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_DISABLE. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
OV . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D2H  1
USCI5_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM0_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ITStatus . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADE . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F4H  1
P0VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009CH  1
USCI4_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P1VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0094H  1
DDIC_DutyCycle_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_Mode_TWI . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM2_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P2VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A3H  1
EXBH . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EEH  1
USCI5_TWI_FLAG_TXRXnE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveDisableACK. . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveSendData. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_STATE_READY. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_500MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ENABLE . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BitStatus. . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F3H  1
P3VO . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B3H  1
evNoKeyProcess . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI5_UART_RX_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_OutputPin_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_CountMode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_MODE_COUNTER. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ADH  1
evAuto3. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaData . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_32S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_250MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
s8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
evAuto4. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM2_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_125MS . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TX . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C9H  1
EXBL . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00EDH  1
ADMax. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM3_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00PWM01 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_16S . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
Status_BUSY. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPADL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F2H  1
BSP_ADChangeEnum . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_PWM_IndependentModeConfig . . . . . .  EXTERN   CODE   PROC     -----  -----
PWM4_Type. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_PresSel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_Mode_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
bool . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_CHANNEL_P . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_ROM. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_Write. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_Typedef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev3MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACMP_TRIGGER_RISE_FALL . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_Mode_8B. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P00. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0080H  1
ST_AM901 . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  1
  stFilter . . . . . . . . . . . . . .  MEMBER   -----  PTR      0001H  3
DDIC_DMOD_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM02PWM03 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P10. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0090H  1
P01. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0081H  1
SBUF . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0099H  1
PCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0087H  1
ev5MS. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_COM_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_SEG_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ADC_Cycle_TypeDef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P20. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A0H  1
P11. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0091H  1
P02. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0082H  1
CMPCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B6H  1
AD_LouShui . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO_PIN_ALL . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P30. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B0H  1
P21. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A1H  1
P12. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0092H  1
P03. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0083H  1
MainCircuit_t. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P40. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C0H  1
P31. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B1H  1
P22. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A2H  1
P13. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0093H  1
P04. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0084H  1
SCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0098H  1
USCI4_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04PWM05 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_0. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_MODE_IN_PU. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P50. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D8H  1
P41. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C1H  1
P32. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B2H  1
P23. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A3H  1
P14. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0094H  1
P05. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0085H  1
IAPDAT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F5H  1
TMOD . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0089H  1
TCON . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0088H  1
byte . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  1
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  1
USCI5_SPI_Mode_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_1. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P51. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D9H  1
P42. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C2H  1
P33. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B3H  1
P24. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A4H  1
P15. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0095H  1
P06. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0086H  1
IPINT0 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B8H  1
DDIC_SEG10 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_31_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_UP . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P52. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DAH  1
P43. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C3H  1
P34. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B4H  1
P25. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A5H  1
P16. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0096H  1
P07. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0087H  1
IPINT1 . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BAH  1
DDIC_SEG20 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG11 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P53. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DBH  1
P44. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C4H  1
P35. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B5H  1
P26. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A6H  1
P17. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      0097H  1
CRCREG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FDH  1
stBuzzerTab1 . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0035H  40
DDIC_SEG21 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_SEG12 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_512. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_DISINT . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM06PWM07 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P54. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DCH  1
P45. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C5H  1
P36. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B6H  1
P27. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A7H  1
stBuzzerTab2 . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    005DH  56
DDIC_SEG22 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG13 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_BTLDType_APPROM. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI4_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_5. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_FourTimes . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IOH_Grade_3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P55. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00DDH  1
P46. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C6H  1
P37. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00B7H  1
DDIC_SEG23 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG14 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_62_5MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI5_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI4_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TRIGGER_DISABLE. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_6. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P47. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00C7H  1
DDIC_SEG24 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG15 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_128. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_7. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_1_024V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EXFX . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CEH  1
DDRCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0093H  1
DDIC_SEG25 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG16 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_VDD_D4 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_8. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
evSysRest. . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG26 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG17 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_3_94MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_256. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_HandleInfoDef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_ERROR. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_9. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
StatusTypeDef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_TRIGGER_FALL_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG27 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_SEG18 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_31_25MS . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPCTL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F6H  1
IE1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A9H  1
DDIC_SEG19 . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_MEMTYPE_LDROM. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D1 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IE2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AAH  1
USCI0_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D2 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TRUE . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
B. . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F0H  1
USCI1_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_DutyChange_Dowm. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
TIM3_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
CMPCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B7H  1
gbFlagData . . . . . . . . . . . . . .  EXTERN   XDATA  ARRAY    -----  10
sysTick_t. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  14
  tickCnt. . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  tickCnt1 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  tickCnt2 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  tickCnt3 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  tickCnt4 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0005H  1
  tickCnt5 . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  parameter. . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0007H  1
  pTickCBFunc. . . . . . . . . . . . .  MEMBER   -----  PTR      0008H  3
  pTickEvent . . . . . . . . . . . . .  MEMBER   -----  PTR      000BH  3
USCI2_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_VREF_2_048V. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D4 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WorkMode_TypeDef. . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_Control_Status. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_SC. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_TenTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_7_88MS. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_Polarity_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
LVR_Config_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAPKEY . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F1H  1
BTMCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FBH  1
DDIC_PIN_X0. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_MasterReceivedaUACK. . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_LSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_FLAG_TF2. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_TypeDef . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWMCFG . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D1H  1
DDIC_PIN_X1. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FIRSTBIT_MSB . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SYSCLK_PRESSEL_FOSC_D8 . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ACC. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00E0H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
DDIC_PIN_X2. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_SPIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_FLAG_TF3. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RCAPXH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CBH  1
ACMP_FLAG_CMPSTA . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X3. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_CommunicationMode_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ET0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A9H  1
CRCINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00FCH  1
evCleanMode. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_OutputPin_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
DDIC_PIN_X4. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_FLAG_TF4. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_CountDirection_TypeDef. . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008DH  1
ET1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ABH  1
ADCCFG0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ABH  1
IP1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B9H  1
BSP_UART_MAX . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_PIN_X5. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_FLAG_WCOL. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_UART_Mode_8B . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT0x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_SamplesNum_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TF1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008FH  1
ET2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00ADH  1
ADCCFG1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00ACH  1
IP2. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BAH  1
ROMBNK . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DFH  1
evVoiceSwitch. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_Temp_Union . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  MDU_EXAxReg. . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
  MDU_Temp . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
DDIC_PIN_X6. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
INT1x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_PRESSEL_3CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
RB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009AH  1
ADCCFG2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B5H  1
RCAPXL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CAH  1
TH0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008CH  1
DDIC_PIN_X7. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
INT2x_Typedef. . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT10. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
PWM_FaultDetectionVoltageSelect_TypeDef TYPEDEF  -----  U_CHAR   -----  1
TIM1_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TH1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008DH  1
ACMP_Vref_Typedef. . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
INT20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT11. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_IOH_Grade_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TB8. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009BH  1
USCI4_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
INT21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT12. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_PRESSEL_6CLOCK . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_Pin_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
uint8_t. . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
P. . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D0H  1
USCI5_SPI_BAUDRATEPRESCALER_32 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_RX_DISABLE . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT22. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT13. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_PRESSEL_FSYS_D12. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009FH  1
TL0. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008AH  1
USCI4_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER1 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT23. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT14. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_SamplesNum_SixTimes. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_COUNTDIRECTION_DOWN_UP. . . . . .  E_CONST  -----  U_CHAR   -----  1
SM1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009EH  1
WDTCON . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CFH  1
TL1. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   008BH  1
WDT_OverflowTime_TypeDef . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_16 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_CLOCK_TIMER2 . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT15. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
INT06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_0us . . . . . .  E_CONST  -----  U_CHAR   -----  1
SM2. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009DH  1
PWMDFR . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D6H  1
PWMPDH . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D5H  1
ACMP_TRIGGER_RISE_ONLY . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_500MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_CLOCKPOLARITY_LOW. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT16. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_1us . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_BuzzerCanShu. . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  5
  OpenTime . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  CloseTime. . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  step . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
ACMP_VREF_1D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveReceivedaUACK . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT17. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Vref_TypeDef . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_0K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM0_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
STHeatCoolTemp . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  all. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  Bit. . . . . . . . . . . . . . . . .  MEMBER   -----  STRUCT   0000H  4
ACMP_VREF_2D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_250MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BAUDRATEPRESCALER_64 . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_POLARITY_NON_INVERT. . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM00. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_1K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM1_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
RS0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D3H  1
ACMP_Channel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ACMP_VREF_3D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
WDT_OverflowTime_125MS . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_WaveFilteringTime_4us . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM01. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
IAP_OPERATERANGE__LAST_2K_CODEREGION .  E_CONST  -----  U_CHAR   -----  1
TIM2_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR0. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008CH  1
RS1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D4H  1
PWMPDL . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D4H  1
ACMP_VREF_4D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI1_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM_OUTPUTSTATE_ENABLE . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM20. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM02. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_0 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM3_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TR1. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      008EH  1
IPUART . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BCH  1
STAD_Collect . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  16
  YuanShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0000H  4
  ChunShui . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0004H  4
  LouShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    0008H  4
  JieShui. . . . . . . . . . . . . . .  MEMBER   -----  FLOAT    000CH  4
ACMP_VREF_5D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_TWIF. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM0_Center_Alignment_Mode . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM30. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM21. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM03. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_1 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
TIM4_PresSel_TypeDef . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
s32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
ACMP_VREF_6D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DDIC_Control_ON. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LCD . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_10B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM40. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM31. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM04. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_2 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
int8_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
STLingMin. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  KeyNum . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  Value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
ACMP_VREF_7D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Mode_11B . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM41. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM05. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_3 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ADC_VREF_2_4V. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
u32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
s16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ST_PushPop . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  WriteEventCount. . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  ReadEventCount . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
ACMP_VREF_8D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DMOD_LED . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWIState_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_SPI_FirstBit_TypeDef . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
PWM06. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_4 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ACMP_VREF_9D16VDD. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_STATE_TIMEOUT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM0_Latch_Mode. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM07. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_5 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
u16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
PWMFLT . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D7H  1
DPH. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0083H  1
USCI5_Flag_TypeDef . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_TypeDef . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
ADC_EAIN_6 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
PWM_DutyChange_TypeDef . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_7 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
ev20MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
ADC_EAIN_8 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
LVR_INVALID. . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BSP_UART_Port_t. . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ev1S . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_EAIN_9 . . . . . . . . . . . . . .  E_CONST  -----  INT      -----  2
GPIO0. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DPL. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0082H  1
USCI2_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO1. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT0. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00A8H  1
P0CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009AH  1
ev50MS . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO2. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
EINT1. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00AAH  1
IPADC. . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00BEH  1
INT0F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B4H  1
P1CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0091H  1
USCI4_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT_TriggerMode_Typedef. . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
GPIO3. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BCH  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
P2CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A1H  1
USCI5_TWI_FLAG_MSTR. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_BaudRatePrescaler_TypeDef. .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
PWM_FaultDetectionWaveFilteringTime_Ty  TYPEDEF  -----  U_CHAR   -----  1
GPIO4. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT2F. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BEH  1
P3CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00B1H  1
USCI5_STATE_WAIT . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_RI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO5. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
REN. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      009CH  1
P4CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00C1H  1
evReceivecmp . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_10 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
P5CON. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D9H  1
USCI4_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
UART0_FLAG_TI. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_11 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADCVH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AFH  1
DPS. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0086H  1
STSetTempCompensation. . . . . . . . .  TYPEDEF  -----  STRUCT   -----  5
  PowerOnTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  RecoverTimer . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
  Run. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0002H  1
  mode . . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  value. . . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
IAP_BTLDType_LDROM . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_FLAG_GCA . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_1024 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_12 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
STSetVaue. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  2
  DisplayMode. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  CompensationValue. . . . . . . . . .  MEMBER   -----  CHAR     0001H  1
USCI5_TWI_MasterSendAddress. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI3_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_CHANNEL_13 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BuzzerProcess. . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  sBuzzerDelay . . . . . . . . . . . .  STATIC   XDATA  UNION    0006H  1
  voliceNum. . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   0007H  1
  sstimeOpenPower. . . . . . . . . . .  STATIC   XDATA  U_INT    0008H  2
  sstimeClosePower . . . . . . . . . .  STATIC   XDATA  U_INT    000AH  2
  sstep. . . . . . . . . . . . . . . .  STATIC   XDATA  U_CHAR   000CH  1
USCI4_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
ADC_CHANNEL_14 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US0CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0095H  1
USCI5_UART_RX_DISABLE. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_ENINT. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
_PWM_Init. . . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
ADC_CHANNEL_15 . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A4H  1
US0CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009DH  1
ADCVL. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00AEH  1
EXADH. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00F7H  1
stBuzzerTab31. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0095H  56
BSP_BrshMotor. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_DATA8. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
SET. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
FALSE. . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A5H  1
US0CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009EH  1
stBuzzerTab32. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    00CDH  16
DDIC_BIAS_D3 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_TXE_INT_TypeDef. . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON2. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A6H  1
US0CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   009FH  1
stBuzzerTab33. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    00DDH  24
DDIC_BIAS_D4 . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_MODE_MASTER. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
PWM_DutyChange_Up. . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
US1CON3. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00A7H  1
INT0R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BBH  1
stBuzzerTab34. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    00F5H  16
ACMP_FLAG_CMPIF. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_RWType . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
INT1R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BDH  1
stBuzzerTab35. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    0105H  24
WDT_OverflowTime_15_75MS . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_Mode_UART. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PriorityStatus . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT2R. . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00BFH  1
stBuzzerTab36. . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    011DH  24
BSP_WaterPump. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
ST_Filter. . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  12
  buf. . . . . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  2
  type . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0002H  2
  Mix_DayCnt . . . . . . . . . . . . .  MEMBER   -----  U_INT    0004H  2
  RO_DayCnt. . . . . . . . . . . . . .  MEMBER   -----  U_INT    0006H  2
  Mix_FlowRate . . . . . . . . . . . .  MEMBER   -----  U_INT    0008H  2
  RO_FlowRateCnt . . . . . . . . . . .  MEMBER   -----  U_INT    000AH  2
USCI3_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USXINX . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00DCH  1
USCI4_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_4_3V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LOW. . . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TFX. . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00CFH  1
IOHCON0. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0096H  1
Evnt_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI5_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
UART0_Clock_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
IOHCON1. . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0097H  1
USCI5_UART_Mode_10B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
Status_ERROR . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
THX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CDH  1
BSP_WaterAbsorption. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MDU_EXAxReg_Typedef. . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  4
  MDU_EXA3Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0000H  1
  MDU_EXA2Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0001H  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  MDU_EXA1Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0002H  1
  MDU_EXA0Reg. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
USCI5_UART_Mode_11B. . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI2_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
LVR_3_7V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_1_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F0 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D5H  1
USCI3_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI3_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI1_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
UART0_STATE_BUSY . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_1S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
LVR_2_9V . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
DISABLE. . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
F1 . . . . . . . . . . . . . . . . . .  ABSBIT   -----  BIT      00D1H  1
evAuto . . . . . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI4_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI3_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI2_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI0_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
BTM_TIMEBASE_2S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_15_625MS. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TWI_SlaveAddressError. . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_SPI_ClockPolarity_TypeDef. . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI4_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI3_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI1_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM1_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TLX. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00CCH  1
USCI5_TWI_SlaveReceivedaAddress. . . .  E_CONST  -----  U_CHAR   -----  1
__USCI4_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI2_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
INT_TRIGGER_RISE_FALL. . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_4S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__USCI5_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
USCI3_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM3_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM1_WORK_MODE2. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM0_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
PSW. . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   00D0H  1
USCI4_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI0_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM4_WORK_MODE0. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
GPIO_PIN_HNIB. . . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI5_TransmissionMode_TypeDef . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI1_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI0_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
ADC_Channel_TypeDef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
TIM4_WORK_MODE1. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM2_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
uint32_t . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
DDIC_ResSel_Typedef. . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
USCI2_UART_FLAG_RI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
USCI1_SPI_CLOCKPOLARITY_HIGH . . . . .  E_CONST  -----  U_CHAR   -----  1
NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
USCI0_UART_FLAG_TI . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
__UART0_HandleInfoDef. . . . . . . . .  * TAG *  -----  STRUCT   -----  12
  pTxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0000H  3
  TxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0003H  1
  TxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0004H  1
  pRxBuffPtr . . . . . . . . . . . . .  MEMBER   -----  UNION    0005H  3
  RxXferSize . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0008H  1
  RxXferCount. . . . . . . . . . . . .  MEMBER   -----  U_CHAR   0009H  1
  TxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000AH  1
  RxState. . . . . . . . . . . . . . .  MEMBER   -----  U_CHAR   000BH  1
PWM0_Edge_Aligned_Mode . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
BTM_TIMEBASE_8S. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
TIM3_WORK_MODE3. . . . . . . . . . . .  E_CONST  -----  U_CHAR   -----  1
MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1321    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =    309      12
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.
C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
