# Microelectronic Systems Laboratories 

<p align="center">
 <img alt="Languages" src="https://img.shields.io/badge/Languages-VHDL-orange"/>
 <img alt="developement" src="https://img.shields.io/badge/developement-in progress-orange"/>   
</p>

## Index

- [Index](#index)
- [Team](#team)
- [DLX](dlx-project)
- [Lab1](gr38_lab01)
- [Lab2](gr38_lab02)
- [Lab3](gr38_lab03)
- [Lab4](gr38_lab04)
- [Lab5](gr38_lab05)
- [Lab6](gr38_lab06)

## Team

- <img alt="avatar" src="https://github.com/PronElle.png" width="20px" height="20px"> **Massimiliano Pronesti**  - [Elle](https://github.com/PronElle)
- <img alt="avatar" src="https://github.com/palmleon.png" width="20px" height="20px"> **Leonardo Palmucci** - [palmleon](https://github.com/palmleon) 
- <img alt="avatar" src="https://github.com/Edward-Manca.png" width="20px" height="20px"> **Edward Manca** - [Edward-Manca](https://github.com/Edward-Manca)

## Lab 1

###  VHDL and Synthesis

- generic Multiplexer
- generic Ripple Carry Adder
- Accumulator
- basic ALU

## Lab 2

// TODO: to be written  COMMIT INUTILE, 18/03/2021

## Lab 3

// TODO: to be written

## Lab 4

// TODO: to be written

## Lab 5

// TODO: to be written

## Lab 6

// TODO: to be written

