// Seed: 1317336047
module module_0;
  always @(posedge 1'b0) begin
    id_1 <= 1;
  end
  module_2();
endmodule
module module_1 (
    input supply0 id_0
    , id_3,
    input uwire   id_1
);
  supply0 id_4 = id_4;
  module_0();
  assign id_3 = id_0;
  tri id_5;
  always
  fork : id_6
    if (1) begin
      begin
        disable id_7;
        id_4 = 1;
      end
    end else assert (id_4);
    #1 id_6 = id_5;
    #1 id_4 = 1;
  join
endmodule
module module_2;
  assign id_1 = 1 & id_1;
endmodule
