
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106175                       # Number of seconds simulated
sim_ticks                                106174652241                       # Number of ticks simulated
final_tick                               633950028786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157802                       # Simulator instruction rate (inst/s)
host_op_rate                                   199825                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1914777                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374612                       # Number of bytes of host memory used
host_seconds                                 55450.14                       # Real time elapsed on the host
sim_insts                                  8750162682                       # Number of instructions simulated
sim_ops                                   11080341114                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1076992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1075328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       806016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1733376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1827712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      2942848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3527680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1078016                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14107136                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39168                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4691456                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4691456                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         8414                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8401                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6297                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13542                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        14279                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        22991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        27560                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         8422                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                110212                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           36652                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                36652                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     10143589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10127916                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      7591416                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        44606                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16325705                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17214203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     27717049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        47017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     33225256                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        49428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     10153233                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               132867268                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        44606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40989                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45811                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        47017                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        49428                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             368902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44186215                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44186215                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44186215                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     10143589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10127916                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      7591416                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        44606                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16325705                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40989                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17214203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     27717049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        47017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     33225256                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        49428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     10153233                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177053483                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus0.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20643724                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16890552                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2025798                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8655781                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8136994                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2136229                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    199171009                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             115387743                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20643724                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10273223                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24100509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5503923                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5383914                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12185429                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2027005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    232107319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.610617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208006810     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1125485      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1786201      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2422129      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2489119      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2104061      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1172543      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1755460      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        11245511      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    232107319                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081078                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.453184                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       197127957                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7444347                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24056275                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27221                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3451514                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3398154                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          374                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     141619153                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1960                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3451514                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       197664860                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1461638                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      4735456                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23553045                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1240801                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     141568703                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          184                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        182513                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       533580                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    197564196                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    658555663                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    658555663                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171545509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        26018664                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35504                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18641                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3687945                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13266570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7183833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84783                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1759944                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         141407033                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        35624                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        134419236                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     15429325                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     36772676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1616                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    232107319                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579125                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.269982                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175157170     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23472354     10.11%     85.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11878476      5.12%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8914431      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7004470      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2834108      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1790238      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       931787      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       124285      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    232107319                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          25195     11.28%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         81812     36.63%     47.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       116367     52.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113057358     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2001714      1.49%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16862      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12182639      9.06%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160663      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     134419236                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.527930                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             223374                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    501187586                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156872515                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    132392191                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     134642610                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       271623                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2122289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94230                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3451514                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1162592                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121532                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    141442799                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        22399                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13266570                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7183833                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18642                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        102397                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1182830                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1132560                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2315390                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    132552191                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11462506                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1867044                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            18622886                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18844182                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7160380                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.520598                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             132392406                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            132392191                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         75995708                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204764125                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.519969                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371138                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123048947                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     18393862                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2051304                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    228655805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538140                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.385914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    178135968     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     25057155     10.96%     88.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9451940      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4503870      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3823899      1.67%     96.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2180999      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1888946      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       862189      0.38%     98.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2750839      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    228655805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123048947                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18233884                       # Number of memory references committed
system.switch_cpus0.commit.loads             11144281                       # Number of loads committed
system.switch_cpus0.commit.membars              16966                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17743911                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110865559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2533833                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2750839                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           367347086                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          286337200                       # The number of ROB writes
system.switch_cpus0.timesIdled                3022175                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22508155                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123048947                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546155                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546155                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392749                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392749                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       596597807                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184430624                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      131275096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33978                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus1.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20613142                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16866800                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2021801                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8676281                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8128771                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2132869                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        92141                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    198824206                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115209154                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20613142                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10261640                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24064894                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5493598                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5619894                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12164676                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2022873                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    231954599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.610072                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207889705     89.63%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1124090      0.48%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1785120      0.77%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2416120      1.04%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2486025      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2100663      0.91%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1176951      0.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1750115      0.75%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11225810      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    231954599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.080958                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.452483                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       196783162                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7678253                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24020564                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27384                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3445231                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3391836                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141400352                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3445231                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197322246                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1456997                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4971629                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23515034                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1243457                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     141347897                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        183099                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       534452                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    197243346                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    657536491                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    657536491                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    171258536                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        25984782                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35545                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18708                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3688584                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13246248                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7171955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        84568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1685888                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         141184105                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35666                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134201104                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18334                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     15423540                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     36743258                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1713                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    231954599                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.578566                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269937                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175156748     75.51%     75.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23366239     10.07%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11834394      5.10%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8914217      3.84%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7010708      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2832211      1.22%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1784840      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       931437      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       123805      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    231954599                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          25145     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         81715     36.64%     47.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       116180     52.09%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112875600     84.11%     84.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1997727      1.49%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16834      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12162038      9.06%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7148905      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134201104                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.527074                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             223040                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    500598180                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    156643846                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132178828                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134424144                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       271377                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2120593                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          536                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        94191                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3445231                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1158688                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       120988                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    141219913                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        31228                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13246248                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7171955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18711                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        101931                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          536                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1180417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1130682                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2311099                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132339012                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11442373                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1862091                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            18590998                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18810836                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7148625                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.519760                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132179066                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132178828                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         75874967                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204455718                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.519131                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371107                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     99832770                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122843181                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18376730                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33953                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2047261                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    228509368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.537585                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.386182                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178123336     77.95%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24967722     10.93%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9439103      4.13%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4497290      1.97%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3788618      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2175370      0.95%     97.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1905284      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       858803      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2753842      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    228509368                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     99832770                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122843181                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18203419                       # Number of memory references committed
system.switch_cpus1.commit.loads             11125655                       # Number of loads committed
system.switch_cpus1.commit.membars              16938                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17714262                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110680156                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2529603                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2753842                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           366974748                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          285885127                       # The number of ROB writes
system.switch_cpus1.timesIdled                3016570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22660875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           99832770                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122843181                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     99832770                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.550420                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.550420                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392092                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392092                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       595643861                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184131908                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      131068763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33924                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus2.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22824238                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19002129                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2075690                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8961816                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8360765                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2457384                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97007                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    198715936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             125224900                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22824238                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10818149                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26104558                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5764738                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       9705561                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12337207                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1983657                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    238196340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.645957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.017535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       212091782     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1602366      0.67%     89.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2019984      0.85%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3218962      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1343239      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1734207      0.73%     93.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2019745      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          925512      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13240543      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    238196340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089642                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491820                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       197549086                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     10984636                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25980673                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        12097                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3669841                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3474753                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          444                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     153037361                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3669841                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       197749602                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         637015                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      9791877                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25792503                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       555496                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152090128                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          148                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         80561                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       387233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    212458052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    707281567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    707281567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    177940494                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34517550                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37627                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19979                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1958295                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14220198                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7446589                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        83649                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1681205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148512894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37755                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142541368                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       142386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17903861                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     36348760                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2163                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    238196340                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.598420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.320290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    177788156     74.64%     74.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27562628     11.57%     86.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11266062      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      6302552      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8552114      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2630076      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2592074      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1393744      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       108934      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    238196340                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         983031     79.16%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        131669     10.60%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127136     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    120089595     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1949366      1.37%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17647      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13061559      9.16%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7423201      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142541368                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.559830                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1241836                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008712                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    524663298                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    166455187                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138841018                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143783204                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       105524                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2654799                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          679                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        97324                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3669841                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         485477                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        61300                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148550653                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       115426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14220198                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7446589                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19980                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         53603                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           63                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          679                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1232109                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1159594                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2391703                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140062811                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12848028                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2478557                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20270787                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19813201                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7422759                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.550095                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138841297                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138841018                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83177096                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223407351                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.545297                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372311                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103522284                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    127563958                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20987272                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35592                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2093522                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    234526499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.543921                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.363948                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    180536561     76.98%     76.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     27359733     11.67%     88.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9933758      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4951048      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4528107      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1904414      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1879005      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       895947      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2537926      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    234526499                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103522284                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     127563958                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18914657                       # Number of memory references committed
system.switch_cpus2.commit.loads             11565395                       # Number of loads committed
system.switch_cpus2.commit.membars              17756                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18490371                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114848921                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2634227                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2537926                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           380539088                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          300772325                       # The number of ROB writes
system.switch_cpus2.timesIdled                3011114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               16419134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103522284                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            127563958                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103522284                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.459523                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.459523                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.406583                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.406583                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       630241282                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      194018690                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      141570206                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35562                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus3.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20041822                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     16432515                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1964620                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8325245                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7828192                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2057765                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88505                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    191396546                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             113916127                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20041822                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9885957                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25058834                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5576276                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10360135                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         11791020                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1950694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    230395591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.950730                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       205336757     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2717816      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3143804      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1727782      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1981957      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1099371      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          742999      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1941811      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        11703294      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    230395591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078714                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447405                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       189837300                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11948566                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         24850447                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       197529                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3561748                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3255946                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        18328                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     139066380                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        91373                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3561748                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       190141648                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4288227                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6810093                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24754530                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       839336                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138981726                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          213                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        215559                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       388482                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    193151916                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    647102003                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    647102003                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    164993645                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        28158271                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36517                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20408                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2246258                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13277544                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7231925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       190381                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1606299                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         138775357                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        131183949                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187413                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     17294264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     39933119                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4189                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    230395591                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569386                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260233                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    175119324     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22235213      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11947778      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8267067      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7224205      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3696050      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       898532      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       575659      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       431763      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    230395591                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          34737     12.27%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        121191     42.81%     55.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       127193     44.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    109801135     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2050806      1.56%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16068      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12136704      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7179236      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     131183949                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515224                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             283121                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002158                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    493234023                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    156107452                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    128998685                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     131467070                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       329724                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2344571                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          819                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1240                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       157872                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8036                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1182                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3561748                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3803909                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       145737                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    138812073                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        58157                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13277544                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7231925                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20408                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102469                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1240                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1138922                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1102644                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2241566                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    129245281                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11396243                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1938668                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  121                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            18574016                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18087075                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7177773                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507610                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             129000749                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            128998685                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76669361                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        200794805                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506641                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381829                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96889717                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118871923                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     19941488                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32406                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1975915                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    226833843                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524048                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342256                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    178271302     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22520407      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9438547      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5672930      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3922434      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2537060      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1314994      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1058720      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2097449      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    226833843                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96889717                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118871923                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18007026                       # Number of memory references committed
system.switch_cpus3.commit.loads             10932973                       # Number of loads committed
system.switch_cpus3.commit.membars              16168                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17012510                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        107167955                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2418484                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2097449                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           363549155                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          281188643                       # The number of ROB writes
system.switch_cpus3.timesIdled                2934241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               24219883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96889717                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118871923                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96889717                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.627890                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.627890                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380533                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380533                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       583020747                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      179033393                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      129791089                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32376                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus4.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        18709331                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     16698713                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1493331                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     12520892                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits        12189079                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1128789                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        45461                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    197609385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             106231258                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           18709331                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     13317868                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             23689516                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        4883672                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       4689112                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11957000                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1465922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    229369945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.519216                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.759559                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       205680429     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         3603348      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1829369      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3565940      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1150653      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         3301006      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          522913      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          842811      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         8873476      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    229369945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.073481                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.417222                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       195670165                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6674019                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         23642286                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        19145                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3364329                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1773485                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        17604                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     118903004                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        33249                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3364329                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       195891537                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4169589                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1814371                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         23429839                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       700273                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     118735285                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          157                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         92584                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       537470                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    155688701                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    538225236                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    538225236                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    126365129                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29323547                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        16010                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         8102                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1605737                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     21357812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      3491713                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        22949                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       792249                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         118120238                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        16069                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        110639249                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        72147                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     21213521                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43488887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          115                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    229369945                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482362                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.095532                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    180866388     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     15279437      6.66%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     16230520      7.08%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      9402503      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      4863136      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      1218409      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1448131      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        33480      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        27941      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    229369945                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         186203     57.40%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         75472     23.27%     80.67% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        62718     19.33%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     86800151     78.45%     78.45% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       871232      0.79%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         7910      0.01%     79.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     19497864     17.62%     96.87% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      3462092      3.13%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     110639249                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.434535                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             324393                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002932                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    451044981                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    139350114                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    107834057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     110963642                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        88109                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      4334367                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          116                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          292                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        79970                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3364329                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        3353588                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        85678                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    118136389                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        14777                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     21357812                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      3491713                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         8100                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         39537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents         1748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          292                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1007759                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       575237                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1582996                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    109230314                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     19216698                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1408933                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   82                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            22678618                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        16599716                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           3461920                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.429001                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             107858480                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            107834057                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         65249130                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        142352371                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.423517                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.458363                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     85913135                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     96771607                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21368990                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        15954                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1483911                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    226005616                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.428182                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.297729                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    189950740     84.05%     84.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     14182611      6.28%     90.32% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9094793      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      2867193      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4745550      2.10%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       928203      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       588980      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       539632      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3107914      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    226005616                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     85913135                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      96771607                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              20435182                       # Number of memory references committed
system.switch_cpus4.commit.loads             17023443                       # Number of loads committed
system.switch_cpus4.commit.membars               7960                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          14843353                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         84584109                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1214405                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3107914                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           341037974                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          239648202                       # The number of ROB writes
system.switch_cpus4.timesIdled                4397294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               25245529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           85913135                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             96771607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     85913135                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.963638                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.963638                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.337423                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.337423                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       507642983                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      140567370                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      126184072                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         15938                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus5.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        19712365                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     16123718                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1927642                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8248410                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7786111                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2028646                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        85693                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    191401731                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             111824834                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           19712365                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9814757                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23442813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5593307                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5211668                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         11769523                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1940953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    223679835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.610906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.959830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       200237022     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1272537      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2011695      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3199577      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1322528      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1482240      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1576315      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1029877      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11548044      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    223679835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.077420                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.439191                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       189639888                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      6987617                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23370339                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        58836                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3623151                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3229563                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     136563393                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2909                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3623151                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       189927457                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1811501                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4343524                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23145034                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       829164                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     136481255                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents        23191                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        232440                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       310611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents        41890                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    189491024                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    634891726                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    634891726                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    161863211                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27627798                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        34673                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19018                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2489757                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13011274                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6989042                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       210466                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1587289                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         136295505                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        34773                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        129058803                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       159851                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17145667                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38172656                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3208                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    223679835                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.576980                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.269270                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    169244232     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     21860782      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11953067      5.34%     90.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      8137372      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7607539      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2189136      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1708421      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       580879      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       398407      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    223679835                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          30047     12.62%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.62% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         91652     38.50%     51.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       116349     48.88%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    108120836     83.78%     83.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2037968      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        15650      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11929746      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6954603      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     129058803                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.506877                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             238048                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    482195339                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    153477338                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    126984267                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     129296851                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       387682                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2327975                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          373                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1425                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       197625                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         8043                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3623151                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1160297                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       115536                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    136330411                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        56241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13011274                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6989042                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19007                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         84932                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1425                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1128815                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1097385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2226200                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    127218869                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11218572                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1839933                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  133                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            18171450                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        17906047                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6952878                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.499651                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             126985126                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            126984267                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         74250421                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        193974829                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.498730                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382784                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     95077831                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    116541607                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19789115                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        31565                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1968312                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    220056684                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.529598                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.382671                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    172743372     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     22913429     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8921616      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4804536      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3599403      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2010969      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1239630      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1108731      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2714998      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    220056684                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     95077831                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     116541607                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              17474713                       # Number of memory references committed
system.switch_cpus5.commit.loads             10683296                       # Number of loads committed
system.switch_cpus5.commit.membars              15748                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          16729083                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        105012714                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2367529                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2714998                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           353671771                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          276284813                       # The number of ROB writes
system.switch_cpus5.timesIdled                3092122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               30935639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           95077831                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            116541607                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     95077831                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.677969                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.677969                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.373417                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.373417                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       573710009                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      176033616                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      127372144                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         31536                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus6.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        18894271                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17050781                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       990126                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7105679                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         6754479                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1043734                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        43708                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    200312396                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             118802138                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           18894271                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      7798213                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             23493410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3112700                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      13384838                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          889                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11495290                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       994982                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    239289459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.900095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       215796049     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          837206      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1712748      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          723307      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         3906655      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3477839      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          674250      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1410152      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        10751253      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    239289459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074207                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466594                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       198942707                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     14767942                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         23406397                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        75007                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2097401                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1656939                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          498                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     139308833                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2756                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2097401                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       199164046                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       13009737                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1038152                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23278553                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       701563                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     139234948                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          432                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        319909                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       246380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         5163                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    163466272                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    655781881                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    655781881                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    145033197                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        18433070                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        16139                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8134                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1707327                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     32853163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     16617941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       151551                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       806779                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         138965048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        16189                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        133608799                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        72967                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     10696671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     25669719                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    239289459                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558356                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353582                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    191628421     80.08%     80.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14373926      6.01%     86.09% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     11737345      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5077307      2.12%     93.12% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6391649      2.67%     95.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6143173      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3489714      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       275875      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       172049      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    239289459                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         337976     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2609543     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        75743      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     83816251     62.73%     62.73% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1166798      0.87%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8002      0.01%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     32037046     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     16580702     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     133608799                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524747                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3023262                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022628                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    509603286                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    149681375                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    132470673                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     136632061                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       239877                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1263034                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          517                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3477                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       100368                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        11790                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2097401                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       12562480                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       202406                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    138981311                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1232                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     32853163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     16617941                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8137                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        134113                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           70                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3477                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       576444                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       585438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1161882                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    132674312                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     31930078                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       934487                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   74                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            48509249                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        17385788                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          16579171                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521077                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             132474279                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            132470673                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         71549897                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        141076966                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520277                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507169                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    107649356                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    126505744                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     12490442                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16129                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1011799                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    237192058                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533347                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355526                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    191256319     80.63%     80.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     16809876      7.09%     87.72% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      7869787      3.32%     91.04% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      7766319      3.27%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2123340      0.90%     95.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      8975140      3.78%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       674907      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       492125      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1224245      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    237192058                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    107649356                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     126505744                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              48107699                       # Number of memory references committed
system.switch_cpus6.commit.loads             31590126                       # Number of loads committed
system.switch_cpus6.commit.membars               8052                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          16706034                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        112493893                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1225429                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1224245                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           374963674                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          280089964                       # The number of ROB writes
system.switch_cpus6.timesIdled                4356701                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15326015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          107649356                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            126505744                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    107649356                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.365230                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.365230                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422792                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422792                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       655906360                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      153835911                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      165888905                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16104                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  53                       # Number of system calls
system.switch_cpus7.numCycles               254615474                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20655178                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16900928                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2025817                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8693672                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8145569                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2137390                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        92427                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    199229103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             115444092                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20655178                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10282959                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             24114723                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5504047                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       5390640                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12189345                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2026922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    232186450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.610704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208071727     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1126752      0.49%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1789188      0.77%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2422053      1.04%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2491169      1.07%     92.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2104322      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1178504      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1753393      0.76%     95.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        11249342      4.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    232186450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081123                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.453406                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197185023                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7452069                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         24070271                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        27472                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3451610                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3398968                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     141688227                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1961                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3451610                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197724728                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1468137                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4732822                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23564267                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1244881                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     141635591                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        183442                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       535002                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    197646504                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    658872271                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    658872271                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171616192                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26030309                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        35611                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18739                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          3693079                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13273187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7186756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        84694                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1689435                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         141471445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        35733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        134476573                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        18390                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     15448178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     36804792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1708                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    232186450                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.579175                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270430                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    175270985     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23413690     10.08%     85.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11859266      5.11%     90.68% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8935162      3.85%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7024296      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      2837435      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1788796      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       932830      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       123990      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    232186450                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          25261     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         81875     36.63%     47.94% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       116362     52.06%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113106576     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2001921      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16869      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12187475      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7163732      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     134476573                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.528156                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             223498                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    501381484                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    156955892                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    132450895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     134700071                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       272766                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2124320                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          537                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        94219                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3451610                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1169180                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       121280                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    141507320                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        31473                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13273187                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7186756                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18742                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        102144                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          537                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1183066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1132691                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2315757                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    132611498                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11466976                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1865075                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  142                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            18630426                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18850466                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7163450                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.520830                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             132451139                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            132450895                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         76030282                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        204867671                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.520200                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371119                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100041253                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123099651                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18407680                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        34025                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2051331                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    228734840                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.538176                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.386821                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    178243178     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     25019709     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9459944      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      4506382      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3796324      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2179788      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1909427      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       860594      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2759494      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    228734840                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100041253                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123099651                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18241402                       # Number of memory references committed
system.switch_cpus7.commit.loads             11148865                       # Number of loads committed
system.switch_cpus7.commit.membars              16974                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17751177                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110911285                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2534878                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2759494                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           367481988                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          286466331                       # The number of ROB writes
system.switch_cpus7.timesIdled                3022474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22429024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100041253                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123099651                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100041253                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.545105                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.545105                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.392911                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.392911                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       596869414                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184511200                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      131337368                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33996                       # number of misc regfile writes
system.l20.replacements                          8455                       # number of replacements
system.l20.tagsinuse                      4095.359070                       # Cycle average of tags in use
system.l20.total_refs                          304346                       # Total number of references to valid blocks.
system.l20.sampled_refs                         12551                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.248745                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           78.588107                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    11.826917                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2482.727081                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1522.216964                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002887                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.606135                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.371635                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        32300                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32302                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           10010                       # number of Writeback hits
system.l20.Writeback_hits::total                10010                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          155                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        32455                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32457                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        32455                       # number of overall hits
system.l20.overall_hits::total                  32457                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         8415                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 8454                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         8415                       # number of demand (read+write) misses
system.l20.demand_misses::total                  8454                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         8415                       # number of overall misses
system.l20.overall_misses::total                 8454                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     35430372                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3822500208                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3857930580                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     35430372                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3822500208                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3857930580                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     35430372                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3822500208                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3857930580                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           41                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        40715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              40756                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        10010                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            10010                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          155                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           41                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        40870                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               40911                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           41                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        40870                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              40911                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.206681                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.207430                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.205897                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.206644                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.951220                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.205897                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.206644                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 454248.390731                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 456343.811214                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 454248.390731                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 456343.811214                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 908471.076923                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 454248.390731                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 456343.811214                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4448                       # number of writebacks
system.l20.writebacks::total                     4448                       # number of writebacks
system.l20.ReadReq_mshr_hits::switch_cpus0.data            1                       # number of ReadReq MSHR hits
system.l20.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l20.demand_mshr_hits::switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l20.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l20.overall_mshr_hits::switch_cpus0.data            1                       # number of overall MSHR hits
system.l20.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         8414                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            8453                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         8414                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             8453                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         8414                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            8453                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3217507225                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3250136404                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3217507225                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3250136404                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     32629179                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3217507225                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3250136404                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.206656                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.207405                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.206619                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.951220                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.205872                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.206619                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 382399.242334                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 384495.019993                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 382399.242334                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 384495.019993                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 836645.615385                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 382399.242334                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 384495.019993                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          8444                       # number of replacements
system.l21.tagsinuse                      4095.363974                       # Cycle average of tags in use
system.l21.total_refs                          304263                       # Total number of references to valid blocks.
system.l21.sampled_refs                         12537                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.269203                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           78.589445                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.505663                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2483.161480                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1521.107386                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.019187                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003053                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.606241                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.371364                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        32247                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  32249                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9988                       # number of Writeback hits
system.l21.Writeback_hits::total                 9988                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          155                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  155                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        32402                       # number of demand (read+write) hits
system.l21.demand_hits::total                   32404                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        32402                       # number of overall hits
system.l21.overall_hits::total                  32404                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         8402                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 8443                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         8402                       # number of demand (read+write) misses
system.l21.demand_misses::total                  8443                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         8402                       # number of overall misses
system.l21.overall_misses::total                 8443                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     34428332                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4010875474                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4045303806                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     34428332                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4010875474                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4045303806                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     34428332                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4010875474                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4045303806                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           43                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40649                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40692                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9988                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9988                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          155                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              155                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           43                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40804                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40847                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           43                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40804                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40847                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.206696                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.207486                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.205911                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.206698                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.953488                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.205911                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.206698                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 839715.414634                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 477371.515592                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 479131.091555                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 839715.414634                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 477371.515592                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 479131.091555                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 839715.414634                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 477371.515592                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 479131.091555                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4442                       # number of writebacks
system.l21.writebacks::total                     4442                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         8401                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            8442                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         8401                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             8442                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         8401                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            8442                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     31473207                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3406608964                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3438082171                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     31473207                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3406608964                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3438082171                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     31473207                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3406608964                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3438082171                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.206672                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.207461                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.205887                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.206674                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.953488                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.205887                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.206674                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 767639.195122                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 405500.412332                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 407259.200545                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 767639.195122                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 405500.412332                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 407259.200545                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 767639.195122                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 405500.412332                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 407259.200545                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6334                       # number of replacements
system.l22.tagsinuse                      4095.189644                       # Cycle average of tags in use
system.l22.total_refs                          289461                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10430                       # Sample count of references to valid blocks.
system.l22.avg_refs                         27.752733                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          121.105292                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.088774                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2247.600522                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1708.395057                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.029567                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.004416                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.548731                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.417089                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999802                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29991                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29993                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9545                       # number of Writeback hits
system.l22.Writeback_hits::total                 9545                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          207                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  207                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30198                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30200                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30198                       # number of overall hits
system.l22.overall_hits::total                  30200                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6297                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6334                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6297                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6334                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6297                       # number of overall misses
system.l22.overall_misses::total                 6334                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     44533365                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2814030526                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2858563891                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     44533365                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2814030526                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2858563891                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     44533365                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2814030526                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2858563891                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        36288                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              36327                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9545                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9545                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          207                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              207                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        36495                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               36534                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        36495                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              36534                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.173528                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.174361                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.172544                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.173373                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.948718                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.172544                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.173373                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 446884.314118                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 451304.687559                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 446884.314118                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 451304.687559                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1203604.459459                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 446884.314118                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 451304.687559                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3703                       # number of writebacks
system.l22.writebacks::total                     3703                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6297                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6334                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6297                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6334                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6297                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6334                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2361758821                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2403635586                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2361758821                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2403635586                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     41876765                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2361758821                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2403635586                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.173528                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.174361                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.173373                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.948718                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.172544                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.173373                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 375060.952993                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 379481.462899                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 375060.952993                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 379481.462899                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1131804.459459                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 375060.952993                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 379481.462899                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13583                       # number of replacements
system.l23.tagsinuse                      4095.464051                       # Cycle average of tags in use
system.l23.total_refs                          404566                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17679                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.883987                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           83.498053                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.105321                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2784.748741                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1219.111935                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020385                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001979                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.679870                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.297635                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        40665                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40666                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23026                       # number of Writeback hits
system.l23.Writeback_hits::total                23026                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          150                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        40815                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40816                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        40815                       # number of overall hits
system.l23.overall_hits::total                  40816                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13536                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13573                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13542                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13579                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13542                       # number of overall misses
system.l23.overall_misses::total                13579                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35844634                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6802580526                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6838425160                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      3723851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      3723851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35844634                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6806304377                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6842149011                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35844634                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6806304377                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6842149011                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        54201                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              54239                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23026                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23026                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          156                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              156                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        54357                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               54395                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        54357                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              54395                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.249737                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.250244                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.038462                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.249131                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.249637                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.249131                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.249637                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 968773.891892                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 502554.707890                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 503825.621454                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 620641.833333                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 620641.833333                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 968773.891892                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 502607.028282                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503877.237720                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 968773.891892                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 502607.028282                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503877.237720                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8251                       # number of writebacks
system.l23.writebacks::total                     8251                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13536                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13573                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            6                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13542                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13579                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13542                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13579                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     33185145                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5829980425                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5863165570                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      3292801                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      3292801                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     33185145                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5833273226                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5866458371                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     33185145                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5833273226                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5866458371                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.249737                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.250244                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.249131                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.249637                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.249131                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.249637                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 896895.810811                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 430701.863549                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 431972.708318                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 548800.166667                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 548800.166667                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 896895.810811                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 430754.188894                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 432024.329553                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 896895.810811                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 430754.188894                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 432024.329553                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         14313                       # number of replacements
system.l24.tagsinuse                      4095.809547                       # Cycle average of tags in use
system.l24.total_refs                          222201                       # Total number of references to valid blocks.
system.l24.sampled_refs                         18409                       # Sample count of references to valid blocks.
system.l24.avg_refs                         12.070237                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           53.093134                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     8.092295                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2910.639613                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1123.984506                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.012962                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.001976                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.710605                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.274410                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999954                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        39152                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  39153                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            6879                       # number of Writeback hits
system.l24.Writeback_hits::total                 6879                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           71                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   71                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        39223                       # number of demand (read+write) hits
system.l24.demand_hits::total                   39224                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        39223                       # number of overall hits
system.l24.overall_hits::total                  39224                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           34                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        14279                       # number of ReadReq misses
system.l24.ReadReq_misses::total                14313                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           34                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        14279                       # number of demand (read+write) misses
system.l24.demand_misses::total                 14313                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           34                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        14279                       # number of overall misses
system.l24.overall_misses::total                14313                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     20781738                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   6446759915                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     6467541653                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     20781738                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   6446759915                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      6467541653                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     20781738                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   6446759915                       # number of overall miss cycles
system.l24.overall_miss_latency::total     6467541653                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           35                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        53431                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              53466                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         6879                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             6879                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           71                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               71                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           35                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        53502                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               53537                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           35                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        53502                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              53537                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.267242                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.267703                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.266887                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.267348                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.971429                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.266887                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.267348                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 611227.588235                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 451485.392184                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 451864.853839                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 611227.588235                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 451485.392184                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 451864.853839                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 611227.588235                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 451485.392184                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 451864.853839                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                2150                       # number of writebacks
system.l24.writebacks::total                     2150                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           34                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        14279                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           14313                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           34                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        14279                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            14313                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           34                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        14279                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           14313                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     18340538                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   5420897866                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   5439238404                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     18340538                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   5420897866                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   5439238404                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     18340538                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   5420897866                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   5439238404                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.267242                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.267703                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.266887                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.267348                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.971429                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.266887                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.267348                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 539427.588235                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 379641.282023                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 380020.848459                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 539427.588235                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 379641.282023                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 380020.848459                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 539427.588235                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 379641.282023                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 380020.848459                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         23031                       # number of replacements
system.l25.tagsinuse                      4095.573051                       # Cycle average of tags in use
system.l25.total_refs                          378862                       # Total number of references to valid blocks.
system.l25.sampled_refs                         27127                       # Sample count of references to valid blocks.
system.l25.avg_refs                         13.966233                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           37.287376                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    10.848552                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2620.563109                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1426.874014                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.009103                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002649                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.639786                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.348358                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        46217                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  46218                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           13923                       # number of Writeback hits
system.l25.Writeback_hits::total                13923                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          129                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  129                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        46346                       # number of demand (read+write) hits
system.l25.demand_hits::total                   46347                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        46346                       # number of overall hits
system.l25.overall_hits::total                  46347                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        22990                       # number of ReadReq misses
system.l25.ReadReq_misses::total                23028                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        22991                       # number of demand (read+write) misses
system.l25.demand_misses::total                 23029                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        22991                       # number of overall misses
system.l25.overall_misses::total                23029                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     29187580                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  11746796909                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    11775984489                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data       826177                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total       826177                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     29187580                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  11747623086                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     11776810666                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     29187580                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  11747623086                       # number of overall miss cycles
system.l25.overall_miss_latency::total    11776810666                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        69207                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              69246                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        13923                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            13923                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          130                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              130                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        69337                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               69376                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        69337                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              69376                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.332192                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.332554                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.007692                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.007692                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.331583                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.331945                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.331583                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.331945                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 510952.453632                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 511376.779964                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data       826177                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total       826177                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 510966.164412                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 511390.449694                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 768094.210526                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 510966.164412                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 511390.449694                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4163                       # number of writebacks
system.l25.writebacks::total                     4163                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        22990                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           23028                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            1                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        22991                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            23029                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        22991                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           23029                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  10095534573                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  10121993753                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data       754377                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total       754377                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  10096288950                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  10122748130                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     26459180                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  10096288950                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  10122748130                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.332192                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.332554                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.007692                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.331583                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.331945                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.331583                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.331945                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 439127.210657                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 439551.578643                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data       754377                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total       754377                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 439140.922535                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 439565.249468                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 696294.210526                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 439140.922535                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 439565.249468                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         27599                       # number of replacements
system.l26.tagsinuse                      4095.908872                       # Cycle average of tags in use
system.l26.total_refs                          389917                       # Total number of references to valid blocks.
system.l26.sampled_refs                         31695                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.302161                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.064984                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     4.302930                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3343.940710                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           737.600249                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002457                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.001051                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.816392                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.180078                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        50244                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  50245                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           20509                       # number of Writeback hits
system.l26.Writeback_hits::total                20509                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           77                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   77                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        50321                       # number of demand (read+write) hits
system.l26.demand_hits::total                   50322                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        50321                       # number of overall hits
system.l26.overall_hits::total                  50322                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        27560                       # number of ReadReq misses
system.l26.ReadReq_misses::total                27599                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        27560                       # number of demand (read+write) misses
system.l26.demand_misses::total                 27599                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        27560                       # number of overall misses
system.l26.overall_misses::total                27599                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     44277881                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14587004578                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14631282459                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     44277881                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14587004578                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14631282459                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     44277881                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14587004578                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14631282459                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        77804                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              77844                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        20509                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            20509                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           77                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               77                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        77881                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               77921                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        77881                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              77921                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.354223                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.354542                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.353873                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.354192                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.353873                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.354192                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1135330.282051                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529281.733599                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 530138.137577                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1135330.282051                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529281.733599                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 530138.137577                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1135330.282051                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529281.733599                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 530138.137577                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5045                       # number of writebacks
system.l26.writebacks::total                     5045                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        27560                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           27599                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        27560                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            27599                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        27560                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           27599                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     41474801                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12606886711                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12648361512                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     41474801                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12606886711                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12648361512                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     41474801                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12606886711                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12648361512                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.354223                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.354542                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.353873                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.354192                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.353873                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.354192                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1063456.435897                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457434.205769                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 458290.572557                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1063456.435897                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457434.205769                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 458290.572557                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1063456.435897                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457434.205769                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 458290.572557                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          8465                       # number of replacements
system.l27.tagsinuse                      4095.370371                       # Cycle average of tags in use
system.l27.total_refs                          304367                       # Total number of references to valid blocks.
system.l27.sampled_refs                         12561                       # Sample count of references to valid blocks.
system.l27.avg_refs                         24.231112                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           78.597434                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    12.487942                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2484.392148                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1519.892848                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.019189                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003049                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.606541                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.371068                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999846                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        32319                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  32321                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           10012                       # number of Writeback hits
system.l27.Writeback_hits::total                10012                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          153                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  153                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        32472                       # number of demand (read+write) hits
system.l27.demand_hits::total                   32474                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        32472                       # number of overall hits
system.l27.overall_hits::total                  32474                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         8423                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 8464                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         8423                       # number of demand (read+write) misses
system.l27.demand_misses::total                  8464                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         8423                       # number of overall misses
system.l27.overall_misses::total                 8464                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     35280450                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   3794144780                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     3829425230                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     35280450                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   3794144780                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      3829425230                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     35280450                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   3794144780                       # number of overall miss cycles
system.l27.overall_miss_latency::total     3829425230                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        40742                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              40785                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        10012                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            10012                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          153                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              153                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        40895                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               40938                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        40895                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              40938                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.206740                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.207527                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.205966                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.206752                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.953488                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.205966                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.206752                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 450450.525941                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 452436.818289                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 450450.525941                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 452436.818289                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 860498.780488                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 450450.525941                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 452436.818289                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                4450                       # number of writebacks
system.l27.writebacks::total                     4450                       # number of writebacks
system.l27.ReadReq_mshr_hits::switch_cpus7.data            1                       # number of ReadReq MSHR hits
system.l27.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l27.demand_mshr_hits::switch_cpus7.data            1                       # number of demand (read+write) MSHR hits
system.l27.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l27.overall_mshr_hits::switch_cpus7.data            1                       # number of overall MSHR hits
system.l27.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         8422                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            8463                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         8422                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             8463                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         8422                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            8463                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     32334665                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   3188481478                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   3220816143                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     32334665                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   3188481478                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   3220816143                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     32334665                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   3188481478                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   3220816143                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.206715                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.207503                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.206727                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.953488                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.205942                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.206727                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 788650.365854                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 378589.584184                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 380576.171925                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 788650.365854                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 378589.584184                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 380576.171925                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 788650.365854                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 378589.584184                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 380576.171925                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.945293                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012193473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1961615.257752                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.945293                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064015                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.825233                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12185377                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12185377                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12185377                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12185377                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12185377                       # number of overall hits
system.cpu0.icache.overall_hits::total       12185377                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           52                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           52                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           52                       # number of overall misses
system.cpu0.icache.overall_misses::total           52                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44464437                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44464437                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     44464437                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44464437                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12185429                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12185429                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12185429                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 855085.326923                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 855085.326923                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 855085.326923                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35954601                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35954601                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35954601                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 876941.487805                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 876941.487805                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 40870                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               166568646                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 41126                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4050.202937                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.149221                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.850779                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.910739                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.089261                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8382705                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8382705                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7056044                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7056044                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        18515                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16989                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16989                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15438749                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15438749                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15438749                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15438749                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       130792                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       130792                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          918                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       131710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        131710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       131710                       # number of overall misses
system.cpu0.dcache.overall_misses::total       131710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  24354675506                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  24354675506                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     77432597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  24432108103                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  24432108103                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  24432108103                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  24432108103                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8513497                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7056962                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        18515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16989                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15570459                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15570459                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015363                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008459                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008459                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 186209.213912                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 186209.213912                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84349.234205                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 185499.264316                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 185499.264316                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 185499.264316                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 185499.264316                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10010                       # number of writebacks
system.cpu0.dcache.writebacks::total            10010                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        90077                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        90840                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        90840                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        90840                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        40715                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        40870                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        40870                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        40870                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5997389038                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5997389038                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9991663                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6007380701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6007380701                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6007380701                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6007380701                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147301.707921                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147301.707921                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64462.341935                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 146987.538561                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 146987.538561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 146987.538561                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 146987.538561                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               516.947088                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012172718                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1954001.386100                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.947088                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.067223                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.828441                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12164622                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12164622                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12164622                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12164622                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12164622                       # number of overall hits
system.cpu1.icache.overall_hits::total       12164622                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     42966226                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     42966226                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     42966226                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     42966226                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     42966226                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     42966226                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12164676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12164676                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12164676                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12164676                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12164676                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12164676                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 795670.851852                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 795670.851852                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 795670.851852                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 795670.851852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 795670.851852                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 795670.851852                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     34922227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     34922227                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     34922227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     34922227                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     34922227                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     34922227                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 812144.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 812144.813953                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 812144.813953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 812144.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 812144.813953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 812144.813953                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40804                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166541543                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41060                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4056.053166                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.150456                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.849544                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910744                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089256                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8367349                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8367349                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7044257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7044257                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18582                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18582                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16962                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16962                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15411606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15411606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15411606                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15411606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130636                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130636                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          918                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       131554                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        131554                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       131554                       # number of overall misses
system.cpu1.dcache.overall_misses::total       131554                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24818135739                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24818135739                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     77406495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     77406495                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24895542234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24895542234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24895542234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24895542234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8497985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8497985                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7045175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7045175                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18582                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16962                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15543160                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15543160                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15543160                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15543160                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000130                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008464                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008464                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008464                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008464                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189979.299267                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189979.299267                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84320.800654                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84320.800654                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 189242.001262                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 189242.001262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 189242.001262                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 189242.001262                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9988                       # number of writebacks
system.cpu1.dcache.writebacks::total             9988                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        89987                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        89987                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          763                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          763                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        90750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        90750                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        90750                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        90750                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40649                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40649                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          155                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40804                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40804                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40804                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6182189819                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6182189819                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9993586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9993586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6192183405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6192183405                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6192183405                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6192183405                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 152087.131762                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 152087.131762                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64474.748387                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64474.748387                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 151754.323228                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 151754.323228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 151754.323228                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 151754.323228                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.087060                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1015436593                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2055539.661943                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.087060                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061037                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.790204                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12337153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12337153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12337153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12337153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12337153                       # number of overall hits
system.cpu2.icache.overall_hits::total       12337153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     69073289                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     69073289                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     69073289                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     69073289                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12337207                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12337207                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12337207                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1279134.981481                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1279134.981481                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1279134.981481                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44981880                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44981880                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44981880                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1153381.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1153381.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 36495                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164421103                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36751                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4473.921880                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.440120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.559880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911875                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088125                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9836312                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9836312                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7311234                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7311234                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19695                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17781                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17781                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17147546                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17147546                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17147546                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17147546                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        93806                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        93806                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2105                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2105                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95911                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95911                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95911                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95911                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12712861839                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12712861839                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    135268435                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    135268435                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12848130274                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12848130274                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12848130274                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12848130274                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9930118                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7313339                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19695                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17243457                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17243457                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009447                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000288                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005562                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005562                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135522.907266                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135522.907266                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 64260.539192                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 64260.539192                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 133958.881400                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 133958.881400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 133958.881400                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 133958.881400                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           21                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           21                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9545                       # number of writebacks
system.cpu2.dcache.writebacks::total             9545                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        57517                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1898                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        59415                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        59415                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        59415                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        36289                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          207                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        36496                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        36496                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        36496                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4817880842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4817880842                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     15089153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     15089153                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4832969995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4832969995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4832969995                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4832969995                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003654                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002117                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002117                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 132764.221720                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 132764.221720                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 72894.458937                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 72894.458937                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 132424.649140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 132424.649140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 132424.649140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 132424.649140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.125733                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013115119                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1948298.305769                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.125733                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059496                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831932                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     11790968                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       11790968                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     11790968                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        11790968                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     11790968                       # number of overall hits
system.cpu3.icache.overall_hits::total       11790968                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     54944359                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     54944359                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     54944359                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     54944359                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     54944359                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     54944359                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     11791020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     11791020                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     11791020                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     11791020                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     11791020                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     11791020                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1056622.288462                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1056622.288462                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1056622.288462                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1056622.288462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1056622.288462                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1056622.288462                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36240483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36240483                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36240483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36240483                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36240483                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36240483                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 953696.921053                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 953696.921053                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 953696.921053                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 953696.921053                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 953696.921053                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 953696.921053                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 54357                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172375600                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 54613                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3156.310768                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.956544                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.043456                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913893                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086107                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8320076                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8320076                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7033910                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7033910                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17386                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17386                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16188                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16188                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15353986                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15353986                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15353986                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15353986                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       186130                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       186130                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5449                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5449                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       191579                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        191579                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       191579                       # number of overall misses
system.cpu3.dcache.overall_misses::total       191579                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  43653937963                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  43653937963                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2142479028                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2142479028                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  45796416991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45796416991                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  45796416991                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45796416991                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8506206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8506206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7039359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7039359                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17386                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16188                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     15545565                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     15545565                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     15545565                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     15545565                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021882                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021882                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000774                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012324                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012324                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 234534.669118                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 234534.669118                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 393187.562489                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 393187.562489                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239047.165874                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239047.165874                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239047.165874                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239047.165874                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     13464099                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 158401.164706                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23026                       # number of writebacks
system.cpu3.dcache.writebacks::total            23026                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       131929                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       131929                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5293                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5293                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       137222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       137222                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       137222                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       137222                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        54201                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        54201                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        54357                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        54357                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        54357                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        54357                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   9585497014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   9585497014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     13516084                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     13516084                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   9599013098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   9599013098                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   9599013098                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   9599013098                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006372                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003497                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003497                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 176850.925518                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 176850.925518                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 86641.564103                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 86641.564103                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 176592.032268                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 176592.032268                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 176592.032268                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 176592.032268                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               558.442271                       # Cycle average of tags in use
system.cpu4.icache.total_refs               932101988                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1658544.462633                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.321046                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.121225                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053399                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.841540                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.894940                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11956956                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11956956                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11956956                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11956956                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11956956                       # number of overall hits
system.cpu4.icache.overall_hits::total       11956956                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.cpu4.icache.overall_misses::total           44                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     24442873                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     24442873                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     24442873                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     24442873                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     24442873                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     24442873                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11957000                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11957000                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11957000                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11957000                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11957000                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11957000                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 555519.840909                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 555519.840909                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 555519.840909                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 555519.840909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 555519.840909                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 555519.840909                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           35                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           35                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     21175594                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     21175594                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     21175594                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     21175594                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     21175594                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     21175594                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 605016.971429                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 605016.971429                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 605016.971429                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 605016.971429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 605016.971429                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 605016.971429                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 53502                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               224311914                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 53758                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4172.623870                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   202.237768                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    53.762232                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.789991                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.210009                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     17542819                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       17542819                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      3395283                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3395283                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         8023                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         8023                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         7969                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         7969                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     20938102                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        20938102                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     20938102                       # number of overall hits
system.cpu4.dcache.overall_hits::total       20938102                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       183998                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       183998                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          340                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          340                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       184338                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        184338                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       184338                       # number of overall misses
system.cpu4.dcache.overall_misses::total       184338                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  43381607914                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  43381607914                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     29298529                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     29298529                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  43410906443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  43410906443                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  43410906443                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  43410906443                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     17726817                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     17726817                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      3395623                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3395623                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         8023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         8023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         7969                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         7969                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     21122440                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     21122440                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     21122440                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     21122440                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010380                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010380                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008727                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008727                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008727                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008727                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 235772.170969                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 235772.170969                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 86172.144118                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 86172.144118                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 235496.243005                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 235496.243005                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 235496.243005                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 235496.243005                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6879                       # number of writebacks
system.cpu4.dcache.writebacks::total             6879                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       130567                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       130567                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          269                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          269                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       130836                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       130836                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       130836                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       130836                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        53431                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        53431                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        53502                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        53502                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        53502                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        53502                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9130087365                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9130087365                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      4611168                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      4611168                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9134698533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9134698533                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9134698533                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9134698533                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 170876.221014                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 170876.221014                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64946.028169                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64946.028169                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 170735.646013                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 170735.646013                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 170735.646013                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 170735.646013                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               528.164066                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1017544789                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1923525.120983                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    38.164066                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.061160                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.846417                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     11769464                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       11769464                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     11769464                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        11769464                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     11769464                       # number of overall hits
system.cpu5.icache.overall_hits::total       11769464                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           59                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           59                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           59                       # number of overall misses
system.cpu5.icache.overall_misses::total           59                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46367837                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46367837                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46367837                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46367837                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46367837                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46367837                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     11769523                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     11769523                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     11769523                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     11769523                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     11769523                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     11769523                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 785895.542373                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 785895.542373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 785895.542373                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 785895.542373                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           20                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           20                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     29603995                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     29603995                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     29603995                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     29603995                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 759076.794872                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 759076.794872                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 69337                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180814065                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 69593                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               2598.164542                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.118797                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.881203                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914527                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085473                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8158472                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8158472                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6758773                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6758773                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18820                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18820                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15768                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15768                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14917245                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14917245                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14917245                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14917245                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       178031                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       178031                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          785                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          785                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       178816                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        178816                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       178816                       # number of overall misses
system.cpu5.dcache.overall_misses::total       178816                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  40464167074                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  40464167074                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     72872158                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     72872158                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  40537039232                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  40537039232                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  40537039232                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  40537039232                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8336503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8336503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6759558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6759558                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15768                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     15096061                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     15096061                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     15096061                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     15096061                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021356                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021356                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011845                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011845                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011845                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011845                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 227287.197589                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 227287.197589                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 92830.774522                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 92830.774522                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 226696.935576                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 226696.935576                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 226696.935576                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 226696.935576                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        13923                       # number of writebacks
system.cpu5.dcache.writebacks::total            13923                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       108824                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       108824                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          655                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          655                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       109479                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       109479                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       109479                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       109479                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        69207                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        69207                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        69337                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        69337                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        69337                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        69337                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  14974651827                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  14974651827                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      9210558                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      9210558                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  14983862385                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  14983862385                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  14983862385                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  14983862385                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004593                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004593                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004593                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004593                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 216374.815077                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 216374.815077                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70850.446154                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70850.446154                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 216101.971314                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 216101.971314                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 216101.971314                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 216101.971314                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               579.916825                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1042451993                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1788082.320755                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.904251                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.012574                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062347                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867007                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.929354                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11495228                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11495228                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11495228                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11495228                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11495228                       # number of overall hits
system.cpu6.icache.overall_hits::total       11495228                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           60                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           60                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           60                       # number of overall misses
system.cpu6.icache.overall_misses::total           60                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     62954972                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     62954972                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     62954972                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     62954972                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     62954972                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     62954972                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11495288                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11495288                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11495288                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11495288                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11495288                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11495288                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1049249.533333                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1049249.533333                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1049249.533333                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1049249.533333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1049249.533333                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1049249.533333                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       429309                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs 214654.500000                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           20                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           20                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     44707527                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     44707527                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     44707527                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     44707527                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     44707527                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     44707527                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1117688.175000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1117688.175000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1117688.175000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1117688.175000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1117688.175000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1117688.175000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 77881                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448783109                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 78137                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5743.541587                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.896882                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.103118                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437097                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562903                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     30127558                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       30127558                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     16500961                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      16500961                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8062                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8062                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8052                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8052                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     46628519                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        46628519                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     46628519                       # number of overall hits
system.cpu6.dcache.overall_hits::total       46628519                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       280899                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       280899                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          273                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          273                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       281172                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        281172                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       281172                       # number of overall misses
system.cpu6.dcache.overall_misses::total       281172                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  70994095123                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  70994095123                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     26003562                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     26003562                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  71020098685                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  71020098685                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  71020098685                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  71020098685                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     30408457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     30408457                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     16501234                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     16501234                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8052                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     46909691                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     46909691                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     46909691                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     46909691                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009238                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009238                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005994                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005994                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005994                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005994                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 252738.867433                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 252738.867433                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 95251.142857                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 95251.142857                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 252585.956941                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 252585.956941                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 252585.956941                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 252585.956941                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        20509                       # number of writebacks
system.cpu6.dcache.writebacks::total            20509                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       203095                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       203095                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          196                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          196                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203291                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203291                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203291                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203291                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        77804                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        77804                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           77                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        77881                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        77881                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        77881                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        77881                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  18256271362                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  18256271362                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5366025                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5366025                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  18261637387                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  18261637387                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  18261637387                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  18261637387                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002559                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001660                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001660                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001660                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001660                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 234644.380263                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 234644.380263                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 69688.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 69688.636364                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 234481.290520                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 234481.290520                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 234481.290520                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 234481.290520                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.948017                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012197387                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954049.009653                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.948017                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067224                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828442                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12189291                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12189291                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12189291                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12189291                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12189291                       # number of overall hits
system.cpu7.icache.overall_hits::total       12189291                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           54                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           54                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           54                       # number of overall misses
system.cpu7.icache.overall_misses::total           54                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     44657442                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     44657442                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     44657442                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     44657442                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     44657442                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     44657442                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12189345                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12189345                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12189345                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 826989.666667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 826989.666667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 826989.666667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 826989.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 826989.666667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 826989.666667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     35755003                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     35755003                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     35755003                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     35755003                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 831511.697674                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 831511.697674                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 40895                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166573720                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 41151                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               4047.865665                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.152343                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.847657                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.910751                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.089249                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8384739                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8384739                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7058978                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7058978                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        18612                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16998                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16998                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15443717                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15443717                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15443717                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15443717                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       130909                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       130909                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          902                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          902                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       131811                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        131811                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       131811                       # number of overall misses
system.cpu7.dcache.overall_misses::total       131811                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  24250332753                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  24250332753                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     75994203                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     75994203                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  24326326956                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  24326326956                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  24326326956                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  24326326956                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8515648                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7059880                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        18612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16998                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     15575528                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     15575528                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015373                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008463                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008463                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 185245.726062                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 185245.726062                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 84250.779379                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 84250.779379                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 184554.604365                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 184554.604365                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 184554.604365                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 184554.604365                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        10012                       # number of writebacks
system.cpu7.dcache.writebacks::total            10012                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        90167                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          749                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        90916                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        90916                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        90916                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        40742                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          153                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        40895                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        40895                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        40895                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5970404312                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5970404312                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      9868431                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5980272743                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5980272743                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5980272743                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5980272743                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004784                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002626                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002626                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 146541.758186                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 146541.758186                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 64499.549020                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 146234.814598                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 146234.814598                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 146234.814598                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 146234.814598                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
