sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
10.377592
instruction cache misses l1

  l1 cache instruction misses                               768870000

