/* SPDX-License-Identifier: BSD-2-Clause */
//[File]            : conn_mcu_bus_cr.h
//[Revision time]   : Mon Oct 30 23:13:23 2023
//[Description]     : This file is auto generated by CODA
//[Copyright]       : Copyright (C) 2023 Mediatek Incorportion. All rights reserved.

#ifndef __CONN_MCU_BUS_CR_REGS_H__
#define __CONN_MCU_BUS_CR_REGS_H__

#include "hal_common.h"

#ifdef __cplusplus
extern "C" {
#endif


//****************************************************************************
//
//                     CONN_MCU_BUS_CR CR Definitions                     
//
//****************************************************************************

#define CONN_MCU_BUS_CR_BASE                                   0x830C0000u

#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x0114u) // 0114
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0118u) // 0118
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x011Cu) // 011C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0120u) // 0120
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0124u) // 0124
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0128u) // 0128
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x012Cu) // 012C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0134u) // 0134
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0150u) // 0150
#define CONN_MCU_BUS_CR_WF2AP_REMAP_SCPSYS_SRAM_BASE_ADDR      (CONN_MCU_BUS_CR_BASE + 0x0154u) // 0154
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_WF_BASE_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0158u) // 0158
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_BT_BASE_ADDR          (CONN_MCU_BUS_CR_BASE + 0x015Cu) // 015C
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_GPS_BASE_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0160u) // 0160
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0164u) // 0164
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B0u) // 01B0
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B4u) // 01B4
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01B8u) // 01B8
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01BCu) // 01BC
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C0u) // 01C0
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C4u) // 01C4
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_ADDR               (CONN_MCU_BUS_CR_BASE + 0x01C8u) // 01C8
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x01d4u) // 01D4
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x01d8u) // 01D8
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR                (CONN_MCU_BUS_CR_BASE + 0x01dcu) // 01DC
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_ADDR            (CONN_MCU_BUS_CR_BASE + 0x01e0u) // 01E0
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_ADDR            (CONN_MCU_BUS_CR_BASE + 0x01e4u) // 01E4
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_ADDR_ADDR           (CONN_MCU_BUS_CR_BASE + 0x01e8u) // 01E8
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_CTRL_ADDR           (CONN_MCU_BUS_CR_BASE + 0x01ecu) // 01EC
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_DBG_EN_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0240u) // 0240
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0244u) // 0244
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_ADDR_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0248u) // 0248
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_DBG_EN_ADDR              (CONN_MCU_BUS_CR_BASE + 0x024cu) // 024C
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0250u) // 0250
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_ADDR_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0254u) // 0254
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_DBG_EN_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0264u) // 0264
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0268u) // 0268
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_ADDR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x026cu) // 026C
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_DBG_EN_ADDR             (CONN_MCU_BUS_CR_BASE + 0x0270u) // 0270
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0274u) // 0274
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_ADDR_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0278u) // 0278
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_DBG_EN_ADDR           (CONN_MCU_BUS_CR_BASE + 0x02a0u) // 02A0
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR         (CONN_MCU_BUS_CR_BASE + 0x02a4u) // 02A4
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_ADDR_ADDR         (CONN_MCU_BUS_CR_BASE + 0x02a8u) // 02A8
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_DBG_EN_ADDR      (CONN_MCU_BUS_CR_BASE + 0x02ACu) // 02AC
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02B0u) // 02B0
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_ADDR_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02B4u) // 02B4
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02B8u) // 02B8
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_ADDR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02BCu) // 02BC
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02C0u) // 02C0
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_ADDR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02C4u) // 02C4
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02C8u) // 02C8
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_ADDR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02CCu) // 02CC
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02D0u) // 02D0
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02D4u) // 02D4
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02D8u) // 02D8
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_ADDR_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02DCu) // 02DC
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02E0u) // 02E0
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_ADDR_ADDR    (CONN_MCU_BUS_CR_BASE + 0x02E4u) // 02E4
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02E8u) // 02E8
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_ADDR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x02ECu) // 02EC
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR           (CONN_MCU_BUS_CR_BASE + 0x03E0u) // 03E0
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x03F0u) // 03F0
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0400u) // 0400
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR      (CONN_MCU_BUS_CR_BASE + 0x0404u) // 0404
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_ADDR_ADDR      (CONN_MCU_BUS_CR_BASE + 0x0408u) // 0408
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_ADDR           (CONN_MCU_BUS_CR_BASE + 0x040Cu) // 040C
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0410u) // 0410
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_ADDR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0414u) // 0414
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_ADDR     (CONN_MCU_BUS_CR_BASE + 0x0454u) // 0454
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR     (CONN_MCU_BUS_CR_BASE + 0x0458u) // 0458
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_ADDR_ADDR     (CONN_MCU_BUS_CR_BASE + 0x045Cu) // 045C
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_ADDR     (CONN_MCU_BUS_CR_BASE + 0x0460u) // 0460
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR     (CONN_MCU_BUS_CR_BASE + 0x0464u) // 0464
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_ADDR_ADDR     (CONN_MCU_BUS_CR_BASE + 0x0468u) // 0468
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_ADDR (CONN_MCU_BUS_CR_BASE + 0x046Cu) // 046C
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_ADDR (CONN_MCU_BUS_CR_BASE + 0x0470u) // 0470
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0500u) // 0500
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_ADDR             (CONN_MCU_BUS_CR_BASE + 0x0504u) // 0504
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0508u) // 0508
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_TIMEOUT_ADDR (CONN_MCU_BUS_CR_BASE + 0x050Cu) // 050C
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_ADDR      (CONN_MCU_BUS_CR_BASE + 0x0510u) // 0510
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR  (CONN_MCU_BUS_CR_BASE + 0x0514u) // 0514
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_1_ADDR  (CONN_MCU_BUS_CR_BASE + 0x0518u) // 0518
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_ADDR_ADDR    (CONN_MCU_BUS_CR_BASE + 0x051Cu) // 051C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_4_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0600u) // 0600
#define CONN_MCU_BUS_CR_AP2WF_REMAP_5_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0604u) // 0604
#define CONN_MCU_BUS_CR_AP2WF_REMAP_6_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0608u) // 0608
#define CONN_MCU_BUS_CR_AP2WF_REMAP_7_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x060Cu) // 060C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_8_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0610u) // 0610
#define CONN_MCU_BUS_CR_AP2WF_REMAP_9_ADDR                     (CONN_MCU_BUS_CR_BASE + 0x0614u) // 0614
#define CONN_MCU_BUS_CR_AP2WF_REMAP_10_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x0618u) // 0618
#define CONN_MCU_BUS_CR_AP2WF_REMAP_11_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x061Cu) // 061C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_12_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x0620u) // 0620
#define CONN_MCU_BUS_CR_AP2WF_REMAP_13_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x0624u) // 0624
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_2_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0628u) // 0628
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_3_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x062Cu) // 062C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_4_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0630u) // 0630
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_5_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0634u) // 0634
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_6_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0638u) // 0638
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_7_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x063Cu) // 063C
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_8_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0640u) // 0640
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_9_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0644u) // 0644
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_10_ADDR                (CONN_MCU_BUS_CR_BASE + 0x0648u) // 0648
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_11_ADDR                (CONN_MCU_BUS_CR_BASE + 0x064Cu) // 064C
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0C00u) // 0C00
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0C04u) // 0C04
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0C08u) // 0C08
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C0Cu) // 0C0C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C10u) // 0C10
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C14u) // 0C14
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C18u) // 0C18
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C1Cu) // 0C1C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C20u) // 0C20
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C24u) // 0C24
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C28u) // 0C28
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C2Cu) // 0C2C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C30u) // 0C30
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C34u) // 0C34
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C38u) // 0C38
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C3Cu) // 0C3C
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C40u) // 0C40
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C44u) // 0C44
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C48u) // 0C48
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0C4Cu) // 0C4C
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0C50u) // 0C50
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0C60u) // 0C60
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0C64u) // 0C64
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0C68u) // 0C68
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C6Cu) // 0C6C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C70u) // 0C70
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C74u) // 0C74
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C78u) // 0C78
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C7Cu) // 0C7C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C80u) // 0C80
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C84u) // 0C84
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C88u) // 0C88
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C8Cu) // 0C8C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C90u) // 0C90
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C94u) // 0C94
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0C98u) // 0C98
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0C9Cu) // 0C9C
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ca0u) // 0CA0
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Ca4u) // 0CA4
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ca8u) // 0CA8
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0CaCu) // 0CAC
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0Cb0u) // 0CB0
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0Cc0u) // 0CC0
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0Cc4u) // 0CC4
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0Cc8u) // 0CC8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CcCu) // 0CCC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cd0u) // 0CD0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Cd4u) // 0CD4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cd8u) // 0CD8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CdCu) // 0CDC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ce0u) // 0CE0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Ce4u) // 0CE4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Ce8u) // 0CE8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CeCu) // 0CEC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cf0u) // 0CF0
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0Cf4u) // 0CF4
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0Cf8u) // 0CF8
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0CfCu) // 0CFC
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d00u) // 0D00
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d04u) // 0D04
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d08u) // 0D08
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d0Cu) // 0D0C
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d10u) // 0D10
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x0d20u) // 0D20
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x0d24u) // 0D24
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR                 (CONN_MCU_BUS_CR_BASE + 0x0d28u) // 0D28
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d2Cu) // 0D2C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d30u) // 0D30
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d34u) // 0D34
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d38u) // 0D38
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d3Cu) // 0D3C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d40u) // 0D40
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d44u) // 0D44
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d48u) // 0D48
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d4Cu) // 0D4C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d50u) // 0D50
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d54u) // 0D54
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d58u) // 0D58
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d5Cu) // 0D5C
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d60u) // 0D60
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_ADDR            (CONN_MCU_BUS_CR_BASE + 0x0d64u) // 0D64
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d68u) // 0D68
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d6Cu) // 0D6C
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0d70u) // 0D70
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x0d80u) // 0D80
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d84u) // 0D84
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0d88u) // 0D88
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d8Cu) // 0D8C
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0d90u) // 0D90
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d94u) // 0D94
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0d98u) // 0D98
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0d9Cu) // 0D9C
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0da0u) // 0DA0
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0da4u) // 0DA4
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0da8u) // 0DA8
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0daCu) // 0DAC
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0db0u) // 0DB0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x0dc0u) // 0DC0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0dc4u) // 0DC4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0dc8u) // 0DC8
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0dcCu) // 0DCC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0dd0u) // 0DD0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0dd4u) // 0DD4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0dd8u) // 0DD8
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0ddCu) // 0DDC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0de0u) // 0DE0
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_ADDR         (CONN_MCU_BUS_CR_BASE + 0x0de4u) // 0DE4
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_ADDR           (CONN_MCU_BUS_CR_BASE + 0x0de8u) // 0DE8
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0deCu) // 0DEC
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR       (CONN_MCU_BUS_CR_BASE + 0x0df0u) // 0DF0
#define CONN_MCU_BUS_CR_MCU_BUS_MONITOR_CFG_LOCK_ADDR          (CONN_MCU_BUS_CR_BASE + 0x0df4u) // 0DF4
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR              (CONN_MCU_BUS_CR_BASE + 0x0e00u) // 0E00
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1000u) // 1000
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1004u) // 1004
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1008u) // 1008
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_ADDR               (CONN_MCU_BUS_CR_BASE + 0x100Cu) // 100C
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR              (CONN_MCU_BUS_CR_BASE + 0x1010u) // 1010
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_IRQ_STAT_ADDR          (CONN_MCU_BUS_CR_BASE + 0x1014u) // 1014
#define CONN_MCU_BUS_CR_MON_FLG_SEL_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x1100u) // 1100
#define CONN_MCU_BUS_CR_MON_FLG_OUT_ADDR                       (CONN_MCU_BUS_CR_BASE + 0x1104u) // 1104
#define CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR                        (CONN_MCU_BUS_CR_BASE + 0x1200u) // 1200
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR                      (CONN_MCU_BUS_CR_BASE + 0x1204u) // 1204
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1300u) // 1300
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1304u) // 1304
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR             (CONN_MCU_BUS_CR_BASE + 0x1308u) // 1308
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_ADDR         (CONN_MCU_BUS_CR_BASE + 0x130Cu) // 130C
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_ADDR_ADDR         (CONN_MCU_BUS_CR_BASE + 0x1310u) // 1310
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_DBG_OUT_ADDR          (CONN_MCU_BUS_CR_BASE + 0x1314u) // 1314
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1318u) // 1318
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x131Cu) // 131C
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR                    (CONN_MCU_BUS_CR_BASE + 0x1320u) // 1320
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x1338u) // 1338
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x133Cu) // 133C
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR            (CONN_MCU_BUS_CR_BASE + 0x1340u) // 1340
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR            (CONN_MCU_BUS_CR_BASE + 0x1344u) // 1344
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1400u) // 1400
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1404u) // 1404
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1418u) // 1418
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_0_ADDR               (CONN_MCU_BUS_CR_BASE + 0x141Cu) // 141C
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_1_ADDR               (CONN_MCU_BUS_CR_BASE + 0x1420u) // 1420
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_2_ADDR               (CONN_MCU_BUS_CR_BASE + 0x1424u) // 1424
#define CONN_MCU_BUS_CR_WF2AP_REMAPPING_WINDOW_ADDR            (CONN_MCU_BUS_CR_BASE + 0x1500u) // 1500
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR                   (CONN_MCU_BUS_CR_BASE + 0x1580u) // 1580
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR                (CONN_MCU_BUS_CR_BASE + 0x1584u) // 1584




/* =====================================================================================

  ---WF2CONN_REMAP_0 (0x830C0000 + 0x0114u)---

    R_CONN_INFRA_START_ADDRESS_IN_AP[7..0] - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    R_CONN_INFRA_START_ADDRESS_IN_WF[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_ADDR CONN_MCU_BUS_CR_WF2CONN_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_MASK 0x00FF0000u                // R_CONN_INFRA_START_ADDRESS_IN_WF[23..16]
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_WF_SHFT 16u
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_ADDR CONN_MCU_BUS_CR_WF2CONN_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_MASK 0x000000FFu                // R_CONN_INFRA_START_ADDRESS_IN_AP[7..0]
#define CONN_MCU_BUS_CR_WF2CONN_REMAP_0_R_CONN_INFRA_START_ADDRESS_IN_AP_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_REMAP_0 (0x830C0000 + 0x0118u)---

    R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_AP[7..0] - (RW)  xxx 
    RESERVED8[15..8]             - (RO) Reserved bits
    R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_WF[23..16] - (RW)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_WF_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_WF_MASK 0x00FF0000u                // R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_WF[23..16]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_WF_SHFT 16u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_AP_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_AP_MASK 0x000000FFu                // R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_AP[7..0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_REMAP_0_R_CONN_INFRA_HOST_SIDE_START_ADDRESS_IN_AP_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_0 (0x830C0000 + 0x011Cu)---

    R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_0_R_AP2WF_PRIVAT_REMAPPING_0_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_1 (0x830C0000 + 0x0120u)---

    R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_1_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_1_R_AP2WF_PUBLIC_REMAPPING_0_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_2 (0x830C0000 + 0x0124u)---

    R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_2_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_2_R_AP2WF_PUBLIC_REMAPPING_1_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_0 (0x830C0000 + 0x0128u)---

    R_AP2WF_REMAPPING_SEGMENT_0[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_0[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_0_R_AP2WF_REMAPPING_SEGMENT_0_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_1 (0x830C0000 + 0x012Cu)---

    R_AP2WF_REMAPPING_SEGMENT_1[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_1[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_1_R_AP2WF_REMAPPING_SEGMENT_1_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_3 (0x830C0000 + 0x0134u)---

    R_AP2WF_WF_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_3_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_WF_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_3_R_AP2WF_WF_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_0 (0x830C0000 + 0x0150u)---

    CR_WF2AP_REMAP_PERI_GPS_IF_CACHEABLE[0] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_BT_IF_CACHEABLE[1] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_WF_IF_CACHEABLE[2] - (RW)  xxx 
    CR_WF2AP_REMAP_SCPSYS_SRAM_IF_CACHEABLE[3] - (RW)  xxx 
    CR_WF2AP_REMAP_GPS_EMI_IF_CACHEABLE[4] - (RW)  xxx 
    CR_WF2AP_REMAP_MD_SHARED_IF_CACHEABLE[5] - (RW)  xxx 
    CR_WF2AP_REMAP_MCU_0_EMI_IF_CACHEABLE[6] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_GPS_IF_NON_CACHEABLE[7] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_BT_IF_NON_CACHEABLE[8] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_WF_IF_NON_CACHEABLE[9] - (RW)  xxx 
    CR_WF2AP_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[10] - (RW)  xxx 
    CR_WF2AP_REMAP_GPS_EMI_IF_NON_CACHEABLE[11] - (RW)  xxx 
    CR_WF2AP_REMAP_MD_SHARED_IF_NON_CACHEABLE[12] - (RW)  xxx 
    CR_WF2AP_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[13] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_GPS_EN[14] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_BT_EN[15] - (RW)  xxx 
    CR_WF2AP_REMAP_PERI_WF_EN[16] - (RW)  xxx 
    CR_WF2AP_REMAP_SCPSYS_SRAM_EN[17] - (RW)  xxx 
    CR_WF2AP_REMAP_GPS_EMI_EN[18] - (RW)  xxx 
    CR_WF2AP_REMAP_MD_SHARED_EN[19] - (RW)  xxx 
    CR_WF2AP_REMAP_MCU_0_EMI_EN[20] - (RW)  xxx 
    CR_WF2AP_REMAP_BYPASS[21]    - (RW)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_BYPASS_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_BYPASS_MASK 0x00200000u                // CR_WF2AP_REMAP_BYPASS[21]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_BYPASS_SHFT 21u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_EN_MASK 0x00100000u                // CR_WF2AP_REMAP_MCU_0_EMI_EN[20]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_EN_SHFT 20u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_EN_MASK 0x00080000u                // CR_WF2AP_REMAP_MD_SHARED_EN[19]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_EN_SHFT 19u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_EN_MASK 0x00040000u                // CR_WF2AP_REMAP_GPS_EMI_EN[18]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_EN_SHFT 18u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_EN_MASK 0x00020000u                // CR_WF2AP_REMAP_SCPSYS_SRAM_EN[17]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_EN_SHFT 17u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_EN_MASK 0x00010000u                // CR_WF2AP_REMAP_PERI_WF_EN[16]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_EN_SHFT 16u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_EN_MASK 0x00008000u                // CR_WF2AP_REMAP_PERI_BT_EN[15]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_EN_SHFT 15u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_EN_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_EN_MASK 0x00004000u                // CR_WF2AP_REMAP_PERI_GPS_EN[14]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_EN_SHFT 14u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_MASK 0x00002000u                // CR_WF2AP_REMAP_MCU_0_EMI_IF_NON_CACHEABLE[13]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_NON_CACHEABLE_SHFT 13u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_NON_CACHEABLE_MASK 0x00001000u                // CR_WF2AP_REMAP_MD_SHARED_IF_NON_CACHEABLE[12]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_NON_CACHEABLE_SHFT 12u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_NON_CACHEABLE_MASK 0x00000800u                // CR_WF2AP_REMAP_GPS_EMI_IF_NON_CACHEABLE[11]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_NON_CACHEABLE_SHFT 11u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_MASK 0x00000400u                // CR_WF2AP_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE[10]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_NON_CACHEABLE_SHFT 10u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_NON_CACHEABLE_MASK 0x00000200u                // CR_WF2AP_REMAP_PERI_WF_IF_NON_CACHEABLE[9]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_NON_CACHEABLE_SHFT 9u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_NON_CACHEABLE_MASK 0x00000100u                // CR_WF2AP_REMAP_PERI_BT_IF_NON_CACHEABLE[8]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_NON_CACHEABLE_SHFT 8u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_NON_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_NON_CACHEABLE_MASK 0x00000080u                // CR_WF2AP_REMAP_PERI_GPS_IF_NON_CACHEABLE[7]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_NON_CACHEABLE_SHFT 7u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_CACHEABLE_MASK 0x00000040u                // CR_WF2AP_REMAP_MCU_0_EMI_IF_CACHEABLE[6]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MCU_0_EMI_IF_CACHEABLE_SHFT 6u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_CACHEABLE_MASK 0x00000020u                // CR_WF2AP_REMAP_MD_SHARED_IF_CACHEABLE[5]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_MD_SHARED_IF_CACHEABLE_SHFT 5u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_CACHEABLE_MASK 0x00000010u                // CR_WF2AP_REMAP_GPS_EMI_IF_CACHEABLE[4]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_GPS_EMI_IF_CACHEABLE_SHFT 4u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_CACHEABLE_MASK 0x00000008u                // CR_WF2AP_REMAP_SCPSYS_SRAM_IF_CACHEABLE[3]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_SCPSYS_SRAM_IF_CACHEABLE_SHFT 3u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_CACHEABLE_MASK 0x00000004u                // CR_WF2AP_REMAP_PERI_WF_IF_CACHEABLE[2]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_WF_IF_CACHEABLE_SHFT 2u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_CACHEABLE_MASK 0x00000002u                // CR_WF2AP_REMAP_PERI_BT_IF_CACHEABLE[1]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_BT_IF_CACHEABLE_SHFT 1u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_CACHEABLE_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_0_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_CACHEABLE_MASK 0x00000001u                // CR_WF2AP_REMAP_PERI_GPS_IF_CACHEABLE[0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_0_CR_WF2AP_REMAP_PERI_GPS_IF_CACHEABLE_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_SCPSYS_SRAM_BASE (0x830C0000 + 0x0154u)---

    CR_WF2AP_SCPSYS_SRAM_BASE_ADDR[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_SCPSYS_SRAM_BASE_CR_WF2AP_SCPSYS_SRAM_BASE_ADDR_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_SCPSYS_SRAM_BASE_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_SCPSYS_SRAM_BASE_CR_WF2AP_SCPSYS_SRAM_BASE_ADDR_MASK 0x000FFFFFu                // CR_WF2AP_SCPSYS_SRAM_BASE_ADDR[19..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_SCPSYS_SRAM_BASE_CR_WF2AP_SCPSYS_SRAM_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_PERI_WF_BASE (0x830C0000 + 0x0158u)---

    CR_WF2AP_PERI_WF_BASE_ADDR[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_WF_BASE_CR_WF2AP_PERI_WF_BASE_ADDR_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_WF_BASE_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_WF_BASE_CR_WF2AP_PERI_WF_BASE_ADDR_MASK 0x000FFFFFu                // CR_WF2AP_PERI_WF_BASE_ADDR[19..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_WF_BASE_CR_WF2AP_PERI_WF_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_PERI_BT_BASE (0x830C0000 + 0x015Cu)---

    CR_WF2AP_PERI_BT_BASE_ADDR[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_BT_BASE_CR_WF2AP_PERI_BT_BASE_ADDR_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_BT_BASE_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_BT_BASE_CR_WF2AP_PERI_BT_BASE_ADDR_MASK 0x000FFFFFu                // CR_WF2AP_PERI_BT_BASE_ADDR[19..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_BT_BASE_CR_WF2AP_PERI_BT_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_PERI_GPS_BASE (0x830C0000 + 0x0160u)---

    CR_WF2AP_PERI_GPS_BASE_ADDR[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_GPS_BASE_CR_WF2AP_PERI_GPS_BASE_ADDR_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_GPS_BASE_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_GPS_BASE_CR_WF2AP_PERI_GPS_BASE_ADDR_MASK 0x000FFFFFu                // CR_WF2AP_PERI_GPS_BASE_ADDR[19..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_PERI_GPS_BASE_CR_WF2AP_PERI_GPS_BASE_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAP_BASE_OVERFLOW (0x830C0000 + 0x0164u)---

    RO_WF2AP_AR_BASE_ADDR_OVERFLOW[0] - (RO)  xxx 
    RO_WF2AP_AW_BASE_ADDR_OVERFLOW[1] - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AW_BASE_ADDR_OVERFLOW_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AW_BASE_ADDR_OVERFLOW_MASK 0x00000002u                // RO_WF2AP_AW_BASE_ADDR_OVERFLOW[1]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AW_BASE_ADDR_OVERFLOW_SHFT 1u
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AR_BASE_ADDR_OVERFLOW_ADDR CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AR_BASE_ADDR_OVERFLOW_MASK 0x00000001u                // RO_WF2AP_AR_BASE_ADDR_OVERFLOW[0]
#define CONN_MCU_BUS_CR_WF2AP_REMAP_BASE_OVERFLOW_RO_WF2AP_AR_BASE_ADDR_OVERFLOW_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_0 (0x830C0000 + 0x01B0u)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP0[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_MASK 0x000FFFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP0[19..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_0_R_CONNAC_LEGACY_AP2WF_ADDR_MAP0_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_1 (0x830C0000 + 0x01B4u)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP1[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_MASK 0x000FFFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP1[19..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_1_R_CONNAC_LEGACY_AP2WF_ADDR_MAP1_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_2 (0x830C0000 + 0x01B8u)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP2[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP3[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_MASK 0xFFFF0000u                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP3[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP3_SHFT 16u
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_MASK 0x0000FFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP2[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_2_R_CONNAC_LEGACY_AP2WF_ADDR_MAP2_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_3 (0x830C0000 + 0x01BCu)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP4[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP5[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_MASK 0xFFFF0000u                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP5[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP5_SHFT 16u
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_MASK 0x0000FFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP4[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_3_R_CONNAC_LEGACY_AP2WF_ADDR_MAP4_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_4 (0x830C0000 + 0x01C0u)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP6[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP7[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_MASK 0xFFFF0000u                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP7[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP7_SHFT 16u
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_MASK 0x0000FFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP6[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_4_R_CONNAC_LEGACY_AP2WF_ADDR_MAP6_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_5 (0x830C0000 + 0x01C4u)---

    R_CONNAC_LEGACY_AP2WF_ADDR_MAP8[15..0] - (RW)  xxx 
    R_CONNAC_LEGACY_AP2WF_ADDR_MAP9[31..16] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_MASK 0xFFFF0000u                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP9[31..16]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP9_SHFT 16u
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_MASK 0x0000FFFFu                // R_CONNAC_LEGACY_AP2WF_ADDR_MAP8[15..0]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_5_R_CONNAC_LEGACY_AP2WF_ADDR_MAP8_SHFT 0u

/* =====================================================================================

  ---LEGACY_REMAP_CTRL_6 (0x830C0000 + 0x01C8u)---

    RESERVED0[0]                 - (RO) Reserved bits
    R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_ADDR CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_ADDR
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_MASK 0x00000002u                // R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE[1]
#define CONN_MCU_BUS_CR_LEGACY_REMAP_CTRL_6_R_CONNAC_LEGACY_AP2WF_MAPPER_ENABLE_SHFT 1u

/* =====================================================================================

  ---AXI_ULTRA_0 (0x830C0000 + 0x01d4u)---

    WF_AXIDMA_M0_ARULTRA[1..0]   - (RW)  xxx 
    WF_AXIDMA_M0_AWULTRA[3..2]   - (RW)  xxx 
    WF_AXIDMA_M1_ARULTRA[5..4]   - (RW)  xxx 
    WF_AXIDMA_M1_AWULTRA[7..6]   - (RW)  xxx 
    WA_CPU_WRAPPER_M0_ARULTRA[9..8] - (RW)  xxx 
    WA_CPU_WRAPPER_M0_AWULTRA[11..10] - (RW)  xxx 
    WM_CPU_WRAPPER_M0_ARULTRA[13..12] - (RW)  xxx 
    WM_CPU_WRAPPER_M0_AWULTRA[15..14] - (RW)  xxx 
    WA_CPU_WRAPPER_M1_ARULTRA[17..16] - (RW)  xxx 
    WA_CPU_WRAPPER_M1_AWULTRA[19..18] - (RW)  xxx 
    WM_CPU_WRAPPER_M1_ARULTRA[21..20] - (RW)  xxx 
    WM_CPU_WRAPPER_M1_AWULTRA[23..22] - (RW)  xxx 
    WF_HIF_WFDMA0_M0_ARULTRA[25..24] - (RW)  xxx 
    WF_HIF_WFDMA0_M0_AWULTRA[27..26] - (RW)  xxx 
    WF_HIF_WFDMA1_M0_ARULTRA[29..28] - (RW)  xxx 
    WF_HIF_WFDMA1_M0_AWULTRA[31..30] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_MASK 0xC0000000u                // WF_HIF_WFDMA1_M0_AWULTRA[31..30]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_AWULTRA_SHFT 30u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_MASK 0x30000000u                // WF_HIF_WFDMA1_M0_ARULTRA[29..28]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA1_M0_ARULTRA_SHFT 28u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_MASK 0x0C000000u                // WF_HIF_WFDMA0_M0_AWULTRA[27..26]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_AWULTRA_SHFT 26u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_MASK 0x03000000u                // WF_HIF_WFDMA0_M0_ARULTRA[25..24]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_HIF_WFDMA0_M0_ARULTRA_SHFT 24u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_MASK 0x00C00000u                // WM_CPU_WRAPPER_M1_AWULTRA[23..22]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_AWULTRA_SHFT 22u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_MASK 0x00300000u                // WM_CPU_WRAPPER_M1_ARULTRA[21..20]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M1_ARULTRA_SHFT 20u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_MASK 0x000C0000u                // WA_CPU_WRAPPER_M1_AWULTRA[19..18]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_AWULTRA_SHFT 18u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_MASK 0x00030000u                // WA_CPU_WRAPPER_M1_ARULTRA[17..16]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M1_ARULTRA_SHFT 16u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_MASK 0x0000C000u                // WM_CPU_WRAPPER_M0_AWULTRA[15..14]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_AWULTRA_SHFT 14u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_MASK 0x00003000u                // WM_CPU_WRAPPER_M0_ARULTRA[13..12]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WM_CPU_WRAPPER_M0_ARULTRA_SHFT 12u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_MASK 0x00000C00u                // WA_CPU_WRAPPER_M0_AWULTRA[11..10]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_AWULTRA_SHFT 10u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_ADDR CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_MASK 0x00000300u                // WA_CPU_WRAPPER_M0_ARULTRA[9..8]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WA_CPU_WRAPPER_M0_ARULTRA_SHFT 8u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_MASK  0x000000C0u                // WF_AXIDMA_M1_AWULTRA[7..6]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_AWULTRA_SHFT  6u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_MASK  0x00000030u                // WF_AXIDMA_M1_ARULTRA[5..4]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M1_ARULTRA_SHFT  4u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_MASK  0x0000000Cu                // WF_AXIDMA_M0_AWULTRA[3..2]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_AWULTRA_SHFT  2u
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_0_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_MASK  0x00000003u                // WF_AXIDMA_M0_ARULTRA[1..0]
#define CONN_MCU_BUS_CR_AXI_ULTRA_0_WF_AXIDMA_M0_ARULTRA_SHFT  0u

/* =====================================================================================

  ---AXI_ULTRA_1 (0x830C0000 + 0x01d8u)---

    WF_PHY0_M_ARULTRA[1..0]      - (RW)  xxx 
    WF_PHY0_M_AWULTRA[3..2]      - (RW)  xxx 
    WF_PHY1_M_ARULTRA[5..4]      - (RW)  xxx 
    WF_PHY1_M_AWULTRA[7..6]      - (RW)  xxx 
    WF_SDO_M_ARULTRA[9..8]       - (RW)  xxx 
    WF_SDO_M_AWULTRA[11..10]     - (RW)  xxx 
    WF_SEC_ENG_M_ARULTRA[13..12] - (RW)  xxx 
    WF_SEC_ENG_M_AWULTRA[15..14] - (RW)  xxx 
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_MASK  0x0000C000u                // WF_SEC_ENG_M_AWULTRA[15..14]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_AWULTRA_SHFT  14u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_ADDR  CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_MASK  0x00003000u                // WF_SEC_ENG_M_ARULTRA[13..12]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SEC_ENG_M_ARULTRA_SHFT  12u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_ADDR      CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_MASK      0x00000C00u                // WF_SDO_M_AWULTRA[11..10]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_AWULTRA_SHFT      10u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_ADDR      CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_MASK      0x00000300u                // WF_SDO_M_ARULTRA[9..8]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_SDO_M_ARULTRA_SHFT      8u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_MASK     0x000000C0u                // WF_PHY1_M_AWULTRA[7..6]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_AWULTRA_SHFT     6u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_MASK     0x00000030u                // WF_PHY1_M_ARULTRA[5..4]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY1_M_ARULTRA_SHFT     4u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_MASK     0x0000000Cu                // WF_PHY0_M_AWULTRA[3..2]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_AWULTRA_SHFT     2u
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_ADDR     CONN_MCU_BUS_CR_AXI_ULTRA_1_ADDR
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_MASK     0x00000003u                // WF_PHY0_M_ARULTRA[1..0]
#define CONN_MCU_BUS_CR_AXI_ULTRA_1_WF_PHY0_M_ARULTRA_SHFT     0u

/* =====================================================================================

  ---WF_ACCESS_PROT_IRQ (0x830C0000 + 0x01dcu)---

    CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR[0] - (RW)  xxx 
    CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR[1] - (RW)  xxx 
    CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B[2] - (RO)  xxx 
    CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B[3] - (RO)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_MASK 0x00000008u                // CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B[3]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_B_SHFT 3u
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_MASK 0x00000004u                // CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B[2]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_B_SHFT 2u
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_MASK 0x00000002u                // CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR[1]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_RD_ACCESS_ILLEGAL_IRQ_CLR_SHFT 1u
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_MASK 0x00000001u                // CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_IRQ_CONN2WF_WR_ACCESS_ILLEGAL_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---WF_ACCESS_PROT_RD_FAKE (0x830C0000 + 0x01e0u)---

    CONN2WF_RD_ACCESS_ILLEGAL_FAKE[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_MASK 0xFFFFFFFFu                // CONN2WF_RD_ACCESS_ILLEGAL_FAKE[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_RD_FAKE_CONN2WF_RD_ACCESS_ILLEGAL_FAKE_SHFT 0u

/* =====================================================================================

  ---WF_ACCESS_PROT_WR_FAKE (0x830C0000 + 0x01e4u)---

    CONN2WF_WR_ACCESS_ILLEGAL_FAKE[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_MASK 0xFFFFFFFFu                // CONN2WF_WR_ACCESS_ILLEGAL_FAKE[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_WR_FAKE_CONN2WF_WR_ACCESS_ILLEGAL_FAKE_SHFT 0u

/* =====================================================================================

  ---WF_ACCESS_PROT_VIO_ADDR (0x830C0000 + 0x01e8u)---

    WF_ACCESS_PROT_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_ADDR_WF_ACCESS_PROT_VIO_ADDR_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_ADDR_WF_ACCESS_PROT_VIO_ADDR_MASK 0xFFFFFFFFu                // WF_ACCESS_PROT_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_ADDR_WF_ACCESS_PROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_ACCESS_PROT_VIO_CTRL (0x830C0000 + 0x01ecu)---

    WF_ACCESS_PROT_VIO_CTRL[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_CTRL_WF_ACCESS_PROT_VIO_CTRL_ADDR CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_CTRL_ADDR
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_CTRL_WF_ACCESS_PROT_VIO_CTRL_MASK 0xFFFFFFFFu                // WF_ACCESS_PROT_VIO_CTRL[31..0]
#define CONN_MCU_BUS_CR_WF_ACCESS_PROT_VIO_CTRL_WF_ACCESS_PROT_VIO_CTRL_SHFT 0u

/* =====================================================================================

  ---PHY0_APB_GALS_DBG_EN (0x830C0000 + 0x0240u)---

    WF_MCUSYS_BUS_PHY0_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY0_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY0_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_PHY0_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY0_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---PHY0_APB_GALS_VIO_INFO (0x830C0000 + 0x0244u)---

    RO_WF_MCUSYS_BUS_PHY0_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY0_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY0_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY0_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY0_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_PHY0_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_ID_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_PHY0_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_RD_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_PHY0_VIO_RD[2]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_WR_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_PHY0_VIO_WR[1]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_PHY0_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY0_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---PHY0_APB_GALS_VIO_ADDR (0x830C0000 + 0x0248u)---

    RO_WF_MCUSYS_BUS_PHY0_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY0_VIO_ADDR_ADDR CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY0_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_PHY0_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_PHY0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY0_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---PHY1_APB_GALS_DBG_EN (0x830C0000 + 0x024cu)---

    WF_MCUSYS_BUS_PHY1_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY1_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY1_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_PHY1_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_DBG_EN_WF_MCUSYS_BUS_PHY1_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---PHY1_APB_GALS_VIO_INFO (0x830C0000 + 0x0250u)---

    RO_WF_MCUSYS_BUS_PHY1_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY1_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY1_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY1_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHY1_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_PHY1_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_ID_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_PHY1_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_RD_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_PHY1_VIO_RD[2]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_WR_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_PHY1_VIO_WR[1]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_PHY1_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_PHY1_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---PHY1_APB_GALS_VIO_ADDR (0x830C0000 + 0x0254u)---

    RO_WF_MCUSYS_BUS_PHY1_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY1_VIO_ADDR_ADDR CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY1_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_PHY1_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_PHY1_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_PHY1_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---LITTLE_APB_GALS_DBG_EN (0x830C0000 + 0x0264u)---

    WF_MCUSYS_BUS_WF_LITTLE_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF_LITTLE_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF_LITTLE_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_WF_LITTLE_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF_LITTLE_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---LITTLE_APB_GALS_VIO_INFO (0x830C0000 + 0x0268u)---

    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ID_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_RD_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_RD[2]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_WR_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_WR[1]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---LITTLE_APB_GALS_VIO_ADDR (0x830C0000 + 0x026cu)---

    RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ADDR_ADDR CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_LITTLE_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF_LITTLE_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---LMAC0_APB_GALS_DBG_EN (0x830C0000 + 0x0270u)---

    WF_MCUSYS_BUS_LMAC0_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_LMAC0_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_LMAC0_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_LMAC0_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_DBG_EN_WF_MCUSYS_BUS_LMAC0_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---LMAC0_APB_GALS_VIO_INFO (0x830C0000 + 0x0274u)---

    RO_WF_MCUSYS_BUS_LMAC0_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_LMAC0_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_LMAC0_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_LMAC0_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_LMAC0_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_LMAC0_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_ID_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_LMAC0_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_RD_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_LMAC0_VIO_RD[2]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_WR_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_LMAC0_VIO_WR[1]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_LMAC0_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_LMAC0_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---LMAC0_APB_GALS_VIO_ADDR (0x830C0000 + 0x0278u)---

    RO_WF_MCUSYS_BUS_LMAC0_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_LMAC0_VIO_ADDR_ADDR CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_LMAC0_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_LMAC0_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_LMAC0_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_LMAC0_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---MISC_ON_APB_GALS_DBG_EN (0x830C0000 + 0x02a0u)---

    WF_MCUSYS_BUS_TOPMISCON_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_DBG_EN_WF_MCUSYS_BUS_TOPMISCON_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_DBG_EN_WF_MCUSYS_BUS_TOPMISCON_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_TOPMISCON_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_DBG_EN_WF_MCUSYS_BUS_TOPMISCON_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---MISC_ON_APB_GALS_VIO_INFO (0x830C0000 + 0x02a4u)---

    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ID_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_RD_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_RD[2]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_WR_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_WR[1]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---MISC_ON_APB_GALS_VIO_ADDR (0x830C0000 + 0x02a8u)---

    RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ADDR_ADDR CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_MISC_ON_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_TOPMISCON_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_APB_GALS_DBG_EN (0x830C0000 + 0x02ACu)---

    WF_MCUSYS_BUS_WF2CONN_HOST_ERROR_FLAG_EN[0] - (RW)  xxx 
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF2CONN_HOST_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF2CONN_HOST_ERROR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_BUS_WF2CONN_HOST_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_DBG_EN_WF_MCUSYS_BUS_WF2CONN_HOST_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_APB_GALS_VIO_INFO (0x830C0000 + 0x02B0u)---

    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_TIMEOUT[0] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_WR[1] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_RD[2] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ID[10..3] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_DOMAIN_MASK 0x00007800u                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ID_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ID_MASK 0x000007F8u                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ID[10..3]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ID_SHFT 3u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_RD_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_RD_MASK 0x00000004u                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_RD[2]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_RD_SHFT 2u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_WR_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_WR_MASK 0x00000002u                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_WR[1]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_TIMEOUT_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_TIMEOUT_MASK 0x00000001u                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_TIMEOUT[0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_INFO_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_APB_GALS_VIO_ADDR (0x830C0000 + 0x02B4u)---

    RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ADDR_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_GALS_VIO_ADDR_RO_WF_MCUSYS_BUS_WF2CONN_HOST_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_D2_VIO_INFO (0x830C0000 + 0x02B8u)---

    INFRA_AHB_LAYER_D2_VIO_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_D2_VIO_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_D2_VIO_ID[7..2] - (RO)  xxx 
    INFRA_AHB_LAYER_D2_VIO_DOMAIN[11..8] - (RO)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_DOMAIN_MASK 0x00000F00u                // INFRA_AHB_LAYER_D2_VIO_DOMAIN[11..8]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_DOMAIN_SHFT 8u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_ID_MASK 0x000000FCu                // INFRA_AHB_LAYER_D2_VIO_ID[7..2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_D2_VIO_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_D2_VIO_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_INFO_INFRA_AHB_LAYER_D2_VIO_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_D2_VIO_ADDR (0x830C0000 + 0x02BCu)---

    INFRA_AHB_LAYER_D2_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_ADDR_INFRA_AHB_LAYER_D2_VIO_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_ADDR_INFRA_AHB_LAYER_D2_VIO_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_D2_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D2_VIO_ADDR_INFRA_AHB_LAYER_D2_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_D4_VIO_INFO (0x830C0000 + 0x02C0u)---

    INFRA_AHB_LAYER_D4_VIO_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_D4_VIO_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_D4_VIO_ID[2] - (RO)  xxx 
    INFRA_AHB_LAYER_D4_VIO_DOMAIN[6..3] - (RO)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_DOMAIN_MASK 0x00000078u                // INFRA_AHB_LAYER_D4_VIO_DOMAIN[6..3]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_DOMAIN_SHFT 3u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_ID_MASK 0x00000004u                // INFRA_AHB_LAYER_D4_VIO_ID[2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_D4_VIO_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_D4_VIO_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_INFO_INFRA_AHB_LAYER_D4_VIO_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_D4_VIO_ADDR (0x830C0000 + 0x02C4u)---

    INFRA_AHB_LAYER_D4_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_ADDR_INFRA_AHB_LAYER_D4_VIO_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_ADDR_INFRA_AHB_LAYER_D4_VIO_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_D4_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_D4_VIO_ADDR_INFRA_AHB_LAYER_D4_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AXI_LAYER_D5_VIO_INFO (0x830C0000 + 0x02C8u)---

    INFRA_AXI_LAYER_D5_VIO_WR[0] - (RO)  xxx 
    INFRA_AXI_LAYER_D5_VIO_RD[1] - (RO)  xxx 
    INFRA_AXI_LAYER_D5_VIO_ID[8..2] - (RO)  xxx 
    INFRA_AXI_LAYER_D5_VIO_DOMAIN[12..9] - (RO)  xxx 
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_DOMAIN_MASK 0x00001E00u                // INFRA_AXI_LAYER_D5_VIO_DOMAIN[12..9]
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_DOMAIN_SHFT 9u
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_ID_ADDR CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_ID_MASK 0x000001FCu                // INFRA_AXI_LAYER_D5_VIO_ID[8..2]
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_RD_ADDR CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_RD_MASK 0x00000002u                // INFRA_AXI_LAYER_D5_VIO_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_WR_ADDR CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_WR_MASK 0x00000001u                // INFRA_AXI_LAYER_D5_VIO_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_INFO_INFRA_AXI_LAYER_D5_VIO_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AXI_LAYER_D5_VIO_ADDR (0x830C0000 + 0x02CCu)---

    INFRA_AXI_LAYER_D5_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_ADDR_INFRA_AXI_LAYER_D5_VIO_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_ADDR_INFRA_AXI_LAYER_D5_VIO_ADDR_MASK 0xFFFFFFFFu                // INFRA_AXI_LAYER_D5_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AXI_LAYER_D5_VIO_ADDR_INFRA_AXI_LAYER_D5_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_S2P_2_VIO_INFO (0x830C0000 + 0x02D0u)---

    INFRA_AHB_LAYER_S2P_2_VIO_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_S2P_2_VIO_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_S2P_2_VIO_ID[10..2] - (RO)  xxx 
    INFRA_AHB_LAYER_S2P_2_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_DOMAIN_MASK 0x00007800u                // INFRA_AHB_LAYER_S2P_2_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_ID_MASK 0x000007FCu                // INFRA_AHB_LAYER_S2P_2_VIO_ID[10..2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_S2P_2_VIO_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_S2P_2_VIO_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_INFO_INFRA_AHB_LAYER_S2P_2_VIO_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_S2P_2_VIO_ADDR (0x830C0000 + 0x02D4u)---

    INFRA_AHB_LAYER_S2P_2_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_S2P_2_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_INFRA_AHB_LAYER_S2P_2_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_H2X_0_VIO_INFO (0x830C0000 + 0x02D8u)---

    INFRA_AHB_LAYER_H2X_0_MIS_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_0_MIS_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_0_MIS_ID[2] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_0_MIS_DOMAIN[6..3] - (RO)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_DOMAIN_MASK 0x00000078u                // INFRA_AHB_LAYER_H2X_0_MIS_DOMAIN[6..3]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_DOMAIN_SHFT 3u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_ID_MASK 0x00000004u                // INFRA_AHB_LAYER_H2X_0_MIS_ID[2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_H2X_0_MIS_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_H2X_0_MIS_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_INFO_INFRA_AHB_LAYER_H2X_0_MIS_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_H2X_0_VIO_ADDR (0x830C0000 + 0x02DCu)---

    INFRA_AHB_LAYER_H2X_0_MIS_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_ADDR_INFRA_AHB_LAYER_H2X_0_MIS_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_ADDR_INFRA_AHB_LAYER_H2X_0_MIS_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_H2X_0_MIS_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_0_VIO_ADDR_INFRA_AHB_LAYER_H2X_0_MIS_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_H2X_1_VIO_INFO (0x830C0000 + 0x02E0u)---

    INFRA_AHB_LAYER_H2X_1_MIS_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_1_MIS_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_1_MIS_ID[2] - (RO)  xxx 
    INFRA_AHB_LAYER_H2X_1_MIS_DOMAIN[6..3] - (RO)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_DOMAIN_MASK 0x00000078u                // INFRA_AHB_LAYER_H2X_1_MIS_DOMAIN[6..3]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_DOMAIN_SHFT 3u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_ID_MASK 0x00000004u                // INFRA_AHB_LAYER_H2X_1_MIS_ID[2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_H2X_1_MIS_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_H2X_1_MIS_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_INFO_INFRA_AHB_LAYER_H2X_1_MIS_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_H2X_1_VIO_ADDR (0x830C0000 + 0x02E4u)---

    INFRA_AHB_LAYER_H2X_1_MIS_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_ADDR_INFRA_AHB_LAYER_H2X_1_MIS_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_ADDR_INFRA_AHB_LAYER_H2X_1_MIS_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_H2X_1_MIS_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_H2X_1_VIO_ADDR_INFRA_AHB_LAYER_H2X_1_MIS_ADDR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_S9_VIO_INFO (0x830C0000 + 0x02E8u)---

    INFRA_AHB_LAYER_S9_VIO_WR[0] - (RO)  xxx 
    INFRA_AHB_LAYER_S9_VIO_RD[1] - (RO)  xxx 
    INFRA_AHB_LAYER_S9_VIO_ID[10..2] - (RO)  xxx 
    INFRA_AHB_LAYER_S9_VIO_DOMAIN[14..11] - (RO)  xxx 
    RESERVED15[31..15]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_DOMAIN_MASK 0x00007800u                // INFRA_AHB_LAYER_S9_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_ID_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_ID_MASK 0x000007FCu                // INFRA_AHB_LAYER_S9_VIO_ID[10..2]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_RD_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_RD_MASK 0x00000002u                // INFRA_AHB_LAYER_S9_VIO_RD[1]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_WR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_WR_MASK 0x00000001u                // INFRA_AHB_LAYER_S9_VIO_WR[0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_INFO_INFRA_AHB_LAYER_S9_VIO_WR_SHFT 0u

/* =====================================================================================

  ---INFRA_AHB_LAYER_S9_VIO_ADDR (0x830C0000 + 0x02ECu)---

    INFRA_AHB_LAYER_S9_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_ADDR_INFRA_AHB_LAYER_S9_VIO_ADDR_ADDR CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_ADDR_INFRA_AHB_LAYER_S9_VIO_ADDR_MASK 0xFFFFFFFFu                // INFRA_AHB_LAYER_S9_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_INFRA_AHB_LAYER_S9_VIO_ADDR_INFRA_AHB_LAYER_S9_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---WF_MCU_BUS_VIO_IRQ_EN_0 (0x830C0000 + 0x03E0u)---

    WF2CONN_AHB_GALS_MST_GALS_VIO_LATCH_EN[0] - (RW)  xxx 
    WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN[1] - (RW)  xxx 
    WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN[2] - (RW)  xxx 
    WF2CONN_HOST_CBIP_APB_SLPPROTECT_CTRL_VIO_LATCH_EN[3] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_LATCH_EN[4] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_LATCH_EN[5] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_LATCH_EN[6] - (RW)  xxx 
    WF_MCUSYS_BUS_PHYDSP_0_ERR_RESP_DETECT_EN[7] - (RW)  xxx 
    WF_MCUSYS_BUS_PHYDSP_1_ERR_RESP_DETECT_EN[8] - (RW)  xxx 
    WF_MCUSYS_BUS_PHYDSP_2_ERR_RESP_DETECT_EN[9] - (RW)  xxx 
    WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_ERR_RESP_DETECT_EN[10] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_LATCH_EN[11] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_LATCH_EN[12] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_LATCH_EN[13] - (RW)  xxx 
    WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_LATCH_EN[14] - (RW)  xxx 
    WF_TOP_MISC_VON_AHB_FREQ_BRIDGE_VIO_LATCH_EN[15] - (RW)  xxx 
    WF_MCUSYS_VLP_AON_AHB_FREQ_BRIDGE_VIO_LATCH_EN[16] - (RW)  xxx 
    RESERVED17[31..17]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_VLP_AON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_VLP_AON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_MASK 0x00010000u                // WF_MCUSYS_VLP_AON_AHB_FREQ_BRIDGE_VIO_LATCH_EN[16]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_VLP_AON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_SHFT 16u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_MASK 0x00008000u                // WF_TOP_MISC_VON_AHB_FREQ_BRIDGE_VIO_LATCH_EN[15]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_FREQ_BRIDGE_VIO_LATCH_EN_SHFT 15u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_LATCH_EN_MASK 0x00004000u                // WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_LATCH_EN[14]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_LATCH_EN_SHFT 14u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_LATCH_EN_MASK 0x00002000u                // WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_LATCH_EN[13]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_LATCH_EN_SHFT 13u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_LATCH_EN_MASK 0x00001000u                // WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_LATCH_EN[12]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_LATCH_EN_SHFT 12u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_LATCH_EN_MASK 0x00000800u                // WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_LATCH_EN[11]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_LATCH_EN_SHFT 11u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_ERR_RESP_DETECT_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_ERR_RESP_DETECT_EN_MASK 0x00000400u                // WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_ERR_RESP_DETECT_EN[10]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_ERR_RESP_DETECT_EN_SHFT 10u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_2_ERR_RESP_DETECT_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_2_ERR_RESP_DETECT_EN_MASK 0x00000200u                // WF_MCUSYS_BUS_PHYDSP_2_ERR_RESP_DETECT_EN[9]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_2_ERR_RESP_DETECT_EN_SHFT 9u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_1_ERR_RESP_DETECT_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_1_ERR_RESP_DETECT_EN_MASK 0x00000100u                // WF_MCUSYS_BUS_PHYDSP_1_ERR_RESP_DETECT_EN[8]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_1_ERR_RESP_DETECT_EN_SHFT 8u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_0_ERR_RESP_DETECT_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_0_ERR_RESP_DETECT_EN_MASK 0x00000080u                // WF_MCUSYS_BUS_PHYDSP_0_ERR_RESP_DETECT_EN[7]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_BUS_PHYDSP_0_ERR_RESP_DETECT_EN_SHFT 7u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_LATCH_EN_MASK 0x00000040u                // WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_LATCH_EN[6]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_LATCH_EN_SHFT 6u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_LATCH_EN_MASK 0x00000020u                // WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_LATCH_EN[5]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_LATCH_EN_SHFT 5u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_LATCH_EN_MASK 0x00000010u                // WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_LATCH_EN[4]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_LATCH_EN_SHFT 4u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_HOST_CBIP_APB_SLPPROTECT_CTRL_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_HOST_CBIP_APB_SLPPROTECT_CTRL_VIO_LATCH_EN_MASK 0x00000008u                // WF2CONN_HOST_CBIP_APB_SLPPROTECT_CTRL_VIO_LATCH_EN[3]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_HOST_CBIP_APB_SLPPROTECT_CTRL_VIO_LATCH_EN_SHFT 3u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_MASK 0x00000004u                // WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN[2]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_SHFT 2u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_MASK 0x00000002u                // WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN[1]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_LATCH_EN_SHFT 1u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_AHB_GALS_MST_GALS_VIO_LATCH_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_AHB_GALS_MST_GALS_VIO_LATCH_EN_MASK 0x00000001u                // WF2CONN_AHB_GALS_MST_GALS_VIO_LATCH_EN[0]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_EN_0_WF2CONN_AHB_GALS_MST_GALS_VIO_LATCH_EN_SHFT 0u

/* =====================================================================================

  ---WF_MCU_BUS_VIO_IRQ_0 (0x830C0000 + 0x03F0u)---

    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_SLPPROT_IRQ[0] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ[1] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ[2] - (RO)  xxx 
    RO_WF_MCUSYS_WF2CONN_HOST_SLPPROT_VIO_SLPPROT_IRQ[3] - (RO)  xxx 
    WF_BUS_MISC_LIGHT_SECURITY_IRQ_B[4] - (RO)  xxx 
    WF_DEVAPC_SECURE_VIO_IRQ_B[5] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_DECERR_IRQ[6] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_DECERR_IRQ[7] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_DECERR_IRQ[8] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHYDSP_0_VIO_IRQ[9] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHYDSP_1_VIO_IRQ[10] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_PHYDSP_2_VIO_IRQ[11] - (RO)  xxx 
    RO_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_VIO_IRQ[12] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_IRQ[13] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_IRQ[14] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_IRQ[15] - (RO)  xxx 
    RO_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_IRQ[16] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_VIO_IRQ[17] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_IRQ[18] - (RO)  xxx 
    RESERVED19[31..19]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_IRQ_MASK 0x00040000u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_IRQ[18]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_IRQ_SHFT 18u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_BRIDGE_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_BRIDGE_VIO_IRQ_MASK 0x00020000u                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_IRQ[17]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_BRIDGE_VIO_IRQ_SHFT 17u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_IRQ_MASK 0x00010000u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_IRQ[16]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S9_VIO_IRQ_SHFT 16u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_IRQ_MASK 0x00008000u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_IRQ[15]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_1_VIO_IRQ_SHFT 15u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_IRQ_MASK 0x00004000u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_IRQ[14]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_H2X_0_VIO_IRQ_SHFT 14u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_IRQ_MASK 0x00002000u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_IRQ[13]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_S2P_2_VIO_IRQ_SHFT 13u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_VIO_IRQ_MASK 0x00001000u                // RO_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_VIO_IRQ[12]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_WF_TOP_UMAC_AHB_BUS_VIO_IRQ_SHFT 12u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_2_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_2_VIO_IRQ_MASK 0x00000800u                // RO_WF_MCUSYS_BUS_PHYDSP_2_VIO_IRQ[11]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_2_VIO_IRQ_SHFT 11u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_1_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_1_VIO_IRQ_MASK 0x00000400u                // RO_WF_MCUSYS_BUS_PHYDSP_1_VIO_IRQ[10]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_1_VIO_IRQ_SHFT 10u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_0_VIO_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_0_VIO_IRQ_MASK 0x00000200u                // RO_WF_MCUSYS_BUS_PHYDSP_0_VIO_IRQ[9]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_BUS_PHYDSP_0_VIO_IRQ_SHFT 9u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_DECERR_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_DECERR_IRQ_MASK 0x00000100u                // RO_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_DECERR_IRQ[8]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AXI_D5_VIO_DECERR_IRQ_SHFT 8u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_DECERR_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_DECERR_IRQ_MASK 0x00000080u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_DECERR_IRQ[7]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D4_VIO_DECERR_IRQ_SHFT 7u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_DECERR_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_DECERR_IRQ_MASK 0x00000040u                // RO_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_DECERR_IRQ[6]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_INFRA_VDNR_AHB_D2_VIO_DECERR_IRQ_SHFT 6u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_DEVAPC_SECURE_VIO_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_DEVAPC_SECURE_VIO_IRQ_B_MASK 0x00000020u                // WF_DEVAPC_SECURE_VIO_IRQ_B[5]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_DEVAPC_SECURE_VIO_IRQ_B_SHFT 5u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_BUS_MISC_LIGHT_SECURITY_IRQ_B_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_BUS_MISC_LIGHT_SECURITY_IRQ_B_MASK 0x00000010u                // WF_BUS_MISC_LIGHT_SECURITY_IRQ_B[4]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_WF_BUS_MISC_LIGHT_SECURITY_IRQ_B_SHFT 4u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_WF2CONN_HOST_SLPPROT_VIO_SLPPROT_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_WF2CONN_HOST_SLPPROT_VIO_SLPPROT_IRQ_MASK 0x00000008u                // RO_WF_MCUSYS_WF2CONN_HOST_SLPPROT_VIO_SLPPROT_IRQ[3]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_MCUSYS_WF2CONN_HOST_SLPPROT_VIO_SLPPROT_IRQ_SHFT 3u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_MASK 0x00000004u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ[2]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_SHFT 2u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_MASK 0x00000002u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ[1]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_SLPPROT_IRQ_SHFT 1u
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_SLPPROT_IRQ_ADDR CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_SLPPROT_IRQ_MASK 0x00000001u                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_SLPPROT_IRQ[0]
#define CONN_MCU_BUS_CR_WF_MCU_BUS_VIO_IRQ_0_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_SLPPROT_IRQ_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_BRIDGE_CTRL (0x830C0000 + 0x0400u)---

    WF_TOP_MISC_VON_BRIDGE_ERR_FLAG_EN[0] - (RW)  xxx 
    WF_TOP_MISC_VON_BRIDGE_RG_HRESP_ERR_EN[1] - (RW)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_RG_HRESP_ERR_EN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_RG_HRESP_ERR_EN_MASK 0x00000002u                // WF_TOP_MISC_VON_BRIDGE_RG_HRESP_ERR_EN[1]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_RG_HRESP_ERR_EN_SHFT 1u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_ERR_FLAG_EN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_ERR_FLAG_EN_MASK 0x00000001u                // WF_TOP_MISC_VON_BRIDGE_ERR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_CTRL_WF_TOP_MISC_VON_BRIDGE_ERR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_BRIDGE_VIO_INFO (0x830C0000 + 0x0404u)---

    RO_WF_TOP_MISC_VON_ERR_FLAG_1K_BOUNDARY[0] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_ERR_FLAG_DROP_BOUNDARY[1] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_ERR_BURST[4..2] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_ERR_SIZE[6..5] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_VIO_WR[7] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_VIO_RD[8] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_VIO_ID[16..9] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_BRIDGE_VIO_DOMAIN[20..17] - (RO)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_DOMAIN_MASK 0x001E0000u                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_DOMAIN[20..17]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_DOMAIN_SHFT 17u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ID_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ID_MASK 0x0001FE00u                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_ID[16..9]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ID_SHFT 9u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_RD_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_RD_MASK 0x00000100u                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_RD[8]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_RD_SHFT 8u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_WR_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_WR_MASK 0x00000080u                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_WR[7]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_VIO_WR_SHFT 7u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_SIZE_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_SIZE_MASK 0x00000060u                // RO_WF_TOP_MISC_VON_BRIDGE_ERR_SIZE[6..5]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_SIZE_SHFT 5u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_BURST_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_BURST_MASK 0x0000001Cu                // RO_WF_TOP_MISC_VON_BRIDGE_ERR_BURST[4..2]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_BRIDGE_ERR_BURST_SHFT 2u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_DROP_BOUNDARY_MASK 0x00000002u                // RO_WF_TOP_MISC_VON_ERR_FLAG_DROP_BOUNDARY[1]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_DROP_BOUNDARY_SHFT 1u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_1K_BOUNDARY_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_1K_BOUNDARY_MASK 0x00000001u                // RO_WF_TOP_MISC_VON_ERR_FLAG_1K_BOUNDARY[0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_INFO_RO_WF_TOP_MISC_VON_ERR_FLAG_1K_BOUNDARY_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_BRIDGE_VIO_ADDR (0x830C0000 + 0x0408u)---

    RO_WF_TOP_MISC_VON_BRIDGE_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_ADDR_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ADDR_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_ADDR_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_TOP_MISC_VON_BRIDGE_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_BRIDGE_VIO_ADDR_RO_WF_TOP_MISC_VON_BRIDGE_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---VLP_AON_AHB_BRIDGE_CTRL (0x830C0000 + 0x040Cu)---

    WF_MCUSYS_VLP_AON_BRIDGE_ERR_FLAG_EN[0] - (RW)  xxx 
    WF_MCUSYS_VLP_AON_BRIDGE_RG_HRESP_ERR_EN[1] - (RW)  xxx 
    WF_MCUSYS_VLP_AON_BRIDGE_POSTWRITE_DIS[2] - (RW)  xxx 
    WF_MCUSYS_VLP_AON_HPROT_CR[6..3] - (RW)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_HPROT_CR_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_HPROT_CR_MASK 0x00000078u                // WF_MCUSYS_VLP_AON_HPROT_CR[6..3]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_HPROT_CR_SHFT 3u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_POSTWRITE_DIS_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_POSTWRITE_DIS_MASK 0x00000004u                // WF_MCUSYS_VLP_AON_BRIDGE_POSTWRITE_DIS[2]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_POSTWRITE_DIS_SHFT 2u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_RG_HRESP_ERR_EN_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_RG_HRESP_ERR_EN_MASK 0x00000002u                // WF_MCUSYS_VLP_AON_BRIDGE_RG_HRESP_ERR_EN[1]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_RG_HRESP_ERR_EN_SHFT 1u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_ERR_FLAG_EN_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_ERR_FLAG_EN_MASK 0x00000001u                // WF_MCUSYS_VLP_AON_BRIDGE_ERR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_CTRL_WF_MCUSYS_VLP_AON_BRIDGE_ERR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---VLP_AON_AHB_BRIDGE_VIO_INFO (0x830C0000 + 0x0410u)---

    RO_WF_MCUSYS_VLP_AON_ERR_FLAG_1K_BOUNDARY[0] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_ERR_FLAG_DROP_BOUNDARY[1] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_BURST[4..2] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_SIZE[6..5] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_WR[7] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_RD[8] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ID[16..9] - (RO)  xxx 
    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_DOMAIN[20..17] - (RO)  xxx 
    RESERVED21[31..21]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_DOMAIN_MASK 0x001E0000u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_DOMAIN[20..17]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_DOMAIN_SHFT 17u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ID_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ID_MASK 0x0001FE00u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ID[16..9]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ID_SHFT 9u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_RD_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_RD_MASK 0x00000100u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_RD[8]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_RD_SHFT 8u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_WR_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_WR_MASK 0x00000080u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_WR[7]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_WR_SHFT 7u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_SIZE_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_SIZE_MASK 0x00000060u                // RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_SIZE[6..5]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_SIZE_SHFT 5u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_BURST_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_BURST_MASK 0x0000001Cu                // RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_BURST[4..2]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_BRIDGE_ERR_BURST_SHFT 2u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_DROP_BOUNDARY_MASK 0x00000002u                // RO_WF_MCUSYS_VLP_AON_ERR_FLAG_DROP_BOUNDARY[1]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_DROP_BOUNDARY_SHFT 1u
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_1K_BOUNDARY_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_1K_BOUNDARY_MASK 0x00000001u                // RO_WF_MCUSYS_VLP_AON_ERR_FLAG_1K_BOUNDARY[0]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_INFO_RO_WF_MCUSYS_VLP_AON_ERR_FLAG_1K_BOUNDARY_SHFT 0u

/* =====================================================================================

  ---VLP_AON_AHB_BRIDGE_VIO_ADDR (0x830C0000 + 0x0414u)---

    RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_ADDR_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ADDR_ADDR CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_ADDR_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_VLP_AON_AHB_BRIDGE_VIO_ADDR_RO_WF_MCUSYS_VLP_AON_BRIDGE_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_SLPPROT_DBG_CTRL (0x830C0000 + 0x0454u)---

    WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN[0] - (RW)  xxx 
    WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE[1] - (RW)  xxx 
    WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR[2] - (RW)  xxx 
    WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN[3] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_MASK 0x00000008u                // WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN[3]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_SHFT 3u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_MASK 0x00000004u                // WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR[2]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_SHFT 2u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_MASK 0x00000002u                // WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE[1]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_SHFT 1u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_MASK 0x00000001u                // WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_DBG_CTRL_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_SLPPROT_VIO_INFO (0x830C0000 + 0x0458u)---

    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_WR[0] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_RD[1] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ID[9..2] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_DOMAIN[13..10] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_BURST[16..14] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SIZE[18..17] - (RO)  xxx 
    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT[26..19] - (RO)  xxx 
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_MASK 0x07F80000u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT[26..19]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_SHFT 19u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SIZE_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SIZE_MASK 0x00060000u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SIZE[18..17]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_SIZE_SHFT 17u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_BURST_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_BURST_MASK 0x0001C000u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_BURST[16..14]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_ERR_BURST_SHFT 14u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_MASK 0x00003C00u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_DOMAIN[13..10]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_SHFT 10u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ID_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ID_MASK 0x000003FCu                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ID[9..2]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_RD_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_RD_MASK 0x00000002u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_RD[1]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_WR_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_WR_MASK 0x00000001u                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_WR[0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_WR_SHFT 0u

/* =====================================================================================

  ---MISC_VON_AHB_SLPPROT_VIO_ADDR (0x830C0000 + 0x045Cu)---

    RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ADDR_ADDR CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_MISC_VON_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_MISC_VON_AHB_SLPPROTECT_CTRL_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---TOP_UMAC_AHB_SLPPROT_DBG_CTRL (0x830C0000 + 0x0460u)---

    WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN[0] - (RW)  xxx 
    WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE[1] - (RW)  xxx 
    WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR[2] - (RW)  xxx 
    WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN[3] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_MASK 0x00000008u                // WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN[3]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_HRESP_ERR_EN_SHFT 3u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_MASK 0x00000004u                // WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR[2]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_CMD_CNT_CLR_SHFT 2u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_MASK 0x00000002u                // WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE[1]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_RG_MONITOR_MODE_SHFT 1u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_MASK 0x00000001u                // WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_DBG_CTRL_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERROR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---TOP_UMAC_AHB_SLPPROT_VIO_INFO (0x830C0000 + 0x0464u)---

    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_WR[0] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_RD[1] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ID[9..2] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_DOMAIN[13..10] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_BURST[16..14] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SIZE[18..17] - (RO)  xxx 
    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT[26..19] - (RO)  xxx 
    RESERVED27[31..27]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_MASK 0x07F80000u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT[26..19]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SLPPROTECT_CMD_CNT_SHFT 19u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SIZE_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SIZE_MASK 0x00060000u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SIZE[18..17]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_SIZE_SHFT 17u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_BURST_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_BURST_MASK 0x0001C000u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_BURST[16..14]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_ERR_BURST_SHFT 14u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_MASK 0x00003C00u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_DOMAIN[13..10]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_DOMAIN_SHFT 10u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ID_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ID_MASK 0x000003FCu                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ID[9..2]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_RD_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_RD_MASK 0x00000002u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_RD[1]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_WR_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_WR_MASK 0x00000001u                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_WR[0]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_INFO_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_WR_SHFT 0u

/* =====================================================================================

  ---TOP_UMAC_AHB_SLPPROT_VIO_ADDR (0x830C0000 + 0x0468u)---

    RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ADDR_ADDR CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_TOP_UMAC_AHB_SLPPROT_VIO_ADDR_RO_WF_TOP_UMAC_AHB_SLPPROTECT_CTRL_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_APB_SLPPROT_VIO_INFO (0x830C0000 + 0x046Cu)---

    RO_WF2CONN_HOST_APB_SLPPROT_VIO_WR[0] - (RO)  xxx 
    RO_WF2CONN_HOST_APB_SLPPROT_VIO_RD[1] - (RO)  xxx 
    RO_WF2CONN_HOST_APB_SLPPROT_VIO_ID[9..2] - (RO)  xxx 
    RO_WF2CONN_HOST_APB_SLPPROT_VIO_DOMAIN[13..10] - (RO)  xxx 
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_DOMAIN_MASK 0x00003C00u                // RO_WF2CONN_HOST_APB_SLPPROT_VIO_DOMAIN[13..10]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_DOMAIN_SHFT 10u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ID_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ID_MASK 0x000003FCu                // RO_WF2CONN_HOST_APB_SLPPROT_VIO_ID[9..2]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_RD_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_RD_MASK 0x00000002u                // RO_WF2CONN_HOST_APB_SLPPROT_VIO_RD[1]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_RD_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_WR_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_WR_MASK 0x00000001u                // RO_WF2CONN_HOST_APB_SLPPROT_VIO_WR[0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_INFO_RO_WF2CONN_HOST_APB_SLPPROT_VIO_WR_SHFT 0u

/* =====================================================================================

  ---WF2CONN_HOST_APB_SLPPROT_VIO_ADDR (0x830C0000 + 0x0470u)---

    RO_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_ADDR CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_RO_WF2CONN_HOST_APB_SLPPROT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---MASTER_EARLY_WAKEUP (0x830C0000 + 0x0500u)---

    DCM_EP_WF_MCUSYS_WM_M0_EARLY_WAKEUP[0] - (RW)  xxx 
    DCM_EP_WF_MCUSYS_WA_M0_EARLY_WAKEUP[1] - (RW)  xxx 
    DCM_EP_WF_MCUSYS_AXIDMA_M0_EARLY_WAKEUP[2] - (RW)  xxx 
    DCM_EP_WF_MCUSYS_SDO_TOP_EARLY_WAKEUP[3] - (RW)  xxx 
    DCM_EP_WF_MCUSYS_CRYPTO_EARLY_WAKEUP[4] - (RW)  xxx 
    DCM_EP_WF_MCUSYS_DBG_DMA_EARLY_WAKEUP[5] - (RW)  xxx 
    RESERVED6[31..6]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_DBG_DMA_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_DBG_DMA_EARLY_WAKEUP_MASK 0x00000020u                // DCM_EP_WF_MCUSYS_DBG_DMA_EARLY_WAKEUP[5]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_DBG_DMA_EARLY_WAKEUP_SHFT 5u
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_CRYPTO_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_CRYPTO_EARLY_WAKEUP_MASK 0x00000010u                // DCM_EP_WF_MCUSYS_CRYPTO_EARLY_WAKEUP[4]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_CRYPTO_EARLY_WAKEUP_SHFT 4u
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_SDO_TOP_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_SDO_TOP_EARLY_WAKEUP_MASK 0x00000008u                // DCM_EP_WF_MCUSYS_SDO_TOP_EARLY_WAKEUP[3]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_SDO_TOP_EARLY_WAKEUP_SHFT 3u
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_AXIDMA_M0_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_AXIDMA_M0_EARLY_WAKEUP_MASK 0x00000004u                // DCM_EP_WF_MCUSYS_AXIDMA_M0_EARLY_WAKEUP[2]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_AXIDMA_M0_EARLY_WAKEUP_SHFT 2u
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WA_M0_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WA_M0_EARLY_WAKEUP_MASK 0x00000002u                // DCM_EP_WF_MCUSYS_WA_M0_EARLY_WAKEUP[1]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WA_M0_EARLY_WAKEUP_SHFT 1u
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WM_M0_EARLY_WAKEUP_ADDR CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_ADDR
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WM_M0_EARLY_WAKEUP_MASK 0x00000001u                // DCM_EP_WF_MCUSYS_WM_M0_EARLY_WAKEUP[0]
#define CONN_MCU_BUS_CR_MASTER_EARLY_WAKEUP_DCM_EP_WF_MCUSYS_WM_M0_EARLY_WAKEUP_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT (0x830C0000 + 0x0504u)---

    CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[0] - (RW)  xxx 
    CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[1] - (RW)  xxx 
    CR_WF2CONN_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[2] - (RW)  xxx 
    CR_WF2CONN_BUS_ACCESS_DETECT_CLEAR[3] - (RW)  xxx 
    RESERVED4[31..4]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_CLEAR_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_CLEAR_MASK 0x00000008u                // CR_WF2CONN_BUS_ACCESS_DETECT_CLEAR[3]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_CLEAR_SHFT 3u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_MASK 0x00000004u                // CR_WF2CONN_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE[2]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_TIMEOUT_MONITOR_ENABLE_SHFT 2u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_MASK 0x00000002u                // CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE[1]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MODE_ENABLE_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_MASK 0x00000001u                // CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR[0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_CR_WF2CONN_BUS_ACCESS_DETECT_SUBSYS_REQ_SW_CLR_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_DBC (0x830C0000 + 0x0508u)---

    CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_MASK 0x000FFFFFu                // CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC[19..0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_DBC_TIMEOUT (0x830C0000 + 0x050Cu)---

    CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0] - (RW)  xxx 
    RESERVED20[31..20]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_TIMEOUT_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_TIMEOUT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_TIMEOUT_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_MASK 0x000FFFFFu                // CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT[19..0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBC_TIMEOUT_CR_WF2CONN_BUS_ACCESS_DETECT_CR_COUNT_DBC_TIMEOUT_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_DBG_EN (0x830C0000 + 0x0510u)---

    WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_EN[0] - (RW)  xxx 
    CR_WF2CONN_BUS_ACCESS_DETECT_CR_DEBUG_SEL[8..1] - (RW)  xxx 
    WF2CONN_BUS_ACCESS_DETECT_RG_HRESP_ERR_EN[9] - (RW)  xxx 
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_RG_HRESP_ERR_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_RG_HRESP_ERR_EN_MASK 0x00000200u                // WF2CONN_BUS_ACCESS_DETECT_RG_HRESP_ERR_EN[9]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_RG_HRESP_ERR_EN_SHFT 9u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_CR_WF2CONN_BUS_ACCESS_DETECT_CR_DEBUG_SEL_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_CR_WF2CONN_BUS_ACCESS_DETECT_CR_DEBUG_SEL_MASK 0x000001FEu                // CR_WF2CONN_BUS_ACCESS_DETECT_CR_DEBUG_SEL[8..1]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_CR_WF2CONN_BUS_ACCESS_DETECT_CR_DEBUG_SEL_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_EN_MASK 0x00000001u                // WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_EN[0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_DBG_EN_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_EN_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_VIO_INFO_0 (0x830C0000 + 0x0514u)---

    RO_WF2CONN_BUS_ACCESS_DETECT_IDLE_M_REG[0] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_TIME_OUT[1] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_1K_BOUNDARY[2] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_DROP_BOUNDARY[3] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_ERR_BURST[6..4] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_ERR_SIZE[8..7] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_VIO_WR[9] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_VIO_RD[10] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_VIO_DOMAIN[14..11] - (RO)  xxx 
    RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ID[23..15] - (RO)  xxx 
    RESERVED24[31..24]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ID_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ID_MASK 0x00FF8000u                // RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ID[23..15]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ID_SHFT 15u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_DOMAIN_MASK 0x00007800u                // RO_WF2CONN_BUS_ACCESS_DETECT_VIO_DOMAIN[14..11]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_DOMAIN_SHFT 11u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_RD_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_RD_MASK 0x00000400u                // RO_WF2CONN_BUS_ACCESS_DETECT_VIO_RD[10]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_RD_SHFT 10u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_WR_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_WR_MASK 0x00000200u                // RO_WF2CONN_BUS_ACCESS_DETECT_VIO_WR[9]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_WR_SHFT 9u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_SIZE_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_SIZE_MASK 0x00000180u                // RO_WF2CONN_BUS_ACCESS_DETECT_ERR_SIZE[8..7]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_SIZE_SHFT 7u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_BURST_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_BURST_MASK 0x00000070u                // RO_WF2CONN_BUS_ACCESS_DETECT_ERR_BURST[6..4]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_BURST_SHFT 4u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_DROP_BOUNDARY_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_DROP_BOUNDARY_MASK 0x00000008u                // RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_DROP_BOUNDARY[3]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_DROP_BOUNDARY_SHFT 3u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_1K_BOUNDARY_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_1K_BOUNDARY_MASK 0x00000004u                // RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_1K_BOUNDARY[2]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_ERR_FLAG_1K_BOUNDARY_SHFT 2u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_TIME_OUT_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_TIME_OUT_MASK 0x00000002u                // RO_WF2CONN_BUS_ACCESS_DETECT_TIME_OUT[1]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_TIME_OUT_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_IDLE_M_REG_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_IDLE_M_REG_MASK 0x00000001u                // RO_WF2CONN_BUS_ACCESS_DETECT_IDLE_M_REG[0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_0_RO_WF2CONN_BUS_ACCESS_DETECT_IDLE_M_REG_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_VIO_INFO_1 (0x830C0000 + 0x0518u)---

    RO_WF2CONN_BUS_ACCESS_DETECT_RO_DEBUG_MON[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_1_RO_WF2CONN_BUS_ACCESS_DETECT_RO_DEBUG_MON_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_1_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_1_RO_WF2CONN_BUS_ACCESS_DETECT_RO_DEBUG_MON_MASK 0xFFFFFFFFu                // RO_WF2CONN_BUS_ACCESS_DETECT_RO_DEBUG_MON[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_INFO_1_RO_WF2CONN_BUS_ACCESS_DETECT_RO_DEBUG_MON_SHFT 0u

/* =====================================================================================

  ---WF2CONN_ACCESS_DETECT_VIO_ADDR (0x830C0000 + 0x051Cu)---

    RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_ADDR_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ADDR_ADDR CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_ADDR_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_ACCESS_DETECT_VIO_ADDR_RO_WF2CONN_BUS_ACCESS_DETECT_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_4 (0x830C0000 + 0x0600u)---

    R_AP2WF_PUBLIC_REMAPPING_2_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_4_R_AP2WF_PUBLIC_REMAPPING_2_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_4_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_4_R_AP2WF_PUBLIC_REMAPPING_2_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_2_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_4_R_AP2WF_PUBLIC_REMAPPING_2_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_5 (0x830C0000 + 0x0604u)---

    R_AP2WF_PUBLIC_REMAPPING_3_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_5_R_AP2WF_PUBLIC_REMAPPING_3_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_5_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_5_R_AP2WF_PUBLIC_REMAPPING_3_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_3_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_5_R_AP2WF_PUBLIC_REMAPPING_3_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_6 (0x830C0000 + 0x0608u)---

    R_AP2WF_PUBLIC_REMAPPING_4_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_6_R_AP2WF_PUBLIC_REMAPPING_4_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_6_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_6_R_AP2WF_PUBLIC_REMAPPING_4_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_4_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_6_R_AP2WF_PUBLIC_REMAPPING_4_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_7 (0x830C0000 + 0x060Cu)---

    R_AP2WF_PUBLIC_REMAPPING_5_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_7_R_AP2WF_PUBLIC_REMAPPING_5_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_7_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_7_R_AP2WF_PUBLIC_REMAPPING_5_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_5_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_7_R_AP2WF_PUBLIC_REMAPPING_5_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_8 (0x830C0000 + 0x0610u)---

    R_AP2WF_PUBLIC_REMAPPING_6_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_8_R_AP2WF_PUBLIC_REMAPPING_6_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_8_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_8_R_AP2WF_PUBLIC_REMAPPING_6_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_6_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_8_R_AP2WF_PUBLIC_REMAPPING_6_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_9 (0x830C0000 + 0x0614u)---

    R_AP2WF_PUBLIC_REMAPPING_7_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_9_R_AP2WF_PUBLIC_REMAPPING_7_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_9_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_9_R_AP2WF_PUBLIC_REMAPPING_7_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_7_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_9_R_AP2WF_PUBLIC_REMAPPING_7_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_10 (0x830C0000 + 0x0618u)---

    R_AP2WF_PUBLIC_REMAPPING_8_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_10_R_AP2WF_PUBLIC_REMAPPING_8_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_10_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_10_R_AP2WF_PUBLIC_REMAPPING_8_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_8_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_10_R_AP2WF_PUBLIC_REMAPPING_8_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_11 (0x830C0000 + 0x061Cu)---

    R_AP2WF_PUBLIC_REMAPPING_9_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_11_R_AP2WF_PUBLIC_REMAPPING_9_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_11_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_11_R_AP2WF_PUBLIC_REMAPPING_9_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_9_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_11_R_AP2WF_PUBLIC_REMAPPING_9_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_12 (0x830C0000 + 0x0620u)---

    R_AP2WF_PUBLIC_REMAPPING_10_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_12_R_AP2WF_PUBLIC_REMAPPING_10_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_12_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_12_R_AP2WF_PUBLIC_REMAPPING_10_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_10_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_12_R_AP2WF_PUBLIC_REMAPPING_10_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_13 (0x830C0000 + 0x0624u)---

    R_AP2WF_PUBLIC_REMAPPING_11_START_ADDRESS[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_13_R_AP2WF_PUBLIC_REMAPPING_11_START_ADDRESS_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_13_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_13_R_AP2WF_PUBLIC_REMAPPING_11_START_ADDRESS_MASK 0xFFFFFFFFu                // R_AP2WF_PUBLIC_REMAPPING_11_START_ADDRESS[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_13_R_AP2WF_PUBLIC_REMAPPING_11_START_ADDRESS_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_2 (0x830C0000 + 0x0628u)---

    R_AP2WF_REMAPPING_SEGMENT_2[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_2_R_AP2WF_REMAPPING_SEGMENT_2_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_2_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_2_R_AP2WF_REMAPPING_SEGMENT_2_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_2[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_2_R_AP2WF_REMAPPING_SEGMENT_2_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_3 (0x830C0000 + 0x062Cu)---

    R_AP2WF_REMAPPING_SEGMENT_3[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_3_R_AP2WF_REMAPPING_SEGMENT_3_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_3_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_3_R_AP2WF_REMAPPING_SEGMENT_3_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_3[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_3_R_AP2WF_REMAPPING_SEGMENT_3_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_4 (0x830C0000 + 0x0630u)---

    R_AP2WF_REMAPPING_SEGMENT_4[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_4_R_AP2WF_REMAPPING_SEGMENT_4_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_4_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_4_R_AP2WF_REMAPPING_SEGMENT_4_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_4[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_4_R_AP2WF_REMAPPING_SEGMENT_4_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_5 (0x830C0000 + 0x0634u)---

    R_AP2WF_REMAPPING_SEGMENT_5[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_5_R_AP2WF_REMAPPING_SEGMENT_5_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_5_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_5_R_AP2WF_REMAPPING_SEGMENT_5_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_5[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_5_R_AP2WF_REMAPPING_SEGMENT_5_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_6 (0x830C0000 + 0x0638u)---

    R_AP2WF_REMAPPING_SEGMENT_6[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_6_R_AP2WF_REMAPPING_SEGMENT_6_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_6_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_6_R_AP2WF_REMAPPING_SEGMENT_6_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_6[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_6_R_AP2WF_REMAPPING_SEGMENT_6_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_7 (0x830C0000 + 0x063Cu)---

    R_AP2WF_REMAPPING_SEGMENT_7[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_7_R_AP2WF_REMAPPING_SEGMENT_7_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_7_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_7_R_AP2WF_REMAPPING_SEGMENT_7_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_7[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_7_R_AP2WF_REMAPPING_SEGMENT_7_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_8 (0x830C0000 + 0x0640u)---

    R_AP2WF_REMAPPING_SEGMENT_8[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_8_R_AP2WF_REMAPPING_SEGMENT_8_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_8_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_8_R_AP2WF_REMAPPING_SEGMENT_8_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_8[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_8_R_AP2WF_REMAPPING_SEGMENT_8_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_9 (0x830C0000 + 0x0644u)---

    R_AP2WF_REMAPPING_SEGMENT_9[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_9_R_AP2WF_REMAPPING_SEGMENT_9_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_9_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_9_R_AP2WF_REMAPPING_SEGMENT_9_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_9[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_9_R_AP2WF_REMAPPING_SEGMENT_9_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_10 (0x830C0000 + 0x0648u)---

    R_AP2WF_REMAPPING_SEGMENT_10[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_10_R_AP2WF_REMAPPING_SEGMENT_10_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_10_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_10_R_AP2WF_REMAPPING_SEGMENT_10_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_10[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_10_R_AP2WF_REMAPPING_SEGMENT_10_SHFT 0u

/* =====================================================================================

  ---AP2WF_REMAP_SEG_11 (0x830C0000 + 0x064Cu)---

    R_AP2WF_REMAPPING_SEGMENT_11[31..0] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_11_R_AP2WF_REMAPPING_SEGMENT_11_ADDR CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_11_ADDR
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_11_R_AP2WF_REMAPPING_SEGMENT_11_MASK 0xFFFFFFFFu                // R_AP2WF_REMAPPING_SEGMENT_11[31..0]
#define CONN_MCU_BUS_CR_AP2WF_REMAP_SEG_11_R_AP2WF_REMAPPING_SEGMENT_11_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_EN (0x830C0000 + 0x0C00u)---

    WM_0_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_ADDR         CONN_MCU_BUS_CR_WM_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_MASK         0x00000001u                // WM_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_EN_WM_0_PROT_EN_SHFT         0u

/* =====================================================================================

  ---WM_0_PROT_IRQ_CLEAR (0x830C0000 + 0x0C04u)---

    WM_0_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_MASK 0x00000001u                // WM_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_CLEAR_WM_0_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_WR_CTRL (0x830C0000 + 0x0C08u)---

    WM_0_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_0_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_MASK 0x0000C000u                // WM_0_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_7_SHFT 14u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_MASK 0x00003000u                // WM_0_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_6_SHFT 12u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_MASK 0x00000C00u                // WM_0_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_5_SHFT 10u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_MASK 0x00000300u                // WM_0_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_4_SHFT 8u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_MASK 0x000000C0u                // WM_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_MASK 0x00000030u                // WM_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_MASK 0x0000000Cu                // WM_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_MASK 0x00000003u                // WM_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_WR_CTRL_WM_0_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_0 (0x830C0000 + 0x0C0Cu)---

    WM_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_0_WM_0_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_0 (0x830C0000 + 0x0C10u)---

    WM_0_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_0_WM_0_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_1 (0x830C0000 + 0x0C14u)---

    WM_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_1_WM_0_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_1 (0x830C0000 + 0x0C18u)---

    WM_0_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_1_WM_0_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_2 (0x830C0000 + 0x0C1Cu)---

    WM_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_2_WM_0_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_2 (0x830C0000 + 0x0C20u)---

    WM_0_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_2_WM_0_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_3 (0x830C0000 + 0x0C24u)---

    WM_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_3_WM_0_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_3 (0x830C0000 + 0x0C28u)---

    WM_0_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_3_WM_0_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_4 (0x830C0000 + 0x0C2Cu)---

    WM_0_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_4_WM_0_PROT_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_4 (0x830C0000 + 0x0C30u)---

    WM_0_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_4_WM_0_PROT_END_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_5 (0x830C0000 + 0x0C34u)---

    WM_0_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_5_WM_0_PROT_START_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_5 (0x830C0000 + 0x0C38u)---

    WM_0_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_5_WM_0_PROT_END_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_6 (0x830C0000 + 0x0C3Cu)---

    WM_0_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_6_WM_0_PROT_START_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_6 (0x830C0000 + 0x0C40u)---

    WM_0_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_6_WM_0_PROT_END_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_START_ADDR_7 (0x830C0000 + 0x0C44u)---

    WM_0_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_MASK 0xFFFFFFFFu                // WM_0_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_START_ADDR_7_WM_0_PROT_START_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_END_ADDR_7 (0x830C0000 + 0x0C48u)---

    WM_0_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_MASK 0xFFFFFFFFu                // WM_0_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_END_ADDR_7_WM_0_PROT_END_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0C4Cu)---

    WM_0_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // WM_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WM_0_PROT_ADDR_FETCH_CLR_WM_0_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---WM_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0C50u)---

    WM_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // WM_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WM_0_PROT_IRQ_ADDR_FETCH_WM_0_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_EN (0x830C0000 + 0x0C60u)---

    WM_1_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_ADDR         CONN_MCU_BUS_CR_WM_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_MASK         0x00000001u                // WM_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_EN_WM_1_PROT_EN_SHFT         0u

/* =====================================================================================

  ---WM_1_PROT_IRQ_CLEAR (0x830C0000 + 0x0C64u)---

    WM_1_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_MASK 0x00000001u                // WM_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_CLEAR_WM_1_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_WR_CTRL (0x830C0000 + 0x0C68u)---

    WM_1_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WM_1_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_MASK 0x0000C000u                // WM_1_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_7_SHFT 14u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_MASK 0x00003000u                // WM_1_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_6_SHFT 12u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_MASK 0x00000C00u                // WM_1_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_5_SHFT 10u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_MASK 0x00000300u                // WM_1_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_4_SHFT 8u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_MASK 0x000000C0u                // WM_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_MASK 0x00000030u                // WM_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_MASK 0x0000000Cu                // WM_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_MASK 0x00000003u                // WM_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_WR_CTRL_WM_1_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_0 (0x830C0000 + 0x0C6Cu)---

    WM_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_0_WM_1_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_0 (0x830C0000 + 0x0C70u)---

    WM_1_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_0_WM_1_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_1 (0x830C0000 + 0x0C74u)---

    WM_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_1_WM_1_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_1 (0x830C0000 + 0x0C78u)---

    WM_1_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_1_WM_1_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_2 (0x830C0000 + 0x0C7Cu)---

    WM_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_2_WM_1_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_2 (0x830C0000 + 0x0C80u)---

    WM_1_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_2_WM_1_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_3 (0x830C0000 + 0x0C84u)---

    WM_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_3_WM_1_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_3 (0x830C0000 + 0x0C88u)---

    WM_1_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_3_WM_1_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_4 (0x830C0000 + 0x0C8Cu)---

    WM_1_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_4_WM_1_PROT_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_4 (0x830C0000 + 0x0C90u)---

    WM_1_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_4_WM_1_PROT_END_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_5 (0x830C0000 + 0x0C94u)---

    WM_1_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_5_WM_1_PROT_START_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_5 (0x830C0000 + 0x0C98u)---

    WM_1_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_5_WM_1_PROT_END_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_6 (0x830C0000 + 0x0C9Cu)---

    WM_1_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_6_WM_1_PROT_START_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_6 (0x830C0000 + 0x0Ca0u)---

    WM_1_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_6_WM_1_PROT_END_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_START_ADDR_7 (0x830C0000 + 0x0Ca4u)---

    WM_1_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_MASK 0xFFFFFFFFu                // WM_1_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_START_ADDR_7_WM_1_PROT_START_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_END_ADDR_7 (0x830C0000 + 0x0Ca8u)---

    WM_1_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_MASK 0xFFFFFFFFu                // WM_1_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_END_ADDR_7_WM_1_PROT_END_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0CaCu)---

    WM_1_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // WM_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WM_1_PROT_ADDR_FETCH_CLR_WM_1_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---WM_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0Cb0u)---

    WM_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // WM_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WM_1_PROT_IRQ_ADDR_FETCH_WM_1_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_EN (0x830C0000 + 0x0Cc0u)---

    WA_0_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_ADDR         CONN_MCU_BUS_CR_WA_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_MASK         0x00000001u                // WA_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_EN_WA_0_PROT_EN_SHFT         0u

/* =====================================================================================

  ---WA_0_PROT_IRQ_CLEAR (0x830C0000 + 0x0Cc4u)---

    WA_0_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_MASK 0x00000001u                // WA_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_CLEAR_WA_0_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_WR_CTRL (0x830C0000 + 0x0Cc8u)---

    WA_0_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_0_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_MASK 0x0000C000u                // WA_0_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_7_SHFT 14u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_MASK 0x00003000u                // WA_0_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_6_SHFT 12u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_MASK 0x00000C00u                // WA_0_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_5_SHFT 10u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_MASK 0x00000300u                // WA_0_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_4_SHFT 8u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_MASK 0x000000C0u                // WA_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_MASK 0x00000030u                // WA_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_MASK 0x0000000Cu                // WA_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_MASK 0x00000003u                // WA_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_WR_CTRL_WA_0_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_0 (0x830C0000 + 0x0CcCu)---

    WA_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_0_WA_0_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_0 (0x830C0000 + 0x0Cd0u)---

    WA_0_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_0_WA_0_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_1 (0x830C0000 + 0x0Cd4u)---

    WA_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_1_WA_0_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_1 (0x830C0000 + 0x0Cd8u)---

    WA_0_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_1_WA_0_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_2 (0x830C0000 + 0x0CdCu)---

    WA_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_2_WA_0_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_2 (0x830C0000 + 0x0Ce0u)---

    WA_0_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_2_WA_0_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_3 (0x830C0000 + 0x0Ce4u)---

    WA_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_3_WA_0_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_3 (0x830C0000 + 0x0Ce8u)---

    WA_0_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_3_WA_0_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_4 (0x830C0000 + 0x0CeCu)---

    WA_0_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_4_WA_0_PROT_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_4 (0x830C0000 + 0x0Cf0u)---

    WA_0_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_4_WA_0_PROT_END_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_5 (0x830C0000 + 0x0Cf4u)---

    WA_0_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_5_WA_0_PROT_START_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_5 (0x830C0000 + 0x0Cf8u)---

    WA_0_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_5_WA_0_PROT_END_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_6 (0x830C0000 + 0x0CfCu)---

    WA_0_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_6_WA_0_PROT_START_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_6 (0x830C0000 + 0x0d00u)---

    WA_0_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_6_WA_0_PROT_END_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_START_ADDR_7 (0x830C0000 + 0x0d04u)---

    WA_0_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_MASK 0xFFFFFFFFu                // WA_0_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_START_ADDR_7_WA_0_PROT_START_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_END_ADDR_7 (0x830C0000 + 0x0d08u)---

    WA_0_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_MASK 0xFFFFFFFFu                // WA_0_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_END_ADDR_7_WA_0_PROT_END_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0d0Cu)---

    WA_0_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // WA_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WA_0_PROT_ADDR_FETCH_CLR_WA_0_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---WA_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0d10u)---

    WA_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // WA_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WA_0_PROT_IRQ_ADDR_FETCH_WA_0_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_EN (0x830C0000 + 0x0d20u)---

    WA_1_PROT_EN[0]              - (RW) wf_mcu_bus access portect en for wm
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_ADDR         CONN_MCU_BUS_CR_WA_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_MASK         0x00000001u                // WA_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_EN_WA_1_PROT_EN_SHFT         0u

/* =====================================================================================

  ---WA_1_PROT_IRQ_CLEAR (0x830C0000 + 0x0d24u)---

    WA_1_PROT_IRQ_CLR[0]         - (RW) wf_mcu_bus access portect irq clear for wm
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_MASK 0x00000001u                // WA_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_CLEAR_WA_1_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_WR_CTRL (0x830C0000 + 0x0d28u)---

    WA_1_PROT_WR_CTRL_0[1..0]    - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_1[3..2]    - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_2[5..4]    - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_3[7..6]    - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_4[9..8]    - (RW) Portect_4_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_5[11..10]  - (RW) Portect_5_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_6[13..12]  - (RW) Portect_6_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    WA_1_PROT_WR_CTRL_7[15..14]  - (RW) Portect_7_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED16[31..16]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_MASK 0x0000C000u                // WA_1_PROT_WR_CTRL_7[15..14]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_7_SHFT 14u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_MASK 0x00003000u                // WA_1_PROT_WR_CTRL_6[13..12]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_6_SHFT 12u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_MASK 0x00000C00u                // WA_1_PROT_WR_CTRL_5[11..10]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_5_SHFT 10u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_MASK 0x00000300u                // WA_1_PROT_WR_CTRL_4[9..8]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_4_SHFT 8u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_MASK 0x000000C0u                // WA_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_MASK 0x00000030u                // WA_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_MASK 0x0000000Cu                // WA_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_MASK 0x00000003u                // WA_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_WR_CTRL_WA_1_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_0 (0x830C0000 + 0x0d2Cu)---

    WA_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_0_WA_1_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_0 (0x830C0000 + 0x0d30u)---

    WA_1_PROT_END_ADDR_0[31..0]  - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_0_WA_1_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_1 (0x830C0000 + 0x0d34u)---

    WA_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_1_WA_1_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_1 (0x830C0000 + 0x0d38u)---

    WA_1_PROT_END_ADDR_1[31..0]  - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_1_WA_1_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_2 (0x830C0000 + 0x0d3Cu)---

    WA_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_2_WA_1_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_2 (0x830C0000 + 0x0d40u)---

    WA_1_PROT_END_ADDR_2[31..0]  - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_2_WA_1_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_3 (0x830C0000 + 0x0d44u)---

    WA_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_3_WA_1_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_3 (0x830C0000 + 0x0d48u)---

    WA_1_PROT_END_ADDR_3[31..0]  - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_3_WA_1_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_4 (0x830C0000 + 0x0d4Cu)---

    WA_1_PROT_START_ADDR_4[31..0] - (RW) Portect_4 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_4_WA_1_PROT_START_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_4 (0x830C0000 + 0x0d50u)---

    WA_1_PROT_END_ADDR_4[31..0]  - (RW) Portect_4 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_4[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_4_WA_1_PROT_END_ADDR_4_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_5 (0x830C0000 + 0x0d54u)---

    WA_1_PROT_START_ADDR_5[31..0] - (RW) Portect_5 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_5_WA_1_PROT_START_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_5 (0x830C0000 + 0x0d58u)---

    WA_1_PROT_END_ADDR_5[31..0]  - (RW) Portect_5 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_5[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_5_WA_1_PROT_END_ADDR_5_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_6 (0x830C0000 + 0x0d5Cu)---

    WA_1_PROT_START_ADDR_6[31..0] - (RW) Portect_6 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_6_WA_1_PROT_START_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_6 (0x830C0000 + 0x0d60u)---

    WA_1_PROT_END_ADDR_6[31..0]  - (RW) Portect_6 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_6[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_6_WA_1_PROT_END_ADDR_6_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_START_ADDR_7 (0x830C0000 + 0x0d64u)---

    WA_1_PROT_START_ADDR_7[31..0] - (RW) Portect_7 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_MASK 0xFFFFFFFFu                // WA_1_PROT_START_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_START_ADDR_7_WA_1_PROT_START_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_END_ADDR_7 (0x830C0000 + 0x0d68u)---

    WA_1_PROT_END_ADDR_7[31..0]  - (RW) Portect_7 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_ADDR CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_MASK 0xFFFFFFFFu                // WA_1_PROT_END_ADDR_7[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_END_ADDR_7_WA_1_PROT_END_ADDR_7_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0d6Cu)---

    WA_1_PROT_ADDR_FETCH_CLR[0]  - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // WA_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_WA_1_PROT_ADDR_FETCH_CLR_WA_1_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---WA_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0d70u)---

    WA_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // WA_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_WA_1_PROT_IRQ_ADDR_FETCH_WA_1_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_EN (0x830C0000 + 0x0d80u)---

    CMDBT_0_PROT_EN[0]           - (RW) wf_mcu_bus access portect en for cmdbt_0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_ADDR   CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_MASK   0x00000001u                // CMDBT_0_PROT_EN[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_EN_CMDBT_0_PROT_EN_SHFT   0u

/* =====================================================================================

  ---CMDBT_0_PROT_IRQ_CLR (0x830C0000 + 0x0d84u)---

    CMDBT_0_PROT_IRQ_CLR[0]      - (RW) wf_mcu_bus access portect irq clear for cmdbt_0
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_MASK 0x00000001u                // CMDBT_0_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_CLR_CMDBT_0_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_WR_CTRL (0x830C0000 + 0x0d88u)---

    CMDBT_0_PROT_WR_CTRL_0[1..0] - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_1[3..2] - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_2[5..4] - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_0_PROT_WR_CTRL_3[7..6] - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_MASK 0x000000C0u                // CMDBT_0_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_MASK 0x00000030u                // CMDBT_0_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_MASK 0x0000000Cu                // CMDBT_0_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_MASK 0x00000003u                // CMDBT_0_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_WR_CTRL_CMDBT_0_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_0 (0x830C0000 + 0x0d8Cu)---

    CMDBT_0_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_0_CMDBT_0_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_0 (0x830C0000 + 0x0d90u)---

    CMDBT_0_PROT_END_ADDR_0[31..0] - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_0_CMDBT_0_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_1 (0x830C0000 + 0x0d94u)---

    CMDBT_0_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_1_CMDBT_0_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_1 (0x830C0000 + 0x0d98u)---

    CMDBT_0_PROT_END_ADDR_1[31..0] - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_1_CMDBT_0_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_2 (0x830C0000 + 0x0d9Cu)---

    CMDBT_0_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_2_CMDBT_0_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_2 (0x830C0000 + 0x0da0u)---

    CMDBT_0_PROT_END_ADDR_2[31..0] - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_2_CMDBT_0_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_START_ADDR_3 (0x830C0000 + 0x0da4u)---

    CMDBT_0_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_START_ADDR_3_CMDBT_0_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_END_ADDR_3 (0x830C0000 + 0x0da8u)---

    CMDBT_0_PROT_END_ADDR_3[31..0] - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_END_ADDR_3_CMDBT_0_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0daCu)---

    CMDBT_0_PROT_ADDR_FETCH_CLR[0] - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // CMDBT_0_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_ADDR_FETCH_CLR_CMDBT_0_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---CMDBT_0_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0db0u)---

    CMDBT_0_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // CMDBT_0_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_CMDBT_0_PROT_IRQ_ADDR_FETCH_CMDBT_0_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_EN (0x830C0000 + 0x0dc0u)---

    CMDBT_1_PROT_EN[0]           - (RW) wf_mcu_bus access portect en for cmdbt_1
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_ADDR   CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_MASK   0x00000001u                // CMDBT_1_PROT_EN[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_EN_CMDBT_1_PROT_EN_SHFT   0u

/* =====================================================================================

  ---CMDBT_1_PROT_IRQ_CLR (0x830C0000 + 0x0dc4u)---

    CMDBT_1_PROT_IRQ_CLR[0]      - (RW) wf_mcu_bus access portect irq clear for cmdbt_1
                                     write 1 to clear irq and after irq clr, you need to write 0
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_MASK 0x00000001u                // CMDBT_1_PROT_IRQ_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_CLR_CMDBT_1_PROT_IRQ_CLR_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_WR_CTRL (0x830C0000 + 0x0dc8u)---

    CMDBT_1_PROT_WR_CTRL_0[1..0] - (RW) Portect_0_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_1[3..2] - (RW) Portect_1_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_2[5..4] - (RW) Portect_2_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    CMDBT_1_PROT_WR_CTRL_3[7..6] - (RW) Portect_3_WR_control
                                     2'b00 : disable
                                     2'b10 : write portect
                                     2'b01 : read protect
                                     2'b11 : read & write protect
    RESERVED8[31..8]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_MASK 0x000000C0u                // CMDBT_1_PROT_WR_CTRL_3[7..6]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_3_SHFT 6u
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_MASK 0x00000030u                // CMDBT_1_PROT_WR_CTRL_2[5..4]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_2_SHFT 4u
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_MASK 0x0000000Cu                // CMDBT_1_PROT_WR_CTRL_1[3..2]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_1_SHFT 2u
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_MASK 0x00000003u                // CMDBT_1_PROT_WR_CTRL_0[1..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_WR_CTRL_CMDBT_1_PROT_WR_CTRL_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_0 (0x830C0000 + 0x0dcCu)---

    CMDBT_1_PROT_START_ADDR_0[31..0] - (RW) Portect_0 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_START_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_0_CMDBT_1_PROT_START_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_0 (0x830C0000 + 0x0dd0u)---

    CMDBT_1_PROT_END_ADDR_0[31..0] - (RW) Portect_0 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_END_ADDR_0[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_0_CMDBT_1_PROT_END_ADDR_0_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_1 (0x830C0000 + 0x0dd4u)---

    CMDBT_1_PROT_START_ADDR_1[31..0] - (RW) Portect_1 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_START_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_1_CMDBT_1_PROT_START_ADDR_1_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_1 (0x830C0000 + 0x0dd8u)---

    CMDBT_1_PROT_END_ADDR_1[31..0] - (RW) Portect_1 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_END_ADDR_1[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_1_CMDBT_1_PROT_END_ADDR_1_SHFT 0u

/* =====================================================================================

  ---MDBT_1_PROT_START_ADDR_2 (0x830C0000 + 0x0ddCu)---

    CMDBT_1_PROT_START_ADDR_2[31..0] - (RW) Portect_2 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_ADDR CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_START_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_MDBT_1_PROT_START_ADDR_2_CMDBT_1_PROT_START_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_2 (0x830C0000 + 0x0de0u)---

    CMDBT_1_PROT_END_ADDR_2[31..0] - (RW) Portect_2 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_END_ADDR_2[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_2_CMDBT_1_PROT_END_ADDR_2_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_START_ADDR_3 (0x830C0000 + 0x0de4u)---

    CMDBT_1_PROT_START_ADDR_3[31..0] - (RW) Portect_3 start address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_START_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_START_ADDR_3_CMDBT_1_PROT_START_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_END_ADDR_3 (0x830C0000 + 0x0de8u)---

    CMDBT_1_PROT_END_ADDR_3[31..0] - (RW) Portect_3 end address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_END_ADDR_3[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_END_ADDR_3_CMDBT_1_PROT_END_ADDR_3_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_ADDR_FETCH_CLR (0x830C0000 + 0x0deCu)---

    CMDBT_1_PROT_ADDR_FETCH_CLR[0] - (RW) clear fetch address
                                     write 1 to clear address fetch, and you have to write 0 after clear address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_MASK 0x00000001u                // CMDBT_1_PROT_ADDR_FETCH_CLR[0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_ADDR_FETCH_CLR_CMDBT_1_PROT_ADDR_FETCH_CLR_SHFT 0u

/* =====================================================================================

  ---CMDBT_1_PROT_IRQ_ADDR_FETCH (0x830C0000 + 0x0df0u)---

    CMDBT_1_PROT_IRQ_ADDR_FETCH[31..0] - (RO) Irq address fetch

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_ADDR
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_MASK 0xFFFFFFFFu                // CMDBT_1_PROT_IRQ_ADDR_FETCH[31..0]
#define CONN_MCU_BUS_CR_CMDBT_1_PROT_IRQ_ADDR_FETCH_CMDBT_1_PROT_IRQ_ADDR_FETCH_SHFT 0u

/* =====================================================================================

  ---MCU_BUS_MONITOR_CFG_LOCK (0x830C0000 + 0x0df4u)---

    MCU_BUS_MONITOR_CFG_LOCK[0]  - (W1) Lock bus monitor configuration, including R/W ctrl and Start/End address
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MCU_BUS_MONITOR_CFG_LOCK_MCU_BUS_MONITOR_CFG_LOCK_ADDR CONN_MCU_BUS_CR_MCU_BUS_MONITOR_CFG_LOCK_ADDR
#define CONN_MCU_BUS_CR_MCU_BUS_MONITOR_CFG_LOCK_MCU_BUS_MONITOR_CFG_LOCK_MASK 0x00000001u                // MCU_BUS_MONITOR_CFG_LOCK[0]
#define CONN_MCU_BUS_CR_MCU_BUS_MONITOR_CFG_LOCK_MCU_BUS_MONITOR_CFG_LOCK_SHFT 0u

/* =====================================================================================

  ---R_MCU_BUS_PROT_CG_EN (0x830C0000 + 0x0e00u)---

    R_MCU_BUS_PROT_CG_EN[0]      - (RW) CG_EN for  bus protect (default clock enable)
    R_MCU_BUS_PROT_RESERVE[31..1] - (RO) Reserve

 =====================================================================================*/
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_ADDR CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_MASK 0xFFFFFFFEu                // R_MCU_BUS_PROT_RESERVE[31..1]
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_RESERVE_SHFT 1u
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_ADDR CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_ADDR
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_MASK 0x00000001u                // R_MCU_BUS_PROT_CG_EN[0]
#define CONN_MCU_BUS_CR_R_MCU_BUS_PROT_CG_EN_R_MCU_BUS_PROT_CG_EN_SHFT 0u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_CTRL (0x830C0000 + 0x1000u)---

    BUS_HANG_TIME_LIMIT[7..0]    - (RW) Internal bus debug time limit
                                     The total hanging cycle count is a 32-bit value. BUS_HANG_TIME_LIMIT specifies the MSB of total hanging cycle count, that is:
                                     Total hanging cycle count = { BUS_HANG_TIME_LIMIT, 0x80000}
                                     For example:
                                     If BUS_HANG_TIME_LIMIT was set to 0x10, then total hanging cycle count will be 0x1080000, which means when bus was hanging for 0x1080000 cycles, an interrupt will be triggered
    RESERVED8[25..8]             - (RO) Reserved bits
    TIMEOUT_ERR_RESP_EN[26]      - (RW)  xxx 
    BUS_HANG_FORCE_VLP_PREADY_HIGH[27] - (RW) 0: Not force pready in VLP domain
                                     1: Force pready to high in VLP domain
    BUS_HANG_DEBUG_CG_EN[28]     - (RW) 0: Turn off bus debug module
                                     1: Turn on bus debug module
    BUS_HANG_IRQ_CLEAR[29]       - (RW)  xxx 
    BUS_HANG_SLV_HREADY_SEL[30]  - (RW) Internal bus hang force slv_hready selection
                                     1'b0: revise ahb slave hready
                                     1'b1: force bus layer
    BUS_HANG_DEBUG_EN[31]        - (RW) Internal bus debug enable

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_MASK 0x80000000u                // BUS_HANG_DEBUG_EN[31]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_EN_SHFT 31u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_MASK 0x40000000u                // BUS_HANG_SLV_HREADY_SEL[30]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_SLV_HREADY_SEL_SHFT 30u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_MASK 0x20000000u                // BUS_HANG_IRQ_CLEAR[29]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_IRQ_CLEAR_SHFT 29u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_MASK 0x10000000u                // BUS_HANG_DEBUG_CG_EN[28]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_DEBUG_CG_EN_SHFT 28u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_MASK 0x08000000u                // BUS_HANG_FORCE_VLP_PREADY_HIGH[27]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_FORCE_VLP_PREADY_HIGH_SHFT 27u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_TIMEOUT_ERR_RESP_EN_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_TIMEOUT_ERR_RESP_EN_MASK 0x04000000u                // TIMEOUT_ERR_RESP_EN[26]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_TIMEOUT_ERR_RESP_EN_SHFT 26u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_MASK 0x000000FFu                // BUS_HANG_TIME_LIMIT[7..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_CTRL_BUS_HANG_TIME_LIMIT_SHFT 0u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_ADDR (0x830C0000 + 0x1004u)---

    AHB_TIMEOUT_HADDR_LATCH[31..0] - (RO) Internal bus hang address

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_MASK 0xFFFFFFFFu                // AHB_TIMEOUT_HADDR_LATCH[31..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ADDR_AHB_TIMEOUT_HADDR_LATCH_SHFT 0u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_ID (0x830C0000 + 0x1008u)---

    BUS_HANG_ID[12..0]           - (RO) bus master id record when bus hang
    RESERVED13[31..13]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_ADDR    CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_MASK    0x00001FFFu                // BUS_HANG_ID[12..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_ID_BUS_HANG_ID_SHFT    0u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_LYR (0x830C0000 + 0x100Cu)---

    BUS_HANG_BUS[31..0]          - (RO) indicate which bus is hang,
                                     [0]: UMAC_MUCOP
                                     [1]: UMAC_PLE_PSE
                                     [2]: h2x_2
                                     [3]: MCU_MISC0~15, AXIMON, CRYPTO_ENG, ECC_S0, UART_DBG0, UART_DBG1, TOP_MISC_OFF, WF_AON_0_VCORE, WF_AON_1_VCORE, WF_AON_LIT_VCORE, TOP_MISC_ON, UMAC, WFDMA, MAC_LITTLE
                                     [4]: PHY0, PHY1, PHY2, PHY_LITTLE, LMAC0, LMAC1

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_ADDR  CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_MASK  0xFFFFFFFFu                // BUS_HANG_BUS[31..0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_LYR_BUS_HANG_BUS_SHFT  0u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_INFO (0x830C0000 + 0x1010u)---

    RESERVED0[3..0]              - (RO) Reserved bits
    BUS_HANG_HBURST[6..4]        - (RO) bus hang hburst
    BUS_HANG_WRITE[7]            - (RO) bus hang hwrite/pwrite
    BUS_HANG_HTRANS[9..8]        - (RO) bus hang htrans
    RESERVED10[31..10]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_MASK 0x00000300u                // BUS_HANG_HTRANS[9..8]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HTRANS_SHFT 8u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_MASK 0x00000080u                // BUS_HANG_WRITE[7]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_WRITE_SHFT 7u
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_MASK 0x00000070u                // BUS_HANG_HBURST[6..4]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_INFO_BUS_HANG_HBURST_SHFT 4u

/* =====================================================================================

  ---AHB_APB_TIMEOUT_IRQ_STAT (0x830C0000 + 0x1014u)---

    BUS_HANG_TIMEOUT_IRQ_B[0]    - (RO) bus hang timeout irq_b
    RESERVED1[31..1]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_IRQ_STAT_BUS_HANG_TIMEOUT_IRQ_B_ADDR CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_IRQ_STAT_ADDR
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_IRQ_STAT_BUS_HANG_TIMEOUT_IRQ_B_MASK 0x00000001u                // BUS_HANG_TIMEOUT_IRQ_B[0]
#define CONN_MCU_BUS_CR_AHB_APB_TIMEOUT_IRQ_STAT_BUS_HANG_TIMEOUT_IRQ_B_SHFT 0u

/* =====================================================================================

  ---MON_FLG_SEL (0x830C0000 + 0x1100u)---

    MON_FLG_SEL[31..0]           - (RW) bus monitor flag sel

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_ADDR           CONN_MCU_BUS_CR_MON_FLG_SEL_ADDR
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_MASK           0xFFFFFFFFu                // MON_FLG_SEL[31..0]
#define CONN_MCU_BUS_CR_MON_FLG_SEL_MON_FLG_SEL_SHFT           0u

/* =====================================================================================

  ---MON_FLG_OUT (0x830C0000 + 0x1104u)---

    MON_FLG_OUT[31..0]           - (RO) bus monitor flag out

 =====================================================================================*/
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_ADDR           CONN_MCU_BUS_CR_MON_FLG_OUT_ADDR
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_MASK           0xFFFFFFFFu                // MON_FLG_OUT[31..0]
#define CONN_MCU_BUS_CR_MON_FLG_OUT_MON_FLG_OUT_SHFT           0u

/* =====================================================================================

  ---DCM_CTRL_0 (0x830C0000 + 0x1200u)---

    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en[0] - (RW) This is CK_WF clock group ctrl registers for sc_axi_dcm_dis_en
    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm[1] - (RW) This is CK_WF clock group ctrl registers for pllck_sel_no_spm
    cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2] - (RW) This is CK_WF clock group ctrl registers for pllck_sel_2_clk_rdy_on_dcm
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en[3] - (RW) x<=0;
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en[4] - (RW) x<=1;
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff[5] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow[6] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on[7] - (RW) CK_TYPE_OFF:1'h0; CK_TYPE_FREE:1'h0; CK_TYPE_SLOW:1'h0
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel[12..8] - (RW) CK_TYPE_OFF:5'h10; CK_TYPE_FREE:5'h10; CK_TYPE_SLOW:5'h10
    cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel[17..13] - (RW) CK_TYPE_OFF:5'h08; CK_TYPE_FREE:5'h08; CK_TYPE_SLOW:5'h08
    cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num[29..18] - (RW) 12'h10
    cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en[30] - (RW) 1'h1
    RESERVED31[31]               - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_MASK 0x40000000u                // cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en[30]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_en_SHFT 30u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_MASK 0x3FFC0000u                // cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num[29..18]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_dbc_ctrl_dbc_num_SHFT 18u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_MASK 0x0003E000u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel[17..13]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_sfsel_SHFT 13u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_MASK 0x00001F00u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel[12..8]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_fsel_SHFT 8u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_MASK 0x00000080u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on[7]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_on_SHFT 7u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_MASK 0x00000040u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow[6]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkslow_SHFT 6u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_MASK 0x00000020u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff[5]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_force_clkoff_SHFT 5u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_MASK 0x00000010u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en[4]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkslow_en_SHFT 4u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_MASK 0x00000008u                // cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en[3]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ck1_ctrl_clkoff_en_SHFT 3u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_MASK 0x00000004u                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm[2]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_2_clk_rdy_on_dcm_SHFT 2u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_MASK 0x00000002u                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm[1]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_pllck_sel_no_spm_SHFT 1u
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_ADDR CONN_MCU_BUS_CR_DCM_CTRL_0_ADDR
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_MASK 0x00000001u                // cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en[0]
#define CONN_MCU_BUS_CR_DCM_CTRL_0_cr_wf_mcusys_bus_dcm_rg_ckg1_clock_group_ctrl_sc_axi_dcm_dis_en_SHFT 0u

/* =====================================================================================

  ---DCM_STATUS_0 (0x830C0000 + 0x1204u)---

    ro_wf_mcusys_bus_dcm_ck1_idle[0] - (RO)  xxx 
    ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1[1] - (RO)  xxx 
    RESERVED2[31..2]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_ADDR CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_MASK 0x00000002u                // ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1[1]
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_clk_rdy_on_dcm_ck1_SHFT 1u
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_ADDR CONN_MCU_BUS_CR_DCM_STATUS_0_ADDR
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_MASK 0x00000001u                // ro_wf_mcusys_bus_dcm_ck1_idle[0]
#define CONN_MCU_BUS_CR_DCM_STATUS_0_ro_wf_mcusys_bus_dcm_ck1_idle_SHFT 0u

/* =====================================================================================

  ---CONN2WF_AHB_GALS_0 (0x830C0000 + 0x1300u)---

    CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL[1..0] - (RW)  xxx 
    CONN2WF_CBIP_AHB_GALS_RG_SKIP_ERR_RSP[2] - (RW)  xxx 
    RESERVED3[31..3]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_SKIP_ERR_RSP_ADDR CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_ADDR
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_SKIP_ERR_RSP_MASK 0x00000004u                // CONN2WF_CBIP_AHB_GALS_RG_SKIP_ERR_RSP[2]
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_SKIP_ERR_RSP_SHFT 2u
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_ADDR CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_ADDR
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_MASK 0x00000003u                // CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_0_CONN2WF_CBIP_AHB_GALS_RG_AFIFO_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---CONN2WF_AHB_GALS_1 (0x830C0000 + 0x1304u)---

    CONN2WF_CBIP_AHB_GALS_DEBUG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_ADDR CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_ADDR
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_MASK 0xFFFFFFFFu                // CONN2WF_CBIP_AHB_GALS_DEBUG_OUT[31..0]
#define CONN_MCU_BUS_CR_CONN2WF_AHB_GALS_1_CONN2WF_CBIP_AHB_GALS_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---WF2CONN_AHB_BIST_GALS (0x830C0000 + 0x1308u)---

    CR_WF2CONN_TX_BIST_EN[0]     - (RW)  xxx 
    CR_WF2CONN_TX_REG_HADDR_EN[2..1] - (RW)  xxx 
    CR_WF2CONN_TX_REG_HSIZE_EN[5..3] - (RW)  xxx 
    CR_WF2CONN_TX_REG_HBURST_EN[9..6] - (RW)  xxx 
    CR_WF2CONN_TX_REG_HPROT_EN[11..10] - (RW)  xxx 
    CR_WF2CONN_TX_REG_DATA_EN[15..12] - (RW)  xxx 
    CR_WF2CONN_TX_REG_WR_RD_EN[17..16] - (RW)  xxx 
    CR_WF2CONN_TX_REG_SIDEBAND_EN[19..18] - (RW)  xxx 
    CR_WF2CONN_TX_REG_RESP_EN[21..20] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_POSTWRITE_DIS[22] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_ERROR_FLAG_EN[23] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_RG_MONITOR_MODE[24] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_RG_CMD_CNT_CLR[25] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_RG_AFIFO_SYNC_SEL[27..26] - (RW)  xxx 
    CR_WF2CONN_AHB_GALS_MST_FLUSH_THRE[29..28] - (RW)  xxx 
    RO_WF2CONN_TX_BIST_FAIL[30]  - (RO)  xxx 
    RO_WF2CONN_TX_BIST_DONE[31]  - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_DONE_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_DONE_MASK 0x80000000u                // RO_WF2CONN_TX_BIST_DONE[31]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_DONE_SHFT 31u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_FAIL_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_FAIL_MASK 0x40000000u                // RO_WF2CONN_TX_BIST_FAIL[30]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_RO_WF2CONN_TX_BIST_FAIL_SHFT 30u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_FLUSH_THRE_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_FLUSH_THRE_MASK 0x30000000u                // CR_WF2CONN_AHB_GALS_MST_FLUSH_THRE[29..28]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_FLUSH_THRE_SHFT 28u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_AFIFO_SYNC_SEL_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_AFIFO_SYNC_SEL_MASK 0x0C000000u                // CR_WF2CONN_AHB_GALS_MST_RG_AFIFO_SYNC_SEL[27..26]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_AFIFO_SYNC_SEL_SHFT 26u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_CMD_CNT_CLR_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_CMD_CNT_CLR_MASK 0x02000000u                // CR_WF2CONN_AHB_GALS_MST_RG_CMD_CNT_CLR[25]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_CMD_CNT_CLR_SHFT 25u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_MONITOR_MODE_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_MONITOR_MODE_MASK 0x01000000u                // CR_WF2CONN_AHB_GALS_MST_RG_MONITOR_MODE[24]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_RG_MONITOR_MODE_SHFT 24u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_ERROR_FLAG_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_ERROR_FLAG_EN_MASK 0x00800000u                // CR_WF2CONN_AHB_GALS_MST_ERROR_FLAG_EN[23]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_ERROR_FLAG_EN_SHFT 23u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_POSTWRITE_DIS_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_POSTWRITE_DIS_MASK 0x00400000u                // CR_WF2CONN_AHB_GALS_MST_POSTWRITE_DIS[22]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_AHB_GALS_MST_POSTWRITE_DIS_SHFT 22u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_RESP_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_RESP_EN_MASK 0x00300000u                // CR_WF2CONN_TX_REG_RESP_EN[21..20]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_RESP_EN_SHFT 20u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_SIDEBAND_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_SIDEBAND_EN_MASK 0x000C0000u                // CR_WF2CONN_TX_REG_SIDEBAND_EN[19..18]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_SIDEBAND_EN_SHFT 18u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_WR_RD_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_WR_RD_EN_MASK 0x00030000u                // CR_WF2CONN_TX_REG_WR_RD_EN[17..16]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_WR_RD_EN_SHFT 16u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_DATA_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_DATA_EN_MASK 0x0000F000u                // CR_WF2CONN_TX_REG_DATA_EN[15..12]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_DATA_EN_SHFT 12u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HPROT_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HPROT_EN_MASK 0x00000C00u                // CR_WF2CONN_TX_REG_HPROT_EN[11..10]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HPROT_EN_SHFT 10u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HBURST_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HBURST_EN_MASK 0x000003C0u                // CR_WF2CONN_TX_REG_HBURST_EN[9..6]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HBURST_EN_SHFT 6u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HSIZE_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HSIZE_EN_MASK 0x00000038u                // CR_WF2CONN_TX_REG_HSIZE_EN[5..3]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HSIZE_EN_SHFT 3u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HADDR_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HADDR_EN_MASK 0x00000006u                // CR_WF2CONN_TX_REG_HADDR_EN[2..1]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_REG_HADDR_EN_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_BIST_EN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_BIST_EN_MASK 0x00000001u                // CR_WF2CONN_TX_BIST_EN[0]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_BIST_GALS_CR_WF2CONN_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---WF2CONN_AHB_GALS_VIO_INFO (0x830C0000 + 0x130Cu)---

    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_RD[0] - (RO)  xxx 
    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_WR[1] - (RO)  xxx 
    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ID[9..2] - (RO)  xxx 
    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_DOMAIN[13..10] - (RO)  xxx 
    RESERVED14[31..14]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_DOMAIN_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_DOMAIN_MASK 0x00003C00u                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_DOMAIN[13..10]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_DOMAIN_SHFT 10u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ID_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ID_MASK 0x000003FCu                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ID[9..2]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ID_SHFT 2u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_WR_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_WR_MASK 0x00000002u                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_WR[1]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_WR_SHFT 1u
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_RD_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_RD_MASK 0x00000001u                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_RD[0]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_INFO_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_RD_SHFT 0u

/* =====================================================================================

  ---WF2CONN_AHB_GALS_VIO_ADDR (0x830C0000 + 0x1310u)---

    RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ADDR[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_ADDR_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ADDR_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_ADDR_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_ADDR_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ADDR_MASK 0xFFFFFFFFu                // RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ADDR[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_VIO_ADDR_RO_WF2CONN_AHB_GALS_MST_GALS_VIO_ADDR_SHFT 0u

/* =====================================================================================

  ---WF2CONN_AHB_GALS_DBG_OUT (0x830C0000 + 0x1314u)---

    RO_WF2CONN_AHB_GALS_MST_DEBUG_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_DBG_OUT_RO_WF2CONN_AHB_GALS_MST_DEBUG_OUT_ADDR CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_DBG_OUT_ADDR
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_DBG_OUT_RO_WF2CONN_AHB_GALS_MST_DEBUG_OUT_MASK 0xFFFFFFFFu                // RO_WF2CONN_AHB_GALS_MST_DEBUG_OUT[31..0]
#define CONN_MCU_BUS_CR_WF2CONN_AHB_GALS_DBG_OUT_RO_WF2CONN_AHB_GALS_MST_DEBUG_OUT_SHFT 0u

/* =====================================================================================

  ---PHY0_AXI_GALS_0 (0x830C0000 + 0x1318u)---

    PHY0_MST_SYNC_SEL[1..0]      - (RW)  xxx 
    PHY0_SLV_SYNC_SEL[3..2]      - (RW)  xxx 
    PHY0_SAMPLE_SEL[4]           - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_ADDR   CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_MASK   0x00000010u                // PHY0_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SAMPLE_SEL_SHFT   4u
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_MASK 0x0000000Cu                // PHY0_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_SLV_SYNC_SEL_SHFT 2u
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_MASK 0x00000003u                // PHY0_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_PHY0_AXI_GALS_0_PHY0_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---PHY1_AXI_GALS_0 (0x830C0000 + 0x131Cu)---

    PHY1_MST_SYNC_SEL[1..0]      - (RW)  xxx 
    PHY1_SLV_SYNC_SEL[3..2]      - (RW)  xxx 
    PHY1_SAMPLE_SEL[4]           - (RW)  xxx 
    RESERVED5[31..5]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_ADDR   CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_MASK   0x00000010u                // PHY1_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SAMPLE_SEL_SHFT   4u
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_MASK 0x0000000Cu                // PHY1_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_SLV_SYNC_SEL_SHFT 2u
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_MASK 0x00000003u                // PHY1_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_PHY1_AXI_GALS_0_PHY1_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---SDO_AXI_FREQ_0 (0x830C0000 + 0x1320u)---

    SDO_TOP_AXI_FREQ_IDLE_OUT_REG[0] - (RO)  xxx 
    SDO_TOP_AXI_FREQ_IDLE_OUT[1] - (RO)  xxx 
    SDO_TOP_AXI_FREQ_SYNC_MODE[2] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_SAMPLE_SEL[3] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE[5..4] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE[7..6] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_SLV_SYNC_SEL[9..8] - (RW)  xxx 
    SDO_TOP_AXI_FREQ_MST_SYNC_SEL[11..10] - (RW)  xxx 
    RESERVED12[31..12]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_MASK 0x00000C00u                // SDO_TOP_AXI_FREQ_MST_SYNC_SEL[11..10]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_MST_SYNC_SEL_SHFT 10u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_MASK 0x00000300u                // SDO_TOP_AXI_FREQ_SLV_SYNC_SEL[9..8]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SLV_SYNC_SEL_SHFT 8u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_MASK 0x000000C0u                // SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE[7..6]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_ARFLUSH_THRE_SHFT 6u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_MASK 0x00000030u                // SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE[5..4]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IN_AWFLUSH_THRE_SHFT 4u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_MASK 0x00000008u                // SDO_TOP_AXI_FREQ_SAMPLE_SEL[3]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SAMPLE_SEL_SHFT 3u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_MASK 0x00000004u                // SDO_TOP_AXI_FREQ_SYNC_MODE[2]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_SYNC_MODE_SHFT 2u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_MASK 0x00000002u                // SDO_TOP_AXI_FREQ_IDLE_OUT[1]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_SHFT 1u
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_ADDR CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_ADDR
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_MASK 0x00000001u                // SDO_TOP_AXI_FREQ_IDLE_OUT_REG[0]
#define CONN_MCU_BUS_CR_SDO_AXI_FREQ_0_SDO_TOP_AXI_FREQ_IDLE_OUT_REG_SHFT 0u

/* =====================================================================================

  ---WF2PHYDSP_1_AXI_GALS_0 (0x830C0000 + 0x1338u)---

    WF2PHYDSP_1_MST_SYNC_SEL[1..0] - (RW)  xxx 
    WF2PHYDSP_1_SLV_SYNC_SEL[3..2] - (RW)  xxx 
    WF2PHYDSP_1_SAMPLE_SEL[4]    - (RW)  xxx 
    WF2PHYDSP_1_IN_AWFLUSH_THRE[6..5] - (RW)  xxx 
    WF2PHYDSP_1_IN_ARFLUSH_THRE[8..7] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_ARFLUSH_THRE_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_ARFLUSH_THRE_MASK 0x00000180u                // WF2PHYDSP_1_IN_ARFLUSH_THRE[8..7]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_ARFLUSH_THRE_SHFT 7u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_AWFLUSH_THRE_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_AWFLUSH_THRE_MASK 0x00000060u                // WF2PHYDSP_1_IN_AWFLUSH_THRE[6..5]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_IN_AWFLUSH_THRE_SHFT 5u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SAMPLE_SEL_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SAMPLE_SEL_MASK 0x00000010u                // WF2PHYDSP_1_SAMPLE_SEL[4]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SAMPLE_SEL_SHFT 4u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SLV_SYNC_SEL_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SLV_SYNC_SEL_MASK 0x0000000Cu                // WF2PHYDSP_1_SLV_SYNC_SEL[3..2]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_SLV_SYNC_SEL_SHFT 2u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_MST_SYNC_SEL_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_MST_SYNC_SEL_MASK 0x00000003u                // WF2PHYDSP_1_MST_SYNC_SEL[1..0]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_0_WF2PHYDSP_1_MST_SYNC_SEL_SHFT 0u

/* =====================================================================================

  ---WF2PHYDSP_1_AXI_GALS_1 (0x830C0000 + 0x133Cu)---

    WF2PHYDSP_1_GALS_AXI_DEBUG_MST[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_1_WF2PHYDSP_1_GALS_AXI_DEBUG_MST_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_1_WF2PHYDSP_1_GALS_AXI_DEBUG_MST_MASK 0xFFFFFFFFu                // WF2PHYDSP_1_GALS_AXI_DEBUG_MST[31..0]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_GALS_1_WF2PHYDSP_1_GALS_AXI_DEBUG_MST_SHFT 0u

/* =====================================================================================

  ---WF2PHYDSP_1_AXI_BIST_0 (0x830C0000 + 0x1340u)---

    WF2PHYDSP_1_TX_BIST_EN[0]    - (RW)  xxx 
    RESERVED1[1]                 - (RO) Reserved bits
    WF2PHYDSP_1_TX_BIST_AWID_EN[3..2] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWLEN_EN[5..4] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWADDR_EN[7..6] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWSIZE_EN[9..8] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWBURST_EN[11..10] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWCACHE_EN[13..12] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWPROT_EN[15..14] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWUSER_EN[17..16] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWDOMAIN_APC_EN[19..18] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_AWULTRAL_EN[21..20] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARID_EN[23..22] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARLEN_EN[25..24] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARADDR_EN[27..26] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARSIZE_EN[29..28] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARBURST_EN[31..30] - (RW)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARBURST_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARBURST_EN_MASK 0xC0000000u                // WF2PHYDSP_1_TX_BIST_ARBURST_EN[31..30]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARBURST_EN_SHFT 30u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARSIZE_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARSIZE_EN_MASK 0x30000000u                // WF2PHYDSP_1_TX_BIST_ARSIZE_EN[29..28]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARSIZE_EN_SHFT 28u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARADDR_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARADDR_EN_MASK 0x0C000000u                // WF2PHYDSP_1_TX_BIST_ARADDR_EN[27..26]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARADDR_EN_SHFT 26u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARLEN_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARLEN_EN_MASK 0x03000000u                // WF2PHYDSP_1_TX_BIST_ARLEN_EN[25..24]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARLEN_EN_SHFT 24u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARID_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARID_EN_MASK 0x00C00000u                // WF2PHYDSP_1_TX_BIST_ARID_EN[23..22]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_ARID_EN_SHFT 22u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWULTRAL_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWULTRAL_EN_MASK 0x00300000u                // WF2PHYDSP_1_TX_BIST_AWULTRAL_EN[21..20]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWULTRAL_EN_SHFT 20u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWDOMAIN_APC_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWDOMAIN_APC_EN_MASK 0x000C0000u                // WF2PHYDSP_1_TX_BIST_AWDOMAIN_APC_EN[19..18]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWDOMAIN_APC_EN_SHFT 18u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWUSER_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWUSER_EN_MASK 0x00030000u                // WF2PHYDSP_1_TX_BIST_AWUSER_EN[17..16]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWUSER_EN_SHFT 16u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWPROT_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWPROT_EN_MASK 0x0000C000u                // WF2PHYDSP_1_TX_BIST_AWPROT_EN[15..14]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWPROT_EN_SHFT 14u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWCACHE_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWCACHE_EN_MASK 0x00003000u                // WF2PHYDSP_1_TX_BIST_AWCACHE_EN[13..12]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWCACHE_EN_SHFT 12u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWBURST_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWBURST_EN_MASK 0x00000C00u                // WF2PHYDSP_1_TX_BIST_AWBURST_EN[11..10]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWBURST_EN_SHFT 10u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWSIZE_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWSIZE_EN_MASK 0x00000300u                // WF2PHYDSP_1_TX_BIST_AWSIZE_EN[9..8]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWSIZE_EN_SHFT 8u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWADDR_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWADDR_EN_MASK 0x000000C0u                // WF2PHYDSP_1_TX_BIST_AWADDR_EN[7..6]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWADDR_EN_SHFT 6u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWLEN_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWLEN_EN_MASK 0x00000030u                // WF2PHYDSP_1_TX_BIST_AWLEN_EN[5..4]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWLEN_EN_SHFT 4u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWID_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWID_EN_MASK 0x0000000Cu                // WF2PHYDSP_1_TX_BIST_AWID_EN[3..2]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_AWID_EN_SHFT 2u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_EN_MASK 0x00000001u                // WF2PHYDSP_1_TX_BIST_EN[0]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_0_WF2PHYDSP_1_TX_BIST_EN_SHFT 0u

/* =====================================================================================

  ---WF2PHYDSP_1_AXI_BIST_1 (0x830C0000 + 0x1344u)---

    WF2PHYDSP_1_TX_BIST_ARCACHE_EN[1..0] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARPROT_EN[3..2] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARUSER_EN[5..4] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARDOMAIN_APC_EN[7..6] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_ARULTRA_EN[9..8] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_WDATA_EN[11..10] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_WSTRB_EN[13..12] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_BRESP_EN[15..14] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_RDATA_EN[17..16] - (RW)  xxx 
    WF2PHYDSP_1_TX_BIST_RRESP_EN[19..18] - (RW)  xxx 
    WF2PHYDSP_1_BIST_FAIL[20]    - (RO)  xxx 
    WF2PHYDSP_1_BIST_DONE[21]    - (RO)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_DONE_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_DONE_MASK 0x00200000u                // WF2PHYDSP_1_BIST_DONE[21]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_DONE_SHFT 21u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_FAIL_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_FAIL_MASK 0x00100000u                // WF2PHYDSP_1_BIST_FAIL[20]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_BIST_FAIL_SHFT 20u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RRESP_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RRESP_EN_MASK 0x000C0000u                // WF2PHYDSP_1_TX_BIST_RRESP_EN[19..18]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RRESP_EN_SHFT 18u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RDATA_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RDATA_EN_MASK 0x00030000u                // WF2PHYDSP_1_TX_BIST_RDATA_EN[17..16]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_RDATA_EN_SHFT 16u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_BRESP_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_BRESP_EN_MASK 0x0000C000u                // WF2PHYDSP_1_TX_BIST_BRESP_EN[15..14]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_BRESP_EN_SHFT 14u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WSTRB_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WSTRB_EN_MASK 0x00003000u                // WF2PHYDSP_1_TX_BIST_WSTRB_EN[13..12]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WSTRB_EN_SHFT 12u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WDATA_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WDATA_EN_MASK 0x00000C00u                // WF2PHYDSP_1_TX_BIST_WDATA_EN[11..10]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_WDATA_EN_SHFT 10u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARULTRA_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARULTRA_EN_MASK 0x00000300u                // WF2PHYDSP_1_TX_BIST_ARULTRA_EN[9..8]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARULTRA_EN_SHFT 8u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARDOMAIN_APC_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARDOMAIN_APC_EN_MASK 0x000000C0u                // WF2PHYDSP_1_TX_BIST_ARDOMAIN_APC_EN[7..6]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARDOMAIN_APC_EN_SHFT 6u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARUSER_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARUSER_EN_MASK 0x00000030u                // WF2PHYDSP_1_TX_BIST_ARUSER_EN[5..4]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARUSER_EN_SHFT 4u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARPROT_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARPROT_EN_MASK 0x0000000Cu                // WF2PHYDSP_1_TX_BIST_ARPROT_EN[3..2]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARPROT_EN_SHFT 2u
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARCACHE_EN_ADDR CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_ADDR
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARCACHE_EN_MASK 0x00000003u                // WF2PHYDSP_1_TX_BIST_ARCACHE_EN[1..0]
#define CONN_MCU_BUS_CR_WF2PHYDSP_1_AXI_BIST_1_WF2PHYDSP_1_TX_BIST_ARCACHE_EN_SHFT 0u

/* =====================================================================================

  ---DEBUG_CTRL_AO_0 (0x830C0000 + 0x1400u)---

    DEBUG_CTRL_AO_TO_IO_SEL[7..0] - (RW)  xxx 
    RESERVED8[30..8]             - (RO) Reserved bits
    DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ[31] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_MASK 0x80000000u                // DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ[31]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_INFRABUS_TIMEOUT_IRQ_SHFT 31u
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_MASK 0x000000FFu                // DEBUG_CTRL_AO_TO_IO_SEL[7..0]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_0_DEBUG_CTRL_AO_TO_IO_SEL_SHFT 0u

/* =====================================================================================

  ---DEBUG_CTRL_AO_1 (0x830C0000 + 0x1404u)---

    DEBUG_CTRL_AO_TO_IO_OUT[31..0] - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_ADDR CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_ADDR
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_MASK 0xFFFFFFFFu                // DEBUG_CTRL_AO_TO_IO_OUT[31..0]
#define CONN_MCU_BUS_CR_DEBUG_CTRL_AO_1_DEBUG_CTRL_AO_TO_IO_OUT_SHFT 0u

/* =====================================================================================

  ---TRANS_MONITOR_CTRL (0x830C0000 + 0x1418u)---

    CR_WF_BUS_TRANS_MONITOR_SW_EN[0] - (RW)  xxx 
    CR_WF_BUS_TRANS_MONITOR_CLR_PTR[1] - (RW)  xxx 
    WF_BUS_TRANS_MONITOR_REG_SW_MODE_CHANNEL_SEL[4..2] - (RW)  xxx 
    WF_BUS_TRANS_MONITOR_REG_SW_MODE_RD_ADDR[8..5] - (RW)  xxx 
    RESERVED9[31..9]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_RD_ADDR_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_RD_ADDR_MASK 0x000001E0u                // WF_BUS_TRANS_MONITOR_REG_SW_MODE_RD_ADDR[8..5]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_RD_ADDR_SHFT 5u
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_CHANNEL_SEL_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_CHANNEL_SEL_MASK 0x0000001Cu                // WF_BUS_TRANS_MONITOR_REG_SW_MODE_CHANNEL_SEL[4..2]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_WF_BUS_TRANS_MONITOR_REG_SW_MODE_CHANNEL_SEL_SHFT 2u
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_CLR_PTR_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_CLR_PTR_MASK 0x00000002u                // CR_WF_BUS_TRANS_MONITOR_CLR_PTR[1]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_CLR_PTR_SHFT 1u
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_SW_EN_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_SW_EN_MASK 0x00000001u                // CR_WF_BUS_TRANS_MONITOR_SW_EN[0]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_CTRL_CR_WF_BUS_TRANS_MONITOR_SW_EN_SHFT 0u

/* =====================================================================================

  ---TRANS_MONITOR_LOG_0 (0x830C0000 + 0x141Cu)---

    TRANS_MONITOR_LOG_0[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_0_TRANS_MONITOR_LOG_0_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_0_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_0_TRANS_MONITOR_LOG_0_MASK 0xFFFFFFFFu                // TRANS_MONITOR_LOG_0[31..0]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_0_TRANS_MONITOR_LOG_0_SHFT 0u

/* =====================================================================================

  ---TRANS_MONITOR_LOG_1 (0x830C0000 + 0x1420u)---

    TRANS_MONITOR_LOG_1[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_1_TRANS_MONITOR_LOG_1_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_1_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_1_TRANS_MONITOR_LOG_1_MASK 0xFFFFFFFFu                // TRANS_MONITOR_LOG_1[31..0]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_1_TRANS_MONITOR_LOG_1_SHFT 0u

/* =====================================================================================

  ---TRANS_MONITOR_LOG_2 (0x830C0000 + 0x1424u)---

    TRANS_MONITOR_LOG_2[31..0]   - (RO)  xxx 

 =====================================================================================*/
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_2_TRANS_MONITOR_LOG_2_ADDR CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_2_ADDR
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_2_TRANS_MONITOR_LOG_2_MASK 0xFFFFFFFFu                // TRANS_MONITOR_LOG_2[31..0]
#define CONN_MCU_BUS_CR_TRANS_MONITOR_LOG_2_TRANS_MONITOR_LOG_2_SHFT 0u

/* =====================================================================================

  ---WF2AP_REMAPPING_WINDOW (0x830C0000 + 0x1500u)---

    WF2AP_REMAPPING_WINDOW[6..0] - (RW)  xxx 
    RESERVED7[31..7]             - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF2AP_REMAPPING_WINDOW_WF2AP_REMAPPING_WINDOW_ADDR CONN_MCU_BUS_CR_WF2AP_REMAPPING_WINDOW_ADDR
#define CONN_MCU_BUS_CR_WF2AP_REMAPPING_WINDOW_WF2AP_REMAPPING_WINDOW_MASK 0x0000007Fu                // WF2AP_REMAPPING_WINDOW[6..0]
#define CONN_MCU_BUS_CR_WF2AP_REMAPPING_WINDOW_WF2AP_REMAPPING_WINDOW_SHFT 0u

/* =====================================================================================

  ---WF_MCU_HALT_CFG (0x830C0000 + 0x1580u)---

    WF_INTERNAL_HALT_EN[0]       - (RW)  xxx 
    WF_INTERNAL_HALT_MASK[9..1]  - (RW)  xxx 
    WF_EXTERNAL_HALT_SW_CLR_MODE[10] - (RW)  xxx 
    WF_EXTERNAL_HALT_SW_CLR_EN[11] - (RW)  xxx 
    WF_EXTERNAL_HALT_MASK[20..12] - (RW)  xxx 
    WF_EXCEPTION_FLAG_TO_TOP[21] - (RW)  xxx 
    RESERVED22[31..22]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXCEPTION_FLAG_TO_TOP_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXCEPTION_FLAG_TO_TOP_MASK 0x00200000u                // WF_EXCEPTION_FLAG_TO_TOP[21]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXCEPTION_FLAG_TO_TOP_SHFT 21u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_MASK_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_MASK_MASK 0x001FF000u                // WF_EXTERNAL_HALT_MASK[20..12]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_MASK_SHFT 12u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_EN_MASK 0x00000800u                // WF_EXTERNAL_HALT_SW_CLR_EN[11]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_EN_SHFT 11u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_MODE_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_MODE_MASK 0x00000400u                // WF_EXTERNAL_HALT_SW_CLR_MODE[10]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_EXTERNAL_HALT_SW_CLR_MODE_SHFT 10u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_MASK_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_MASK_MASK 0x000003FEu                // WF_INTERNAL_HALT_MASK[9..1]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_MASK_SHFT 1u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_EN_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_EN_MASK 0x00000001u                // WF_INTERNAL_HALT_EN[0]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_CFG_WF_INTERNAL_HALT_EN_SHFT 0u

/* =====================================================================================

  ---WF_MCU_HALT_STATUS (0x830C0000 + 0x1584u)---

    WF_INTERNAL_WF_MCU_HALT_RDY[0] - (RO)  xxx 
    WF_INTERNAL_WF_PHYDMA0_HALT_RDY[1] - (RO)  xxx 
    WF_INTERNAL_WF_PHYDMA1_HALT_RDY[2] - (RO)  xxx 
    WF_INTERNAL_WF_WFDMA_EXT_PATH_HALT_RDY[3] - (RO)  xxx 
    WF_INTERNAL_WF_WFDMA_INT_PATH_TX_HALT_RDY[4] - (RO)  xxx 
    WF_INTERNAL_WF_WFDMA_INT_PATH_RX_HALT_RDY[5] - (RO)  xxx 
    WF_INTERNAL_WF_AXIDMA_HALT_RDY[6] - (RO)  xxx 
    WF_INTERNAL_WF_BUS_TRANS_LOGGER_HALT_RDY[7] - (RO)  xxx 
    WF_INTERNAL_WF_MCU_PC_LR_LOGGER_HALT_RDY[8] - (RO)  xxx 
    WF_INTERNAL_WF_MCU_CSR_LOGGER_HALT_RDY[9] - (RO)  xxx 
    WF_INTERNAL_WF_DBG_DMA_HALT_RDY[10] - (RO)  xxx 
    RESERVED11[31..11]           - (RO) Reserved bits

 =====================================================================================*/
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_DBG_DMA_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_DBG_DMA_HALT_RDY_MASK 0x00000400u                // WF_INTERNAL_WF_DBG_DMA_HALT_RDY[10]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_DBG_DMA_HALT_RDY_SHFT 10u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_CSR_LOGGER_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_CSR_LOGGER_HALT_RDY_MASK 0x00000200u                // WF_INTERNAL_WF_MCU_CSR_LOGGER_HALT_RDY[9]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_CSR_LOGGER_HALT_RDY_SHFT 9u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_PC_LR_LOGGER_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_PC_LR_LOGGER_HALT_RDY_MASK 0x00000100u                // WF_INTERNAL_WF_MCU_PC_LR_LOGGER_HALT_RDY[8]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_PC_LR_LOGGER_HALT_RDY_SHFT 8u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_BUS_TRANS_LOGGER_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_BUS_TRANS_LOGGER_HALT_RDY_MASK 0x00000080u                // WF_INTERNAL_WF_BUS_TRANS_LOGGER_HALT_RDY[7]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_BUS_TRANS_LOGGER_HALT_RDY_SHFT 7u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_AXIDMA_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_AXIDMA_HALT_RDY_MASK 0x00000040u                // WF_INTERNAL_WF_AXIDMA_HALT_RDY[6]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_AXIDMA_HALT_RDY_SHFT 6u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_RX_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_RX_HALT_RDY_MASK 0x00000020u                // WF_INTERNAL_WF_WFDMA_INT_PATH_RX_HALT_RDY[5]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_RX_HALT_RDY_SHFT 5u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_TX_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_TX_HALT_RDY_MASK 0x00000010u                // WF_INTERNAL_WF_WFDMA_INT_PATH_TX_HALT_RDY[4]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_INT_PATH_TX_HALT_RDY_SHFT 4u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_EXT_PATH_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_EXT_PATH_HALT_RDY_MASK 0x00000008u                // WF_INTERNAL_WF_WFDMA_EXT_PATH_HALT_RDY[3]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_WFDMA_EXT_PATH_HALT_RDY_SHFT 3u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA1_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA1_HALT_RDY_MASK 0x00000004u                // WF_INTERNAL_WF_PHYDMA1_HALT_RDY[2]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA1_HALT_RDY_SHFT 2u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA0_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA0_HALT_RDY_MASK 0x00000002u                // WF_INTERNAL_WF_PHYDMA0_HALT_RDY[1]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_PHYDMA0_HALT_RDY_SHFT 1u
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_HALT_RDY_ADDR CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_ADDR
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_HALT_RDY_MASK 0x00000001u                // WF_INTERNAL_WF_MCU_HALT_RDY[0]
#define CONN_MCU_BUS_CR_WF_MCU_HALT_STATUS_WF_INTERNAL_WF_MCU_HALT_RDY_SHFT 0u

#ifdef __cplusplus
}
#endif

#endif // __CONN_MCU_BUS_CR_REGS_H__
