\doxysection{CONTROL\+\_\+\+Type Union Reference}
\label{union_c_o_n_t_r_o_l___type}\index{CONTROL\_Type@{CONTROL\_Type}}


Union type to access the Control Registers (CONTROL).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ SFPA}:1\\
\>uint32\_t \textbf{ \_reserved1}:28\\
\} \textbf{ b}\\

\end{tabbing}\item 
uint32\+\_\+t \textbf{ w}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ SFPA}:1\\
\>uint32\_t \textbf{ \_reserved1}:28\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ SFPA}:1\\
\>uint32\_t \textbf{ \_reserved1}:28\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ SFPA}:1\\
\>uint32\_t \textbf{ \_reserved1}:28\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ \_reserved0}:29\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ FPCA}:1\\
\>uint32\_t \textbf{ \_reserved0}:29\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ \_reserved0}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \textbf{ nPRIV}:1\\
\>uint32\_t \textbf{ SPSEL}:1\\
\>uint32\_t \textbf{ \_reserved1}:30\\
\} \textbf{ b}\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Union type to access the Control Registers (CONTROL). 

The documentation for this union was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv81mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mbl.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+armv8mml.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm0.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm0plus.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm1.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm23.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm3.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm33.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm35p.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm4.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+cm7.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc000.\+h}\item 
Drivers/\+CMSIS/\+Include/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
