# Read the Verilog design
read_verilog debounce.v

# Elaborate the design hierarchy
hierarchy -check

# Perform high-level synthesis
proc
#opt
fsm
#opt
#memory
#opt

show