---
MainSourceFile:  /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1011204
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1011674
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1012145
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1248_1:  '
    FileOffset:      1248
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1295725
        Length:          0
        ReplacementText: 'VITIS_LOOP_1248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_27_1:  '
    FileOffset:      27
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_types.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1669782
        Length:          0
        ReplacementText: 'VITIS_LOOP_27_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_1:  '
    FileOffset:      40
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_types.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          1670157
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_265_1:  '
    FileOffset:      265
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2348163
        Length:          0
        ReplacementText: 'VITIS_LOOP_265_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_275_1:  '
    FileOffset:      275
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2348550
        Length:          0
        ReplacementText: 'VITIS_LOOP_275_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_286_1:  '
    FileOffset:      286
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2348885
        Length:          0
        ReplacementText: 'VITIS_LOOP_286_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_293_1:  '
    FileOffset:      293
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2349108
        Length:          0
        ReplacementText: 'VITIS_LOOP_293_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_295_2:  '
    FileOffset:      295
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2349203
        Length:          0
        ReplacementText: 'VITIS_LOOP_295_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_307_1:  '
    FileOffset:      307
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2349567
        Length:          0
        ReplacementText: 'VITIS_LOOP_307_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_309_2:  '
    FileOffset:      309
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2349649
        Length:          0
        ReplacementText: 'VITIS_LOOP_309_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_324_1:  '
    FileOffset:      324
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2349992
        Length:          0
        ReplacementText: 'VITIS_LOOP_324_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_344_1:  '
    FileOffset:      344
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2350445
        Length:          0
        ReplacementText: 'VITIS_LOOP_344_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_345_2:  '
    FileOffset:      345
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2350490
        Length:          0
        ReplacementText: 'VITIS_LOOP_345_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_360_1:  '
    FileOffset:      360
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2350899
        Length:          0
        ReplacementText: 'VITIS_LOOP_360_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_367_1:  '
    FileOffset:      367
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_helpers.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2351112
        Length:          0
        ReplacementText: 'VITIS_LOOP_367_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_136_1:  '
    FileOffset:      136
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_conv1d_latency.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2360618
        Length:          0
        ReplacementText: 'VITIS_LOOP_136_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_137_2:  '
    FileOffset:      137
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_conv1d_latency.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2360702
        Length:          0
        ReplacementText: 'VITIS_LOOP_137_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_158_3:  '
    FileOffset:      158
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_conv1d_latency.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2361244
        Length:          0
        ReplacementText: 'VITIS_LOOP_158_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_159_4:  '
    FileOffset:      159
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_conv1d_latency.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2361328
        Length:          0
        ReplacementText: 'VITIS_LOOP_159_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_31_1:  '
    FileOffset:      31
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2364778
        Length:          0
        ReplacementText: 'VITIS_LOOP_31_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_43_1:  '
    FileOffset:      43
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2365031
        Length:          0
        ReplacementText: 'VITIS_LOOP_43_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_57_1:  '
    FileOffset:      57
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2365392
        Length:          0
        ReplacementText: 'VITIS_LOOP_57_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_84_1:  '
    FileOffset:      84
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2366208
        Length:          0
        ReplacementText: 'VITIS_LOOP_84_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_114_1:  '
    FileOffset:      114
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2366869
        Length:          0
        ReplacementText: 'VITIS_LOOP_114_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_151_1:  '
    FileOffset:      151
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2368003
        Length:          0
        ReplacementText: 'VITIS_LOOP_151_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_162_1:  '
    FileOffset:      162
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2368365
        Length:          0
        ReplacementText: 'VITIS_LOOP_162_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_195_1:  '
    FileOffset:      195
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2369268
        Length:          0
        ReplacementText: 'VITIS_LOOP_195_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_209_2:  '
    FileOffset:      209
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2369787
        Length:          0
        ReplacementText: 'VITIS_LOOP_209_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_243_1:  '
    FileOffset:      243
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2370627
        Length:          0
        ReplacementText: 'VITIS_LOOP_243_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_252_2:  '
    FileOffset:      252
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2370897
        Length:          0
        ReplacementText: 'VITIS_LOOP_252_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_266_3:  '
    FileOffset:      266
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2371421
        Length:          0
        ReplacementText: 'VITIS_LOOP_266_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_273_1:  '
    FileOffset:      273
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2371655
        Length:          0
        ReplacementText: 'VITIS_LOOP_273_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_286_1:  '
    FileOffset:      286
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2372015
        Length:          0
        ReplacementText: 'VITIS_LOOP_286_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_323_1:  '
    FileOffset:      323
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2372944
        Length:          0
        ReplacementText: 'VITIS_LOOP_323_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_328_2:  '
    FileOffset:      328
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2373061
        Length:          0
        ReplacementText: 'VITIS_LOOP_328_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_329_3:  '
    FileOffset:      329
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2373115
        Length:          0
        ReplacementText: 'VITIS_LOOP_329_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_346_4:  '
    FileOffset:      346
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2373696
        Length:          0
        ReplacementText: 'VITIS_LOOP_346_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_359_1:  '
    FileOffset:      359
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2374183
        Length:          0
        ReplacementText: 'VITIS_LOOP_359_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_367_2:  '
    FileOffset:      367
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2374324
        Length:          0
        ReplacementText: 'VITIS_LOOP_367_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_402_1:  '
    FileOffset:      402
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2375289
        Length:          0
        ReplacementText: 'VITIS_LOOP_402_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_432_1:  '
    FileOffset:      432
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2375926
        Length:          0
        ReplacementText: 'VITIS_LOOP_432_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_459_1:  '
    FileOffset:      459
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2376762
        Length:          0
        ReplacementText: 'VITIS_LOOP_459_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_473_1:  '
    FileOffset:      473
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2377104
        Length:          0
        ReplacementText: 'VITIS_LOOP_473_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_489_1:  '
    FileOffset:      489
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2377562
        Length:          0
        ReplacementText: 'VITIS_LOOP_489_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_507_1:  '
    FileOffset:      507
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2378032
        Length:          0
        ReplacementText: 'VITIS_LOOP_507_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_524_1:  '
    FileOffset:      524
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2378435
        Length:          0
        ReplacementText: 'VITIS_LOOP_524_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_541_1:  '
    FileOffset:      541
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2378830
        Length:          0
        ReplacementText: 'VITIS_LOOP_541_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_571_1:  '
    FileOffset:      571
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2379496
        Length:          0
        ReplacementText: 'VITIS_LOOP_571_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_590_1:  '
    FileOffset:      590
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2380070
        Length:          0
        ReplacementText: 'VITIS_LOOP_590_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_620_1:  '
    FileOffset:      620
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2380736
        Length:          0
        ReplacementText: 'VITIS_LOOP_620_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_639_1:  '
    FileOffset:      639
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2381290
        Length:          0
        ReplacementText: 'VITIS_LOOP_639_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_669_1:  '
    FileOffset:      669
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2381939
        Length:          0
        ReplacementText: 'VITIS_LOOP_669_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_696_1:  '
    FileOffset:      696
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2382777
        Length:          0
        ReplacementText: 'VITIS_LOOP_696_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_725_1:  '
    FileOffset:      725
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2383395
        Length:          0
        ReplacementText: 'VITIS_LOOP_725_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_746_1:  '
    FileOffset:      746
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2384022
        Length:          0
        ReplacementText: 'VITIS_LOOP_746_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_764_1:  '
    FileOffset:      764
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2384411
        Length:          0
        ReplacementText: 'VITIS_LOOP_764_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_784_1:  '
    FileOffset:      784
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2384807
        Length:          0
        ReplacementText: 'VITIS_LOOP_784_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_73_1:  '
    FileOffset:      73
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2386883
        Length:          0
        ReplacementText: 'VITIS_LOOP_73_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_80_2:  '
    FileOffset:      80
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2387023
        Length:          0
        ReplacementText: 'VITIS_LOOP_80_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_89_3:  '
    FileOffset:      89
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2387288
        Length:          0
        ReplacementText: 'VITIS_LOOP_89_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_98_4:  '
    FileOffset:      98
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2387482
        Length:          0
        ReplacementText: 'VITIS_LOOP_98_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_102_5:  '
    FileOffset:      102
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2387575
        Length:          0
        ReplacementText: 'VITIS_LOOP_102_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_113_6:  '
    FileOffset:      113
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2387901
        Length:          0
        ReplacementText: 'VITIS_LOOP_113_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_117_7:  '
    FileOffset:      117
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2388011
        Length:          0
        ReplacementText: 'VITIS_LOOP_117_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_141_1:  '
    FileOffset:      141
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2388977
        Length:          0
        ReplacementText: 'VITIS_LOOP_141_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_145_2:  '
    FileOffset:      145
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2389063
        Length:          0
        ReplacementText: 'VITIS_LOOP_145_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_164_1:  '
    FileOffset:      164
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2389739
        Length:          0
        ReplacementText: 'VITIS_LOOP_164_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_213_1:  '
    FileOffset:      213
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2396062
        Length:          0
        ReplacementText: 'VITIS_LOOP_213_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_222_2:  '
    FileOffset:      222
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2396346
        Length:          0
        ReplacementText: 'VITIS_LOOP_222_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_328_1:  '
    FileOffset:      328
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2399559
        Length:          0
        ReplacementText: 'VITIS_LOOP_328_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_333_2:  '
    FileOffset:      333
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2399701
        Length:          0
        ReplacementText: 'VITIS_LOOP_333_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_341_3:  '
    FileOffset:      341
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_activation_stream.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2399905
        Length:          0
        ReplacementText: 'VITIS_LOOP_341_3: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      33
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_dense_resource.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      107
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_dense_resource.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Resource with core_name: ROM_nP_BRAM pragma is ignored, because this core doesn''t exist at all '
    FileOffset:      189
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_dense_resource.h
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_64_1:  '
    FileOffset:      64
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2436252
        Length:          0
        ReplacementText: 'VITIS_LOOP_64_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_71_1:  '
    FileOffset:      71
    FilePath:        /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2436456
        Length:          0
        ReplacementText: 'VITIS_LOOP_71_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_14_1:  '
    FileOffset:      14
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_dense_compressed.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2452812
        Length:          0
        ReplacementText: 'VITIS_LOOP_14_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_74_1:  '
    FileOffset:      74
    FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/firmware/nnet_utils/nnet_dense_compressed.h
    Replacements:    
      - FilePath:        /home/petertso/Documents/753-FPGA/best/best_model_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
        Offset:          2454683
        Length:          0
        ReplacementText: 'VITIS_LOOP_74_1: '
...
