{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 20:40:41 2017 " "Info: Processing started: Mon Sep 25 20:40:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off flipflop -c flipflop" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-arc " "Info: Found design unit 1: flipflop-arc" {  } { { "flipflop.vhd" "" { Text "C:/system/trabalho2/flipflop.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/system/trabalho2/flipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blococontador.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file blococontador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blococontador " "Info: Found entity 1: blococontador" {  } { { "blococontador.bdf" "" { Schematic "C:/system/trabalho2/blococontador.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-decoder " "Info: Found design unit 1: bcd-decoder" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Info: Found entity 1: bcd" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "blococontador " "Info: Elaborating entity \"blococontador\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:inst24 " "Info: Elaborating entity \"bcd\" for hierarchy \"bcd:inst24\"" {  } { { "blococontador.bdf" "inst24" { Schematic "C:/system/trabalho2/blococontador.bdf" { { -88 1152 1248 40 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led bcd.vhd(13) " "Warning (10631): VHDL Process Statement warning at bcd.vhd(13): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[0\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[1\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[2\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[3\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[4\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[5\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] bcd.vhd(13) " "Info (10041): Inferred latch for \"led\[6\]\" at bcd.vhd(13)" {  } { { "bcd.vhd" "" { Text "C:/system/trabalho2/bcd.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:inst0 " "Info: Elaborating entity \"flipflop\" for hierarchy \"flipflop:inst0\"" {  } { { "blococontador.bdf" "inst0" { Schematic "C:/system/trabalho2/blococontador.bdf" { { 104 320 416 232 "inst0" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Info: Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Info: Implemented 7 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 20:40:43 2017 " "Info: Processing ended: Mon Sep 25 20:40:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
