// generated by newgenasym  Thu Aug 30 17:58:25 2012


module ad9514 (clk, clkb, out0, out0b, out1, out1b, out2, out2b, rset, s0, s1,
        s10, s2, s3, s4, s5, s6, s7, s8, s9, syncb, vref);
    input clk;
    input clkb;
    output out0;
    output out0b;
    output out1;
    output out1b;
    output out2;
    output out2b;
    inout rset;
    input s0;
    input s1;
    input s10;
    input s2;
    input s3;
    input s4;
    input s5;
    input s6;
    input s7;
    input s8;
    input s9;
    input syncb;
    inout vref;


    initial
        begin
        end

endmodule
