#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1aa1840 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1aa19d0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1ae6fd0 .functor NOT 1, L_0x1ae8c10, C4<0>, C4<0>, C4<0>;
L_0x1ae8a30 .functor XOR 2, L_0x1ae8840, L_0x1ae8990, C4<00>, C4<00>;
L_0x1ae8ba0 .functor XOR 2, L_0x1ae8a30, L_0x1ae8ad0, C4<00>, C4<00>;
v0x1ae60d0_0 .net *"_ivl_10", 1 0, L_0x1ae8ad0;  1 drivers
v0x1ae61d0_0 .net *"_ivl_12", 1 0, L_0x1ae8ba0;  1 drivers
v0x1ae62b0_0 .net *"_ivl_2", 1 0, L_0x1ae8780;  1 drivers
v0x1ae6370_0 .net *"_ivl_4", 1 0, L_0x1ae8840;  1 drivers
v0x1ae6450_0 .net *"_ivl_6", 1 0, L_0x1ae8990;  1 drivers
v0x1ae6530_0 .net *"_ivl_8", 1 0, L_0x1ae8a30;  1 drivers
v0x1ae6610_0 .net "a", 0 0, v0x1ae00d0_0;  1 drivers
v0x1ae66b0_0 .net "b", 0 0, v0x1ae0170_0;  1 drivers
v0x1ae6750_0 .net "cin", 0 0, v0x1ae0210_0;  1 drivers
v0x1ae6880_0 .var "clk", 0 0;
v0x1ae6920_0 .net "cout_dut", 0 0, L_0x1ae82b0;  1 drivers
v0x1ae69c0_0 .net "cout_ref", 0 0, L_0x1ae70a0;  1 drivers
v0x1ae6a60_0 .var/2u "stats1", 223 0;
v0x1ae6b00_0 .var/2u "strobe", 0 0;
v0x1ae6bc0_0 .net "sum_dut", 0 0, L_0x1ae7c10;  1 drivers
v0x1ae6c60_0 .net "sum_ref", 0 0, L_0x1ae7140;  1 drivers
v0x1ae6d00_0 .net "tb_match", 0 0, L_0x1ae8c10;  1 drivers
v0x1ae6da0_0 .net "tb_mismatch", 0 0, L_0x1ae6fd0;  1 drivers
v0x1ae6e60_0 .net "wavedrom_enable", 0 0, v0x1ae0350_0;  1 drivers
v0x1ae6f00_0 .net "wavedrom_title", 511 0, v0x1ae0440_0;  1 drivers
L_0x1ae8780 .concat [ 1 1 0 0], L_0x1ae7140, L_0x1ae70a0;
L_0x1ae8840 .concat [ 1 1 0 0], L_0x1ae7140, L_0x1ae70a0;
L_0x1ae8990 .concat [ 1 1 0 0], L_0x1ae7c10, L_0x1ae82b0;
L_0x1ae8ad0 .concat [ 1 1 0 0], L_0x1ae7140, L_0x1ae70a0;
L_0x1ae8c10 .cmp/eeq 2, L_0x1ae8780, L_0x1ae8ba0;
S_0x1aa1b60 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1aa19d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f96dc7e5060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1abda40_0 .net *"_ivl_10", 0 0, L_0x7f96dc7e5060;  1 drivers
v0x1a98a10_0 .net *"_ivl_11", 1 0, L_0x1ae74c0;  1 drivers
v0x1a98d30_0 .net *"_ivl_13", 1 0, L_0x1ae7670;  1 drivers
L_0x7f96dc7e50a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a99080_0 .net *"_ivl_16", 0 0, L_0x7f96dc7e50a8;  1 drivers
v0x1a99410_0 .net *"_ivl_17", 1 0, L_0x1ae78b0;  1 drivers
v0x1a997a0_0 .net *"_ivl_3", 1 0, L_0x1ae7280;  1 drivers
L_0x7f96dc7e5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1a99b30_0 .net *"_ivl_6", 0 0, L_0x7f96dc7e5018;  1 drivers
v0x1adf3b0_0 .net *"_ivl_7", 1 0, L_0x1ae7370;  1 drivers
v0x1adf490_0 .net "a", 0 0, v0x1ae00d0_0;  alias, 1 drivers
v0x1adf550_0 .net "b", 0 0, v0x1ae0170_0;  alias, 1 drivers
v0x1adf610_0 .net "cin", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1adf6d0_0 .net "cout", 0 0, L_0x1ae70a0;  alias, 1 drivers
v0x1adf790_0 .net "sum", 0 0, L_0x1ae7140;  alias, 1 drivers
L_0x1ae70a0 .part L_0x1ae78b0, 1, 1;
L_0x1ae7140 .part L_0x1ae78b0, 0, 1;
L_0x1ae7280 .concat [ 1 1 0 0], v0x1ae00d0_0, L_0x7f96dc7e5018;
L_0x1ae7370 .concat [ 1 1 0 0], v0x1ae0170_0, L_0x7f96dc7e5060;
L_0x1ae74c0 .arith/sum 2, L_0x1ae7280, L_0x1ae7370;
L_0x1ae7670 .concat [ 1 1 0 0], v0x1ae0210_0, L_0x7f96dc7e50a8;
L_0x1ae78b0 .arith/sum 2, L_0x1ae74c0, L_0x1ae7670;
S_0x1adf8f0 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1aa19d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1ae00d0_0 .var "a", 0 0;
v0x1ae0170_0 .var "b", 0 0;
v0x1ae0210_0 .var "cin", 0 0;
v0x1ae02b0_0 .net "clk", 0 0, v0x1ae6880_0;  1 drivers
v0x1ae0350_0 .var "wavedrom_enable", 0 0;
v0x1ae0440_0 .var "wavedrom_title", 511 0;
E_0x1aa12a0/0 .event negedge, v0x1ae02b0_0;
E_0x1aa12a0/1 .event posedge, v0x1ae02b0_0;
E_0x1aa12a0 .event/or E_0x1aa12a0/0, E_0x1aa12a0/1;
E_0x1aa14f0 .event negedge, v0x1ae02b0_0;
E_0x1a879f0 .event posedge, v0x1ae02b0_0;
S_0x1adfbd0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1adf8f0;
 .timescale -12 -12;
v0x1adfdd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1adfed0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1adf8f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ae05a0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1aa19d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
v0x1ae5720_0 .net "a", 0 0, v0x1ae00d0_0;  alias, 1 drivers
v0x1ae57c0_0 .net "b", 0 0, v0x1ae0170_0;  alias, 1 drivers
v0x1ae5880_0 .net "cin", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1ae5920_0 .net "cout", 0 0, L_0x1ae82b0;  alias, 1 drivers
v0x1ae59c0_0 .net "sum", 0 0, L_0x1ae7c10;  alias, 1 drivers
v0x1ae5b00_0 .net "w1", 0 0, L_0x1ae7da0;  1 drivers
v0x1ae5ba0_0 .net "w2", 0 0, L_0x1ae8510;  1 drivers
v0x1ae5cd0_0 .net "w3", 0 0, L_0x1ae80a0;  1 drivers
v0x1ae5d70_0 .net "w4", 0 0, L_0x1ae86d0;  1 drivers
S_0x1ae07b0 .scope module, "AND1" "and_gate" 4 31, 4 97 0, S_0x1ae05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae8510 .functor AND 1, v0x1ae0210_0, L_0x1ae86d0, C4<1>, C4<1>;
v0x1ae09b0_0 .net "a", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1ae0ac0_0 .net "b", 0 0, L_0x1ae86d0;  alias, 1 drivers
v0x1ae0b80_0 .net "z", 0 0, L_0x1ae8510;  alias, 1 drivers
S_0x1ae0ca0 .scope module, "FA1" "full_adder" 4 13, 4 44 0, S_0x1ae05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1ae27d0_0 .net "a", 0 0, v0x1ae00d0_0;  alias, 1 drivers
v0x1ae2900_0 .net "b", 0 0, v0x1ae0170_0;  alias, 1 drivers
v0x1ae2a50_0 .net "cin", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1ae2af0_0 .net "cout", 0 0, L_0x1ae7da0;  alias, 1 drivers
v0x1ae2bc0_0 .net "s1", 0 0, L_0x1ae7560;  1 drivers
v0x1ae2c60_0 .net "s2", 0 0, L_0x1ae7c80;  1 drivers
v0x1ae2d00_0 .net "s3", 0 0, L_0x1ae7cf0;  1 drivers
v0x1ae2da0_0 .net "sum", 0 0, L_0x1ae7c10;  alias, 1 drivers
S_0x1ae0f60 .scope module, "AND1" "and_gate" 4 69, 4 97 0, S_0x1ae0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7c80 .functor AND 1, v0x1ae00d0_0, v0x1ae0170_0, C4<1>, C4<1>;
v0x1ae1160_0 .net "a", 0 0, v0x1ae00d0_0;  alias, 1 drivers
v0x1ae1270_0 .net "b", 0 0, v0x1ae0170_0;  alias, 1 drivers
v0x1ae1380_0 .net "z", 0 0, L_0x1ae7c80;  alias, 1 drivers
S_0x1ae1480 .scope module, "AND2" "and_gate" 4 76, 4 97 0, S_0x1ae0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7cf0 .functor AND 1, L_0x1ae7560, v0x1ae0210_0, C4<1>, C4<1>;
v0x1ae1660_0 .net "a", 0 0, L_0x1ae7560;  alias, 1 drivers
v0x1ae1740_0 .net "b", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1ae1800_0 .net "z", 0 0, L_0x1ae7cf0;  alias, 1 drivers
S_0x1ae1900 .scope module, "OR2" "or_gate" 4 83, 4 105 0, S_0x1ae0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7da0 .functor OR 1, L_0x1ae7c80, L_0x1ae7cf0, C4<0>, C4<0>;
v0x1ae1b10_0 .net "a", 0 0, L_0x1ae7c80;  alias, 1 drivers
v0x1ae1be0_0 .net "b", 0 0, L_0x1ae7cf0;  alias, 1 drivers
v0x1ae1cb0_0 .net "z", 0 0, L_0x1ae7da0;  alias, 1 drivers
S_0x1ae1dc0 .scope module, "XOR1" "xor_gate" 4 55, 4 89 0, S_0x1ae0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7560 .functor XOR 1, v0x1ae00d0_0, v0x1ae0170_0, C4<0>, C4<0>;
v0x1ae1fa0_0 .net "a", 0 0, v0x1ae00d0_0;  alias, 1 drivers
v0x1ae2060_0 .net "b", 0 0, v0x1ae0170_0;  alias, 1 drivers
v0x1ae2120_0 .net "z", 0 0, L_0x1ae7560;  alias, 1 drivers
S_0x1ae2240 .scope module, "XOR2" "xor_gate" 4 62, 4 89 0, S_0x1ae0ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7c10 .functor XOR 1, L_0x1ae7560, v0x1ae0210_0, C4<0>, C4<0>;
v0x1ae2470_0 .net "a", 0 0, L_0x1ae7560;  alias, 1 drivers
v0x1ae2580_0 .net "b", 0 0, v0x1ae0210_0;  alias, 1 drivers
v0x1ae26d0_0 .net "z", 0 0, L_0x1ae7c10;  alias, 1 drivers
S_0x1ae2e60 .scope module, "FA2" "full_adder" 4 22, 4 44 0, S_0x1ae05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v0x1ae4b00_0 .net "a", 0 0, L_0x1ae7da0;  alias, 1 drivers
v0x1ae4c30_0 .net "b", 0 0, L_0x1ae86d0;  alias, 1 drivers
v0x1ae4cf0_0 .net "cin", 0 0, L_0x1ae8510;  alias, 1 drivers
v0x1ae4d90_0 .net "cout", 0 0, L_0x1ae82b0;  alias, 1 drivers
v0x1ae4e30_0 .net "s1", 0 0, L_0x1ae7e50;  1 drivers
v0x1ae4ed0_0 .net "s2", 0 0, L_0x1ae8150;  1 drivers
v0x1ae4fc0_0 .net "s3", 0 0, L_0x1ae8200;  1 drivers
v0x1ae50b0_0 .net "sum", 0 0, L_0x1ae80a0;  alias, 1 drivers
S_0x1ae30f0 .scope module, "AND1" "and_gate" 4 69, 4 97 0, S_0x1ae2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae8150 .functor AND 1, L_0x1ae7da0, L_0x1ae86d0, C4<1>, C4<1>;
v0x1ae32f0_0 .net "a", 0 0, L_0x1ae7da0;  alias, 1 drivers
v0x1ae3400_0 .net "b", 0 0, L_0x1ae86d0;  alias, 1 drivers
v0x1ae34c0_0 .net "z", 0 0, L_0x1ae8150;  alias, 1 drivers
S_0x1ae35d0 .scope module, "AND2" "and_gate" 4 76, 4 97 0, S_0x1ae2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae8200 .functor AND 1, L_0x1ae7e50, L_0x1ae8510, C4<1>, C4<1>;
v0x1ae3820_0 .net "a", 0 0, L_0x1ae7e50;  alias, 1 drivers
v0x1ae3900_0 .net "b", 0 0, L_0x1ae8510;  alias, 1 drivers
v0x1ae39f0_0 .net "z", 0 0, L_0x1ae8200;  alias, 1 drivers
S_0x1ae3b00 .scope module, "OR2" "or_gate" 4 83, 4 105 0, S_0x1ae2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae82b0 .functor OR 1, L_0x1ae8150, L_0x1ae8200, C4<0>, C4<0>;
v0x1ae3d80_0 .net "a", 0 0, L_0x1ae8150;  alias, 1 drivers
v0x1ae3e50_0 .net "b", 0 0, L_0x1ae8200;  alias, 1 drivers
v0x1ae3f20_0 .net "z", 0 0, L_0x1ae82b0;  alias, 1 drivers
S_0x1ae4030 .scope module, "XOR1" "xor_gate" 4 55, 4 89 0, S_0x1ae2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae7e50 .functor XOR 1, L_0x1ae7da0, L_0x1ae86d0, C4<0>, C4<0>;
v0x1ae4280_0 .net "a", 0 0, L_0x1ae7da0;  alias, 1 drivers
v0x1ae4340_0 .net "b", 0 0, L_0x1ae86d0;  alias, 1 drivers
v0x1ae4450_0 .net "z", 0 0, L_0x1ae7e50;  alias, 1 drivers
S_0x1ae4540 .scope module, "XOR2" "xor_gate" 4 62, 4 89 0, S_0x1ae2e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae80a0 .functor XOR 1, L_0x1ae7e50, L_0x1ae8510, C4<0>, C4<0>;
v0x1ae47e0_0 .net "a", 0 0, L_0x1ae7e50;  alias, 1 drivers
v0x1ae48f0_0 .net "b", 0 0, L_0x1ae8510;  alias, 1 drivers
v0x1ae4a00_0 .net "z", 0 0, L_0x1ae80a0;  alias, 1 drivers
S_0x1ae5170 .scope module, "OR1" "or_gate" 4 38, 4 105 0, S_0x1ae05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "z";
L_0x1ae86d0 .functor OR 1, L_0x1ae7da0, L_0x1ae80a0, C4<0>, C4<0>;
v0x1ae53e0_0 .net "a", 0 0, L_0x1ae7da0;  alias, 1 drivers
v0x1ae54a0_0 .net "b", 0 0, L_0x1ae80a0;  alias, 1 drivers
v0x1ae55b0_0 .net "z", 0 0, L_0x1ae86d0;  alias, 1 drivers
S_0x1ae5f00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1aa19d0;
 .timescale -12 -12;
E_0x1aa1030 .event anyedge, v0x1ae6b00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ae6b00_0;
    %nor/r;
    %assign/vec4 v0x1ae6b00_0, 0;
    %wait E_0x1aa1030;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1adf8f0;
T_3 ;
    %wait E_0x1a879f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1a879f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %wait E_0x1aa14f0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1adfed0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1aa12a0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1ae0210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ae0170_0, 0;
    %assign/vec4 v0x1ae00d0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1aa19d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ae6880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ae6b00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1aa19d0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ae6880_0;
    %inv;
    %store/vec4 v0x1ae6880_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1aa19d0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ae02b0_0, v0x1ae6da0_0, v0x1ae6610_0, v0x1ae66b0_0, v0x1ae6750_0, v0x1ae69c0_0, v0x1ae6920_0, v0x1ae6c60_0, v0x1ae6bc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1aa19d0;
T_7 ;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1aa19d0;
T_8 ;
    %wait E_0x1aa12a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ae6a60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
    %load/vec4 v0x1ae6d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ae6a60_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1ae69c0_0;
    %load/vec4 v0x1ae69c0_0;
    %load/vec4 v0x1ae6920_0;
    %xor;
    %load/vec4 v0x1ae69c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1ae6c60_0;
    %load/vec4 v0x1ae6c60_0;
    %load/vec4 v0x1ae6bc0_0;
    %xor;
    %load/vec4 v0x1ae6c60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1ae6a60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ae6a60_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth10/human/fadd/iter1/response0/top_module.sv";
