 arch	  circuit	  script_params	  vpr_status	  total_wirelength	  total_runtime	  num_clb	  min_chan_width	  crit_path_delay	 
 stratixiv_arch.timing.xml	  CH_DFSIN_stratixiv_arch_timing.blif	  common	  success	  386653	  312.78	  -1	  -1	  -1	 
