

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Mon Aug 12 18:49:38 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        BNNKernel
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+-----------+-----+
    |               Modules              |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |          |    |           |           |     |
    |               & Loops              |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|     FF    |    LUT    | URAM|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+-----------+-----+
    |+ main                              |  Timing|  -1.40|    93212|  4.703e+05|         -|    93213|      -|        no|  95 (33%)|   -|  1119 (1%)|  2021 (3%)|    -|
    | + main_Pipeline_VITIS_LOOP_16_1    |  Timing|  -1.34|    10002|  5.001e+04|         -|    10002|      -|        no|         -|   -|   31 (~0%)|   72 (~0%)|    -|
    |  o VITIS_LOOP_16_1                 |       -|   3.65|    10000|  5.000e+04|         2|        1|  10000|       yes|         -|   -|          -|          -|    -|
    | + main_Pipeline_VITIS_LOOP_32_2    |  Timing|  -1.34|    10004|  5.002e+04|         -|    10004|      -|        no|         -|   -|  102 (~0%)|  137 (~0%)|    -|
    |  o VITIS_LOOP_32_2                 |       -|   3.65|    10002|  5.001e+04|         4|        1|  10000|       yes|         -|   -|          -|          -|    -|
    | o VITIS_LOOP_16_1                  |       -|   3.65|    51700|  2.609e+05|       517|        -|    100|        no|         -|   -|          -|          -|    -|
    |  + main_Pipeline_VITIS_LOOP_14_1   |  Timing|  -1.40|      206|  1.039e+03|         -|      206|      -|        no|         -|   -|  251 (~0%)|  309 (~0%)|    -|
    |   o VITIS_LOOP_14_1                |      II|   3.65|      204|  1.029e+03|         7|        2|    100|       yes|         -|   -|          -|          -|    -|
    |  + main_Pipeline_VITIS_LOOP_14_11  |  Timing|  -1.40|      306|  1.544e+03|         -|      306|      -|        no|         -|   -|  281 (~0%)|  414 (~0%)|    -|
    |   o VITIS_LOOP_14_1                |      II|   3.65|      304|  1.534e+03|         8|        3|    100|       yes|         -|   -|          -|          -|    -|
    | o VITIS_LOOP_15_1                  |       -|   3.65|    21501|  1.085e+05|       215|        -|    100|        no|         -|   -|          -|          -|    -|
    |  + main_Pipeline_VITIS_LOOP_16_2   |  Timing|  -1.40|      105|    529.830|         -|      105|      -|        no|         -|   -|  174 (~0%)|  156 (~0%)|    -|
    |   o VITIS_LOOP_16_2                |       -|   3.65|      103|    519.738|         5|        1|    100|       yes|         -|   -|          -|          -|    -|
    |  + main_Pipeline_VITIS_LOOP_23_3   |  Timing|  -1.40|      105|    529.830|         -|      105|      -|        no|         -|   -|  173 (~0%)|  264 (~0%)|    -|
    |   o VITIS_LOOP_23_3                |       -|   3.65|      103|    519.738|         5|        1|    100|       yes|         -|   -|          -|          -|    -|
    +------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+----------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 32       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+------------+-----+--------+---------+
| + main                            | 0   |        |            |     |        |         |
|   add_ln16_fu_167_p2              |     |        | add_ln16   | add | fabric | 0       |
|   add_ln16_1_fu_179_p2            |     |        | add_ln16_1 | add | fabric | 0       |
|   add_ln15_fu_222_p2              |     |        | add_ln15   | add | fabric | 0       |
|   add_ln15_1_fu_228_p2            |     |        | add_ln15_1 | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_16_1  | 0   |        |            |     |        |         |
|    add_ln16_fu_156_p2             |     |        | add_ln16   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_14_1  | 0   |        |            |     |        |         |
|    add_ln14_fu_138_p2             |     |        | add_ln14   | add | fabric | 0       |
|    add_ln15_fu_148_p2             |     |        | add_ln15   | add | fabric | 0       |
|    add_ln17_fu_206_p2             |     |        | add_ln17   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_14_11 | 0   |        |            |     |        |         |
|    add_ln14_fu_111_p2             |     |        | add_ln14   | add | fabric | 0       |
|    add_ln15_fu_121_p2             |     |        | add_ln15   | add | fabric | 0       |
|    z_fu_171_p2                    |     |        | z          | sub | fabric | 0       |
|    z_3_fu_176_p2                  |     |        | z_3        | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_16_2  | 0   |        |            |     |        |         |
|    add_ln16_fu_107_p2             |     |        | add_ln16   | add | fabric | 0       |
|    add_ln17_fu_117_p2             |     |        | add_ln17   | add | fabric | 0       |
|    add_ln19_fu_150_p2             |     |        | add_ln19   | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_32_2  | 0   |        |            |     |        |         |
|    add_ln32_fu_94_p2              |     |        | add_ln32   | add | fabric | 0       |
|    count_1_fu_121_p2              |     |        | count_1    | add | fabric | 0       |
|  + main_Pipeline_VITIS_LOOP_23_3  | 0   |        |            |     |        |         |
|    add_ln23_fu_80_p2              |     |        | add_ln23   | add | fabric | 0       |
|    add_ln24_fu_90_p2              |     |        | add_ln24   | add | fabric | 0       |
|    z_fu_114_p2                    |     |        | z          | sub | fabric | 0       |
|    z_1_fu_119_p2                  |     |        | z_1        | add | fabric | 0       |
+-----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+--------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| Name         | Usage         | Type | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|              |               |      |      |      |        |          |      |         | Banks            |
+--------------+---------------+------+------+------+--------+----------+------+---------+------------------+
| + main       |               |      | 95   | 0    |        |          |      |         |                  |
|   addr_in_U  | ram_1p array  |      | 14   |      |        | addr_in  | auto | 1       | 14, 10000, 1     |
|   w_U        | ram_1p array  |      | 1    |      |        | w        | auto | 1       | 1, 10000, 1      |
|   addr_out_U | ram_1p array  |      | 14   |      |        | addr_out | auto | 1       | 14, 10000, 1     |
|   data_U     | ram_1p array  |      | 32   |      |        | data     | auto | 1       | 32, 10000, 1     |
|   gold_U     | ram_s2p array |      | 32   |      |        | gold     | auto | 1       | 32, 10000, 1     |
|   in_U       | ram_1p array  |      | 1    |      |        | in       | auto | 1       | 1, 10000, 1      |
|   mean_U     | ram_1p array  |      | 1    |      |        | mean     | auto | 1       | 1, 10000, 1      |
+--------------+---------------+------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
  No pragmas found

