Info (10281): Verilog HDL Declaration information at acl_pop.v(62): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/acl_pop.v Line: 62
Warning (10273): Verilog HDL warning at acl_push.v(147): extended using "x" or "z" File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/acl_push.v Line: 147
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at nios_systemqsys_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/nios_systemqsys/submodules/nios_systemqsys_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at acl_pop.v(62): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/SDF_ABC_ACTOR10qsys/submodules/acl_pop.v Line: 62
Warning (10273): Verilog HDL warning at acl_push.v(147): extended using "x" or "z" File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/SDF_ABC_ACTOR10qsys/submodules/acl_push.v Line: 147
Info (10281): Verilog HDL Declaration information at acl_pop.v(62): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/SDF_ABC_ACTORqsys/submodules/acl_pop.v Line: 62
Warning (10273): Verilog HDL warning at acl_push.v(147): extended using "x" or "z" File: /home/soleimanmanteghi/intelFPGA/SDFProject/Repository_SDF_with_nios_imp/QuartusMT/db/ip/SDF_ABC_ACTORqsys/submodules/acl_push.v Line: 147
