{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 non-TLS
#  -string -flagsOSRD
preplace port clk_0 -pg 1 -lvl 0 -x -10 -y 1980 -defaultsOSRD
preplace port rst_0 -pg 1 -lvl 0 -x -10 -y 1900 -defaultsOSRD
preplace port sram_oe_0 -pg 1 -lvl 7 -x 8020 -y 1860 -defaultsOSRD
preplace port sram_we_0 -pg 1 -lvl 7 -x 8020 -y 1880 -defaultsOSRD
preplace port bidir_0 -pg 1 -lvl 7 -x 8020 -y 1800 -defaultsOSRD
preplace port sram_ce_0 -pg 1 -lvl 7 -x 8020 -y 1840 -defaultsOSRD
preplace portBus sram_addr_0 -pg 1 -lvl 7 -x 8020 -y 1900 -defaultsOSRD
preplace portBus dout_0 -pg 1 -lvl 7 -x 8020 -y 1780 -defaultsOSRD
preplace portBus sram_be_0 -pg 1 -lvl 7 -x 8020 -y 1820 -defaultsOSRD
preplace portBus din_0 -pg 1 -lvl 0 -x -10 -y 1830 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 110 -y 1970 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 390 -y 1940 -defaultsOSRD
preplace inst CPUFrontEnd -pg 1 -lvl 3 -x 1030 -y 2072 -defaultsOSRD
preplace inst CPUBackEnd -pg 1 -lvl 3 -x 1030 -y 180 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -x 7590 -y 2570 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -x 7870 -y 2570 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 7274 -y 2540 -defaultsOSRD
preplace inst thinpad_sram_0 -pg 1 -lvl 5 -x 7590 -y 1840 -defaultsOSRD
preplace inst CPUFrontEnd|axi_simple_master_0 -pg 1 -lvl 5 -x 3170 -y 2622 -defaultsOSRD
preplace inst CPUFrontEnd|axi_simple_master_1 -pg 1 -lvl 5 -x 3170 -y 2462 -defaultsOSRD
preplace inst CPUFrontEnd|pc_counter_0 -pg 1 -lvl 2 -x 1630 -y 2362 -defaultsOSRD
preplace inst CPUFrontEnd|if_tlb_fetcher_0 -pg 1 -lvl 3 -x 2180 -y 2372 -defaultsOSRD
preplace inst CPUFrontEnd|if_memory_accessor_0 -pg 1 -lvl 4 -x 2610 -y 2362 -defaultsOSRD
preplace inst CPUFrontEnd|if_insn_queue_0 -pg 1 -lvl 3 -x 2180 -y 2752 -defaultsOSRD
preplace inst CPUFrontEnd|jump_predictor_0 -pg 1 -lvl 5 -x 3170 -y 2182 -defaultsOSRD
preplace inst CPUFrontEnd|branch_predictor_0 -pg 1 -lvl 1 -x 1160 -y 2692 -defaultsOSRD
preplace inst CPUFrontEnd|if_controller_0 -pg 1 -lvl 1 -x 1160 -y 2412 -defaultsOSRD
preplace inst CPUFrontEnd|decoder_0 -pg 1 -lvl 2 -x 1630 -y 2052 -defaultsOSRD
preplace netloc clk_0_1 1 1 4 210 2040 560 2932 3700 2310 7440
preplace netloc rst_0_1 1 2 1 580 190n
preplace netloc rob_0_do_commit 1 2 2 730 490 3650
preplace netloc dispatcher_0_decoder_pop 1 2 2 690 420 3640
preplace netloc if_insn_queue_0_out_valid 1 2 2 670 440 3550
preplace netloc jump_predictor_0_forward_index 1 2 2 680 450 3540
preplace netloc registers_0_bp_query_result 1 2 2 700 460 3620
preplace netloc if_insn_queue_0_next_insn 1 2 2 660 430 3560
preplace netloc rob_0_commit_jump_address 1 2 2 720 480 3630
preplace netloc rob_0_commit_bpfailed 1 2 2 710 470 3610
preplace netloc rst_0_2 1 0 2 10 1900 200
preplace netloc clk_0_2 1 0 1 NJ 1980
preplace netloc clk_wiz_0_locked 1 1 1 N 1980
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 3 570 2942 3670 2300 7450
preplace netloc CPUBackEnd_commit_isjal 1 2 2 620 360 3580
preplace netloc commit_is_jalr_1 1 2 2 650 400 3600
preplace netloc CPUBackEnd_commit_val_rs1 1 2 2 630 380 3570
preplace netloc commit_val_rd_1 1 2 2 640 410 3590
preplace netloc CPUBackEnd_commit_ras_commit_push_item 1 2 2 600 370 3560
preplace netloc CPUBackEnd_commit_branchret 1 2 2 590 350 3540
preplace netloc bp_isbranch_1 1 2 2 610 390 3550
preplace netloc thinpad_sram_0_sram_oe 1 5 2 NJ 1860 NJ
preplace netloc thinpad_sram_0_sram_we 1 5 2 NJ 1880 NJ
preplace netloc thinpad_sram_0_sram_addr 1 5 2 NJ 1900 NJ
preplace netloc thinpad_sram_0_bidir 1 5 2 NJ 1800 NJ
preplace netloc thinpad_sram_0_sram_ce 1 5 2 NJ 1840 NJ
preplace netloc thinpad_sram_0_dout 1 5 2 NJ 1780 NJ
preplace netloc thinpad_sram_0_sram_be 1 5 2 NJ 1820 NJ
preplace netloc din_0_1 1 0 5 NJ 1830 NJ 1830 NJ 1830 NJ 1830 NJ
preplace netloc CPUFrontEnd_M00_AXI1 1 3 1 3690 2390n
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 NJ 2570
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 N 2550
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 7430 1810n
preplace netloc CPUFrontEnd_M00_AXI 1 3 1 3680 2370n
preplace netloc CPUBackEnd_M00_AXI 1 3 1 3660 60n
preplace netloc CPUFrontEnd|if_controller_0_pc_flush 1 1 1 1360 2362n
preplace netloc CPUFrontEnd|if_controller_0_pc_flush_addr 1 1 1 1380 2382n
preplace netloc CPUFrontEnd|if_controller_0_if_tlb_flush 1 1 2 1360J 2462 1930
preplace netloc CPUFrontEnd|if_controller_0_if_mem_flush 1 1 3 1350J 2252 NJ 2252 2410
preplace netloc CPUFrontEnd|if_controller_0_if_queue_flush 1 1 2 1350 2522 1850J
preplace netloc CPUFrontEnd|pc_counter_0_PC 1 2 1 1920 2362n
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_outPC_physical 1 3 1 2420 2322n
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_outPC_virtual 1 3 1 2390 2342n
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_memoryattr 1 3 1 2390 2362n
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_out_tlbmiss 1 3 1 2430 2372n
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_in_ready 1 1 3 1410 2262 NJ 2262 2380
preplace netloc CPUFrontEnd|if_tlb_fetcher_0_out_valid 1 3 1 2430 2412n
preplace netloc CPUFrontEnd|if_memory_accessor_0_in_ready 1 2 3 1960 2512 NJ 2512 2780
preplace netloc CPUFrontEnd|if_memory_accessor_0_outInstruction 1 2 3 1980 2592 NJ 2592 2820
preplace netloc CPUFrontEnd|if_memory_accessor_0_outPC 1 2 3 1990 2602 NJ 2602 2810
preplace netloc CPUFrontEnd|if_memory_accessor_0_outException 1 2 3 1960 2522 NJ 2522 2790
preplace netloc CPUFrontEnd|if_memory_accessor_0_out_valid 1 2 3 1970 2612 NJ 2612 2800
preplace netloc CPUFrontEnd|if_insn_queue_0_in_ready 1 3 1 2430 2432n
preplace netloc CPUFrontEnd|rob_0_do_commit 1 0 5 950 2242 NJ 2242 1890J 2172 NJ 2172 2870
preplace netloc CPUFrontEnd|rob_0_commit_bpfailed 1 0 5 970 2232 NJ 2232 1900J 2222 2420J 2212 2830
preplace netloc CPUFrontEnd|rob_0_commit_jump_address 1 0 1 N 2412
preplace netloc CPUFrontEnd|clk_0_1 1 0 5 970 2572 1370 2472 1940 2232 2440 2192 2900
preplace netloc CPUFrontEnd|rst_0_1 1 0 5 930 2522 1340 2482 1950 2242 2430 2042 NJ
preplace netloc CPUFrontEnd|jump_predictor_0_forward_index 1 5 1 3390 2192n
preplace netloc CPUFrontEnd|registers_0_bp_query_result 1 0 5 940J 2562 NJ 2562 NJ 2562 NJ 2562 2890
preplace netloc CPUFrontEnd|if_insn_queue_0_out_valid 1 3 3 2430 2702 NJ 2702 NJ
preplace netloc CPUFrontEnd|dispatcher_0_decoder_pop 1 0 3 960J 2512 NJ 2512 1860
preplace netloc CPUFrontEnd|if_insn_queue_0_next_insn 1 3 3 2390 2902 NJ 2902 NJ
preplace netloc CPUFrontEnd|m00_axi_aresetn_1 1 0 5 920J 2552 NJ 2552 NJ 2552 NJ 2552 2950
preplace netloc CPUFrontEnd|if_memory_accessor_0_axi_master 1 4 1 2840 2412n
preplace netloc CPUFrontEnd|axi_simple_master_0_axi_slave 1 3 3 2440 2542 NJ 2542 3380
preplace netloc CPUFrontEnd|commit_is_jal_1 1 0 5 NJ 2532 NJ 2532 1840J 2132 NJ 2132 2910
preplace netloc CPUFrontEnd|commit_is_jalr_1 1 0 5 900J 2542 NJ 2542 1880J 2142 NJ 2142 2880
preplace netloc CPUFrontEnd|commit_val_rs1_1 1 0 5 910J 2222 NJ 2222 1860J 2212 2410J 2202 2840
preplace netloc CPUFrontEnd|commit_val_rd_1 1 0 5 890J 2212 NJ 2212 1830J 2162 NJ 2162 2850
preplace netloc CPUFrontEnd|ras_commit_push_item_1 1 0 5 980J 2582 NJ 2582 1910J 2152 NJ 2152 2860
preplace netloc CPUFrontEnd|bp_commit_result_1 1 0 1 910 2692n
preplace netloc CPUFrontEnd|bp_isbranch_1 1 0 1 N 2712
preplace netloc CPUFrontEnd|if_insn_queue_0_decoding_pc 1 1 4 1410 2202 NJ 2202 2400 2182 N
preplace netloc CPUFrontEnd|decoder_0_jp_is_jalr 1 2 3 NJ 2022 NJ 2022 2880
preplace netloc CPUFrontEnd|if_insn_queue_0_decoding_exception 1 1 3 1400 2892 NJ 2892 2370
preplace netloc CPUFrontEnd|if_insn_queue_0_decoding_instruction 1 1 3 1390 2902 NJ 2902 2380
preplace netloc CPUFrontEnd|decoder_0_jp_val_rd 1 2 3 NJ 2082 NJ 2082 2920
preplace netloc CPUFrontEnd|decoder_0_jp_val_rs1 1 2 3 NJ 2062 NJ 2062 2930
preplace netloc CPUFrontEnd|decoder_0_jp_is_jal 1 2 3 NJ 2002 NJ 2002 2940
preplace netloc CPUFrontEnd|decoder_0_do_jp 1 2 3 NJ 1982 NJ 1982 2950
preplace netloc CPUFrontEnd|decoder_0_decoded 1 2 1 1870 1962n
preplace netloc CPUFrontEnd|Conn1 1 5 1 N 2602
preplace netloc CPUFrontEnd|Conn2 1 5 1 N 2442
levelinfo -pg 1 -10 110 390 1030 7274 7590 7870 8020
levelinfo -hier CPUFrontEnd * 1160 1630 2180 2610 3170 *
pagesize -pg 1 -db -bbox -sgen -130 0 8190 4360
pagesize -hier CPUFrontEnd -db -bbox -sgen 860 1902 3420 2912
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"2",
   "da_clkrst_cnt":"11"
}
