/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_MISC_H
#define TRACE_TRACE_HW_MISC_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_ALLWINNER_CPUCFG_CPU_RESET 0
#define TRACE_ALLWINNER_CPUCFG_CPU_RESET_ENABLED 0
#define TRACE_ALLWINNER_CPUCFG_CPU_RESET_BACKEND_DSTATE() (0)
static inline void trace_allwinner_cpucfg_cpu_reset(uint8_t cpu_id, uint32_t reset_addr) {
    (void)cpu_id;
    (void)reset_addr;
}
#define TRACE_ALLWINNER_CPUCFG_READ 0
#define TRACE_ALLWINNER_CPUCFG_READ_ENABLED 0
#define TRACE_ALLWINNER_CPUCFG_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_cpucfg_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_CPUCFG_WRITE 0
#define TRACE_ALLWINNER_CPUCFG_WRITE_ENABLED 0
#define TRACE_ALLWINNER_CPUCFG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_cpucfg_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE 0
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramc_rowmirror_disable(void) {
}
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE 0
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMC_ROWMIRROR_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramc_rowmirror_enable(uint64_t addr) {
    (void)addr;
}
#define TRACE_ALLWINNER_H3_DRAMCOM_READ 0
#define TRACE_ALLWINNER_H3_DRAMCOM_READ_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMCOM_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramcom_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMCOM_WRITE 0
#define TRACE_ALLWINNER_H3_DRAMCOM_WRITE_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMCOM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramcom_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMCTL_READ 0
#define TRACE_ALLWINNER_H3_DRAMCTL_READ_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMCTL_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramctl_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMCTL_WRITE 0
#define TRACE_ALLWINNER_H3_DRAMCTL_WRITE_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMCTL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramctl_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMPHY_READ 0
#define TRACE_ALLWINNER_H3_DRAMPHY_READ_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMPHY_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramphy_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_H3_DRAMPHY_WRITE 0
#define TRACE_ALLWINNER_H3_DRAMPHY_WRITE_ENABLED 0
#define TRACE_ALLWINNER_H3_DRAMPHY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_h3_dramphy_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_detect_cell_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_detect_cell_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_detect_cells_disable(void) {
}
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_DETECT_CELLS_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_detect_cells_enable(void) {
}
#define TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS 0
#define TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_MAP_ROWS_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_map_rows(uint8_t row_bits, uint8_t bank_bits, uint8_t col_bits) {
    (void)row_bits;
    (void)bank_bits;
    (void)col_bits;
}
#define TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL 0
#define TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMC_OFFSET_TO_CELL_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramc_offset_to_cell(uint64_t offset, int row, int bank, int col) {
    (void)offset;
    (void)row;
    (void)bank;
    (void)col;
}
#define TRACE_ALLWINNER_R40_DRAMCOM_READ 0
#define TRACE_ALLWINNER_R40_DRAMCOM_READ_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMCOM_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramcom_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMCOM_WRITE 0
#define TRACE_ALLWINNER_R40_DRAMCOM_WRITE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMCOM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramcom_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMCTL_READ 0
#define TRACE_ALLWINNER_R40_DRAMCTL_READ_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMCTL_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramctl_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMCTL_WRITE 0
#define TRACE_ALLWINNER_R40_DRAMCTL_WRITE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMCTL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramctl_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMPHY_READ 0
#define TRACE_ALLWINNER_R40_DRAMPHY_READ_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMPHY_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramphy_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_R40_DRAMPHY_WRITE 0
#define TRACE_ALLWINNER_R40_DRAMPHY_WRITE_ENABLED 0
#define TRACE_ALLWINNER_R40_DRAMPHY_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_r40_dramphy_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_SID_READ 0
#define TRACE_ALLWINNER_SID_READ_ENABLED 0
#define TRACE_ALLWINNER_SID_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sid_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_SID_WRITE 0
#define TRACE_ALLWINNER_SID_WRITE_ENABLED 0
#define TRACE_ALLWINNER_SID_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sid_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ALLWINNER_SRAMC_READ 0
#define TRACE_ALLWINNER_SRAMC_READ_ENABLED 0
#define TRACE_ALLWINNER_SRAMC_READ_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sramc_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ALLWINNER_SRAMC_WRITE 0
#define TRACE_ALLWINNER_SRAMC_WRITE_ENABLED 0
#define TRACE_ALLWINNER_SRAMC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_allwinner_sramc_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_APC_MEM_READB 0
#define TRACE_APC_MEM_READB_ENABLED 0
#define TRACE_APC_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_apc_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_APC_MEM_WRITEB 0
#define TRACE_APC_MEM_WRITEB_ENABLED 0
#define TRACE_APC_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_apc_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_ARMSSE_CPU_PWRCTRL_READ 0
#define TRACE_ARMSSE_CPU_PWRCTRL_READ_ENABLED 0
#define TRACE_ARMSSE_CPU_PWRCTRL_READ_BACKEND_DSTATE() (0)
static inline void trace_armsse_cpu_pwrctrl_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ARMSSE_CPU_PWRCTRL_WRITE 0
#define TRACE_ARMSSE_CPU_PWRCTRL_WRITE_ENABLED 0
#define TRACE_ARMSSE_CPU_PWRCTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_armsse_cpu_pwrctrl_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ARMSSE_CPUID_READ 0
#define TRACE_ARMSSE_CPUID_READ_ENABLED 0
#define TRACE_ARMSSE_CPUID_READ_BACKEND_DSTATE() (0)
static inline void trace_armsse_cpuid_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ARMSSE_CPUID_WRITE 0
#define TRACE_ARMSSE_CPUID_WRITE_ENABLED 0
#define TRACE_ARMSSE_CPUID_WRITE_BACKEND_DSTATE() (0)
static inline void trace_armsse_cpuid_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ARMSSE_MHU_READ 0
#define TRACE_ARMSSE_MHU_READ_ENABLED 0
#define TRACE_ARMSSE_MHU_READ_BACKEND_DSTATE() (0)
static inline void trace_armsse_mhu_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ARMSSE_MHU_WRITE 0
#define TRACE_ARMSSE_MHU_WRITE_ENABLED 0
#define TRACE_ARMSSE_MHU_WRITE_BACKEND_DSTATE() (0)
static inline void trace_armsse_mhu_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_ASPEED_AST2700_SCU_READ 0
#define TRACE_ASPEED_AST2700_SCU_READ_ENABLED 0
#define TRACE_ASPEED_AST2700_SCU_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_ast2700_scu_read(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_AST2700_SCU_WRITE 0
#define TRACE_ASPEED_AST2700_SCU_WRITE_ENABLED 0
#define TRACE_ASPEED_AST2700_SCU_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_ast2700_scu_write(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_AST2700_SCUIO_READ 0
#define TRACE_ASPEED_AST2700_SCUIO_READ_ENABLED 0
#define TRACE_ASPEED_AST2700_SCUIO_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_ast2700_scuio_read(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_AST2700_SCUIO_WRITE 0
#define TRACE_ASPEED_AST2700_SCUIO_WRITE_ENABLED 0
#define TRACE_ASPEED_AST2700_SCUIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_ast2700_scuio_write(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_HACE_HASH_ADDR 0
#define TRACE_ASPEED_HACE_HASH_ADDR_ENABLED 0
#define TRACE_ASPEED_HACE_HASH_ADDR_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_hash_addr(const char *s, uint64_t addr) {
    (void)s;
    (void)addr;
}
#define TRACE_ASPEED_HACE_HASH_EXECUTE_ACC_MODE 0
#define TRACE_ASPEED_HACE_HASH_EXECUTE_ACC_MODE_ENABLED 0
#define TRACE_ASPEED_HACE_HASH_EXECUTE_ACC_MODE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_hash_execute_acc_mode(bool final_request) {
    (void)final_request;
}
#define TRACE_ASPEED_HACE_HASH_SG 0
#define TRACE_ASPEED_HACE_HASH_SG_ENABLED 0
#define TRACE_ASPEED_HACE_HASH_SG_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_hash_sg(int index, uint64_t list_addr, uint64_t buf_addr, uint32_t len) {
    (void)index;
    (void)list_addr;
    (void)buf_addr;
    (void)len;
}
#define TRACE_ASPEED_HACE_HEXDUMP 0
#define TRACE_ASPEED_HACE_HEXDUMP_ENABLED 0
#define TRACE_ASPEED_HACE_HEXDUMP_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_hexdump(const char *desc, uint32_t offset, char *s) {
    (void)desc;
    (void)offset;
    (void)s;
}
#define TRACE_ASPEED_HACE_READ 0
#define TRACE_ASPEED_HACE_READ_ENABLED 0
#define TRACE_ASPEED_HACE_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_HACE_WRITE 0
#define TRACE_ASPEED_HACE_WRITE_ENABLED 0
#define TRACE_ASPEED_HACE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_hace_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_I3C_DEVICE_READ 0
#define TRACE_ASPEED_I3C_DEVICE_READ_ENABLED 0
#define TRACE_ASPEED_I3C_DEVICE_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_i3c_device_read(uint32_t deviceid, uint64_t offset, uint64_t data) {
    (void)deviceid;
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_I3C_DEVICE_WRITE 0
#define TRACE_ASPEED_I3C_DEVICE_WRITE_ENABLED 0
#define TRACE_ASPEED_I3C_DEVICE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_i3c_device_write(uint32_t deviceid, uint64_t offset, uint64_t data) {
    (void)deviceid;
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_I3C_READ 0
#define TRACE_ASPEED_I3C_READ_ENABLED 0
#define TRACE_ASPEED_I3C_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_i3c_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_I3C_WRITE 0
#define TRACE_ASPEED_I3C_WRITE_ENABLED 0
#define TRACE_ASPEED_I3C_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_i3c_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_PECI_RAISE_INTERRUPT 0
#define TRACE_ASPEED_PECI_RAISE_INTERRUPT_ENABLED 0
#define TRACE_ASPEED_PECI_RAISE_INTERRUPT_BACKEND_DSTATE() (0)
static inline void trace_aspeed_peci_raise_interrupt(uint32_t ctrl, uint32_t status) {
    (void)ctrl;
    (void)status;
}
#define TRACE_ASPEED_PECI_READ 0
#define TRACE_ASPEED_PECI_READ_ENABLED 0
#define TRACE_ASPEED_PECI_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_peci_read(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_PECI_WRITE 0
#define TRACE_ASPEED_PECI_WRITE_ENABLED 0
#define TRACE_ASPEED_PECI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_peci_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_ASPEED_SBC_HANDLE_CMD 0
#define TRACE_ASPEED_SBC_HANDLE_CMD_ENABLED 0
#define TRACE_ASPEED_SBC_HANDLE_CMD_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sbc_handle_cmd(uint32_t cmd, uint32_t addr, bool ret) {
    (void)cmd;
    (void)addr;
    (void)ret;
}
#define TRACE_ASPEED_SBC_IGNORE_CMD 0
#define TRACE_ASPEED_SBC_IGNORE_CMD_ENABLED 0
#define TRACE_ASPEED_SBC_IGNORE_CMD_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sbc_ignore_cmd(uint32_t cmd) {
    (void)cmd;
}
#define TRACE_ASPEED_SBC_OTP_PROG 0
#define TRACE_ASPEED_SBC_OTP_PROG_ENABLED 0
#define TRACE_ASPEED_SBC_OTP_PROG_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sbc_otp_prog(uint32_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_SBC_OTP_READ 0
#define TRACE_ASPEED_SBC_OTP_READ_ENABLED 0
#define TRACE_ASPEED_SBC_OTP_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sbc_otp_read(uint32_t addr, uint32_t value) {
    (void)addr;
    (void)value;
}
#define TRACE_ASPEED_SCU_READ 0
#define TRACE_ASPEED_SCU_READ_ENABLED 0
#define TRACE_ASPEED_SCU_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_scu_read(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SCU_WRITE 0
#define TRACE_ASPEED_SCU_WRITE_ENABLED 0
#define TRACE_ASPEED_SCU_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_scu_write(uint64_t offset, unsigned size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SDMC_READ 0
#define TRACE_ASPEED_SDMC_READ_ENABLED 0
#define TRACE_ASPEED_SDMC_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sdmc_read(uint64_t reg, uint64_t data) {
    (void)reg;
    (void)data;
}
#define TRACE_ASPEED_SDMC_WRITE 0
#define TRACE_ASPEED_SDMC_WRITE_ENABLED 0
#define TRACE_ASPEED_SDMC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sdmc_write(uint64_t reg, uint64_t data) {
    (void)reg;
    (void)data;
}
#define TRACE_ASPEED_SLI_READ 0
#define TRACE_ASPEED_SLI_READ_ENABLED 0
#define TRACE_ASPEED_SLI_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sli_read(uint64_t offset, unsigned int size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SLI_WRITE 0
#define TRACE_ASPEED_SLI_WRITE_ENABLED 0
#define TRACE_ASPEED_SLI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sli_write(uint64_t offset, unsigned int size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SLIIO_READ 0
#define TRACE_ASPEED_SLIIO_READ_ENABLED 0
#define TRACE_ASPEED_SLIIO_READ_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sliio_read(uint64_t offset, unsigned int size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_SLIIO_WRITE 0
#define TRACE_ASPEED_SLIIO_WRITE_ENABLED 0
#define TRACE_ASPEED_SLIIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_sliio_write(uint64_t offset, unsigned int size, uint32_t data) {
    (void)offset;
    (void)size;
    (void)data;
}
#define TRACE_ASPEED_XDMA_WRITE 0
#define TRACE_ASPEED_XDMA_WRITE_ENABLED 0
#define TRACE_ASPEED_XDMA_WRITE_BACKEND_DSTATE() (0)
static inline void trace_aspeed_xdma_write(uint64_t offset, uint64_t data) {
    (void)offset;
    (void)data;
}
#define TRACE_AVR_POWER_READ 0
#define TRACE_AVR_POWER_READ_ENABLED 0
#define TRACE_AVR_POWER_READ_BACKEND_DSTATE() (0)
static inline void trace_avr_power_read(uint8_t value) {
    (void)value;
}
#define TRACE_AVR_POWER_WRITE 0
#define TRACE_AVR_POWER_WRITE_ENABLED 0
#define TRACE_AVR_POWER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_avr_power_write(uint8_t value) {
    (void)value;
}
#define TRACE_AXP2XX_RX 0
#define TRACE_AXP2XX_RX_ENABLED 0
#define TRACE_AXP2XX_RX_BACKEND_DSTATE() (0)
static inline void trace_axp2xx_rx(uint8_t reg, uint8_t data) {
    (void)reg;
    (void)data;
}
#define TRACE_AXP2XX_SELECT 0
#define TRACE_AXP2XX_SELECT_ENABLED 0
#define TRACE_AXP2XX_SELECT_BACKEND_DSTATE() (0)
static inline void trace_axp2xx_select(uint8_t reg) {
    (void)reg;
}
#define TRACE_AXP2XX_TX 0
#define TRACE_AXP2XX_TX_ENABLED 0
#define TRACE_AXP2XX_TX_BACKEND_DSTATE() (0)
static inline void trace_axp2xx_tx(uint8_t reg, uint8_t data) {
    (void)reg;
    (void)data;
}
#define TRACE_BCM2835_CPRMAN_READ 0
#define TRACE_BCM2835_CPRMAN_READ_ENABLED 0
#define TRACE_BCM2835_CPRMAN_READ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_cprman_read(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_BCM2835_CPRMAN_WRITE 0
#define TRACE_BCM2835_CPRMAN_WRITE_ENABLED 0
#define TRACE_BCM2835_CPRMAN_WRITE_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_cprman_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC 0
#define TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_ENABLED 0
#define TRACE_BCM2835_CPRMAN_WRITE_INVALID_MAGIC_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_cprman_write_invalid_magic(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_BCM2835_MBOX_IRQ 0
#define TRACE_BCM2835_MBOX_IRQ_ENABLED 0
#define TRACE_BCM2835_MBOX_IRQ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_mbox_irq(unsigned level) {
    (void)level;
}
#define TRACE_BCM2835_MBOX_PROPERTY 0
#define TRACE_BCM2835_MBOX_PROPERTY_ENABLED 0
#define TRACE_BCM2835_MBOX_PROPERTY_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_mbox_property(uint32_t tag, uint32_t bufsize, size_t resplen) {
    (void)tag;
    (void)bufsize;
    (void)resplen;
}
#define TRACE_BCM2835_MBOX_READ 0
#define TRACE_BCM2835_MBOX_READ_ENABLED 0
#define TRACE_BCM2835_MBOX_READ_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_mbox_read(unsigned int size, uint64_t addr, uint64_t value) {
    (void)size;
    (void)addr;
    (void)value;
}
#define TRACE_BCM2835_MBOX_WRITE 0
#define TRACE_BCM2835_MBOX_WRITE_ENABLED 0
#define TRACE_BCM2835_MBOX_WRITE_BACKEND_DSTATE() (0)
static inline void trace_bcm2835_mbox_write(unsigned int size, uint64_t addr, uint64_t value) {
    (void)size;
    (void)addr;
    (void)value;
}
#define TRACE_CCM_CLOCK_FREQ 0
#define TRACE_CCM_CLOCK_FREQ_ENABLED 0
#define TRACE_CCM_CLOCK_FREQ_BACKEND_DSTATE() (0)
static inline void trace_ccm_clock_freq(uint32_t clock, uint32_t freq) {
    (void)clock;
    (void)freq;
}
#define TRACE_CCM_ENTRY 0
#define TRACE_CCM_ENTRY_ENABLED 0
#define TRACE_CCM_ENTRY_BACKEND_DSTATE() (0)
static inline void trace_ccm_entry(void) {
}
#define TRACE_CCM_FREQ 0
#define TRACE_CCM_FREQ_ENABLED 0
#define TRACE_CCM_FREQ_BACKEND_DSTATE() (0)
static inline void trace_ccm_freq(uint32_t freq) {
    (void)freq;
}
#define TRACE_CCM_READ_REG 0
#define TRACE_CCM_READ_REG_ENABLED 0
#define TRACE_CCM_READ_REG_BACKEND_DSTATE() (0)
static inline void trace_ccm_read_reg(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_CCM_WRITE_REG 0
#define TRACE_CCM_WRITE_REG_ENABLED 0
#define TRACE_CCM_WRITE_REG_BACKEND_DSTATE() (0)
static inline void trace_ccm_write_reg(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_DJMEMC_READ 0
#define TRACE_DJMEMC_READ_ENABLED 0
#define TRACE_DJMEMC_READ_BACKEND_DSTATE() (0)
static inline void trace_djmemc_read(int reg, uint64_t value, unsigned int size) {
    (void)reg;
    (void)value;
    (void)size;
}
#define TRACE_DJMEMC_WRITE 0
#define TRACE_DJMEMC_WRITE_ENABLED 0
#define TRACE_DJMEMC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_djmemc_write(int reg, uint64_t value, unsigned int size) {
    (void)reg;
    (void)value;
    (void)size;
}
#define TRACE_ECC_DIAG_MEM_READB 0
#define TRACE_ECC_DIAG_MEM_READB_ENABLED 0
#define TRACE_ECC_DIAG_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_ecc_diag_mem_readb(uint64_t addr, uint32_t ret) {
    (void)addr;
    (void)ret;
}
#define TRACE_ECC_DIAG_MEM_WRITEB 0
#define TRACE_ECC_DIAG_MEM_WRITEB_ENABLED 0
#define TRACE_ECC_DIAG_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_ecc_diag_mem_writeb(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_ECC_MEM_READL_DR 0
#define TRACE_ECC_MEM_READL_DR_ENABLED 0
#define TRACE_ECC_MEM_READL_DR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_dr(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_ECR0 0
#define TRACE_ECC_MEM_READL_ECR0_ENABLED 0
#define TRACE_ECC_MEM_READL_ECR0_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_ecr0(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_ECR1 0
#define TRACE_ECC_MEM_READL_ECR1_ENABLED 0
#define TRACE_ECC_MEM_READL_ECR1_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_ecr1(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_MDR 0
#define TRACE_ECC_MEM_READL_MDR_ENABLED 0
#define TRACE_ECC_MEM_READL_MDR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_mdr(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_MER 0
#define TRACE_ECC_MEM_READL_MER_ENABLED 0
#define TRACE_ECC_MEM_READL_MER_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_mer(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_MFAR0 0
#define TRACE_ECC_MEM_READL_MFAR0_ENABLED 0
#define TRACE_ECC_MEM_READL_MFAR0_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_mfar0(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_MFAR1 0
#define TRACE_ECC_MEM_READL_MFAR1_ENABLED 0
#define TRACE_ECC_MEM_READL_MFAR1_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_mfar1(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_MFSR 0
#define TRACE_ECC_MEM_READL_MFSR_ENABLED 0
#define TRACE_ECC_MEM_READL_MFSR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_mfsr(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_READL_VCR 0
#define TRACE_ECC_MEM_READL_VCR_ENABLED 0
#define TRACE_ECC_MEM_READL_VCR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_readl_vcr(uint32_t ret) {
    (void)ret;
}
#define TRACE_ECC_MEM_WRITEL_DR 0
#define TRACE_ECC_MEM_WRITEL_DR_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_DR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_dr(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_ECR0 0
#define TRACE_ECC_MEM_WRITEL_ECR0_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_ECR0_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_ecr0(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_ECR1 0
#define TRACE_ECC_MEM_WRITEL_ECR1_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_ECR1_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_ecr1(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_MDR 0
#define TRACE_ECC_MEM_WRITEL_MDR_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_MDR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_mdr(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_MER 0
#define TRACE_ECC_MEM_WRITEL_MER_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_MER_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_mer(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_MFSR 0
#define TRACE_ECC_MEM_WRITEL_MFSR_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_MFSR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_mfsr(uint32_t val) {
    (void)val;
}
#define TRACE_ECC_MEM_WRITEL_VCR 0
#define TRACE_ECC_MEM_WRITEL_VCR_ENABLED 0
#define TRACE_ECC_MEM_WRITEL_VCR_BACKEND_DSTATE() (0)
static inline void trace_ecc_mem_writel_vcr(uint32_t val) {
    (void)val;
}
#define TRACE_EMPTY_SLOT_WRITE 0
#define TRACE_EMPTY_SLOT_WRITE_ENABLED 0
#define TRACE_EMPTY_SLOT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_empty_slot_write(uint64_t addr, unsigned width, uint64_t value, unsigned size, const char *name) {
    (void)addr;
    (void)width;
    (void)value;
    (void)size;
    (void)name;
}
#define TRACE_GRLIB_AHB_PNP_READ 0
#define TRACE_GRLIB_AHB_PNP_READ_ENABLED 0
#define TRACE_GRLIB_AHB_PNP_READ_BACKEND_DSTATE() (0)
static inline void trace_grlib_ahb_pnp_read(uint64_t addr, unsigned size, uint32_t value) {
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_GRLIB_APB_PNP_READ 0
#define TRACE_GRLIB_APB_PNP_READ_ENABLED 0
#define TRACE_GRLIB_APB_PNP_READ_BACKEND_DSTATE() (0)
static inline void trace_grlib_apb_pnp_read(uint64_t addr, unsigned size, uint32_t value) {
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_I2C_ECHO_EVENT 0
#define TRACE_I2C_ECHO_EVENT_ENABLED 0
#define TRACE_I2C_ECHO_EVENT_BACKEND_DSTATE() (0)
static inline void trace_i2c_echo_event(const char *id, const char *event) {
    (void)id;
    (void)event;
}
#define TRACE_I2C_ECHO_RECV 0
#define TRACE_I2C_ECHO_RECV_ENABLED 0
#define TRACE_I2C_ECHO_RECV_BACKEND_DSTATE() (0)
static inline void trace_i2c_echo_recv(const char *id, uint8_t data) {
    (void)id;
    (void)data;
}
#define TRACE_I2C_ECHO_SEND 0
#define TRACE_I2C_ECHO_SEND_ENABLED 0
#define TRACE_I2C_ECHO_SEND_BACKEND_DSTATE() (0)
static inline void trace_i2c_echo_send(const char *id, uint8_t data) {
    (void)id;
    (void)data;
}
#define TRACE_IMX6_ANALOG_GET_PERIPH_CLK 0
#define TRACE_IMX6_ANALOG_GET_PERIPH_CLK_ENABLED 0
#define TRACE_IMX6_ANALOG_GET_PERIPH_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_get_periph_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_ANALOG_GET_PLL2_CLK 0
#define TRACE_IMX6_ANALOG_GET_PLL2_CLK_ENABLED 0
#define TRACE_IMX6_ANALOG_GET_PLL2_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_get_pll2_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK 0
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_ENABLED 0
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD0_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_get_pll2_pfd0_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK 0
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_ENABLED 0
#define TRACE_IMX6_ANALOG_GET_PLL2_PFD2_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_get_pll2_pfd2_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_ANALOG_READ 0
#define TRACE_IMX6_ANALOG_READ_ENABLED 0
#define TRACE_IMX6_ANALOG_READ_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_read(const char *reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_IMX6_ANALOG_WRITE 0
#define TRACE_IMX6_ANALOG_WRITE_ENABLED 0
#define TRACE_IMX6_ANALOG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx6_analog_write(const char *reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_IMX6_CCM_GET_AHB_CLK 0
#define TRACE_IMX6_CCM_GET_AHB_CLK_ENABLED 0
#define TRACE_IMX6_CCM_GET_AHB_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_get_ahb_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY 0
#define TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_ENABLED 0
#define TRACE_IMX6_CCM_GET_CLOCK_FREQUENCY_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_get_clock_frequency(unsigned clock, uint32_t freq) {
    (void)clock;
    (void)freq;
}
#define TRACE_IMX6_CCM_GET_IPG_CLK 0
#define TRACE_IMX6_CCM_GET_IPG_CLK_ENABLED 0
#define TRACE_IMX6_CCM_GET_IPG_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_get_ipg_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_CCM_GET_PER_CLK 0
#define TRACE_IMX6_CCM_GET_PER_CLK_ENABLED 0
#define TRACE_IMX6_CCM_GET_PER_CLK_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_get_per_clk(uint32_t freq) {
    (void)freq;
}
#define TRACE_IMX6_CCM_READ 0
#define TRACE_IMX6_CCM_READ_ENABLED 0
#define TRACE_IMX6_CCM_READ_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_read(const char *reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_IMX6_CCM_RESET 0
#define TRACE_IMX6_CCM_RESET_ENABLED 0
#define TRACE_IMX6_CCM_RESET_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_reset(void) {
}
#define TRACE_IMX6_CCM_WRITE 0
#define TRACE_IMX6_CCM_WRITE_ENABLED 0
#define TRACE_IMX6_CCM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx6_ccm_write(const char *reg, uint32_t value) {
    (void)reg;
    (void)value;
}
#define TRACE_IMX6_CLEAR_RESET_BIT 0
#define TRACE_IMX6_CLEAR_RESET_BIT_ENABLED 0
#define TRACE_IMX6_CLEAR_RESET_BIT_BACKEND_DSTATE() (0)
static inline void trace_imx6_clear_reset_bit(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX6_SRC_READ 0
#define TRACE_IMX6_SRC_READ_ENABLED 0
#define TRACE_IMX6_SRC_READ_BACKEND_DSTATE() (0)
static inline void trace_imx6_src_read(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX6_SRC_RESET 0
#define TRACE_IMX6_SRC_RESET_ENABLED 0
#define TRACE_IMX6_SRC_RESET_BACKEND_DSTATE() (0)
static inline void trace_imx6_src_reset(void) {
}
#define TRACE_IMX6_SRC_WRITE 0
#define TRACE_IMX6_SRC_WRITE_ENABLED 0
#define TRACE_IMX6_SRC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx6_src_write(const char *reg_name, uint64_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX7_GPR_READ 0
#define TRACE_IMX7_GPR_READ_ENABLED 0
#define TRACE_IMX7_GPR_READ_BACKEND_DSTATE() (0)
static inline void trace_imx7_gpr_read(uint64_t offset) {
    (void)offset;
}
#define TRACE_IMX7_GPR_WRITE 0
#define TRACE_IMX7_GPR_WRITE_ENABLED 0
#define TRACE_IMX7_GPR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx7_gpr_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_IMX7_SNVS_READ 0
#define TRACE_IMX7_SNVS_READ_ENABLED 0
#define TRACE_IMX7_SNVS_READ_BACKEND_DSTATE() (0)
static inline void trace_imx7_snvs_read(uint64_t offset, uint64_t value, unsigned size) {
    (void)offset;
    (void)value;
    (void)size;
}
#define TRACE_IMX7_SNVS_WRITE 0
#define TRACE_IMX7_SNVS_WRITE_ENABLED 0
#define TRACE_IMX7_SNVS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx7_snvs_write(uint64_t offset, uint64_t value, unsigned size) {
    (void)offset;
    (void)value;
    (void)size;
}
#define TRACE_IMX7_SRC_READ 0
#define TRACE_IMX7_SRC_READ_ENABLED 0
#define TRACE_IMX7_SRC_READ_BACKEND_DSTATE() (0)
static inline void trace_imx7_src_read(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_IMX7_SRC_WRITE 0
#define TRACE_IMX7_SRC_WRITE_ENABLED 0
#define TRACE_IMX7_SRC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_imx7_src_write(const char *reg_name, uint32_t value) {
    (void)reg_name;
    (void)value;
}
#define TRACE_IOSB_READ 0
#define TRACE_IOSB_READ_ENABLED 0
#define TRACE_IOSB_READ_BACKEND_DSTATE() (0)
static inline void trace_iosb_read(int reg, uint64_t value, unsigned int size) {
    (void)reg;
    (void)value;
    (void)size;
}
#define TRACE_IOSB_WRITE 0
#define TRACE_IOSB_WRITE_ENABLED 0
#define TRACE_IOSB_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iosb_write(int reg, uint64_t value, unsigned int size) {
    (void)reg;
    (void)value;
    (void)size;
}
#define TRACE_IOTKIT_SECCTL_NS_READ 0
#define TRACE_IOTKIT_SECCTL_NS_READ_ENABLED 0
#define TRACE_IOTKIT_SECCTL_NS_READ_BACKEND_DSTATE() (0)
static inline void trace_iotkit_secctl_ns_read(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SECCTL_NS_WRITE 0
#define TRACE_IOTKIT_SECCTL_NS_WRITE_ENABLED 0
#define TRACE_IOTKIT_SECCTL_NS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iotkit_secctl_ns_write(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SECCTL_S_READ 0
#define TRACE_IOTKIT_SECCTL_S_READ_ENABLED 0
#define TRACE_IOTKIT_SECCTL_S_READ_BACKEND_DSTATE() (0)
static inline void trace_iotkit_secctl_s_read(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SECCTL_S_WRITE 0
#define TRACE_IOTKIT_SECCTL_S_WRITE_ENABLED 0
#define TRACE_IOTKIT_SECCTL_S_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iotkit_secctl_s_write(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SYSCTL_READ 0
#define TRACE_IOTKIT_SYSCTL_READ_ENABLED 0
#define TRACE_IOTKIT_SYSCTL_READ_BACKEND_DSTATE() (0)
static inline void trace_iotkit_sysctl_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SYSCTL_RESET 0
#define TRACE_IOTKIT_SYSCTL_RESET_ENABLED 0
#define TRACE_IOTKIT_SYSCTL_RESET_BACKEND_DSTATE() (0)
static inline void trace_iotkit_sysctl_reset(void) {
}
#define TRACE_IOTKIT_SYSCTL_WRITE 0
#define TRACE_IOTKIT_SYSCTL_WRITE_ENABLED 0
#define TRACE_IOTKIT_SYSCTL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iotkit_sysctl_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SYSINFO_READ 0
#define TRACE_IOTKIT_SYSINFO_READ_ENABLED 0
#define TRACE_IOTKIT_SYSINFO_READ_BACKEND_DSTATE() (0)
static inline void trace_iotkit_sysinfo_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IOTKIT_SYSINFO_WRITE 0
#define TRACE_IOTKIT_SYSINFO_WRITE_ENABLED 0
#define TRACE_IOTKIT_SYSINFO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_iotkit_sysinfo_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_FAILURE 0
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_FAILURE_ENABLED 0
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_FAILURE_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_add_vector_failure(uint16_t vector_id, uint32_t vector_fd, uint16_t peer_id) {
    (void)vector_id;
    (void)vector_fd;
    (void)peer_id;
}
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_SUCCESS 0
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_SUCCESS_ENABLED 0
#define TRACE_IVSHMEM_FLAT_ADD_VECTOR_SUCCESS_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_add_vector_success(uint16_t vector_id, uint32_t vector_fd, uint16_t peer_id) {
    (void)vector_id;
    (void)vector_fd;
    (void)peer_id;
}
#define TRACE_IVSHMEM_FLAT_INTERRUPT_INVALID_PEER 0
#define TRACE_IVSHMEM_FLAT_INTERRUPT_INVALID_PEER_ENABLED 0
#define TRACE_IVSHMEM_FLAT_INTERRUPT_INVALID_PEER_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_interrupt_invalid_peer(uint16_t peer_id) {
    (void)peer_id;
}
#define TRACE_IVSHMEM_FLAT_INTERRUPT_PEER 0
#define TRACE_IVSHMEM_FLAT_INTERRUPT_PEER_ENABLED 0
#define TRACE_IVSHMEM_FLAT_INTERRUPT_PEER_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_interrupt_peer(uint16_t peer_id, uint16_t vector_id) {
    (void)peer_id;
    (void)vector_id;
}
#define TRACE_IVSHMEM_FLAT_IRQ_HANDLER 0
#define TRACE_IVSHMEM_FLAT_IRQ_HANDLER_ENABLED 0
#define TRACE_IVSHMEM_FLAT_IRQ_HANDLER_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_irq_handler(uint16_t vector_id) {
    (void)vector_id;
}
#define TRACE_IVSHMEM_FLAT_IRQ_RESOLVED 0
#define TRACE_IVSHMEM_FLAT_IRQ_RESOLVED_ENABLED 0
#define TRACE_IVSHMEM_FLAT_IRQ_RESOLVED_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_irq_resolved(const char *irq_qompath) {
    (void)irq_qompath;
}
#define TRACE_IVSHMEM_FLAT_MMIO_MAP 0
#define TRACE_IVSHMEM_FLAT_MMIO_MAP_ENABLED 0
#define TRACE_IVSHMEM_FLAT_MMIO_MAP_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_mmio_map(uint64_t addr) {
    (void)addr;
}
#define TRACE_IVSHMEM_FLAT_NEW_PEER 0
#define TRACE_IVSHMEM_FLAT_NEW_PEER_ENABLED 0
#define TRACE_IVSHMEM_FLAT_NEW_PEER_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_new_peer(uint16_t peer_id) {
    (void)peer_id;
}
#define TRACE_IVSHMEM_FLAT_PROTO_VER_OWN_ID 0
#define TRACE_IVSHMEM_FLAT_PROTO_VER_OWN_ID_ENABLED 0
#define TRACE_IVSHMEM_FLAT_PROTO_VER_OWN_ID_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_proto_ver_own_id(uint64_t proto_ver, uint16_t peer_id) {
    (void)proto_ver;
    (void)peer_id;
}
#define TRACE_IVSHMEM_FLAT_READ_MMR 0
#define TRACE_IVSHMEM_FLAT_READ_MMR_ENABLED 0
#define TRACE_IVSHMEM_FLAT_READ_MMR_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_read_mmr(uint64_t addr_offset) {
    (void)addr_offset;
}
#define TRACE_IVSHMEM_FLAT_READ_MMR_DOORBELL 0
#define TRACE_IVSHMEM_FLAT_READ_MMR_DOORBELL_ENABLED 0
#define TRACE_IVSHMEM_FLAT_READ_MMR_DOORBELL_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_read_mmr_doorbell(void) {
}
#define TRACE_IVSHMEM_FLAT_READ_WRITE_MMR_INVALID 0
#define TRACE_IVSHMEM_FLAT_READ_WRITE_MMR_INVALID_ENABLED 0
#define TRACE_IVSHMEM_FLAT_READ_WRITE_MMR_INVALID_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_read_write_mmr_invalid(uint64_t addr_offset) {
    (void)addr_offset;
}
#define TRACE_IVSHMEM_FLAT_SHMEM_MAP 0
#define TRACE_IVSHMEM_FLAT_SHMEM_MAP_ENABLED 0
#define TRACE_IVSHMEM_FLAT_SHMEM_MAP_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_shmem_map(uint64_t addr) {
    (void)addr;
}
#define TRACE_IVSHMEM_FLAT_SHMEM_SIZE 0
#define TRACE_IVSHMEM_FLAT_SHMEM_SIZE_ENABLED 0
#define TRACE_IVSHMEM_FLAT_SHMEM_SIZE_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_shmem_size(int fd, uint64_t size) {
    (void)fd;
    (void)size;
}
#define TRACE_IVSHMEM_FLAT_WRITE_MMR 0
#define TRACE_IVSHMEM_FLAT_WRITE_MMR_ENABLED 0
#define TRACE_IVSHMEM_FLAT_WRITE_MMR_BACKEND_DSTATE() (0)
static inline void trace_ivshmem_flat_write_mmr(uint64_t addr_offset) {
    (void)addr_offset;
}
#define TRACE_LASI_CHIP_MEM_VALID 0
#define TRACE_LASI_CHIP_MEM_VALID_ENABLED 0
#define TRACE_LASI_CHIP_MEM_VALID_BACKEND_DSTATE() (0)
static inline void trace_lasi_chip_mem_valid(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LASI_CHIP_READ 0
#define TRACE_LASI_CHIP_READ_ENABLED 0
#define TRACE_LASI_CHIP_READ_BACKEND_DSTATE() (0)
static inline void trace_lasi_chip_read(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LASI_CHIP_WRITE 0
#define TRACE_LASI_CHIP_WRITE_ENABLED 0
#define TRACE_LASI_CHIP_WRITE_BACKEND_DSTATE() (0)
static inline void trace_lasi_chip_write(uint64_t addr, uint32_t val) {
    (void)addr;
    (void)val;
}
#define TRACE_LED_CHANGE_INTENSITY 0
#define TRACE_LED_CHANGE_INTENSITY_ENABLED 0
#define TRACE_LED_CHANGE_INTENSITY_BACKEND_DSTATE() (0)
static inline void trace_led_change_intensity(const char *color, const char *desc, uint8_t old_intensity_percent, uint8_t new_intensity_percent) {
    (void)color;
    (void)desc;
    (void)old_intensity_percent;
    (void)new_intensity_percent;
}
#define TRACE_LED_SET_INTENSITY 0
#define TRACE_LED_SET_INTENSITY_ENABLED 0
#define TRACE_LED_SET_INTENSITY_BACKEND_DSTATE() (0)
static inline void trace_led_set_intensity(const char *color, const char *desc, uint8_t intensity_percent) {
    (void)color;
    (void)desc;
    (void)intensity_percent;
}
#define TRACE_MOS6522_GET_NEXT_IRQ_TIME 0
#define TRACE_MOS6522_GET_NEXT_IRQ_TIME_ENABLED 0
#define TRACE_MOS6522_GET_NEXT_IRQ_TIME_BACKEND_DSTATE() (0)
static inline void trace_mos6522_get_next_irq_time(uint16_t latch, int64_t d, int64_t delta) {
    (void)latch;
    (void)d;
    (void)delta;
}
#define TRACE_MOS6522_READ 0
#define TRACE_MOS6522_READ_ENABLED 0
#define TRACE_MOS6522_READ_BACKEND_DSTATE() (0)
static inline void trace_mos6522_read(uint64_t addr, const char *name, unsigned val) {
    (void)addr;
    (void)name;
    (void)val;
}
#define TRACE_MOS6522_SET_COUNTER 0
#define TRACE_MOS6522_SET_COUNTER_ENABLED 0
#define TRACE_MOS6522_SET_COUNTER_BACKEND_DSTATE() (0)
static inline void trace_mos6522_set_counter(int index, unsigned int val) {
    (void)index;
    (void)val;
}
#define TRACE_MOS6522_SET_SR_INT 0
#define TRACE_MOS6522_SET_SR_INT_ENABLED 0
#define TRACE_MOS6522_SET_SR_INT_BACKEND_DSTATE() (0)
static inline void trace_mos6522_set_sr_int(void) {
}
#define TRACE_MOS6522_WRITE 0
#define TRACE_MOS6522_WRITE_ENABLED 0
#define TRACE_MOS6522_WRITE_BACKEND_DSTATE() (0)
static inline void trace_mos6522_write(uint64_t addr, const char *name, uint64_t val) {
    (void)addr;
    (void)name;
    (void)val;
}
#define TRACE_MPS2_FPGAIO_READ 0
#define TRACE_MPS2_FPGAIO_READ_ENABLED 0
#define TRACE_MPS2_FPGAIO_READ_BACKEND_DSTATE() (0)
static inline void trace_mps2_fpgaio_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_MPS2_FPGAIO_RESET 0
#define TRACE_MPS2_FPGAIO_RESET_ENABLED 0
#define TRACE_MPS2_FPGAIO_RESET_BACKEND_DSTATE() (0)
static inline void trace_mps2_fpgaio_reset(void) {
}
#define TRACE_MPS2_FPGAIO_WRITE 0
#define TRACE_MPS2_FPGAIO_WRITE_ENABLED 0
#define TRACE_MPS2_FPGAIO_WRITE_BACKEND_DSTATE() (0)
static inline void trace_mps2_fpgaio_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_MPS2_SCC_CFG_READ 0
#define TRACE_MPS2_SCC_CFG_READ_ENABLED 0
#define TRACE_MPS2_SCC_CFG_READ_BACKEND_DSTATE() (0)
static inline void trace_mps2_scc_cfg_read(unsigned function, unsigned device, uint32_t value) {
    (void)function;
    (void)device;
    (void)value;
}
#define TRACE_MPS2_SCC_CFG_WRITE 0
#define TRACE_MPS2_SCC_CFG_WRITE_ENABLED 0
#define TRACE_MPS2_SCC_CFG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_mps2_scc_cfg_write(unsigned function, unsigned device, uint32_t value) {
    (void)function;
    (void)device;
    (void)value;
}
#define TRACE_MPS2_SCC_READ 0
#define TRACE_MPS2_SCC_READ_ENABLED 0
#define TRACE_MPS2_SCC_READ_BACKEND_DSTATE() (0)
static inline void trace_mps2_scc_read(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_MPS2_SCC_RESET 0
#define TRACE_MPS2_SCC_RESET_ENABLED 0
#define TRACE_MPS2_SCC_RESET_BACKEND_DSTATE() (0)
static inline void trace_mps2_scc_reset(void) {
}
#define TRACE_MPS2_SCC_WRITE 0
#define TRACE_MPS2_SCC_WRITE_ENABLED 0
#define TRACE_MPS2_SCC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_mps2_scc_write(uint64_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_MSF2_SYSREG_READ 0
#define TRACE_MSF2_SYSREG_READ_ENABLED 0
#define TRACE_MSF2_SYSREG_READ_BACKEND_DSTATE() (0)
static inline void trace_msf2_sysreg_read(uint64_t offset, uint32_t val) {
    (void)offset;
    (void)val;
}
#define TRACE_MSF2_SYSREG_WRITE 0
#define TRACE_MSF2_SYSREG_WRITE_ENABLED 0
#define TRACE_MSF2_SYSREG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_msf2_sysreg_write(uint64_t offset, uint32_t val, uint32_t prev) {
    (void)offset;
    (void)val;
    (void)prev;
}
#define TRACE_MSF2_SYSREG_WRITE_PLL_STATUS 0
#define TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_ENABLED 0
#define TRACE_MSF2_SYSREG_WRITE_PLL_STATUS_BACKEND_DSTATE() (0)
static inline void trace_msf2_sysreg_write_pll_status(void) {
}
#define TRACE_NPCM_CLK_READ 0
#define TRACE_NPCM_CLK_READ_ENABLED 0
#define TRACE_NPCM_CLK_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_clk_read(uint64_t offset, uint32_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_CLK_WRITE 0
#define TRACE_NPCM_CLK_WRITE_ENABLED 0
#define TRACE_NPCM_CLK_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm_clk_write(uint64_t offset, uint32_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_GCR_READ 0
#define TRACE_NPCM_GCR_READ_ENABLED 0
#define TRACE_NPCM_GCR_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm_gcr_read(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_NPCM_GCR_WRITE 0
#define TRACE_NPCM_GCR_WRITE_ENABLED 0
#define TRACE_NPCM_GCR_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm_gcr_write(uint64_t offset, uint64_t value) {
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_MFT_CAPTURE 0
#define TRACE_NPCM7XX_MFT_CAPTURE_ENABLED 0
#define TRACE_NPCM7XX_MFT_CAPTURE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_capture(const char *name, int irq_level) {
    (void)name;
    (void)irq_level;
}
#define TRACE_NPCM7XX_MFT_READ 0
#define TRACE_NPCM7XX_MFT_READ_ENABLED 0
#define TRACE_NPCM7XX_MFT_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_read(const char *name, uint64_t offset, uint16_t value) {
    (void)name;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_MFT_RPM 0
#define TRACE_NPCM7XX_MFT_RPM_ENABLED 0
#define TRACE_NPCM7XX_MFT_RPM_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_rpm(const char *clock, uint32_t clock_hz, int state, int32_t cnt, uint32_t rpm, uint32_t duty) {
    (void)clock;
    (void)clock_hz;
    (void)state;
    (void)cnt;
    (void)rpm;
    (void)duty;
}
#define TRACE_NPCM7XX_MFT_SET_DUTY 0
#define TRACE_NPCM7XX_MFT_SET_DUTY_ENABLED 0
#define TRACE_NPCM7XX_MFT_SET_DUTY_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_set_duty(const char *name, int n, int value) {
    (void)name;
    (void)n;
    (void)value;
}
#define TRACE_NPCM7XX_MFT_UPDATE_CLOCK 0
#define TRACE_NPCM7XX_MFT_UPDATE_CLOCK_ENABLED 0
#define TRACE_NPCM7XX_MFT_UPDATE_CLOCK_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_update_clock(const char *name, uint16_t sel, uint64_t clock_period, uint64_t prescaled_clock_period) {
    (void)name;
    (void)sel;
    (void)clock_period;
    (void)prescaled_clock_period;
}
#define TRACE_NPCM7XX_MFT_WRITE 0
#define TRACE_NPCM7XX_MFT_WRITE_ENABLED 0
#define TRACE_NPCM7XX_MFT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_mft_write(const char *name, uint64_t offset, uint16_t value) {
    (void)name;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_PWM_READ 0
#define TRACE_NPCM7XX_PWM_READ_ENABLED 0
#define TRACE_NPCM7XX_PWM_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_pwm_read(const char *id, uint64_t offset, uint32_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_PWM_UPDATE_DUTY 0
#define TRACE_NPCM7XX_PWM_UPDATE_DUTY_ENABLED 0
#define TRACE_NPCM7XX_PWM_UPDATE_DUTY_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_pwm_update_duty(const char *id, uint8_t index, uint32_t old_value, uint32_t new_value) {
    (void)id;
    (void)index;
    (void)old_value;
    (void)new_value;
}
#define TRACE_NPCM7XX_PWM_UPDATE_FREQ 0
#define TRACE_NPCM7XX_PWM_UPDATE_FREQ_ENABLED 0
#define TRACE_NPCM7XX_PWM_UPDATE_FREQ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_pwm_update_freq(const char *id, uint8_t index, uint32_t old_value, uint32_t new_value) {
    (void)id;
    (void)index;
    (void)old_value;
    (void)new_value;
}
#define TRACE_NPCM7XX_PWM_WRITE 0
#define TRACE_NPCM7XX_PWM_WRITE_ENABLED 0
#define TRACE_NPCM7XX_PWM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_pwm_write(const char *id, uint64_t offset, uint32_t value) {
    (void)id;
    (void)offset;
    (void)value;
}
#define TRACE_NPCM7XX_RNG_READ 0
#define TRACE_NPCM7XX_RNG_READ_ENABLED 0
#define TRACE_NPCM7XX_RNG_READ_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_rng_read(uint64_t offset, uint64_t value, unsigned size) {
    (void)offset;
    (void)value;
    (void)size;
}
#define TRACE_NPCM7XX_RNG_WRITE 0
#define TRACE_NPCM7XX_RNG_WRITE_ENABLED 0
#define TRACE_NPCM7XX_RNG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_npcm7xx_rng_write(uint64_t offset, uint64_t value, unsigned size) {
    (void)offset;
    (void)value;
    (void)size;
}
#define TRACE_SLAVIO_AUX1_MEM_READB 0
#define TRACE_SLAVIO_AUX1_MEM_READB_ENABLED 0
#define TRACE_SLAVIO_AUX1_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_slavio_aux1_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_AUX1_MEM_WRITEB 0
#define TRACE_SLAVIO_AUX1_MEM_WRITEB_ENABLED 0
#define TRACE_SLAVIO_AUX1_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_slavio_aux1_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_AUX2_MEM_READB 0
#define TRACE_SLAVIO_AUX2_MEM_READB_ENABLED 0
#define TRACE_SLAVIO_AUX2_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_slavio_aux2_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_AUX2_MEM_WRITEB 0
#define TRACE_SLAVIO_AUX2_MEM_WRITEB_ENABLED 0
#define TRACE_SLAVIO_AUX2_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_slavio_aux2_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_CFG_MEM_READB 0
#define TRACE_SLAVIO_CFG_MEM_READB_ENABLED 0
#define TRACE_SLAVIO_CFG_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_slavio_cfg_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_CFG_MEM_WRITEB 0
#define TRACE_SLAVIO_CFG_MEM_WRITEB_ENABLED 0
#define TRACE_SLAVIO_CFG_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_slavio_cfg_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_DIAG_MEM_READB 0
#define TRACE_SLAVIO_DIAG_MEM_READB_ENABLED 0
#define TRACE_SLAVIO_DIAG_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_slavio_diag_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_DIAG_MEM_WRITEB 0
#define TRACE_SLAVIO_DIAG_MEM_WRITEB_ENABLED 0
#define TRACE_SLAVIO_DIAG_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_slavio_diag_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_LED_MEM_READW 0
#define TRACE_SLAVIO_LED_MEM_READW_ENABLED 0
#define TRACE_SLAVIO_LED_MEM_READW_BACKEND_DSTATE() (0)
static inline void trace_slavio_led_mem_readw(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_LED_MEM_WRITEW 0
#define TRACE_SLAVIO_LED_MEM_WRITEW_ENABLED 0
#define TRACE_SLAVIO_LED_MEM_WRITEW_BACKEND_DSTATE() (0)
static inline void trace_slavio_led_mem_writew(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_MDM_MEM_READB 0
#define TRACE_SLAVIO_MDM_MEM_READB_ENABLED 0
#define TRACE_SLAVIO_MDM_MEM_READB_BACKEND_DSTATE() (0)
static inline void trace_slavio_mdm_mem_readb(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_MDM_MEM_WRITEB 0
#define TRACE_SLAVIO_MDM_MEM_WRITEB_ENABLED 0
#define TRACE_SLAVIO_MDM_MEM_WRITEB_BACKEND_DSTATE() (0)
static inline void trace_slavio_mdm_mem_writeb(uint32_t val) {
    (void)val;
}
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER 0
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_ENABLED 0
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_BACKEND_DSTATE() (0)
static inline void trace_slavio_misc_update_irq_lower(void) {
}
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE 0
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_ENABLED 0
#define TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_BACKEND_DSTATE() (0)
static inline void trace_slavio_misc_update_irq_raise(void) {
}
#define TRACE_SLAVIO_SET_POWER_FAIL 0
#define TRACE_SLAVIO_SET_POWER_FAIL_ENABLED 0
#define TRACE_SLAVIO_SET_POWER_FAIL_BACKEND_DSTATE() (0)
static inline void trace_slavio_set_power_fail(int power_failing, uint8_t config) {
    (void)power_failing;
    (void)config;
}
#define TRACE_SLAVIO_SYSCTRL_MEM_READL 0
#define TRACE_SLAVIO_SYSCTRL_MEM_READL_ENABLED 0
#define TRACE_SLAVIO_SYSCTRL_MEM_READL_BACKEND_DSTATE() (0)
static inline void trace_slavio_sysctrl_mem_readl(uint32_t ret) {
    (void)ret;
}
#define TRACE_SLAVIO_SYSCTRL_MEM_WRITEL 0
#define TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_ENABLED 0
#define TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_BACKEND_DSTATE() (0)
static inline void trace_slavio_sysctrl_mem_writel(uint32_t val) {
    (void)val;
}
#define TRACE_STM32_RCC_PULSE_ENABLE 0
#define TRACE_STM32_RCC_PULSE_ENABLE_ENABLED 0
#define TRACE_STM32_RCC_PULSE_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_stm32_rcc_pulse_enable(int line, int level) {
    (void)line;
    (void)level;
}
#define TRACE_STM32_RCC_PULSE_RESET 0
#define TRACE_STM32_RCC_PULSE_RESET_ENABLED 0
#define TRACE_STM32_RCC_PULSE_RESET_BACKEND_DSTATE() (0)
static inline void trace_stm32_rcc_pulse_reset(int line, int level) {
    (void)line;
    (void)level;
}
#define TRACE_STM32_RCC_READ 0
#define TRACE_STM32_RCC_READ_ENABLED 0
#define TRACE_STM32_RCC_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32_rcc_read(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32_RCC_WRITE 0
#define TRACE_STM32_RCC_WRITE_ENABLED 0
#define TRACE_STM32_RCC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32_rcc_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32F4XX_EXTI_READ 0
#define TRACE_STM32F4XX_EXTI_READ_ENABLED 0
#define TRACE_STM32F4XX_EXTI_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_exti_read(uint64_t addr) {
    (void)addr;
}
#define TRACE_STM32F4XX_EXTI_SET_IRQ 0
#define TRACE_STM32F4XX_EXTI_SET_IRQ_ENABLED 0
#define TRACE_STM32F4XX_EXTI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_exti_set_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_STM32F4XX_EXTI_WRITE 0
#define TRACE_STM32F4XX_EXTI_WRITE_ENABLED 0
#define TRACE_STM32F4XX_EXTI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_exti_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32F4XX_PULSE_EXTI 0
#define TRACE_STM32F4XX_PULSE_EXTI_ENABLED 0
#define TRACE_STM32F4XX_PULSE_EXTI_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_pulse_exti(int irq) {
    (void)irq;
}
#define TRACE_STM32F4XX_SYSCFG_READ 0
#define TRACE_STM32F4XX_SYSCFG_READ_ENABLED 0
#define TRACE_STM32F4XX_SYSCFG_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_syscfg_read(uint64_t addr) {
    (void)addr;
}
#define TRACE_STM32F4XX_SYSCFG_SET_IRQ 0
#define TRACE_STM32F4XX_SYSCFG_SET_IRQ_ENABLED 0
#define TRACE_STM32F4XX_SYSCFG_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_syscfg_set_irq(int gpio, int line, int level) {
    (void)gpio;
    (void)line;
    (void)level;
}
#define TRACE_STM32F4XX_SYSCFG_WRITE 0
#define TRACE_STM32F4XX_SYSCFG_WRITE_ENABLED 0
#define TRACE_STM32F4XX_SYSCFG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32f4xx_syscfg_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_EXTI_READ 0
#define TRACE_STM32L4X5_EXTI_READ_ENABLED 0
#define TRACE_STM32L4X5_EXTI_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_exti_read(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_EXTI_SET_IRQ 0
#define TRACE_STM32L4X5_EXTI_SET_IRQ_ENABLED 0
#define TRACE_STM32L4X5_EXTI_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_exti_set_irq(int irq, int level) {
    (void)irq;
    (void)level;
}
#define TRACE_STM32L4X5_EXTI_WRITE 0
#define TRACE_STM32L4X5_EXTI_WRITE_ENABLED 0
#define TRACE_STM32L4X5_EXTI_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_exti_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_RCC_MUX_DISABLE 0
#define TRACE_STM32L4X5_RCC_MUX_DISABLE_ENABLED 0
#define TRACE_STM32L4X5_RCC_MUX_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_mux_disable(uint32_t mux_id) {
    (void)mux_id;
}
#define TRACE_STM32L4X5_RCC_MUX_ENABLE 0
#define TRACE_STM32L4X5_RCC_MUX_ENABLE_ENABLED 0
#define TRACE_STM32L4X5_RCC_MUX_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_mux_enable(uint32_t mux_id) {
    (void)mux_id;
}
#define TRACE_STM32L4X5_RCC_MUX_SET_FACTOR 0
#define TRACE_STM32L4X5_RCC_MUX_SET_FACTOR_ENABLED 0
#define TRACE_STM32L4X5_RCC_MUX_SET_FACTOR_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_mux_set_factor(uint32_t mux_id, uint32_t old_multiplier, uint32_t new_multiplier, uint32_t old_divider, uint32_t new_divider) {
    (void)mux_id;
    (void)old_multiplier;
    (void)new_multiplier;
    (void)old_divider;
    (void)new_divider;
}
#define TRACE_STM32L4X5_RCC_MUX_SET_SRC 0
#define TRACE_STM32L4X5_RCC_MUX_SET_SRC_ENABLED 0
#define TRACE_STM32L4X5_RCC_MUX_SET_SRC_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_mux_set_src(uint32_t mux_id, uint32_t old_src, uint32_t new_src) {
    (void)mux_id;
    (void)old_src;
    (void)new_src;
}
#define TRACE_STM32L4X5_RCC_MUX_UPDATE 0
#define TRACE_STM32L4X5_RCC_MUX_UPDATE_ENABLED 0
#define TRACE_STM32L4X5_RCC_MUX_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_mux_update(uint32_t mux_id, uint32_t src, uint64_t src_freq, uint32_t multiplier, uint32_t divider) {
    (void)mux_id;
    (void)src;
    (void)src_freq;
    (void)multiplier;
    (void)divider;
}
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_DISABLE 0
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_DISABLE_ENABLED 0
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_DISABLE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_pll_channel_disable(uint32_t pll_id, uint32_t channel_id) {
    (void)pll_id;
    (void)channel_id;
}
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_ENABLE 0
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_ENABLE_ENABLED 0
#define TRACE_STM32L4X5_RCC_PLL_CHANNEL_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_pll_channel_enable(uint32_t pll_id, uint32_t channel_id) {
    (void)pll_id;
    (void)channel_id;
}
#define TRACE_STM32L4X5_RCC_PLL_SET_CHANNEL_DIVIDER 0
#define TRACE_STM32L4X5_RCC_PLL_SET_CHANNEL_DIVIDER_ENABLED 0
#define TRACE_STM32L4X5_RCC_PLL_SET_CHANNEL_DIVIDER_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_pll_set_channel_divider(uint32_t pll_id, uint32_t channel_id, uint32_t old_divider, uint32_t new_divider) {
    (void)pll_id;
    (void)channel_id;
    (void)old_divider;
    (void)new_divider;
}
#define TRACE_STM32L4X5_RCC_PLL_SET_VCO_MULTIPLIER 0
#define TRACE_STM32L4X5_RCC_PLL_SET_VCO_MULTIPLIER_ENABLED 0
#define TRACE_STM32L4X5_RCC_PLL_SET_VCO_MULTIPLIER_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_pll_set_vco_multiplier(uint32_t pll_id, uint32_t old_multiplier, uint32_t new_multiplier) {
    (void)pll_id;
    (void)old_multiplier;
    (void)new_multiplier;
}
#define TRACE_STM32L4X5_RCC_PLL_UPDATE 0
#define TRACE_STM32L4X5_RCC_PLL_UPDATE_ENABLED 0
#define TRACE_STM32L4X5_RCC_PLL_UPDATE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_pll_update(uint32_t pll_id, uint32_t channel_id, uint64_t vco_freq, uint64_t old_freq, uint64_t new_freq) {
    (void)pll_id;
    (void)channel_id;
    (void)vco_freq;
    (void)old_freq;
    (void)new_freq;
}
#define TRACE_STM32L4X5_RCC_READ 0
#define TRACE_STM32L4X5_RCC_READ_ENABLED 0
#define TRACE_STM32L4X5_RCC_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_read(uint64_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_RCC_WRITE 0
#define TRACE_STM32L4X5_RCC_WRITE_ENABLED 0
#define TRACE_STM32L4X5_RCC_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_rcc_write(uint64_t addr, uint32_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_STM32L4X5_SYSCFG_FORWARD_EXTI 0
#define TRACE_STM32L4X5_SYSCFG_FORWARD_EXTI_ENABLED 0
#define TRACE_STM32L4X5_SYSCFG_FORWARD_EXTI_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_syscfg_forward_exti(int irq) {
    (void)irq;
}
#define TRACE_STM32L4X5_SYSCFG_READ 0
#define TRACE_STM32L4X5_SYSCFG_READ_ENABLED 0
#define TRACE_STM32L4X5_SYSCFG_READ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_syscfg_read(uint64_t addr) {
    (void)addr;
}
#define TRACE_STM32L4X5_SYSCFG_SET_IRQ 0
#define TRACE_STM32L4X5_SYSCFG_SET_IRQ_ENABLED 0
#define TRACE_STM32L4X5_SYSCFG_SET_IRQ_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_syscfg_set_irq(int gpio, int line, int level) {
    (void)gpio;
    (void)line;
    (void)level;
}
#define TRACE_STM32L4X5_SYSCFG_WRITE 0
#define TRACE_STM32L4X5_SYSCFG_WRITE_ENABLED 0
#define TRACE_STM32L4X5_SYSCFG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_stm32l4x5_syscfg_write(uint64_t addr, uint64_t data) {
    (void)addr;
    (void)data;
}
#define TRACE_TZ_MPC_IOMMU_NOTIFY 0
#define TRACE_TZ_MPC_IOMMU_NOTIFY_ENABLED 0
#define TRACE_TZ_MPC_IOMMU_NOTIFY_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_iommu_notify(uint64_t addr) {
    (void)addr;
}
#define TRACE_TZ_MPC_MEM_BLOCKED_READ 0
#define TRACE_TZ_MPC_MEM_BLOCKED_READ_ENABLED 0
#define TRACE_TZ_MPC_MEM_BLOCKED_READ_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_mem_blocked_read(uint64_t addr, unsigned size, bool secure) {
    (void)addr;
    (void)size;
    (void)secure;
}
#define TRACE_TZ_MPC_MEM_BLOCKED_WRITE 0
#define TRACE_TZ_MPC_MEM_BLOCKED_WRITE_ENABLED 0
#define TRACE_TZ_MPC_MEM_BLOCKED_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_mem_blocked_write(uint64_t addr, uint64_t data, unsigned size, bool secure) {
    (void)addr;
    (void)data;
    (void)size;
    (void)secure;
}
#define TRACE_TZ_MPC_REG_READ 0
#define TRACE_TZ_MPC_REG_READ_ENABLED 0
#define TRACE_TZ_MPC_REG_READ_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_reg_read(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_TZ_MPC_REG_WRITE 0
#define TRACE_TZ_MPC_REG_WRITE_ENABLED 0
#define TRACE_TZ_MPC_REG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_reg_write(uint32_t offset, uint64_t data, unsigned size) {
    (void)offset;
    (void)data;
    (void)size;
}
#define TRACE_TZ_MPC_TRANSLATE 0
#define TRACE_TZ_MPC_TRANSLATE_ENABLED 0
#define TRACE_TZ_MPC_TRANSLATE_BACKEND_DSTATE() (0)
static inline void trace_tz_mpc_translate(uint64_t addr, int flags, const char *idx, const char *res) {
    (void)addr;
    (void)flags;
    (void)idx;
    (void)res;
}
#define TRACE_TZ_MSC_ACCESS_BLOCKED 0
#define TRACE_TZ_MSC_ACCESS_BLOCKED_ENABLED 0
#define TRACE_TZ_MSC_ACCESS_BLOCKED_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_access_blocked(uint64_t offset) {
    (void)offset;
}
#define TRACE_TZ_MSC_CFG_NONSEC 0
#define TRACE_TZ_MSC_CFG_NONSEC_ENABLED 0
#define TRACE_TZ_MSC_CFG_NONSEC_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_cfg_nonsec(int level) {
    (void)level;
}
#define TRACE_TZ_MSC_CFG_SEC_RESP 0
#define TRACE_TZ_MSC_CFG_SEC_RESP_ENABLED 0
#define TRACE_TZ_MSC_CFG_SEC_RESP_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_cfg_sec_resp(int level) {
    (void)level;
}
#define TRACE_TZ_MSC_IRQ_CLEAR 0
#define TRACE_TZ_MSC_IRQ_CLEAR_ENABLED 0
#define TRACE_TZ_MSC_IRQ_CLEAR_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_irq_clear(int level) {
    (void)level;
}
#define TRACE_TZ_MSC_RESET 0
#define TRACE_TZ_MSC_RESET_ENABLED 0
#define TRACE_TZ_MSC_RESET_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_reset(void) {
}
#define TRACE_TZ_MSC_UPDATE_IRQ 0
#define TRACE_TZ_MSC_UPDATE_IRQ_ENABLED 0
#define TRACE_TZ_MSC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_tz_msc_update_irq(int level) {
    (void)level;
}
#define TRACE_TZ_PPC_CFG_AP 0
#define TRACE_TZ_PPC_CFG_AP_ENABLED 0
#define TRACE_TZ_PPC_CFG_AP_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_cfg_ap(int n, int level) {
    (void)n;
    (void)level;
}
#define TRACE_TZ_PPC_CFG_NONSEC 0
#define TRACE_TZ_PPC_CFG_NONSEC_ENABLED 0
#define TRACE_TZ_PPC_CFG_NONSEC_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_cfg_nonsec(int n, int level) {
    (void)n;
    (void)level;
}
#define TRACE_TZ_PPC_CFG_SEC_RESP 0
#define TRACE_TZ_PPC_CFG_SEC_RESP_ENABLED 0
#define TRACE_TZ_PPC_CFG_SEC_RESP_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_cfg_sec_resp(int level) {
    (void)level;
}
#define TRACE_TZ_PPC_IRQ_CLEAR 0
#define TRACE_TZ_PPC_IRQ_CLEAR_ENABLED 0
#define TRACE_TZ_PPC_IRQ_CLEAR_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_irq_clear(int level) {
    (void)level;
}
#define TRACE_TZ_PPC_IRQ_ENABLE 0
#define TRACE_TZ_PPC_IRQ_ENABLE_ENABLED 0
#define TRACE_TZ_PPC_IRQ_ENABLE_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_irq_enable(int level) {
    (void)level;
}
#define TRACE_TZ_PPC_READ_BLOCKED 0
#define TRACE_TZ_PPC_READ_BLOCKED_ENABLED 0
#define TRACE_TZ_PPC_READ_BLOCKED_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_read_blocked(int n, uint64_t offset, bool secure, bool user) {
    (void)n;
    (void)offset;
    (void)secure;
    (void)user;
}
#define TRACE_TZ_PPC_RESET 0
#define TRACE_TZ_PPC_RESET_ENABLED 0
#define TRACE_TZ_PPC_RESET_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_reset(void) {
}
#define TRACE_TZ_PPC_UPDATE_IRQ 0
#define TRACE_TZ_PPC_UPDATE_IRQ_ENABLED 0
#define TRACE_TZ_PPC_UPDATE_IRQ_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_update_irq(int level) {
    (void)level;
}
#define TRACE_TZ_PPC_WRITE_BLOCKED 0
#define TRACE_TZ_PPC_WRITE_BLOCKED_ENABLED 0
#define TRACE_TZ_PPC_WRITE_BLOCKED_BACKEND_DSTATE() (0)
static inline void trace_tz_ppc_write_blocked(int n, uint64_t offset, bool secure, bool user) {
    (void)n;
    (void)offset;
    (void)secure;
    (void)user;
}
#define TRACE_VIA1_ADB_NETBSD_ENUM_HACK 0
#define TRACE_VIA1_ADB_NETBSD_ENUM_HACK_ENABLED 0
#define TRACE_VIA1_ADB_NETBSD_ENUM_HACK_BACKEND_DSTATE() (0)
static inline void trace_via1_adb_netbsd_enum_hack(void) {
}
#define TRACE_VIA1_ADB_POLL 0
#define TRACE_VIA1_ADB_POLL_ENABLED 0
#define TRACE_VIA1_ADB_POLL_BACKEND_DSTATE() (0)
static inline void trace_via1_adb_poll(uint8_t data, const char *vadbint, int status, int index, int size) {
    (void)data;
    (void)vadbint;
    (void)status;
    (void)index;
    (void)size;
}
#define TRACE_VIA1_ADB_RECEIVE 0
#define TRACE_VIA1_ADB_RECEIVE_ENABLED 0
#define TRACE_VIA1_ADB_RECEIVE_BACKEND_DSTATE() (0)
static inline void trace_via1_adb_receive(const char *state, uint8_t data, const char *vadbint, int status, int index, int size) {
    (void)state;
    (void)data;
    (void)vadbint;
    (void)status;
    (void)index;
    (void)size;
}
#define TRACE_VIA1_ADB_SEND 0
#define TRACE_VIA1_ADB_SEND_ENABLED 0
#define TRACE_VIA1_ADB_SEND_BACKEND_DSTATE() (0)
static inline void trace_via1_adb_send(const char *state, uint8_t data, const char *vadbint) {
    (void)state;
    (void)data;
    (void)vadbint;
}
#define TRACE_VIA1_AUXMODE 0
#define TRACE_VIA1_AUXMODE_ENABLED 0
#define TRACE_VIA1_AUXMODE_BACKEND_DSTATE() (0)
static inline void trace_via1_auxmode(int mode) {
    (void)mode;
}
#define TRACE_VIA1_RTC_CMD_INVALID 0
#define TRACE_VIA1_RTC_CMD_INVALID_ENABLED 0
#define TRACE_VIA1_RTC_CMD_INVALID_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_invalid(int value) {
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_PRAM_READ 0
#define TRACE_VIA1_RTC_CMD_PRAM_READ_ENABLED 0
#define TRACE_VIA1_RTC_CMD_PRAM_READ_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_pram_read(int addr, int value) {
    (void)addr;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_READ 0
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_ENABLED 0
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_READ_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_pram_sect_read(int sector, int offset, int addr, int value) {
    (void)sector;
    (void)offset;
    (void)addr;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE 0
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_ENABLED 0
#define TRACE_VIA1_RTC_CMD_PRAM_SECT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_pram_sect_write(int sector, int offset, int addr, int value) {
    (void)sector;
    (void)offset;
    (void)addr;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_PRAM_WRITE 0
#define TRACE_VIA1_RTC_CMD_PRAM_WRITE_ENABLED 0
#define TRACE_VIA1_RTC_CMD_PRAM_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_pram_write(int addr, int value) {
    (void)addr;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_SECONDS_READ 0
#define TRACE_VIA1_RTC_CMD_SECONDS_READ_ENABLED 0
#define TRACE_VIA1_RTC_CMD_SECONDS_READ_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_seconds_read(int reg, int value) {
    (void)reg;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_SECONDS_WRITE 0
#define TRACE_VIA1_RTC_CMD_SECONDS_WRITE_ENABLED 0
#define TRACE_VIA1_RTC_CMD_SECONDS_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_seconds_write(int reg, int value) {
    (void)reg;
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_TEST_WRITE 0
#define TRACE_VIA1_RTC_CMD_TEST_WRITE_ENABLED 0
#define TRACE_VIA1_RTC_CMD_TEST_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_test_write(int value) {
    (void)value;
}
#define TRACE_VIA1_RTC_CMD_WPROTECT_WRITE 0
#define TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_ENABLED 0
#define TRACE_VIA1_RTC_CMD_WPROTECT_WRITE_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_cmd_wprotect_write(int value) {
    (void)value;
}
#define TRACE_VIA1_RTC_INTERNAL_CMD 0
#define TRACE_VIA1_RTC_INTERNAL_CMD_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_CMD_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_cmd(int cmd) {
    (void)cmd;
}
#define TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD 0
#define TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_IGNORE_CMD_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_ignore_cmd(int cmd) {
    (void)cmd;
}
#define TRACE_VIA1_RTC_INTERNAL_SET_ALT 0
#define TRACE_VIA1_RTC_INTERNAL_SET_ALT_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_SET_ALT_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_set_alt(int alt, int sector, int offset) {
    (void)alt;
    (void)sector;
    (void)offset;
}
#define TRACE_VIA1_RTC_INTERNAL_SET_CMD 0
#define TRACE_VIA1_RTC_INTERNAL_SET_CMD_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_SET_CMD_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_set_cmd(int cmd) {
    (void)cmd;
}
#define TRACE_VIA1_RTC_INTERNAL_STATUS 0
#define TRACE_VIA1_RTC_INTERNAL_STATUS_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_STATUS_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_status(int cmd, int alt, int value) {
    (void)cmd;
    (void)alt;
    (void)value;
}
#define TRACE_VIA1_RTC_INTERNAL_TIME 0
#define TRACE_VIA1_RTC_INTERNAL_TIME_ENABLED 0
#define TRACE_VIA1_RTC_INTERNAL_TIME_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_internal_time(uint32_t time) {
    (void)time;
}
#define TRACE_VIA1_RTC_UPDATE_DATA_IN 0
#define TRACE_VIA1_RTC_UPDATE_DATA_IN_ENABLED 0
#define TRACE_VIA1_RTC_UPDATE_DATA_IN_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_update_data_in(int count, int value) {
    (void)count;
    (void)value;
}
#define TRACE_VIA1_RTC_UPDATE_DATA_OUT 0
#define TRACE_VIA1_RTC_UPDATE_DATA_OUT_ENABLED 0
#define TRACE_VIA1_RTC_UPDATE_DATA_OUT_BACKEND_DSTATE() (0)
static inline void trace_via1_rtc_update_data_out(int count, int value) {
    (void)count;
    (void)value;
}
#define TRACE_VIA1_TIMER_HACK_STATE 0
#define TRACE_VIA1_TIMER_HACK_STATE_ENABLED 0
#define TRACE_VIA1_TIMER_HACK_STATE_BACKEND_DSTATE() (0)
static inline void trace_via1_timer_hack_state(int state) {
    (void)state;
}
#define TRACE_VIRT_CTRL_INSTANCE_INIT 0
#define TRACE_VIRT_CTRL_INSTANCE_INIT_ENABLED 0
#define TRACE_VIRT_CTRL_INSTANCE_INIT_BACKEND_DSTATE() (0)
static inline void trace_virt_ctrl_instance_init(void *dev) {
    (void)dev;
}
#define TRACE_VIRT_CTRL_READ 0
#define TRACE_VIRT_CTRL_READ_ENABLED 0
#define TRACE_VIRT_CTRL_READ_BACKEND_DSTATE() (0)
static inline void trace_virt_ctrl_read(void *dev, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)addr;
    (void)size;
    (void)value;
}
#define TRACE_VIRT_CTRL_REALIZE 0
#define TRACE_VIRT_CTRL_REALIZE_ENABLED 0
#define TRACE_VIRT_CTRL_REALIZE_BACKEND_DSTATE() (0)
static inline void trace_virt_ctrl_realize(void *dev) {
    (void)dev;
}
#define TRACE_VIRT_CTRL_RESET 0
#define TRACE_VIRT_CTRL_RESET_ENABLED 0
#define TRACE_VIRT_CTRL_RESET_BACKEND_DSTATE() (0)
static inline void trace_virt_ctrl_reset(void *dev) {
    (void)dev;
}
#define TRACE_VIRT_CTRL_WRITE 0
#define TRACE_VIRT_CTRL_WRITE_ENABLED 0
#define TRACE_VIRT_CTRL_WRITE_BACKEND_DSTATE() (0)
static inline void trace_virt_ctrl_write(void *dev, unsigned int addr, unsigned int size, uint64_t value) {
    (void)dev;
    (void)addr;
    (void)size;
    (void)value;
}

#endif