From eccb0336f8e8884ffc94cfd3735665d2ef09660c Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Thu, 21 Jun 2012 16:37:42 -0700
Subject: [PATCH 090/337] MIPS: OCTEON: Add register definitions for
 Interlaken interface

Based On SDK 3.0.0-482

These are needed by follow-on patches.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Corey Minyard <cminyard@mvista.com>
Signed-off-by: Jack Tan <jack.tan@windriver.com>
---
 arch/mips/include/asm/octeon/cvmx-ilk-defs.h | 1975 ++++++++++++++++++++++++++
 1 files changed, 1975 insertions(+), 0 deletions(-)
 create mode 100644 arch/mips/include/asm/octeon/cvmx-ilk-defs.h

diff --git a/arch/mips/include/asm/octeon/cvmx-ilk-defs.h b/arch/mips/include/asm/octeon/cvmx-ilk-defs.h
new file mode 100644
index 0000000..af43b0c
--- /dev/null
+++ b/arch/mips/include/asm/octeon/cvmx-ilk-defs.h
@@ -0,0 +1,1975 @@
+/***********************license start***************
+ * Author:Cavium Inc.
+ *
+ * Contact:support@cavium.com
+ * This file is part of the OCTEON SDK
+ *
+ * Copyright (c) 2003-2012 Cavium Inc.
+ *
+ * This file is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License, Version 2, as
+ * published by the Free Software Foundation.
+ *
+ * This file is distributed in the hope that it will be useful, but
+ * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
+ * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
+ * NONINFRINGEMENT.  See the GNU General Public License for more
+ * details.
+ *
+ * You should have received a copy of the GNU General Public License
+ * along with this file; if not, write to the Free Software
+ * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
+ * or visit http://www.gnu.org/licenses/.
+ *
+ * This file may also be available under a different license from Cavium.
+ * Contact Cavium Inc. for more information
+ ***********************license end**************************************/
+
+#ifndef __CVMX_ILK_DEFS_H__
+#define __CVMX_ILK_DEFS_H__
+
+#define CVMX_ILK_BIST_SUM (CVMX_ADD_IO_SEG(0x0001180014000038ull))
+#define CVMX_ILK_GBL_CFG (CVMX_ADD_IO_SEG(0x0001180014000000ull))
+#define CVMX_ILK_GBL_INT (CVMX_ADD_IO_SEG(0x0001180014000008ull))
+#define CVMX_ILK_GBL_INT_EN (CVMX_ADD_IO_SEG(0x0001180014000010ull))
+#define CVMX_ILK_INT_SUM (CVMX_ADD_IO_SEG(0x0001180014000030ull))
+#define CVMX_ILK_LNE_DBG (CVMX_ADD_IO_SEG(0x0001180014030008ull))
+#define CVMX_ILK_LNE_STS_MSG (CVMX_ADD_IO_SEG(0x0001180014030000ull))
+#define CVMX_ILK_RXF_IDX_PMAP (CVMX_ADD_IO_SEG(0x0001180014000020ull))
+#define CVMX_ILK_RXF_MEM_PMAP (CVMX_ADD_IO_SEG(0x0001180014000028ull))
+#define CVMX_ILK_RXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180014020000ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180014020008ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_FLOW_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180014020090ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_FLOW_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180014020098ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_IDX_CAL(offset) (CVMX_ADD_IO_SEG(0x00011800140200A0ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_IDX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020070ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_IDX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020078ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014020010ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014020018ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_JABBER(offset) (CVMX_ADD_IO_SEG(0x00011800140200B8ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_MEM_CAL0(offset) (CVMX_ADD_IO_SEG(0x00011800140200A8ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_MEM_CAL1(offset) (CVMX_ADD_IO_SEG(0x00011800140200B0ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_MEM_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020080ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_MEM_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020088ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_RID(offset) (CVMX_ADD_IO_SEG(0x00011800140200C0ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014020020ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014020028ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180014020030ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180014020038ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180014020040ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180014020048ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180014020050ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180014020058ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180014020060ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RXX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180014020068ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_RX_LNEX_CFG(offset) (CVMX_ADD_IO_SEG(0x0001180014038000ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014038008ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014038010ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014038018ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014038020ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT2(offset) (CVMX_ADD_IO_SEG(0x0001180014038028ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT3(offset) (CVMX_ADD_IO_SEG(0x0001180014038030ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT4(offset) (CVMX_ADD_IO_SEG(0x0001180014038038ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT5(offset) (CVMX_ADD_IO_SEG(0x0001180014038040ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT6(offset) (CVMX_ADD_IO_SEG(0x0001180014038048ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT7(offset) (CVMX_ADD_IO_SEG(0x0001180014038050ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT8(offset) (CVMX_ADD_IO_SEG(0x0001180014038058ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_RX_LNEX_STAT9(offset) (CVMX_ADD_IO_SEG(0x0001180014038060ull) + ((offset) & 7) * 1024)
+#define CVMX_ILK_SER_CFG (CVMX_ADD_IO_SEG(0x0001180014000018ull))
+#define CVMX_ILK_TXX_CFG0(offset) (CVMX_ADD_IO_SEG(0x0001180014010000ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_CFG1(offset) (CVMX_ADD_IO_SEG(0x0001180014010008ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_DBG(offset) (CVMX_ADD_IO_SEG(0x0001180014010070ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_FLOW_CTL0(offset) (CVMX_ADD_IO_SEG(0x0001180014010048ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_FLOW_CTL1(offset) (CVMX_ADD_IO_SEG(0x0001180014010050ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_IDX_CAL(offset) (CVMX_ADD_IO_SEG(0x0001180014010058ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_IDX_PMAP(offset) (CVMX_ADD_IO_SEG(0x0001180014010010ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_IDX_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014010020ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_IDX_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014010028ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_INT(offset) (CVMX_ADD_IO_SEG(0x0001180014010078ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_INT_EN(offset) (CVMX_ADD_IO_SEG(0x0001180014010080ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_MEM_CAL0(offset) (CVMX_ADD_IO_SEG(0x0001180014010060ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_MEM_CAL1(offset) (CVMX_ADD_IO_SEG(0x0001180014010068ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_MEM_PMAP(offset) (CVMX_ADD_IO_SEG(0x0001180014010018ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_MEM_STAT0(offset) (CVMX_ADD_IO_SEG(0x0001180014010030ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_MEM_STAT1(offset) (CVMX_ADD_IO_SEG(0x0001180014010038ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_PIPE(offset) (CVMX_ADD_IO_SEG(0x0001180014010088ull) + ((offset) & 1) * 16384)
+#define CVMX_ILK_TXX_RMATCH(offset) (CVMX_ADD_IO_SEG(0x0001180014010040ull) + ((offset) & 1) * 16384)
+
+union cvmx_ilk_bist_sum {
+	uint64_t u64;
+	struct cvmx_ilk_bist_sum_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_58_63:6;
+	uint64_t rxf_x2p1:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem0:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rle7_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle0_dsk0:1;
+	uint64_t reserved_19_19:1;
+	uint64_t rlk1_stat1:1;
+	uint64_t rlk1_fwc:1;
+	uint64_t rlk1_stat:1;
+	uint64_t reserved_15_15:1;
+	uint64_t rlk0_stat1:1;
+	uint64_t rlk0_fwc:1;
+	uint64_t rlk0_stat:1;
+	uint64_t tlk1_stat1:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t reserved_9_9:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t tlk0_stat1:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t reserved_3_3:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf0:1;
+#else
+	uint64_t tlk0_txf0:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t reserved_3_3:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t tlk0_stat1:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t reserved_9_9:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t tlk1_stat1:1;
+	uint64_t rlk0_stat:1;
+	uint64_t rlk0_fwc:1;
+	uint64_t rlk0_stat1:1;
+	uint64_t reserved_15_15:1;
+	uint64_t rlk1_stat:1;
+	uint64_t rlk1_fwc:1;
+	uint64_t rlk1_stat1:1;
+	uint64_t reserved_19_19:1;
+	uint64_t rle0_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle7_dsk1:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rxf_mem0:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_x2p1:1;
+	uint64_t reserved_58_63:6;
+#endif
+	} s;
+	struct cvmx_ilk_bist_sum_cn68xx {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_58_63:6;
+	uint64_t rxf_x2p1:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem0:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rle7_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle0_dsk0:1;
+	uint64_t reserved_19_19:1;
+	uint64_t rlk1_stat1:1;
+	uint64_t rlk1_fwc:1;
+	uint64_t rlk1_stat:1;
+	uint64_t reserved_15_15:1;
+	uint64_t rlk0_stat1:1;
+	uint64_t rlk0_fwc:1;
+	uint64_t rlk0_stat:1;
+	uint64_t tlk1_stat1:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t tlk1_stat0:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t tlk0_stat1:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t tlk0_stat0:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf0:1;
+#else
+	uint64_t tlk0_txf0:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t tlk0_stat0:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t tlk0_stat1:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t tlk1_stat0:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t tlk1_stat1:1;
+	uint64_t rlk0_stat:1;
+	uint64_t rlk0_fwc:1;
+	uint64_t rlk0_stat1:1;
+	uint64_t reserved_15_15:1;
+	uint64_t rlk1_stat:1;
+	uint64_t rlk1_fwc:1;
+	uint64_t rlk1_stat1:1;
+	uint64_t reserved_19_19:1;
+	uint64_t rle0_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle7_dsk1:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rxf_mem0:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_x2p1:1;
+	uint64_t reserved_58_63:6;
+#endif
+	} cn68xx;
+	struct cvmx_ilk_bist_sum_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_58_63:6;
+	uint64_t rxf_x2p1:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem0:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rle7_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle0_dsk0:1;
+	uint64_t reserved_18_19:2;
+	uint64_t rlk1_fwc:1;
+	uint64_t rlk1_stat:1;
+	uint64_t reserved_14_15:2;
+	uint64_t rlk0_fwc:1;
+	uint64_t rlk0_stat:1;
+	uint64_t reserved_11_11:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t tlk1_stat:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t reserved_5_5:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t tlk0_stat:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf0:1;
+#else
+	uint64_t tlk0_txf0:1;
+	uint64_t tlk0_txf1:1;
+	uint64_t tlk0_txf2:1;
+	uint64_t tlk0_stat:1;
+	uint64_t tlk0_fwc:1;
+	uint64_t reserved_5_5:1;
+	uint64_t tlk1_txf0:1;
+	uint64_t tlk1_txf1:1;
+	uint64_t tlk1_txf2:1;
+	uint64_t tlk1_stat:1;
+	uint64_t tlk1_fwc:1;
+	uint64_t reserved_11_11:1;
+	uint64_t rlk0_stat:1;
+	uint64_t rlk0_fwc:1;
+	uint64_t reserved_14_15:2;
+	uint64_t rlk1_stat:1;
+	uint64_t rlk1_fwc:1;
+	uint64_t reserved_18_19:2;
+	uint64_t rle0_dsk0:1;
+	uint64_t rle0_dsk1:1;
+	uint64_t rle1_dsk0:1;
+	uint64_t rle1_dsk1:1;
+	uint64_t rle2_dsk0:1;
+	uint64_t rle2_dsk1:1;
+	uint64_t rle3_dsk0:1;
+	uint64_t rle3_dsk1:1;
+	uint64_t rle4_dsk0:1;
+	uint64_t rle4_dsk1:1;
+	uint64_t rle5_dsk0:1;
+	uint64_t rle5_dsk1:1;
+	uint64_t rle6_dsk0:1;
+	uint64_t rle6_dsk1:1;
+	uint64_t rle7_dsk0:1;
+	uint64_t rle7_dsk1:1;
+	uint64_t reserved_36_51:16;
+	uint64_t rxf_mem0:1;
+	uint64_t rxf_mem1:1;
+	uint64_t rxf_mem2:1;
+	uint64_t rxf_pmap:1;
+	uint64_t rxf_x2p0:1;
+	uint64_t rxf_x2p1:1;
+	uint64_t reserved_58_63:6;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_gbl_cfg {
+	uint64_t u64;
+	struct cvmx_ilk_gbl_cfg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_4_63:60;
+	uint64_t rid_rstdis:1;
+	uint64_t reset:1;
+	uint64_t cclk_dis:1;
+	uint64_t rxf_xlink:1;
+#else
+	uint64_t rxf_xlink:1;
+	uint64_t cclk_dis:1;
+	uint64_t reset:1;
+	uint64_t rid_rstdis:1;
+	uint64_t reserved_4_63:60;
+#endif
+	} s;
+	struct cvmx_ilk_gbl_cfg_s             cn68xx;
+	struct cvmx_ilk_gbl_cfg_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_2_63:62;
+	uint64_t cclk_dis:1;
+	uint64_t rxf_xlink:1;
+#else
+	uint64_t rxf_xlink:1;
+	uint64_t cclk_dis:1;
+	uint64_t reserved_2_63:62;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_gbl_int {
+	uint64_t u64;
+	struct cvmx_ilk_gbl_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_5_63:59;
+	uint64_t rxf_push_full:1;
+	uint64_t rxf_pop_empty:1;
+	uint64_t rxf_ctl_perr:1;
+	uint64_t rxf_lnk1_perr:1;
+	uint64_t rxf_lnk0_perr:1;
+#else
+	uint64_t rxf_lnk0_perr:1;
+	uint64_t rxf_lnk1_perr:1;
+	uint64_t rxf_ctl_perr:1;
+	uint64_t rxf_pop_empty:1;
+	uint64_t rxf_push_full:1;
+	uint64_t reserved_5_63:59;
+#endif
+	} s;
+	struct cvmx_ilk_gbl_int_s             cn68xx;
+	struct cvmx_ilk_gbl_int_s             cn68xxp1;
+};
+
+union cvmx_ilk_gbl_int_en {
+	uint64_t u64;
+	struct cvmx_ilk_gbl_int_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_5_63:59;
+	uint64_t rxf_push_full:1;
+	uint64_t rxf_pop_empty:1;
+	uint64_t rxf_ctl_perr:1;
+	uint64_t rxf_lnk1_perr:1;
+	uint64_t rxf_lnk0_perr:1;
+#else
+	uint64_t rxf_lnk0_perr:1;
+	uint64_t rxf_lnk1_perr:1;
+	uint64_t rxf_ctl_perr:1;
+	uint64_t rxf_pop_empty:1;
+	uint64_t rxf_push_full:1;
+	uint64_t reserved_5_63:59;
+#endif
+	} s;
+	struct cvmx_ilk_gbl_int_en_s          cn68xx;
+	struct cvmx_ilk_gbl_int_en_s          cn68xxp1;
+};
+
+union cvmx_ilk_int_sum {
+	uint64_t u64;
+	struct cvmx_ilk_int_sum_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_13_63:51;
+	uint64_t rle7_int:1;
+	uint64_t rle6_int:1;
+	uint64_t rle5_int:1;
+	uint64_t rle4_int:1;
+	uint64_t rle3_int:1;
+	uint64_t rle2_int:1;
+	uint64_t rle1_int:1;
+	uint64_t rle0_int:1;
+	uint64_t rlk1_int:1;
+	uint64_t rlk0_int:1;
+	uint64_t tlk1_int:1;
+	uint64_t tlk0_int:1;
+	uint64_t gbl_int:1;
+#else
+	uint64_t gbl_int:1;
+	uint64_t tlk0_int:1;
+	uint64_t tlk1_int:1;
+	uint64_t rlk0_int:1;
+	uint64_t rlk1_int:1;
+	uint64_t rle0_int:1;
+	uint64_t rle1_int:1;
+	uint64_t rle2_int:1;
+	uint64_t rle3_int:1;
+	uint64_t rle4_int:1;
+	uint64_t rle5_int:1;
+	uint64_t rle6_int:1;
+	uint64_t rle7_int:1;
+	uint64_t reserved_13_63:51;
+#endif
+	} s;
+	struct cvmx_ilk_int_sum_s             cn68xx;
+	struct cvmx_ilk_int_sum_s             cn68xxp1;
+};
+
+union cvmx_ilk_lne_dbg {
+	uint64_t u64;
+	struct cvmx_ilk_lne_dbg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_60_63:4;
+	uint64_t tx_bad_crc32:1;
+	uint64_t tx_bad_6467_cnt:5;
+	uint64_t tx_bad_sync_cnt:3;
+	uint64_t tx_bad_scram_cnt:3;
+	uint64_t reserved_40_47:8;
+	uint64_t tx_bad_lane_sel:8;
+	uint64_t reserved_24_31:8;
+	uint64_t tx_dis_dispr:8;
+	uint64_t reserved_8_15:8;
+	uint64_t tx_dis_scram:8;
+#else
+	uint64_t tx_dis_scram:8;
+	uint64_t reserved_8_15:8;
+	uint64_t tx_dis_dispr:8;
+	uint64_t reserved_24_31:8;
+	uint64_t tx_bad_lane_sel:8;
+	uint64_t reserved_40_47:8;
+	uint64_t tx_bad_scram_cnt:3;
+	uint64_t tx_bad_sync_cnt:3;
+	uint64_t tx_bad_6467_cnt:5;
+	uint64_t tx_bad_crc32:1;
+	uint64_t reserved_60_63:4;
+#endif
+	} s;
+	struct cvmx_ilk_lne_dbg_s             cn68xx;
+	struct cvmx_ilk_lne_dbg_s             cn68xxp1;
+};
+
+union cvmx_ilk_lne_sts_msg {
+	uint64_t u64;
+	struct cvmx_ilk_lne_sts_msg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_56_63:8;
+	uint64_t rx_lnk_stat:8;
+	uint64_t reserved_40_47:8;
+	uint64_t rx_lne_stat:8;
+	uint64_t reserved_24_31:8;
+	uint64_t tx_lnk_stat:8;
+	uint64_t reserved_8_15:8;
+	uint64_t tx_lne_stat:8;
+#else
+	uint64_t tx_lne_stat:8;
+	uint64_t reserved_8_15:8;
+	uint64_t tx_lnk_stat:8;
+	uint64_t reserved_24_31:8;
+	uint64_t rx_lne_stat:8;
+	uint64_t reserved_40_47:8;
+	uint64_t rx_lnk_stat:8;
+	uint64_t reserved_56_63:8;
+#endif
+	} s;
+	struct cvmx_ilk_lne_sts_msg_s         cn68xx;
+	struct cvmx_ilk_lne_sts_msg_s         cn68xxp1;
+};
+
+union cvmx_ilk_rxx_cfg0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_cfg0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t ext_lpbk_fc:1;
+	uint64_t ext_lpbk:1;
+	uint64_t reserved_60_61:2;
+	uint64_t lnk_stats_wrap:1;
+	uint64_t bcw_push:1;
+	uint64_t mproto_ign:1;
+	uint64_t ptrn_mode:1;
+	uint64_t lnk_stats_rdclr:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t cal_ena:1;
+	uint64_t mfrm_len:13;
+	uint64_t brst_shrt:7;
+	uint64_t lane_rev:1;
+	uint64_t brst_max:5;
+	uint64_t reserved_25_25:1;
+	uint64_t cal_depth:9;
+	uint64_t reserved_8_15:8;
+	uint64_t lane_ena:8;
+#else
+	uint64_t lane_ena:8;
+	uint64_t reserved_8_15:8;
+	uint64_t cal_depth:9;
+	uint64_t reserved_25_25:1;
+	uint64_t brst_max:5;
+	uint64_t lane_rev:1;
+	uint64_t brst_shrt:7;
+	uint64_t mfrm_len:13;
+	uint64_t cal_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t lnk_stats_rdclr:1;
+	uint64_t ptrn_mode:1;
+	uint64_t mproto_ign:1;
+	uint64_t bcw_push:1;
+	uint64_t lnk_stats_wrap:1;
+	uint64_t reserved_60_61:2;
+	uint64_t ext_lpbk:1;
+	uint64_t ext_lpbk_fc:1;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_cfg0_s            cn68xx;
+	struct cvmx_ilk_rxx_cfg0_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t ext_lpbk_fc:1;
+	uint64_t ext_lpbk:1;
+	uint64_t reserved_57_61:5;
+	uint64_t ptrn_mode:1;
+	uint64_t lnk_stats_rdclr:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t cal_ena:1;
+	uint64_t mfrm_len:13;
+	uint64_t brst_shrt:7;
+	uint64_t lane_rev:1;
+	uint64_t brst_max:5;
+	uint64_t reserved_25_25:1;
+	uint64_t cal_depth:9;
+	uint64_t reserved_8_15:8;
+	uint64_t lane_ena:8;
+#else
+	uint64_t lane_ena:8;
+	uint64_t reserved_8_15:8;
+	uint64_t cal_depth:9;
+	uint64_t reserved_25_25:1;
+	uint64_t brst_max:5;
+	uint64_t lane_rev:1;
+	uint64_t brst_shrt:7;
+	uint64_t mfrm_len:13;
+	uint64_t cal_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t lnk_stats_rdclr:1;
+	uint64_t ptrn_mode:1;
+	uint64_t reserved_57_61:5;
+	uint64_t ext_lpbk:1;
+	uint64_t ext_lpbk_fc:1;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_cfg1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_cfg1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_62_63:2;
+	uint64_t rx_fifo_cnt:12;
+	uint64_t reserved_48_49:2;
+	uint64_t rx_fifo_hwm:12;
+	uint64_t reserved_34_35:2;
+	uint64_t rx_fifo_max:12;
+	uint64_t pkt_flush:1;
+	uint64_t pkt_ena:1;
+	uint64_t la_mode:1;
+	uint64_t tx_link_fc:1;
+	uint64_t rx_link_fc:1;
+	uint64_t rx_align_ena:1;
+	uint64_t reserved_8_15:8;
+	uint64_t rx_bdry_lock_ena:8;
+#else
+	uint64_t rx_bdry_lock_ena:8;
+	uint64_t reserved_8_15:8;
+	uint64_t rx_align_ena:1;
+	uint64_t rx_link_fc:1;
+	uint64_t tx_link_fc:1;
+	uint64_t la_mode:1;
+	uint64_t pkt_ena:1;
+	uint64_t pkt_flush:1;
+	uint64_t rx_fifo_max:12;
+	uint64_t reserved_34_35:2;
+	uint64_t rx_fifo_hwm:12;
+	uint64_t reserved_48_49:2;
+	uint64_t rx_fifo_cnt:12;
+	uint64_t reserved_62_63:2;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_cfg1_s            cn68xx;
+	struct cvmx_ilk_rxx_cfg1_s            cn68xxp1;
+};
+
+union cvmx_ilk_rxx_flow_ctl0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_flow_ctl0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t status:64;
+#else
+	uint64_t status:64;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_flow_ctl0_s       cn68xx;
+	struct cvmx_ilk_rxx_flow_ctl0_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_flow_ctl1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_flow_ctl1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t status:64;
+#else
+	uint64_t status:64;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_flow_ctl1_s       cn68xx;
+	struct cvmx_ilk_rxx_flow_ctl1_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_idx_cal {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_idx_cal_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_14_63:50;
+	uint64_t inc:6;
+	uint64_t reserved_6_7:2;
+	uint64_t index:6;
+#else
+	uint64_t index:6;
+	uint64_t reserved_6_7:2;
+	uint64_t inc:6;
+	uint64_t reserved_14_63:50;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_idx_cal_s         cn68xx;
+	struct cvmx_ilk_rxx_idx_cal_s         cn68xxp1;
+};
+
+union cvmx_ilk_rxx_idx_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_idx_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t clr:1;
+	uint64_t reserved_24_30:7;
+	uint64_t inc:8;
+	uint64_t reserved_8_15:8;
+	uint64_t index:8;
+#else
+	uint64_t index:8;
+	uint64_t reserved_8_15:8;
+	uint64_t inc:8;
+	uint64_t reserved_24_30:7;
+	uint64_t clr:1;
+	uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_idx_stat0_s       cn68xx;
+	struct cvmx_ilk_rxx_idx_stat0_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_idx_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_idx_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t clr:1;
+	uint64_t reserved_24_30:7;
+	uint64_t inc:8;
+	uint64_t reserved_8_15:8;
+	uint64_t index:8;
+#else
+	uint64_t index:8;
+	uint64_t reserved_8_15:8;
+	uint64_t inc:8;
+	uint64_t reserved_24_30:7;
+	uint64_t clr:1;
+	uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_idx_stat1_s       cn68xx;
+	struct cvmx_ilk_rxx_idx_stat1_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_int {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_9_63:55;
+	uint64_t pkt_drop_sop:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t lane_bad_word:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_align_done:1;
+	uint64_t word_sync_done:1;
+	uint64_t crc24_err:1;
+	uint64_t lane_align_fail:1;
+#else
+	uint64_t lane_align_fail:1;
+	uint64_t crc24_err:1;
+	uint64_t word_sync_done:1;
+	uint64_t lane_align_done:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_bad_word:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_sop:1;
+	uint64_t reserved_9_63:55;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_int_s             cn68xx;
+	struct cvmx_ilk_rxx_int_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_8_63:56;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t lane_bad_word:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_align_done:1;
+	uint64_t word_sync_done:1;
+	uint64_t crc24_err:1;
+	uint64_t lane_align_fail:1;
+#else
+	uint64_t lane_align_fail:1;
+	uint64_t crc24_err:1;
+	uint64_t word_sync_done:1;
+	uint64_t lane_align_done:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_bad_word:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t reserved_8_63:56;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_int_en {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_int_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_9_63:55;
+	uint64_t pkt_drop_sop:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t lane_bad_word:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_align_done:1;
+	uint64_t word_sync_done:1;
+	uint64_t crc24_err:1;
+	uint64_t lane_align_fail:1;
+#else
+	uint64_t lane_align_fail:1;
+	uint64_t crc24_err:1;
+	uint64_t word_sync_done:1;
+	uint64_t lane_align_done:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_bad_word:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_sop:1;
+	uint64_t reserved_9_63:55;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_int_en_s          cn68xx;
+	struct cvmx_ilk_rxx_int_en_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_8_63:56;
+	uint64_t pkt_drop_rid:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t lane_bad_word:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_align_done:1;
+	uint64_t word_sync_done:1;
+	uint64_t crc24_err:1;
+	uint64_t lane_align_fail:1;
+#else
+	uint64_t lane_align_fail:1;
+	uint64_t crc24_err:1;
+	uint64_t word_sync_done:1;
+	uint64_t lane_align_done:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t lane_bad_word:1;
+	uint64_t pkt_drop_rxf:1;
+	uint64_t pkt_drop_rid:1;
+	uint64_t reserved_8_63:56;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_jabber {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_jabber_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t cnt:16;
+#else
+	uint64_t cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_jabber_s          cn68xx;
+	struct cvmx_ilk_rxx_jabber_s          cn68xxp1;
+};
+
+union cvmx_ilk_rxx_mem_cal0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_mem_cal0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t entry_ctl3:2;
+	uint64_t port_pipe3:7;
+	uint64_t entry_ctl2:2;
+	uint64_t port_pipe2:7;
+	uint64_t entry_ctl1:2;
+	uint64_t port_pipe1:7;
+	uint64_t entry_ctl0:2;
+	uint64_t port_pipe0:7;
+#else
+	uint64_t port_pipe0:7;
+	uint64_t entry_ctl0:2;
+	uint64_t port_pipe1:7;
+	uint64_t entry_ctl1:2;
+	uint64_t port_pipe2:7;
+	uint64_t entry_ctl2:2;
+	uint64_t port_pipe3:7;
+	uint64_t entry_ctl3:2;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_mem_cal0_s        cn68xx;
+	struct cvmx_ilk_rxx_mem_cal0_s        cn68xxp1;
+};
+
+union cvmx_ilk_rxx_mem_cal1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_mem_cal1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t entry_ctl7:2;
+	uint64_t port_pipe7:7;
+	uint64_t entry_ctl6:2;
+	uint64_t port_pipe6:7;
+	uint64_t entry_ctl5:2;
+	uint64_t port_pipe5:7;
+	uint64_t entry_ctl4:2;
+	uint64_t port_pipe4:7;
+#else
+	uint64_t port_pipe4:7;
+	uint64_t entry_ctl4:2;
+	uint64_t port_pipe5:7;
+	uint64_t entry_ctl5:2;
+	uint64_t port_pipe6:7;
+	uint64_t entry_ctl6:2;
+	uint64_t port_pipe7:7;
+	uint64_t entry_ctl7:2;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_mem_cal1_s        cn68xx;
+	struct cvmx_ilk_rxx_mem_cal1_s        cn68xxp1;
+};
+
+union cvmx_ilk_rxx_mem_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_mem_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_28_63:36;
+	uint64_t rx_pkt:28;
+#else
+	uint64_t rx_pkt:28;
+	uint64_t reserved_28_63:36;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_mem_stat0_s       cn68xx;
+	struct cvmx_ilk_rxx_mem_stat0_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_mem_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_mem_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t rx_bytes:36;
+#else
+	uint64_t rx_bytes:36;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_mem_stat1_s       cn68xx;
+	struct cvmx_ilk_rxx_mem_stat1_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxx_rid {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_rid_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_6_63:58;
+	uint64_t max_cnt:6;
+#else
+	uint64_t max_cnt:6;
+	uint64_t reserved_6_63:58;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_rid_s             cn68xx;
+};
+
+union cvmx_ilk_rxx_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_33_63:31;
+	uint64_t crc24_match_cnt:33;
+#else
+	uint64_t crc24_match_cnt:33;
+	uint64_t reserved_33_63:31;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat0_s           cn68xx;
+	struct cvmx_ilk_rxx_stat0_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_27_63:37;
+	uint64_t crc24_match_cnt:27;
+#else
+	uint64_t crc24_match_cnt:27;
+	uint64_t reserved_27_63:37;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t crc24_err_cnt:18;
+#else
+	uint64_t crc24_err_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat1_s           cn68xx;
+	struct cvmx_ilk_rxx_stat1_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat2 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat2_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_48_63:16;
+	uint64_t brst_not_full_cnt:16;
+	uint64_t reserved_28_31:4;
+	uint64_t brst_cnt:28;
+#else
+	uint64_t brst_cnt:28;
+	uint64_t reserved_28_31:4;
+	uint64_t brst_not_full_cnt:16;
+	uint64_t reserved_48_63:16;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat2_s           cn68xx;
+	struct cvmx_ilk_rxx_stat2_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_48_63:16;
+	uint64_t brst_not_full_cnt:16;
+	uint64_t reserved_16_31:16;
+	uint64_t brst_cnt:16;
+#else
+	uint64_t brst_cnt:16;
+	uint64_t reserved_16_31:16;
+	uint64_t brst_not_full_cnt:16;
+	uint64_t reserved_48_63:16;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat3 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat3_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t brst_max_err_cnt:16;
+#else
+	uint64_t brst_max_err_cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat3_s           cn68xx;
+	struct cvmx_ilk_rxx_stat3_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat4 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat4_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t brst_shrt_err_cnt:16;
+#else
+	uint64_t brst_shrt_err_cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat4_s           cn68xx;
+	struct cvmx_ilk_rxx_stat4_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat5 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat5_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_23_63:41;
+	uint64_t align_cnt:23;
+#else
+	uint64_t align_cnt:23;
+	uint64_t reserved_23_63:41;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat5_s           cn68xx;
+	struct cvmx_ilk_rxx_stat5_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t align_cnt:16;
+#else
+	uint64_t align_cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat6 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat6_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t align_err_cnt:16;
+#else
+	uint64_t align_err_cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat6_s           cn68xx;
+	struct cvmx_ilk_rxx_stat6_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat7 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat7_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_16_63:48;
+	uint64_t bad_64b67b_cnt:16;
+#else
+	uint64_t bad_64b67b_cnt:16;
+	uint64_t reserved_16_63:48;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat7_s           cn68xx;
+	struct cvmx_ilk_rxx_stat7_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat8 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat8_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t pkt_drop_rid_cnt:16;
+	uint64_t pkt_drop_rxf_cnt:16;
+#else
+	uint64_t pkt_drop_rxf_cnt:16;
+	uint64_t pkt_drop_rid_cnt:16;
+	uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat8_s           cn68xx;
+	struct cvmx_ilk_rxx_stat8_s           cn68xxp1;
+};
+
+union cvmx_ilk_rxx_stat9 {
+	uint64_t u64;
+	struct cvmx_ilk_rxx_stat9_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_0_63:64;
+#else
+	uint64_t reserved_0_63:64;
+#endif
+	} s;
+	struct cvmx_ilk_rxx_stat9_s           cn68xx;
+	struct cvmx_ilk_rxx_stat9_s           cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_cfg {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_cfg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_9_63:55;
+	uint64_t rx_dis_psh_skip:1;
+	uint64_t reserved_6_7:2;
+	uint64_t rx_scrm_sync:1;
+	uint64_t rx_bdry_sync:1;
+	uint64_t rx_dis_ukwn:1;
+	uint64_t rx_dis_scram:1;
+	uint64_t stat_rdclr:1;
+	uint64_t stat_ena:1;
+#else
+	uint64_t stat_ena:1;
+	uint64_t stat_rdclr:1;
+	uint64_t rx_dis_scram:1;
+	uint64_t rx_dis_ukwn:1;
+	uint64_t rx_bdry_sync:1;
+	uint64_t rx_scrm_sync:1;
+	uint64_t reserved_6_7:2;
+	uint64_t rx_dis_psh_skip:1;
+	uint64_t reserved_9_63:55;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_cfg_s         cn68xx;
+	struct cvmx_ilk_rx_lnex_cfg_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_5_63:59;
+	uint64_t rx_bdry_sync:1;
+	uint64_t rx_dis_ukwn:1;
+	uint64_t rx_dis_scram:1;
+	uint64_t stat_rdclr:1;
+	uint64_t stat_ena:1;
+#else
+	uint64_t stat_ena:1;
+	uint64_t stat_rdclr:1;
+	uint64_t rx_dis_scram:1;
+	uint64_t rx_dis_ukwn:1;
+	uint64_t rx_bdry_sync:1;
+	uint64_t reserved_5_63:59;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_int {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_9_63:55;
+	uint64_t bad_64b67b:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t stat_msg:1;
+	uint64_t dskew_fifo_ovfl:1;
+	uint64_t scrm_sync_loss:1;
+	uint64_t ukwn_cntl_word:1;
+	uint64_t crc32_err:1;
+	uint64_t bdry_sync_loss:1;
+	uint64_t serdes_lock_loss:1;
+#else
+	uint64_t serdes_lock_loss:1;
+	uint64_t bdry_sync_loss:1;
+	uint64_t crc32_err:1;
+	uint64_t ukwn_cntl_word:1;
+	uint64_t scrm_sync_loss:1;
+	uint64_t dskew_fifo_ovfl:1;
+	uint64_t stat_msg:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t bad_64b67b:1;
+	uint64_t reserved_9_63:55;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_int_s         cn68xx;
+	struct cvmx_ilk_rx_lnex_int_s         cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_int_en {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_int_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_9_63:55;
+	uint64_t bad_64b67b:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t stat_msg:1;
+	uint64_t dskew_fifo_ovfl:1;
+	uint64_t scrm_sync_loss:1;
+	uint64_t ukwn_cntl_word:1;
+	uint64_t crc32_err:1;
+	uint64_t bdry_sync_loss:1;
+	uint64_t serdes_lock_loss:1;
+#else
+	uint64_t serdes_lock_loss:1;
+	uint64_t bdry_sync_loss:1;
+	uint64_t crc32_err:1;
+	uint64_t ukwn_cntl_word:1;
+	uint64_t scrm_sync_loss:1;
+	uint64_t dskew_fifo_ovfl:1;
+	uint64_t stat_msg:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t bad_64b67b:1;
+	uint64_t reserved_9_63:55;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_int_en_s      cn68xx;
+	struct cvmx_ilk_rx_lnex_int_en_s      cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t ser_lock_loss_cnt:18;
+#else
+	uint64_t ser_lock_loss_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat0_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat0_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t bdry_sync_loss_cnt:18;
+#else
+	uint64_t bdry_sync_loss_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat1_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat1_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat2 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat2_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_50_63:14;
+	uint64_t syncw_good_cnt:18;
+	uint64_t reserved_18_31:14;
+	uint64_t syncw_bad_cnt:18;
+#else
+	uint64_t syncw_bad_cnt:18;
+	uint64_t reserved_18_31:14;
+	uint64_t syncw_good_cnt:18;
+	uint64_t reserved_50_63:14;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat2_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat2_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat3 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat3_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t bad_64b67b_cnt:18;
+#else
+	uint64_t bad_64b67b_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat3_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat3_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat4 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat4_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_59_63:5;
+	uint64_t cntl_word_cnt:27;
+	uint64_t reserved_27_31:5;
+	uint64_t data_word_cnt:27;
+#else
+	uint64_t data_word_cnt:27;
+	uint64_t reserved_27_31:5;
+	uint64_t cntl_word_cnt:27;
+	uint64_t reserved_59_63:5;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat4_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat4_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat5 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat5_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t unkwn_word_cnt:18;
+#else
+	uint64_t unkwn_word_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat5_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat5_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat6 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat6_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t scrm_sync_loss_cnt:18;
+#else
+	uint64_t scrm_sync_loss_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat6_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat6_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat7 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat7_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t scrm_match_cnt:18;
+#else
+	uint64_t scrm_match_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat7_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat7_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat8 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat8_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_18_63:46;
+	uint64_t skipw_good_cnt:18;
+#else
+	uint64_t skipw_good_cnt:18;
+	uint64_t reserved_18_63:46;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat8_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat8_s       cn68xxp1;
+};
+
+union cvmx_ilk_rx_lnex_stat9 {
+	uint64_t u64;
+	struct cvmx_ilk_rx_lnex_stat9_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_50_63:14;
+	uint64_t crc32_err_cnt:18;
+	uint64_t reserved_27_31:5;
+	uint64_t crc32_match_cnt:27;
+#else
+	uint64_t crc32_match_cnt:27;
+	uint64_t reserved_27_31:5;
+	uint64_t crc32_err_cnt:18;
+	uint64_t reserved_50_63:14;
+#endif
+	} s;
+	struct cvmx_ilk_rx_lnex_stat9_s       cn68xx;
+	struct cvmx_ilk_rx_lnex_stat9_s       cn68xxp1;
+};
+
+union cvmx_ilk_rxf_idx_pmap {
+	uint64_t u64;
+	struct cvmx_ilk_rxf_idx_pmap_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_25_63:39;
+	uint64_t inc:9;
+	uint64_t reserved_9_15:7;
+	uint64_t index:9;
+#else
+	uint64_t index:9;
+	uint64_t reserved_9_15:7;
+	uint64_t inc:9;
+	uint64_t reserved_25_63:39;
+#endif
+	} s;
+	struct cvmx_ilk_rxf_idx_pmap_s        cn68xx;
+	struct cvmx_ilk_rxf_idx_pmap_s        cn68xxp1;
+};
+
+union cvmx_ilk_rxf_mem_pmap {
+	uint64_t u64;
+	struct cvmx_ilk_rxf_mem_pmap_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_6_63:58;
+	uint64_t port_kind:6;
+#else
+	uint64_t port_kind:6;
+	uint64_t reserved_6_63:58;
+#endif
+	} s;
+	struct cvmx_ilk_rxf_mem_pmap_s        cn68xx;
+	struct cvmx_ilk_rxf_mem_pmap_s        cn68xxp1;
+};
+
+union cvmx_ilk_ser_cfg {
+	uint64_t u64;
+	struct cvmx_ilk_ser_cfg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_57_63:7;
+	uint64_t ser_rxpol_auto:1;
+	uint64_t reserved_48_55:8;
+	uint64_t ser_rxpol:8;
+	uint64_t reserved_32_39:8;
+	uint64_t ser_txpol:8;
+	uint64_t reserved_16_23:8;
+	uint64_t ser_reset_n:8;
+	uint64_t reserved_6_7:2;
+	uint64_t ser_pwrup:2;
+	uint64_t reserved_2_3:2;
+	uint64_t ser_haul:2;
+#else
+	uint64_t ser_haul:2;
+	uint64_t reserved_2_3:2;
+	uint64_t ser_pwrup:2;
+	uint64_t reserved_6_7:2;
+	uint64_t ser_reset_n:8;
+	uint64_t reserved_16_23:8;
+	uint64_t ser_txpol:8;
+	uint64_t reserved_32_39:8;
+	uint64_t ser_rxpol:8;
+	uint64_t reserved_48_55:8;
+	uint64_t ser_rxpol_auto:1;
+	uint64_t reserved_57_63:7;
+#endif
+	} s;
+	struct cvmx_ilk_ser_cfg_s             cn68xx;
+	struct cvmx_ilk_ser_cfg_s             cn68xxp1;
+};
+
+union cvmx_ilk_txx_cfg0 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_cfg0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t ext_lpbk_fc:1;
+	uint64_t ext_lpbk:1;
+	uint64_t int_lpbk:1;
+	uint64_t reserved_57_60:4;
+	uint64_t ptrn_mode:1;
+	uint64_t reserved_55_55:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t cal_ena:1;
+	uint64_t mfrm_len:13;
+	uint64_t brst_shrt:7;
+	uint64_t lane_rev:1;
+	uint64_t brst_max:5;
+	uint64_t reserved_25_25:1;
+	uint64_t cal_depth:9;
+	uint64_t reserved_8_15:8;
+	uint64_t lane_ena:8;
+#else
+	uint64_t lane_ena:8;
+	uint64_t reserved_8_15:8;
+	uint64_t cal_depth:9;
+	uint64_t reserved_25_25:1;
+	uint64_t brst_max:5;
+	uint64_t lane_rev:1;
+	uint64_t brst_shrt:7;
+	uint64_t mfrm_len:13;
+	uint64_t cal_ena:1;
+	uint64_t mltuse_fc_ena:1;
+	uint64_t lnk_stats_ena:1;
+	uint64_t reserved_55_55:1;
+	uint64_t ptrn_mode:1;
+	uint64_t reserved_57_60:4;
+	uint64_t int_lpbk:1;
+	uint64_t ext_lpbk:1;
+	uint64_t ext_lpbk_fc:1;
+#endif
+	} s;
+	struct cvmx_ilk_txx_cfg0_s            cn68xx;
+	struct cvmx_ilk_txx_cfg0_s            cn68xxp1;
+};
+
+union cvmx_ilk_txx_cfg1 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_cfg1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_33_63:31;
+	uint64_t pkt_busy:1;
+	uint64_t pipe_crd_dis:1;
+	uint64_t ptp_delay:5;
+	uint64_t skip_cnt:4;
+	uint64_t pkt_flush:1;
+	uint64_t pkt_ena:1;
+	uint64_t la_mode:1;
+	uint64_t tx_link_fc:1;
+	uint64_t rx_link_fc:1;
+	uint64_t reserved_12_16:5;
+	uint64_t tx_link_fc_jam:1;
+	uint64_t rx_link_fc_pkt:1;
+	uint64_t rx_link_fc_ign:1;
+	uint64_t rmatch:1;
+	uint64_t tx_mltuse:8;
+#else
+	uint64_t tx_mltuse:8;
+	uint64_t rmatch:1;
+	uint64_t rx_link_fc_ign:1;
+	uint64_t rx_link_fc_pkt:1;
+	uint64_t tx_link_fc_jam:1;
+	uint64_t reserved_12_16:5;
+	uint64_t rx_link_fc:1;
+	uint64_t tx_link_fc:1;
+	uint64_t la_mode:1;
+	uint64_t pkt_ena:1;
+	uint64_t pkt_flush:1;
+	uint64_t skip_cnt:4;
+	uint64_t ptp_delay:5;
+	uint64_t pipe_crd_dis:1;
+	uint64_t pkt_busy:1;
+	uint64_t reserved_33_63:31;
+#endif
+	} s;
+	struct cvmx_ilk_txx_cfg1_s            cn68xx;
+	struct cvmx_ilk_txx_cfg1_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t pipe_crd_dis:1;
+	uint64_t ptp_delay:5;
+	uint64_t skip_cnt:4;
+	uint64_t pkt_flush:1;
+	uint64_t pkt_ena:1;
+	uint64_t la_mode:1;
+	uint64_t tx_link_fc:1;
+	uint64_t rx_link_fc:1;
+	uint64_t reserved_12_16:5;
+	uint64_t tx_link_fc_jam:1;
+	uint64_t rx_link_fc_pkt:1;
+	uint64_t rx_link_fc_ign:1;
+	uint64_t rmatch:1;
+	uint64_t tx_mltuse:8;
+#else
+	uint64_t tx_mltuse:8;
+	uint64_t rmatch:1;
+	uint64_t rx_link_fc_ign:1;
+	uint64_t rx_link_fc_pkt:1;
+	uint64_t tx_link_fc_jam:1;
+	uint64_t reserved_12_16:5;
+	uint64_t rx_link_fc:1;
+	uint64_t tx_link_fc:1;
+	uint64_t la_mode:1;
+	uint64_t pkt_ena:1;
+	uint64_t pkt_flush:1;
+	uint64_t skip_cnt:4;
+	uint64_t ptp_delay:5;
+	uint64_t pipe_crd_dis:1;
+	uint64_t reserved_32_63:32;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_txx_dbg {
+	uint64_t u64;
+	struct cvmx_ilk_txx_dbg_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_3_63:61;
+	uint64_t tx_bad_crc24:1;
+	uint64_t tx_bad_ctlw2:1;
+	uint64_t tx_bad_ctlw1:1;
+#else
+	uint64_t tx_bad_ctlw1:1;
+	uint64_t tx_bad_ctlw2:1;
+	uint64_t tx_bad_crc24:1;
+	uint64_t reserved_3_63:61;
+#endif
+	} s;
+	struct cvmx_ilk_txx_dbg_s             cn68xx;
+	struct cvmx_ilk_txx_dbg_s             cn68xxp1;
+};
+
+union cvmx_ilk_txx_flow_ctl0 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_flow_ctl0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t status:64;
+#else
+	uint64_t status:64;
+#endif
+	} s;
+	struct cvmx_ilk_txx_flow_ctl0_s       cn68xx;
+	struct cvmx_ilk_txx_flow_ctl0_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_flow_ctl1 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_flow_ctl1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_0_63:64;
+#else
+	uint64_t reserved_0_63:64;
+#endif
+	} s;
+	struct cvmx_ilk_txx_flow_ctl1_s       cn68xx;
+	struct cvmx_ilk_txx_flow_ctl1_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_idx_cal {
+	uint64_t u64;
+	struct cvmx_ilk_txx_idx_cal_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_14_63:50;
+	uint64_t inc:6;
+	uint64_t reserved_6_7:2;
+	uint64_t index:6;
+#else
+	uint64_t index:6;
+	uint64_t reserved_6_7:2;
+	uint64_t inc:6;
+	uint64_t reserved_14_63:50;
+#endif
+	} s;
+	struct cvmx_ilk_txx_idx_cal_s         cn68xx;
+	struct cvmx_ilk_txx_idx_cal_s         cn68xxp1;
+};
+
+union cvmx_ilk_txx_idx_pmap {
+	uint64_t u64;
+	struct cvmx_ilk_txx_idx_pmap_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_23_63:41;
+	uint64_t inc:7;
+	uint64_t reserved_7_15:9;
+	uint64_t index:7;
+#else
+	uint64_t index:7;
+	uint64_t reserved_7_15:9;
+	uint64_t inc:7;
+	uint64_t reserved_23_63:41;
+#endif
+	} s;
+	struct cvmx_ilk_txx_idx_pmap_s        cn68xx;
+	struct cvmx_ilk_txx_idx_pmap_s        cn68xxp1;
+};
+
+union cvmx_ilk_txx_idx_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_idx_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t clr:1;
+	uint64_t reserved_24_30:7;
+	uint64_t inc:8;
+	uint64_t reserved_8_15:8;
+	uint64_t index:8;
+#else
+	uint64_t index:8;
+	uint64_t reserved_8_15:8;
+	uint64_t inc:8;
+	uint64_t reserved_24_30:7;
+	uint64_t clr:1;
+	uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_ilk_txx_idx_stat0_s       cn68xx;
+	struct cvmx_ilk_txx_idx_stat0_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_idx_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_idx_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_32_63:32;
+	uint64_t clr:1;
+	uint64_t reserved_24_30:7;
+	uint64_t inc:8;
+	uint64_t reserved_8_15:8;
+	uint64_t index:8;
+#else
+	uint64_t index:8;
+	uint64_t reserved_8_15:8;
+	uint64_t inc:8;
+	uint64_t reserved_24_30:7;
+	uint64_t clr:1;
+	uint64_t reserved_32_63:32;
+#endif
+	} s;
+	struct cvmx_ilk_txx_idx_stat1_s       cn68xx;
+	struct cvmx_ilk_txx_idx_stat1_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_int {
+	uint64_t u64;
+	struct cvmx_ilk_txx_int_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_4_63:60;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t bad_pipe:1;
+	uint64_t bad_seq:1;
+	uint64_t txf_err:1;
+#else
+	uint64_t txf_err:1;
+	uint64_t bad_seq:1;
+	uint64_t bad_pipe:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t reserved_4_63:60;
+#endif
+	} s;
+	struct cvmx_ilk_txx_int_s             cn68xx;
+	struct cvmx_ilk_txx_int_s             cn68xxp1;
+};
+
+union cvmx_ilk_txx_int_en {
+	uint64_t u64;
+	struct cvmx_ilk_txx_int_en_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_4_63:60;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t bad_pipe:1;
+	uint64_t bad_seq:1;
+	uint64_t txf_err:1;
+#else
+	uint64_t txf_err:1;
+	uint64_t bad_seq:1;
+	uint64_t bad_pipe:1;
+	uint64_t stat_cnt_ovfl:1;
+	uint64_t reserved_4_63:60;
+#endif
+	} s;
+	struct cvmx_ilk_txx_int_en_s          cn68xx;
+	struct cvmx_ilk_txx_int_en_s          cn68xxp1;
+};
+
+union cvmx_ilk_txx_mem_cal0 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_mem_cal0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t entry_ctl3:2;
+	uint64_t reserved_33_33:1;
+	uint64_t bpid3:6;
+	uint64_t entry_ctl2:2;
+	uint64_t reserved_24_24:1;
+	uint64_t bpid2:6;
+	uint64_t entry_ctl1:2;
+	uint64_t reserved_15_15:1;
+	uint64_t bpid1:6;
+	uint64_t entry_ctl0:2;
+	uint64_t reserved_6_6:1;
+	uint64_t bpid0:6;
+#else
+	uint64_t bpid0:6;
+	uint64_t reserved_6_6:1;
+	uint64_t entry_ctl0:2;
+	uint64_t bpid1:6;
+	uint64_t reserved_15_15:1;
+	uint64_t entry_ctl1:2;
+	uint64_t bpid2:6;
+	uint64_t reserved_24_24:1;
+	uint64_t entry_ctl2:2;
+	uint64_t bpid3:6;
+	uint64_t reserved_33_33:1;
+	uint64_t entry_ctl3:2;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_txx_mem_cal0_s        cn68xx;
+	struct cvmx_ilk_txx_mem_cal0_s        cn68xxp1;
+};
+
+union cvmx_ilk_txx_mem_cal1 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_mem_cal1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t entry_ctl7:2;
+	uint64_t reserved_33_33:1;
+	uint64_t bpid7:6;
+	uint64_t entry_ctl6:2;
+	uint64_t reserved_24_24:1;
+	uint64_t bpid6:6;
+	uint64_t entry_ctl5:2;
+	uint64_t reserved_15_15:1;
+	uint64_t bpid5:6;
+	uint64_t entry_ctl4:2;
+	uint64_t reserved_6_6:1;
+	uint64_t bpid4:6;
+#else
+	uint64_t bpid4:6;
+	uint64_t reserved_6_6:1;
+	uint64_t entry_ctl4:2;
+	uint64_t bpid5:6;
+	uint64_t reserved_15_15:1;
+	uint64_t entry_ctl5:2;
+	uint64_t bpid6:6;
+	uint64_t reserved_24_24:1;
+	uint64_t entry_ctl6:2;
+	uint64_t bpid7:6;
+	uint64_t reserved_33_33:1;
+	uint64_t entry_ctl7:2;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_txx_mem_cal1_s        cn68xx;
+	struct cvmx_ilk_txx_mem_cal1_s        cn68xxp1;
+};
+
+union cvmx_ilk_txx_mem_pmap {
+	uint64_t u64;
+	struct cvmx_ilk_txx_mem_pmap_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_17_63:47;
+	uint64_t remap:1;
+	uint64_t reserved_8_15:8;
+	uint64_t channel:8;
+#else
+	uint64_t channel:8;
+	uint64_t reserved_8_15:8;
+	uint64_t remap:1;
+	uint64_t reserved_17_63:47;
+#endif
+	} s;
+	struct cvmx_ilk_txx_mem_pmap_s        cn68xx;
+	struct cvmx_ilk_txx_mem_pmap_cn68xxp1 {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_8_63:56;
+	uint64_t channel:8;
+#else
+	uint64_t channel:8;
+	uint64_t reserved_8_63:56;
+#endif
+	} cn68xxp1;
+};
+
+union cvmx_ilk_txx_mem_stat0 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_mem_stat0_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_28_63:36;
+	uint64_t tx_pkt:28;
+#else
+	uint64_t tx_pkt:28;
+	uint64_t reserved_28_63:36;
+#endif
+	} s;
+	struct cvmx_ilk_txx_mem_stat0_s       cn68xx;
+	struct cvmx_ilk_txx_mem_stat0_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_mem_stat1 {
+	uint64_t u64;
+	struct cvmx_ilk_txx_mem_stat1_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_36_63:28;
+	uint64_t tx_bytes:36;
+#else
+	uint64_t tx_bytes:36;
+	uint64_t reserved_36_63:28;
+#endif
+	} s;
+	struct cvmx_ilk_txx_mem_stat1_s       cn68xx;
+	struct cvmx_ilk_txx_mem_stat1_s       cn68xxp1;
+};
+
+union cvmx_ilk_txx_pipe {
+	uint64_t u64;
+	struct cvmx_ilk_txx_pipe_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_24_63:40;
+	uint64_t nump:8;
+	uint64_t reserved_7_15:9;
+	uint64_t base:7;
+#else
+	uint64_t base:7;
+	uint64_t reserved_7_15:9;
+	uint64_t nump:8;
+	uint64_t reserved_24_63:40;
+#endif
+	} s;
+	struct cvmx_ilk_txx_pipe_s            cn68xx;
+	struct cvmx_ilk_txx_pipe_s            cn68xxp1;
+};
+
+union cvmx_ilk_txx_rmatch {
+	uint64_t u64;
+	struct cvmx_ilk_txx_rmatch_s {
+#ifdef __BIG_ENDIAN_BITFIELD
+	uint64_t reserved_50_63:14;
+	uint64_t grnlrty:2;
+	uint64_t brst_limit:16;
+	uint64_t time_limit:16;
+	uint64_t rate_limit:16;
+#else
+	uint64_t rate_limit:16;
+	uint64_t time_limit:16;
+	uint64_t brst_limit:16;
+	uint64_t grnlrty:2;
+	uint64_t reserved_50_63:14;
+#endif
+	} s;
+	struct cvmx_ilk_txx_rmatch_s          cn68xx;
+	struct cvmx_ilk_txx_rmatch_s          cn68xxp1;
+};
+
+#endif
-- 
1.7.5.4

