autoidx 1
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:1.7-18.16"
module \addbit
  attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:7.23-7.24"
  wire input 1 \a
  attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:8.23-8.24"
  wire input 2 \b
  attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:9.23-9.25"
  wire input 3 \ci
  attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:11.22-11.24"
  wire output 5 \co
  attribute \src "asicworld/verilog/code_verilog_tutorial_good_code.v:10.22-10.25"
  wire output 4 \sum
end
