{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746682054125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746682054125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 08 10:57:33 2025 " "Processing started: Thu May 08 10:57:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746682054125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682054125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682054125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746682054603 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746682054603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UART_Module.v(21) " "Verilog HDL information at UART_Module.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746682062973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tx TX UART_Module.v(7) " "Verilog HDL Declaration information at UART_Module.v(7): object \"Tx\" differs only in case from object \"TX\" in the same scope" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746682062973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx RX UART_Module.v(6) " "Verilog HDL Declaration information at UART_Module.v(6): object \"Rx\" differs only in case from object \"RX\" in the same scope" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746682062973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_module.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Module " "Found entity 1: UART_Module" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746682062975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682062975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA UART_TX.v(4) " "Verilog HDL Declaration information at UART_TX.v(4): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746682062976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746682062976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682062976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746682062977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682062977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tb " "Found entity 1: UART_tb" {  } { { "UART_tb.v" "" { Text "D:/QQQQ/fpga/UART_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746682062979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682062979 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_rx UART_RX.v(9) " "Verilog HDL Parameter Declaration warning at UART_RX.v(9): Parameter Declaration in module \"UART_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746682062979 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Module " "Elaborating entity \"UART_Module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746682063004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_tx:TX " "Elaborating entity \"UART_tx\" for hierarchy \"UART_tx:TX\"" {  } { { "UART_Module.v" "TX" { Text "D:/QQQQ/fpga/UART_Module.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746682063015 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(31) " "Verilog HDL assignment warning at UART_TX.v(31): truncated value with size 32 to match size of target (20)" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063016 "|UART_Module|UART_tx:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(43) " "Verilog HDL assignment warning at UART_TX.v(43): truncated value with size 32 to match size of target (20)" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063016 "|UART_Module|UART_tx:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(55) " "Verilog HDL assignment warning at UART_TX.v(55): truncated value with size 32 to match size of target (20)" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063017 "|UART_Module|UART_tx:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_TX.v(59) " "Verilog HDL assignment warning at UART_TX.v(59): truncated value with size 32 to match size of target (4)" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063017 "|UART_Module|UART_tx:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 UART_TX.v(70) " "Verilog HDL assignment warning at UART_TX.v(70): truncated value with size 32 to match size of target (20)" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063018 "|UART_Module|UART_tx:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_rx:RX " "Elaborating entity \"UART_rx\" for hierarchy \"UART_rx:RX\"" {  } { { "UART_Module.v" "RX" { Text "D:/QQQQ/fpga/UART_Module.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746682063034 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count UART_RX.v(11) " "Verilog HDL or VHDL warning at UART_RX.v(11): object \"count\" assigned a value but never read" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag UART_RX.v(17) " "Verilog HDL or VHDL warning at UART_RX.v(17): object \"flag\" assigned a value but never read" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "statflag UART_RX.v(18) " "Verilog HDL or VHDL warning at UART_RX.v(18): object \"statflag\" assigned a value but never read" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(35) " "Verilog HDL assignment warning at UART_RX.v(35): truncated value with size 32 to match size of target (16)" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(48) " "Verilog HDL assignment warning at UART_RX.v(48): truncated value with size 32 to match size of target (16)" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX.v(52) " "Verilog HDL assignment warning at UART_RX.v(52): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_RX.v(57) " "Verilog HDL assignment warning at UART_RX.v(57): truncated value with size 32 to match size of target (4)" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 UART_RX.v(74) " "Verilog HDL assignment warning at UART_RX.v(74): truncated value with size 32 to match size of target (16)" {  } { { "UART_RX.v" "" { Text "D:/QQQQ/fpga/UART_RX.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746682063035 "|UART_Module|UART_rx:RX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 5 -1 0 } } { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 26 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746682063428 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746682063428 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[0\] VCC " "Pin \"tx_data\[0\]\" is stuck at VCC" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[1\] GND " "Pin \"tx_data\[1\]\" is stuck at GND" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[2\] VCC " "Pin \"tx_data\[2\]\" is stuck at VCC" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[3\] GND " "Pin \"tx_data\[3\]\" is stuck at GND" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[4\] GND " "Pin \"tx_data\[4\]\" is stuck at GND" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[5\] GND " "Pin \"tx_data\[5\]\" is stuck at GND" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[6\] GND " "Pin \"tx_data\[6\]\" is stuck at GND" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[7\] VCC " "Pin \"tx_data\[7\]\" is stuck at VCC" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746682063521 "|UART_Module|tx_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746682063521 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746682063584 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_tx:TX\|data_buff\[0\] High " "Register UART_tx:TX\|data_buff\[0\] will power up to High" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1746682063678 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_tx:TX\|data_buff\[2\] High " "Register UART_tx:TX\|data_buff\[2\] will power up to High" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1746682063678 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "UART_tx:TX\|data_buff\[7\] High " "Register UART_tx:TX\|data_buff\[7\] will power up to High" {  } { { "UART_TX.v" "" { Text "D:/QQQQ/fpga/UART_TX.v" 26 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1746682063678 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1746682063678 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746682063882 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QQQQ/fpga/output_files/UART.map.smsg " "Generated suppressed messages file D:/QQQQ/fpga/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682063920 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746682064010 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746682064010 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_ctr " "No output dependent on input pin \"tx_ctr\"" {  } { { "UART_Module.v" "" { Text "D:/QQQQ/fpga/UART_Module.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1746682064050 "|UART_Module|tx_ctr"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1746682064050 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746682064050 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746682064050 ""} { "Info" "ICUT_CUT_TM_LCELLS" "191 " "Implemented 191 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746682064050 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746682064050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746682064066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 08 10:57:44 2025 " "Processing ended: Thu May 08 10:57:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746682064066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746682064066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746682064066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746682064066 ""}
