<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p951" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_951{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_951{left:645px;bottom:1141px;letter-spacing:-0.13px;}
#t3_951{left:777px;bottom:68px;letter-spacing:0.1px;}
#t4_951{left:823px;bottom:68px;letter-spacing:0.12px;}
#t5_951{left:70px;bottom:1083px;letter-spacing:0.17px;word-spacing:0.01px;}
#t6_951{left:75px;bottom:1065px;letter-spacing:-0.14px;}
#t7_951{left:75px;bottom:1050px;letter-spacing:-0.12px;}
#t8_951{left:367px;bottom:1065px;letter-spacing:-0.14px;}
#t9_951{left:367px;bottom:1050px;letter-spacing:-0.18px;}
#ta_951{left:405px;bottom:1065px;letter-spacing:-0.13px;word-spacing:0.06px;}
#tb_951{left:405px;bottom:1050px;letter-spacing:-0.14px;}
#tc_951{left:405px;bottom:1034px;letter-spacing:-0.13px;}
#td_951{left:478px;bottom:1065px;letter-spacing:-0.12px;}
#te_951{left:478px;bottom:1050px;letter-spacing:-0.13px;word-spacing:0.05px;}
#tf_951{left:568px;bottom:1065px;letter-spacing:-0.13px;}
#tg_951{left:75px;bottom:1011px;letter-spacing:-0.11px;}
#th_951{left:142px;bottom:1018px;}
#ti_951{left:75px;bottom:990px;letter-spacing:-0.15px;}
#tj_951{left:71px;bottom:287px;letter-spacing:-0.14px;}
#tk_951{left:70px;bottom:268px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#tl_951{left:647px;bottom:275px;}
#tm_951{left:661px;bottom:268px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#tn_951{left:85px;bottom:251px;letter-spacing:-0.12px;}
#to_951{left:85px;bottom:235px;letter-spacing:-0.11px;}
#tp_951{left:213px;bottom:241px;}
#tq_951{left:228px;bottom:235px;letter-spacing:-0.12px;}
#tr_951{left:367px;bottom:1011px;}
#ts_951{left:405px;bottom:1011px;letter-spacing:-0.16px;}
#tt_951{left:478px;bottom:1011px;letter-spacing:-0.2px;}
#tu_951{left:568px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tv_951{left:568px;bottom:995px;letter-spacing:-0.12px;}
#tw_951{left:75px;bottom:967px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_951{left:75px;bottom:946px;letter-spacing:-0.16px;word-spacing:0.01px;}
#ty_951{left:367px;bottom:967px;}
#tz_951{left:405px;bottom:967px;letter-spacing:-0.12px;}
#t10_951{left:478px;bottom:967px;letter-spacing:-0.15px;}
#t11_951{left:568px;bottom:967px;letter-spacing:-0.12px;}
#t12_951{left:568px;bottom:950px;letter-spacing:-0.13px;}
#t13_951{left:75px;bottom:923px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_951{left:144px;bottom:929px;}
#t15_951{left:75px;bottom:901px;letter-spacing:-0.15px;}
#t16_951{left:367px;bottom:923px;}
#t17_951{left:405px;bottom:923px;letter-spacing:-0.16px;}
#t18_951{left:478px;bottom:923px;letter-spacing:-0.2px;}
#t19_951{left:568px;bottom:923px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_951{left:568px;bottom:906px;letter-spacing:-0.12px;}
#t1b_951{left:75px;bottom:878px;letter-spacing:-0.12px;}
#t1c_951{left:75px;bottom:857px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t1d_951{left:367px;bottom:878px;}
#t1e_951{left:405px;bottom:878px;letter-spacing:-0.12px;}
#t1f_951{left:478px;bottom:878px;letter-spacing:-0.15px;}
#t1g_951{left:568px;bottom:878px;letter-spacing:-0.12px;}
#t1h_951{left:568px;bottom:862px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_951{left:75px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1j_951{left:75px;bottom:813px;letter-spacing:-0.15px;}
#t1k_951{left:367px;bottom:834px;}
#t1l_951{left:405px;bottom:834px;letter-spacing:-0.12px;}
#t1m_951{left:478px;bottom:834px;letter-spacing:-0.14px;}
#t1n_951{left:568px;bottom:834px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_951{left:568px;bottom:817px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_951{left:75px;bottom:790px;letter-spacing:-0.13px;}
#t1q_951{left:75px;bottom:768px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1r_951{left:367px;bottom:790px;}
#t1s_951{left:405px;bottom:790px;letter-spacing:-0.12px;}
#t1t_951{left:478px;bottom:790px;letter-spacing:-0.15px;}
#t1u_951{left:568px;bottom:790px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_951{left:568px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1w_951{left:75px;bottom:745px;letter-spacing:-0.13px;}
#t1x_951{left:163px;bottom:746px;letter-spacing:0.11px;}
#t1y_951{left:188px;bottom:745px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1z_951{left:75px;bottom:729px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t20_951{left:367px;bottom:745px;}
#t21_951{left:405px;bottom:745px;letter-spacing:-0.15px;}
#t22_951{left:478px;bottom:745px;letter-spacing:-0.17px;}
#t23_951{left:568px;bottom:745px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t24_951{left:568px;bottom:729px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_951{left:568px;bottom:712px;letter-spacing:-0.12px;}
#t26_951{left:75px;bottom:689px;letter-spacing:-0.13px;}
#t27_951{left:163px;bottom:690px;letter-spacing:0.11px;}
#t28_951{left:188px;bottom:689px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t29_951{left:75px;bottom:672px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2a_951{left:367px;bottom:689px;}
#t2b_951{left:405px;bottom:689px;letter-spacing:-0.15px;}
#t2c_951{left:478px;bottom:689px;letter-spacing:-0.17px;}
#t2d_951{left:568px;bottom:689px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t2e_951{left:568px;bottom:672px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2f_951{left:568px;bottom:655px;letter-spacing:-0.12px;}
#t2g_951{left:75px;bottom:632px;letter-spacing:-0.12px;}
#t2h_951{left:75px;bottom:616px;letter-spacing:-0.14px;}
#t2i_951{left:367px;bottom:632px;}
#t2j_951{left:405px;bottom:632px;letter-spacing:-0.17px;}
#t2k_951{left:478px;bottom:632px;letter-spacing:-0.15px;}
#t2l_951{left:478px;bottom:616px;letter-spacing:-0.16px;}
#t2m_951{left:568px;bottom:632px;letter-spacing:-0.12px;word-spacing:-0.33px;}
#t2n_951{left:568px;bottom:616px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2o_951{left:568px;bottom:599px;letter-spacing:-0.12px;}
#t2p_951{left:75px;bottom:576px;letter-spacing:-0.12px;}
#t2q_951{left:75px;bottom:559px;letter-spacing:-0.14px;}
#t2r_951{left:367px;bottom:576px;}
#t2s_951{left:405px;bottom:576px;letter-spacing:-0.17px;}
#t2t_951{left:478px;bottom:576px;letter-spacing:-0.15px;}
#t2u_951{left:478px;bottom:559px;letter-spacing:-0.16px;}
#t2v_951{left:568px;bottom:576px;letter-spacing:-0.13px;word-spacing:-0.28px;}
#t2w_951{left:568px;bottom:559px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2x_951{left:568px;bottom:542px;letter-spacing:-0.12px;}
#t2y_951{left:75px;bottom:519px;letter-spacing:-0.12px;}
#t2z_951{left:75px;bottom:503px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t30_951{left:367px;bottom:519px;}
#t31_951{left:405px;bottom:519px;letter-spacing:-0.18px;}
#t32_951{left:478px;bottom:519px;letter-spacing:-0.16px;}
#t33_951{left:568px;bottom:519px;letter-spacing:-0.12px;word-spacing:-0.21px;}
#t34_951{left:568px;bottom:503px;letter-spacing:-0.12px;}
#t35_951{left:568px;bottom:486px;letter-spacing:-0.12px;}
#t36_951{left:75px;bottom:463px;letter-spacing:-0.13px;}
#t37_951{left:75px;bottom:446px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t38_951{left:367px;bottom:463px;}
#t39_951{left:405px;bottom:463px;letter-spacing:-0.17px;}
#t3a_951{left:478px;bottom:463px;letter-spacing:-0.15px;}
#t3b_951{left:478px;bottom:446px;letter-spacing:-0.16px;}
#t3c_951{left:568px;bottom:463px;letter-spacing:-0.12px;word-spacing:-0.82px;}
#t3d_951{left:568px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3e_951{left:568px;bottom:429px;letter-spacing:-0.12px;}
#t3f_951{left:75px;bottom:406px;letter-spacing:-0.12px;}
#t3g_951{left:75px;bottom:389px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3h_951{left:367px;bottom:406px;}
#t3i_951{left:405px;bottom:406px;letter-spacing:-0.17px;}
#t3j_951{left:478px;bottom:406px;letter-spacing:-0.15px;}
#t3k_951{left:478px;bottom:389px;letter-spacing:-0.16px;}
#t3l_951{left:568px;bottom:406px;letter-spacing:-0.12px;word-spacing:-0.79px;}
#t3m_951{left:568px;bottom:389px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3n_951{left:568px;bottom:373px;letter-spacing:-0.12px;}
#t3o_951{left:75px;bottom:350px;letter-spacing:-0.12px;}
#t3p_951{left:75px;bottom:333px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3q_951{left:367px;bottom:350px;}
#t3r_951{left:405px;bottom:350px;letter-spacing:-0.16px;}
#t3s_951{left:478px;bottom:350px;letter-spacing:-0.16px;}
#t3t_951{left:568px;bottom:350px;letter-spacing:-0.12px;word-spacing:-0.69px;}
#t3u_951{left:568px;bottom:333px;letter-spacing:-0.12px;}
#t3v_951{left:568px;bottom:316px;letter-spacing:-0.12px;}

.s1_951{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_951{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_951{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_951{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s5_951{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s6_951{font-size:11px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_951{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s8_951{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts951" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg951Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg951" style="-webkit-user-select: none;"><object width="935" height="1210" data="951/951.svg" type="image/svg+xml" id="pdf951" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_951" class="t s1_951">PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t2_951" class="t s2_951">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_951" class="t s1_951">Vol. 2B </span><span id="t4_951" class="t s1_951">4-217 </span>
<span id="t5_951" class="t s3_951">PADDUSB/PADDUSW—Add Packed Unsigned Integers With Unsigned Saturation </span>
<span id="t6_951" class="t s4_951">Opcode/ </span>
<span id="t7_951" class="t s4_951">Instruction </span>
<span id="t8_951" class="t s4_951">Op/ </span>
<span id="t9_951" class="t s4_951">En </span>
<span id="ta_951" class="t s4_951">64/32 bit </span>
<span id="tb_951" class="t s4_951">Mode </span>
<span id="tc_951" class="t s4_951">Support </span>
<span id="td_951" class="t s4_951">CPUID </span>
<span id="te_951" class="t s4_951">Feature Flag </span>
<span id="tf_951" class="t s4_951">Description </span>
<span id="tg_951" class="t s5_951">NP 0F DC /r </span>
<span id="th_951" class="t s6_951">1 </span>
<span id="ti_951" class="t s5_951">PADDUSB mm, mm/m64 </span>
<span id="tj_951" class="t s7_951">NOTES: </span>
<span id="tk_951" class="t s5_951">1. See note in Section 2.5, “Intel® AVX and Intel® SSE Instruction Exception Classification,” in the Intel </span>
<span id="tl_951" class="t s8_951">® </span>
<span id="tm_951" class="t s5_951">64 and IA-32 Architectures Soft- </span>
<span id="tn_951" class="t s5_951">ware Developer’s Manual, Volume 2A, and Section 23.25.3, “Exception Conditions of Legacy SIMD Instructions Operating on MMX </span>
<span id="to_951" class="t s5_951">Registers,” in the Intel </span>
<span id="tp_951" class="t s8_951">® </span>
<span id="tq_951" class="t s5_951">64 and IA-32 Architectures Software Developer’s Manual, Volume 3B. </span>
<span id="tr_951" class="t s5_951">A </span><span id="ts_951" class="t s5_951">V/V </span><span id="tt_951" class="t s5_951">MMX </span><span id="tu_951" class="t s5_951">Add packed unsigned byte integers from </span>
<span id="tv_951" class="t s5_951">mm/m64 and mm and saturate the results. </span>
<span id="tw_951" class="t s5_951">66 0F DC /r </span>
<span id="tx_951" class="t s5_951">PADDUSB xmm1, xmm2/m128 </span>
<span id="ty_951" class="t s5_951">A </span><span id="tz_951" class="t s5_951">V/V </span><span id="t10_951" class="t s5_951">SSE2 </span><span id="t11_951" class="t s5_951">Add packed unsigned byte integers from </span>
<span id="t12_951" class="t s5_951">xmm2/m128 and xmm1 saturate the results. </span>
<span id="t13_951" class="t s5_951">NP 0F DD /r </span>
<span id="t14_951" class="t s6_951">1 </span>
<span id="t15_951" class="t s5_951">PADDUSW mm, mm/m64 </span>
<span id="t16_951" class="t s5_951">A </span><span id="t17_951" class="t s5_951">V/V </span><span id="t18_951" class="t s5_951">MMX </span><span id="t19_951" class="t s5_951">Add packed unsigned word integers from </span>
<span id="t1a_951" class="t s5_951">mm/m64 and mm and saturate the results. </span>
<span id="t1b_951" class="t s5_951">66 0F DD /r </span>
<span id="t1c_951" class="t s5_951">PADDUSW xmm1, xmm2/m128 </span>
<span id="t1d_951" class="t s5_951">A </span><span id="t1e_951" class="t s5_951">V/V </span><span id="t1f_951" class="t s5_951">SSE2 </span><span id="t1g_951" class="t s5_951">Add packed unsigned word integers from </span>
<span id="t1h_951" class="t s5_951">xmm2/m128 to xmm1 and saturate the results. </span>
<span id="t1i_951" class="t s5_951">VEX.128.660F.WIG DC /r </span>
<span id="t1j_951" class="t s5_951">VPADDUSB xmm1, xmm2, xmm3/m128 </span>
<span id="t1k_951" class="t s5_951">B </span><span id="t1l_951" class="t s5_951">V/V </span><span id="t1m_951" class="t s5_951">AVX </span><span id="t1n_951" class="t s5_951">Add packed unsigned byte integers from </span>
<span id="t1o_951" class="t s5_951">xmm3/m128 to xmm2 and saturate the results. </span>
<span id="t1p_951" class="t s5_951">VEX.128.66.0F.WIG DD /r </span>
<span id="t1q_951" class="t s5_951">VPADDUSW xmm1, xmm2, xmm3/m128 </span>
<span id="t1r_951" class="t s5_951">B </span><span id="t1s_951" class="t s5_951">V/V </span><span id="t1t_951" class="t s5_951">AVX </span><span id="t1u_951" class="t s5_951">Add packed unsigned word integers from </span>
<span id="t1v_951" class="t s5_951">xmm3/m128 to xmm2 and saturate the results. </span>
<span id="t1w_951" class="t s5_951">VEX.256.66.0F</span><span id="t1x_951" class="t s1_951">.WIG </span><span id="t1y_951" class="t s5_951">DC /r </span>
<span id="t1z_951" class="t s5_951">VPADDUSB ymm1, ymm2, ymm3/m256 </span>
<span id="t20_951" class="t s5_951">B </span><span id="t21_951" class="t s5_951">V/V </span><span id="t22_951" class="t s5_951">AVX2 </span><span id="t23_951" class="t s5_951">Add packed unsigned byte integers from ymm2, </span>
<span id="t24_951" class="t s5_951">and ymm3/m256 and store the saturated </span>
<span id="t25_951" class="t s5_951">results in ymm1. </span>
<span id="t26_951" class="t s5_951">VEX.256.66.0F</span><span id="t27_951" class="t s1_951">.WIG </span><span id="t28_951" class="t s5_951">DD /r </span>
<span id="t29_951" class="t s5_951">VPADDUSW ymm1, ymm2, ymm3/m256 </span>
<span id="t2a_951" class="t s5_951">B </span><span id="t2b_951" class="t s5_951">V/V </span><span id="t2c_951" class="t s5_951">AVX2 </span><span id="t2d_951" class="t s5_951">Add packed unsigned word integers from ymm2, </span>
<span id="t2e_951" class="t s5_951">and ymm3/m256 and store the saturated </span>
<span id="t2f_951" class="t s5_951">results in ymm1. </span>
<span id="t2g_951" class="t s5_951">EVEX.128.66.0F.WIG DC /r </span>
<span id="t2h_951" class="t s5_951">VPADDUSB xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t2i_951" class="t s5_951">C </span><span id="t2j_951" class="t s5_951">V/V </span><span id="t2k_951" class="t s5_951">AVX512VL </span>
<span id="t2l_951" class="t s5_951">AVX512BW </span>
<span id="t2m_951" class="t s5_951">Add packed unsigned byte integers from xmm2, </span>
<span id="t2n_951" class="t s5_951">and xmm3/m128 and store the saturated </span>
<span id="t2o_951" class="t s5_951">results in xmm1 under writemask k1. </span>
<span id="t2p_951" class="t s5_951">EVEX.256.66.0F.WIG DC /r </span>
<span id="t2q_951" class="t s5_951">VPADDUSB ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t2r_951" class="t s5_951">C </span><span id="t2s_951" class="t s5_951">V/V </span><span id="t2t_951" class="t s5_951">AVX512VL </span>
<span id="t2u_951" class="t s5_951">AVX512BW </span>
<span id="t2v_951" class="t s5_951">Add packed unsigned byte integers from ymm2, </span>
<span id="t2w_951" class="t s5_951">and ymm3/m256 and store the saturated </span>
<span id="t2x_951" class="t s5_951">results in ymm1 under writemask k1. </span>
<span id="t2y_951" class="t s5_951">EVEX.512.66.0F.WIG DC /r </span>
<span id="t2z_951" class="t s5_951">VPADDUSB zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t30_951" class="t s5_951">C </span><span id="t31_951" class="t s5_951">V/V </span><span id="t32_951" class="t s5_951">AVX512BW </span><span id="t33_951" class="t s5_951">Add packed unsigned byte integers from zmm2, </span>
<span id="t34_951" class="t s5_951">and zmm3/m512 and store the saturated </span>
<span id="t35_951" class="t s5_951">results in zmm1 under writemask k1. </span>
<span id="t36_951" class="t s5_951">EVEX.128.66.0F.WIG DD /r </span>
<span id="t37_951" class="t s5_951">VPADDUSW xmm1 {k1}{z}, xmm2, xmm3/m128 </span>
<span id="t38_951" class="t s5_951">C </span><span id="t39_951" class="t s5_951">V/V </span><span id="t3a_951" class="t s5_951">AVX512VL </span>
<span id="t3b_951" class="t s5_951">AVX512BW </span>
<span id="t3c_951" class="t s5_951">Add packed unsigned word integers from xmm2, </span>
<span id="t3d_951" class="t s5_951">and xmm3/m128 and store the saturated </span>
<span id="t3e_951" class="t s5_951">results in xmm1 under writemask k1. </span>
<span id="t3f_951" class="t s5_951">EVEX.256.66.0F.WIG DD /r </span>
<span id="t3g_951" class="t s5_951">VPADDUSW ymm1 {k1}{z}, ymm2, ymm3/m256 </span>
<span id="t3h_951" class="t s5_951">C </span><span id="t3i_951" class="t s5_951">V/V </span><span id="t3j_951" class="t s5_951">AVX512VL </span>
<span id="t3k_951" class="t s5_951">AVX512BW </span>
<span id="t3l_951" class="t s5_951">Add packed unsigned word integers from ymm2, </span>
<span id="t3m_951" class="t s5_951">and ymm3/m256 and store the saturated </span>
<span id="t3n_951" class="t s5_951">results in ymm1 under writemask k1. </span>
<span id="t3o_951" class="t s5_951">EVEX.512.66.0F.WIG DD /r </span>
<span id="t3p_951" class="t s5_951">VPADDUSW zmm1 {k1}{z}, zmm2, zmm3/m512 </span>
<span id="t3q_951" class="t s5_951">C </span><span id="t3r_951" class="t s5_951">V/V </span><span id="t3s_951" class="t s5_951">AVX512BW </span><span id="t3t_951" class="t s5_951">Add packed unsigned word integers from zmm2, </span>
<span id="t3u_951" class="t s5_951">and zmm3/m512 and store the saturated </span>
<span id="t3v_951" class="t s5_951">results in zmm1 under writemask k1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
