

================================================================
== Vivado HLS Report for 'is_crop_or_furrow'
================================================================
* Date:           Wed Mar 18 11:34:41 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 50.00 ns | 15.536 ns |   6.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|       36| 0.200 us | 1.800 us |    4|   36|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- is_crop_or_furrow_label5  |        3|       34|   3 ~ 5  |          -|          -| 1 ~ 6 |    no    |
        +----------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 6 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%most_right_2 = alloca i32"   --->   Operation 7 'alloca' 'most_right_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_most_left = alloca i32"   --->   Operation 8 'alloca' 'tmp_most_left' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%flag_first_0 = alloca i1"   --->   Operation 9 'alloca' 'flag_first_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%crop_width_read_1 = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %crop_width_read)" [./wd_stage_2.h:378]   --->   Operation 10 'read' 'crop_width_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%py_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %py_read)" [./wd_stage_2.h:378]   --->   Operation 11 'read' 'py_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%px_read_1 = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %px_read)" [./wd_stage_2.h:378]   --->   Operation 12 'read' 'px_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln378 = sext i9 %px_read_1 to i16" [./wd_stage_2.h:378]   --->   Operation 13 'sext' 'sext_ln378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i16 %sext_ln378 to i40" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 14 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i5 %crop_width_read_1 to i32" [./wd_stage_2.h:388]   --->   Operation 15 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i9 %py_read_1 to i32" [./wd_stage_2.h:390]   --->   Operation 16 'zext' 'zext_ln390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "store i1 true, i1* %flag_first_0" [./wd_stage_2.h:385]   --->   Operation 17 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %._crit_edge" [./wd_stage_2.h:385]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.46>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %._crit_edge.backedge ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%icmp_ln385 = icmp eq i3 %i_0, -2" [./wd_stage_2.h:385]   --->   Operation 20 'icmp' 'icmp_ln385' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 6, i64 3)"   --->   Operation 21 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./wd_stage_2.h:385]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln385, label %5, label %1" [./wd_stage_2.h:385]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln386 = zext i3 %i_0 to i64" [./wd_stage_2.h:386]   --->   Operation 24 'zext' 'zext_ln386' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lines_addr = getelementptr [6 x i57]* %lines, i64 0, i64 %zext_ln386" [./wd_stage_2.h:386]   --->   Operation 25 'getelementptr' 'lines_addr' <Predicate = (!icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr, align 8" [./wd_stage_2.h:386]   --->   Operation 26 'load' 'lines_load' <Predicate = (!icmp_ln385)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%most_right_2_load = load i32* %most_right_2" [./wd_stage_2.h:402]   --->   Operation 27 'load' 'most_right_2_load' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_most_left_load = load i32* %tmp_most_left" [./wd_stage_2.h:402]   --->   Operation 28 'load' 'tmp_most_left_load' <Predicate = (icmp_ln385)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.47ns)   --->   "%icmp_ln402 = icmp sgt i32 %zext_ln390, %tmp_most_left_load" [./wd_stage_2.h:402]   --->   Operation 29 'icmp' 'icmp_ln402' <Predicate = (icmp_ln385)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.47ns)   --->   "%icmp_ln402_1 = icmp slt i32 %zext_ln390, %most_right_2_load" [./wd_stage_2.h:402]   --->   Operation 30 'icmp' 'icmp_ln402_1' <Predicate = (icmp_ln385)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node select_ln405)   --->   "%and_ln402 = and i1 %icmp_ln402, %icmp_ln402_1" [./wd_stage_2.h:402]   --->   Operation 31 'and' 'and_ln402' <Predicate = (icmp_ln385)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln405 = select i1 %and_ln402, i2 -1, i2 0" [./wd_stage_2.h:405]   --->   Operation 32 'select' 'select_ln405' <Predicate = (icmp_ln385)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock" [./wd_stage_2.h:405]   --->   Operation 33 'br' <Predicate = (icmp_ln385)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str34) nounwind" [./wd_stage_2.h:385]   --->   Operation 34 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (2.32ns)   --->   "%lines_load = load i57* %lines_addr, align 8" [./wd_stage_2.h:386]   --->   Operation 35 'load' 'lines_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 57> <Depth = 6> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln386 = trunc i57 %lines_load to i1" [./wd_stage_2.h:386]   --->   Operation 36 'trunc' 'trunc_ln386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %trunc_ln386, label %2, label %._crit_edge.backedge" [./wd_stage_2.h:386]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lines_m_V_1_load_new = call i24 @_ssdm_op_PartSelect.i24.i57.i32.i32(i57 %lines_load, i32 1, i32 24)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 38 'partselect' 'lines_m_V_1_load_new' <Predicate = (trunc_ln386)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%r_V = sext i24 %lines_m_V_1_load_new to i40" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 39 'sext' 'r_V' <Predicate = (trunc_ln386)> <Delay = 0.00>
ST_3 : Operation 40 [4/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 40 'mul' 'r_V_2' <Predicate = (trunc_ln386)> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = call i32 @_ssdm_op_PartSelect.i32.i57.i32.i32(i57 %lines_load, i32 25, i32 56)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 41 'partselect' 'tmp' <Predicate = (trunc_ln386)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 42 [3/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 42 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.15>
ST_5 : Operation 43 [2/4] (2.15ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 43 'mul' 'r_V_2' <Predicate = true> <Delay = 2.15> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 15.5>
ST_6 : Operation 44 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul nsw i40 %zext_ln1118, %r_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 44 'mul' 'r_V_2' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %r_V_2 to i41" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 45 'sext' 'lhs_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_V = call i40 @_ssdm_op_BitConcatenate.i40.i32.i8(i32 %tmp, i8 0)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 46 'bitconcatenate' 'rhs_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i40 %rhs_V to i41" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 47 'sext' 'sext_ln728' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (2.87ns)   --->   "%ret_V_13 = add nsw i41 %lhs_V, %sext_ln728" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 48 'add' 'ret_V_13' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%ret_V = call i33 @_ssdm_op_PartSelect.i33.i41.i32.i32(i41 %ret_V_13, i32 8, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 49 'partselect' 'ret_V' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_13, i32 40)" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 50 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (1.76ns)   --->   "br i1 %p_Result_s, label %3, label %get_y_lineal.exit" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 51 'br' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 1.76>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i40 %r_V_2 to i8" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 52 'trunc' 'trunc_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (1.55ns)   --->   "%icmp_ln851 = icmp eq i8 %trunc_ln851, 0" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 53 'icmp' 'icmp_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (2.59ns)   --->   "%ret_V_12 = add nsw i33 1, %ret_V" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 54 'add' 'ret_V_12' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.80ns)   --->   "%select_ln851 = select i1 %icmp_ln851, i33 %ret_V, i33 %ret_V_12" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 55 'select' 'select_ln851' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (1.76ns)   --->   "br label %get_y_lineal.exit" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 56 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & p_Result_s)> <Delay = 1.76>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%p_033_0_i = phi i33 [ %select_ln851, %3 ], [ %ret_V, %2 ]"   --->   Operation 57 'phi' 'p_033_0_i' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i33 %p_033_0_i to i32" [./wd_stage_2.h:178->./wd_stage_2.h:387]   --->   Operation 58 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (2.55ns)   --->   "%most_left = sub nsw i32 %trunc_ln555, %zext_ln388" [./wd_stage_2.h:388]   --->   Operation 59 'sub' 'most_left' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (2.55ns)   --->   "%most_right = add nsw i32 %trunc_ln555, %zext_ln388" [./wd_stage_2.h:389]   --->   Operation 60 'add' 'most_right' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln390 = icmp sgt i32 %zext_ln390, %most_right" [./wd_stage_2.h:390]   --->   Operation 61 'icmp' 'icmp_ln390' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (2.47ns)   --->   "%icmp_ln390_1 = icmp slt i32 %zext_ln390, %most_left" [./wd_stage_2.h:390]   --->   Operation 62 'icmp' 'icmp_ln390_1' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.97ns)   --->   "%or_ln390 = or i1 %icmp_ln390, %icmp_ln390_1" [./wd_stage_2.h:390]   --->   Operation 63 'or' 'or_ln390' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %or_ln390, label %._crit_edge9, label %UnifiedReturnBlock.loopexit" [./wd_stage_2.h:390]   --->   Operation 64 'br' <Predicate = (!icmp_ln385 & trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%flag_first_0_load = load i1* %flag_first_0" [./wd_stage_2.h:392]   --->   Operation 65 'load' 'flag_first_0_load' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (1.76ns)   --->   "store i1 false, i1* %flag_first_0" [./wd_stage_2.h:392]   --->   Operation 66 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 1.76>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %flag_first_0_load, label %._crit_edge9.._crit_edge.backedge_crit_edge, label %4" [./wd_stage_2.h:392]   --->   Operation 67 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%most_right_2_load_1 = load i32* %most_right_2" [./wd_stage_2.h:398]   --->   Operation 68 'load' 'most_right_2_load_1' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_most_left_load_1 = load i32* %tmp_most_left" [./wd_stage_2.h:397]   --->   Operation 69 'load' 'tmp_most_left_load_1' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln397 = icmp slt i32 %most_left, %tmp_most_left_load_1" [./wd_stage_2.h:397]   --->   Operation 70 'icmp' 'icmp_ln397' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln397 = select i1 %icmp_ln397, i32 %most_left, i32 %tmp_most_left_load_1" [./wd_stage_2.h:397]   --->   Operation 71 'select' 'select_ln397' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (2.47ns)   --->   "%icmp_ln398 = icmp sgt i32 %most_right, %most_right_2_load_1" [./wd_stage_2.h:398]   --->   Operation 72 'icmp' 'icmp_ln398' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.69ns)   --->   "%most_right_3 = select i1 %icmp_ln398, i32 %most_right, i32 %most_right_2_load_1" [./wd_stage_2.h:398]   --->   Operation 73 'select' 'most_right_3' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (1.76ns)   --->   "store i32 %select_ln397, i32* %tmp_most_left" [./wd_stage_2.h:397]   --->   Operation 74 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 75 [1/1] (1.76ns)   --->   "store i32 %most_right_3, i32* %most_right_2" [./wd_stage_2.h:398]   --->   Operation 75 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge"   --->   Operation 76 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & !flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.76ns)   --->   "store i32 %most_left, i32* %tmp_most_left" [./wd_stage_2.h:392]   --->   Operation 77 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "store i32 %most_right, i32* %most_right_2" [./wd_stage_2.h:392]   --->   Operation 78 'store' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge.backedge" [./wd_stage_2.h:392]   --->   Operation 79 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & or_ln390 & flag_first_0_load)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %._crit_edge"   --->   Operation 80 'br' <Predicate = (!icmp_ln385 & or_ln390) | (!icmp_ln385 & !trunc_ln386)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (1.76ns)   --->   "br label %UnifiedReturnBlock"   --->   Operation 81 'br' <Predicate = (!icmp_ln385 & trunc_ln386 & !or_ln390)> <Delay = 1.76>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 [ %select_ln405, %5 ], [ 1, %UnifiedReturnBlock.loopexit ]" [./wd_stage_2.h:405]   --->   Operation 82 'phi' 'UnifiedRetVal' <Predicate = (trunc_ln386 & !or_ln390) | (icmp_ln385)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "ret i2 %UnifiedRetVal" [./wd_stage_2.h:405]   --->   Operation 83 'ret' <Predicate = (trunc_ln386 & !or_ln390) | (icmp_ln385)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('flag_first_0') [7]  (0 ns)
	'store' operation ('store_ln385', ./wd_stage_2.h:385) of constant 1 on local variable 'flag_first_0' [15]  (1.77 ns)

 <State 2>: 3.47ns
The critical path consists of the following:
	'load' operation ('most_right_2_load', ./wd_stage_2.h:402) on local variable 'most_right' [80]  (0 ns)
	'icmp' operation ('icmp_ln402_1', ./wd_stage_2.h:402) [83]  (2.47 ns)
	'and' operation ('and_ln402', ./wd_stage_2.h:402) [84]  (0 ns)
	'select' operation ('select_ln405', ./wd_stage_2.h:405) [85]  (0.993 ns)

 <State 3>: 4.47ns
The critical path consists of the following:
	'load' operation ('lines_load', ./wd_stage_2.h:386) on array 'lines' [27]  (2.32 ns)
	'mul' operation of DSP[33] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [33]  (2.15 ns)

 <State 4>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [33]  (2.15 ns)

 <State 5>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [33]  (2.15 ns)

 <State 6>: 15.5ns
The critical path consists of the following:
	'mul' operation of DSP[33] ('r.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [33]  (0 ns)
	'add' operation ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [38]  (2.88 ns)
	'add' operation ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) [45]  (2.59 ns)
	'select' operation ('select_ln851', ./wd_stage_2.h:178->./wd_stage_2.h:387) [46]  (0.806 ns)
	multiplexor before 'phi' operation ('ret.V') with incoming values : ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) ('select_ln851', ./wd_stage_2.h:178->./wd_stage_2.h:387) [49]  (1.77 ns)
	'phi' operation ('ret.V') with incoming values : ('ret.V', ./wd_stage_2.h:178->./wd_stage_2.h:387) ('select_ln851', ./wd_stage_2.h:178->./wd_stage_2.h:387) [49]  (0 ns)
	'sub' operation ('most_left', ./wd_stage_2.h:388) [51]  (2.55 ns)
	'icmp' operation ('icmp_ln397', ./wd_stage_2.h:397) [64]  (2.47 ns)
	'select' operation ('select_ln397', ./wd_stage_2.h:397) [65]  (0.698 ns)
	'store' operation ('store_ln397', ./wd_stage_2.h:397) of variable 'select_ln397', ./wd_stage_2.h:397 on local variable 'tmp_most_left' [68]  (1.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
