
icetime topological timing analysis report
==========================================

Info: max_span_hack is enabled: estimate is conservative.

Report for critical path:
-------------------------

        lc40_3_9_1 (LogicCell40) [clk] -> lcout: 1.491 ns
     1.491 ns net_12255 (core_io_addrM[10])
        t1733 (LocalMux) I -> O: 1.099 ns
        inmux_4_8_19859_19879 (InMux) I -> O: 0.662 ns
        lc40_4_8_2 (LogicCell40) in0 -> lcout: 1.285 ns
     4.537 ns net_15964 (mmio.lcdSpiMaster.spiStCtlReg_6_SB_LUT4_I1_I2_SB_LUT4_O_I3[1])
        odrv_4_8_15964_15745 (Odrv4) I -> O: 0.649 ns
        t2165 (Span4Mux_h4) I -> O: 0.543 ns
        t2164 (LocalMux) I -> O: 1.099 ns
        inmux_4_4_19346_19387 (InMux) I -> O: 0.662 ns
        lc40_4_4_2 (LogicCell40) in0 -> lcout: 1.285 ns
     8.775 ns net_15472 (mmio.rom._GEN_1_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
        t2047 (LocalMux) I -> O: 1.099 ns
        inmux_4_3_19221_19297 (InMux) I -> O: 0.662 ns
        lc40_4_3_7 (LogicCell40) in3 -> lcout: 0.874 ns
    11.411 ns net_15354 (mmio.lcdSpiMaster.spiStCtlReg_0_SB_LUT4_I2_O[3])
        t2044 (LocalMux) I -> O: 1.099 ns
        inmux_3_4_15518_15552 (InMux) I -> O: 0.662 ns
        t181 (CascadeMux) I -> O: 0.000 ns
        lc40_3_4_1 (LogicCell40) in2 -> lcout: 1.205 ns
    14.378 ns net_11640 (mmio.usbUart.uartStCtlReg_0_SB_LUT4_I1_O[0])
        odrv_3_4_11640_15504 (Odrv4) I -> O: 0.649 ns
        t1587 (LocalMux) I -> O: 1.099 ns
        inmux_3_6_15776_15798 (InMux) I -> O: 0.662 ns
        t193 (CascadeMux) I -> O: 0.000 ns
        lc40_3_6_1 (LogicCell40) in2 -> lcout: 1.205 ns
    17.993 ns net_11886 (core.alu.y1[0])
        t1621 (LocalMux) I -> O: 1.099 ns
        inmux_2_7_12050_12083 (InMux) I -> O: 0.662 ns
        lc40_2_7_0 (LogicCell40) in1 -> carryout: 0.675 ns
    20.430 ns net_12081 (core.alu._z0_T_1_SB_LUT4_O_I3[1])
        lc40_2_7_1 (LogicCell40) carryin -> carryout: 0.278 ns
    20.709 ns net_12087 (core.alu._z0_T_1_SB_LUT4_O_I3[2])
        lc40_2_7_2 (LogicCell40) carryin -> carryout: 0.278 ns
    20.987 ns net_12093 (core.alu._z0_T_1_SB_LUT4_O_I3[3])
        lc40_2_7_3 (LogicCell40) carryin -> carryout: 0.278 ns
    21.265 ns net_12099 (core.alu._z0_T_1_SB_LUT4_O_I3[4])
        lc40_2_7_4 (LogicCell40) carryin -> carryout: 0.278 ns
    21.543 ns net_12105 (core.alu._z0_T_1_SB_LUT4_O_I3[5])
        lc40_2_7_5 (LogicCell40) carryin -> carryout: 0.278 ns
    21.821 ns net_12111 (core.alu._z0_T_1_SB_LUT4_O_I3[6])
        lc40_2_7_6 (LogicCell40) carryin -> carryout: 0.278 ns
    22.099 ns net_12117 (core.alu._z0_T_1_SB_LUT4_O_I3[7])
        lc40_2_7_7 (LogicCell40) carryin -> carryout: 0.278 ns
    22.377 ns net_12123 (core.alu._z0_T_1_SB_LUT4_O_I3[8])
        t56 (ICE_CARRY_IN_MUX) carryinitin -> carryinitout: 0.556 ns
        lc40_2_8_0 (LogicCell40) carryin -> carryout: 0.278 ns
    23.212 ns net_12204 (core.alu._z0_T_1_SB_LUT4_O_I3[9])
        lc40_2_8_1 (LogicCell40) carryin -> carryout: 0.278 ns
    23.490 ns net_12210 (core.alu._z0_T_1_SB_LUT4_O_I3[10])
        lc40_2_8_2 (LogicCell40) carryin -> carryout: 0.278 ns
    23.768 ns net_12216 (core.alu._z0_T_1_SB_LUT4_O_I3[11])
        lc40_2_8_3 (LogicCell40) carryin -> carryout: 0.278 ns
    24.046 ns net_12222 (core.alu._z0_T_1_SB_LUT4_O_I3[12])
        inmux_2_8_12222_12232 (InMux) I -> O: 0.662 ns
        lc40_2_8_4 (LogicCell40) in3 -> lcout: 0.874 ns
    25.582 ns net_7747 (core.alu._z0_T_1[12])
        odrv_2_8_7747_12283 (Odrv4) I -> O: 0.649 ns
        t1355 (LocalMux) I -> O: 1.099 ns
        inmux_2_10_12443_12496 (InMux) I -> O: 0.662 ns
        lc40_2_10_7 (LogicCell40) in3 -> lcout: 0.874 ns
    28.867 ns net_8044 (core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_I3[3])
        t1389 (LocalMux) I -> O: 1.099 ns
        inmux_2_11_12548_12580 (InMux) I -> O: 0.662 ns
        lc40_2_11_1 (LogicCell40) in0 -> lcout: 1.285 ns
    31.913 ns net_8185 (core.alu.y1_SB_LUT4_O_3_I2_SB_LUT4_I1_O[3])
        t1439 (LocalMux) I -> O: 1.099 ns
        inmux_3_11_16381_16441 (InMux) I -> O: 0.662 ns
        lc40_3_11_6 (LogicCell40) in0 -> lcout: 1.285 ns
    34.960 ns net_12506 (core.decode.io_j3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
        t1826 (LocalMux) I -> O: 1.099 ns
        inmux_3_10_16263_16319 (InMux) I -> O: 0.662 ns
        lc40_3_10_6 (LogicCell40) in1 -> lcout: 1.232 ns
    37.953 ns net_12383 (core.decode.io_j3_SB_LUT4_I1_1_O[2])
        t1780 (LocalMux) I -> O: 1.099 ns
        inmux_3_10_16271_16301 (InMux) I -> O: 0.662 ns
        lc40_3_10_3 (LogicCell40) in1 -> lcout: 1.232 ns
    40.946 ns net_12380 (core.decode.io_j3_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3])
        t1777 (LocalMux) I -> O: 1.099 ns
        inmux_4_9_19984_20014 (InMux) I -> O: 0.662 ns
    42.708 ns net_20014 (core.decode.io_j3_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3])
        lc40_4_9_4 (LogicCell40) in0 [setup]: 1.060 ns
    43.767 ns net_16089 (core_io_pc[0])

Resolvable net names on path:
     1.491 ns ..  3.252 ns core_io_addrM[10]
     4.537 ns ..  7.490 ns mmio.lcdSpiMaster.spiStCtlReg_6_SB_LUT4_I1_I2_SB_LUT4_O_I3[1]
     8.775 ns .. 10.537 ns mmio.rom._GEN_1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
    11.411 ns .. 13.172 ns mmio.lcdSpiMaster.spiStCtlReg_0_SB_LUT4_I2_O[3]
    14.378 ns .. 16.788 ns mmio.usbUart.uartStCtlReg_0_SB_LUT4_I1_O[0]
    17.993 ns .. 19.755 ns core.alu.y1[0]
    20.430 ns .. 20.430 ns core.alu._z0_T_1_SB_LUT4_O_I3[1]
    20.709 ns .. 20.709 ns core.alu._z0_T_1_SB_LUT4_O_I3[2]
    20.987 ns .. 20.987 ns core.alu._z0_T_1_SB_LUT4_O_I3[3]
    21.265 ns .. 21.265 ns core.alu._z0_T_1_SB_LUT4_O_I3[4]
    21.543 ns .. 21.543 ns core.alu._z0_T_1_SB_LUT4_O_I3[5]
    21.821 ns .. 21.821 ns core.alu._z0_T_1_SB_LUT4_O_I3[6]
    22.099 ns .. 22.099 ns core.alu._z0_T_1_SB_LUT4_O_I3[7]
    22.377 ns .. 22.934 ns core.alu._z0_T_1_SB_LUT4_O_I3[8]
    23.212 ns .. 23.212 ns core.alu._z0_T_1_SB_LUT4_O_I3[9]
    23.490 ns .. 23.490 ns core.alu._z0_T_1_SB_LUT4_O_I3[10]
    23.768 ns .. 23.768 ns core.alu._z0_T_1_SB_LUT4_O_I3[11]
    24.046 ns .. 24.708 ns core.alu._z0_T_1_SB_LUT4_O_I3[12]
    25.582 ns .. 27.993 ns core.alu._z0_T_1[12]
    28.867 ns .. 30.629 ns core.alu.y1_SB_LUT4_O_1_I2_SB_LUT4_I1_I3[3]
    31.913 ns .. 33.675 ns core.alu.y1_SB_LUT4_O_3_I2_SB_LUT4_I1_O[3]
    34.960 ns .. 36.721 ns core.decode.io_j3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
    37.953 ns .. 39.714 ns core.decode.io_j3_SB_LUT4_I1_1_O[2]
    40.946 ns .. 42.708 ns core.decode.io_j3_SB_LUT4_I1_1_O_SB_LUT4_I3_O[3]
                  lcout -> core_io_pc[0]

Total number of logic levels: 24
Total path delay: 43.77 ns (22.85 MHz)

