/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021 NXP
 */
#ifndef __DT_BINDINGS_S32GEN1_SCMI_RESET_H
#define __DT_BINDINGS_S32GEN1_SCMI_RESET_H

#define S32GEN1_SCMI_RST_BASE_ID	0U
#define S32GEN1_SCMI_RST(N)		((N) + S32GEN1_SCMI_RST_BASE_ID)
#define S32GEN1_PLAT_SCMI_RST(N)	((N) + S32GEN1_SCMI_PLAT_RST_BASE_ID)

#define S32GEN1_SCMI_RST_PART0		S32GEN1_SCMI_RST(0)
#define S32GEN1_SCMI_RST_PART1		S32GEN1_SCMI_RST(1)
#define S32GEN1_SCMI_RST_PART2		S32GEN1_SCMI_RST(2)
#define S32GEN1_SCMI_RST_PART3		S32GEN1_SCMI_RST(3)
#define S32GEN1_SCMI_RST_CM7_0		S32GEN1_SCMI_RST(4)
#define S32GEN1_SCMI_RST_CM7_1		S32GEN1_SCMI_RST(5)
#define S32GEN1_SCMI_RST_CM7_2		S32GEN1_SCMI_RST(6)
#define S32GEN1_SCMI_RST_DDR		S32GEN1_SCMI_RST(7)
#define S32GEN1_SCMI_RST_PCIE0		S32GEN1_SCMI_RST(8)
#define S32GEN1_SCMI_RST_SERDES0	S32GEN1_SCMI_RST(9)
#define S32GEN1_SCMI_RST_PCIE1		S32GEN1_SCMI_RST(10)
#define S32GEN1_SCMI_RST_SERDES1	S32GEN1_SCMI_RST(11)
#define S32GEN1_SCMI_RST_A53_0		S32GEN1_SCMI_RST(12)
#define S32GEN1_SCMI_RST_A53_1		S32GEN1_SCMI_RST(13)
#define S32GEN1_SCMI_RST_A53_2		S32GEN1_SCMI_RST(14)
#define S32GEN1_SCMI_RST_A53_3		S32GEN1_SCMI_RST(15)

#define S32GEN1_SCMI_PLAT_RST_BASE_ID	S32GEN1_SCMI_RST(16)
#define S32GEN1_SCMI_RST_MAX_ID		S32GEN1_PLAT_SCMI_RST(2)

#endif

