# 4-bit Parity Generator and Checker â€“ Verilog

## ðŸ§  Project Overview

This project implements a **4-bit parity generator** and a **4-bit parity checker** in Verilog.  

- The **generator** creates even or odd parity for a 4-bit data word.
- The **checker** verifies the received data with the parity bit and flags an error if there is a mismatch.  

Both designs are tested with Verilog testbenches and observed via waveforms.

---

## âœ… Key Features

- **Parity Generator**:
  - Generates even (`parity_mode = 0`) or odd (`parity_mode = 1`) parity bit
- **Parity Checker**:
  - Compares received parity with calculated parity
  - Outputs `error = 1` if mismatch occurs
- **Inputs**:
  - `data[3:0]` â€“ 4-bit data word
  - `parity_mode` â€“ `0 = even parity`, `1 = odd parity`
  - `parity` â€“ (checker) received parity bit
- **Outputs**:
  - `parity` (generator) â€“ generated parity bit
  - `error` (checker) â€“ high if mismatch is detected

---

## ðŸ“‚ Files Included

- `4bitparitygen.v` â€“ Verilog design for parity generator  
- `4bitparitygen_tb.v` â€“ Testbench for parity generator  
- `4bitparitycheck.v` â€“ Verilog design for parity checker  
- `4bitparitycheck_tb.v` â€“ Testbench for parity checker  
- `4bitparity_waveform.png` â€“ Simulation waveform screenshot  
- `README.md` â€“ Documentation for this module  

---

## âš™ï¸ How It Works

### ðŸ”¹ Parity Generator

1. The generator XORs all four input data bits.  
   - If the result = `0`, data already has even parity.  
   - If the result = `1`, data has odd parity.  
2. Depending on `parity_mode`:
   - **Even mode (`0`)** â†’ parity bit = XOR result  
   - **Odd mode (`1`)** â†’ parity bit = inverted XOR result  

Formula:  
Even parity = D0 âŠ• D1 âŠ• D2 âŠ• D3
Odd parity  = Â¬(D0 âŠ• D1 âŠ• D2 âŠ• D3)

---

### ðŸ”¹ Parity Checker

1. The checker recalculates expected parity from the data using the same XOR method.  
2. It compares the **received parity bit** with the **expected parity**.  
3. If both match â†’ `error = 0` (no error).  
   If they differ â†’ `error = 1` (error detected).  

Formula:  Expected parity = (D0 âŠ• D1 âŠ• D2 âŠ• D3) âŠ• parity_mode

Error = ReceivedParity âŠ• ExpectedParity

---

## ðŸ”— Simulation

### Generator Testbench Output

From `4bitparitygenerator_tb.v`:

| Data (`data`) | Mode (`parity_mode`) | Parity (Output) |
|---------------|-----------------------|-----------------|
| 0110          | 0 (even)             | 0 |
| 0110          | 1 (odd)              | 1 |
| 0111          | 0 (even)             | 1 |
| 0111          | 1 (odd)              | 0 |

---

### Checker Testbench Output

From `4bitparitycheck_tb.v`:

| Data (`data`) | Mode (`parity_mode`) | Received Parity (`parity`) | Error (Output) |
|---------------|-----------------------|----------------------------|----------------|
| 0110          | 0 (even)             | 0                          | 0 âœ… (Correct) |
| 0110          | 0 (even)             | 1                          | 1 âŒ (Error)   |
| 0110          | 1 (odd)              | 1                          | 0 âœ… (Correct) |
| 0110          | 1 (odd)              | 0                          | 1 âŒ (Error)   |

---

## ðŸ–¼ Waveform

**Parity Generator Gate level Waveform**
![Parity Generator Gate level Waveform](4bitparity_waveform_gatelevel.png)

---

## ðŸ›  Tools Used

- **Verilog** â€“ RTL design and testbenches  
- **Verdi** â€“ Waveform visualization (`$fsdbDumpvars`)  
- **VCS** â€“ Simulation  

---

> ðŸ’¡ This project demonstrates **error detection using parity bits**, one of the simplest yet most widely used techniques in digital communication and VLSI systems.
