Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Dec  8 16:36:53 2022
| Host         : CSE-P07-2165-51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  130         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (130)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (262)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (130)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: OneHz/clk_out_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: Select/DUUT/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (262)
--------------------------------------------------
 There are 262 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  277          inf        0.000                      0                  277           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           277 Endpoints
Min Delay           277 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.890ns  (logic 4.589ns (46.407%)  route 5.300ns (53.593%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.353     1.809    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.933 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.931     2.865    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_4
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.989 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.984     3.973    HelpMe/Adjust_Clock_Hour/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152     4.125 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.031     6.156    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     9.890 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.890    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD15
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.556ns  (logic 4.101ns (42.918%)  route 5.455ns (57.082%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[0]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  HelpMe/Select_Adjust/out_reg[0]/Q
                         net (fo=13, routed)          2.529     2.985    HelpMe/Select_Adjust/out_reg[0]_1
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.124     3.109 r  HelpMe/Select_Adjust/LD15_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.926     6.035    LD15_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.556 r  LD15_OBUF_inst/O
                         net (fo=0)                   0.000     9.556    LD15
    L1                                                                r  LD15 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.537ns  (logic 4.600ns (48.229%)  route 4.937ns (51.771%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.353     1.809    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.933 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.931     2.865    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_4
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.989 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.986     3.975    HelpMe/Adjust_Clock_Hour/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.152     4.127 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.667     5.793    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.537 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.537    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD13
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.530ns  (logic 4.087ns (42.888%)  route 5.443ns (57.112%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          2.752     3.208    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X64Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.332 r  HelpMe/Select_Adjust/LD13_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.691     6.023    LD13_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507     9.530 r  LD13_OBUF_inst/O
                         net (fo=0)                   0.000     9.530    LD13
    N3                                                                r  LD13 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.493ns  (logic 4.587ns (48.319%)  route 4.906ns (51.681%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.358     1.814    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.938 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.800     2.738    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_7
    SLICE_X62Y21         LUT4 (Prop_lut4_I2_O)        0.124     2.862 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.942     3.803    HelpMe/Adjust_Clock_Hour/num2[0]
    SLICE_X65Y21         LUT4 (Prop_lut4_I0_O)        0.152     3.955 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.762    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.731     9.493 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.493    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.413ns  (logic 4.332ns (46.024%)  route 5.081ns (53.976%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.353     1.809    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.933 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.931     2.865    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_4
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.989 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.984     3.973    HelpMe/Adjust_Clock_Hour/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.097 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     5.909    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.413 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.413    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.289ns  (logic 4.348ns (46.809%)  route 4.941ns (53.191%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.353     1.809    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.933 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.931     2.865    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_4
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.989 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.986     3.975    HelpMe/Adjust_Clock_Hour/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.099 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     5.769    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.289 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.289    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD12
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 4.328ns (46.784%)  route 4.923ns (53.216%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[0]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[0]/Q
                         net (fo=13, routed)          1.770     2.226    HelpMe/Select_Adjust/out_reg[0]_1
    SLICE_X62Y31         LUT2 (Prop_lut2_I0_O)        0.152     2.378 r  HelpMe/Select_Adjust/LD12_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.153     5.531    LD12_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.720     9.251 r  LD12_OBUF_inst/O
                         net (fo=0)                   0.000     9.251    LD12
    P3                                                                r  LD12 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.155ns  (logic 4.339ns (47.391%)  route 4.816ns (52.609%))
  Logic Levels:           5  (FDCE=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          1.353     1.809    HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_4_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     1.933 r  HelpMe/Adjust_Clock_Minute/seg_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.931     2.865    HelpMe/Adjust_Clock_Hour/seg_OBUF[0]_inst_i_1_4
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.124     2.989 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.819     3.808    HelpMe/Adjust_Clock_Hour/num2[2]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     3.932 r  HelpMe/Adjust_Clock_Hour/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.712     5.644    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.155 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.155    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Select_Adjust/out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD14
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.141ns  (logic 4.321ns (47.273%)  route 4.820ns (52.727%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y21         FDCE                         0.000     0.000 r  HelpMe/Select_Adjust/out_reg[1]/C
    SLICE_X57Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  HelpMe/Select_Adjust/out_reg[1]/Q
                         net (fo=27, routed)          2.752     3.208    HelpMe/Select_Adjust/out_reg[1]_0
    SLICE_X64Y48         LUT2 (Prop_lut2_I1_O)        0.146     3.354 r  HelpMe/Select_Adjust/LD14_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.068     5.422    LD14_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.719     9.141 r  LD14_OBUF_inst/O
                         net (fo=0)                   0.000     9.141    LD14
    P1                                                                r  LD14 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.134     0.282    B2/debounc/q2
    SLICE_X34Y19         FDRE                                         r  B2/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.099     0.240    B1/debounc/q2
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.285 r  B1/debounc/q1_i_1/O
                         net (fo=1, routed)           0.000     0.285    B1/sync/q1_reg_0
    SLICE_X34Y19         FDRE                                         r  B1/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HelpMe/Adjust_Clock_Ten_Minute/out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HelpMe/Adjust_Clock_Ten_Minute/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.684%)  route 0.102ns (35.316%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  HelpMe/Adjust_Clock_Ten_Minute/out_reg[3]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  HelpMe/Adjust_Clock_Ten_Minute/out_reg[3]/Q
                         net (fo=5, routed)           0.102     0.243    HelpMe/Adjust_Clock_Ten_Minute/AJTM[3]
    SLICE_X64Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.288 r  HelpMe/Adjust_Clock_Ten_Minute/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.288    HelpMe/Adjust_Clock_Ten_Minute/out[1]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  HelpMe/Adjust_Clock_Ten_Minute/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.109     0.250    B3/debounc/q2
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.045     0.295 r  B3/debounc/q1_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    B3/sync/q1_reg_0
    SLICE_X36Y19         FDRE                                         r  B3/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B4/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B4/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.227ns (74.765%)  route 0.077ns (25.235%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDRE                         0.000     0.000 r  B4/debounc/q2_reg/C
    SLICE_X36Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  B4/debounc/q2_reg/Q
                         net (fo=2, routed)           0.077     0.205    B4/debounc/q2
    SLICE_X36Y19         LUT3 (Prop_lut3_I1_O)        0.099     0.304 r  B4/debounc/q1_i_1__2/O
                         net (fo=1, routed)           0.000     0.304    B4/sync/q1_reg_0
    SLICE_X36Y19         FDRE                                         r  B4/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HelpMe/Select_Adjust/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE                         0.000     0.000 r  B1/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B1/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.104     0.268    HelpMe/Select_Adjust/state_2[0]
    SLICE_X57Y21         LUT5 (Prop_lut5_I1_O)        0.045     0.313 r  HelpMe/Select_Adjust/out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.313    HelpMe/Select_Adjust/out[0]_i_1_n_0
    SLICE_X57Y21         FDCE                                         r  HelpMe/Select_Adjust/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/risingedge/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            HelpMe/Select_Adjust/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.494%)  route 0.105ns (33.506%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDRE                         0.000     0.000 r  B1/risingedge/FSM_sequential_state_reg[0]/C
    SLICE_X56Y21         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  B1/risingedge/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.105     0.269    HelpMe/Select_Adjust/state_2[0]
    SLICE_X57Y21         LUT6 (Prop_lut6_I3_O)        0.045     0.314 r  HelpMe/Select_Adjust/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.314    HelpMe/Select_Adjust/out[1]_i_1_n_0
    SLICE_X57Y21         FDCE                                         r  HelpMe/Select_Adjust/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B2/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B2/sync/q1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.246ns (77.542%)  route 0.071ns (22.458%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE                         0.000     0.000 r  B2/debounc/q2_reg/C
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  B2/debounc/q2_reg/Q
                         net (fo=2, routed)           0.071     0.219    B2/debounc/q2
    SLICE_X34Y19         LUT3 (Prop_lut3_I1_O)        0.098     0.317 r  B2/debounc/q1_i_1__0/O
                         net (fo=1, routed)           0.000     0.317    B2/sync/q1_reg_0
    SLICE_X34Y19         FDRE                                         r  B2/sync/q1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B1/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B1/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE                         0.000     0.000 r  B1/debounc/q2_reg/C
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B1/debounc/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    B1/debounc/q2
    SLICE_X35Y19         FDRE                                         r  B1/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B3/debounc/q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            B3/debounc/q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  B3/debounc/q2_reg/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  B3/debounc/q2_reg/Q
                         net (fo=2, routed)           0.181     0.322    B3/debounc/q2
    SLICE_X37Y19         FDRE                                         r  B3/debounc/q3_reg/D
  -------------------------------------------------------------------    -------------------





