// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1976\sampleModel1976_5_sub\Mysubsystem_29.v
// Created: 2024-08-16 06:31:03
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_29
// Source Path: sampleModel1976_5_sub/Subsystem/Mysubsystem_29
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_29
          (In1,
           In2,
           In3,
           cfblk152,
           Out2);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  input   [7:0] In3;  // uint8
  output  [7:0] cfblk152;  // uint8
  output  [7:0] Out2;  // uint8


  wire [7:0] dtc_out;  // ufix8
  wire [7:0] cfblk6_out1;  // uint8
  reg [7:0] cfblk67_out1;  // uint8
  wire [7:0] cfblk30_out1;  // uint8
  reg [8:0] cfblk67_div_temp;  // ufix9
  reg [8:0] cfblk67_t_0_0;  // ufix9


  assign dtc_out = In2;



  assign cfblk6_out1 = dtc_out;



  always @(In1, In3) begin
    cfblk67_div_temp = 9'b000000000;
    cfblk67_t_0_0 = 9'b000000000;
    if (In1 == 8'b00000000) begin
      cfblk67_out1 = 8'b11111111;
    end
    else begin
      cfblk67_t_0_0 = {1'b0, In3};
      cfblk67_div_temp = cfblk67_t_0_0 / In1;
      if (cfblk67_div_temp[8] != 1'b0) begin
        cfblk67_out1 = 8'b11111111;
      end
      else begin
        cfblk67_out1 = cfblk67_div_temp[7:0];
      end
    end
  end



  assign cfblk30_out1 = cfblk6_out1 - cfblk67_out1;



  assign cfblk152 = cfblk30_out1;

  assign Out2 = cfblk30_out1;

endmodule  // Mysubsystem_29

