Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Feb 23 17:46:50 2024
| Host         : mee085065 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file modulator_wrapper_control_sets_placed.rpt
| Design       : modulator_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------+----------------------------------------------------+------------------+----------------+
|   Clock Signal   |            Enable Signal           |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------+------------------------------------+----------------------------------------------------+------------------+----------------+
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/fsm_ce/ce_s |                                                    |                1 |              1 |
|  clk_p_IBUF_BUFG | pwmmodulator/freq_ce/E[0]          | pwmmodulator/counterampl/cnt_out_s                 |                1 |              3 |
|  clk_p_IBUF_BUFG | pwmmodulator/freq_ce/E[0]          |                                                    |                1 |              5 |
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/fsm_ce/ce_s | pwmmodulator/pwmmodule/fsm_ce/freq_trig_reg_0      |                3 |             11 |
|  clk_p_IBUF_BUFG |                                    |                                                    |                6 |             12 |
|  clk_p_IBUF_BUFG | pwmmodulator/pwmmodule/fsm_ce/E[0] |                                                    |                3 |             12 |
|  clk_p_IBUF_BUFG |                                    | pwmmodulator/freq_ce/freq_trig_i_1_n_0             |                8 |             32 |
|  clk_p_IBUF_BUFG |                                    | pwmmodulator/pwmmodule/fsm_ce/freq_trig_i_1__0_n_0 |                8 |             32 |
+------------------+------------------------------------+----------------------------------------------------+------------------+----------------+


