
BeginView mips_sys NoName
Inst: G_451_x   G_451_x_cZ stratix_lcell 
Inst: G_570_x   G_570_x_cZ stratix_lcell 
Inst: I_437_a_x   I_437_a_x_cZ stratix_lcell 
Inst: G_594   G_594_cZ stratix_lcell 
Inst: G_594_a   G_594_a_cZ stratix_lcell 
Inst: G_602   G_602_cZ stratix_lcell 
Inst: G_578   G_578_cZ stratix_lcell 
Inst: G_578_a   G_578_a_cZ stratix_lcell 
Inst: G_505   G_505_cZ stratix_lcell 
Inst: G_505_a   G_505_a_cZ stratix_lcell 
Inst: G_586   G_586_cZ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[31]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_31_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[30]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_30_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[29]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_29_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[28]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_28_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[27]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_27_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[26]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_26_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[25]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_25_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[24]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_24_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[23]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_23_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[22]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_22_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[21]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_21_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[20]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_20_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[19]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_19_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[18]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_18_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[17]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_17_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[16]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_16_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[15]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_15_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[14]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_14_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[13]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_13_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[12]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_12_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[11]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_11_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[10]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_10_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[9]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_9_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[8]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_8_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[7]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_7_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[6]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_6_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[5]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_5_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[4]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_4_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[3]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_3_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[2]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_2_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[1]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_1_ stratix_lcell 
Inst: sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[0]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a_0_ stratix_lcell 
Inst: G_504   G_504_cZ stratix_lcell 
Inst: zz_ins_i_in[31]   zz_ins_i_in_31_ stratix_io 
Inst: zz_ins_i_in[30]   zz_ins_i_in_30_ stratix_io 
Inst: zz_ins_i_in[29]   zz_ins_i_in_29_ stratix_io 
Inst: zz_ins_i_in[28]   zz_ins_i_in_28_ stratix_io 
Inst: zz_ins_i_in[27]   zz_ins_i_in_27_ stratix_io 
Inst: zz_ins_i_in[26]   zz_ins_i_in_26_ stratix_io 
Inst: zz_ins_i_in[25]   zz_ins_i_in_25_ stratix_io 
Inst: zz_ins_i_in[24]   zz_ins_i_in_24_ stratix_io 
Inst: zz_ins_i_in[23]   zz_ins_i_in_23_ stratix_io 
Inst: zz_ins_i_in[22]   zz_ins_i_in_22_ stratix_io 
Inst: zz_ins_i_in[21]   zz_ins_i_in_21_ stratix_io 
Inst: zz_ins_i_in[20]   zz_ins_i_in_20_ stratix_io 
Inst: zz_ins_i_in[19]   zz_ins_i_in_19_ stratix_io 
Inst: zz_ins_i_in[18]   zz_ins_i_in_18_ stratix_io 
Inst: zz_ins_i_in[17]   zz_ins_i_in_17_ stratix_io 
Inst: zz_ins_i_in[16]   zz_ins_i_in_16_ stratix_io 
Inst: zz_ins_i_in[15]   zz_ins_i_in_15_ stratix_io 
Inst: zz_ins_i_in[14]   zz_ins_i_in_14_ stratix_io 
Inst: zz_ins_i_in[13]   zz_ins_i_in_13_ stratix_io 
Inst: zz_ins_i_in[12]   zz_ins_i_in_12_ stratix_io 
Inst: zz_ins_i_in[11]   zz_ins_i_in_11_ stratix_io 
Inst: zz_ins_i_in[10]   zz_ins_i_in_10_ stratix_io 
Inst: zz_ins_i_in[9]   zz_ins_i_in_9_ stratix_io 
Inst: zz_ins_i_in[8]   zz_ins_i_in_8_ stratix_io 
Inst: zz_ins_i_in[7]   zz_ins_i_in_7_ stratix_io 
Inst: zz_ins_i_in[6]   zz_ins_i_in_6_ stratix_io 
Inst: zz_ins_i_in[5]   zz_ins_i_in_5_ stratix_io 
Inst: zz_ins_i_in[4]   zz_ins_i_in_4_ stratix_io 
Inst: zz_ins_i_in[3]   zz_ins_i_in_3_ stratix_io 
Inst: zz_ins_i_in[2]   zz_ins_i_in_2_ stratix_io 
Inst: zz_ins_i_in[1]   zz_ins_i_in_1_ stratix_io 
Inst: zz_ins_i_in[0]   zz_ins_i_in_0_ stratix_io 
Inst: zz_din_in[31]   zz_din_in_31_ stratix_io 
Inst: zz_din_in[30]   zz_din_in_30_ stratix_io 
Inst: zz_din_in[29]   zz_din_in_29_ stratix_io 
Inst: zz_din_in[28]   zz_din_in_28_ stratix_io 
Inst: zz_din_in[27]   zz_din_in_27_ stratix_io 
Inst: zz_din_in[26]   zz_din_in_26_ stratix_io 
Inst: zz_din_in[25]   zz_din_in_25_ stratix_io 
Inst: zz_din_in[24]   zz_din_in_24_ stratix_io 
Inst: zz_din_in[23]   zz_din_in_23_ stratix_io 
Inst: zz_din_in[22]   zz_din_in_22_ stratix_io 
Inst: zz_din_in[21]   zz_din_in_21_ stratix_io 
Inst: zz_din_in[20]   zz_din_in_20_ stratix_io 
Inst: zz_din_in[19]   zz_din_in_19_ stratix_io 
Inst: zz_din_in[18]   zz_din_in_18_ stratix_io 
Inst: zz_din_in[17]   zz_din_in_17_ stratix_io 
Inst: zz_din_in[16]   zz_din_in_16_ stratix_io 
Inst: zz_din_in[15]   zz_din_in_15_ stratix_io 
Inst: zz_din_in[14]   zz_din_in_14_ stratix_io 
Inst: zz_din_in[13]   zz_din_in_13_ stratix_io 
Inst: zz_din_in[12]   zz_din_in_12_ stratix_io 
Inst: zz_din_in[11]   zz_din_in_11_ stratix_io 
Inst: zz_din_in[10]   zz_din_in_10_ stratix_io 
Inst: zz_din_in[9]   zz_din_in_9_ stratix_io 
Inst: zz_din_in[8]   zz_din_in_8_ stratix_io 
Inst: zz_din_in[7]   zz_din_in_7_ stratix_io 
Inst: zz_din_in[6]   zz_din_in_6_ stratix_io 
Inst: zz_din_in[5]   zz_din_in_5_ stratix_io 
Inst: zz_din_in[4]   zz_din_in_4_ stratix_io 
Inst: zz_din_in[3]   zz_din_in_3_ stratix_io 
Inst: zz_din_in[2]   zz_din_in_2_ stratix_io 
Inst: zz_din_in[1]   zz_din_in_1_ stratix_io 
Inst: zz_din_in[0]   zz_din_in_0_ stratix_io 
Inst: lcd_data_out[7]   lcd_data_out_7_ stratix_io 
Inst: lcd_data_out[6]   lcd_data_out_6_ stratix_io 
Inst: lcd_data_out[5]   lcd_data_out_5_ stratix_io 
Inst: lcd_data_out[4]   lcd_data_out_4_ stratix_io 
Inst: lcd_data_out[3]   lcd_data_out_3_ stratix_io 
Inst: lcd_data_out[2]   lcd_data_out_2_ stratix_io 
Inst: lcd_data_out[1]   lcd_data_out_1_ stratix_io 
Inst: lcd_data_out[0]   lcd_data_out_0_ stratix_io 
Inst: seg7led2_out[6]   seg7led2_out_6_ stratix_io 
Inst: seg7led2_out[5]   seg7led2_out_5_ stratix_io 
Inst: seg7led2_out[4]   seg7led2_out_4_ stratix_io 
Inst: seg7led2_out[3]   seg7led2_out_3_ stratix_io 
Inst: seg7led2_out[2]   seg7led2_out_2_ stratix_io 
Inst: seg7led2_out[1]   seg7led2_out_1_ stratix_io 
Inst: seg7led2_out[0]   seg7led2_out_0_ stratix_io 
Inst: seg7led1_out[6]   seg7led1_out_6_ stratix_io 
Inst: seg7led1_out[5]   seg7led1_out_5_ stratix_io 
Inst: seg7led1_out[4]   seg7led1_out_4_ stratix_io 
Inst: seg7led1_out[3]   seg7led1_out_3_ stratix_io 
Inst: seg7led1_out[2]   seg7led1_out_2_ stratix_io 
Inst: seg7led1_out[1]   seg7led1_out_1_ stratix_io 
Inst: seg7led1_out[0]   seg7led1_out_0_ stratix_io 
Inst: zz_wr_en_o_out[3]   zz_wr_en_o_out_3_ stratix_io 
Inst: zz_wr_en_o_out[2]   zz_wr_en_o_out_2_ stratix_io 
Inst: zz_wr_en_o_out[1]   zz_wr_en_o_out_1_ stratix_io 
Inst: zz_wr_en_o_out[0]   zz_wr_en_o_out_0_ stratix_io 
Inst: zz_pc_o_out[31]   zz_pc_o_out_31_ stratix_io 
Inst: zz_pc_o_out[30]   zz_pc_o_out_30_ stratix_io 
Inst: zz_pc_o_out[29]   zz_pc_o_out_29_ stratix_io 
Inst: zz_pc_o_out[28]   zz_pc_o_out_28_ stratix_io 
Inst: zz_pc_o_out[27]   zz_pc_o_out_27_ stratix_io 
Inst: zz_pc_o_out[26]   zz_pc_o_out_26_ stratix_io 
Inst: zz_pc_o_out[25]   zz_pc_o_out_25_ stratix_io 
Inst: zz_pc_o_out[24]   zz_pc_o_out_24_ stratix_io 
Inst: zz_pc_o_out[23]   zz_pc_o_out_23_ stratix_io 
Inst: zz_pc_o_out[22]   zz_pc_o_out_22_ stratix_io 
Inst: zz_pc_o_out[21]   zz_pc_o_out_21_ stratix_io 
Inst: zz_pc_o_out[20]   zz_pc_o_out_20_ stratix_io 
Inst: zz_pc_o_out[19]   zz_pc_o_out_19_ stratix_io 
Inst: zz_pc_o_out[18]   zz_pc_o_out_18_ stratix_io 
Inst: zz_pc_o_out[17]   zz_pc_o_out_17_ stratix_io 
Inst: zz_pc_o_out[16]   zz_pc_o_out_16_ stratix_io 
Inst: zz_pc_o_out[15]   zz_pc_o_out_15_ stratix_io 
Inst: zz_pc_o_out[14]   zz_pc_o_out_14_ stratix_io 
Inst: zz_pc_o_out[13]   zz_pc_o_out_13_ stratix_io 
Inst: zz_pc_o_out[12]   zz_pc_o_out_12_ stratix_io 
Inst: zz_pc_o_out[11]   zz_pc_o_out_11_ stratix_io 
Inst: zz_pc_o_out[10]   zz_pc_o_out_10_ stratix_io 
Inst: zz_pc_o_out[9]   zz_pc_o_out_9_ stratix_io 
Inst: zz_pc_o_out[8]   zz_pc_o_out_8_ stratix_io 
Inst: zz_pc_o_out[7]   zz_pc_o_out_7_ stratix_io 
Inst: zz_pc_o_out[6]   zz_pc_o_out_6_ stratix_io 
Inst: zz_pc_o_out[5]   zz_pc_o_out_5_ stratix_io 
Inst: zz_pc_o_out[4]   zz_pc_o_out_4_ stratix_io 
Inst: zz_pc_o_out[3]   zz_pc_o_out_3_ stratix_io 
Inst: zz_pc_o_out[2]   zz_pc_o_out_2_ stratix_io 
Inst: zz_pc_o_out[1]   zz_pc_o_out_1_ stratix_io 
Inst: zz_pc_o_out[0]   zz_pc_o_out_0_ stratix_io 
Inst: zz_dout_out[31]   zz_dout_out_31_ stratix_io 
Inst: zz_dout_out[30]   zz_dout_out_30_ stratix_io 
Inst: zz_dout_out[29]   zz_dout_out_29_ stratix_io 
Inst: zz_dout_out[28]   zz_dout_out_28_ stratix_io 
Inst: zz_dout_out[27]   zz_dout_out_27_ stratix_io 
Inst: zz_dout_out[26]   zz_dout_out_26_ stratix_io 
Inst: zz_dout_out[25]   zz_dout_out_25_ stratix_io 
Inst: zz_dout_out[24]   zz_dout_out_24_ stratix_io 
Inst: zz_dout_out[23]   zz_dout_out_23_ stratix_io 
Inst: zz_dout_out[22]   zz_dout_out_22_ stratix_io 
Inst: zz_dout_out[21]   zz_dout_out_21_ stratix_io 
Inst: zz_dout_out[20]   zz_dout_out_20_ stratix_io 
Inst: zz_dout_out[19]   zz_dout_out_19_ stratix_io 
Inst: zz_dout_out[18]   zz_dout_out_18_ stratix_io 
Inst: zz_dout_out[17]   zz_dout_out_17_ stratix_io 
Inst: zz_dout_out[16]   zz_dout_out_16_ stratix_io 
Inst: zz_dout_out[15]   zz_dout_out_15_ stratix_io 
Inst: zz_dout_out[14]   zz_dout_out_14_ stratix_io 
Inst: zz_dout_out[13]   zz_dout_out_13_ stratix_io 
Inst: zz_dout_out[12]   zz_dout_out_12_ stratix_io 
Inst: zz_dout_out[11]   zz_dout_out_11_ stratix_io 
Inst: zz_dout_out[10]   zz_dout_out_10_ stratix_io 
Inst: zz_dout_out[9]   zz_dout_out_9_ stratix_io 
Inst: zz_dout_out[8]   zz_dout_out_8_ stratix_io 
Inst: zz_dout_out[7]   zz_dout_out_7_ stratix_io 
Inst: zz_dout_out[6]   zz_dout_out_6_ stratix_io 
Inst: zz_dout_out[5]   zz_dout_out_5_ stratix_io 
Inst: zz_dout_out[4]   zz_dout_out_4_ stratix_io 
Inst: zz_dout_out[3]   zz_dout_out_3_ stratix_io 
Inst: zz_dout_out[2]   zz_dout_out_2_ stratix_io 
Inst: zz_dout_out[1]   zz_dout_out_1_ stratix_io 
Inst: zz_dout_out[0]   zz_dout_out_0_ stratix_io 
Inst: zz_addr_o_out[31]   zz_addr_o_out_31_ stratix_io 
Inst: zz_addr_o_out[30]   zz_addr_o_out_30_ stratix_io 
Inst: zz_addr_o_out[29]   zz_addr_o_out_29_ stratix_io 
Inst: zz_addr_o_out[28]   zz_addr_o_out_28_ stratix_io 
Inst: zz_addr_o_out[27]   zz_addr_o_out_27_ stratix_io 
Inst: zz_addr_o_out[26]   zz_addr_o_out_26_ stratix_io 
Inst: zz_addr_o_out[25]   zz_addr_o_out_25_ stratix_io 
Inst: zz_addr_o_out[24]   zz_addr_o_out_24_ stratix_io 
Inst: zz_addr_o_out[23]   zz_addr_o_out_23_ stratix_io 
Inst: zz_addr_o_out[22]   zz_addr_o_out_22_ stratix_io 
Inst: zz_addr_o_out[21]   zz_addr_o_out_21_ stratix_io 
Inst: zz_addr_o_out[20]   zz_addr_o_out_20_ stratix_io 
Inst: zz_addr_o_out[19]   zz_addr_o_out_19_ stratix_io 
Inst: zz_addr_o_out[18]   zz_addr_o_out_18_ stratix_io 
Inst: zz_addr_o_out[17]   zz_addr_o_out_17_ stratix_io 
Inst: zz_addr_o_out[16]   zz_addr_o_out_16_ stratix_io 
Inst: zz_addr_o_out[15]   zz_addr_o_out_15_ stratix_io 
Inst: zz_addr_o_out[14]   zz_addr_o_out_14_ stratix_io 
Inst: zz_addr_o_out[13]   zz_addr_o_out_13_ stratix_io 
Inst: zz_addr_o_out[12]   zz_addr_o_out_12_ stratix_io 
Inst: zz_addr_o_out[11]   zz_addr_o_out_11_ stratix_io 
Inst: zz_addr_o_out[10]   zz_addr_o_out_10_ stratix_io 
Inst: zz_addr_o_out[9]   zz_addr_o_out_9_ stratix_io 
Inst: zz_addr_o_out[8]   zz_addr_o_out_8_ stratix_io 
Inst: zz_addr_o_out[7]   zz_addr_o_out_7_ stratix_io 
Inst: zz_addr_o_out[6]   zz_addr_o_out_6_ stratix_io 
Inst: zz_addr_o_out[5]   zz_addr_o_out_5_ stratix_io 
Inst: zz_addr_o_out[4]   zz_addr_o_out_4_ stratix_io 
Inst: zz_addr_o_out[3]   zz_addr_o_out_3_ stratix_io 
Inst: zz_addr_o_out[2]   zz_addr_o_out_2_ stratix_io 
Inst: zz_addr_o_out[1]   zz_addr_o_out_1_ stratix_io 
Inst: zz_addr_o_out[0]   zz_addr_o_out_0_ stratix_io 
Net:  imips_dvc.iuart0.uart_txd.clk_ctr_equ15_0_a2   imips_dvc_iuart0_uart_txd_clk_ctr_equ15_0_a2 
Net:  imips_dvc.iuart0.uart_rd_tak.clk_ctr_equ15_0_a2   imips_dvc_iuart0_uart_rd_tak_clk_ctr_equ15_0_a2 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.rdy   mips_core_iexec_stage_MIPS_alu_muldiv_ff_rdy 
Net:  mips_core.alu_pass0.r32_o[5]   mips_core_alu_pass0_r32_o[5] 
Net:  imips_dvc.wr_cmd_0_a2_0   imips_dvc_wr_cmd_0_a2_0 
Net:  mips_core.decoder_pipe.pipereg.U9.dmem_ctl_o[2]   mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[2] 
Net:  mips_core.alu_pass0.r32_o[2]   mips_core_alu_pass0_r32_o[2] 
Net:  mips_core.alu_pass0.r32_o[3]   mips_core_alu_pass0_r32_o[3] 
Net:  mips_core.alu_pass0.r32_o[4]   mips_core_alu_pass0_r32_o[4] 
Net:  imips_dvc.wr_tmr_data_0_a2_0   imips_dvc_wr_tmr_data_0_a2_0 
Net:  imips_dvc.iuart0.uart_rd_tak.un1_clk_ctr_equ0_0_a2   imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2 
Net:  imips_dvc.iuart0.uart_rd_tak.un1_clk_ctr_equ0_0_a2_0   imips_dvc_iuart0_uart_rd_tak_un1_clk_ctr_equ0_0_a2_0 
Net:  imips_dvc.iuart0.uart_rd_tak.clk_ctr[3]   imips_dvc_iuart0_uart_rd_tak_clk_ctr[3] 
Net:  imips_dvc.iuart0.uart_rd_tak.clk_ctr[2]   imips_dvc_iuart0_uart_rd_tak_clk_ctr[2] 
Net:  imips_dvc.iuart0.uart_rd_tak.clk_ctr[0]   imips_dvc_iuart0_uart_rd_tak_clk_ctr[0] 
Net:  imips_dvc.iuart0.uart_rd_tak.ua_state[3]   imips_dvc_iuart0_uart_rd_tak_ua_state[3] 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.un17_mul_0   mips_core_iexec_stage_MIPS_alu_muldiv_ff_un17_mul_0 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.addnop2109_0_a2   mips_core_iexec_stage_MIPS_alu_muldiv_ff_addnop2109_0_a2 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.start   mips_core_iexec_stage_MIPS_alu_muldiv_ff_start 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.hilo_4_sqmuxa_0   mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo_4_sqmuxa_0 
Net:  mips_core.iexec_stage.MIPS_alu.muldiv_ff.hilo25   mips_core_iexec_stage_MIPS_alu_muldiv_ff_hilo25 
Net:  imips_dvc.iuart0.uart_txd.read_request_ff   imips_dvc_iuart0_uart_txd_read_request_ff 
Net:  imips_dvc.iuart0.uart_txd.bit_ctr23_i_0_o2   imips_dvc_iuart0_uart_txd_bit_ctr23_i_0_o2 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[31]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[31] 
Net:  mips_core.rt_reg.r32_o[31]   mips_core_rt_reg_r32_o[31] 
Net:  mips_core.ext_reg.r32_o[31]   mips_core_ext_reg_r32_o[31] 
Net:  mips_core.iexec_stage.i_alu_muxb.b_o18   mips_core_iexec_stage_i_alu_muxb_b_o18 
Net:  mips_core.iexec_stage.i_alu_muxb.un1_b_o18_2   mips_core_iexec_stage_i_alu_muxb_un1_b_o18_2 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[30]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[30] 
Net:  mips_core.rt_reg.r32_o[30]   mips_core_rt_reg_r32_o[30] 
Net:  mips_core.ext_reg.r32_o[30]   mips_core_ext_reg_r32_o[30] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[29]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[29] 
Net:  mips_core.rt_reg.r32_o[29]   mips_core_rt_reg_r32_o[29] 
Net:  mips_core.ext_reg.r32_o[29]   mips_core_ext_reg_r32_o[29] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[28]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[28] 
Net:  mips_core.rt_reg.r32_o[28]   mips_core_rt_reg_r32_o[28] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[27]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[27] 
Net:  mips_core.rt_reg.r32_o[27]   mips_core_rt_reg_r32_o[27] 
Net:  mips_core.ext_reg.r32_o[27]   mips_core_ext_reg_r32_o[27] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[26]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[26] 
Net:  mips_core.rt_reg.r32_o[26]   mips_core_rt_reg_r32_o[26] 
Net:  mips_core.ext_reg.r32_o[26]   mips_core_ext_reg_r32_o[26] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[25]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[25] 
Net:  mips_core.rt_reg.r32_o[25]   mips_core_rt_reg_r32_o[25] 
Net:  mips_core.ext_reg.r32_o[25]   mips_core_ext_reg_r32_o[25] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[24]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[24] 
Net:  mips_core.rt_reg.r32_o[24]   mips_core_rt_reg_r32_o[24] 
Net:  mips_core.ext_reg.r32_o[24]   mips_core_ext_reg_r32_o[24] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[23]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[23] 
Net:  mips_core.rt_reg.r32_o[23]   mips_core_rt_reg_r32_o[23] 
Net:  mips_core.ext_reg.r32_o[23]   mips_core_ext_reg_r32_o[23] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[22]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[22] 
Net:  mips_core.rt_reg.r32_o[22]   mips_core_rt_reg_r32_o[22] 
Net:  mips_core.ext_reg.r32_o[22]   mips_core_ext_reg_r32_o[22] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[21]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[21] 
Net:  mips_core.rt_reg.r32_o[21]   mips_core_rt_reg_r32_o[21] 
Net:  mips_core.ext_reg.r32_o[21]   mips_core_ext_reg_r32_o[21] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[20]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[20] 
Net:  mips_core.rt_reg.r32_o[20]   mips_core_rt_reg_r32_o[20] 
Net:  mips_core.ext_reg.r32_o[20]   mips_core_ext_reg_r32_o[20] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[19]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[19] 
Net:  mips_core.rt_reg.r32_o[19]   mips_core_rt_reg_r32_o[19] 
Net:  mips_core.ext_reg.r32_o[19]   mips_core_ext_reg_r32_o[19] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[18]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[18] 
Net:  mips_core.rt_reg.r32_o[18]   mips_core_rt_reg_r32_o[18] 
Net:  mips_core.ext_reg.r32_o[18]   mips_core_ext_reg_r32_o[18] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[17]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[17] 
Net:  mips_core.rt_reg.r32_o[17]   mips_core_rt_reg_r32_o[17] 
Net:  mips_core.ext_reg.r32_o[17]   mips_core_ext_reg_r32_o[17] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[16]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[16] 
Net:  mips_core.rt_reg.r32_o[16]   mips_core_rt_reg_r32_o[16] 
Net:  mips_core.ext_reg.r32_o[16]   mips_core_ext_reg_r32_o[16] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[15]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[15] 
Net:  mips_core.rt_reg.r32_o[15]   mips_core_rt_reg_r32_o[15] 
Net:  mips_core.ext_reg.r32_o[15]   mips_core_ext_reg_r32_o[15] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[14]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[14] 
Net:  mips_core.rt_reg.r32_o[14]   mips_core_rt_reg_r32_o[14] 
Net:  mips_core.ext_reg.r32_o[14]   mips_core_ext_reg_r32_o[14] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[13]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[13] 
Net:  mips_core.rt_reg.r32_o[13]   mips_core_rt_reg_r32_o[13] 
Net:  mips_core.ext_reg.r32_o[13]   mips_core_ext_reg_r32_o[13] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[12]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[12] 
Net:  mips_core.rt_reg.r32_o[12]   mips_core_rt_reg_r32_o[12] 
Net:  mips_core.ext_reg.r32_o[12]   mips_core_ext_reg_r32_o[12] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[11]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[11] 
Net:  mips_core.rt_reg.r32_o[11]   mips_core_rt_reg_r32_o[11] 
Net:  mips_core.ext_reg.r32_o[11]   mips_core_ext_reg_r32_o[11] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[10]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[10] 
Net:  mips_core.rt_reg.r32_o[10]   mips_core_rt_reg_r32_o[10] 
Net:  mips_core.ext_reg.r32_o[10]   mips_core_ext_reg_r32_o[10] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[9]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[9] 
Net:  mips_core.rt_reg.r32_o[9]   mips_core_rt_reg_r32_o[9] 
Net:  mips_core.ext_reg.r32_o[9]   mips_core_ext_reg_r32_o[9] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[8]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[8] 
Net:  mips_core.rt_reg.r32_o[8]   mips_core_rt_reg_r32_o[8] 
Net:  mips_core.ext_reg.r32_o[8]   mips_core_ext_reg_r32_o[8] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[7]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[7] 
Net:  mips_core.rt_reg.r32_o[7]   mips_core_rt_reg_r32_o[7] 
Net:  mips_core.ext_reg.r32_o[7]   mips_core_ext_reg_r32_o[7] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[6]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[6] 
Net:  mips_core.rt_reg.r32_o[6]   mips_core_rt_reg_r32_o[6] 
Net:  mips_core.ext_reg.r32_o[6]   mips_core_ext_reg_r32_o[6] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[5]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[5] 
Net:  mips_core.rt_reg.r32_o[5]   mips_core_rt_reg_r32_o[5] 
Net:  mips_core.ext_reg.r32_o[5]   mips_core_ext_reg_r32_o[5] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[4]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[4] 
Net:  mips_core.rt_reg.r32_o[4]   mips_core_rt_reg_r32_o[4] 
Net:  mips_core.ext_reg.r32_o[4]   mips_core_ext_reg_r32_o[4] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[3]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[3] 
Net:  mips_core.rt_reg.r32_o[3]   mips_core_rt_reg_r32_o[3] 
Net:  mips_core.ext_reg.r32_o[3]   mips_core_ext_reg_r32_o[3] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[2]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[2] 
Net:  mips_core.rt_reg.r32_o[2]   mips_core_rt_reg_r32_o[2] 
Net:  mips_core.ext_reg.r32_o[2]   mips_core_ext_reg_r32_o[2] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[1]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[1] 
Net:  mips_core.rt_reg.r32_o[1]   mips_core_rt_reg_r32_o[1] 
Net:  sclrsclrmips_core.iexec_stage.i_alu_muxb.b_o_iv_a[0]   sclrsclrmips_core_iexec_stage_i_alu_muxb_b_o_iv_a[0] 
Net:  mips_core.rt_reg.r32_o[0]   mips_core_rt_reg_r32_o[0] 
Net:  mips_core.ext_reg.r32_o[0]   mips_core_ext_reg_r32_o[0] 
Net:  mips_core.iRF_stage.MIAN_FSM.CurrState_Sreg0[3]   mips_core_iRF_stage_MIAN_FSM_CurrState_Sreg0[3] 
Net:  mips_core.iRF_stage.MIAN_FSM.id2ra_ins_clr_1_0_i_a2_0_a2   mips_core_iRF_stage_MIAN_FSM_id2ra_ins_clr_1_0_i_a2_0_a2 
Net:  imips_dvc.cmd[6]   imips_dvc_cmd[6] 
Net:  imips_dvc.cmd[5]   imips_dvc_cmd[5] 
Net:  imips_dvc.cmd[4]   imips_dvc_cmd[4] 
Net:  imips_dvc.cmd[3]   imips_dvc_cmd[3] 
Net:  imips_dvc.cmd[2]   imips_dvc_cmd[2] 
Net:  imips_dvc.lcd_data[7]   imips_dvc_lcd_data[7] 
Net:  imips_dvc.lcd_data[6]   imips_dvc_lcd_data[6] 
Net:  imips_dvc.lcd_data[5]   imips_dvc_lcd_data[5] 
Net:  imips_dvc.lcd_data[4]   imips_dvc_lcd_data[4] 
Net:  imips_dvc.lcd_data[3]   imips_dvc_lcd_data[3] 
Net:  imips_dvc.lcd_data[2]   imips_dvc_lcd_data[2] 
Net:  imips_dvc.lcd_data[1]   imips_dvc_lcd_data[1] 
Net:  imips_dvc.lcd_data[0]   imips_dvc_lcd_data[0] 
Net:  imips_dvc.iseg7_cv.N_31_i   imips_dvc_iseg7_cv_N_31_i 
Net:  imips_dvc.iseg7_cv.N_29_i   imips_dvc_iseg7_cv_N_29_i 
Net:  imips_dvc.iseg7_cv.N_27_i   imips_dvc_iseg7_cv_N_27_i 
Net:  imips_dvc.iseg7_cv.m18   imips_dvc_iseg7_cv_m18 
Net:  imips_dvc.iseg7_cv.m15   imips_dvc_iseg7_cv_m15 
Net:  imips_dvc.iseg7_cv.m11   imips_dvc_iseg7_cv_m11 
Net:  imips_dvc.iseg7_cv.N_13_i   imips_dvc_iseg7_cv_N_13_i 
Net:  imips_dvc.iseg7_cv.N_62_i   imips_dvc_iseg7_cv_N_62_i 
Net:  imips_dvc.iseg7_cv.N_60_i   imips_dvc_iseg7_cv_N_60_i 
Net:  imips_dvc.iseg7_cv.N_58_i   imips_dvc_iseg7_cv_N_58_i 
Net:  imips_dvc.iseg7_cv.m18_0   imips_dvc_iseg7_cv_m18_0 
Net:  imips_dvc.iseg7_cv.m15_0   imips_dvc_iseg7_cv_m15_0 
Net:  imips_dvc.iseg7_cv.m11_0   imips_dvc_iseg7_cv_m11_0 
Net:  imips_dvc.iseg7_cv.N_44_i   imips_dvc_iseg7_cv_N_44_i 
Net:  imips_dvc.iuart0.uart_txd.txd   imips_dvc_iuart0_uart_txd_txd 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[31]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[31] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[30]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[30] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[29]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[29] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[28]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[28] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[27]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[27] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[26]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[26] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[25]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[25] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[24]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[24] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[23]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[23] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[22]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[22] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[21]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[21] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[20]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[20] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[19]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[19] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[18]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[18] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[17]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[17] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[16]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[16] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[15]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[15] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[14]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[14] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[13]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[13] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[12]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[12] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[11]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[11] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[10]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[10] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[9]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[9] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[8]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[8] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[7]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[7] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[6]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[6] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[5]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[5] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[4]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[4] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[3]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[3] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[2]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[2] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[1]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[1] 
Net:  mips_core.iRF_stage.i_pc_gen.pc_next_0_iv[0]   mips_core_iRF_stage_i_pc_gen_pc_next_0_iv[0] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[31]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[31] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[30]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[30] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[29]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[29] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[28]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[28] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[27]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[27] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[26]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[26] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[25]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[25] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_2[24]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_2[24] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[23]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[23] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[22]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[22] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[21]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[21] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[20]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[20] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[19]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[19] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[18]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[18] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[17]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[17] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1[16]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1[16] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[15]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[15] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[14]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[14] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[13]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[13] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[12]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[12] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[11]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[11] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[10]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[10] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[9]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[9] 
Net:  mips_core.MEM_CTL.i_mem_din_ctl.dout_1_x[8]   mips_core_MEM_CTL_i_mem_din_ctl_dout_1_x[8] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[7]   mips_core_iexec_stage_dmem_fw_mux_dout_2[7] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[6]   mips_core_iexec_stage_dmem_fw_mux_dout_2[6] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[5]   mips_core_iexec_stage_dmem_fw_mux_dout_2[5] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[4]   mips_core_iexec_stage_dmem_fw_mux_dout_2[4] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[3]   mips_core_iexec_stage_dmem_fw_mux_dout_2[3] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[2]   mips_core_iexec_stage_dmem_fw_mux_dout_2[2] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[1]   mips_core_iexec_stage_dmem_fw_mux_dout_2[1] 
Net:  mips_core.iexec_stage.dmem_fw_mux.dout_2[0]   mips_core_iexec_stage_dmem_fw_mux_dout_2[0] 
Net:  mips_core.iexec_stage.MIPS_alu.c[31]   mips_core_iexec_stage_MIPS_alu_c[31] 
Net:  mips_core.iexec_stage.MIPS_alu.c[30]   mips_core_iexec_stage_MIPS_alu_c[30] 
Net:  mips_core.iexec_stage.MIPS_alu.c[29]   mips_core_iexec_stage_MIPS_alu_c[29] 
Net:  mips_core.iexec_stage.MIPS_alu.c[28]   mips_core_iexec_stage_MIPS_alu_c[28] 
Net:  mips_core.iexec_stage.MIPS_alu.c[27]   mips_core_iexec_stage_MIPS_alu_c[27] 
Net:  mips_core.iexec_stage.MIPS_alu.c[26]   mips_core_iexec_stage_MIPS_alu_c[26] 
Net:  mips_core.iexec_stage.MIPS_alu.c[25]   mips_core_iexec_stage_MIPS_alu_c[25] 
Net:  mips_core.iexec_stage.MIPS_alu.c[24]   mips_core_iexec_stage_MIPS_alu_c[24] 
Net:  mips_core.iexec_stage.MIPS_alu.c[23]   mips_core_iexec_stage_MIPS_alu_c[23] 
Net:  mips_core.iexec_stage.MIPS_alu.c[22]   mips_core_iexec_stage_MIPS_alu_c[22] 
Net:  mips_core.iexec_stage.MIPS_alu.c[21]   mips_core_iexec_stage_MIPS_alu_c[21] 
Net:  mips_core.iexec_stage.MIPS_alu.c[20]   mips_core_iexec_stage_MIPS_alu_c[20] 
Net:  mips_core.iexec_stage.MIPS_alu.c[19]   mips_core_iexec_stage_MIPS_alu_c[19] 
Net:  mips_core.iexec_stage.MIPS_alu.c[18]   mips_core_iexec_stage_MIPS_alu_c[18] 
Net:  mips_core.iexec_stage.MIPS_alu.c[17]   mips_core_iexec_stage_MIPS_alu_c[17] 
Net:  mips_core.iexec_stage.MIPS_alu.c[16]   mips_core_iexec_stage_MIPS_alu_c[16] 
Net:  mips_core.iexec_stage.MIPS_alu.c[15]   mips_core_iexec_stage_MIPS_alu_c[15] 
Net:  mips_core.iexec_stage.MIPS_alu.c[14]   mips_core_iexec_stage_MIPS_alu_c[14] 
Net:  mips_core.iexec_stage.MIPS_alu.c[13]   mips_core_iexec_stage_MIPS_alu_c[13] 
Net:  mips_core.iexec_stage.MIPS_alu.c[12]   mips_core_iexec_stage_MIPS_alu_c[12] 
Net:  mips_core.iexec_stage.MIPS_alu.c[11]   mips_core_iexec_stage_MIPS_alu_c[11] 
Net:  mips_core.iexec_stage.MIPS_alu.c[10]   mips_core_iexec_stage_MIPS_alu_c[10] 
Net:  mips_core.iexec_stage.MIPS_alu.c[9]   mips_core_iexec_stage_MIPS_alu_c[9] 
Net:  mips_core.iexec_stage.MIPS_alu.c[8]   mips_core_iexec_stage_MIPS_alu_c[8] 
Net:  mips_core.iexec_stage.MIPS_alu.c[7]   mips_core_iexec_stage_MIPS_alu_c[7] 
Net:  mips_core.iexec_stage.MIPS_alu.c[6]   mips_core_iexec_stage_MIPS_alu_c[6] 
Net:  mips_core.iexec_stage.MIPS_alu.c[5]   mips_core_iexec_stage_MIPS_alu_c[5] 
Net:  mips_core.iexec_stage.MIPS_alu.c[4]   mips_core_iexec_stage_MIPS_alu_c[4] 
Net:  mips_core.iexec_stage.MIPS_alu.c[3]   mips_core_iexec_stage_MIPS_alu_c[3] 
Net:  mips_core.iexec_stage.MIPS_alu.c[2]   mips_core_iexec_stage_MIPS_alu_c[2] 
Net:  mips_core.iexec_stage.MIPS_alu.c[1]   mips_core_iexec_stage_MIPS_alu_c[1] 
Net:  mips_core.iexec_stage.MIPS_alu.c[0]   mips_core_iexec_stage_MIPS_alu_c[0] 
Net:  mips_core.decoder_pipe.pipereg.U9.dmem_ctl_o[1]   mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[1] 
Net:  mips_core.decoder_pipe.pipereg.U9.dmem_ctl_o[0]   mips_core_decoder_pipe_pipereg_U9_dmem_ctl_o[0] 
Net:  mips_core.cop_data_reg.r32_o[25]   mips_core_cop_data_reg_r32_o[25] 
Net:  mips_core.cop_data_reg.r32_o[24]   mips_core_cop_data_reg_r32_o[24] 
Net:  mips_core.cop_data_reg.r32_o[23]   mips_core_cop_data_reg_r32_o[23] 
Net:  mips_core.cop_data_reg.r32_o[22]   mips_core_cop_data_reg_r32_o[22] 
Net:  mips_core.cop_data_reg.r32_o[21]   mips_core_cop_data_reg_r32_o[21] 
Net:  mips_core.cop_data_reg.r32_o[20]   mips_core_cop_data_reg_r32_o[20] 
Net:  mips_core.cop_data_reg.r32_o[19]   mips_core_cop_data_reg_r32_o[19] 
Net:  mips_core.cop_data_reg.r32_o[18]   mips_core_cop_data_reg_r32_o[18] 
Net:  mips_core.cop_data_reg.r32_o[17]   mips_core_cop_data_reg_r32_o[17] 
Net:  mips_core.cop_data_reg.r32_o[16]   mips_core_cop_data_reg_r32_o[16] 
Net:  mips_core.cop_data_reg.r32_o[15]   mips_core_cop_data_reg_r32_o[15] 
Net:  mips_core.cop_data_reg.r32_o[14]   mips_core_cop_data_reg_r32_o[14] 
Net:  mips_core.cop_data_reg.r32_o[13]   mips_core_cop_data_reg_r32_o[13] 
Net:  mips_core.cop_data_reg.r32_o[12]   mips_core_cop_data_reg_r32_o[12] 
Net:  mips_core.cop_data_reg.r32_o[11]   mips_core_cop_data_reg_r32_o[11] 
Net:  mips_core.cop_data_reg.r32_o[10]   mips_core_cop_data_reg_r32_o[10] 
Net:  mips_core.cop_data_reg.r32_o[9]   mips_core_cop_data_reg_r32_o[9] 
Net:  mips_core.cop_data_reg.r32_o[8]   mips_core_cop_data_reg_r32_o[8] 
Net:  mips_core.cop_data_reg.r32_o[7]   mips_core_cop_data_reg_r32_o[7] 
Net:  mips_core.cop_data_reg.r32_o[6]   mips_core_cop_data_reg_r32_o[6] 
Net:  mips_core.cop_data_reg.r32_o[5]   mips_core_cop_data_reg_r32_o[5] 
Net:  mips_core.cop_data_reg.r32_o[4]   mips_core_cop_data_reg_r32_o[4] 
Net:  mips_core.cop_data_reg.r32_o[3]   mips_core_cop_data_reg_r32_o[3] 
Net:  mips_core.cop_data_reg.r32_o[2]   mips_core_cop_data_reg_r32_o[2] 
Net:  mips_core.cop_data_reg.r32_o[31]   mips_core_cop_data_reg_r32_o[31] 
Net:  mips_core.cop_data_reg.r32_o[30]   mips_core_cop_data_reg_r32_o[30] 
Net:  mips_core.cop_data_reg.r32_o[29]   mips_core_cop_data_reg_r32_o[29] 
Net:  mips_core.cop_data_reg.r32_o[28]   mips_core_cop_data_reg_r32_o[28] 
Net:  mips_core.cop_data_reg.r32_o[27]   mips_core_cop_data_reg_r32_o[27] 
Net:  mips_core.cop_data_reg.r32_o[26]   mips_core_cop_data_reg_r32_o[26] 
Net:  mips_core.cop_data_reg.r32_o[1]   mips_core_cop_data_reg_r32_o[1] 
Net:  mips_core.cop_data_reg.r32_o[0]   mips_core_cop_data_reg_r32_o[0] 
Net:  imips_dvc.dout[0]   imips_dvc_dout[0] 
Net:  imips_dvc.dout[1]   imips_dvc_dout[1] 
Net:  imips_dvc.dout[2]   imips_dvc_dout[2] 
Net:  imips_dvc.dout[3]   imips_dvc_dout[3] 
Net:  imips_dvc.dout[4]   imips_dvc_dout[4] 
Net:  imips_dvc.dout[5]   imips_dvc_dout[5] 
Net:  imips_dvc.dout[6]   imips_dvc_dout[6] 
Net:  imips_dvc.dout[7]   imips_dvc_dout[7] 
Net:  imips_dvc.dout[8]   imips_dvc_dout[8] 
Net:  imips_dvc.dout[9]   imips_dvc_dout[9] 
Net:  imips_dvc.dout[10]   imips_dvc_dout[10] 
Net:  imips_dvc.dout[11]   imips_dvc_dout[11] 
Net:  imips_dvc.dout[12]   imips_dvc_dout[12] 
Net:  imips_dvc.dout[13]   imips_dvc_dout[13] 
Net:  imips_dvc.dout[14]   imips_dvc_dout[14] 
Net:  imips_dvc.dout[15]   imips_dvc_dout[15] 
Net:  imips_dvc.dout[16]   imips_dvc_dout[16] 
Net:  imips_dvc.dout[17]   imips_dvc_dout[17] 
Net:  imips_dvc.dout[18]   imips_dvc_dout[18] 
Net:  imips_dvc.dout[19]   imips_dvc_dout[19] 
Net:  imips_dvc.dout[20]   imips_dvc_dout[20] 
Net:  imips_dvc.dout[21]   imips_dvc_dout[21] 
Net:  imips_dvc.dout[22]   imips_dvc_dout[22] 
Net:  imips_dvc.dout[23]   imips_dvc_dout[23] 
Net:  imips_dvc.dout[24]   imips_dvc_dout[24] 
Net:  imips_dvc.dout[25]   imips_dvc_dout[25] 
Net:  imips_dvc.dout[26]   imips_dvc_dout[26] 
Net:  imips_dvc.dout[27]   imips_dvc_dout[27] 
Net:  imips_dvc.dout[28]   imips_dvc_dout[28] 
Net:  imips_dvc.dout[29]   imips_dvc_dout[29] 
Net:  imips_dvc.dout[30]   imips_dvc_dout[30] 
Net:  imips_dvc.dout[31]   imips_dvc_dout[31] 
Net:  mips_core.alu_pass0.r32_o[26]   mips_core_alu_pass0_r32_o[26] 
Net:  mips_core.alu_pass0.r32_o[30]   mips_core_alu_pass0_r32_o[30] 
Net:  mips_core.alu_pass0.r32_o[27]   mips_core_alu_pass0_r32_o[27] 
Net:  mips_core.alu_pass0.r32_o[28]   mips_core_alu_pass0_r32_o[28] 
Net:  mips_core.alu_pass0.r32_o[31]   mips_core_alu_pass0_r32_o[31] 
Net:  mips_core.alu_pass0.r32_o[29]   mips_core_alu_pass0_r32_o[29] 
Net:  mips_core.alu_pass0.r32_o[10]   mips_core_alu_pass0_r32_o[10] 
Net:  mips_core.alu_pass0.r32_o[7]   mips_core_alu_pass0_r32_o[7] 
Net:  mips_core.alu_pass0.r32_o[16]   mips_core_alu_pass0_r32_o[16] 
Net:  mips_core.alu_pass0.r32_o[21]   mips_core_alu_pass0_r32_o[21] 
Net:  mips_core.alu_pass0.r32_o[11]   mips_core_alu_pass0_r32_o[11] 
Net:  mips_core.alu_pass0.r32_o[9]   mips_core_alu_pass0_r32_o[9] 
Net:  mips_core.alu_pass0.r32_o[22]   mips_core_alu_pass0_r32_o[22] 
Net:  mips_core.alu_pass0.r32_o[8]   mips_core_alu_pass0_r32_o[8] 
Net:  mips_core.alu_pass0.r32_o[23]   mips_core_alu_pass0_r32_o[23] 
Net:  mips_core.alu_pass0.r32_o[24]   mips_core_alu_pass0_r32_o[24] 
Net:  mips_core.alu_pass0.r32_o[14]   mips_core_alu_pass0_r32_o[14] 
Net:  mips_core.alu_pass0.r32_o[18]   mips_core_alu_pass0_r32_o[18] 
Net:  mips_core.alu_pass0.r32_o[25]   mips_core_alu_pass0_r32_o[25] 
Net:  mips_core.alu_pass0.r32_o[19]   mips_core_alu_pass0_r32_o[19] 
Net:  mips_core.alu_pass0.r32_o[13]   mips_core_alu_pass0_r32_o[13] 
Net:  mips_core.alu_pass0.r32_o[20]   mips_core_alu_pass0_r32_o[20] 
Net:  mips_core.alu_pass0.r32_o[17]   mips_core_alu_pass0_r32_o[17] 
Net:  mips_core.alu_pass0.r32_o[15]   mips_core_alu_pass0_r32_o[15] 
Net:  mips_core.MEM_CTL.dmem_ctl_post.byte_addr_o[1]   mips_core_MEM_CTL_dmem_ctl_post_byte_addr_o[1] 
Net:  imips_dvc.rd_status_29_0_a2_0_7   imips_dvc_rd_status_29_0_a2_0_7 
EndView mips_sys NoName

BeginView mips_core NoName
Inst: BUS15471_i_m[0]   BUS15471_i_m_0_ stratix_lcell 
Inst: BUS15471_i_m[2]   BUS15471_i_m_2_ stratix_lcell 
Inst: BUS15471_i_m[3]   BUS15471_i_m_3_ stratix_lcell 
Inst: BUS15471_i_m[4]   BUS15471_i_m_4_ stratix_lcell 
Inst: BUS15471_i_m[5]   BUS15471_i_m_5_ stratix_lcell 
Inst: BUS15471_i_m[6]   BUS15471_i_m_6_ stratix_lcell 
Inst: BUS15471_i_m[8]   BUS15471_i_m_8_ stratix_lcell 
Inst: BUS15471_i_m[9]   BUS15471_i_m_9_ stratix_lcell 
Inst: BUS15471_i_m[10]   BUS15471_i_m_10_ stratix_lcell 
Inst: BUS15471_i_m[11]   BUS15471_i_m_11_ stratix_lcell 
Inst: BUS15471_i_m[13]   BUS15471_i_m_13_ stratix_lcell 
Inst: BUS15471_i_m[14]   BUS15471_i_m_14_ stratix_lcell 
Inst: BUS15471_i_m[15]   BUS15471_i_m_15_ stratix_lcell 
Inst: BUS15471_i_m[16]   BUS15471_i_m_16_ stratix_lcell 
Inst: BUS15471_i_m[17]   BUS15471_i_m_17_ stratix_lcell 
Inst: BUS15471_i_m[18]   BUS15471_i_m_18_ stratix_lcell 
Inst: BUS15471_i_m[19]   BUS15471_i_m_19_ stratix_lcell 
Inst: BUS15471_i_m[20]   BUS15471_i_m_20_ stratix_lcell 
Inst: BUS15471_i_m[21]   BUS15471_i_m_21_ stratix_lcell 
Inst: BUS15471_i_m[22]   BUS15471_i_m_22_ stratix_lcell 
Inst: BUS15471_i_m[23]   BUS15471_i_m_23_ stratix_lcell 
Inst: BUS15471_i_m[24]   BUS15471_i_m_24_ stratix_lcell 
Inst: BUS15471_i_m[25]   BUS15471_i_m_25_ stratix_lcell 
Inst: BUS15471_i_m[26]   BUS15471_i_m_26_ stratix_lcell 
Inst: BUS15471_i_m[27]   BUS15471_i_m_27_ stratix_lcell 
Inst: BUS15471_i_m[29]   BUS15471_i_m_29_ stratix_lcell 
Inst: BUS15471_i_m[30]   BUS15471_i_m_30_ stratix_lcell 
Inst: BUS15471_i_m[31]   BUS15471_i_m_31_ stratix_lcell 
Inst: BUS24839_m[31]   BUS24839_m_31_ stratix_lcell 
Inst: BUS15471_i_m[12]   BUS15471_i_m_12_ stratix_lcell 
Inst: BUS15471_i_m[7]   BUS15471_i_m_7_ stratix_lcell 
Net:  dout_2[8]   dout_2_Z[8] 
Net:  dout_2[9]   dout_2_Z[9] 
Net:  dout_2[10]   dout_2_Z[10] 
Net:  dout_2[11]   dout_2_Z[11] 
Net:  dout_2[12]   dout_2_Z[12] 
Net:  dout_2[13]   dout_2_Z[13] 
Net:  dout_2[14]   dout_2_Z[14] 
Net:  dout_2[15]   dout_2_Z[15] 
Net:  dout_2[31]   dout_2_Z[31] 
Net:  dout_2[30]   dout_2_Z[30] 
Net:  dout_2[29]   dout_2_Z[29] 
Net:  dout_2[28]   dout_2_Z[28] 
Net:  dout_2[27]   dout_2_Z[27] 
Net:  dout_2[26]   dout_2_Z[26] 
Net:  dout_2[25]   dout_2_Z[25] 
Net:  dout_2[24]   dout_2_Z[24] 
Net:  dout_2[23]   dout_2_Z[23] 
Net:  dout_2[22]   dout_2_Z[22] 
Net:  dout_2[21]   dout_2_Z[21] 
Net:  dout_2[20]   dout_2_Z[20] 
Net:  dout_2[19]   dout_2_Z[19] 
Net:  dout_2[18]   dout_2_Z[18] 
Net:  dout_2[17]   dout_2_Z[17] 
Net:  dout_2[16]   dout_2_Z[16] 
Net:  c_0[1]   c_0_Z[1] 
Net:  c_2[0]   c_2_Z[0] 
Net:  pc_next_0_iv_1[17]   pc_next_0_iv_1_Z[17] 
Net:  pc_next_0_iv_1[4]   pc_next_0_iv_1_Z[4] 
Net:  pc_next_0_iv_1[3]   pc_next_0_iv_1_Z[3] 
Net:  pc_next_0_iv_1[2]   pc_next_0_iv_1_Z[2] 
Net:  pc_next_0_iv_1[16]   pc_next_0_iv_1_Z[16] 
Net:  pc_next_0_iv_1[1]   pc_next_0_iv_1_Z[1] 
Net:  pc_next_0_iv_1[0]   pc_next_0_iv_1_Z[0] 
Net:  pc_next_0_iv_1[30]   pc_next_0_iv_1_Z[30] 
Net:  pc_next_0_iv_1[29]   pc_next_0_iv_1_Z[29] 
Net:  pc_next_0_iv_1[28]   pc_next_0_iv_1_Z[28] 
Net:  pc_next_0_iv_1[27]   pc_next_0_iv_1_Z[27] 
Net:  pc_next_0_iv_1[26]   pc_next_0_iv_1_Z[26] 
Net:  pc_next_0_iv_1[25]   pc_next_0_iv_1_Z[25] 
Net:  pc_next_0_iv_1[24]   pc_next_0_iv_1_Z[24] 
Net:  pc_next_0_iv_1[23]   pc_next_0_iv_1_Z[23] 
Net:  pc_next_0_iv_1[22]   pc_next_0_iv_1_Z[22] 
Net:  pc_next_0_iv_1[21]   pc_next_0_iv_1_Z[21] 
Net:  pc_next_0_iv_1[20]   pc_next_0_iv_1_Z[20] 
Net:  pc_next_0_iv_1[19]   pc_next_0_iv_1_Z[19] 
Net:  pc_next_0_iv_1[18]   pc_next_0_iv_1_Z[18] 
Net:  pc_next_0_iv_1[15]   pc_next_0_iv_1_Z[15] 
Net:  pc_next_0_iv_1[14]   pc_next_0_iv_1_Z[14] 
Net:  pc_next_0_iv_1[13]   pc_next_0_iv_1_Z[13] 
Net:  pc_next_0_iv_1[12]   pc_next_0_iv_1_Z[12] 
Net:  pc_next_0_iv_1[11]   pc_next_0_iv_1_Z[11] 
Net:  pc_next_0_iv_1[10]   pc_next_0_iv_1_Z[10] 
Net:  pc_next_0_iv_1[9]   pc_next_0_iv_1_Z[9] 
Net:  pc_next_0_iv_1[8]   pc_next_0_iv_1_Z[8] 
Net:  pc_next_0_iv_1[7]   pc_next_0_iv_1_Z[7] 
Net:  pc_next_0_iv_1[6]   pc_next_0_iv_1_Z[6] 
Net:  pc_next_0_iv_1[5]   pc_next_0_iv_1_Z[5] 
Net:  r32_o_2[5]   r32_o_2_Z[5] 
Net:  r32_o_2[6]   r32_o_2_Z[6] 
Net:  r32_o_2[7]   r32_o_2_Z[7] 
Net:  r32_o_2[11]   r32_o_2_Z[11] 
Net:  r32_o_2[3]   r32_o_2_Z[3] 
Net:  r32_o_2[9]   r32_o_2_Z[9] 
Net:  r32_o_2[8]   r32_o_2_Z[8] 
Net:  r32_o_2[4]   r32_o_2_Z[4] 
Net:  r32_o_2[10]   r32_o_2_Z[10] 
Net:  r32_o_2[15]   r32_o_2_Z[15] 
Net:  r32_o_2[19]   r32_o_2_Z[19] 
Net:  r32_o_2[18]   r32_o_2_Z[18] 
Net:  r32_o_2[16]   r32_o_2_Z[16] 
Net:  r32_o_2[25]   r32_o_2_Z[25] 
Net:  r32_o_2[24]   r32_o_2_Z[24] 
Net:  r32_o_2[23]   r32_o_2_Z[23] 
Net:  r32_o_2[21]   r32_o_2_Z[21] 
Net:  r32_o_2[20]   r32_o_2_Z[20] 
Net:  r32_o_2[17]   r32_o_2_Z[17] 
Net:  r32_o_2[22]   r32_o_2_Z[22] 
Net:  r32_o_2[2]   r32_o_2_Z[2] 
Net:  r32_o_2[14]   r32_o_2_Z[14] 
Net:  r32_o_2[13]   r32_o_2_Z[13] 
Net:  r32_o_2[12]   r32_o_2_Z[12] 
Net:  r32_o_3[17]   r32_o_3_Z[17] 
Net:  r32_o_3[4]   r32_o_3_Z[4] 
Net:  r32_o_3[3]   r32_o_3_Z[3] 
Net:  r32_o_3[16]   r32_o_3_Z[16] 
Net:  r32_o_2[1]   r32_o_2_Z[1] 
Net:  r32_o_2[0]   r32_o_2_Z[0] 
Net:  r32_o_2[30]   r32_o_2_Z[30] 
Net:  r32_o_2[29]   r32_o_2_Z[29] 
Net:  r32_o_2[28]   r32_o_2_Z[28] 
Net:  r32_o_2[27]   r32_o_2_Z[27] 
Net:  r32_o_2[26]   r32_o_2_Z[26] 
Net:  r32_o_3[25]   r32_o_3_Z[25] 
Net:  r32_o_3[24]   r32_o_3_Z[24] 
Net:  r32_o_3[23]   r32_o_3_Z[23] 
Net:  r32_o_3[22]   r32_o_3_Z[22] 
Net:  r32_o_3[21]   r32_o_3_Z[21] 
Net:  r32_o_3[20]   r32_o_3_Z[20] 
Net:  r32_o_3[19]   r32_o_3_Z[19] 
Net:  r32_o_3[18]   r32_o_3_Z[18] 
Net:  r32_o_3[15]   r32_o_3_Z[15] 
Net:  r32_o_3[11]   r32_o_3_Z[11] 
Net:  r32_o_3[10]   r32_o_3_Z[10] 
Net:  r32_o_3[9]   r32_o_3_Z[9] 
Net:  r32_o_3[8]   r32_o_3_Z[8] 
Net:  r32_o_3[7]   r32_o_3_Z[7] 
Net:  r32_o_3[6]   r32_o_3_Z[6] 
Net:  r32_o_3[5]   r32_o_3_Z[5] 
Net:  r32_o_2[31]   r32_o_2_Z[31] 
Net:  r32_o_3[2]   r32_o_3_Z[2] 
Net:  r32_o_3[14]   r32_o_3_Z[14] 
Net:  r32_o_3[12]   r32_o_3_Z[12] 
Net:  r32_o_3[13]   r32_o_3_Z[13] 
Net:  r32_o_3[30]   r32_o_3_Z[30] 
Net:  r32_o_3[29]   r32_o_3_Z[29] 
Net:  r32_o_3[28]   r32_o_3_Z[28] 
Net:  r32_o_3[31]   r32_o_3_Z[31] 
Net:  r32_o_3[27]   r32_o_3_Z[27] 
Net:  r32_o_3[26]   r32_o_3_Z[26] 
Net:  r32_o_3[1]   r32_o_3_Z[1] 
Net:  r32_o_3[0]   r32_o_3_Z[0] 
Net:  c_4[28]   c_4_Z[28] 
Net:  c_2[5]   c_2_Z[5] 
Net:  c_1[4]   c_1_Z[4] 
Net:  c_1[3]   c_1_Z[3] 
Net:  c_1[10]   c_1_Z[10] 
Net:  c_1[20]   c_1_Z[20] 
Net:  c_0[31]   c_0_Z[31] 
Net:  c_0[11]   c_0_Z[11] 
Net:  c_0[19]   c_0_Z[19] 
Net:  c_0[24]   c_0_Z[24] 
Net:  c_0[22]   c_0_Z[22] 
Net:  c_0[23]   c_0_Z[23] 
Net:  c_0[8]   c_0_Z[8] 
Net:  c_0[16]   c_0_Z[16] 
Net:  c_0[26]   c_0_Z[26] 
Net:  c_0[18]   c_0_Z[18] 
Net:  c_0[17]   c_0_Z[17] 
Net:  c_0[14]   c_0_Z[14] 
Net:  c_0[12]   c_0_Z[12] 
Net:  c_0[27]   c_0_Z[27] 
Net:  c_0[25]   c_0_Z[25] 
Net:  c_0[21]   c_0_Z[21] 
Net:  c_0[15]   c_0_Z[15] 
Net:  c_0[29]   c_0_Z[29] 
Net:  c_0[9]   c_0_Z[9] 
Net:  c_0[13]   c_0_Z[13] 
Net:  c_0[2]   c_0_Z[2] 
Net:  c_0[7]   c_0_Z[7] 
EndView mips_core NoName

BeginView mem_module NoName
EndView mem_module NoName

BeginView infile_dmem_ctl_reg NoName
Inst: byte_addr_o[1]   byte_addr_o_1__Z stratix_lcell_ff 
Inst: byte_addr_o[0]   byte_addr_o_0__Z stratix_lcell_ff 
Inst: ctl_o[3]   ctl_o_3__Z stratix_lcell_ff 
Inst: ctl_o[2]   ctl_o_2__Z stratix_lcell_ff 
Inst: ctl_o[1]   ctl_o_1__Z stratix_lcell_ff 
Inst: ctl_o[0]   ctl_o_0__Z stratix_lcell_ff 
EndView infile_dmem_ctl_reg NoName

BeginView mem_addr_ctl NoName
Inst: wr_en_1[0]   wr_en_1_0_ SYNLPM_LATRS1 
Inst: wr_en_1[1]   wr_en_1_1_ SYNLPM_LATRS1 
Inst: wr_en_1[2]   wr_en_1_2_ SYNLPM_LATRS1 
Inst: wr_en_1[3]   wr_en_1_3_ SYNLPM_LATRS1 
Inst: wr_en_1_i_i[1]   wr_en_1_i_i_1_ inv 
Inst: wr_en_1_i_i[0]   wr_en_1_i_i_0_ inv 
Inst: wr_en47   wr_en47_cZ stratix_lcell 
Inst: wr_en46_0   wr_en46_0_cZ stratix_lcell 
EndView mem_addr_ctl NoName

BeginView SYNLPM_LATRS1 NoName
Net:  Q0   Q[0] 
Net:  DATA0   DATA[0] 
EndView SYNLPM_LATRS1 NoName

BeginView mem_din_ctl NoName
Inst: dout_1_x[8]   dout_1_x_8_ stratix_lcell 
Inst: dout_1_x[9]   dout_1_x_9_ stratix_lcell 
Inst: dout_1_x[10]   dout_1_x_10_ stratix_lcell 
Inst: dout_1_x[11]   dout_1_x_11_ stratix_lcell 
Inst: dout_1_x[12]   dout_1_x_12_ stratix_lcell 
Inst: dout_1_x[13]   dout_1_x_13_ stratix_lcell 
Inst: dout_1_x[14]   dout_1_x_14_ stratix_lcell 
Inst: dout_1_x[15]   dout_1_x_15_ stratix_lcell 
Inst: dout_1_2_a_x[31]   dout_1_2_a_x_31_ stratix_lcell 
Inst: dout_1_2_a_x[30]   dout_1_2_a_x_30_ stratix_lcell 
Inst: dout_1_2_a_x[29]   dout_1_2_a_x_29_ stratix_lcell 
Inst: dout_1_2_a_x[28]   dout_1_2_a_x_28_ stratix_lcell 
Inst: dout_1_2_a_x[27]   dout_1_2_a_x_27_ stratix_lcell 
Inst: dout_1_2_a_x[26]   dout_1_2_a_x_26_ stratix_lcell 
Inst: dout_1_2_a_x[25]   dout_1_2_a_x_25_ stratix_lcell 
Inst: dout_1_2_a_x[24]   dout_1_2_a_x_24_ stratix_lcell 
Inst: dout_1_2[24]   dout_1_2_24_ stratix_lcell 
Inst: dout_1_2[25]   dout_1_2_25_ stratix_lcell 
Inst: dout_1_2[26]   dout_1_2_26_ stratix_lcell 
Inst: dout_1_2[27]   dout_1_2_27_ stratix_lcell 
Inst: dout_1_2[28]   dout_1_2_28_ stratix_lcell 
Inst: dout_1_2[29]   dout_1_2_29_ stratix_lcell 
Inst: dout_1_2[30]   dout_1_2_30_ stratix_lcell 
Inst: dout_1_2[31]   dout_1_2_31_ stratix_lcell 
Inst: dout22   dout22_cZ stratix_lcell 
Inst: dout21   dout21_cZ stratix_lcell 
Inst: dout_1[23]   dout_1_23_ stratix_lcell 
Inst: dout_1[22]   dout_1_22_ stratix_lcell 
Inst: dout_1[21]   dout_1_21_ stratix_lcell 
Inst: dout_1[20]   dout_1_20_ stratix_lcell 
Inst: dout_1[19]   dout_1_19_ stratix_lcell 
Inst: dout_1[18]   dout_1_18_ stratix_lcell 
Inst: dout_1[17]   dout_1_17_ stratix_lcell 
Inst: dout_1[16]   dout_1_16_ stratix_lcell 
EndView mem_din_ctl NoName

BeginView mem_dout_ctl NoName
Inst: dout_1[16]   dout_1_16__Z SYNLPM_LATR1 
Inst: dout_1[17]   dout_1_17__Z SYNLPM_LATR1 
Inst: dout_1[18]   dout_1_18__Z SYNLPM_LATR1 
Inst: dout_1[19]   dout_1_19__Z SYNLPM_LATR1 
Inst: dout_1[20]   dout_1_20__Z SYNLPM_LATR1 
Inst: dout_1[21]   dout_1_21__Z SYNLPM_LATR1 
Inst: dout_1[22]   dout_1_22__Z SYNLPM_LATR1 
Inst: dout_1[23]   dout_1_23__Z SYNLPM_LATR1 
Inst: dout_1[24]   dout_1_24__Z SYNLPM_LATR1 
Inst: dout_1[25]   dout_1_25__Z SYNLPM_LATR1 
Inst: dout_1[26]   dout_1_26__Z SYNLPM_LATR1 
Inst: dout_1[27]   dout_1_27__Z SYNLPM_LATR1 
Inst: dout_1[28]   dout_1_28__Z SYNLPM_LATR1 
Inst: dout_1[29]   dout_1_29__Z SYNLPM_LATR1 
Inst: dout_1[30]   dout_1_30__Z SYNLPM_LATR1 
Inst: dout_1[31]   dout_1_31__Z SYNLPM_LATR1 
Inst: dout_1[8]   dout_1_8__Z SYNLPM_LATR1 
Inst: dout_1[9]   dout_1_9__Z SYNLPM_LATR1 
Inst: dout_1[10]   dout_1_10__Z SYNLPM_LATR1 
Inst: dout_1[11]   dout_1_11__Z SYNLPM_LATR1 
Inst: dout_1[12]   dout_1_12__Z SYNLPM_LATR1 
Inst: dout_1[13]   dout_1_13__Z SYNLPM_LATR1 
Inst: dout_1[14]   dout_1_14__Z SYNLPM_LATR1 
Inst: dout_1[15]   dout_1_15__Z SYNLPM_LATR1 
Inst: dout_1[0]   dout_1_0__Z SYNLPM_LATR1 
Inst: dout_1[1]   dout_1_1__Z SYNLPM_LATR1 
Inst: dout_1[2]   dout_1_2__Z SYNLPM_LATR1 
Inst: dout_1[3]   dout_1_3__Z SYNLPM_LATR1 
Inst: dout_1[4]   dout_1_4__Z SYNLPM_LATR1 
Inst: dout_1[5]   dout_1_5__Z SYNLPM_LATR1 
Inst: dout_1[6]   dout_1_6__Z SYNLPM_LATR1 
Inst: dout_1[7]   dout_1_7__Z SYNLPM_LATR1 
Inst: dout_2_i_0_a2_x[6]   dout_2_i_0_a2_x_6_ stratix_lcell 
Inst: dout_2_i_0_a2_x[1]   dout_2_i_0_a2_x_1_ stratix_lcell 
Inst: dout_2_i_0_a2_x[4]   dout_2_i_0_a2_x_4_ stratix_lcell 
Inst: dout_2_i_0_a2_x[2]   dout_2_i_0_a2_x_2_ stratix_lcell 
Inst: dout_2_i_0_a2_x[5]   dout_2_i_0_a2_x_5_ stratix_lcell 
Inst: dout_2_i_0_a2_x[0]   dout_2_i_0_a2_x_0_ stratix_lcell 
Inst: dout_2_i_a2_x[3]   dout_2_i_a2_x_3_ stratix_lcell 
Inst: dout_2_i_i_x[28]   dout_2_i_i_x_28_ stratix_lcell 
Inst: dout_2_i_i_x[29]   dout_2_i_i_x_29_ stratix_lcell 
Inst: dout_2_i_i_x[30]   dout_2_i_i_x_30_ stratix_lcell 
Inst: dout_2_i_i_x[31]   dout_2_i_i_x_31_ stratix_lcell 
Inst: dout_2_i_i_x[27]   dout_2_i_i_x_27_ stratix_lcell 
Inst: dout_2_i_i_x[26]   dout_2_i_i_x_26_ stratix_lcell 
Inst: dout_2_i_i_x[25]   dout_2_i_i_x_25_ stratix_lcell 
Inst: dout_2_i_i_x[24]   dout_2_i_i_x_24_ stratix_lcell 
Inst: dout_2_i_i_x[22]   dout_2_i_i_x_22_ stratix_lcell 
Inst: dout_2_i_i_x[21]   dout_2_i_i_x_21_ stratix_lcell 
Inst: dout_2_i_i_x[20]   dout_2_i_i_x_20_ stratix_lcell 
Inst: dout_2_i_i_x[19]   dout_2_i_i_x_19_ stratix_lcell 
Inst: dout_2_i_i_x[18]   dout_2_i_i_x_18_ stratix_lcell 
Inst: dout_2_i_i_x[17]   dout_2_i_i_x_17_ stratix_lcell 
Inst: dout_2_i_i_x[16]   dout_2_i_i_x_16_ stratix_lcell 
Inst: dout_2_i_i_a3_a_x[15]   dout_2_i_i_a3_a_x_15_ stratix_lcell 
Inst: dout_2_i_i_a_x[8]   dout_2_i_i_a_x_8_ stratix_lcell 
Inst: dout_2_i_i_a_x[11]   dout_2_i_i_a_x_11_ stratix_lcell 
Inst: dout_2_i_i_a_x[14]   dout_2_i_i_a_x_14_ stratix_lcell 
Inst: dout_2_0_0_a_x[9]   dout_2_0_0_a_x_9_ stratix_lcell 
Inst: dout_2_0_0_a_x[10]   dout_2_0_0_a_x_10_ stratix_lcell 
Inst: dout_2_0_0_a_x[12]   dout_2_0_0_a_x_12_ stratix_lcell 
Inst: dout_2_i_i_a_x[13]   dout_2_i_i_a_x_13_ stratix_lcell 
Inst: dout_2_i_i[7]   dout_2_i_i_7_ stratix_lcell 
Inst: dout_2_i_i_a[7]   dout_2_i_i_a_7_ stratix_lcell 
Inst: dout_2_i_i[15]   dout_2_i_i_15_ stratix_lcell 
Inst: dout_2_i_i_1[15]   dout_2_i_i_1_15_ stratix_lcell 
Inst: dout_2_i_i_1_a[15]   dout_2_i_i_1_a_15_ stratix_lcell 
Inst: dout_2_i_i[23]   dout_2_i_i_23_ stratix_lcell 
Inst: dout_2_i_i_a[23]   dout_2_i_i_a_23_ stratix_lcell 
Inst: dout_2_i_i_a2[16]   dout_2_i_i_a2_16_ stratix_lcell 
Inst: dout_2_i_i_a2_a[16]   dout_2_i_i_a2_a_16_ stratix_lcell 
Inst: dout_2_i_o2_0[3]   dout_2_i_o2_0_3_ stratix_lcell 
Inst: dout_2_i_o2_0_a[3]   dout_2_i_o2_0_a_3_ stratix_lcell 
Inst: dout_2_i_o2[3]   dout_2_i_o2_3_ stratix_lcell 
Inst: dout_2_0_0_a2_1[9]   dout_2_0_0_a2_1_9_ stratix_lcell 
Inst: dout_2_0_0_a2_1_a[9]   dout_2_0_0_a2_1_a_9_ stratix_lcell 
Inst: un1_ctl_6_2_0   un1_ctl_6_2_0_cZ stratix_lcell 
Inst: un1_ctl_6_2_0_a   un1_ctl_6_2_0_a_cZ stratix_lcell 
Inst: dout_2_0_0_o2_0[9]   dout_2_0_0_o2_0_9_ stratix_lcell 
Inst: dout_2_0_0_o2_0_a[9]   dout_2_0_0_o2_0_a_9_ stratix_lcell 
Inst: dout_2_i_i_o2_0[7]   dout_2_i_i_o2_0_7_ stratix_lcell 
Inst: dout_2_i_i_o2_0_a[7]   dout_2_i_i_o2_0_a_7_ stratix_lcell 
Inst: dout_2_0_0_o2_1[9]   dout_2_0_0_o2_1_9_ stratix_lcell 
Inst: dout_2_0_0_o2_1_a[9]   dout_2_0_0_o2_1_a_9_ stratix_lcell 
Inst: dout_2_i_a3_1[3]   dout_2_i_a3_1_3_ stratix_lcell 
Inst: dout_2_i_a3_0[3]   dout_2_i_a3_0_3_ stratix_lcell 
Inst: dout_2_i_i_a2_1[7]   dout_2_i_i_a2_1_7_ stratix_lcell 
Inst: dout_2_i_i_a2_1_a[7]   dout_2_i_i_a2_1_a_7_ stratix_lcell 
Inst: un1_dout98_i_0_0   un1_dout98_i_0_0_cZ stratix_lcell 
Inst: dout_2_i_i_0[7]   dout_2_i_i_0_7_ stratix_lcell 
Inst: dout_2_i_i_0_a[7]   dout_2_i_i_0_a_7_ stratix_lcell 
Inst: dout_2_i_0[4]   dout_2_i_0_4_ stratix_lcell 
Inst: dout_2_i_0_a[4]   dout_2_i_0_a_4_ stratix_lcell 
Inst: dout_2_i_0[2]   dout_2_i_0_2_ stratix_lcell 
Inst: dout_2_i_0_a[2]   dout_2_i_0_a_2_ stratix_lcell 
Inst: dout_2_i_i[13]   dout_2_i_i_13_ stratix_lcell 
Inst: dout_2_i_0[5]   dout_2_i_0_5_ stratix_lcell 
Inst: dout_2_i_0_a[5]   dout_2_i_0_a_5_ stratix_lcell 
Inst: dout_2_0_0[12]   dout_2_0_0_12_ stratix_lcell 
Inst: dout_2_0_0[10]   dout_2_0_0_10_ stratix_lcell 
Inst: dout_2_0_0[9]   dout_2_0_0_9_ stratix_lcell 
Inst: dout_2_i[3]   dout_2_i_3_ stratix_lcell 
Inst: dout_2_i_a[3]   dout_2_i_a_3_ stratix_lcell 
Inst: dout_2_i_i[14]   dout_2_i_i_14_ stratix_lcell 
Inst: dout_2_i_i[11]   dout_2_i_i_11_ stratix_lcell 
Inst: dout_2_i_i[8]   dout_2_i_i_8_ stratix_lcell 
Inst: dout_2_i_0[0]   dout_2_i_0_0_ stratix_lcell 
Inst: dout_2_i_0_a[0]   dout_2_i_0_a_0_ stratix_lcell 
Inst: dout_2_i_0[6]   dout_2_i_0_6_ stratix_lcell 
Inst: dout_2_i_0_a[6]   dout_2_i_0_a_6_ stratix_lcell 
Inst: dout_2_i_0[1]   dout_2_i_0_1_ stratix_lcell 
Inst: dout_2_i_0_a[1]   dout_2_i_0_a_1_ stratix_lcell 
Inst: dout_2_i_i_a3[15]   dout_2_i_i_a3_15_ stratix_lcell 
Inst: dout_2_i_i_a3_1[7]   dout_2_i_i_a3_1_7_ stratix_lcell 
Inst: dout_2_i_i_a2_2[7]   dout_2_i_i_a2_2_7_ stratix_lcell 
Inst: dout_2_i_i_a2_2_a[7]   dout_2_i_i_a2_2_a_7_ stratix_lcell 
Inst: dout_2_i_i_o3[7]   dout_2_i_i_o3_7_ stratix_lcell 
Inst: dout_2_i_i_o3_0[7]   dout_2_i_i_o3_0_7_ stratix_lcell 
Inst: dout_2_i_i_a3_1[15]   dout_2_i_i_a3_1_15_ stratix_lcell 
Inst: dout_2_i_i_a3_0[16]   dout_2_i_i_a3_0_16_ stratix_lcell 
Inst: un1_ctl_5   un1_ctl_5_cZ stratix_lcell 
Inst: un1_byte_addr_2   un1_byte_addr_2_cZ stratix_lcell 
EndView mem_dout_ctl NoName

BeginView SYNLPM_LATR1 NoName
Net:  Q0   Q[0] 
Net:  DATA0   DATA[0] 
EndView SYNLPM_LATR1 NoName

BeginView rf_stage NoName
Inst: reg_bank   reg_bank_cZ reg_array 
EndView rf_stage NoName

BeginView ctl_FSM NoName
Inst: next_delay_counter_Sreg0[0]   next_delay_counter_Sreg0_0_ SYNLPM_LATR1 
Inst: next_delay_counter_Sreg0[1]   next_delay_counter_Sreg0_1_ SYNLPM_LATS1 
Inst: next_delay_counter_Sreg0[5]   next_delay_counter_Sreg0_5_ SYNLPM_LATS1 
Inst: next_delay_counter_Sreg0[2]   next_delay_counter_Sreg0_2__Z SYNLPM_LATR1 
Inst: next_delay_counter_Sreg0[3]   next_delay_counter_Sreg0_3__Z SYNLPM_LATR1 
Inst: next_delay_counter_Sreg0[4]   next_delay_counter_Sreg0_4__Z SYNLPM_LATR1 
Inst: NET1572_i_i   NET1572_i_i_cZ inv 
Inst: delay_counter_Sreg0_i_i[0]   delay_counter_Sreg0_i_i_0_ inv 
Inst: CurrState_Sreg0[8]   CurrState_Sreg0_8__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[7]   CurrState_Sreg0_7__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[6]   CurrState_Sreg0_6__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[4]   CurrState_Sreg0_4__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[3]   CurrState_Sreg0_3__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[2]   CurrState_Sreg0_2__Z stratix_lcell_ff 
Inst: CurrState_Sreg0[1]   CurrState_Sreg0_1__Z stratix_lcell_ff 
Inst: CurrState_Sreg0_i[0]   CurrState_Sreg0_i_0__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[5]   delay_counter_Sreg0_5__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[4]   delay_counter_Sreg0_4__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[3]   delay_counter_Sreg0_3__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[2]   delay_counter_Sreg0_2__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[1]   delay_counter_Sreg0_1__Z stratix_lcell_ff 
Inst: delay_counter_Sreg0[0]   delay_counter_Sreg0_0__Z stratix_lcell_ff 
Inst: un1_rst_2_s   un1_rst_2_s_cZ stratix_lcell 
Inst: CurrState_Sreg0_ns_0_0_0_a_x[8]   CurrState_Sreg0_ns_0_0_0_a_x_8_ stratix_lcell 
Inst: CurrState_Sreg0_ns_0_0_a[1]   CurrState_Sreg0_ns_0_0_a_1_ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_sum5   un4_next_delay_counter_Sreg0_sum5_cZ stratix_lcell 
Inst: un1_rst_2   un1_rst_2_cZ stratix_lcell 
Inst: un1_rst_2_a   un1_rst_2_a_cZ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_sum4   un4_next_delay_counter_Sreg0_sum4_cZ stratix_lcell 
Inst: CurrState_Sreg0_ns_0_i_o2[0]   CurrState_Sreg0_ns_0_i_o2_0_ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_sum3   un4_next_delay_counter_Sreg0_sum3_cZ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_c3   un4_next_delay_counter_Sreg0_c3_cZ stratix_lcell 
Inst: pc_prectl_1_0_i_a2_0_a2[1]   pc_prectl_1_0_i_a2_0_a2_1_ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_sum2   un4_next_delay_counter_Sreg0_sum2_cZ stratix_lcell 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2   id2ra_ins_clr_1_0_i_a2_0_a2_cZ stratix_lcell 
Inst: un1_delay_counter_Sreg0_1_0_a2_0_a2_1_0   un1_delay_counter_Sreg0_1_0_a2_0_a2_1_0_cZ stratix_lcell 
Inst: pc_prectl_1_0_i_a2_0_a2[0]   pc_prectl_1_0_i_a2_0_a2_0_ stratix_lcell 
Inst: CurrState_Sreg0_ns_0_0_a2_2[1]   CurrState_Sreg0_ns_0_0_a2_2_1_ stratix_lcell 
Inst: CurrState_Sreg0_ns_0_a3_0_o2[3]   CurrState_Sreg0_ns_0_a3_0_o2_3_ stratix_lcell 
Inst: un4_next_delay_counter_Sreg0_sum1   un4_next_delay_counter_Sreg0_sum1_cZ stratix_lcell 
Inst: CurrState_Sreg0[5]   CurrState_Sreg0_5_ ghost 
Inst: CurrState_Sreg0[8:0]   CurrState_Sreg0_8_0_ ghost 
Inst: rst_c_i   rst_c_i_cZ inv 
EndView ctl_FSM NoName

BeginView SYNLPM_LATS1 NoName
Net:  Q0   Q[0] 
Net:  DATA0   DATA[0] 
EndView SYNLPM_LATS1 NoName

BeginView pc_gen NoName
Inst: un1_pc_prectl_1_i[2]   un1_pc_prectl_1_i_2_ stratix_lcell 
Inst: un1_pc_prectl_1_i_a[2]   un1_pc_prectl_1_i_a_2_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a3[0]   un1_pc_prectl_1_0_a3_0_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a3_a[0]   un1_pc_prectl_1_0_a3_a_0_ stratix_lcell 
Inst: pc_next_0_iv_1[17]   pc_next_0_iv_1_17_ stratix_lcell 
Inst: pc_next_0_iv_1_a[17]   pc_next_0_iv_1_a_17_ stratix_lcell 
Inst: pc_next_0_iv_1[4]   pc_next_0_iv_1_4_ stratix_lcell 
Inst: pc_next_0_iv_1_a[4]   pc_next_0_iv_1_a_4_ stratix_lcell 
Inst: pc_next_0_iv_1[3]   pc_next_0_iv_1_3_ stratix_lcell 
Inst: pc_next_0_iv_1_a[3]   pc_next_0_iv_1_a_3_ stratix_lcell 
Inst: pc_next_0_iv_1[2]   pc_next_0_iv_1_2_ stratix_lcell 
Inst: pc_next_0_iv_1_a[2]   pc_next_0_iv_1_a_2_ stratix_lcell 
Inst: pc_next_0_iv_1[16]   pc_next_0_iv_1_16_ stratix_lcell 
Inst: pc_next_0_iv_1_a[16]   pc_next_0_iv_1_a_16_ stratix_lcell 
Inst: pc_next_0_iv_1[1]   pc_next_0_iv_1_1_ stratix_lcell 
Inst: pc_next_0_iv_1_a[1]   pc_next_0_iv_1_a_1_ stratix_lcell 
Inst: pc_next_0_iv_1[0]   pc_next_0_iv_1_0_ stratix_lcell 
Inst: pc_next_0_iv_1_a[0]   pc_next_0_iv_1_a_0_ stratix_lcell 
Inst: un1_pc_next46_0   un1_pc_next46_0_cZ stratix_lcell 
Inst: un1_pc_next46_0_a   un1_pc_next46_0_a_cZ stratix_lcell 
Inst: pc_next_0_iv_1[30]   pc_next_0_iv_1_30_ stratix_lcell 
Inst: pc_next_0_iv_1_a[30]   pc_next_0_iv_1_a_30_ stratix_lcell 
Inst: pc_next_0_iv_1[29]   pc_next_0_iv_1_29_ stratix_lcell 
Inst: pc_next_0_iv_1_a[29]   pc_next_0_iv_1_a_29_ stratix_lcell 
Inst: pc_next_0_iv_1[28]   pc_next_0_iv_1_28_ stratix_lcell 
Inst: pc_next_0_iv_1_a[28]   pc_next_0_iv_1_a_28_ stratix_lcell 
Inst: pc_next_0_iv_1[27]   pc_next_0_iv_1_27_ stratix_lcell 
Inst: pc_next_0_iv_1_a[27]   pc_next_0_iv_1_a_27_ stratix_lcell 
Inst: pc_next_0_iv_1[26]   pc_next_0_iv_1_26_ stratix_lcell 
Inst: pc_next_0_iv_1_a[26]   pc_next_0_iv_1_a_26_ stratix_lcell 
Inst: pc_next_0_iv_1[25]   pc_next_0_iv_1_25_ stratix_lcell 
Inst: pc_next_0_iv_1_a[25]   pc_next_0_iv_1_a_25_ stratix_lcell 
Inst: pc_next_0_iv_1[24]   pc_next_0_iv_1_24_ stratix_lcell 
Inst: pc_next_0_iv_1_a[24]   pc_next_0_iv_1_a_24_ stratix_lcell 
Inst: pc_next_0_iv_1[23]   pc_next_0_iv_1_23_ stratix_lcell 
Inst: pc_next_0_iv_1_a[23]   pc_next_0_iv_1_a_23_ stratix_lcell 
Inst: pc_next_0_iv_1[22]   pc_next_0_iv_1_22_ stratix_lcell 
Inst: pc_next_0_iv_1_a[22]   pc_next_0_iv_1_a_22_ stratix_lcell 
Inst: pc_next_0_iv_1[21]   pc_next_0_iv_1_21_ stratix_lcell 
Inst: pc_next_0_iv_1_a[21]   pc_next_0_iv_1_a_21_ stratix_lcell 
Inst: pc_next_0_iv_1[20]   pc_next_0_iv_1_20_ stratix_lcell 
Inst: pc_next_0_iv_1_a[20]   pc_next_0_iv_1_a_20_ stratix_lcell 
Inst: pc_next_0_iv_1[19]   pc_next_0_iv_1_19_ stratix_lcell 
Inst: pc_next_0_iv_1_a[19]   pc_next_0_iv_1_a_19_ stratix_lcell 
Inst: pc_next_0_iv_1[18]   pc_next_0_iv_1_18_ stratix_lcell 
Inst: pc_next_0_iv_1_a[18]   pc_next_0_iv_1_a_18_ stratix_lcell 
Inst: pc_next_0_iv_1[15]   pc_next_0_iv_1_15_ stratix_lcell 
Inst: pc_next_0_iv_1_a[15]   pc_next_0_iv_1_a_15_ stratix_lcell 
Inst: pc_next_0_iv_1[14]   pc_next_0_iv_1_14_ stratix_lcell 
Inst: pc_next_0_iv_1_a[14]   pc_next_0_iv_1_a_14_ stratix_lcell 
Inst: pc_next_0_iv_1[13]   pc_next_0_iv_1_13_ stratix_lcell 
Inst: pc_next_0_iv_1_a[13]   pc_next_0_iv_1_a_13_ stratix_lcell 
Inst: pc_next_0_iv_1[12]   pc_next_0_iv_1_12_ stratix_lcell 
Inst: pc_next_0_iv_1_a[12]   pc_next_0_iv_1_a_12_ stratix_lcell 
Inst: pc_next_0_iv_1[11]   pc_next_0_iv_1_11_ stratix_lcell 
Inst: pc_next_0_iv_1_a[11]   pc_next_0_iv_1_a_11_ stratix_lcell 
Inst: pc_next_0_iv_1[10]   pc_next_0_iv_1_10_ stratix_lcell 
Inst: pc_next_0_iv_1_a[10]   pc_next_0_iv_1_a_10_ stratix_lcell 
Inst: pc_next_0_iv_1[9]   pc_next_0_iv_1_9_ stratix_lcell 
Inst: pc_next_0_iv_1_a[9]   pc_next_0_iv_1_a_9_ stratix_lcell 
Inst: pc_next_0_iv_1[8]   pc_next_0_iv_1_8_ stratix_lcell 
Inst: pc_next_0_iv_1_a[8]   pc_next_0_iv_1_a_8_ stratix_lcell 
Inst: pc_next_0_iv_1[7]   pc_next_0_iv_1_7_ stratix_lcell 
Inst: pc_next_0_iv_1_a[7]   pc_next_0_iv_1_a_7_ stratix_lcell 
Inst: pc_next_0_iv_1[6]   pc_next_0_iv_1_6_ stratix_lcell 
Inst: pc_next_0_iv_1_a[6]   pc_next_0_iv_1_a_6_ stratix_lcell 
Inst: pc_next_0_iv_1[5]   pc_next_0_iv_1_5_ stratix_lcell 
Inst: pc_next_0_iv_1_a[5]   pc_next_0_iv_1_a_5_ stratix_lcell 
Inst: pc_next_0_sqmuxa_0_a4   pc_next_0_sqmuxa_0_a4_cZ stratix_lcell 
Inst: pc_next_1_sqmuxa_0_a4   pc_next_1_sqmuxa_0_a4_cZ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[3]   un1_pc_prectl_1_0_a4_3_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[4]   un1_pc_prectl_1_0_a4_4_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[17]   un1_pc_prectl_1_0_a4_17_ stratix_lcell 
Inst: pc_next_2_sqmuxa_0_a4   pc_next_2_sqmuxa_0_a4_cZ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[0]   un1_pc_prectl_1_0_a4_0_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[1]   un1_pc_prectl_1_0_a4_1_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[16]   un1_pc_prectl_1_0_a4_16_ stratix_lcell 
Inst: pc_next_0_iv_a[31]   pc_next_0_iv_a_31_ stratix_lcell 
Inst: pc_next_2_sqmuxa_1_i_a2   pc_next_2_sqmuxa_1_i_a2_cZ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[18]   un1_pc_prectl_1_0_a4_18_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[19]   un1_pc_prectl_1_0_a4_19_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[20]   un1_pc_prectl_1_0_a4_20_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[21]   un1_pc_prectl_1_0_a4_21_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[22]   un1_pc_prectl_1_0_a4_22_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[23]   un1_pc_prectl_1_0_a4_23_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[24]   un1_pc_prectl_1_0_a4_24_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[25]   un1_pc_prectl_1_0_a4_25_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[26]   un1_pc_prectl_1_0_a4_26_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[27]   un1_pc_prectl_1_0_a4_27_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[31]   un1_pc_prectl_1_0_a4_31_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[5]   un1_pc_prectl_1_0_a4_5_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[6]   un1_pc_prectl_1_0_a4_6_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[7]   un1_pc_prectl_1_0_a4_7_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[8]   un1_pc_prectl_1_0_a4_8_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[9]   un1_pc_prectl_1_0_a4_9_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[10]   un1_pc_prectl_1_0_a4_10_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[11]   un1_pc_prectl_1_0_a4_11_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[12]   un1_pc_prectl_1_0_a4_12_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[13]   un1_pc_prectl_1_0_a4_13_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[14]   un1_pc_prectl_1_0_a4_14_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[15]   un1_pc_prectl_1_0_a4_15_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[28]   un1_pc_prectl_1_0_a4_28_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[29]   un1_pc_prectl_1_0_a4_29_ stratix_lcell 
Inst: un1_pc_prectl_1_0_a4[30]   un1_pc_prectl_1_0_a4_30_ stratix_lcell 
Inst: un1_pc_add31   un1_pc_add31_cZ stratix_lcell 
Inst: un1_pc_add30   un1_pc_add30_cZ stratix_lcell 
Inst: un1_pc_add29   un1_pc_add29_cZ stratix_lcell 
Inst: un1_pc_add28   un1_pc_add28_cZ stratix_lcell 
Inst: un1_pc_add27   un1_pc_add27_cZ stratix_lcell 
Inst: un1_pc_add26   un1_pc_add26_cZ stratix_lcell 
Inst: un1_pc_add25   un1_pc_add25_cZ stratix_lcell 
Inst: un1_pc_add24   un1_pc_add24_cZ stratix_lcell 
Inst: un1_pc_add23   un1_pc_add23_cZ stratix_lcell 
Inst: un1_pc_add22   un1_pc_add22_cZ stratix_lcell 
Inst: un1_pc_add21   un1_pc_add21_cZ stratix_lcell 
Inst: un1_pc_add20   un1_pc_add20_cZ stratix_lcell 
Inst: un1_pc_add19   un1_pc_add19_cZ stratix_lcell 
Inst: un1_pc_add18   un1_pc_add18_cZ stratix_lcell 
Inst: un1_pc_add17   un1_pc_add17_cZ stratix_lcell 
Inst: un1_pc_add16   un1_pc_add16_cZ stratix_lcell 
Inst: un1_pc_add15   un1_pc_add15_cZ stratix_lcell 
Inst: un1_pc_add14   un1_pc_add14_cZ stratix_lcell 
Inst: un1_pc_add13   un1_pc_add13_cZ stratix_lcell 
Inst: un1_pc_add12   un1_pc_add12_cZ stratix_lcell 
Inst: un1_pc_add11   un1_pc_add11_cZ stratix_lcell 
Inst: un1_pc_add10   un1_pc_add10_cZ stratix_lcell 
Inst: un1_pc_add9   un1_pc_add9_cZ stratix_lcell 
Inst: un1_pc_add8   un1_pc_add8_cZ stratix_lcell 
Inst: un1_pc_add7   un1_pc_add7_cZ stratix_lcell 
Inst: un1_pc_add6   un1_pc_add6_cZ stratix_lcell 
Inst: un1_pc_add5   un1_pc_add5_cZ stratix_lcell 
Inst: un1_pc_add4   un1_pc_add4_cZ stratix_lcell 
Inst: un1_pc_add3   un1_pc_add3_cZ stratix_lcell 
Inst: un1_pc_add2   un1_pc_add2_cZ stratix_lcell 
Inst: un1_pc_add1   un1_pc_add1_cZ stratix_lcell 
Inst: un1_pc_add0   un1_pc_add0_cZ stratix_lcell 
EndView pc_gen NoName

BeginView compare NoName
Inst: res_7_0   res_7_0_cZ stratix_lcell 
Inst: res_7_0_a   res_7_0_a_cZ stratix_lcell 
Inst: res_3_0   res_3_0_cZ stratix_lcell 
Inst: res_5   res_5_cZ stratix_lcell 
Inst: res_2_NE   res_2_NE_cZ stratix_lcell 
Inst: un10_res_28   un10_res_28_cZ stratix_lcell 
Inst: un10_res_27   un10_res_27_cZ stratix_lcell 
Inst: res_2_NE_9_0   res_2_NE_9_0_cZ stratix_lcell 
Inst: res_2_NE_10_0   res_2_NE_10_0_cZ stratix_lcell 
Inst: res_2_NE_11_0   res_2_NE_11_0_cZ stratix_lcell 
Inst: res_2_NE_12_0   res_2_NE_12_0_cZ stratix_lcell 
Inst: un10_res_23   un10_res_23_cZ stratix_lcell 
Inst: un10_res_23_a   un10_res_23_a_cZ stratix_lcell 
Inst: res_2_NE_1   res_2_NE_1_cZ stratix_lcell 
Inst: res_2_NE_1_a   res_2_NE_1_a_cZ stratix_lcell 
Inst: res_2_NE_7_0   res_2_NE_7_0_cZ stratix_lcell 
Inst: res_2_NE_7_0_a   res_2_NE_7_0_a_cZ stratix_lcell 
Inst: un10_res_21   un10_res_21_cZ stratix_lcell 
Inst: un10_res_20   un10_res_20_cZ stratix_lcell 
Inst: un10_res_19   un10_res_19_cZ stratix_lcell 
Inst: un10_res_18   un10_res_18_cZ stratix_lcell 
Inst: un10_res_17   un10_res_17_cZ stratix_lcell 
Inst: un10_res_16   un10_res_16_cZ stratix_lcell 
Inst: res_2_NE_4   res_2_NE_4_cZ stratix_lcell 
Inst: res_2_NE_5   res_2_NE_5_cZ stratix_lcell 
Inst: res_2_NE_6   res_2_NE_6_cZ stratix_lcell 
Inst: res_2_NE_8   res_2_NE_8_cZ stratix_lcell 
Inst: res_2_NE_13   res_2_NE_13_cZ stratix_lcell 
Inst: res_2_NE_16   res_2_NE_16_cZ stratix_lcell 
Inst: res_2_NE_17   res_2_NE_17_cZ stratix_lcell 
Inst: res_2_0   res_2_0_cZ stratix_lcell 
Inst: res_2_12   res_2_12_cZ stratix_lcell 
EndView compare NoName

BeginView ext NoName
Inst: res_7_0_0_a[17]   res_7_0_0_a_17_ stratix_lcell 
Inst: res_7_0_0_a[3]   res_7_0_0_a_3_ stratix_lcell 
Inst: res_7_0_0_0[2]   res_7_0_0_0_2_ stratix_lcell 
Inst: res_7_0_0_0_a[2]   res_7_0_0_0_a_2_ stratix_lcell 
Inst: res_7_0_0_0[4]   res_7_0_0_0_4_ stratix_lcell 
Inst: res_7_0_0_0[16]   res_7_0_0_0_16_ stratix_lcell 
Inst: res_7_0_0_0_a[16]   res_7_0_0_0_a_16_ stratix_lcell 
Inst: res_7_0_0_a[21]   res_7_0_0_a_21_ stratix_lcell 
Inst: res_7_0_0_a[20]   res_7_0_0_a_20_ stratix_lcell 
Inst: res_7_0_0_a[18]   res_7_0_0_a_18_ stratix_lcell 
Inst: res_7_0_0_a[27]   res_7_0_0_a_27_ stratix_lcell 
Inst: res_7_0_0_a[26]   res_7_0_0_a_26_ stratix_lcell 
Inst: res_7_0_0_a[25]   res_7_0_0_a_25_ stratix_lcell 
Inst: res_7_0_0_a[23]   res_7_0_0_a_23_ stratix_lcell 
Inst: res_7_0_0_a[22]   res_7_0_0_a_22_ stratix_lcell 
Inst: res_7_0_0_a[19]   res_7_0_0_a_19_ stratix_lcell 
Inst: res_7_0_0_a[24]   res_7_0_0_a_24_ stratix_lcell 
Inst: res_7_0_0_o3[2]   res_7_0_0_o3_2_ stratix_lcell 
Inst: res_7_0_0_a2[18]   res_7_0_0_a2_18_ stratix_lcell 
Inst: res_7_0_0_a2[16]   res_7_0_0_a2_16_ stratix_lcell 
Inst: res_7_0_0_a3[18]   res_7_0_0_a3_18_ stratix_lcell 
Inst: res_7_0_0_a2[0]   res_7_0_0_a2_0_ stratix_lcell 
EndView ext NoName

BeginView r32_reg_clr_cls NoName
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26_ ghost 
Inst: r32_o[27]   r32_o_27_ ghost 
Inst: r32_o[28]   r32_o_28_ ghost 
Inst: r32_o[29]   r32_o_29_ ghost 
Inst: r32_o[30]   r32_o_30_ ghost 
Inst: r32_o[31]   r32_o_31_ ghost 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView r32_reg_clr_cls NoName

BeginView reg_array NoName
Inst: r_wraddress[4]   r_wraddress_4__Z stratix_lcell_ff 
Inst: r_wraddress[3]   r_wraddress_3__Z stratix_lcell_ff 
Inst: r_wraddress[2]   r_wraddress_2__Z stratix_lcell_ff 
Inst: r_wraddress[1]   r_wraddress_1__Z stratix_lcell_ff 
Inst: r_wraddress[0]   r_wraddress_0__Z stratix_lcell_ff 
Inst: r_data[31]   r_data_31__Z stratix_lcell_ff 
Inst: r_data[30]   r_data_30__Z stratix_lcell_ff 
Inst: r_data[29]   r_data_29__Z stratix_lcell_ff 
Inst: r_data[28]   r_data_28__Z stratix_lcell_ff 
Inst: r_data[27]   r_data_27__Z stratix_lcell_ff 
Inst: r_data[26]   r_data_26__Z stratix_lcell_ff 
Inst: r_data[25]   r_data_25__Z stratix_lcell_ff 
Inst: r_data[24]   r_data_24__Z stratix_lcell_ff 
Inst: r_data[23]   r_data_23__Z stratix_lcell_ff 
Inst: r_data[22]   r_data_22__Z stratix_lcell_ff 
Inst: r_data[21]   r_data_21__Z stratix_lcell_ff 
Inst: r_data[20]   r_data_20__Z stratix_lcell_ff 
Inst: r_data[19]   r_data_19__Z stratix_lcell_ff 
Inst: r_data[18]   r_data_18__Z stratix_lcell_ff 
Inst: r_data[17]   r_data_17__Z stratix_lcell_ff 
Inst: r_data[16]   r_data_16__Z stratix_lcell_ff 
Inst: r_data[15]   r_data_15__Z stratix_lcell_ff 
Inst: r_data[14]   r_data_14__Z stratix_lcell_ff 
Inst: r_data[13]   r_data_13__Z stratix_lcell_ff 
Inst: r_data[12]   r_data_12__Z stratix_lcell_ff 
Inst: r_data[11]   r_data_11__Z stratix_lcell_ff 
Inst: r_data[10]   r_data_10__Z stratix_lcell_ff 
Inst: r_data[9]   r_data_9__Z stratix_lcell_ff 
Inst: r_data[8]   r_data_8__Z stratix_lcell_ff 
Inst: r_data[7]   r_data_7__Z stratix_lcell_ff 
Inst: r_data[6]   r_data_6__Z stratix_lcell_ff 
Inst: r_data[5]   r_data_5__Z stratix_lcell_ff 
Inst: r_data[4]   r_data_4__Z stratix_lcell_ff 
Inst: r_data[3]   r_data_3__Z stratix_lcell_ff 
Inst: r_data[2]   r_data_2__Z stratix_lcell_ff 
Inst: r_data[1]   r_data_1__Z stratix_lcell_ff 
Inst: r_data[0]   r_data_0__Z stratix_lcell_ff 
Inst: r_rdaddress_b[4]   r_rdaddress_b_4__Z stratix_lcell_ff 
Inst: r_rdaddress_b[3]   r_rdaddress_b_3__Z stratix_lcell_ff 
Inst: r_rdaddress_b[2]   r_rdaddress_b_2__Z stratix_lcell_ff 
Inst: r_rdaddress_b[1]   r_rdaddress_b_1__Z stratix_lcell_ff 
Inst: r_rdaddress_b[0]   r_rdaddress_b_0__Z stratix_lcell_ff 
Inst: r_rdaddress_a[4]   r_rdaddress_a_4__Z stratix_lcell_ff 
Inst: r_rdaddress_a[3]   r_rdaddress_a_3__Z stratix_lcell_ff 
Inst: r_rdaddress_a[2]   r_rdaddress_a_2__Z stratix_lcell_ff 
Inst: r_rdaddress_a[1]   r_rdaddress_a_1__Z stratix_lcell_ff 
Inst: r_rdaddress_a[0]   r_rdaddress_a_0__Z stratix_lcell_ff 
Inst: r_wren   r_wren_Z stratix_lcell_ff 
Inst: r_rdaddress_a_0_x[4]   r_rdaddress_a_0_x_4_ stratix_lcell 
Inst: r_rdaddress_a_0_x[3]   r_rdaddress_a_0_x_3_ stratix_lcell 
Inst: r_rdaddress_a_0_x[2]   r_rdaddress_a_0_x_2_ stratix_lcell 
Inst: r_rdaddress_a_0_x[1]   r_rdaddress_a_0_x_1_ stratix_lcell 
Inst: r_rdaddress_a_0_x[0]   r_rdaddress_a_0_x_0_ stratix_lcell 
Inst: r_rdaddress_b_0_x[4]   r_rdaddress_b_0_x_4_ stratix_lcell 
Inst: r_rdaddress_b_0_x[3]   r_rdaddress_b_0_x_3_ stratix_lcell 
Inst: r_rdaddress_b_0_x[2]   r_rdaddress_b_0_x_2_ stratix_lcell 
Inst: r_rdaddress_b_0_x[1]   r_rdaddress_b_0_x_1_ stratix_lcell 
Inst: r_rdaddress_b_0_x[0]   r_rdaddress_b_0_x_0_ stratix_lcell 
Inst: N_18_i_0_s3   N_18_i_0_s3_cZ stratix_lcell 
Inst: N_18_i_0_s3_a   N_18_i_0_s3_a_cZ stratix_lcell 
Inst: N_14_i_0_s2   N_14_i_0_s2_cZ stratix_lcell 
Inst: N_14_i_0_s2_a   N_14_i_0_s2_a_cZ stratix_lcell 
Inst: N_20_i_0_s3   N_20_i_0_s3_cZ stratix_lcell 
Inst: N_16_i_0_s2   N_16_i_0_s2_cZ stratix_lcell 
Inst: un14_qb_NE   un14_qb_NE_cZ stratix_lcell 
Inst: un14_qb_NE_a   un14_qb_NE_a_cZ stratix_lcell 
Inst: un14_qa_NE   un14_qa_NE_cZ stratix_lcell 
Inst: un14_qa_NE_a   un14_qa_NE_a_cZ stratix_lcell 
Inst: un23_qb_i_0_a2   un23_qb_i_0_a2_cZ stratix_lcell 
Inst: un23_qb_i_0_a2_a   un23_qb_i_0_a2_a_cZ stratix_lcell 
Inst: un23_qa_i_0_a2   un23_qa_i_0_a2_cZ stratix_lcell 
Inst: un23_qa_i_0_a2_a   un23_qa_i_0_a2_a_cZ stratix_lcell 
Inst: un14_qb_NE_1   un14_qb_NE_1_cZ stratix_lcell 
Inst: un14_qa_NE_1   un14_qa_NE_1_cZ stratix_lcell 
Inst: reg_bank_m[31]   reg_bank_m_31_ stratix_lcell 
Inst: reg_bank_1.I_1   reg_bank_1_I_1_Z synplicity_altsyncram4_r_w_reg_array 
Inst: reg_bank.I_1   reg_bank_I_1_Z synplicity_altsyncram4_r_w_reg_array 
EndView reg_array NoName

BeginView fwd_mux NoName
Inst: dout7_0_a2   dout7_0_a2_cZ stratix_lcell 
Inst: dout_iv_1[15]   dout_iv_1_15_ stratix_lcell 
Inst: dout_iv_1_a[15]   dout_iv_1_a_15_ stratix_lcell 
Inst: dout_iv_1[17]   dout_iv_1_17_ stratix_lcell 
Inst: dout_iv_1_a[17]   dout_iv_1_a_17_ stratix_lcell 
Inst: dout_iv_1[2]   dout_iv_1_2_ stratix_lcell 
Inst: dout_iv_1_a[2]   dout_iv_1_a_2_ stratix_lcell 
Inst: dout_iv_1[20]   dout_iv_1_20_ stratix_lcell 
Inst: dout_iv_1_a[20]   dout_iv_1_a_20_ stratix_lcell 
Inst: dout_iv_1[13]   dout_iv_1_13_ stratix_lcell 
Inst: dout_iv_1_a[13]   dout_iv_1_a_13_ stratix_lcell 
Inst: dout_iv_1[29]   dout_iv_1_29_ stratix_lcell 
Inst: dout_iv_1_a[29]   dout_iv_1_a_29_ stratix_lcell 
Inst: dout_iv_1[19]   dout_iv_1_19_ stratix_lcell 
Inst: dout_iv_1_a[19]   dout_iv_1_a_19_ stratix_lcell 
Inst: dout_iv_1[31]   dout_iv_1_31_ stratix_lcell 
Inst: dout_iv_1_a[31]   dout_iv_1_a_31_ stratix_lcell 
Inst: dout_iv_1[25]   dout_iv_1_25_ stratix_lcell 
Inst: dout_iv_1_a[25]   dout_iv_1_a_25_ stratix_lcell 
Inst: dout_iv_1[18]   dout_iv_1_18_ stratix_lcell 
Inst: dout_iv_1_a[18]   dout_iv_1_a_18_ stratix_lcell 
Inst: dout_iv_1[12]   dout_iv_1_12_ stratix_lcell 
Inst: dout_iv_1_a[12]   dout_iv_1_a_12_ stratix_lcell 
Inst: dout_iv_1[14]   dout_iv_1_14_ stratix_lcell 
Inst: dout_iv_1_a[14]   dout_iv_1_a_14_ stratix_lcell 
Inst: dout_iv_1[3]   dout_iv_1_3_ stratix_lcell 
Inst: dout_iv_1_a[3]   dout_iv_1_a_3_ stratix_lcell 
Inst: dout_iv_1[24]   dout_iv_1_24_ stratix_lcell 
Inst: dout_iv_1_a[24]   dout_iv_1_a_24_ stratix_lcell 
Inst: dout_iv_1[28]   dout_iv_1_28_ stratix_lcell 
Inst: dout_iv_1_a[28]   dout_iv_1_a_28_ stratix_lcell 
Inst: dout_iv_1[23]   dout_iv_1_23_ stratix_lcell 
Inst: dout_iv_1_a[23]   dout_iv_1_a_23_ stratix_lcell 
Inst: dout_iv_1[5]   dout_iv_1_5_ stratix_lcell 
Inst: dout_iv_1_a[5]   dout_iv_1_a_5_ stratix_lcell 
Inst: dout_iv_1[8]   dout_iv_1_8_ stratix_lcell 
Inst: dout_iv_1_a[8]   dout_iv_1_a_8_ stratix_lcell 
Inst: dout_iv_1[22]   dout_iv_1_22_ stratix_lcell 
Inst: dout_iv_1_a[22]   dout_iv_1_a_22_ stratix_lcell 
Inst: dout_iv_1[0]   dout_iv_1_0_ stratix_lcell 
Inst: dout_iv_1_a[0]   dout_iv_1_a_0_ stratix_lcell 
Inst: dout_iv_1[27]   dout_iv_1_27_ stratix_lcell 
Inst: dout_iv_1_a[27]   dout_iv_1_a_27_ stratix_lcell 
Inst: dout_iv_1[9]   dout_iv_1_9_ stratix_lcell 
Inst: dout_iv_1_a[9]   dout_iv_1_a_9_ stratix_lcell 
Inst: dout_iv_1[1]   dout_iv_1_1_ stratix_lcell 
Inst: dout_iv_1_a[1]   dout_iv_1_a_1_ stratix_lcell 
Inst: dout_iv_1[11]   dout_iv_1_11_ stratix_lcell 
Inst: dout_iv_1_a[11]   dout_iv_1_a_11_ stratix_lcell 
Inst: dout_iv_1[30]   dout_iv_1_30_ stratix_lcell 
Inst: dout_iv_1_a[30]   dout_iv_1_a_30_ stratix_lcell 
Inst: dout_iv_1[6]   dout_iv_1_6_ stratix_lcell 
Inst: dout_iv_1_a[6]   dout_iv_1_a_6_ stratix_lcell 
Inst: dout_iv_1[21]   dout_iv_1_21_ stratix_lcell 
Inst: dout_iv_1_a[21]   dout_iv_1_a_21_ stratix_lcell 
Inst: dout_iv_1[16]   dout_iv_1_16_ stratix_lcell 
Inst: dout_iv_1_a[16]   dout_iv_1_a_16_ stratix_lcell 
Inst: dout_iv_1[26]   dout_iv_1_26_ stratix_lcell 
Inst: dout_iv_1_a[26]   dout_iv_1_a_26_ stratix_lcell 
Inst: dout_iv_1[4]   dout_iv_1_4_ stratix_lcell 
Inst: dout_iv_1_a[4]   dout_iv_1_a_4_ stratix_lcell 
Inst: dout_iv_1[7]   dout_iv_1_7_ stratix_lcell 
Inst: dout_iv_1_a[7]   dout_iv_1_a_7_ stratix_lcell 
Inst: dout_iv_1[10]   dout_iv_1_10_ stratix_lcell 
Inst: dout_iv_1_a[10]   dout_iv_1_a_10_ stratix_lcell 
EndView fwd_mux NoName

BeginView fwd_mux_1 NoName
Inst: dout7_0_a2   dout7_0_a2_cZ stratix_lcell 
Inst: dout_iv_a[31]   dout_iv_a_31_ stratix_lcell 
Inst: dout_iv_1[2]   dout_iv_1_2_ stratix_lcell 
Inst: dout_iv_1_a[2]   dout_iv_1_a_2_ stratix_lcell 
Inst: dout_iv_1[11]   dout_iv_1_11_ stratix_lcell 
Inst: dout_iv_1_a[11]   dout_iv_1_a_11_ stratix_lcell 
Inst: dout_iv_1[9]   dout_iv_1_9_ stratix_lcell 
Inst: dout_iv_1_a[9]   dout_iv_1_a_9_ stratix_lcell 
Inst: dout_iv_1[10]   dout_iv_1_10_ stratix_lcell 
Inst: dout_iv_1_a[10]   dout_iv_1_a_10_ stratix_lcell 
Inst: dout_iv_1[1]   dout_iv_1_1_ stratix_lcell 
Inst: dout_iv_1_a[1]   dout_iv_1_a_1_ stratix_lcell 
Inst: dout_iv_1[21]   dout_iv_1_21_ stratix_lcell 
Inst: dout_iv_1_a[21]   dout_iv_1_a_21_ stratix_lcell 
Inst: dout_iv_1[5]   dout_iv_1_5_ stratix_lcell 
Inst: dout_iv_1_a[5]   dout_iv_1_a_5_ stratix_lcell 
Inst: dout_iv_1[29]   dout_iv_1_29_ stratix_lcell 
Inst: dout_iv_1_a[29]   dout_iv_1_a_29_ stratix_lcell 
Inst: dout_iv_1[28]   dout_iv_1_28_ stratix_lcell 
Inst: dout_iv_1_a[28]   dout_iv_1_a_28_ stratix_lcell 
Inst: dout_iv_1[20]   dout_iv_1_20_ stratix_lcell 
Inst: dout_iv_1_a[20]   dout_iv_1_a_20_ stratix_lcell 
Inst: dout_iv_1[4]   dout_iv_1_4_ stratix_lcell 
Inst: dout_iv_1_a[4]   dout_iv_1_a_4_ stratix_lcell 
Inst: dout_iv_1[14]   dout_iv_1_14_ stratix_lcell 
Inst: dout_iv_1_a[14]   dout_iv_1_a_14_ stratix_lcell 
Inst: dout_iv_1[27]   dout_iv_1_27_ stratix_lcell 
Inst: dout_iv_1_a[27]   dout_iv_1_a_27_ stratix_lcell 
Inst: dout_iv_1[12]   dout_iv_1_12_ stratix_lcell 
Inst: dout_iv_1_a[12]   dout_iv_1_a_12_ stratix_lcell 
Inst: dout_iv_1[0]   dout_iv_1_0_ stratix_lcell 
Inst: dout_iv_1_a[0]   dout_iv_1_a_0_ stratix_lcell 
Inst: dout_iv_1[30]   dout_iv_1_30_ stratix_lcell 
Inst: dout_iv_1_a[30]   dout_iv_1_a_30_ stratix_lcell 
Inst: dout_iv_1[18]   dout_iv_1_18_ stratix_lcell 
Inst: dout_iv_1_a[18]   dout_iv_1_a_18_ stratix_lcell 
Inst: dout_iv_1[19]   dout_iv_1_19_ stratix_lcell 
Inst: dout_iv_1_a[19]   dout_iv_1_a_19_ stratix_lcell 
Inst: dout_iv_1[8]   dout_iv_1_8_ stratix_lcell 
Inst: dout_iv_1_a[8]   dout_iv_1_a_8_ stratix_lcell 
Inst: dout_iv_1[15]   dout_iv_1_15_ stratix_lcell 
Inst: dout_iv_1_a[15]   dout_iv_1_a_15_ stratix_lcell 
Inst: dout_iv_1[24]   dout_iv_1_24_ stratix_lcell 
Inst: dout_iv_1_a[24]   dout_iv_1_a_24_ stratix_lcell 
Inst: dout_iv_1[17]   dout_iv_1_17_ stratix_lcell 
Inst: dout_iv_1_a[17]   dout_iv_1_a_17_ stratix_lcell 
Inst: dout_iv_1[22]   dout_iv_1_22_ stratix_lcell 
Inst: dout_iv_1_a[22]   dout_iv_1_a_22_ stratix_lcell 
Inst: dout_iv_1[26]   dout_iv_1_26_ stratix_lcell 
Inst: dout_iv_1_a[26]   dout_iv_1_a_26_ stratix_lcell 
Inst: dout_iv_1[6]   dout_iv_1_6_ stratix_lcell 
Inst: dout_iv_1_a[6]   dout_iv_1_a_6_ stratix_lcell 
Inst: dout_iv_1[3]   dout_iv_1_3_ stratix_lcell 
Inst: dout_iv_1_a[3]   dout_iv_1_a_3_ stratix_lcell 
Inst: dout_iv_1[16]   dout_iv_1_16_ stratix_lcell 
Inst: dout_iv_1_a[16]   dout_iv_1_a_16_ stratix_lcell 
Inst: dout_iv_1[13]   dout_iv_1_13_ stratix_lcell 
Inst: dout_iv_1_a[13]   dout_iv_1_a_13_ stratix_lcell 
Inst: dout_iv_1[7]   dout_iv_1_7_ stratix_lcell 
Inst: dout_iv_1_a[7]   dout_iv_1_a_7_ stratix_lcell 
Inst: dout_iv_1[25]   dout_iv_1_25_ stratix_lcell 
Inst: dout_iv_1_a[25]   dout_iv_1_a_25_ stratix_lcell 
Inst: dout_iv_1[23]   dout_iv_1_23_ stratix_lcell 
Inst: dout_iv_1_a[23]   dout_iv_1_a_23_ stratix_lcell 
EndView fwd_mux_1 NoName

BeginView exec_stage NoName
Inst: BUS2446[2]   BUS2446_2_ stratix_lcell 
Net:  r32_o_4[9]   r32_o_4_Z[9] 
Net:  r32_o_4[27]   r32_o_4_Z[27] 
Net:  r32_o_4[31]   r32_o_4_Z[31] 
Net:  r32_o_4[26]   r32_o_4_Z[26] 
Net:  r32_o_4[18]   r32_o_4_Z[18] 
Net:  r32_o_4[19]   r32_o_4_Z[19] 
Net:  r32_o_4[8]   r32_o_4_Z[8] 
Net:  r32_o_4[12]   r32_o_4_Z[12] 
Net:  r32_o_4[30]   r32_o_4_Z[30] 
Net:  r32_o_4[29]   r32_o_4_Z[29] 
Net:  r32_o_4[28]   r32_o_4_Z[28] 
Net:  r32_o_4[25]   r32_o_4_Z[25] 
Net:  r32_o_4[24]   r32_o_4_Z[24] 
Net:  r32_o_4[23]   r32_o_4_Z[23] 
Net:  r32_o_4[22]   r32_o_4_Z[22] 
Net:  r32_o_4[21]   r32_o_4_Z[21] 
Net:  r32_o_4[20]   r32_o_4_Z[20] 
Net:  r32_o_4[17]   r32_o_4_Z[17] 
Net:  r32_o_4[16]   r32_o_4_Z[16] 
Net:  r32_o_4[15]   r32_o_4_Z[15] 
Net:  r32_o_4[14]   r32_o_4_Z[14] 
Net:  r32_o_4[13]   r32_o_4_Z[13] 
Net:  r32_o_4[11]   r32_o_4_Z[11] 
Net:  r32_o_4[10]   r32_o_4_Z[10] 
Net:  r32_o_4[7]   r32_o_4_Z[7] 
Net:  r32_o_4[6]   r32_o_4_Z[6] 
Net:  r32_o_4[5]   r32_o_4_Z[5] 
Net:  r32_o_4[4]   r32_o_4_Z[4] 
Net:  r32_o_5[3]   r32_o_5_Z[3] 
Net:  r32_o_5[2]   r32_o_5_Z[2] 
EndView exec_stage NoName

BeginView big_alu NoName
Inst: zz_addr_o_i_i[1]   zz_addr_o_i_i_1_ inv 
Inst: zz_addr_o_i_i[0]   zz_addr_o_i_i_0_ inv 
Inst: c_a[26]   c_a_26_ stratix_lcell 
Inst: c_a[29]   c_a_29_ stratix_lcell 
Inst: c_a[31]   c_a_31_ stratix_lcell 
Inst: c_a[24]   c_a_24_ stratix_lcell 
Inst: c_a[6]   c_a_6_ stratix_lcell 
Inst: c_a[20]   c_a_20_ stratix_lcell 
Inst: c_a[30]   c_a_30_ stratix_lcell 
Inst: c_a[25]   c_a_25_ stratix_lcell 
Inst: c_a[27]   c_a_27_ stratix_lcell 
Inst: c_a[11]   c_a_11_ stratix_lcell 
Inst: c_a[16]   c_a_16_ stratix_lcell 
Inst: c_a[22]   c_a_22_ stratix_lcell 
Inst: c_a[23]   c_a_23_ stratix_lcell 
Inst: c_a[1]   c_a_1_ stratix_lcell 
Inst: c_a[2]   c_a_2_ stratix_lcell 
Inst: c_a[7]   c_a_7_ stratix_lcell 
Inst: c_a[8]   c_a_8_ stratix_lcell 
Inst: c_a[9]   c_a_9_ stratix_lcell 
Inst: c_a[21]   c_a_21_ stratix_lcell 
Inst: c_a[28]   c_a_28_ stratix_lcell 
Inst: c_a[0]   c_a_0_ stratix_lcell 
Inst: c_4[28]   c_4_28_ stratix_lcell 
Inst: c_a[12]   c_a_12_ stratix_lcell 
Inst: c_a[13]   c_a_13_ stratix_lcell 
Inst: c_a[14]   c_a_14_ stratix_lcell 
Inst: c_a[15]   c_a_15_ stratix_lcell 
Inst: c_2[0]   c_2_0_ stratix_lcell 
Inst: c_2_a[0]   c_2_a_0_ stratix_lcell 
Inst: c_1[4]   c_1_4_ stratix_lcell 
Inst: c_1[3]   c_1_3_ stratix_lcell 
Inst: c_2[28]   c_2_28_ stratix_lcell 
Inst: c_2_a[28]   c_2_a_28_ stratix_lcell 
Inst: c_1[10]   c_1_10_ stratix_lcell 
Inst: c_1_a[10]   c_1_a_10_ stratix_lcell 
Inst: c_0[1]   c_0_1_ stratix_lcell 
Inst: c_0_a[1]   c_0_a_1_ stratix_lcell 
Inst: c_1[6]   c_1_6_ stratix_lcell 
Inst: c_1_a[6]   c_1_a_6_ stratix_lcell 
Inst: c_2[5]   c_2_5_ stratix_lcell 
Inst: c_2_a[5]   c_2_a_5_ stratix_lcell 
Inst: c_1[0]   c_1_0_ stratix_lcell 
Inst: c_1_a[0]   c_1_a_0_ stratix_lcell 
Inst: c_0[31]   c_0_31_ stratix_lcell 
Inst: c_0_a[31]   c_0_a_31_ stratix_lcell 
Inst: c_0[4]   c_0_4_ stratix_lcell 
Inst: c_0_a[4]   c_0_a_4_ stratix_lcell 
Inst: c_0[3]   c_0_3_ stratix_lcell 
Inst: c_0_a[3]   c_0_a_3_ stratix_lcell 
Inst: c_0[28]   c_0_28_ stratix_lcell 
Inst: c_0_a[28]   c_0_a_28_ stratix_lcell 
Inst: c_0[11]   c_0_11_ stratix_lcell 
Inst: c_0_a[11]   c_0_a_11_ stratix_lcell 
Inst: c_0[19]   c_0_19_ stratix_lcell 
Inst: c_0_a[19]   c_0_a_19_ stratix_lcell 
Inst: c_0[24]   c_0_24_ stratix_lcell 
Inst: c_0_a[24]   c_0_a_24_ stratix_lcell 
Inst: c_0[22]   c_0_22_ stratix_lcell 
Inst: c_0_a[22]   c_0_a_22_ stratix_lcell 
Inst: c_1[20]   c_1_20_ stratix_lcell 
Inst: c_1_a[20]   c_1_a_20_ stratix_lcell 
Inst: c_0[23]   c_0_23_ stratix_lcell 
Inst: c_0_a[23]   c_0_a_23_ stratix_lcell 
Inst: c_0[8]   c_0_8_ stratix_lcell 
Inst: c_0_a[8]   c_0_a_8_ stratix_lcell 
Inst: c_0[16]   c_0_16_ stratix_lcell 
Inst: c_0_a[16]   c_0_a_16_ stratix_lcell 
Inst: c_0[26]   c_0_26_ stratix_lcell 
Inst: c_0_a[26]   c_0_a_26_ stratix_lcell 
Inst: c_0[18]   c_0_18_ stratix_lcell 
Inst: c_0_a[18]   c_0_a_18_ stratix_lcell 
Inst: c_0[17]   c_0_17_ stratix_lcell 
Inst: c_0_a[17]   c_0_a_17_ stratix_lcell 
Inst: c_0[14]   c_0_14_ stratix_lcell 
Inst: c_0_a[14]   c_0_a_14_ stratix_lcell 
Inst: c_0[12]   c_0_12_ stratix_lcell 
Inst: c_0_a[12]   c_0_a_12_ stratix_lcell 
Inst: c_0[27]   c_0_27_ stratix_lcell 
Inst: c_0_a[27]   c_0_a_27_ stratix_lcell 
Inst: c_0[25]   c_0_25_ stratix_lcell 
Inst: c_0_a[25]   c_0_a_25_ stratix_lcell 
Inst: c_0[21]   c_0_21_ stratix_lcell 
Inst: c_0_a[21]   c_0_a_21_ stratix_lcell 
Inst: c_0[15]   c_0_15_ stratix_lcell 
Inst: c_0_a[15]   c_0_a_15_ stratix_lcell 
Inst: c_0[29]   c_0_29_ stratix_lcell 
Inst: c_0_a[29]   c_0_a_29_ stratix_lcell 
Inst: c_0[9]   c_0_9_ stratix_lcell 
Inst: c_0_a[9]   c_0_a_9_ stratix_lcell 
Inst: c_0[13]   c_0_13_ stratix_lcell 
Inst: c_0_a[13]   c_0_a_13_ stratix_lcell 
Inst: c_0[2]   c_0_2_ stratix_lcell 
Inst: c_0_a[2]   c_0_a_2_ stratix_lcell 
Inst: c_0[7]   c_0_7_ stratix_lcell 
Inst: c_0_a[7]   c_0_a_7_ stratix_lcell 
Inst: c_0[5]   c_0_5_ stratix_lcell 
Net:  c_1[6]   c_1_Z[6] 
Net:  c_1[0]   c_1_Z[0] 
Net:  c_0[4]   c_0_Z[4] 
Net:  c_0[3]   c_0_Z[3] 
Net:  c_0[28]   c_0_Z[28] 
Net:  c_0[5]   c_0_Z[5] 
EndView big_alu NoName

BeginView muldiv_ff NoName
Inst: count[0]   count_0__Z stratix_lcell_ff 
Inst: count[1]   count_1__Z stratix_lcell_ff 
Inst: count[2]   count_2__Z stratix_lcell_ff 
Inst: count[3]   count_3__Z stratix_lcell_ff 
Inst: count[4]   count_4__Z stratix_lcell_ff 
Inst: count[5]   count_5__Z stratix_lcell_ff 
Inst: op2_reged[31]   op2_reged_31__Z stratix_lcell_ff 
Inst: op2_reged[30]   op2_reged_30__Z stratix_lcell_ff 
Inst: op2_reged[29]   op2_reged_29__Z stratix_lcell_ff 
Inst: op2_reged[28]   op2_reged_28__Z stratix_lcell_ff 
Inst: op2_reged[27]   op2_reged_27__Z stratix_lcell_ff 
Inst: op2_reged[26]   op2_reged_26__Z stratix_lcell_ff 
Inst: op2_reged[25]   op2_reged_25__Z stratix_lcell_ff 
Inst: op2_reged[24]   op2_reged_24__Z stratix_lcell_ff 
Inst: op2_reged[23]   op2_reged_23__Z stratix_lcell_ff 
Inst: op2_reged[22]   op2_reged_22__Z stratix_lcell_ff 
Inst: op2_reged[21]   op2_reged_21__Z stratix_lcell_ff 
Inst: op2_reged[20]   op2_reged_20__Z stratix_lcell_ff 
Inst: op2_reged[19]   op2_reged_19__Z stratix_lcell_ff 
Inst: op2_reged[18]   op2_reged_18__Z stratix_lcell_ff 
Inst: op2_reged[17]   op2_reged_17__Z stratix_lcell_ff 
Inst: op2_reged[16]   op2_reged_16__Z stratix_lcell_ff 
Inst: op2_reged[15]   op2_reged_15__Z stratix_lcell_ff 
Inst: op2_reged[14]   op2_reged_14__Z stratix_lcell_ff 
Inst: op2_reged[13]   op2_reged_13__Z stratix_lcell_ff 
Inst: op2_reged[12]   op2_reged_12__Z stratix_lcell_ff 
Inst: op2_reged[11]   op2_reged_11__Z stratix_lcell_ff 
Inst: op2_reged[10]   op2_reged_10__Z stratix_lcell_ff 
Inst: op2_reged[9]   op2_reged_9__Z stratix_lcell_ff 
Inst: op2_reged[8]   op2_reged_8__Z stratix_lcell_ff 
Inst: op2_reged[7]   op2_reged_7__Z stratix_lcell_ff 
Inst: op2_reged[6]   op2_reged_6__Z stratix_lcell_ff 
Inst: op2_reged[5]   op2_reged_5__Z stratix_lcell_ff 
Inst: op2_reged[4]   op2_reged_4__Z stratix_lcell_ff 
Inst: op2_reged[3]   op2_reged_3__Z stratix_lcell_ff 
Inst: op2_reged[2]   op2_reged_2__Z stratix_lcell_ff 
Inst: op2_reged[1]   op2_reged_1__Z stratix_lcell_ff 
Inst: op2_reged[0]   op2_reged_0__Z stratix_lcell_ff 
Inst: rdy   rdy_Z stratix_lcell_ff 
Inst: mul   mul_Z stratix_lcell_ff 
Inst: sign   sign_Z stratix_lcell_ff 
Inst: start   start_Z stratix_lcell_ff 
Inst: op1_sign_reged   op1_sign_reged_Z stratix_lcell_ff 
Inst: op2_sign_reged   op2_sign_reged_Z stratix_lcell_ff 
Inst: finish   finish_Z stratix_lcell_ff 
Inst: sub_or_yn   sub_or_yn_Z stratix_lcell_ff 
Inst: overflow   overflow_Z stratix_lcell_ff 
Inst: addnop2   addnop2_Z stratix_lcell_ff 
Inst: addop2   addop2_Z stratix_lcell_ff 
Inst: add1   add1_Z stratix_lcell_ff 
Inst: hilo[2]   hilo_2__Z stratix_lcell_ff 
Inst: hilo[4]   hilo_4__Z stratix_lcell_ff 
Inst: hilo[10]   hilo_10__Z stratix_lcell_ff 
Inst: hilo[12]   hilo_12__Z stratix_lcell_ff 
Inst: hilo[19]   hilo_19__Z stratix_lcell_ff 
Inst: hilo[21]   hilo_21__Z stratix_lcell_ff 
Inst: hilo[27]   hilo_27__Z stratix_lcell_ff 
Inst: hilo[29]   hilo_29__Z stratix_lcell_ff 
Inst: hilo[35]   hilo_35__Z stratix_lcell_ff 
Inst: hilo[37]   hilo_37__Z stratix_lcell_ff 
Inst: hilo[43]   hilo_43__Z stratix_lcell_ff 
Inst: hilo[45]   hilo_45__Z stratix_lcell_ff 
Inst: hilo[52]   hilo_52__Z stratix_lcell_ff 
Inst: hilo[54]   hilo_54__Z stratix_lcell_ff 
Inst: hilo[60]   hilo_60__Z stratix_lcell_ff 
Inst: hilo[62]   hilo_62__Z stratix_lcell_ff 
Inst: hilo[1]   hilo_1__Z stratix_lcell_ff 
Inst: hilo[5]   hilo_5__Z stratix_lcell_ff 
Inst: hilo[9]   hilo_9__Z stratix_lcell_ff 
Inst: hilo[13]   hilo_13__Z stratix_lcell_ff 
Inst: hilo[18]   hilo_18__Z stratix_lcell_ff 
Inst: hilo[22]   hilo_22__Z stratix_lcell_ff 
Inst: hilo[26]   hilo_26__Z stratix_lcell_ff 
Inst: hilo[30]   hilo_30__Z stratix_lcell_ff 
Inst: hilo[34]   hilo_34__Z stratix_lcell_ff 
Inst: hilo[38]   hilo_38__Z stratix_lcell_ff 
Inst: hilo[42]   hilo_42__Z stratix_lcell_ff 
Inst: hilo[46]   hilo_46__Z stratix_lcell_ff 
Inst: hilo[51]   hilo_51__Z stratix_lcell_ff 
Inst: hilo[55]   hilo_55__Z stratix_lcell_ff 
Inst: hilo[59]   hilo_59__Z stratix_lcell_ff 
Inst: hilo[63]   hilo_63__Z stratix_lcell_ff 
Inst: hilo[0]   hilo_0__Z stratix_lcell_ff 
Inst: hilo[6]   hilo_6__Z stratix_lcell_ff 
Inst: hilo[8]   hilo_8__Z stratix_lcell_ff 
Inst: hilo[14]   hilo_14__Z stratix_lcell_ff 
Inst: hilo[17]   hilo_17__Z stratix_lcell_ff 
Inst: hilo[23]   hilo_23__Z stratix_lcell_ff 
Inst: hilo[25]   hilo_25__Z stratix_lcell_ff 
Inst: hilo[31]   hilo_31__Z stratix_lcell_ff 
Inst: hilo[33]   hilo_33__Z stratix_lcell_ff 
Inst: hilo[39]   hilo_39__Z stratix_lcell_ff 
Inst: hilo[41]   hilo_41__Z stratix_lcell_ff 
Inst: hilo[47]   hilo_47__Z stratix_lcell_ff 
Inst: hilo[50]   hilo_50__Z stratix_lcell_ff 
Inst: hilo[56]   hilo_56__Z stratix_lcell_ff 
Inst: hilo[58]   hilo_58__Z stratix_lcell_ff 
Inst: hilo[64]   hilo_64__Z stratix_lcell_ff 
Inst: hilo[3]   hilo_3__Z stratix_lcell_ff 
Inst: hilo[7]   hilo_7__Z stratix_lcell_ff 
Inst: hilo[11]   hilo_11__Z stratix_lcell_ff 
Inst: hilo[15]   hilo_15__Z stratix_lcell_ff 
Inst: hilo[16]   hilo_16__Z stratix_lcell_ff 
Inst: hilo[20]   hilo_20__Z stratix_lcell_ff 
Inst: hilo[24]   hilo_24__Z stratix_lcell_ff 
Inst: hilo[28]   hilo_28__Z stratix_lcell_ff 
Inst: hilo[32]   hilo_32__Z stratix_lcell_ff 
Inst: hilo[36]   hilo_36__Z stratix_lcell_ff 
Inst: hilo[40]   hilo_40__Z stratix_lcell_ff 
Inst: hilo[44]   hilo_44__Z stratix_lcell_ff 
Inst: hilo[48]   hilo_48__Z stratix_lcell_ff 
Inst: hilo[49]   hilo_49__Z stratix_lcell_ff 
Inst: hilo[53]   hilo_53__Z stratix_lcell_ff 
Inst: hilo[57]   hilo_57__Z stratix_lcell_ff 
Inst: hilo[61]   hilo_61__Z stratix_lcell_ff 
Inst: add1_3_sqmuxa_0_x   add1_3_sqmuxa_0_x_cZ stratix_lcell 
Inst: un1_mul_3_a   un1_mul_3_a_cZ stratix_lcell 
Inst: un1_mul_2_a   un1_mul_2_a_cZ stratix_lcell 
Inst: add1_14_a   add1_14_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_a[61]   hilo_37_iv_0_a_61_ stratix_lcell 
Inst: hilo_37_iv_0_a[60]   hilo_37_iv_0_a_60_ stratix_lcell 
Inst: hilo_37_iv_0_a[59]   hilo_37_iv_0_a_59_ stratix_lcell 
Inst: hilo_37_iv_0_a[38]   hilo_37_iv_0_a_38_ stratix_lcell 
Inst: hilo_37_iv_0_a[39]   hilo_37_iv_0_a_39_ stratix_lcell 
Inst: hilo_37_iv_0_a[52]   hilo_37_iv_0_a_52_ stratix_lcell 
Inst: hilo_37_iv_0_8[57]   hilo_37_iv_0_8_57_ stratix_lcell 
Inst: hilo_37_iv_0_8_a[57]   hilo_37_iv_0_8_a_57_ stratix_lcell 
Inst: hilo_37_iv_0_8[51]   hilo_37_iv_0_8_51_ stratix_lcell 
Inst: hilo_37_iv_0_8_a[51]   hilo_37_iv_0_8_a_51_ stratix_lcell 
Inst: hilo_37_iv_a[63]   hilo_37_iv_a_63_ stratix_lcell 
Inst: hilo_37_iv_0_a[36]   hilo_37_iv_0_a_36_ stratix_lcell 
Inst: hilo_37_iv_0_a[40]   hilo_37_iv_0_a_40_ stratix_lcell 
Inst: hilo_37_iv_0_a[50]   hilo_37_iv_0_a_50_ stratix_lcell 
Inst: hilo_37_iv_0_a[37]   hilo_37_iv_0_a_37_ stratix_lcell 
Inst: hilo_37_iv_0_a[62]   hilo_37_iv_0_a_62_ stratix_lcell 
Inst: hilo_37_iv_0_a[44]   hilo_37_iv_0_a_44_ stratix_lcell 
Inst: hilo_37_iv_0_a[34]   hilo_37_iv_0_a_34_ stratix_lcell 
Inst: hilo_37_iv_0_a[54]   hilo_37_iv_0_a_54_ stratix_lcell 
Inst: hilo_37_iv_0_6[61]   hilo_37_iv_0_6_61_ stratix_lcell 
Inst: hilo_37_iv_0_6_a[61]   hilo_37_iv_0_6_a_61_ stratix_lcell 
Inst: hilo_37_iv_0_6[59]   hilo_37_iv_0_6_59_ stratix_lcell 
Inst: hilo_37_iv_0_6_a[59]   hilo_37_iv_0_6_a_59_ stratix_lcell 
Inst: hilo_37_iv_0_6[60]   hilo_37_iv_0_6_60_ stratix_lcell 
Inst: hilo_37_iv_0_6_a[60]   hilo_37_iv_0_6_a_60_ stratix_lcell 
Inst: hilo_37_iv_a[64]   hilo_37_iv_a_64_ stratix_lcell 
Inst: hilo_37_iv_0_5[57]   hilo_37_iv_0_5_57_ stratix_lcell 
Inst: hilo_37_iv_0_5_a[57]   hilo_37_iv_0_5_a_57_ stratix_lcell 
Inst: hilo_37_iv_0_6[51]   hilo_37_iv_0_6_51_ stratix_lcell 
Inst: hilo_37_iv_0_6_a[51]   hilo_37_iv_0_6_a_51_ stratix_lcell 
Inst: hilo_37_iv_2[63]   hilo_37_iv_2_63_ stratix_lcell 
Inst: hilo_37_iv_2_a[63]   hilo_37_iv_2_a_63_ stratix_lcell 
Inst: hilo_37_iv_0_4[38]   hilo_37_iv_0_4_38_ stratix_lcell 
Inst: hilo_37_iv_0_4[39]   hilo_37_iv_0_4_39_ stratix_lcell 
Inst: hilo_37_iv_0_4_a[39]   hilo_37_iv_0_4_a_39_ stratix_lcell 
Inst: hilo_37_iv_a[33]   hilo_37_iv_a_33_ stratix_lcell 
Inst: hilo_37_iv_a[32]   hilo_37_iv_a_32_ stratix_lcell 
Inst: hilo_37_iv_0_a[31]   hilo_37_iv_0_a_31_ stratix_lcell 
Inst: hilo_37_iv_0_o3[58]   hilo_37_iv_0_o3_58_ stratix_lcell 
Inst: hilo_37_iv_0_o3_a[58]   hilo_37_iv_0_o3_a_58_ stratix_lcell 
Inst: LAST_CYCLE_DEAL_SECTION.addnop290[0]   LAST_CYCLE_DEAL_SECTION_addnop290_0_ stratix_lcell 
Inst: LAST_CYCLE_DEAL_SECTION.addnop292[0]   LAST_CYCLE_DEAL_SECTION_addnop292_0_ stratix_lcell 
Inst: overflow_4_iv_a   overflow_4_iv_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_3[54]   hilo_37_iv_0_3_54_ stratix_lcell 
Inst: hilo_37_iv_0_3_a[54]   hilo_37_iv_0_3_a_54_ stratix_lcell 
Inst: hilo_37_iv_0_5[50]   hilo_37_iv_0_5_50_ stratix_lcell 
Inst: hilo_37_iv_0_5_a[50]   hilo_37_iv_0_5_a_50_ stratix_lcell 
Inst: hilo_37_iv_0_5[40]   hilo_37_iv_0_5_40_ stratix_lcell 
Inst: hilo_37_iv_0_5_a[40]   hilo_37_iv_0_5_a_40_ stratix_lcell 
Inst: hilo_37_iv_0_5[37]   hilo_37_iv_0_5_37_ stratix_lcell 
Inst: hilo_37_iv_0_5_a[37]   hilo_37_iv_0_5_a_37_ stratix_lcell 
Inst: hilo_37_iv_0_5[36]   hilo_37_iv_0_5_36_ stratix_lcell 
Inst: hilo_37_iv_0_5_a[36]   hilo_37_iv_0_5_a_36_ stratix_lcell 
Inst: hilo_37_iv_0_4[52]   hilo_37_iv_0_4_52_ stratix_lcell 
Inst: hilo_37_iv_0_4_a[52]   hilo_37_iv_0_4_a_52_ stratix_lcell 
Inst: hilo_37_iv_0_3[38]   hilo_37_iv_0_3_38_ stratix_lcell 
Inst: hilo_37_iv_0_3_a[38]   hilo_37_iv_0_3_a_38_ stratix_lcell 
Inst: hilo_37_iv_a[56]   hilo_37_iv_a_56_ stratix_lcell 
Inst: hilo_37_iv_a[53]   hilo_37_iv_a_53_ stratix_lcell 
Inst: hilo_37_iv_a[49]   hilo_37_iv_a_49_ stratix_lcell 
Inst: hilo_37_iv_a[47]   hilo_37_iv_a_47_ stratix_lcell 
Inst: hilo_37_iv_a[46]   hilo_37_iv_a_46_ stratix_lcell 
Inst: hilo_37_iv_a[43]   hilo_37_iv_a_43_ stratix_lcell 
Inst: hilo_37_iv_a[42]   hilo_37_iv_a_42_ stratix_lcell 
Inst: hilo_37_iv_a[41]   hilo_37_iv_a_41_ stratix_lcell 
Inst: hilo_37_iv_0_a[5]   hilo_37_iv_0_a_5_ stratix_lcell 
Inst: hilo_37_iv_0_a[21]   hilo_37_iv_0_a_21_ stratix_lcell 
Inst: hilo_37_iv_0_a[20]   hilo_37_iv_0_a_20_ stratix_lcell 
Inst: hilo_37_iv_0_a[10]   hilo_37_iv_0_a_10_ stratix_lcell 
Inst: hilo_37_iv_0_a[16]   hilo_37_iv_0_a_16_ stratix_lcell 
Inst: hilo_37_iv_0_a[14]   hilo_37_iv_0_a_14_ stratix_lcell 
Inst: hilo_37_iv_0_a[13]   hilo_37_iv_0_a_13_ stratix_lcell 
Inst: hilo_37_iv_0_a[12]   hilo_37_iv_0_a_12_ stratix_lcell 
Inst: hilo_37_iv_0_a[11]   hilo_37_iv_0_a_11_ stratix_lcell 
Inst: hilo_37_iv_0_a[9]   hilo_37_iv_0_a_9_ stratix_lcell 
Inst: hilo_37_iv_0_a[2]   hilo_37_iv_0_a_2_ stratix_lcell 
Inst: hilo_37_iv_0_a[30]   hilo_37_iv_0_a_30_ stratix_lcell 
Inst: hilo_37_iv_0_a[25]   hilo_37_iv_0_a_25_ stratix_lcell 
Inst: hilo_37_iv_0_a[28]   hilo_37_iv_0_a_28_ stratix_lcell 
Inst: hilo_37_iv_0_a[26]   hilo_37_iv_0_a_26_ stratix_lcell 
Inst: hilo_37_iv_0_a[1]   hilo_37_iv_0_a_1_ stratix_lcell 
Inst: hilo_37_iv_0_a[4]   hilo_37_iv_0_a_4_ stratix_lcell 
Inst: hilo_37_iv_a[45]   hilo_37_iv_a_45_ stratix_lcell 
Inst: hilo_37_iv_0_a[6]   hilo_37_iv_0_a_6_ stratix_lcell 
Inst: hilo_37_iv_a[35]   hilo_37_iv_a_35_ stratix_lcell 
Inst: hilo_37_iv_0_a[29]   hilo_37_iv_0_a_29_ stratix_lcell 
Inst: hilo_37_iv_a[55]   hilo_37_iv_a_55_ stratix_lcell 
Inst: hilo_37_iv_0_a[15]   hilo_37_iv_0_a_15_ stratix_lcell 
Inst: hilo_37_iv_0_a[17]   hilo_37_iv_0_a_17_ stratix_lcell 
Inst: hilo_37_iv_0_a[22]   hilo_37_iv_0_a_22_ stratix_lcell 
Inst: hilo_37_iv_0_a[0]   hilo_37_iv_0_a_0_ stratix_lcell 
Inst: hilo_37_iv_a[48]   hilo_37_iv_a_48_ stratix_lcell 
Inst: hilo_37_iv_0_a[19]   hilo_37_iv_0_a_19_ stratix_lcell 
Inst: eqop2_2_NE   eqop2_2_NE_cZ stratix_lcell 
Inst: eqnop2_2_NE   eqnop2_2_NE_cZ stratix_lcell 
Inst: eqnop2_2_NE_a   eqnop2_2_NE_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_2[62]   hilo_37_iv_0_2_62_ stratix_lcell 
Inst: hilo_37_iv_2[32]   hilo_37_iv_2_32_ stratix_lcell 
Inst: hilo_37_iv_2_a[32]   hilo_37_iv_2_a_32_ stratix_lcell 
Inst: hilo_37_iv_2[33]   hilo_37_iv_2_33_ stratix_lcell 
Inst: hilo_37_iv_2_a[33]   hilo_37_iv_2_a_33_ stratix_lcell 
Inst: hilo_37_iv_0_3[61]   hilo_37_iv_0_3_61_ stratix_lcell 
Inst: hilo_37_iv_0_3[59]   hilo_37_iv_0_3_59_ stratix_lcell 
Inst: hilo_37_iv_0_3[60]   hilo_37_iv_0_3_60_ stratix_lcell 
Inst: hilo_37_iv_0_2[34]   hilo_37_iv_0_2_34_ stratix_lcell 
Inst: hilo_37_iv_0_2_a[34]   hilo_37_iv_0_2_a_34_ stratix_lcell 
Inst: hilo_37_iv_0_2[44]   hilo_37_iv_0_2_44_ stratix_lcell 
Inst: hilo_37_iv_0_2_a[44]   hilo_37_iv_0_2_a_44_ stratix_lcell 
Inst: hilo_37_iv_a[27]   hilo_37_iv_a_27_ stratix_lcell 
Inst: hilo_37_iv_a[24]   hilo_37_iv_a_24_ stratix_lcell 
Inst: hilo_37_iv_a[23]   hilo_37_iv_a_23_ stratix_lcell 
Inst: hilo_37_iv_a[18]   hilo_37_iv_a_18_ stratix_lcell 
Inst: hilo_37_iv_a[7]   hilo_37_iv_a_7_ stratix_lcell 
Inst: hilo_37_iv_a[8]   hilo_37_iv_a_8_ stratix_lcell 
Inst: hilo_37_iv_a[3]   hilo_37_iv_a_3_ stratix_lcell 
Inst: eqz_2   eqz_2_cZ stratix_lcell 
Inst: hilo_22_i_m[63]   hilo_22_i_m_63_ stratix_lcell 
Inst: hilo_22_i_m_a[63]   hilo_22_i_m_a_63_ stratix_lcell 
Inst: sub_or_yn_0_sqmuxa_1_a   sub_or_yn_0_sqmuxa_1_a_cZ stratix_lcell 
Inst: rdy_1_i_a2_a   rdy_1_i_a2_a_cZ stratix_lcell 
Inst: hilo_37_iv_2[45]   hilo_37_iv_2_45_ stratix_lcell 
Inst: hilo_37_iv_2_a[45]   hilo_37_iv_2_a_45_ stratix_lcell 
Inst: hilo_37_iv_2[55]   hilo_37_iv_2_55_ stratix_lcell 
Inst: hilo_37_iv_2_a[55]   hilo_37_iv_2_a_55_ stratix_lcell 
Inst: hilo_37_iv_0_2[57]   hilo_37_iv_0_2_57_ stratix_lcell 
Inst: hilo_37_iv_0_2_a[57]   hilo_37_iv_0_2_a_57_ stratix_lcell 
Inst: hilo_37_iv_2[56]   hilo_37_iv_2_56_ stratix_lcell 
Inst: hilo_37_iv_2_a[56]   hilo_37_iv_2_a_56_ stratix_lcell 
Inst: hilo_37_iv_2[41]   hilo_37_iv_2_41_ stratix_lcell 
Inst: hilo_37_iv_2_a[41]   hilo_37_iv_2_a_41_ stratix_lcell 
Inst: hilo_37_iv_2[48]   hilo_37_iv_2_48_ stratix_lcell 
Inst: hilo_37_iv_2_a[48]   hilo_37_iv_2_a_48_ stratix_lcell 
Inst: hilo_37_iv_2[47]   hilo_37_iv_2_47_ stratix_lcell 
Inst: hilo_37_iv_2_a[47]   hilo_37_iv_2_a_47_ stratix_lcell 
Inst: hilo_37_iv_2[46]   hilo_37_iv_2_46_ stratix_lcell 
Inst: hilo_37_iv_2_a[46]   hilo_37_iv_2_a_46_ stratix_lcell 
Inst: hilo_37_iv_2[42]   hilo_37_iv_2_42_ stratix_lcell 
Inst: hilo_37_iv_2_a[42]   hilo_37_iv_2_a_42_ stratix_lcell 
Inst: hilo_37_iv_0_2[51]   hilo_37_iv_0_2_51_ stratix_lcell 
Inst: hilo_37_iv_0_2_a[51]   hilo_37_iv_0_2_a_51_ stratix_lcell 
Inst: hilo_37_iv_2[43]   hilo_37_iv_2_43_ stratix_lcell 
Inst: hilo_37_iv_2_a[43]   hilo_37_iv_2_a_43_ stratix_lcell 
Inst: hilo_37_iv_0_1[52]   hilo_37_iv_0_1_52_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[52]   hilo_37_iv_0_1_a_52_ stratix_lcell 
Inst: hilo_37_iv_2[35]   hilo_37_iv_2_35_ stratix_lcell 
Inst: hilo_37_iv_2_a[35]   hilo_37_iv_2_a_35_ stratix_lcell 
Inst: hilo_37_iv_2[53]   hilo_37_iv_2_53_ stratix_lcell 
Inst: hilo_37_iv_2_a[53]   hilo_37_iv_2_a_53_ stratix_lcell 
Inst: hilo_37_iv_2[49]   hilo_37_iv_2_49_ stratix_lcell 
Inst: hilo_37_iv_2_a[49]   hilo_37_iv_2_a_49_ stratix_lcell 
Inst: hilo_37_iv_0_1[0]   hilo_37_iv_0_1_0_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[0]   hilo_37_iv_0_1_a_0_ stratix_lcell 
Inst: hilo_37_iv_0_1[39]   hilo_37_iv_0_1_39_ stratix_lcell 
Inst: hilo_37_iv_0_1[31]   hilo_37_iv_0_1_31_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[31]   hilo_37_iv_0_1_a_31_ stratix_lcell 
Inst: hilo_37_iv_0_o3_1_0_1[58]   hilo_37_iv_0_o3_1_0_1_58_ stratix_lcell 
Inst: eqop2_2_NE_12   eqop2_2_NE_12_cZ stratix_lcell 
Inst: eqop2_2_NE_12_a   eqop2_2_NE_12_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_a3[57]   hilo_37_iv_0_a3_57_ stratix_lcell 
Inst: hilo_37_iv_0_0[54]   hilo_37_iv_0_0_54_ stratix_lcell 
Inst: hilo_37_iv_0_0[62]   hilo_37_iv_0_0_62_ stratix_lcell 
Inst: hilo_37_iv_0_4[50]   hilo_37_iv_0_4_50_ stratix_lcell 
Inst: hilo_37_iv_0_1[50]   hilo_37_iv_0_1_50_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[50]   hilo_37_iv_0_1_a_50_ stratix_lcell 
Inst: hilo_37_iv_0_1[61]   hilo_37_iv_0_1_61_ stratix_lcell 
Inst: hilo_37_iv_0_1[40]   hilo_37_iv_0_1_40_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[40]   hilo_37_iv_0_1_a_40_ stratix_lcell 
Inst: hilo_37_iv_0_1[37]   hilo_37_iv_0_1_37_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[37]   hilo_37_iv_0_1_a_37_ stratix_lcell 
Inst: hilo_37_iv_0_1[36]   hilo_37_iv_0_1_36_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[36]   hilo_37_iv_0_1_a_36_ stratix_lcell 
Inst: hilo_37_iv_0_1[59]   hilo_37_iv_0_1_59_ stratix_lcell 
Inst: hilo_37_iv_0_1[60]   hilo_37_iv_0_1_60_ stratix_lcell 
Inst: hilo_37_iv_1[64]   hilo_37_iv_1_64_ stratix_lcell 
Inst: hilo_37_iv_1_a[64]   hilo_37_iv_1_a_64_ stratix_lcell 
Inst: hilo_37_iv_0_0[1]   hilo_37_iv_0_0_1_ stratix_lcell 
Inst: hilo_37_iv_0_0[2]   hilo_37_iv_0_0_2_ stratix_lcell 
Inst: hilo_37_iv_0_0[4]   hilo_37_iv_0_0_4_ stratix_lcell 
Inst: hilo_37_iv_1[18]   hilo_37_iv_1_18_ stratix_lcell 
Inst: hilo_37_iv_1_a[18]   hilo_37_iv_1_a_18_ stratix_lcell 
Inst: hilo_37_iv_1[24]   hilo_37_iv_1_24_ stratix_lcell 
Inst: hilo_37_iv_0_0[28]   hilo_37_iv_0_0_28_ stratix_lcell 
Inst: hilo_37_iv_0_0[15]   hilo_37_iv_0_0_15_ stratix_lcell 
Inst: hilo_37_iv_0_0[16]   hilo_37_iv_0_0_16_ stratix_lcell 
Inst: hilo_37_iv_0_0[13]   hilo_37_iv_0_0_13_ stratix_lcell 
Inst: hilo_37_iv_0_0[17]   hilo_37_iv_0_0_17_ stratix_lcell 
Inst: hilo_37_iv_0_0[19]   hilo_37_iv_0_0_19_ stratix_lcell 
Inst: hilo_37_iv_0_0[26]   hilo_37_iv_0_0_26_ stratix_lcell 
Inst: hilo_37_iv_0_0[10]   hilo_37_iv_0_0_10_ stratix_lcell 
Inst: hilo_37_iv_0_0[21]   hilo_37_iv_0_0_21_ stratix_lcell 
Inst: hilo_37_iv_0_0[14]   hilo_37_iv_0_0_14_ stratix_lcell 
Inst: hilo_37_iv_0_0[22]   hilo_37_iv_0_0_22_ stratix_lcell 
Inst: hilo_37_iv_0_0[6]   hilo_37_iv_0_0_6_ stratix_lcell 
Inst: hilo_37_iv_0_0[25]   hilo_37_iv_0_0_25_ stratix_lcell 
Inst: hilo_37_iv_0_0[5]   hilo_37_iv_0_0_5_ stratix_lcell 
Inst: hilo_37_iv_0_0[20]   hilo_37_iv_0_0_20_ stratix_lcell 
Inst: hilo_37_iv_0_0[9]   hilo_37_iv_0_0_9_ stratix_lcell 
Inst: hilo_37_iv_0_0[30]   hilo_37_iv_0_0_30_ stratix_lcell 
Inst: hilo_37_iv_0_0[11]   hilo_37_iv_0_0_11_ stratix_lcell 
Inst: hilo_37_iv_0_0[12]   hilo_37_iv_0_0_12_ stratix_lcell 
Inst: hilo_37_iv_0_0[29]   hilo_37_iv_0_0_29_ stratix_lcell 
Inst: hilo_37_iv_0_o2_3_0[44]   hilo_37_iv_0_o2_3_0_44_ stratix_lcell 
Inst: eqz_2_30   eqz_2_30_cZ stratix_lcell 
Inst: eqz_2_27   eqz_2_27_cZ stratix_lcell 
Inst: eqz_2_27_a   eqz_2_27_a_cZ stratix_lcell 
Inst: un11_res   un11_res_cZ stratix_lcell 
Inst: hilo_15_3_i[63]   hilo_15_3_i_63_ stratix_lcell 
Inst: hilo_15_3_i_a[63]   hilo_15_3_i_a_63_ stratix_lcell 
Inst: eqop2_2_NE_9   eqop2_2_NE_9_cZ stratix_lcell 
Inst: eqop2_2_NE_10   eqop2_2_NE_10_cZ stratix_lcell 
Inst: eqop2_2_NE_11   eqop2_2_NE_11_cZ stratix_lcell 
Inst: eqop2_2_NE_11_a   eqop2_2_NE_11_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_a6_1_0[40]   hilo_37_iv_0_a6_1_0_40_ stratix_lcell 
Inst: hilo_1_sqmuxa_1   hilo_1_sqmuxa_1_cZ stratix_lcell 
Inst: hilo_2_sqmuxa   hilo_2_sqmuxa_cZ stratix_lcell 
Inst: hilo_37_iv_0_a2[39]   hilo_37_iv_0_a2_39_ stratix_lcell 
Inst: eqnop2_2_NE_7   eqnop2_2_NE_7_cZ stratix_lcell 
Inst: eqnop2_2_NE_7_a   eqnop2_2_NE_7_a_cZ stratix_lcell 
Inst: eqnop2_2_NE_9   eqnop2_2_NE_9_cZ stratix_lcell 
Inst: eqnop2_2_NE_10   eqnop2_2_NE_10_cZ stratix_lcell 
Inst: eqnop2_2_NE_10_a   eqnop2_2_NE_10_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_1[58]   hilo_37_iv_0_1_58_ stratix_lcell 
Inst: hilo_37_iv_0_1_a[58]   hilo_37_iv_0_1_a_58_ stratix_lcell 
Inst: START_SECTION.un3_overflow_m_0   START_SECTION_un3_overflow_m_0 stratix_lcell 
Inst: hilo_37_iv_0_o3_1_0_1_1[58]   hilo_37_iv_0_o3_1_0_1_1_58_ stratix_lcell 
Inst: hilo_37_iv_0_o3_1_0_1_1_a[58]   hilo_37_iv_0_o3_1_0_1_1_a_58_ stratix_lcell 
Inst: hilo_37_iv_0_0[61]   hilo_37_iv_0_0_61_ stratix_lcell 
Inst: hilo_37_iv_0_0[59]   hilo_37_iv_0_0_59_ stratix_lcell 
Inst: hilo_37_iv_0_0[60]   hilo_37_iv_0_0_60_ stratix_lcell 
Inst: hilo_37_iv_0[3]   hilo_37_iv_0_3_ stratix_lcell 
Inst: hilo_37_iv_0_a[3]   hilo_37_iv_0_a_3_ stratix_lcell 
Inst: hilo_37_iv_0[8]   hilo_37_iv_0_8_ stratix_lcell 
Inst: hilo_37_iv_0_a[8]   hilo_37_iv_0_a_8_ stratix_lcell 
Inst: hilo_37_iv_0[27]   hilo_37_iv_0_27_ stratix_lcell 
Inst: hilo_37_iv_0_a[27]   hilo_37_iv_0_a_27_ stratix_lcell 
Inst: hilo_37_iv_0[7]   hilo_37_iv_0_7_ stratix_lcell 
Inst: hilo_37_iv_0_a[7]   hilo_37_iv_0_a_7_ stratix_lcell 
Inst: hilo_37_iv_0[24]   hilo_37_iv_0_24_ stratix_lcell 
Inst: hilo_37_iv_0_a[24]   hilo_37_iv_0_a_24_ stratix_lcell 
Inst: hilo_37_iv_0[23]   hilo_37_iv_0_23_ stratix_lcell 
Inst: hilo_37_iv_0_a[23]   hilo_37_iv_0_a_23_ stratix_lcell 
Inst: un24_res   un24_res_cZ stratix_lcell 
Inst: hilo_37_iv_0_o3_1[34]   hilo_37_iv_0_o3_1_34_ stratix_lcell 
Inst: hilo_37_iv_0_o3_1_a[34]   hilo_37_iv_0_o3_1_a_34_ stratix_lcell 
Inst: hilo_37_iv_0_a2_7[36]   hilo_37_iv_0_a2_7_36_ stratix_lcell 
Inst: hilo_37_iv_0_o5_0[62]   hilo_37_iv_0_o5_0_62_ stratix_lcell 
Inst: hilo_37_iv_0_o5_0_a[62]   hilo_37_iv_0_o5_0_a_62_ stratix_lcell 
Inst: hilo_37_iv_0_a6_3[40]   hilo_37_iv_0_a6_3_40_ stratix_lcell 
Inst: hilo_37_iv_0_o3_0[44]   hilo_37_iv_0_o3_0_44_ stratix_lcell 
Inst: hilo_37_iv_0_o3_0_a[44]   hilo_37_iv_0_o3_0_a_44_ stratix_lcell 
Inst: hilo_37_iv_0_a2_7[37]   hilo_37_iv_0_a2_7_37_ stratix_lcell 
Inst: hilo_37_iv_0_a3_4[57]   hilo_37_iv_0_a3_4_57_ stratix_lcell 
Inst: hilo_33_i_m[32]   hilo_33_i_m_32_ stratix_lcell 
Inst: hilo_33_i_m_a[32]   hilo_33_i_m_a_32_ stratix_lcell 
Inst: hilo_33_i_m[33]   hilo_33_i_m_33_ stratix_lcell 
Inst: hilo_33_i_m_a[33]   hilo_33_i_m_a_33_ stratix_lcell 
Inst: hilo_33_i_m[41]   hilo_33_i_m_41_ stratix_lcell 
Inst: hilo_33_i_m_a[41]   hilo_33_i_m_a_41_ stratix_lcell 
Inst: hilo_33_i_m[42]   hilo_33_i_m_42_ stratix_lcell 
Inst: hilo_33_i_m_a[42]   hilo_33_i_m_a_42_ stratix_lcell 
Inst: hilo_33_i_m[43]   hilo_33_i_m_43_ stratix_lcell 
Inst: hilo_33_i_m_a[43]   hilo_33_i_m_a_43_ stratix_lcell 
Inst: hilo_33_i_m[46]   hilo_33_i_m_46_ stratix_lcell 
Inst: hilo_33_i_m_a[46]   hilo_33_i_m_a_46_ stratix_lcell 
Inst: hilo_33_i_m[47]   hilo_33_i_m_47_ stratix_lcell 
Inst: hilo_33_i_m_a[47]   hilo_33_i_m_a_47_ stratix_lcell 
Inst: hilo_33_i_m[48]   hilo_33_i_m_48_ stratix_lcell 
Inst: hilo_33_i_m_a[48]   hilo_33_i_m_a_48_ stratix_lcell 
Inst: hilo_33_i_m[49]   hilo_33_i_m_49_ stratix_lcell 
Inst: hilo_33_i_m_a[49]   hilo_33_i_m_a_49_ stratix_lcell 
Inst: hilo_33_i_m[53]   hilo_33_i_m_53_ stratix_lcell 
Inst: hilo_33_i_m_a[53]   hilo_33_i_m_a_53_ stratix_lcell 
Inst: hilo_33_i_m[56]   hilo_33_i_m_56_ stratix_lcell 
Inst: hilo_33_i_m_a[56]   hilo_33_i_m_a_56_ stratix_lcell 
Inst: hilo_22[32]   hilo_22_32_ stratix_lcell 
Inst: hilo_22_a[32]   hilo_22_a_32_ stratix_lcell 
Inst: hilo_22[33]   hilo_22_33_ stratix_lcell 
Inst: hilo_22_a[33]   hilo_22_a_33_ stratix_lcell 
Inst: hilo_22[41]   hilo_22_41_ stratix_lcell 
Inst: hilo_22_a[41]   hilo_22_a_41_ stratix_lcell 
Inst: hilo_22[42]   hilo_22_42_ stratix_lcell 
Inst: hilo_22_a[42]   hilo_22_a_42_ stratix_lcell 
Inst: hilo_22[43]   hilo_22_43_ stratix_lcell 
Inst: hilo_22_a[43]   hilo_22_a_43_ stratix_lcell 
Inst: hilo_22[46]   hilo_22_46_ stratix_lcell 
Inst: hilo_22_a[46]   hilo_22_a_46_ stratix_lcell 
Inst: hilo_22[47]   hilo_22_47_ stratix_lcell 
Inst: hilo_22_a[47]   hilo_22_a_47_ stratix_lcell 
Inst: hilo_22[49]   hilo_22_49_ stratix_lcell 
Inst: hilo_22_a[49]   hilo_22_a_49_ stratix_lcell 
Inst: hilo_22[53]   hilo_22_53_ stratix_lcell 
Inst: hilo_22_a[53]   hilo_22_a_53_ stratix_lcell 
Inst: hilo_22[56]   hilo_22_56_ stratix_lcell 
Inst: hilo_22_a[56]   hilo_22_a_56_ stratix_lcell 
Inst: eqnop2_2_NE_8   eqnop2_2_NE_8_cZ stratix_lcell 
Inst: eqnop2_2_NE_8_a   eqnop2_2_NE_8_a_cZ stratix_lcell 
Inst: hilo_37_iv_0_a6_0_1[40]   hilo_37_iv_0_a6_0_1_40_ stratix_lcell 
Inst: hilo_22[45]   hilo_22_45_ stratix_lcell 
Inst: hilo_22_a[45]   hilo_22_a_45_ stratix_lcell 
Inst: hilo_33_i_m[45]   hilo_33_i_m_45_ stratix_lcell 
Inst: hilo_33_i_m_a[45]   hilo_33_i_m_a_45_ stratix_lcell 
Inst: hilo_37_iv_0_a3_6[38]   hilo_37_iv_0_a3_6_38_ stratix_lcell 
Inst: rdy_0_sqmuxa   rdy_0_sqmuxa_cZ stratix_lcell 
Inst: hilo_37_iv_0_o3[34]   hilo_37_iv_0_o3_34_ stratix_lcell 
Inst: hilo_3_sqmuxa   hilo_3_sqmuxa_cZ stratix_lcell 
Inst: hilo_0_sqmuxa   hilo_0_sqmuxa_cZ stratix_lcell 
Inst: hilo_33_i_m[55]   hilo_33_i_m_55_ stratix_lcell 
Inst: hilo_33_i_m_a[55]   hilo_33_i_m_a_55_ stratix_lcell 
Inst: hilo_33_i_m[35]   hilo_33_i_m_35_ stratix_lcell 
Inst: hilo_33_i_m_a[35]   hilo_33_i_m_a_35_ stratix_lcell 
Inst: hilo_22[35]   hilo_22_35_ stratix_lcell 
Inst: hilo_22_a[35]   hilo_22_a_35_ stratix_lcell 
Inst: hilo_22[55]   hilo_22_55_ stratix_lcell 
Inst: hilo_22_a[55]   hilo_22_a_55_ stratix_lcell 
Inst: eqnop2_2_NE_5   eqnop2_2_NE_5_cZ stratix_lcell 
Inst: eqnop2_2_NE_5_a   eqnop2_2_NE_5_a_cZ stratix_lcell 
Inst: hilo_22[48]   hilo_22_48_ stratix_lcell 
Inst: hilo_22_a[48]   hilo_22_a_48_ stratix_lcell 
Inst: hilo_33_i_m[64]   hilo_33_i_m_64_ stratix_lcell 
Inst: hilo_33_i_m_a[64]   hilo_33_i_m_a_64_ stratix_lcell 
Inst: hilo_37_iv_0_3[52]   hilo_37_iv_0_3_52_ stratix_lcell 
Inst: hilo_37_iv_0_o5_0_0[54]   hilo_37_iv_0_o5_0_0_54_ stratix_lcell 
Inst: hilo_37_iv_0_5[38]   hilo_37_iv_0_5_38_ stratix_lcell 
Inst: hilo_37_iv_0_5[39]   hilo_37_iv_0_5_39_ stratix_lcell 
Inst: hilo_37_iv_0_2[31]   hilo_37_iv_0_2_31_ stratix_lcell 
Inst: eqz_2_23   eqz_2_23_cZ stratix_lcell 
Inst: eqz_2_22   eqz_2_22_cZ stratix_lcell 
Inst: eqz_2_21   eqz_2_21_cZ stratix_lcell 
Inst: eqz_2_20   eqz_2_20_cZ stratix_lcell 
Inst: eqz_2_19   eqz_2_19_cZ stratix_lcell 
Inst: eqz_2_17   eqz_2_17_cZ stratix_lcell 
Inst: eqz_2_16   eqz_2_16_cZ stratix_lcell 
Inst: hilo25   hilo25_cZ stratix_lcell 
Inst: hilo_37_iv_0_a2_6_0[37]   hilo_37_iv_0_a2_6_0_37_ stratix_lcell 
Inst: hilo_33_3[63]   hilo_33_3_63_ stratix_lcell 
Inst: hilo_33_3_a[63]   hilo_33_3_a_63_ stratix_lcell 
Inst: res_2[0]   res_2_0_ stratix_lcell 
Inst: eqop2_2_NE_112   eqop2_2_NE_112_cZ stratix_lcell 
Inst: eqop2_2_NE_113   eqop2_2_NE_113_cZ stratix_lcell 
Inst: eqop2_2_NE_114   eqop2_2_NE_114_cZ stratix_lcell 
Inst: eqop2_2_NE_116   eqop2_2_NE_116_cZ stratix_lcell 
Inst: eqop2_2_NE_117   eqop2_2_NE_117_cZ stratix_lcell 
Inst: eqop2_2_NE_121   eqop2_2_NE_121_cZ stratix_lcell 
Inst: eqop2_2_NE_122   eqop2_2_NE_122_cZ stratix_lcell 
Inst: eqop2_2_NE_123   eqop2_2_NE_123_cZ stratix_lcell 
Inst: eqop2_2_NE_124   eqop2_2_NE_124_cZ stratix_lcell 
Inst: eqop2_2_NE_126   eqop2_2_NE_126_cZ stratix_lcell 
Inst: eqop2_2_NE_115_0   eqop2_2_NE_115_0_cZ stratix_lcell 
Inst: eqnop2_2_NE_132_0   eqnop2_2_NE_132_0_cZ stratix_lcell 
Inst: eqnop2_2_NE_140_i_a2   eqnop2_2_NE_140_i_a2_cZ stratix_lcell 
Inst: eqop2_2_NE_125_i_a2   eqop2_2_NE_125_i_a2_cZ stratix_lcell 
Inst: hilo_37_iv_0_o5[62]   hilo_37_iv_0_o5_62_ stratix_lcell 
Inst: hilo_37_iv_0_o5[0]   hilo_37_iv_0_o5_0_ stratix_lcell 
Inst: hilo_37_iv_0_o3_0[34]   hilo_37_iv_0_o3_0_34_ stratix_lcell 
Inst: eqop2_2_NE_119   eqop2_2_NE_119_cZ stratix_lcell 
Inst: eqop2_2_NE_118   eqop2_2_NE_118_cZ stratix_lcell 
Inst: hilo_37_iv_0_o3_2[34]   hilo_37_iv_0_o3_2_34_ stratix_lcell 
Inst: eqnop2_2_NE_130   eqnop2_2_NE_130_cZ stratix_lcell 
Inst: eqnop2_2_NE_129   eqnop2_2_NE_129_cZ stratix_lcell 
Inst: addnop2110   addnop2110_cZ stratix_lcell 
Inst: un1_addnop2104_1   un1_addnop2104_1_cZ stratix_lcell 
Inst: hilo_37_iv_0_o3[44]   hilo_37_iv_0_o3_44_ stratix_lcell 
Inst: hilo_37_iv_0_a3_2[62]   hilo_37_iv_0_a3_2_62_ stratix_lcell 
Inst: un1_overflow_1   un1_overflow_1_cZ stratix_lcell 
Inst: eqnop2_2_NE_131   eqnop2_2_NE_131_cZ stratix_lcell 
Inst: eqnop2_2_NE_133   eqnop2_2_NE_133_cZ stratix_lcell 
Inst: eqnop2_2_NE_134   eqnop2_2_NE_134_cZ stratix_lcell 
Inst: eqnop2_2_NE_135   eqnop2_2_NE_135_cZ stratix_lcell 
Inst: eqnop2_2_NE_141   eqnop2_2_NE_141_cZ stratix_lcell 
Inst: eqnop2_2_NE_142   eqnop2_2_NE_142_cZ stratix_lcell 
Inst: eqnop2_2_NE_143   eqnop2_2_NE_143_cZ stratix_lcell 
Inst: hilo_37_iv_0_o5[54]   hilo_37_iv_0_o5_54_ stratix_lcell 
Inst: hilo_4_sqmuxa_0   hilo_4_sqmuxa_0_cZ stratix_lcell 
Inst: hilo_15_2[32]   hilo_15_2_32_ stratix_lcell 
Inst: hilo_15_2[33]   hilo_15_2_33_ stratix_lcell 
Inst: hilo_15_2[41]   hilo_15_2_41_ stratix_lcell 
Inst: hilo_15_2[42]   hilo_15_2_42_ stratix_lcell 
Inst: hilo_15_2[43]   hilo_15_2_43_ stratix_lcell 
Inst: hilo_15_2[47]   hilo_15_2_47_ stratix_lcell 
Inst: hilo_15_2[49]   hilo_15_2_49_ stratix_lcell 
Inst: un1_op2_reged_1[1]   un1_op2_reged_1_1_ stratix_lcell 
Inst: un1_op2_reged_1[2]   un1_op2_reged_1_2_ stratix_lcell 
Inst: un1_op2_reged_1[3]   un1_op2_reged_1_3_ stratix_lcell 
Inst: un1_op2_reged_1[4]   un1_op2_reged_1_4_ stratix_lcell 
Inst: un1_op2_reged_1[5]   un1_op2_reged_1_5_ stratix_lcell 
Inst: un1_op2_reged_1[6]   un1_op2_reged_1_6_ stratix_lcell 
Inst: un1_op2_reged_1[7]   un1_op2_reged_1_7_ stratix_lcell 
Inst: un1_op2_reged_1[8]   un1_op2_reged_1_8_ stratix_lcell 
Inst: un1_op2_reged_1[9]   un1_op2_reged_1_9_ stratix_lcell 
Inst: un1_op2_reged_1[10]   un1_op2_reged_1_10_ stratix_lcell 
Inst: un1_op2_reged_1[11]   un1_op2_reged_1_11_ stratix_lcell 
Inst: un1_op2_reged_1[12]   un1_op2_reged_1_12_ stratix_lcell 
Inst: un1_op2_reged_1[13]   un1_op2_reged_1_13_ stratix_lcell 
Inst: un1_op2_reged_1[14]   un1_op2_reged_1_14_ stratix_lcell 
Inst: un1_op2_reged_1[15]   un1_op2_reged_1_15_ stratix_lcell 
Inst: un1_op2_reged_1[16]   un1_op2_reged_1_16_ stratix_lcell 
Inst: un1_op2_reged_1[17]   un1_op2_reged_1_17_ stratix_lcell 
Inst: un1_op2_reged_1[18]   un1_op2_reged_1_18_ stratix_lcell 
Inst: un1_op2_reged_1[19]   un1_op2_reged_1_19_ stratix_lcell 
Inst: un1_op2_reged_1[21]   un1_op2_reged_1_21_ stratix_lcell 
Inst: un1_op2_reged_1[22]   un1_op2_reged_1_22_ stratix_lcell 
Inst: un1_op2_reged_1[26]   un1_op2_reged_1_26_ stratix_lcell 
Inst: un1_op2_reged_1[28]   un1_op2_reged_1_28_ stratix_lcell 
Inst: un1_op2_reged_1[30]   un1_op2_reged_1_30_ stratix_lcell 
Inst: un1_op2_reged_1[31]   un1_op2_reged_1_31_ stratix_lcell 
Inst: un1_op2_reged_1[32]   un1_op2_reged_1_32_ stratix_lcell 
Inst: hilo_29[18]   hilo_29_18_ stratix_lcell 
Inst: eqnop2_2_9   eqnop2_2_9_cZ stratix_lcell 
Inst: eqop2_2_0   eqop2_2_0_cZ stratix_lcell 
Inst: hilo_8[3]   hilo_8_3_ stratix_lcell 
Inst: hilo_8[7]   hilo_8_7_ stratix_lcell 
Inst: hilo_8[8]   hilo_8_8_ stratix_lcell 
Inst: hilo_8[23]   hilo_8_23_ stratix_lcell 
Inst: hilo_8[27]   hilo_8_27_ stratix_lcell 
Inst: addnop2109_0_a2   addnop2109_0_a2_cZ stratix_lcell 
Inst: un1_op2_reged_1_i_m6[20]   un1_op2_reged_1_i_m6_20_ stratix_lcell 
Inst: hilo_37_iv_0_a2_7[34]   hilo_37_iv_0_a2_7_34_ stratix_lcell 
Inst: hilo_37_iv_0_a3_4[62]   hilo_37_iv_0_a3_4_62_ stratix_lcell 
Inst: hilo_37_iv_0_a3_0[0]   hilo_37_iv_0_a3_0_0_ stratix_lcell 
Inst: hilo_37_iv_0_a3_1[0]   hilo_37_iv_0_a3_1_0_ stratix_lcell 
Inst: un1_op2_reged_1[23]   un1_op2_reged_1_23_ stratix_lcell 
Inst: hilo_15_2[53]   hilo_15_2_53_ stratix_lcell 
Inst: hilo_33_1[64]   hilo_33_1_64_ stratix_lcell 
Inst: hilo_37_iv_0_a5_0[61]   hilo_37_iv_0_a5_0_61_ stratix_lcell 
Inst: hilo_37_iv_0_a5_0[60]   hilo_37_iv_0_a5_0_60_ stratix_lcell 
Inst: hilo_37_iv_0_a3_1[62]   hilo_37_iv_0_a3_1_62_ stratix_lcell 
Inst: hilo_37_iv_0_a5_0[59]   hilo_37_iv_0_a5_0_59_ stratix_lcell 
Inst: un1_op2_reged_1[29]   un1_op2_reged_1_29_ stratix_lcell 
Inst: un1_op2_reged_1[27]   un1_op2_reged_1_27_ stratix_lcell 
Inst: un1_op2_reged_1[25]   un1_op2_reged_1_25_ stratix_lcell 
Inst: un1_op2_reged_1[24]   un1_op2_reged_1_24_ stratix_lcell 
Inst: hilo_37_iv_0_a2_7_2_1[37]   hilo_37_iv_0_a2_7_2_1_37_ stratix_lcell 
Inst: hilo_15_1[56]   hilo_15_1_56_ stratix_lcell 
Inst: hilo_15_2[56]   hilo_15_2_56_ stratix_lcell 
Inst: hilo_15_2[46]   hilo_15_2_46_ stratix_lcell 
Inst: hilo_37_iv_0_a2_1[39]   hilo_37_iv_0_a2_1_39_ stratix_lcell 
Inst: hilo_15_2[45]   hilo_15_2_45_ stratix_lcell 
Inst: hilo_37_iv_0_a3_2[38]   hilo_37_iv_0_a3_2_38_ stratix_lcell 
Inst: hilo_37_iv_0_o5_0[0]   hilo_37_iv_0_o5_0_0_ stratix_lcell 
Inst: hilo_37_iv_0_a2_0[38]   hilo_37_iv_0_a2_0_38_ stratix_lcell 
Inst: hilo_15_2[35]   hilo_15_2_35_ stratix_lcell 
Inst: hilo_37_iv_0_a5_0[62]   hilo_37_iv_0_a5_0_62_ stratix_lcell 
Inst: hilo_15_2[55]   hilo_15_2_55_ stratix_lcell 
Inst: eqop2_2_32   eqop2_2_32_cZ stratix_lcell 
Inst: hilo_15_2[48]   hilo_15_2_48_ stratix_lcell 
Inst: un29_sign_0_o2_0   un29_sign_0_o2_0_cZ stratix_lcell 
Inst: un59_hilo_add32   un59_hilo_add32_cZ stratix_lcell 
Inst: un59_hilo_add31   un59_hilo_add31_cZ stratix_lcell 
Inst: un59_hilo_add30   un59_hilo_add30_cZ stratix_lcell 
Inst: un59_hilo_add29   un59_hilo_add29_cZ stratix_lcell 
Inst: un59_hilo_add28   un59_hilo_add28_cZ stratix_lcell 
Inst: un59_hilo_add27   un59_hilo_add27_cZ stratix_lcell 
Inst: un59_hilo_add26   un59_hilo_add26_cZ stratix_lcell 
Inst: un59_hilo_add25   un59_hilo_add25_cZ stratix_lcell 
Inst: un59_hilo_add24   un59_hilo_add24_cZ stratix_lcell 
Inst: un59_hilo_add23   un59_hilo_add23_cZ stratix_lcell 
Inst: un59_hilo_add22   un59_hilo_add22_cZ stratix_lcell 
Inst: un59_hilo_add21   un59_hilo_add21_cZ stratix_lcell 
Inst: un59_hilo_add20   un59_hilo_add20_cZ stratix_lcell 
Inst: un59_hilo_add19   un59_hilo_add19_cZ stratix_lcell 
Inst: un59_hilo_add18   un59_hilo_add18_cZ stratix_lcell 
Inst: un59_hilo_add17   un59_hilo_add17_cZ stratix_lcell 
Inst: un59_hilo_add16   un59_hilo_add16_cZ stratix_lcell 
Inst: un59_hilo_add15   un59_hilo_add15_cZ stratix_lcell 
Inst: un59_hilo_add14   un59_hilo_add14_cZ stratix_lcell 
Inst: un59_hilo_add13   un59_hilo_add13_cZ stratix_lcell 
Inst: un59_hilo_add12   un59_hilo_add12_cZ stratix_lcell 
Inst: un59_hilo_add11   un59_hilo_add11_cZ stratix_lcell 
Inst: un59_hilo_add10   un59_hilo_add10_cZ stratix_lcell 
Inst: un59_hilo_add9   un59_hilo_add9_cZ stratix_lcell 
Inst: un59_hilo_add8   un59_hilo_add8_cZ stratix_lcell 
Inst: un59_hilo_add7   un59_hilo_add7_cZ stratix_lcell 
Inst: un59_hilo_add6   un59_hilo_add6_cZ stratix_lcell 
Inst: un59_hilo_add5   un59_hilo_add5_cZ stratix_lcell 
Inst: un59_hilo_add4   un59_hilo_add4_cZ stratix_lcell 
Inst: un59_hilo_add3   un59_hilo_add3_cZ stratix_lcell 
Inst: un59_hilo_add2   un59_hilo_add2_cZ stratix_lcell 
Inst: un59_hilo_add1   un59_hilo_add1_cZ stratix_lcell 
Inst: un59_hilo_add0   un59_hilo_add0_cZ stratix_lcell 
Inst: un134_hilo[31]   un134_hilo_31_ stratix_lcell 
Inst: un134_hilo[30]   un134_hilo_30_ stratix_lcell 
Inst: un134_hilo[29]   un134_hilo_29_ stratix_lcell 
Inst: un134_hilo[28]   un134_hilo_28_ stratix_lcell 
Inst: un134_hilo[27]   un134_hilo_27_ stratix_lcell 
Inst: un134_hilo[26]   un134_hilo_26_ stratix_lcell 
Inst: un134_hilo[25]   un134_hilo_25_ stratix_lcell 
Inst: un134_hilo[24]   un134_hilo_24_ stratix_lcell 
Inst: un134_hilo[23]   un134_hilo_23_ stratix_lcell 
Inst: un134_hilo[22]   un134_hilo_22_ stratix_lcell 
Inst: un134_hilo[21]   un134_hilo_21_ stratix_lcell 
Inst: un134_hilo[20]   un134_hilo_20_ stratix_lcell 
Inst: un134_hilo[19]   un134_hilo_19_ stratix_lcell 
Inst: un134_hilo[18]   un134_hilo_18_ stratix_lcell 
Inst: un134_hilo[17]   un134_hilo_17_ stratix_lcell 
Inst: un134_hilo[16]   un134_hilo_16_ stratix_lcell 
Inst: un134_hilo[15]   un134_hilo_15_ stratix_lcell 
Inst: un134_hilo[14]   un134_hilo_14_ stratix_lcell 
Inst: un134_hilo[13]   un134_hilo_13_ stratix_lcell 
Inst: un134_hilo[12]   un134_hilo_12_ stratix_lcell 
Inst: un134_hilo[11]   un134_hilo_11_ stratix_lcell 
Inst: un134_hilo[10]   un134_hilo_10_ stratix_lcell 
Inst: un134_hilo[9]   un134_hilo_9_ stratix_lcell 
Inst: un134_hilo[8]   un134_hilo_8_ stratix_lcell 
Inst: un134_hilo[7]   un134_hilo_7_ stratix_lcell 
Inst: un134_hilo[6]   un134_hilo_6_ stratix_lcell 
Inst: un134_hilo[5]   un134_hilo_5_ stratix_lcell 
Inst: un134_hilo[4]   un134_hilo_4_ stratix_lcell 
Inst: un134_hilo[3]   un134_hilo_3_ stratix_lcell 
Inst: un134_hilo[2]   un134_hilo_2_ stratix_lcell 
Inst: un134_hilo[1]   un134_hilo_1_ stratix_lcell 
Inst: un134_hilo[0]   un134_hilo_0_ stratix_lcell 
Inst: nop2_reged[32]   nop2_reged_32_ stratix_lcell 
Inst: nop2_reged[31]   nop2_reged_31_ stratix_lcell 
Inst: nop2_reged[30]   nop2_reged_30_ stratix_lcell 
Inst: nop2_reged[29]   nop2_reged_29_ stratix_lcell 
Inst: nop2_reged[28]   nop2_reged_28_ stratix_lcell 
Inst: nop2_reged[27]   nop2_reged_27_ stratix_lcell 
Inst: nop2_reged[26]   nop2_reged_26_ stratix_lcell 
Inst: nop2_reged[25]   nop2_reged_25_ stratix_lcell 
Inst: nop2_reged[24]   nop2_reged_24_ stratix_lcell 
Inst: nop2_reged[23]   nop2_reged_23_ stratix_lcell 
Inst: nop2_reged[22]   nop2_reged_22_ stratix_lcell 
Inst: nop2_reged[21]   nop2_reged_21_ stratix_lcell 
Inst: nop2_reged[20]   nop2_reged_20_ stratix_lcell 
Inst: nop2_reged[19]   nop2_reged_19_ stratix_lcell 
Inst: nop2_reged[18]   nop2_reged_18_ stratix_lcell 
Inst: nop2_reged[17]   nop2_reged_17_ stratix_lcell 
Inst: nop2_reged[16]   nop2_reged_16_ stratix_lcell 
Inst: nop2_reged[15]   nop2_reged_15_ stratix_lcell 
Inst: nop2_reged[14]   nop2_reged_14_ stratix_lcell 
Inst: nop2_reged[13]   nop2_reged_13_ stratix_lcell 
Inst: nop2_reged[12]   nop2_reged_12_ stratix_lcell 
Inst: nop2_reged[11]   nop2_reged_11_ stratix_lcell 
Inst: nop2_reged[10]   nop2_reged_10_ stratix_lcell 
Inst: nop2_reged[9]   nop2_reged_9_ stratix_lcell 
Inst: nop2_reged[8]   nop2_reged_8_ stratix_lcell 
Inst: nop2_reged[7]   nop2_reged_7_ stratix_lcell 
Inst: nop2_reged[6]   nop2_reged_6_ stratix_lcell 
Inst: nop2_reged[5]   nop2_reged_5_ stratix_lcell 
Inst: nop2_reged[4]   nop2_reged_4_ stratix_lcell 
Inst: nop2_reged[3]   nop2_reged_3_ stratix_lcell 
Inst: nop2_reged[2]   nop2_reged_2_ stratix_lcell 
Inst: nop2_reged[1]   nop2_reged_1_ stratix_lcell 
Inst: nop2_reged[0]   nop2_reged_0_ stratix_lcell 
Inst: hilo_24_add32   hilo_24_add32_cZ stratix_lcell 
Inst: hilo_24_add31   hilo_24_add31_cZ stratix_lcell 
Inst: hilo_24_add30   hilo_24_add30_cZ stratix_lcell 
Inst: hilo_24_add29   hilo_24_add29_cZ stratix_lcell 
Inst: hilo_24_add28   hilo_24_add28_cZ stratix_lcell 
Inst: hilo_24_add27   hilo_24_add27_cZ stratix_lcell 
Inst: hilo_24_add26   hilo_24_add26_cZ stratix_lcell 
Inst: hilo_24_add25   hilo_24_add25_cZ stratix_lcell 
Inst: hilo_24_add24   hilo_24_add24_cZ stratix_lcell 
Inst: hilo_24_add23   hilo_24_add23_cZ stratix_lcell 
Inst: hilo_24_add22   hilo_24_add22_cZ stratix_lcell 
Inst: hilo_24_add21   hilo_24_add21_cZ stratix_lcell 
Inst: hilo_24_add20   hilo_24_add20_cZ stratix_lcell 
Inst: hilo_24_add19   hilo_24_add19_cZ stratix_lcell 
Inst: hilo_24_add18   hilo_24_add18_cZ stratix_lcell 
Inst: hilo_24_add17   hilo_24_add17_cZ stratix_lcell 
Inst: hilo_24_add16   hilo_24_add16_cZ stratix_lcell 
Inst: hilo_24_add15   hilo_24_add15_cZ stratix_lcell 
Inst: hilo_24_add14   hilo_24_add14_cZ stratix_lcell 
Inst: hilo_24_add13   hilo_24_add13_cZ stratix_lcell 
Inst: hilo_24_add12   hilo_24_add12_cZ stratix_lcell 
Inst: hilo_24_add11   hilo_24_add11_cZ stratix_lcell 
Inst: hilo_24_add10   hilo_24_add10_cZ stratix_lcell 
Inst: hilo_24_add9   hilo_24_add9_cZ stratix_lcell 
Inst: hilo_24_add8   hilo_24_add8_cZ stratix_lcell 
Inst: hilo_24_add7   hilo_24_add7_cZ stratix_lcell 
Inst: hilo_24_add6   hilo_24_add6_cZ stratix_lcell 
Inst: hilo_24_add5   hilo_24_add5_cZ stratix_lcell 
Inst: hilo_24_add4   hilo_24_add4_cZ stratix_lcell 
Inst: hilo_24_add3   hilo_24_add3_cZ stratix_lcell 
Inst: hilo_24_add2   hilo_24_add2_cZ stratix_lcell 
Inst: hilo_24_add1   hilo_24_add1_cZ stratix_lcell 
Inst: hilo_24_add0   hilo_24_add0_cZ stratix_lcell 
Inst: un50_hilo_add32   un50_hilo_add32_cZ stratix_lcell 
Inst: un50_hilo_add31   un50_hilo_add31_cZ stratix_lcell 
Inst: un50_hilo_add30   un50_hilo_add30_cZ stratix_lcell 
Inst: un50_hilo_add29   un50_hilo_add29_cZ stratix_lcell 
Inst: un50_hilo_add28   un50_hilo_add28_cZ stratix_lcell 
Inst: un50_hilo_add27   un50_hilo_add27_cZ stratix_lcell 
Inst: un50_hilo_add26   un50_hilo_add26_cZ stratix_lcell 
Inst: un50_hilo_add25   un50_hilo_add25_cZ stratix_lcell 
Inst: un50_hilo_add24   un50_hilo_add24_cZ stratix_lcell 
Inst: un50_hilo_add23   un50_hilo_add23_cZ stratix_lcell 
Inst: un50_hilo_add22   un50_hilo_add22_cZ stratix_lcell 
Inst: un50_hilo_add21   un50_hilo_add21_cZ stratix_lcell 
Inst: un50_hilo_add20   un50_hilo_add20_cZ stratix_lcell 
Inst: un50_hilo_add19   un50_hilo_add19_cZ stratix_lcell 
Inst: un50_hilo_add18   un50_hilo_add18_cZ stratix_lcell 
Inst: un50_hilo_add17   un50_hilo_add17_cZ stratix_lcell 
Inst: un50_hilo_add16   un50_hilo_add16_cZ stratix_lcell 
Inst: un50_hilo_add15   un50_hilo_add15_cZ stratix_lcell 
Inst: un50_hilo_add14   un50_hilo_add14_cZ stratix_lcell 
Inst: un50_hilo_add13   un50_hilo_add13_cZ stratix_lcell 
Inst: un50_hilo_add12   un50_hilo_add12_cZ stratix_lcell 
Inst: un50_hilo_add11   un50_hilo_add11_cZ stratix_lcell 
Inst: un50_hilo_add10   un50_hilo_add10_cZ stratix_lcell 
Inst: un50_hilo_add9   un50_hilo_add9_cZ stratix_lcell 
Inst: un50_hilo_add8   un50_hilo_add8_cZ stratix_lcell 
Inst: un50_hilo_add7   un50_hilo_add7_cZ stratix_lcell 
Inst: un50_hilo_add6   un50_hilo_add6_cZ stratix_lcell 
Inst: un50_hilo_add5   un50_hilo_add5_cZ stratix_lcell 
Inst: un50_hilo_add4   un50_hilo_add4_cZ stratix_lcell 
Inst: un50_hilo_add3   un50_hilo_add3_cZ stratix_lcell 
Inst: un50_hilo_add2   un50_hilo_add2_cZ stratix_lcell 
Inst: un50_hilo_add1   un50_hilo_add1_cZ stratix_lcell 
Inst: un50_hilo_add0   un50_hilo_add0_cZ stratix_lcell 
Inst: rst_c_i   rst_c_i_cZ inv 
Inst: hilo_1_sqmuxa_i_i   hilo_1_sqmuxa_i_i_cZ inv 
Net:  hilo_8[27]   hilo_8_Z[27] 
Net:  hilo_8[8]   hilo_8_Z[8] 
Net:  hilo_8[23]   hilo_8_Z[23] 
Net:  hilo_8[3]   hilo_8_Z[3] 
Net:  hilo_8[7]   hilo_8_Z[7] 
Net:  hilo_22[32]   hilo_22_Z[32] 
Net:  hilo_22[33]   hilo_22_Z[33] 
Net:  hilo_22[45]   hilo_22_Z[45] 
Net:  hilo_22[55]   hilo_22_Z[55] 
Net:  hilo_22[56]   hilo_22_Z[56] 
Net:  hilo_22[41]   hilo_22_Z[41] 
Net:  hilo_22[48]   hilo_22_Z[48] 
Net:  hilo_22[47]   hilo_22_Z[47] 
Net:  hilo_22[46]   hilo_22_Z[46] 
Net:  hilo_22[42]   hilo_22_Z[42] 
Net:  hilo_22[43]   hilo_22_Z[43] 
Net:  hilo_22[35]   hilo_22_Z[35] 
Net:  hilo_22[53]   hilo_22_Z[53] 
Net:  hilo_22[49]   hilo_22_Z[49] 
Net:  hilo_29[18]   hilo_29_Z[18] 
EndView muldiv_ff NoName

BeginView alu NoName
Inst: alu_out_0_a2[6]   alu_out_0_a2_6_ stratix_lcell 
Inst: alu_out_0_a2_a[6]   alu_out_0_a2_a_6_ stratix_lcell 
Inst: alu_out_0_a2[10]   alu_out_0_a2_10_ stratix_lcell 
Inst: alu_out_0_a2_a[10]   alu_out_0_a2_a_10_ stratix_lcell 
Inst: alu_out_0_a2_3[28]   alu_out_0_a2_3_28_ stratix_lcell 
Inst: alu_out_0_a2[28]   alu_out_0_a2_28_ stratix_lcell 
Inst: alu_out_0_a2_a[28]   alu_out_0_a2_a_28_ stratix_lcell 
Inst: alu_out_9_a2[0]   alu_out_9_a2_0_ stratix_lcell 
Inst: alu_out_9_a2_a[0]   alu_out_9_a2_a_0_ stratix_lcell 
Inst: alu_out_sn_m14_0_0   alu_out_sn_m14_0_0_cZ stratix_lcell 
Inst: alu_out_7_0[1]   alu_out_7_0_1_ stratix_lcell 
Inst: alu_out_7_0_a[1]   alu_out_7_0_a_1_ stratix_lcell 
Inst: alu_out_7_0_0_m2[4]   alu_out_7_0_0_m2_4_ stratix_lcell 
Inst: alu_out_7_0_0_m2_a[4]   alu_out_7_0_0_m2_a_4_ stratix_lcell 
Inst: alu_out_7_0_0_m2[3]   alu_out_7_0_0_m2_3_ stratix_lcell 
Inst: alu_out_7_0_0_m2_a[3]   alu_out_7_0_0_m2_a_3_ stratix_lcell 
Inst: alu_out_7_0_0_m2[5]   alu_out_7_0_0_m2_5_ stratix_lcell 
Inst: alu_out_7_0_0_m2_a[5]   alu_out_7_0_0_m2_a_5_ stratix_lcell 
Inst: alu_out_sn_m14_0_0_a4_0   alu_out_sn_m14_0_0_a4_0_cZ stratix_lcell 
Inst: alu_out_sn_m14_0_0_a4_0_a   alu_out_sn_m14_0_0_a4_0_a_cZ stratix_lcell 
Inst: alu_out_6_0[1]   alu_out_6_0_1_ stratix_lcell 
Inst: alu_out_6_0_a[1]   alu_out_6_0_a_1_ stratix_lcell 
Inst: alu_out_7_0_0_m4_0[3]   alu_out_7_0_0_m4_0_3_ stratix_lcell 
Inst: alu_out_7_0_0_m4_0_a[3]   alu_out_7_0_0_m4_0_a_3_ stratix_lcell 
Inst: alu_out_7_0_0_m4_0[4]   alu_out_7_0_0_m4_0_4_ stratix_lcell 
Inst: alu_out_7_0_0_m4_0[6]   alu_out_7_0_0_m4_0_6_ stratix_lcell 
Inst: alu_out_7_0_0_m4_0[10]   alu_out_7_0_0_m4_0_10_ stratix_lcell 
Inst: m97   m97_cZ stratix_lcell 
Inst: alu_out_7_0_0_m4_0[5]   alu_out_7_0_0_m4_0_5_ stratix_lcell 
Inst: alu_out_0_a3_0[3]   alu_out_0_a3_0_3_ stratix_lcell 
Inst: m11   m11_cZ stratix_lcell 
Inst: m11_a   m11_a_cZ stratix_lcell 
Inst: m16   m16_cZ stratix_lcell 
Inst: m16_a   m16_a_cZ stratix_lcell 
Inst: m21   m21_cZ stratix_lcell 
Inst: m21_a   m21_a_cZ stratix_lcell 
Inst: m26   m26_cZ stratix_lcell 
Inst: m26_a   m26_a_cZ stratix_lcell 
Inst: m31   m31_cZ stratix_lcell 
Inst: m31_a   m31_a_cZ stratix_lcell 
Inst: m36   m36_cZ stratix_lcell 
Inst: m36_a   m36_a_cZ stratix_lcell 
Inst: m41   m41_cZ stratix_lcell 
Inst: m41_a   m41_a_cZ stratix_lcell 
Inst: m46   m46_cZ stratix_lcell 
Inst: m46_a   m46_a_cZ stratix_lcell 
Inst: m51   m51_cZ stratix_lcell 
Inst: m51_a   m51_a_cZ stratix_lcell 
Inst: m56   m56_cZ stratix_lcell 
Inst: m56_a   m56_a_cZ stratix_lcell 
Inst: m61   m61_cZ stratix_lcell 
Inst: m61_a   m61_a_cZ stratix_lcell 
Inst: m66   m66_cZ stratix_lcell 
Inst: m66_a   m66_a_cZ stratix_lcell 
Inst: m76   m76_cZ stratix_lcell 
Inst: m76_a   m76_a_cZ stratix_lcell 
Inst: m81   m81_cZ stratix_lcell 
Inst: m81_a   m81_a_cZ stratix_lcell 
Inst: m86   m86_cZ stratix_lcell 
Inst: m86_a   m86_a_cZ stratix_lcell 
Inst: m91   m91_cZ stratix_lcell 
Inst: m91_a   m91_a_cZ stratix_lcell 
Inst: m96   m96_cZ stratix_lcell 
Inst: m96_a   m96_a_cZ stratix_lcell 
Inst: m101   m101_cZ stratix_lcell 
Inst: m101_a   m101_a_cZ stratix_lcell 
Inst: m112   m112_cZ stratix_lcell 
Inst: m112_a   m112_a_cZ stratix_lcell 
Inst: m117   m117_cZ stratix_lcell 
Inst: m117_a   m117_a_cZ stratix_lcell 
Inst: m122   m122_cZ stratix_lcell 
Inst: m122_a   m122_a_cZ stratix_lcell 
Inst: m127   m127_cZ stratix_lcell 
Inst: m127_a   m127_a_cZ stratix_lcell 
Inst: m7   m7_cZ stratix_lcell 
Inst: alu_out_9_a2_1_1[0]   alu_out_9_a2_1_1_0_ stratix_lcell 
Inst: m132   m132_cZ stratix_lcell 
Inst: m132_a   m132_a_cZ stratix_lcell 
Inst: m4   m4_cZ stratix_lcell 
Inst: m71   m71_cZ stratix_lcell 
Inst: m71_a   m71_a_cZ stratix_lcell 
Inst: alu_out_9_a2_0_1[0]   alu_out_9_a2_0_1_0_ stratix_lcell 
Inst: un1_b_1[0]   un1_b_1_0_ stratix_lcell 
Inst: un1_b_1[1]   un1_b_1_1_ stratix_lcell 
Inst: un1_b_1[2]   un1_b_1_2_ stratix_lcell 
Inst: un1_b_1[3]   un1_b_1_3_ stratix_lcell 
Inst: un1_b_1[4]   un1_b_1_4_ stratix_lcell 
Inst: un1_b_1[5]   un1_b_1_5_ stratix_lcell 
Inst: un1_b_1[6]   un1_b_1_6_ stratix_lcell 
Inst: un1_b_1[7]   un1_b_1_7_ stratix_lcell 
Inst: un1_b_1[8]   un1_b_1_8_ stratix_lcell 
Inst: un1_b_1[9]   un1_b_1_9_ stratix_lcell 
Inst: un1_b_1[10]   un1_b_1_10_ stratix_lcell 
Inst: un1_b_1[11]   un1_b_1_11_ stratix_lcell 
Inst: un1_b_1[12]   un1_b_1_12_ stratix_lcell 
Inst: un1_b_1[13]   un1_b_1_13_ stratix_lcell 
Inst: un1_b_1[14]   un1_b_1_14_ stratix_lcell 
Inst: un1_b_1[15]   un1_b_1_15_ stratix_lcell 
Inst: un1_b_1[16]   un1_b_1_16_ stratix_lcell 
Inst: un1_b_1[17]   un1_b_1_17_ stratix_lcell 
Inst: un1_b_1[18]   un1_b_1_18_ stratix_lcell 
Inst: un1_b_1[19]   un1_b_1_19_ stratix_lcell 
Inst: un1_b_1[20]   un1_b_1_20_ stratix_lcell 
Inst: un1_b_1[21]   un1_b_1_21_ stratix_lcell 
Inst: un1_b_1[22]   un1_b_1_22_ stratix_lcell 
Inst: un1_b_1[23]   un1_b_1_23_ stratix_lcell 
Inst: un1_b_1[24]   un1_b_1_24_ stratix_lcell 
Inst: un1_b_1[25]   un1_b_1_25_ stratix_lcell 
Inst: un1_b_1[26]   un1_b_1_26_ stratix_lcell 
Inst: un1_b_1[27]   un1_b_1_27_ stratix_lcell 
Inst: un1_b_1[28]   un1_b_1_28_ stratix_lcell 
Inst: un1_b_1[29]   un1_b_1_29_ stratix_lcell 
Inst: un1_b_1[30]   un1_b_1_30_ stratix_lcell 
Inst: un1_b_1[31]   un1_b_1_31_ stratix_lcell 
Inst: m1   m1_cZ stratix_lcell 
Inst: m5   m5_cZ stratix_lcell 
Inst: m13   m13_cZ stratix_lcell 
Inst: m18   m18_cZ stratix_lcell 
Inst: m23   m23_cZ stratix_lcell 
Inst: m28   m28_cZ stratix_lcell 
Inst: m33   m33_cZ stratix_lcell 
Inst: m38   m38_cZ stratix_lcell 
Inst: m43   m43_cZ stratix_lcell 
Inst: m48   m48_cZ stratix_lcell 
Inst: m53   m53_cZ stratix_lcell 
Inst: m58   m58_cZ stratix_lcell 
Inst: m63   m63_cZ stratix_lcell 
Inst: m73   m73_cZ stratix_lcell 
Inst: m78   m78_cZ stratix_lcell 
Inst: m83   m83_cZ stratix_lcell 
Inst: m88   m88_cZ stratix_lcell 
Inst: m98   m98_cZ stratix_lcell 
Inst: m109   m109_cZ stratix_lcell 
Inst: m114   m114_cZ stratix_lcell 
Inst: m119   m119_cZ stratix_lcell 
Inst: m124   m124_cZ stratix_lcell 
Inst: m129   m129_cZ stratix_lcell 
Inst: m9   m9_cZ stratix_lcell 
Inst: alu_out_7_0_0_o3[3]   alu_out_7_0_0_o3_3_ stratix_lcell 
Inst: alu_out_sn_m14_0_0_a4   alu_out_sn_m14_0_0_a4_cZ stratix_lcell 
Inst: m107   m107_cZ stratix_lcell 
Inst: sum13_0_a2   sum13_0_a2_cZ stratix_lcell 
Inst: m68   m68_cZ stratix_lcell 
Inst: alu_out_0_a3[28]   alu_out_0_a3_28_ stratix_lcell 
Inst: un1_a_add31   un1_a_add31_cZ stratix_lcell 
Inst: un1_a_add30   un1_a_add30_cZ stratix_lcell 
Inst: un1_a_add29   un1_a_add29_cZ stratix_lcell 
Inst: un1_a_add28   un1_a_add28_cZ stratix_lcell 
Inst: un1_a_add27   un1_a_add27_cZ stratix_lcell 
Inst: un1_a_add26   un1_a_add26_cZ stratix_lcell 
Inst: un1_a_add25   un1_a_add25_cZ stratix_lcell 
Inst: un1_a_add24   un1_a_add24_cZ stratix_lcell 
Inst: un1_a_add23   un1_a_add23_cZ stratix_lcell 
Inst: un1_a_add22   un1_a_add22_cZ stratix_lcell 
Inst: un1_a_add21   un1_a_add21_cZ stratix_lcell 
Inst: un1_a_add20   un1_a_add20_cZ stratix_lcell 
Inst: un1_a_add19   un1_a_add19_cZ stratix_lcell 
Inst: un1_a_add18   un1_a_add18_cZ stratix_lcell 
Inst: un1_a_add17   un1_a_add17_cZ stratix_lcell 
Inst: un1_a_add16   un1_a_add16_cZ stratix_lcell 
Inst: un1_a_add15   un1_a_add15_cZ stratix_lcell 
Inst: un1_a_add14   un1_a_add14_cZ stratix_lcell 
Inst: un1_a_add13   un1_a_add13_cZ stratix_lcell 
Inst: un1_a_add12   un1_a_add12_cZ stratix_lcell 
Inst: un1_a_add11   un1_a_add11_cZ stratix_lcell 
Inst: un1_a_add10   un1_a_add10_cZ stratix_lcell 
Inst: un1_a_add9   un1_a_add9_cZ stratix_lcell 
Inst: un1_a_add8   un1_a_add8_cZ stratix_lcell 
Inst: un1_a_add7   un1_a_add7_cZ stratix_lcell 
Inst: un1_a_add6   un1_a_add6_cZ stratix_lcell 
Inst: un1_a_add5   un1_a_add5_cZ stratix_lcell 
Inst: un1_a_add4   un1_a_add4_cZ stratix_lcell 
Inst: un1_a_add3   un1_a_add3_cZ stratix_lcell 
Inst: un1_a_add2   un1_a_add2_cZ stratix_lcell 
Inst: un1_a_add1   un1_a_add1_cZ stratix_lcell 
Inst: un1_a_add0   un1_a_add0_cZ stratix_lcell 
Inst: sum_add32   sum_add32_cZ stratix_lcell 
Inst: un19_alu_out.lt31   un19_alu_out_lt31 stratix_lcell 
Inst: un19_alu_out.lt30   un19_alu_out_lt30 stratix_lcell 
Inst: un19_alu_out.lt29   un19_alu_out_lt29 stratix_lcell 
Inst: un19_alu_out.lt28   un19_alu_out_lt28 stratix_lcell 
Inst: un19_alu_out.lt27   un19_alu_out_lt27 stratix_lcell 
Inst: un19_alu_out.lt26   un19_alu_out_lt26 stratix_lcell 
Inst: un19_alu_out.lt25   un19_alu_out_lt25 stratix_lcell 
Inst: un19_alu_out.lt24   un19_alu_out_lt24 stratix_lcell 
Inst: un19_alu_out.lt23   un19_alu_out_lt23 stratix_lcell 
Inst: un19_alu_out.lt22   un19_alu_out_lt22 stratix_lcell 
Inst: un19_alu_out.lt21   un19_alu_out_lt21 stratix_lcell 
Inst: un19_alu_out.lt20   un19_alu_out_lt20 stratix_lcell 
Inst: un19_alu_out.lt19   un19_alu_out_lt19 stratix_lcell 
Inst: un19_alu_out.lt18   un19_alu_out_lt18 stratix_lcell 
Inst: un19_alu_out.lt17   un19_alu_out_lt17 stratix_lcell 
Inst: un19_alu_out.lt16   un19_alu_out_lt16 stratix_lcell 
Inst: un19_alu_out.lt15   un19_alu_out_lt15 stratix_lcell 
Inst: un19_alu_out.lt14   un19_alu_out_lt14 stratix_lcell 
Inst: un19_alu_out.lt13   un19_alu_out_lt13 stratix_lcell 
Inst: un19_alu_out.lt12   un19_alu_out_lt12 stratix_lcell 
Inst: un19_alu_out.lt11   un19_alu_out_lt11 stratix_lcell 
Inst: un19_alu_out.lt10   un19_alu_out_lt10 stratix_lcell 
Inst: un19_alu_out.lt9   un19_alu_out_lt9 stratix_lcell 
Inst: un19_alu_out.lt8   un19_alu_out_lt8 stratix_lcell 
Inst: un19_alu_out.lt7   un19_alu_out_lt7 stratix_lcell 
Inst: un19_alu_out.lt6   un19_alu_out_lt6 stratix_lcell 
Inst: un19_alu_out.lt5   un19_alu_out_lt5 stratix_lcell 
Inst: un19_alu_out.lt4   un19_alu_out_lt4 stratix_lcell 
Inst: un19_alu_out.lt3   un19_alu_out_lt3 stratix_lcell 
Inst: un19_alu_out.lt2   un19_alu_out_lt2 stratix_lcell 
Inst: un19_alu_out.lt1   un19_alu_out_lt1 stratix_lcell 
Inst: un19_alu_out.lt0   un19_alu_out_lt0 stratix_lcell 
EndView alu NoName

BeginView shifter_tak NoName
Inst: shift_out_85[31]   shift_out_85_31_ stratix_lcell 
Inst: shift_out_85_c[31]   shift_out_85_c_31_ stratix_lcell 
Inst: shift_out_85[29]   shift_out_85_29_ stratix_lcell 
Inst: shift_out_85_c[29]   shift_out_85_c_29_ stratix_lcell 
Inst: shift_out_85[30]   shift_out_85_30_ stratix_lcell 
Inst: shift_out_85_c[30]   shift_out_85_c_30_ stratix_lcell 
Inst: shift_out_74[3]   shift_out_74_3_ stratix_lcell 
Inst: shift_out_74_c[3]   shift_out_74_c_3_ stratix_lcell 
Inst: shift_out_74[4]   shift_out_74_4_ stratix_lcell 
Inst: shift_out_74_c[4]   shift_out_74_c_4_ stratix_lcell 
Inst: shift_out_sn_m31_i   shift_out_sn_m31_i_cZ stratix_lcell 
Inst: shift_out_sn_m31_i_a   shift_out_sn_m31_i_a_cZ stratix_lcell 
Inst: shift_out_sn_m25_0   shift_out_sn_m25_0_cZ stratix_lcell 
Inst: shift_out_sn_m25_0_a   shift_out_sn_m25_0_a_cZ stratix_lcell 
Inst: shift_out_92[31]   shift_out_92_31_ stratix_lcell 
Inst: shift_out[0]   shift_out_0_ stratix_lcell 
Inst: shift_out_a[0]   shift_out_a_0_ stratix_lcell 
Inst: shift_out[10]   shift_out_10_ stratix_lcell 
Inst: shift_out[30]   shift_out_30_ stratix_lcell 
Inst: shift_out_a[30]   shift_out_a_30_ stratix_lcell 
Inst: shift_out[5]   shift_out_5_ stratix_lcell 
Inst: shift_out_a[5]   shift_out_a_5_ stratix_lcell 
Inst: shift_out_sn_m25_0_a5_0   shift_out_sn_m25_0_a5_0_cZ stratix_lcell 
Inst: shift_out_92[19]   shift_out_92_19_ stratix_lcell 
Inst: shift_out_92_a[19]   shift_out_92_a_19_ stratix_lcell 
Inst: shift_out_92[18]   shift_out_92_18_ stratix_lcell 
Inst: shift_out_92_a[18]   shift_out_92_a_18_ stratix_lcell 
Inst: shift_out_92[17]   shift_out_92_17_ stratix_lcell 
Inst: shift_out_92_a[17]   shift_out_92_a_17_ stratix_lcell 
Inst: shift_out_92_d[31]   shift_out_92_d_31_ stratix_lcell 
Inst: shift_out_92_d_a[31]   shift_out_92_d_a_31_ stratix_lcell 
Inst: shift_out_92[10]   shift_out_92_10_ stratix_lcell 
Inst: shift_out_92_a[10]   shift_out_92_a_10_ stratix_lcell 
Inst: shift_out_92_d[24]   shift_out_92_d_24_ stratix_lcell 
Inst: shift_out_92_d_a[24]   shift_out_92_d_a_24_ stratix_lcell 
Inst: shift_out_92_d[29]   shift_out_92_d_29_ stratix_lcell 
Inst: shift_out_92_d_a[29]   shift_out_92_d_a_29_ stratix_lcell 
Inst: shift_out_92_d[26]   shift_out_92_d_26_ stratix_lcell 
Inst: shift_out_92_d_a[26]   shift_out_92_d_a_26_ stratix_lcell 
Inst: shift_out_92[6]   shift_out_92_6_ stratix_lcell 
Inst: shift_out[3]   shift_out_3_ stratix_lcell 
Inst: shift_out_a[3]   shift_out_a_3_ stratix_lcell 
Inst: shift_out[4]   shift_out_4_ stratix_lcell 
Inst: shift_out_a[4]   shift_out_a_4_ stratix_lcell 
Inst: shift_out_92_d[11]   shift_out_92_d_11_ stratix_lcell 
Inst: shift_out_92_d[21]   shift_out_92_d_21_ stratix_lcell 
Inst: shift_out_92_d_a[21]   shift_out_92_d_a_21_ stratix_lcell 
Inst: shift_out_92_d[9]   shift_out_92_d_9_ stratix_lcell 
Inst: shift_out_92_d_a[9]   shift_out_92_d_a_9_ stratix_lcell 
Inst: shift_out_92_d[8]   shift_out_92_d_8_ stratix_lcell 
Inst: shift_out_92_d_a[8]   shift_out_92_d_a_8_ stratix_lcell 
Inst: shift_out_92_d[23]   shift_out_92_d_23_ stratix_lcell 
Inst: shift_out_92_d_a[23]   shift_out_92_d_a_23_ stratix_lcell 
Inst: shift_out_92_d[22]   shift_out_92_d_22_ stratix_lcell 
Inst: shift_out_92_d_a[22]   shift_out_92_d_a_22_ stratix_lcell 
Inst: shift_out_92_d[19]   shift_out_92_d_19_ stratix_lcell 
Inst: shift_out_92_d_a[19]   shift_out_92_d_a_19_ stratix_lcell 
Inst: shift_out_92_d[18]   shift_out_92_d_18_ stratix_lcell 
Inst: shift_out_92_d_a[18]   shift_out_92_d_a_18_ stratix_lcell 
Inst: shift_out_92_d[17]   shift_out_92_d_17_ stratix_lcell 
Inst: shift_out_92_d_a[17]   shift_out_92_d_a_17_ stratix_lcell 
Inst: shift_out_92_d[16]   shift_out_92_d_16_ stratix_lcell 
Inst: shift_out_92_d_a[16]   shift_out_92_d_a_16_ stratix_lcell 
Inst: shift_out_92_d[27]   shift_out_92_d_27_ stratix_lcell 
Inst: shift_out_92_d_a[27]   shift_out_92_d_a_27_ stratix_lcell 
Inst: shift_out_92_d[25]   shift_out_92_d_25_ stratix_lcell 
Inst: shift_out_92_d_a[25]   shift_out_92_d_a_25_ stratix_lcell 
Inst: shift_out_92_d[28]   shift_out_92_d_28_ stratix_lcell 
Inst: shift_out_92_d_a[28]   shift_out_92_d_a_28_ stratix_lcell 
Inst: shift_out_92_d[30]   shift_out_92_d_30_ stratix_lcell 
Inst: shift_out_92_d_a[30]   shift_out_92_d_a_30_ stratix_lcell 
Inst: shift_out_92_d[20]   shift_out_92_d_20_ stratix_lcell 
Inst: shift_out_92_d_a[20]   shift_out_92_d_a_20_ stratix_lcell 
Inst: shift_out_84[26]   shift_out_84_26_ stratix_lcell 
Inst: shift_out_84_a[26]   shift_out_84_a_26_ stratix_lcell 
Inst: shift_out_84[29]   shift_out_84_29_ stratix_lcell 
Inst: shift_out_84_a[29]   shift_out_84_a_29_ stratix_lcell 
Inst: shift_out_84[31]   shift_out_84_31_ stratix_lcell 
Inst: shift_out_sn_m25_0_a5_1   shift_out_sn_m25_0_a5_1_cZ stratix_lcell 
Inst: shift_out_sn_b10_0   shift_out_sn_b10_0_cZ stratix_lcell 
Inst: shift_out_sn_m17_0   shift_out_sn_m17_0_cZ stratix_lcell 
Inst: shift_out_84[24]   shift_out_84_24_ stratix_lcell 
Inst: shift_out_84_a[24]   shift_out_84_a_24_ stratix_lcell 
Inst: shift_out_75[31]   shift_out_75_31_ stratix_lcell 
Inst: shift_out_75_a[31]   shift_out_75_a_31_ stratix_lcell 
Inst: shift_out_92_d[15]   shift_out_92_d_15_ stratix_lcell 
Inst: shift_out_92_d_a[15]   shift_out_92_d_a_15_ stratix_lcell 
Inst: shift_out_92_d[14]   shift_out_92_d_14_ stratix_lcell 
Inst: shift_out_92_d_a[14]   shift_out_92_d_a_14_ stratix_lcell 
Inst: shift_out_92_d[13]   shift_out_92_d_13_ stratix_lcell 
Inst: shift_out_92_d_a[13]   shift_out_92_d_a_13_ stratix_lcell 
Inst: shift_out_92_d[12]   shift_out_92_d_12_ stratix_lcell 
Inst: shift_out_92_d_a[12]   shift_out_92_d_a_12_ stratix_lcell 
Inst: shift_out_75[29]   shift_out_75_29_ stratix_lcell 
Inst: shift_out_84[16]   shift_out_84_16_ stratix_lcell 
Inst: shift_out_84[17]   shift_out_84_17_ stratix_lcell 
Inst: shift_out_84[18]   shift_out_84_18_ stratix_lcell 
Inst: shift_out_84[19]   shift_out_84_19_ stratix_lcell 
Inst: shift_out_84_a[19]   shift_out_84_a_19_ stratix_lcell 
Inst: shift_out_84[20]   shift_out_84_20_ stratix_lcell 
Inst: shift_out_84_a[20]   shift_out_84_a_20_ stratix_lcell 
Inst: shift_out_84[25]   shift_out_84_25_ stratix_lcell 
Inst: shift_out_84[27]   shift_out_84_27_ stratix_lcell 
Inst: shift_out_84[28]   shift_out_84_28_ stratix_lcell 
Inst: shift_out_84[30]   shift_out_84_30_ stratix_lcell 
Inst: shift_out_84_a[30]   shift_out_84_a_30_ stratix_lcell 
Inst: shift_out_86[0]   shift_out_86_0_ stratix_lcell 
Inst: shift_out_86_a[0]   shift_out_86_a_0_ stratix_lcell 
Inst: shift_out_86[1]   shift_out_86_1_ stratix_lcell 
Inst: shift_out_86_a[1]   shift_out_86_a_1_ stratix_lcell 
Inst: shift_out_86[2]   shift_out_86_2_ stratix_lcell 
Inst: shift_out_86_a[2]   shift_out_86_a_2_ stratix_lcell 
Inst: shift_out_86[6]   shift_out_86_6_ stratix_lcell 
Inst: shift_out_86_a[6]   shift_out_86_a_6_ stratix_lcell 
Inst: shift_out_86[7]   shift_out_86_7_ stratix_lcell 
Inst: shift_out_86_a[7]   shift_out_86_a_7_ stratix_lcell 
Inst: shift_out_86[8]   shift_out_86_8_ stratix_lcell 
Inst: shift_out_86_a[8]   shift_out_86_a_8_ stratix_lcell 
Inst: shift_out_86[9]   shift_out_86_9_ stratix_lcell 
Inst: shift_out_86_a[9]   shift_out_86_a_9_ stratix_lcell 
Inst: shift_out_86[10]   shift_out_86_10_ stratix_lcell 
Inst: shift_out_86_a[10]   shift_out_86_a_10_ stratix_lcell 
Inst: shift_out_86[16]   shift_out_86_16_ stratix_lcell 
Inst: shift_out_86_a[16]   shift_out_86_a_16_ stratix_lcell 
Inst: shift_out_89[4]   shift_out_89_4_ stratix_lcell 
Inst: shift_out_89[6]   shift_out_89_6_ stratix_lcell 
Inst: shift_out_89_a[6]   shift_out_89_a_6_ stratix_lcell 
Inst: shift_out_89[7]   shift_out_89_7_ stratix_lcell 
Inst: shift_out_89_a[7]   shift_out_89_a_7_ stratix_lcell 
Inst: shift_out_89[8]   shift_out_89_8_ stratix_lcell 
Inst: shift_out_89_a[8]   shift_out_89_a_8_ stratix_lcell 
Inst: shift_out_89[9]   shift_out_89_9_ stratix_lcell 
Inst: shift_out_89_a[9]   shift_out_89_a_9_ stratix_lcell 
Inst: shift_out_89[10]   shift_out_89_10_ stratix_lcell 
Inst: shift_out_89_a[10]   shift_out_89_a_10_ stratix_lcell 
Inst: shift_out_89[11]   shift_out_89_11_ stratix_lcell 
Inst: shift_out_89_a[11]   shift_out_89_a_11_ stratix_lcell 
Inst: shift_out_89[12]   shift_out_89_12_ stratix_lcell 
Inst: shift_out_89_a[12]   shift_out_89_a_12_ stratix_lcell 
Inst: shift_out_89[13]   shift_out_89_13_ stratix_lcell 
Inst: shift_out_89_a[13]   shift_out_89_a_13_ stratix_lcell 
Inst: shift_out_89[14]   shift_out_89_14_ stratix_lcell 
Inst: shift_out_89_a[14]   shift_out_89_a_14_ stratix_lcell 
Inst: shift_out_89[15]   shift_out_89_15_ stratix_lcell 
Inst: shift_out_89_a[15]   shift_out_89_a_15_ stratix_lcell 
Inst: shift_out_89[16]   shift_out_89_16_ stratix_lcell 
Inst: shift_out_89_a[16]   shift_out_89_a_16_ stratix_lcell 
Inst: shift_out_89[17]   shift_out_89_17_ stratix_lcell 
Inst: shift_out_89_a[17]   shift_out_89_a_17_ stratix_lcell 
Inst: shift_out_89[18]   shift_out_89_18_ stratix_lcell 
Inst: shift_out_89_a[18]   shift_out_89_a_18_ stratix_lcell 
Inst: shift_out_89[19]   shift_out_89_19_ stratix_lcell 
Inst: shift_out_89_a[19]   shift_out_89_a_19_ stratix_lcell 
Inst: shift_out_89[20]   shift_out_89_20_ stratix_lcell 
Inst: shift_out_89_a[20]   shift_out_89_a_20_ stratix_lcell 
Inst: shift_out_89[22]   shift_out_89_22_ stratix_lcell 
Inst: shift_out_89[23]   shift_out_89_23_ stratix_lcell 
Inst: shift_out_89_a[23]   shift_out_89_a_23_ stratix_lcell 
Inst: shift_out_89[25]   shift_out_89_25_ stratix_lcell 
Inst: shift_out_89_a[25]   shift_out_89_a_25_ stratix_lcell 
Inst: shift_out_89[26]   shift_out_89_26_ stratix_lcell 
Inst: shift_out_89_a[26]   shift_out_89_a_26_ stratix_lcell 
Inst: shift_out_89[27]   shift_out_89_27_ stratix_lcell 
Inst: shift_out_89_a[27]   shift_out_89_a_27_ stratix_lcell 
Inst: shift_out_89[28]   shift_out_89_28_ stratix_lcell 
Inst: shift_out_91[0]   shift_out_91_0_ stratix_lcell 
Inst: shift_out_91_a[0]   shift_out_91_a_0_ stratix_lcell 
Inst: shift_out_91[1]   shift_out_91_1_ stratix_lcell 
Inst: shift_out_91_a[1]   shift_out_91_a_1_ stratix_lcell 
Inst: shift_out_91[2]   shift_out_91_2_ stratix_lcell 
Inst: shift_out_91_a[2]   shift_out_91_a_2_ stratix_lcell 
Inst: shift_out_91[3]   shift_out_91_3_ stratix_lcell 
Inst: shift_out_91_a[3]   shift_out_91_a_3_ stratix_lcell 
Inst: shift_out_91[4]   shift_out_91_4_ stratix_lcell 
Inst: shift_out_91_a[4]   shift_out_91_a_4_ stratix_lcell 
Inst: shift_out_91[6]   shift_out_91_6_ stratix_lcell 
Inst: shift_out_91_a[6]   shift_out_91_a_6_ stratix_lcell 
Inst: shift_out_91[7]   shift_out_91_7_ stratix_lcell 
Inst: shift_out_91_a[7]   shift_out_91_a_7_ stratix_lcell 
Inst: shift_out_91[8]   shift_out_91_8_ stratix_lcell 
Inst: shift_out_91_a[8]   shift_out_91_a_8_ stratix_lcell 
Inst: shift_out_91[9]   shift_out_91_9_ stratix_lcell 
Inst: shift_out_91_a[9]   shift_out_91_a_9_ stratix_lcell 
Inst: shift_out_91[10]   shift_out_91_10_ stratix_lcell 
Inst: shift_out_91_a[10]   shift_out_91_a_10_ stratix_lcell 
Inst: shift_out_91[11]   shift_out_91_11_ stratix_lcell 
Inst: shift_out_91_a[11]   shift_out_91_a_11_ stratix_lcell 
Inst: shift_out_sn_b9_0   shift_out_sn_b9_0_cZ stratix_lcell 
Inst: shift_out_36[31]   shift_out_36_31_ stratix_lcell 
Inst: shift_out_89[21]   shift_out_89_21_ stratix_lcell 
Inst: shift_out_89_a[21]   shift_out_89_a_21_ stratix_lcell 
Inst: shift_out_84[21]   shift_out_84_21_ stratix_lcell 
Inst: shift_out_91[5]   shift_out_91_5_ stratix_lcell 
Inst: shift_out_91_a[5]   shift_out_91_a_5_ stratix_lcell 
Inst: shift_out_89[24]   shift_out_89_24_ stratix_lcell 
Inst: shift_out_89_a[24]   shift_out_89_a_24_ stratix_lcell 
Inst: shift_out_89[5]   shift_out_89_5_ stratix_lcell 
Inst: shift_out_89_a[5]   shift_out_89_a_5_ stratix_lcell 
Inst: shift_out_86[5]   shift_out_86_5_ stratix_lcell 
Inst: shift_out_86_a[5]   shift_out_86_a_5_ stratix_lcell 
Inst: shift_out586   shift_out586_cZ stratix_lcell 
Inst: shift_out588   shift_out588_cZ stratix_lcell 
Inst: shift_out_87[5]   shift_out_87_5_ stratix_lcell 
Inst: shift_out_85[24]   shift_out_85_24_ stratix_lcell 
Inst: shift_out_85_a[24]   shift_out_85_a_24_ stratix_lcell 
Inst: shift_out_87[21]   shift_out_87_21_ stratix_lcell 
Inst: shift_out_85[23]   shift_out_85_23_ stratix_lcell 
Inst: shift_out_85_a[23]   shift_out_85_a_23_ stratix_lcell 
Inst: shift_out_85[22]   shift_out_85_22_ stratix_lcell 
Inst: shift_out_87[22]   shift_out_87_22_ stratix_lcell 
Inst: shift_out_87[20]   shift_out_87_20_ stratix_lcell 
Inst: shift_out_87[19]   shift_out_87_19_ stratix_lcell 
Inst: shift_out_87[18]   shift_out_87_18_ stratix_lcell 
Inst: shift_out_87[17]   shift_out_87_17_ stratix_lcell 
Inst: shift_out_87[16]   shift_out_87_16_ stratix_lcell 
Inst: shift_out_87[15]   shift_out_87_15_ stratix_lcell 
Inst: shift_out_87[14]   shift_out_87_14_ stratix_lcell 
Inst: shift_out_87[13]   shift_out_87_13_ stratix_lcell 
Inst: shift_out_87[12]   shift_out_87_12_ stratix_lcell 
Inst: shift_out_87[11]   shift_out_87_11_ stratix_lcell 
Inst: shift_out_87[10]   shift_out_87_10_ stratix_lcell 
Inst: shift_out_87[9]   shift_out_87_9_ stratix_lcell 
Inst: shift_out_87[8]   shift_out_87_8_ stratix_lcell 
Inst: shift_out_87[7]   shift_out_87_7_ stratix_lcell 
Inst: shift_out_87[6]   shift_out_87_6_ stratix_lcell 
Inst: shift_out_85[4]   shift_out_85_4_ stratix_lcell 
Inst: shift_out_87[4]   shift_out_87_4_ stratix_lcell 
Inst: shift_out_85[28]   shift_out_85_28_ stratix_lcell 
Inst: shift_out_85_a[28]   shift_out_85_a_28_ stratix_lcell 
Inst: shift_out_85[27]   shift_out_85_27_ stratix_lcell 
Inst: shift_out_85_a[27]   shift_out_85_a_27_ stratix_lcell 
Inst: shift_out_85[26]   shift_out_85_26_ stratix_lcell 
Inst: shift_out_85_a[26]   shift_out_85_a_26_ stratix_lcell 
Inst: shift_out_85[25]   shift_out_85_25_ stratix_lcell 
Inst: shift_out_85_a[25]   shift_out_85_a_25_ stratix_lcell 
Inst: shift_out_77[31]   shift_out_77_31_ stratix_lcell 
Inst: shift_out_74[0]   shift_out_74_0_ stratix_lcell 
Inst: shift_out_74_a[0]   shift_out_74_a_0_ stratix_lcell 
Inst: shift_out_74[1]   shift_out_74_1_ stratix_lcell 
Inst: shift_out_74_a[1]   shift_out_74_a_1_ stratix_lcell 
Inst: shift_out_74[2]   shift_out_74_2_ stratix_lcell 
Inst: shift_out_74_a[2]   shift_out_74_a_2_ stratix_lcell 
Inst: shift_out_74[6]   shift_out_74_6_ stratix_lcell 
Inst: shift_out_74_a[6]   shift_out_74_a_6_ stratix_lcell 
Inst: shift_out_74[7]   shift_out_74_7_ stratix_lcell 
Inst: shift_out_74_a[7]   shift_out_74_a_7_ stratix_lcell 
Inst: shift_out_74[8]   shift_out_74_8_ stratix_lcell 
Inst: shift_out_74[9]   shift_out_74_9_ stratix_lcell 
Inst: shift_out_74_a[9]   shift_out_74_a_9_ stratix_lcell 
Inst: shift_out_74[10]   shift_out_74_10_ stratix_lcell 
Inst: shift_out_75[25]   shift_out_75_25_ stratix_lcell 
Inst: shift_out_75_a[25]   shift_out_75_a_25_ stratix_lcell 
Inst: shift_out_75[27]   shift_out_75_27_ stratix_lcell 
Inst: shift_out_75[28]   shift_out_75_28_ stratix_lcell 
Inst: shift_out_75_a[28]   shift_out_75_a_28_ stratix_lcell 
Inst: shift_out_76[0]   shift_out_76_0_ stratix_lcell 
Inst: shift_out_76_a[0]   shift_out_76_a_0_ stratix_lcell 
Inst: shift_out_76[1]   shift_out_76_1_ stratix_lcell 
Inst: shift_out_76_a[1]   shift_out_76_a_1_ stratix_lcell 
Inst: shift_out_76[2]   shift_out_76_2_ stratix_lcell 
Inst: shift_out_76_a[2]   shift_out_76_a_2_ stratix_lcell 
Inst: shift_out_76[3]   shift_out_76_3_ stratix_lcell 
Inst: shift_out_76_a[3]   shift_out_76_a_3_ stratix_lcell 
Inst: shift_out_77[16]   shift_out_77_16_ stratix_lcell 
Inst: shift_out_77_a[16]   shift_out_77_a_16_ stratix_lcell 
Inst: shift_out_77[18]   shift_out_77_18_ stratix_lcell 
Inst: shift_out_77_a[18]   shift_out_77_a_18_ stratix_lcell 
Inst: shift_out_77[21]   shift_out_77_21_ stratix_lcell 
Inst: shift_out_77_a[21]   shift_out_77_a_21_ stratix_lcell 
Inst: shift_out_77[23]   shift_out_77_23_ stratix_lcell 
Inst: shift_out_77_a[23]   shift_out_77_a_23_ stratix_lcell 
Inst: shift_out_77[25]   shift_out_77_25_ stratix_lcell 
Inst: shift_out_77_a[25]   shift_out_77_a_25_ stratix_lcell 
Inst: shift_out_77[26]   shift_out_77_26_ stratix_lcell 
Inst: shift_out_77_a[26]   shift_out_77_a_26_ stratix_lcell 
Inst: shift_out_77[27]   shift_out_77_27_ stratix_lcell 
Inst: shift_out_77_a[27]   shift_out_77_a_27_ stratix_lcell 
Inst: shift_out_77[28]   shift_out_77_28_ stratix_lcell 
Inst: shift_out_77_a[28]   shift_out_77_a_28_ stratix_lcell 
Inst: shift_out_77[30]   shift_out_77_30_ stratix_lcell 
Inst: shift_out_83[17]   shift_out_83_17_ stratix_lcell 
Inst: shift_out_83_a[17]   shift_out_83_a_17_ stratix_lcell 
Inst: shift_out_83[18]   shift_out_83_18_ stratix_lcell 
Inst: shift_out_83_a[18]   shift_out_83_a_18_ stratix_lcell 
Inst: shift_out_86[3]   shift_out_86_3_ stratix_lcell 
Inst: shift_out_86_a[3]   shift_out_86_a_3_ stratix_lcell 
Inst: shift_out_86[4]   shift_out_86_4_ stratix_lcell 
Inst: shift_out_86_a[4]   shift_out_86_a_4_ stratix_lcell 
Inst: shift_out_86[11]   shift_out_86_11_ stratix_lcell 
Inst: shift_out_86_a[11]   shift_out_86_a_11_ stratix_lcell 
Inst: shift_out_86[12]   shift_out_86_12_ stratix_lcell 
Inst: shift_out_86_a[12]   shift_out_86_a_12_ stratix_lcell 
Inst: shift_out_86[13]   shift_out_86_13_ stratix_lcell 
Inst: shift_out_86_a[13]   shift_out_86_a_13_ stratix_lcell 
Inst: shift_out_86[14]   shift_out_86_14_ stratix_lcell 
Inst: shift_out_86[15]   shift_out_86_15_ stratix_lcell 
Inst: shift_out_89[1]   shift_out_89_1_ stratix_lcell 
Inst: shift_out_89_a[1]   shift_out_89_a_1_ stratix_lcell 
Inst: shift_out_89[2]   shift_out_89_2_ stratix_lcell 
Inst: shift_out_89_a[2]   shift_out_89_a_2_ stratix_lcell 
Inst: shift_out_89[3]   shift_out_89_3_ stratix_lcell 
Inst: shift_out_89_a[3]   shift_out_89_a_3_ stratix_lcell 
Inst: shift_out_89[29]   shift_out_89_29_ stratix_lcell 
Inst: shift_out_89[30]   shift_out_89_30_ stratix_lcell 
Inst: shift_out_89_a[30]   shift_out_89_a_30_ stratix_lcell 
Inst: shift_out_76[6]   shift_out_76_6_ stratix_lcell 
Inst: shift_out_76_a[6]   shift_out_76_a_6_ stratix_lcell 
Inst: shift_out_76[7]   shift_out_76_7_ stratix_lcell 
Inst: shift_out_76_a[7]   shift_out_76_a_7_ stratix_lcell 
Inst: shift_out_76[8]   shift_out_76_8_ stratix_lcell 
Inst: shift_out_76[9]   shift_out_76_9_ stratix_lcell 
Inst: shift_out_76[10]   shift_out_76_10_ stratix_lcell 
Inst: shift_out_76_a[10]   shift_out_76_a_10_ stratix_lcell 
Inst: shift_out_77[24]   shift_out_77_24_ stratix_lcell 
Inst: shift_out_77_a[24]   shift_out_77_a_24_ stratix_lcell 
Inst: shift_out_74[5]   shift_out_74_5_ stratix_lcell 
Inst: shift_out_74_a[5]   shift_out_74_a_5_ stratix_lcell 
Inst: shift_out587   shift_out587_cZ stratix_lcell 
Inst: shift_out_85_d[5]   shift_out_85_d_5_ stratix_lcell 
Inst: shift_out_85_d_a[5]   shift_out_85_d_a_5_ stratix_lcell 
Inst: shift_out_87_d[5]   shift_out_87_d_5_ stratix_lcell 
Inst: shift_out_87_d_a[5]   shift_out_87_d_a_5_ stratix_lcell 
Inst: shift_out_87_d[24]   shift_out_87_d_24_ stratix_lcell 
Inst: shift_out_87_d_a[24]   shift_out_87_d_a_24_ stratix_lcell 
Inst: shift_out_85_d[21]   shift_out_85_d_21_ stratix_lcell 
Inst: shift_out_87_d[21]   shift_out_87_d_21_ stratix_lcell 
Inst: shift_out_87_d_a[21]   shift_out_87_d_a_21_ stratix_lcell 
Inst: shift_out_87_d[23]   shift_out_87_d_23_ stratix_lcell 
Inst: shift_out_87_d_a[23]   shift_out_87_d_a_23_ stratix_lcell 
Inst: shift_out_85_d[22]   shift_out_85_d_22_ stratix_lcell 
Inst: shift_out_87_d[22]   shift_out_87_d_22_ stratix_lcell 
Inst: shift_out_87_d_a[22]   shift_out_87_d_a_22_ stratix_lcell 
Inst: shift_out_85_d[20]   shift_out_85_d_20_ stratix_lcell 
Inst: shift_out_87_d[20]   shift_out_87_d_20_ stratix_lcell 
Inst: shift_out_87_d_a[20]   shift_out_87_d_a_20_ stratix_lcell 
Inst: shift_out_85_d[19]   shift_out_85_d_19_ stratix_lcell 
Inst: shift_out_87_d[19]   shift_out_87_d_19_ stratix_lcell 
Inst: shift_out_87_d_a[19]   shift_out_87_d_a_19_ stratix_lcell 
Inst: shift_out_85_d[18]   shift_out_85_d_18_ stratix_lcell 
Inst: shift_out_87_d[18]   shift_out_87_d_18_ stratix_lcell 
Inst: shift_out_87_d_a[18]   shift_out_87_d_a_18_ stratix_lcell 
Inst: shift_out_85_d[17]   shift_out_85_d_17_ stratix_lcell 
Inst: shift_out_87_d[17]   shift_out_87_d_17_ stratix_lcell 
Inst: shift_out_87_d_a[17]   shift_out_87_d_a_17_ stratix_lcell 
Inst: shift_out_85_d[16]   shift_out_85_d_16_ stratix_lcell 
Inst: shift_out_85_d_a[16]   shift_out_85_d_a_16_ stratix_lcell 
Inst: shift_out_87_d[16]   shift_out_87_d_16_ stratix_lcell 
Inst: shift_out_87_d_a[16]   shift_out_87_d_a_16_ stratix_lcell 
Inst: shift_out_85_d[15]   shift_out_85_d_15_ stratix_lcell 
Inst: shift_out_87_d[15]   shift_out_87_d_15_ stratix_lcell 
Inst: shift_out_87_d_a[15]   shift_out_87_d_a_15_ stratix_lcell 
Inst: shift_out_85_d[14]   shift_out_85_d_14_ stratix_lcell 
Inst: shift_out_85_d_a[14]   shift_out_85_d_a_14_ stratix_lcell 
Inst: shift_out_87_d[14]   shift_out_87_d_14_ stratix_lcell 
Inst: shift_out_87_d_a[14]   shift_out_87_d_a_14_ stratix_lcell 
Inst: shift_out_85_d[13]   shift_out_85_d_13_ stratix_lcell 
Inst: shift_out_85_d_a[13]   shift_out_85_d_a_13_ stratix_lcell 
Inst: shift_out_87_d[13]   shift_out_87_d_13_ stratix_lcell 
Inst: shift_out_87_d_a[13]   shift_out_87_d_a_13_ stratix_lcell 
Inst: shift_out_85_d[12]   shift_out_85_d_12_ stratix_lcell 
Inst: shift_out_87_d[12]   shift_out_87_d_12_ stratix_lcell 
Inst: shift_out_87_d_a[12]   shift_out_87_d_a_12_ stratix_lcell 
Inst: shift_out_85_d[11]   shift_out_85_d_11_ stratix_lcell 
Inst: shift_out_85_d_a[11]   shift_out_85_d_a_11_ stratix_lcell 
Inst: shift_out_87_d[11]   shift_out_87_d_11_ stratix_lcell 
Inst: shift_out_87_d_a[11]   shift_out_87_d_a_11_ stratix_lcell 
Inst: shift_out_85_d[10]   shift_out_85_d_10_ stratix_lcell 
Inst: shift_out_87_d[10]   shift_out_87_d_10_ stratix_lcell 
Inst: shift_out_87_d_a[10]   shift_out_87_d_a_10_ stratix_lcell 
Inst: shift_out_85_d[9]   shift_out_85_d_9_ stratix_lcell 
Inst: shift_out_85_d_a[9]   shift_out_85_d_a_9_ stratix_lcell 
Inst: shift_out_87_d[9]   shift_out_87_d_9_ stratix_lcell 
Inst: shift_out_87_d_a[9]   shift_out_87_d_a_9_ stratix_lcell 
Inst: shift_out_85_d[8]   shift_out_85_d_8_ stratix_lcell 
Inst: shift_out_85_d_a[8]   shift_out_85_d_a_8_ stratix_lcell 
Inst: shift_out_87_d[8]   shift_out_87_d_8_ stratix_lcell 
Inst: shift_out_87_d_a[8]   shift_out_87_d_a_8_ stratix_lcell 
Inst: shift_out_85_d[7]   shift_out_85_d_7_ stratix_lcell 
Inst: shift_out_85_d_a[7]   shift_out_85_d_a_7_ stratix_lcell 
Inst: shift_out_87_d[7]   shift_out_87_d_7_ stratix_lcell 
Inst: shift_out_87_d_a[7]   shift_out_87_d_a_7_ stratix_lcell 
Inst: shift_out_85_d[6]   shift_out_85_d_6_ stratix_lcell 
Inst: shift_out_85_d_a[6]   shift_out_85_d_a_6_ stratix_lcell 
Inst: shift_out_87_d[6]   shift_out_87_d_6_ stratix_lcell 
Inst: shift_out_87_d_a[6]   shift_out_87_d_a_6_ stratix_lcell 
Inst: shift_out_85_d[4]   shift_out_85_d_4_ stratix_lcell 
Inst: shift_out_85_d_a[4]   shift_out_85_d_a_4_ stratix_lcell 
Inst: shift_out_87_d[4]   shift_out_87_d_4_ stratix_lcell 
Inst: shift_out_87_d_a[4]   shift_out_87_d_a_4_ stratix_lcell 
Inst: shift_out_87[28]   shift_out_87_28_ stratix_lcell 
Inst: shift_out_87_a[28]   shift_out_87_a_28_ stratix_lcell 
Inst: shift_out_87_d[27]   shift_out_87_d_27_ stratix_lcell 
Inst: shift_out_87_d_a[27]   shift_out_87_d_a_27_ stratix_lcell 
Inst: shift_out_87_d[26]   shift_out_87_d_26_ stratix_lcell 
Inst: shift_out_87_d_a[26]   shift_out_87_d_a_26_ stratix_lcell 
Inst: shift_out_87_d[25]   shift_out_87_d_25_ stratix_lcell 
Inst: shift_out_87_d_a[25]   shift_out_87_d_a_25_ stratix_lcell 
Inst: shift_out_61[6]   shift_out_61_6_ stratix_lcell 
Inst: shift_out_63[20]   shift_out_63_20_ stratix_lcell 
Inst: shift_out_63[22]   shift_out_63_22_ stratix_lcell 
Inst: shift_out_63[23]   shift_out_63_23_ stratix_lcell 
Inst: shift_out_63[28]   shift_out_63_28_ stratix_lcell 
Inst: shift_out_63[30]   shift_out_63_30_ stratix_lcell 
Inst: shift_out_74[11]   shift_out_74_11_ stratix_lcell 
Inst: shift_out_74[12]   shift_out_74_12_ stratix_lcell 
Inst: shift_out_74[13]   shift_out_74_13_ stratix_lcell 
Inst: shift_out_74[14]   shift_out_74_14_ stratix_lcell 
Inst: shift_out_74_a[14]   shift_out_74_a_14_ stratix_lcell 
Inst: shift_out_77[10]   shift_out_77_10_ stratix_lcell 
Inst: shift_out_77_a[10]   shift_out_77_a_10_ stratix_lcell 
Inst: shift_out_77[11]   shift_out_77_11_ stratix_lcell 
Inst: shift_out_83[14]   shift_out_83_14_ stratix_lcell 
Inst: shift_out_83_a[14]   shift_out_83_a_14_ stratix_lcell 
Inst: shift_out_83[15]   shift_out_83_15_ stratix_lcell 
Inst: shift_out_83_a[15]   shift_out_83_a_15_ stratix_lcell 
Inst: shift_out_87[0]   shift_out_87_0_ stratix_lcell 
Inst: shift_out_87[1]   shift_out_87_1_ stratix_lcell 
Inst: shift_out_87[2]   shift_out_87_2_ stratix_lcell 
Inst: shift_out_87[29]   shift_out_87_29_ stratix_lcell 
Inst: shift_out_87_a[29]   shift_out_87_a_29_ stratix_lcell 
Inst: shift_out_88[4]   shift_out_88_4_ stratix_lcell 
Inst: shift_out_88[11]   shift_out_88_11_ stratix_lcell 
Inst: shift_out_88[22]   shift_out_88_22_ stratix_lcell 
Inst: shift_out_88[23]   shift_out_88_23_ stratix_lcell 
Inst: shift_out_88_a[23]   shift_out_88_a_23_ stratix_lcell 
Inst: shift_out_59[1]   shift_out_59_1_ stratix_lcell 
Inst: shift_out_63[17]   shift_out_63_17_ stratix_lcell 
Inst: shift_out_63_a[17]   shift_out_63_a_17_ stratix_lcell 
Inst: shift_out_88[5]   shift_out_88_5_ stratix_lcell 
Inst: shift_out_63[25]   shift_out_63_25_ stratix_lcell 
Inst: shift_out_63[21]   shift_out_63_21_ stratix_lcell 
Inst: shift_out_61[5]   shift_out_61_5_ stratix_lcell 
Inst: shift_out_82[0]   shift_out_82_0_ stratix_lcell 
Inst: shift_out_82_a[0]   shift_out_82_a_0_ stratix_lcell 
Inst: shift_out_82[3]   shift_out_82_3_ stratix_lcell 
Inst: shift_out_82_a[3]   shift_out_82_a_3_ stratix_lcell 
Inst: shift_out_82[2]   shift_out_82_2_ stratix_lcell 
Inst: shift_out_82_a[2]   shift_out_82_a_2_ stratix_lcell 
Inst: shift_out_82[1]   shift_out_82_1_ stratix_lcell 
Inst: shift_out_82_a[1]   shift_out_82_a_1_ stratix_lcell 
Inst: shift_out_87_d[28]   shift_out_87_d_28_ stratix_lcell 
Inst: shift_out_87_d_a[28]   shift_out_87_d_a_28_ stratix_lcell 
Inst: shift_out_41[1]   shift_out_41_1_ stratix_lcell 
Inst: shift_out_41[2]   shift_out_41_2_ stratix_lcell 
Inst: shift_out_42[1]   shift_out_42_1_ stratix_lcell 
Inst: shift_out_43[30]   shift_out_43_30_ stratix_lcell 
Inst: shift_out_43_a[30]   shift_out_43_a_30_ stratix_lcell 
Inst: shift_out_43[31]   shift_out_43_31_ stratix_lcell 
Inst: shift_out_43_a[31]   shift_out_43_a_31_ stratix_lcell 
Inst: shift_out_45[28]   shift_out_45_28_ stratix_lcell 
Inst: shift_out_45_a[28]   shift_out_45_a_28_ stratix_lcell 
Inst: shift_out_45[29]   shift_out_45_29_ stratix_lcell 
Inst: shift_out_45_a[29]   shift_out_45_a_29_ stratix_lcell 
Inst: shift_out_45[30]   shift_out_45_30_ stratix_lcell 
Inst: shift_out_45_a[30]   shift_out_45_a_30_ stratix_lcell 
Inst: shift_out_45[31]   shift_out_45_31_ stratix_lcell 
Inst: shift_out_45_a[31]   shift_out_45_a_31_ stratix_lcell 
Inst: shift_out_47[0]   shift_out_47_0_ stratix_lcell 
Inst: shift_out_47_a[0]   shift_out_47_a_0_ stratix_lcell 
Inst: shift_out_47[2]   shift_out_47_2_ stratix_lcell 
Inst: shift_out_47_a[2]   shift_out_47_a_2_ stratix_lcell 
Inst: shift_out_48[28]   shift_out_48_28_ stratix_lcell 
Inst: shift_out_48_a[28]   shift_out_48_a_28_ stratix_lcell 
Inst: shift_out_48[29]   shift_out_48_29_ stratix_lcell 
Inst: shift_out_48_a[29]   shift_out_48_a_29_ stratix_lcell 
Inst: shift_out_48[30]   shift_out_48_30_ stratix_lcell 
Inst: shift_out_48_a[30]   shift_out_48_a_30_ stratix_lcell 
Inst: shift_out_48[31]   shift_out_48_31_ stratix_lcell 
Inst: shift_out_48_a[31]   shift_out_48_a_31_ stratix_lcell 
Inst: shift_out_52[28]   shift_out_52_28_ stratix_lcell 
Inst: shift_out_52_a[28]   shift_out_52_a_28_ stratix_lcell 
Inst: shift_out_52[29]   shift_out_52_29_ stratix_lcell 
Inst: shift_out_52_a[29]   shift_out_52_a_29_ stratix_lcell 
Inst: shift_out_52[30]   shift_out_52_30_ stratix_lcell 
Inst: shift_out_52_a[30]   shift_out_52_a_30_ stratix_lcell 
Inst: shift_out_52[31]   shift_out_52_31_ stratix_lcell 
Inst: shift_out_52_a[31]   shift_out_52_a_31_ stratix_lcell 
Inst: shift_out_54[28]   shift_out_54_28_ stratix_lcell 
Inst: shift_out_54_a[28]   shift_out_54_a_28_ stratix_lcell 
Inst: shift_out_54[29]   shift_out_54_29_ stratix_lcell 
Inst: shift_out_54_a[29]   shift_out_54_a_29_ stratix_lcell 
Inst: shift_out_54[30]   shift_out_54_30_ stratix_lcell 
Inst: shift_out_54_a[30]   shift_out_54_a_30_ stratix_lcell 
Inst: shift_out_54[31]   shift_out_54_31_ stratix_lcell 
Inst: shift_out_54_a[31]   shift_out_54_a_31_ stratix_lcell 
Inst: shift_out_79[0]   shift_out_79_0_ stratix_lcell 
Inst: shift_out_79_a[0]   shift_out_79_a_0_ stratix_lcell 
Inst: shift_out_79[1]   shift_out_79_1_ stratix_lcell 
Inst: shift_out_79_a[1]   shift_out_79_a_1_ stratix_lcell 
Inst: shift_out_79[2]   shift_out_79_2_ stratix_lcell 
Inst: shift_out_79_a[2]   shift_out_79_a_2_ stratix_lcell 
Inst: shift_out_79[3]   shift_out_79_3_ stratix_lcell 
Inst: shift_out_79_a[3]   shift_out_79_a_3_ stratix_lcell 
Inst: shift_out_79[4]   shift_out_79_4_ stratix_lcell 
Inst: shift_out_79_a[4]   shift_out_79_a_4_ stratix_lcell 
Inst: shift_out_79[5]   shift_out_79_5_ stratix_lcell 
Inst: shift_out_79_a[5]   shift_out_79_a_5_ stratix_lcell 
Inst: shift_out_79[6]   shift_out_79_6_ stratix_lcell 
Inst: shift_out_79_a[6]   shift_out_79_a_6_ stratix_lcell 
Inst: shift_out_79[7]   shift_out_79_7_ stratix_lcell 
Inst: shift_out_79_a[7]   shift_out_79_a_7_ stratix_lcell 
Inst: shift_out_79[8]   shift_out_79_8_ stratix_lcell 
Inst: shift_out_79_a[8]   shift_out_79_a_8_ stratix_lcell 
Inst: shift_out_79[9]   shift_out_79_9_ stratix_lcell 
Inst: shift_out_79_a[9]   shift_out_79_a_9_ stratix_lcell 
Inst: shift_out_79[10]   shift_out_79_10_ stratix_lcell 
Inst: shift_out_79_a[10]   shift_out_79_a_10_ stratix_lcell 
Inst: shift_out_79[12]   shift_out_79_12_ stratix_lcell 
Inst: shift_out_79_a[12]   shift_out_79_a_12_ stratix_lcell 
Inst: shift_out_79[13]   shift_out_79_13_ stratix_lcell 
Inst: shift_out_79_a[13]   shift_out_79_a_13_ stratix_lcell 
Inst: shift_out_79[14]   shift_out_79_14_ stratix_lcell 
Inst: shift_out_79_a[14]   shift_out_79_a_14_ stratix_lcell 
Inst: shift_out_79[15]   shift_out_79_15_ stratix_lcell 
Inst: shift_out_79_a[15]   shift_out_79_a_15_ stratix_lcell 
Inst: shift_out_79[16]   shift_out_79_16_ stratix_lcell 
Inst: shift_out_79_a[16]   shift_out_79_a_16_ stratix_lcell 
Inst: shift_out_79[17]   shift_out_79_17_ stratix_lcell 
Inst: shift_out_79_a[17]   shift_out_79_a_17_ stratix_lcell 
Inst: shift_out_79[18]   shift_out_79_18_ stratix_lcell 
Inst: shift_out_79_a[18]   shift_out_79_a_18_ stratix_lcell 
Inst: shift_out_79[22]   shift_out_79_22_ stratix_lcell 
Inst: shift_out_79_a[22]   shift_out_79_a_22_ stratix_lcell 
Inst: shift_out_80[0]   shift_out_80_0_ stratix_lcell 
Inst: shift_out_80_a[0]   shift_out_80_a_0_ stratix_lcell 
Inst: shift_out_80[1]   shift_out_80_1_ stratix_lcell 
Inst: shift_out_80_a[1]   shift_out_80_a_1_ stratix_lcell 
Inst: shift_out_80[2]   shift_out_80_2_ stratix_lcell 
Inst: shift_out_80_a[2]   shift_out_80_a_2_ stratix_lcell 
Inst: shift_out_80[4]   shift_out_80_4_ stratix_lcell 
Inst: shift_out_80_a[4]   shift_out_80_a_4_ stratix_lcell 
Inst: shift_out_80[6]   shift_out_80_6_ stratix_lcell 
Inst: shift_out_80_a[6]   shift_out_80_a_6_ stratix_lcell 
Inst: shift_out_80[7]   shift_out_80_7_ stratix_lcell 
Inst: shift_out_80_a[7]   shift_out_80_a_7_ stratix_lcell 
Inst: shift_out_80[8]   shift_out_80_8_ stratix_lcell 
Inst: shift_out_80_a[8]   shift_out_80_a_8_ stratix_lcell 
Inst: shift_out_80[9]   shift_out_80_9_ stratix_lcell 
Inst: shift_out_80_a[9]   shift_out_80_a_9_ stratix_lcell 
Inst: shift_out_80[10]   shift_out_80_10_ stratix_lcell 
Inst: shift_out_80_a[10]   shift_out_80_a_10_ stratix_lcell 
Inst: shift_out_80[11]   shift_out_80_11_ stratix_lcell 
Inst: shift_out_80_a[11]   shift_out_80_a_11_ stratix_lcell 
Inst: shift_out_80[12]   shift_out_80_12_ stratix_lcell 
Inst: shift_out_80_a[12]   shift_out_80_a_12_ stratix_lcell 
Inst: shift_out_80[13]   shift_out_80_13_ stratix_lcell 
Inst: shift_out_80_a[13]   shift_out_80_a_13_ stratix_lcell 
Inst: shift_out_80[14]   shift_out_80_14_ stratix_lcell 
Inst: shift_out_80_a[14]   shift_out_80_a_14_ stratix_lcell 
Inst: shift_out_80[15]   shift_out_80_15_ stratix_lcell 
Inst: shift_out_80_a[15]   shift_out_80_a_15_ stratix_lcell 
Inst: shift_out_80[16]   shift_out_80_16_ stratix_lcell 
Inst: shift_out_80_a[16]   shift_out_80_a_16_ stratix_lcell 
Inst: shift_out_80[17]   shift_out_80_17_ stratix_lcell 
Inst: shift_out_80_a[17]   shift_out_80_a_17_ stratix_lcell 
Inst: shift_out_80[18]   shift_out_80_18_ stratix_lcell 
Inst: shift_out_80_a[18]   shift_out_80_a_18_ stratix_lcell 
Inst: shift_out_80[19]   shift_out_80_19_ stratix_lcell 
Inst: shift_out_80_a[19]   shift_out_80_a_19_ stratix_lcell 
Inst: shift_out_80[20]   shift_out_80_20_ stratix_lcell 
Inst: shift_out_80_a[20]   shift_out_80_a_20_ stratix_lcell 
Inst: shift_out_80[21]   shift_out_80_21_ stratix_lcell 
Inst: shift_out_80_a[21]   shift_out_80_a_21_ stratix_lcell 
Inst: shift_out_80[22]   shift_out_80_22_ stratix_lcell 
Inst: shift_out_80_a[22]   shift_out_80_a_22_ stratix_lcell 
Inst: shift_out_80[23]   shift_out_80_23_ stratix_lcell 
Inst: shift_out_80_a[23]   shift_out_80_a_23_ stratix_lcell 
Inst: shift_out_80[25]   shift_out_80_25_ stratix_lcell 
Inst: shift_out_80_a[25]   shift_out_80_a_25_ stratix_lcell 
Inst: shift_out_80[26]   shift_out_80_26_ stratix_lcell 
Inst: shift_out_80_a[26]   shift_out_80_a_26_ stratix_lcell 
Inst: shift_out_80[27]   shift_out_80_27_ stratix_lcell 
Inst: shift_out_80_a[27]   shift_out_80_a_27_ stratix_lcell 
Inst: shift_out_81[3]   shift_out_81_3_ stratix_lcell 
Inst: shift_out_43[28]   shift_out_43_28_ stratix_lcell 
Inst: shift_out_79[21]   shift_out_79_21_ stratix_lcell 
Inst: shift_out_79_a[21]   shift_out_79_a_21_ stratix_lcell 
Inst: shift_out_79[20]   shift_out_79_20_ stratix_lcell 
Inst: shift_out_79_a[20]   shift_out_79_a_20_ stratix_lcell 
Inst: shift_out_79[19]   shift_out_79_19_ stratix_lcell 
Inst: shift_out_79_a[19]   shift_out_79_a_19_ stratix_lcell 
Inst: shift_out_80[24]   shift_out_80_24_ stratix_lcell 
Inst: shift_out_80_a[24]   shift_out_80_a_24_ stratix_lcell 
Inst: shift_out_80[5]   shift_out_80_5_ stratix_lcell 
Inst: shift_out_80_a[5]   shift_out_80_a_5_ stratix_lcell 
Inst: shift_out_80[3]   shift_out_80_3_ stratix_lcell 
Inst: shift_out_80_a[3]   shift_out_80_a_3_ stratix_lcell 
Inst: shift_out_79[11]   shift_out_79_11_ stratix_lcell 
Inst: shift_out_79_a[11]   shift_out_79_a_11_ stratix_lcell 
Inst: shift_out_92_s[15]   shift_out_92_s_15_ stratix_lcell 
Inst: shift_out588_0   shift_out588_0_cZ stratix_lcell 
Inst: shift_out_39[17]   shift_out_39_17_ stratix_lcell 
Inst: shift_out_39[18]   shift_out_39_18_ stratix_lcell 
Inst: shift_out_68[5]   shift_out_68_5_ stratix_lcell 
Inst: shift_out_68[20]   shift_out_68_20_ stratix_lcell 
Inst: shift_out_68[21]   shift_out_68_21_ stratix_lcell 
Inst: shift_out_68[22]   shift_out_68_22_ stratix_lcell 
Inst: shift_out_68[23]   shift_out_68_23_ stratix_lcell 
Inst: shift_out_68[24]   shift_out_68_24_ stratix_lcell 
Inst: shift_out_68[25]   shift_out_68_25_ stratix_lcell 
Inst: shift_out_68[26]   shift_out_68_26_ stratix_lcell 
Inst: shift_out_68[27]   shift_out_68_27_ stratix_lcell 
Inst: shift_out_68[28]   shift_out_68_28_ stratix_lcell 
Inst: shift_out_68[29]   shift_out_68_29_ stratix_lcell 
Inst: shift_out_68[30]   shift_out_68_30_ stratix_lcell 
Inst: shift_out_68[31]   shift_out_68_31_ stratix_lcell 
Inst: shift_out_sn_m17_0_a2   shift_out_sn_m17_0_a2_cZ stratix_lcell 
Inst: shift_out_sn_m25_0_o2   shift_out_sn_m25_0_o2_cZ stratix_lcell 
Inst: shift_out_39[19]   shift_out_39_19_ stratix_lcell 
Inst: shift_out_83[31]   shift_out_83_31_ stratix_lcell 
EndView shifter_tak NoName

BeginView fwd_mux_2 NoName
Inst: dout7   dout7_cZ stratix_lcell 
Inst: dout_2_a[0]   dout_2_a_0_ stratix_lcell 
Inst: dout_2_a[1]   dout_2_a_1_ stratix_lcell 
Inst: dout_2_a[2]   dout_2_a_2_ stratix_lcell 
Inst: dout_2_a[3]   dout_2_a_3_ stratix_lcell 
Inst: dout_2_a[4]   dout_2_a_4_ stratix_lcell 
Inst: dout_2_a[5]   dout_2_a_5_ stratix_lcell 
Inst: dout_2_a[6]   dout_2_a_6_ stratix_lcell 
Inst: dout_2_a[7]   dout_2_a_7_ stratix_lcell 
Inst: dout_2_a[8]   dout_2_a_8_ stratix_lcell 
Inst: dout_2_a[9]   dout_2_a_9_ stratix_lcell 
Inst: dout_2_a[10]   dout_2_a_10_ stratix_lcell 
Inst: dout_2_a[11]   dout_2_a_11_ stratix_lcell 
Inst: dout_2_a[13]   dout_2_a_13_ stratix_lcell 
Inst: dout_2_a[14]   dout_2_a_14_ stratix_lcell 
Inst: dout_2_a[15]   dout_2_a_15_ stratix_lcell 
Inst: dout_2_a[16]   dout_2_a_16_ stratix_lcell 
Inst: dout_2_a[17]   dout_2_a_17_ stratix_lcell 
Inst: dout_2_a[18]   dout_2_a_18_ stratix_lcell 
Inst: dout_2_a[19]   dout_2_a_19_ stratix_lcell 
Inst: dout_2_a[20]   dout_2_a_20_ stratix_lcell 
Inst: dout_2_a[21]   dout_2_a_21_ stratix_lcell 
Inst: dout_2_a[22]   dout_2_a_22_ stratix_lcell 
Inst: dout_2_a[23]   dout_2_a_23_ stratix_lcell 
Inst: dout_2_a[24]   dout_2_a_24_ stratix_lcell 
Inst: dout_2_a[26]   dout_2_a_26_ stratix_lcell 
Inst: dout_2_a[27]   dout_2_a_27_ stratix_lcell 
Inst: dout_2_a[28]   dout_2_a_28_ stratix_lcell 
Inst: dout_2_a[29]   dout_2_a_29_ stratix_lcell 
Inst: dout_2_a[31]   dout_2_a_31_ stratix_lcell 
Inst: dout_2_a[12]   dout_2_a_12_ stratix_lcell 
Inst: dout_2_a[30]   dout_2_a_30_ stratix_lcell 
Inst: dout_2_a[25]   dout_2_a_25_ stratix_lcell 
EndView fwd_mux_2 NoName

BeginView alu_muxa NoName
Inst: un6_a_o   un6_a_o_cZ stratix_lcell 
Inst: un6_a_o_a   un6_a_o_a_cZ stratix_lcell 
Inst: a_o_sn_m2   a_o_sn_m2_cZ stratix_lcell 
Inst: a_o[0]   a_o_0_ stratix_lcell 
Inst: a_o[1]   a_o_1_ stratix_lcell 
Inst: a_o[2]   a_o_2_ stratix_lcell 
Inst: a_o_a[2]   a_o_a_2_ stratix_lcell 
Inst: a_o[3]   a_o_3_ stratix_lcell 
Inst: a_o_a[3]   a_o_a_3_ stratix_lcell 
Inst: a_o[4]   a_o_4_ stratix_lcell 
Inst: a_o_a[4]   a_o_a_4_ stratix_lcell 
Inst: a_o[5]   a_o_5_ stratix_lcell 
Inst: a_o_a[5]   a_o_a_5_ stratix_lcell 
Inst: a_o[6]   a_o_6_ stratix_lcell 
Inst: a_o_a[6]   a_o_a_6_ stratix_lcell 
Inst: a_o[7]   a_o_7_ stratix_lcell 
Inst: a_o_a[7]   a_o_a_7_ stratix_lcell 
Inst: a_o[10]   a_o_10_ stratix_lcell 
Inst: a_o_a[10]   a_o_a_10_ stratix_lcell 
Inst: a_o[11]   a_o_11_ stratix_lcell 
Inst: a_o_a[11]   a_o_a_11_ stratix_lcell 
Inst: a_o[13]   a_o_13_ stratix_lcell 
Inst: a_o_a[13]   a_o_a_13_ stratix_lcell 
Inst: a_o[14]   a_o_14_ stratix_lcell 
Inst: a_o_a[14]   a_o_a_14_ stratix_lcell 
Inst: a_o[15]   a_o_15_ stratix_lcell 
Inst: a_o_a[15]   a_o_a_15_ stratix_lcell 
Inst: a_o[16]   a_o_16_ stratix_lcell 
Inst: a_o_a[16]   a_o_a_16_ stratix_lcell 
Inst: a_o[17]   a_o_17_ stratix_lcell 
Inst: a_o_a[17]   a_o_a_17_ stratix_lcell 
Inst: a_o[20]   a_o_20_ stratix_lcell 
Inst: a_o_a[20]   a_o_a_20_ stratix_lcell 
Inst: a_o[21]   a_o_21_ stratix_lcell 
Inst: a_o_a[21]   a_o_a_21_ stratix_lcell 
Inst: a_o[22]   a_o_22_ stratix_lcell 
Inst: a_o_a[22]   a_o_a_22_ stratix_lcell 
Inst: a_o[23]   a_o_23_ stratix_lcell 
Inst: a_o_a[23]   a_o_a_23_ stratix_lcell 
Inst: a_o[24]   a_o_24_ stratix_lcell 
Inst: a_o_a[24]   a_o_a_24_ stratix_lcell 
Inst: a_o[25]   a_o_25_ stratix_lcell 
Inst: a_o_a[25]   a_o_a_25_ stratix_lcell 
Inst: a_o[28]   a_o_28_ stratix_lcell 
Inst: a_o_a[28]   a_o_a_28_ stratix_lcell 
Inst: a_o[29]   a_o_29_ stratix_lcell 
Inst: a_o_a[29]   a_o_a_29_ stratix_lcell 
Inst: a_o[30]   a_o_30_ stratix_lcell 
Inst: a_o_a[30]   a_o_a_30_ stratix_lcell 
Inst: a_o[12]   a_o_12_ stratix_lcell 
Inst: a_o_a[12]   a_o_a_12_ stratix_lcell 
Inst: a_o[8]   a_o_8_ stratix_lcell 
Inst: a_o_a[8]   a_o_a_8_ stratix_lcell 
Inst: a_o[19]   a_o_19_ stratix_lcell 
Inst: a_o_a[19]   a_o_a_19_ stratix_lcell 
Inst: a_o[18]   a_o_18_ stratix_lcell 
Inst: a_o_a[18]   a_o_a_18_ stratix_lcell 
Inst: a_o[26]   a_o_26_ stratix_lcell 
Inst: a_o_a[26]   a_o_a_26_ stratix_lcell 
Inst: a_o[31]   a_o_31_ stratix_lcell 
Inst: a_o_a[31]   a_o_a_31_ stratix_lcell 
Inst: a_o[27]   a_o_27_ stratix_lcell 
Inst: a_o_a[27]   a_o_a_27_ stratix_lcell 
Inst: a_o[9]   a_o_9_ stratix_lcell 
Inst: a_o_a[9]   a_o_a_9_ stratix_lcell 
Inst: a_o_3[0]   a_o_3_0_ stratix_lcell 
Inst: a_o_3[1]   a_o_3_1_ stratix_lcell 
Inst: a_o_3[2]   a_o_3_2_ stratix_lcell 
Inst: a_o_3[3]   a_o_3_3_ stratix_lcell 
Inst: a_o_3[4]   a_o_3_4_ stratix_lcell 
Inst: a_o_3[5]   a_o_3_5_ stratix_lcell 
Inst: a_o_3[6]   a_o_3_6_ stratix_lcell 
Inst: a_o_3[7]   a_o_3_7_ stratix_lcell 
Inst: a_o_3[8]   a_o_3_8_ stratix_lcell 
Inst: a_o_3[9]   a_o_3_9_ stratix_lcell 
Inst: a_o_3[10]   a_o_3_10_ stratix_lcell 
Inst: a_o_3[11]   a_o_3_11_ stratix_lcell 
Inst: a_o_3[12]   a_o_3_12_ stratix_lcell 
Inst: a_o_3[13]   a_o_3_13_ stratix_lcell 
Inst: a_o_3[14]   a_o_3_14_ stratix_lcell 
Inst: a_o_3[15]   a_o_3_15_ stratix_lcell 
Inst: a_o_3[16]   a_o_3_16_ stratix_lcell 
Inst: a_o_3[17]   a_o_3_17_ stratix_lcell 
Inst: a_o_3[18]   a_o_3_18_ stratix_lcell 
Inst: a_o_3[19]   a_o_3_19_ stratix_lcell 
Inst: a_o_3[20]   a_o_3_20_ stratix_lcell 
Inst: a_o_3[21]   a_o_3_21_ stratix_lcell 
Inst: a_o_3[22]   a_o_3_22_ stratix_lcell 
Inst: a_o_3[23]   a_o_3_23_ stratix_lcell 
Inst: a_o_3[24]   a_o_3_24_ stratix_lcell 
Inst: a_o_3[25]   a_o_3_25_ stratix_lcell 
Inst: a_o_3[26]   a_o_3_26_ stratix_lcell 
Inst: a_o_3[27]   a_o_3_27_ stratix_lcell 
Inst: a_o_3[28]   a_o_3_28_ stratix_lcell 
Inst: a_o_3[29]   a_o_3_29_ stratix_lcell 
Inst: a_o_3[30]   a_o_3_30_ stratix_lcell 
Inst: a_o_3[31]   a_o_3_31_ stratix_lcell 
Inst: a_o_3_d[0]   a_o_3_d_0_ stratix_lcell 
Inst: a_o_3_d_a[0]   a_o_3_d_a_0_ stratix_lcell 
Inst: a_o_3_d[1]   a_o_3_d_1_ stratix_lcell 
Inst: a_o_3_d_a[1]   a_o_3_d_a_1_ stratix_lcell 
Inst: a_o_3_d[2]   a_o_3_d_2_ stratix_lcell 
Inst: a_o_3_d_a[2]   a_o_3_d_a_2_ stratix_lcell 
Inst: a_o_3_d[3]   a_o_3_d_3_ stratix_lcell 
Inst: a_o_3_d_a[3]   a_o_3_d_a_3_ stratix_lcell 
Inst: a_o_3_d[4]   a_o_3_d_4_ stratix_lcell 
Inst: a_o_3_d_a[4]   a_o_3_d_a_4_ stratix_lcell 
Inst: a_o_3_d[5]   a_o_3_d_5_ stratix_lcell 
Inst: a_o_3_d_a[5]   a_o_3_d_a_5_ stratix_lcell 
Inst: a_o_3_d[6]   a_o_3_d_6_ stratix_lcell 
Inst: a_o_3_d_a[6]   a_o_3_d_a_6_ stratix_lcell 
Inst: a_o_3_d[7]   a_o_3_d_7_ stratix_lcell 
Inst: a_o_3_d_a[7]   a_o_3_d_a_7_ stratix_lcell 
Inst: a_o_3_d[8]   a_o_3_d_8_ stratix_lcell 
Inst: a_o_3_d_a[8]   a_o_3_d_a_8_ stratix_lcell 
Inst: a_o_3_d[9]   a_o_3_d_9_ stratix_lcell 
Inst: a_o_3_d_a[9]   a_o_3_d_a_9_ stratix_lcell 
Inst: a_o_3_d[10]   a_o_3_d_10_ stratix_lcell 
Inst: a_o_3_d_a[10]   a_o_3_d_a_10_ stratix_lcell 
Inst: a_o_3_d[11]   a_o_3_d_11_ stratix_lcell 
Inst: a_o_3_d_a[11]   a_o_3_d_a_11_ stratix_lcell 
Inst: a_o_3_d[12]   a_o_3_d_12_ stratix_lcell 
Inst: a_o_3_d_a[12]   a_o_3_d_a_12_ stratix_lcell 
Inst: a_o_3_d[13]   a_o_3_d_13_ stratix_lcell 
Inst: a_o_3_d_a[13]   a_o_3_d_a_13_ stratix_lcell 
Inst: a_o_3_d[14]   a_o_3_d_14_ stratix_lcell 
Inst: a_o_3_d_a[14]   a_o_3_d_a_14_ stratix_lcell 
Inst: a_o_3_d[15]   a_o_3_d_15_ stratix_lcell 
Inst: a_o_3_d_a[15]   a_o_3_d_a_15_ stratix_lcell 
Inst: a_o_3_d[16]   a_o_3_d_16_ stratix_lcell 
Inst: a_o_3_d_a[16]   a_o_3_d_a_16_ stratix_lcell 
Inst: a_o_3_d[17]   a_o_3_d_17_ stratix_lcell 
Inst: a_o_3_d_a[17]   a_o_3_d_a_17_ stratix_lcell 
Inst: a_o_3_d[18]   a_o_3_d_18_ stratix_lcell 
Inst: a_o_3_d_a[18]   a_o_3_d_a_18_ stratix_lcell 
Inst: a_o_3_d[19]   a_o_3_d_19_ stratix_lcell 
Inst: a_o_3_d_a[19]   a_o_3_d_a_19_ stratix_lcell 
Inst: a_o_3_d[20]   a_o_3_d_20_ stratix_lcell 
Inst: a_o_3_d_a[20]   a_o_3_d_a_20_ stratix_lcell 
Inst: a_o_3_d[21]   a_o_3_d_21_ stratix_lcell 
Inst: a_o_3_d_a[21]   a_o_3_d_a_21_ stratix_lcell 
Inst: a_o_3_d[22]   a_o_3_d_22_ stratix_lcell 
Inst: a_o_3_d_a[22]   a_o_3_d_a_22_ stratix_lcell 
Inst: a_o_3_d[23]   a_o_3_d_23_ stratix_lcell 
Inst: a_o_3_d_a[23]   a_o_3_d_a_23_ stratix_lcell 
Inst: a_o_3_d[24]   a_o_3_d_24_ stratix_lcell 
Inst: a_o_3_d_a[24]   a_o_3_d_a_24_ stratix_lcell 
Inst: a_o_3_d[25]   a_o_3_d_25_ stratix_lcell 
Inst: a_o_3_d_a[25]   a_o_3_d_a_25_ stratix_lcell 
Inst: a_o_3_d[26]   a_o_3_d_26_ stratix_lcell 
Inst: a_o_3_d_a[26]   a_o_3_d_a_26_ stratix_lcell 
Inst: a_o_3_d[27]   a_o_3_d_27_ stratix_lcell 
Inst: a_o_3_d_a[27]   a_o_3_d_a_27_ stratix_lcell 
Inst: a_o_3_d[28]   a_o_3_d_28_ stratix_lcell 
Inst: a_o_3_d_a[28]   a_o_3_d_a_28_ stratix_lcell 
Inst: a_o_3_d[29]   a_o_3_d_29_ stratix_lcell 
Inst: a_o_3_d_a[29]   a_o_3_d_a_29_ stratix_lcell 
Inst: a_o_3_d[30]   a_o_3_d_30_ stratix_lcell 
Inst: a_o_3_d_a[30]   a_o_3_d_a_30_ stratix_lcell 
Inst: a_o_3_d[31]   a_o_3_d_31_ stratix_lcell 
Inst: a_o_3_d_a[31]   a_o_3_d_a_31_ stratix_lcell 
Inst: a_o_3_s[0]   a_o_3_s_0_ stratix_lcell 
Net:  a_o_3[0]   a_o_3_Z[0] 
Net:  a_o_3[1]   a_o_3_Z[1] 
Net:  a_o_3[2]   a_o_3_Z[2] 
Net:  a_o_3[3]   a_o_3_Z[3] 
Net:  a_o_3[4]   a_o_3_Z[4] 
Net:  a_o_3[5]   a_o_3_Z[5] 
Net:  a_o_3[6]   a_o_3_Z[6] 
Net:  a_o_3[7]   a_o_3_Z[7] 
Net:  a_o_3[10]   a_o_3_Z[10] 
Net:  a_o_3[11]   a_o_3_Z[11] 
Net:  a_o_3[13]   a_o_3_Z[13] 
Net:  a_o_3[14]   a_o_3_Z[14] 
Net:  a_o_3[15]   a_o_3_Z[15] 
Net:  a_o_3[16]   a_o_3_Z[16] 
Net:  a_o_3[17]   a_o_3_Z[17] 
Net:  a_o_3[20]   a_o_3_Z[20] 
Net:  a_o_3[21]   a_o_3_Z[21] 
Net:  a_o_3[22]   a_o_3_Z[22] 
Net:  a_o_3[23]   a_o_3_Z[23] 
Net:  a_o_3[24]   a_o_3_Z[24] 
Net:  a_o_3[25]   a_o_3_Z[25] 
Net:  a_o_3[28]   a_o_3_Z[28] 
Net:  a_o_3[29]   a_o_3_Z[29] 
Net:  a_o_3[30]   a_o_3_Z[30] 
Net:  a_o_3[12]   a_o_3_Z[12] 
Net:  a_o_3[8]   a_o_3_Z[8] 
Net:  a_o_3[19]   a_o_3_Z[19] 
Net:  a_o_3[18]   a_o_3_Z[18] 
Net:  a_o_3[26]   a_o_3_Z[26] 
Net:  a_o_3[31]   a_o_3_Z[31] 
Net:  a_o_3[27]   a_o_3_Z[27] 
Net:  a_o_3[9]   a_o_3_Z[9] 
EndView alu_muxa NoName

BeginView alu_muxb NoName
Inst: un1_b_o18_2   un1_b_o18_2_cZ stratix_lcell 
Inst: b_o_0_sqmuxa   b_o_0_sqmuxa_cZ stratix_lcell 
Inst: b_o_1_sqmuxa   b_o_1_sqmuxa_cZ stratix_lcell 
Inst: b_o_iv_1[28]   b_o_iv_1_28_ stratix_lcell 
Inst: b_o_iv_1[1]   b_o_iv_1_1_ stratix_lcell 
Inst: b_o18   b_o18_cZ stratix_lcell 
EndView alu_muxb NoName

BeginView r32_reg NoName
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
EndView r32_reg NoName

BeginView r32_reg_cls NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_cls NoName

BeginView r32_reg_1 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
EndView r32_reg_1 NoName

BeginView r32_reg_2 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_2 NoName

BeginView r32_reg_3 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_3 NoName

BeginView r32_reg_4 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_4 NoName

BeginView decode_pipe NoName
EndView decode_pipe NoName

BeginView decoder NoName
Inst: wb_mux[0]   wb_mux_0_ SYNLPM_LATR1 
Inst: wb_we[0]   wb_we_0_ SYNLPM_LATR1 
Inst: alu_func_1[0]   alu_func_1_0_ SYNLPM_LATR1 
Inst: alu_we[0]   alu_we_0_ SYNLPM_LATR1 
Inst: ext_ctl_1[0]   ext_ctl_1_0_ SYNLPM_LATRS1 
Inst: fsm_dly_1[0]   fsm_dly_1_0_ SYNLPM_LATR1 
Inst: muxa_ctl_1[0]   muxa_ctl_1_0_ SYNLPM_LATR1 
Inst: muxb_ctl_1[0]   muxb_ctl_1_0_ SYNLPM_LATR1 
Inst: pc_gen_ctl_1[0]   pc_gen_ctl_1_0_ SYNLPM_LATRS1 
Inst: rd_sel_1[0]   rd_sel_1_0_ SYNLPM_LATR1 
Inst: pc_gen_ctl_1[1]   pc_gen_ctl_1_1_ SYNLPM_LATR1 
Inst: alu_func_1[1]   alu_func_1_1_ SYNLPM_LATR1 
Inst: ext_ctl_1[1]   ext_ctl_1_1_ SYNLPM_LATR1 
Inst: muxa_ctl_1[1]   muxa_ctl_1_1_ SYNLPM_LATRS1 
Inst: muxb_ctl_1[1]   muxb_ctl_1_1_ SYNLPM_LATRS1 
Inst: rd_sel_1[1]   rd_sel_1_1_ SYNLPM_LATRS1 
Inst: alu_func_1[2]   alu_func_1_2_ SYNLPM_LATRS1 
Inst: ext_ctl_1[2]   ext_ctl_1_2_ SYNLPM_LATR1 
Inst: pc_gen_ctl_1[2]   pc_gen_ctl_1_2_ SYNLPM_LATRS1 
Inst: alu_func_1[3]   alu_func_1_3_ SYNLPM_LATRS1 
Inst: alu_func_1[4]   alu_func_1_4_ SYNLPM_LATR1 
Inst: cmp_ctl_1[0]   cmp_ctl_1_0_ SYNLPM_LATR1 
Inst: dmem_ctl_1[0]   dmem_ctl_1_0_ SYNLPM_LATRS1 
Inst: cmp_ctl_1[1]   cmp_ctl_1_1_ SYNLPM_LATR1 
Inst: dmem_ctl_1[1]   dmem_ctl_1_1_ SYNLPM_LATRS1 
Inst: cmp_ctl_1[2]   cmp_ctl_1_2_ SYNLPM_LATR1 
Inst: dmem_ctl_1[2]   dmem_ctl_1_2_ SYNLPM_LATRS1 
Inst: dmem_ctl_1[3]   dmem_ctl_1_3_ SYNLPM_LATR1 
Inst: fsm_dly_1[1]   fsm_dly_1_1__Z SYNLPM_LATR1 
Inst: fsm_dly_1[2]   fsm_dly_1_2__Z SYNLPM_LATR1 
Inst: muxa_ctl_2_0_0_a2_x[1]   muxa_ctl_2_0_0_a2_x_1_ stratix_lcell 
Inst: alu_func_2_0_0_a2_x[0]   alu_func_2_0_0_a2_x_0_ stratix_lcell 
Inst: alu_func_2_0_0_a2_0_x[0]   alu_func_2_0_0_a2_0_x_0_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a2_x[0]   cmp_ctl_2_0_0_a2_x_0_ stratix_lcell 
Inst: alu_func_2_0_0_a2_3_x[0]   alu_func_2_0_0_a2_3_x_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_o2_0_x[0]   pc_gen_ctl_2_i_m3_0_o2_0_x_0_ stratix_lcell 
Inst: muxa_ctl350_1_0_a2_0_a3_0_o2_x   muxa_ctl350_1_0_a2_0_a3_0_o2_x_cZ stratix_lcell 
Inst: fsm_dly_2_0_0_o2_x[2]   fsm_dly_2_0_0_o2_x_2_ stratix_lcell 
Inst: pc_gen_ctl_2_0_0_a2_x[1]   pc_gen_ctl_2_0_0_a2_x_1_ stratix_lcell 
Inst: alu_func_2_0_0_a2_1_x[3]   alu_func_2_0_0_a2_1_x_3_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3_5_0_x[2]   pc_gen_ctl_2_i_0_a3_5_0_x_2_ stratix_lcell 
Inst: un1_ins_i_22_u_x   un1_ins_i_22_u_x_cZ stratix_lcell 
Inst: ext_ctl_2_0_0_a3_1_x[2]   ext_ctl_2_0_0_a3_1_x_2_ stratix_lcell 
Inst: un1_ins_i_18_0_0_a2_x   un1_ins_i_18_0_0_a2_x_cZ stratix_lcell 
Inst: alu_func_2_0_0_o2_x[3]   alu_func_2_0_0_o2_x_3_ stratix_lcell 
Inst: fsm_dly_2_0_0_a2_x[2]   fsm_dly_2_0_0_a2_x_2_ stratix_lcell 
Inst: alu_func_2_0_0_a2_0_x[3]   alu_func_2_0_0_a2_0_x_3_ stratix_lcell 
Inst: alu_func_2_i_m3_0_a3_0_x[2]   alu_func_2_i_m3_0_a3_0_x_2_ stratix_lcell 
Inst: ext_ctl_2_0_0_a2_0_x[2]   ext_ctl_2_0_0_a2_0_x_2_ stratix_lcell 
Inst: alu_we_1s_1_o2_0_x[0]   alu_we_1s_1_o2_0_x_0_ stratix_lcell 
Inst: un1_ins_i_18_m_0_0_a3_a_x   un1_ins_i_18_m_0_0_a3_a_x_cZ stratix_lcell 
Inst: muxa_ctl373_a_x   muxa_ctl373_a_x_cZ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a2_0_x[2]   pc_gen_ctl_2_i_0_a2_0_x_2_ stratix_lcell 
Inst: fsm_dly_2_0_0_a2_0_a_x[2]   fsm_dly_2_0_0_a2_0_a_x_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3_2_a_x[2]   pc_gen_ctl_2_i_0_a3_2_a_x_2_ stratix_lcell 
Inst: muxa_ctl_2_0_0_a2_0_0_a_x[1]   muxa_ctl_2_0_0_a2_0_0_a_x_1_ stratix_lcell 
Inst: un1_ins_i_15_x   un1_ins_i_15_x_cZ stratix_lcell 
Inst: wb_mux_1_0_0_a3_a_x[0]   wb_mux_1_0_0_a3_a_x_0_ stratix_lcell 
Inst: alu_func_2_0_0_a3_0_a_x[3]   alu_func_2_0_0_a3_0_a_x_3_ stratix_lcell 
Inst: alu_func_2_0_0_o2_0_a_x[0]   alu_func_2_0_0_o2_0_a_x_0_ stratix_lcell 
Inst: ext_ctl_2_0_0_a2_2_x[2]   ext_ctl_2_0_0_a2_2_x_2_ stratix_lcell 
Inst: alu_func_2_i_m3_0_a2_0_x[2]   alu_func_2_i_m3_0_a2_0_x_2_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a2_x[2]   cmp_ctl_2_0_0_a2_x_2_ stratix_lcell 
Inst: alu_func_2_0_0_a2_0_x[4]   alu_func_2_0_0_a2_0_x_4_ stratix_lcell 
Inst: alu_func_2_0_0_a2_2_x[0]   alu_func_2_0_0_a2_2_x_0_ stratix_lcell 
Inst: alu_func_2_0_0_a2_2_x[1]   alu_func_2_0_0_a2_2_x_1_ stratix_lcell 
Inst: un1_ins_i_22_1_x   un1_ins_i_22_1_x_cZ stratix_lcell 
Inst: un1_ins_i_23_2_0_a_x   un1_ins_i_23_2_0_a_x_cZ stratix_lcell 
Inst: alu_func_2_0_0_a3_1_x[4]   alu_func_2_0_0_a3_1_x_4_ stratix_lcell 
Inst: un1_muxa_ctl370_6_a_x   un1_muxa_ctl370_6_a_x_cZ stratix_lcell 
Inst: muxb_ctl_2_0_0_a3_0_0_x[0]   muxb_ctl_2_0_0_a3_0_0_x_0_ stratix_lcell 
Inst: un1_muxa_ctl370_x   un1_muxa_ctl370_x_cZ stratix_lcell 
Inst: alu_we_1_0_0_a3_a_x[0]   alu_we_1_0_0_a3_a_x_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_1_x[2]   pc_gen_ctl_2_i_0_1_x_2_ stratix_lcell 
Inst: dmem_ctl_2_0_0_a_x[1]   dmem_ctl_2_0_0_a_x_1_ stratix_lcell 
Inst: alu_func_2_0_0_2_a_x[0]   alu_func_2_0_0_2_a_x_0_ stratix_lcell 
Inst: alu_func_2_0_0_2_x[0]   alu_func_2_0_0_2_x_0_ stratix_lcell 
Inst: muxa_ctl_2_0_0_x[1]   muxa_ctl_2_0_0_x_1_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_a_x[0]   pc_gen_ctl_2_i_m3_0_a_x_0_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_a_x[0]   ext_ctl_2_i_m3_0_a_x_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0[2]   pc_gen_ctl_2_i_0_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a[2]   pc_gen_ctl_2_i_0_a_2_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0[0]   ext_ctl_2_i_m3_0_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0[0]   pc_gen_ctl_2_i_m3_0_0_ stratix_lcell 
Inst: alu_func_2_0_0[0]   alu_func_2_0_0_0_ stratix_lcell 
Inst: alu_func_2_0_0_a[0]   alu_func_2_0_0_a_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_5[2]   pc_gen_ctl_2_i_0_5_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_5_a[2]   pc_gen_ctl_2_i_0_5_a_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_5[0]   pc_gen_ctl_2_i_m3_0_5_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_5_a[0]   pc_gen_ctl_2_i_m3_0_5_a_0_ stratix_lcell 
Inst: alu_func_2_0_0[1]   alu_func_2_0_0_1_ stratix_lcell 
Inst: alu_func_2_0_0[4]   alu_func_2_0_0_4_ stratix_lcell 
Inst: alu_func_2_0_0_a[4]   alu_func_2_0_0_a_4_ stratix_lcell 
Inst: alu_we_1_0_0[0]   alu_we_1_0_0_0_ stratix_lcell 
Inst: cmp_ctl_2_0_0[1]   cmp_ctl_2_0_0_1_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a[1]   cmp_ctl_2_0_0_a_1_ stratix_lcell 
Inst: alu_func_2_i_m3_0[2]   alu_func_2_i_m3_0_2_ stratix_lcell 
Inst: alu_func_2_i_m3_0_a[2]   alu_func_2_i_m3_0_a_2_ stratix_lcell 
Inst: muxa_ctl_2_0_0_2[1]   muxa_ctl_2_0_0_2_1_ stratix_lcell 
Inst: muxa_ctl_2_0_0_2_a[1]   muxa_ctl_2_0_0_2_a_1_ stratix_lcell 
Inst: alu_func_2_0_0_3[1]   alu_func_2_0_0_3_1_ stratix_lcell 
Inst: alu_func_2_0_0_3_a[1]   alu_func_2_0_0_3_a_1_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_2[0]   ext_ctl_2_i_m3_0_2_0_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_2_a[0]   ext_ctl_2_i_m3_0_2_a_0_ stratix_lcell 
Inst: ext_ctl_2_0_0[2]   ext_ctl_2_0_0_2_ stratix_lcell 
Inst: ext_ctl_2_0_0_a[2]   ext_ctl_2_0_0_a_2_ stratix_lcell 
Inst: fsm_dly_2_0_0[0]   fsm_dly_2_0_0_0_ stratix_lcell 
Inst: fsm_dly_2_0_0_a[0]   fsm_dly_2_0_0_a_0_ stratix_lcell 
Inst: cmp_ctl_2_0_0_1[1]   cmp_ctl_2_0_0_1_1_ stratix_lcell 
Inst: cmp_ctl_2_0_0_1_a[1]   cmp_ctl_2_0_0_1_a_1_ stratix_lcell 
Inst: alu_func_2_0_0_2[4]   alu_func_2_0_0_2_4_ stratix_lcell 
Inst: alu_func_2_i_m3_0_5[2]   alu_func_2_i_m3_0_5_2_ stratix_lcell 
Inst: alu_func_2_i_m3_0_5_a[2]   alu_func_2_i_m3_0_5_a_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_2[0]   pc_gen_ctl_2_i_m3_0_2_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_m3_0_2_a[0]   pc_gen_ctl_2_i_m3_0_2_a_0_ stratix_lcell 
Inst: muxb_ctl_2_0_0[0]   muxb_ctl_2_0_0_0_ stratix_lcell 
Inst: muxb_ctl_2_0_0_a[0]   muxb_ctl_2_0_0_a_0_ stratix_lcell 
Inst: cmp_ctl_2_0_0[2]   cmp_ctl_2_0_0_2_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a[2]   cmp_ctl_2_0_0_a_2_ stratix_lcell 
Inst: pc_gen_ctl_2_0_0[1]   pc_gen_ctl_2_0_0_1_ stratix_lcell 
Inst: pc_gen_ctl_2_0_0_a[1]   pc_gen_ctl_2_0_0_a_1_ stratix_lcell 
Inst: dmem_ctl_2_0_0[1]   dmem_ctl_2_0_0_1_ stratix_lcell 
Inst: alu_func_2_0_0[3]   alu_func_2_0_0_3_ stratix_lcell 
Inst: alu_func_2_0_0_a[3]   alu_func_2_0_0_a_3_ stratix_lcell 
Inst: rd_sel_2_0_0[0]   rd_sel_2_0_0_0_ stratix_lcell 
Inst: rd_sel_2_0_0_a[0]   rd_sel_2_0_0_a_0_ stratix_lcell 
Inst: alu_func_2_0_0_1[4]   alu_func_2_0_0_1_4_ stratix_lcell 
Inst: alu_func_2_0_0_1_a[4]   alu_func_2_0_0_1_a_4_ stratix_lcell 
Inst: alu_func_2_0_0_1[1]   alu_func_2_0_0_1_1_ stratix_lcell 
Inst: alu_func_2_0_0_1_a[1]   alu_func_2_0_0_1_a_1_ stratix_lcell 
Inst: alu_func_2_0_0_0[0]   alu_func_2_0_0_0_0_ stratix_lcell 
Inst: alu_func_2_0_0_0_a[0]   alu_func_2_0_0_0_a_0_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_0[0]   ext_ctl_2_i_m3_0_0_0_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_0_a[0]   ext_ctl_2_i_m3_0_0_a_0_ stratix_lcell 
Inst: dmem_ctl_2_0_0_1[1]   dmem_ctl_2_0_0_1_1_ stratix_lcell 
Inst: dmem_ctl_2_0_0_1_a[1]   dmem_ctl_2_0_0_1_a_1_ stratix_lcell 
Inst: cmp_ctl_2_0_0[0]   cmp_ctl_2_0_0_0_ stratix_lcell 
Inst: muxb_ctl_2_0_0[1]   muxb_ctl_2_0_0_1_ stratix_lcell 
Inst: muxb_ctl_2_0_0_a[1]   muxb_ctl_2_0_0_a_1_ stratix_lcell 
Inst: muxa_ctl_2_0_0[0]   muxa_ctl_2_0_0_0_ stratix_lcell 
Inst: muxa_ctl_2_0_0_a[0]   muxa_ctl_2_0_0_a_0_ stratix_lcell 
Inst: fsm_dly_2_0_0[2]   fsm_dly_2_0_0_2_ stratix_lcell 
Inst: fsm_dly_2_0_0_a[2]   fsm_dly_2_0_0_a_2_ stratix_lcell 
Inst: alu_func_2_0_0_a3_0[0]   alu_func_2_0_0_a3_0_0_ stratix_lcell 
Inst: alu_we_1_0_0_a3[0]   alu_we_1_0_0_a3_0_ stratix_lcell 
Inst: alu_func_2_0_0_a3_1[1]   alu_func_2_0_0_a3_1_1_ stratix_lcell 
Inst: muxb_ctl_2_0_0_0[1]   muxb_ctl_2_0_0_0_1_ stratix_lcell 
Inst: muxb_ctl_2_0_0_0_a[1]   muxb_ctl_2_0_0_0_a_1_ stratix_lcell 
Inst: cmp_ctl_2_0_0_1[0]   cmp_ctl_2_0_0_1_0_ stratix_lcell 
Inst: cmp_ctl_2_0_0_1_a[0]   cmp_ctl_2_0_0_1_a_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_0[2]   pc_gen_ctl_2_i_0_0_2_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0[1]   ext_ctl_2_i_m3_0_1_ stratix_lcell 
Inst: ext_ctl_2_i_m3_0_a[1]   ext_ctl_2_i_m3_0_a_1_ stratix_lcell 
Inst: alu_func_2_i_m3_0_a3_5[2]   alu_func_2_i_m3_0_a3_5_2_ stratix_lcell 
Inst: alu_func_2_i_m3_0_a3_5_a[2]   alu_func_2_i_m3_0_a3_5_a_2_ stratix_lcell 
Inst: alu_func_2_0_0_a3[0]   alu_func_2_0_0_a3_0_ stratix_lcell 
Inst: fsm_dly_2_i_m3_0[1]   fsm_dly_2_i_m3_0_1_ stratix_lcell 
Inst: fsm_dly_2_i_m3_0_a[1]   fsm_dly_2_i_m3_0_a_1_ stratix_lcell 
Inst: rd_sel_2_0_0[1]   rd_sel_2_0_0_1_ stratix_lcell 
Inst: rd_sel_2_0_0_a[1]   rd_sel_2_0_0_a_1_ stratix_lcell 
Inst: dmem_ctl_2_0_0[0]   dmem_ctl_2_0_0_0_ stratix_lcell 
Inst: ext_ctl_2_0_0_o3[2]   ext_ctl_2_0_0_o3_2_ stratix_lcell 
Inst: ext_ctl_2_0_0_a3_1_0[2]   ext_ctl_2_0_0_a3_1_0_2_ stratix_lcell 
Inst: un1_muxa_ctl370_6   un1_muxa_ctl370_6_cZ stratix_lcell 
Inst: un1_muxa_ctl370_5   un1_muxa_ctl370_5_cZ stratix_lcell 
Inst: un1_muxa_ctl370_5_a   un1_muxa_ctl370_5_a_cZ stratix_lcell 
Inst: rd_sel_2_0_0_0[1]   rd_sel_2_0_0_0_1_ stratix_lcell 
Inst: rd_sel_2_0_0_0_a[1]   rd_sel_2_0_0_0_a_1_ stratix_lcell 
Inst: alu_func_2_i_m3_0_2[2]   alu_func_2_i_m3_0_2_2_ stratix_lcell 
Inst: alu_func_2_i_m3_0_2_a[2]   alu_func_2_i_m3_0_2_a_2_ stratix_lcell 
Inst: alu_we_1_0_0_0[0]   alu_we_1_0_0_0_0_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3_5[2]   pc_gen_ctl_2_i_0_a3_5_2_ stratix_lcell 
Inst: dmem_ctl_2_0_0[2]   dmem_ctl_2_0_0_2_ stratix_lcell 
Inst: dmem_ctl_2_0_0_a[2]   dmem_ctl_2_0_0_a_2_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3[2]   pc_gen_ctl_2_i_0_a3_2_ stratix_lcell 
Inst: wb_we_1_0_0[0]   wb_we_1_0_0_0_ stratix_lcell 
Inst: wb_we_1_0_0_a[0]   wb_we_1_0_0_a_0_ stratix_lcell 
Inst: wb_mux_1_0_0[0]   wb_mux_1_0_0_0_ stratix_lcell 
Inst: muxa_ctl_2_0_0_o2_0[1]   muxa_ctl_2_0_0_o2_0_1_ stratix_lcell 
Inst: ext_ctl_2_0_0_o2[2]   ext_ctl_2_0_0_o2_2_ stratix_lcell 
Inst: alu_func_2_0_0_o3[3]   alu_func_2_0_0_o3_3_ stratix_lcell 
Inst: un1_ins_i_23_2_0   un1_ins_i_23_2_0_cZ stratix_lcell 
Inst: un1_ins_i_22_1_a   un1_ins_i_22_1_a_cZ stratix_lcell 
Inst: muxa_ctl_2_0_0_0[1]   muxa_ctl_2_0_0_0_1_ stratix_lcell 
Inst: muxa_ctl_2_0_0_0_a[1]   muxa_ctl_2_0_0_0_a_1_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3_3[2]   pc_gen_ctl_2_i_0_a3_3_2_ stratix_lcell 
Inst: rd_sel_2_0_0_a3_0[0]   rd_sel_2_0_0_a3_0_0_ stratix_lcell 
Inst: rd_sel_2_0_0_a3_0_a[0]   rd_sel_2_0_0_a3_0_a_0_ stratix_lcell 
Inst: alu_func_2_0_0_a3_1[3]   alu_func_2_0_0_a3_1_3_ stratix_lcell 
Inst: alu_func_2_0_0_a3_1_a[3]   alu_func_2_0_0_a3_1_a_3_ stratix_lcell 
Inst: alu_we_1_0_0_a3_1[0]   alu_we_1_0_0_a3_1_0_ stratix_lcell 
Inst: alu_func_2_0_0_a2_1[4]   alu_func_2_0_0_a2_1_4_ stratix_lcell 
Inst: dmem_ctl_2_0_0[3]   dmem_ctl_2_0_0_3_ stratix_lcell 
Inst: dmem_ctl_2_0_0_a[3]   dmem_ctl_2_0_0_a_3_ stratix_lcell 
Inst: alu_func_2_0_0_o2_0[0]   alu_func_2_0_0_o2_0_0_ stratix_lcell 
Inst: alu_func_2_0_0_a3_0[3]   alu_func_2_0_0_a3_0_3_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a2_1[0]   cmp_ctl_2_0_0_a2_1_0_ stratix_lcell 
Inst: wb_mux_1_0_0_a3[0]   wb_mux_1_0_0_a3_0_ stratix_lcell 
Inst: un1_ins_i_20   un1_ins_i_20_cZ stratix_lcell 
Inst: alu_we_1_0_0_a3_1_0[0]   alu_we_1_0_0_a3_1_0_0_ stratix_lcell 
Inst: alu_we_1_0_0_a3_1_0_a[0]   alu_we_1_0_0_a3_1_0_a_0_ stratix_lcell 
Inst: muxa_ctl_2_0_0_a2_0_0[1]   muxa_ctl_2_0_0_a2_0_0_1_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a3_2[2]   pc_gen_ctl_2_i_0_a3_2_2_ stratix_lcell 
Inst: pc_gen_ctl_2_0_0_a3[1]   pc_gen_ctl_2_0_0_a3_1_ stratix_lcell 
Inst: dmem_ctl_2_0_0_a3[2]   dmem_ctl_2_0_0_a3_2_ stratix_lcell 
Inst: fsm_dly_2_0_0_a2_0[2]   fsm_dly_2_0_0_a2_0_2_ stratix_lcell 
Inst: cmp_ctl_2_0_0_a2_0[0]   cmp_ctl_2_0_0_a2_0_0_ stratix_lcell 
Inst: alu_func_2_0_0_a2_2[4]   alu_func_2_0_0_a2_2_4_ stratix_lcell 
Inst: pc_gen_ctl_2_i_0_a2_1[2]   pc_gen_ctl_2_i_0_a2_1_2_ stratix_lcell 
Inst: alu_func_2_0_0_a2_3[1]   alu_func_2_0_0_a2_3_1_ stratix_lcell 
Inst: alu_func_2_0_0_a2_0[1]   alu_func_2_0_0_a2_0_1_ stratix_lcell 
Inst: muxa_ctl_2_0_0_a3_1[0]   muxa_ctl_2_0_0_a3_1_0_ stratix_lcell 
Inst: muxa_ctl373   muxa_ctl373_cZ stratix_lcell 
Inst: un1_ins_i_18_m_0_0_a3   un1_ins_i_18_m_0_0_a3_cZ stratix_lcell 
Net:  pc_gen_ctl_2_i_0_0[2]   pc_gen_ctl_2_i_0_0_Z[2] 
Net:  alu_func_2_0_0_0[0]   alu_func_2_0_0_0_Z[0] 
Net:  alu_func_2_0_0_3[1]   alu_func_2_0_0_3_Z[1] 
Net:  alu_we_1_0_0_0[0]   alu_we_1_0_0_0_Z[0] 
Net:  cmp_ctl_2_0_0_1[1]   cmp_ctl_2_0_0_1_Z[1] 
Net:  muxa_ctl_2_0_0_0[1]   muxa_ctl_2_0_0_0_Z[1] 
Net:  alu_func_2_0_0_1[1]   alu_func_2_0_0_1_Z[1] 
Net:  ext_ctl_2_i_m3_0_0[0]   ext_ctl_2_i_m3_0_0_Z[0] 
Net:  alu_func_2_0_0_1[4]   alu_func_2_0_0_1_Z[4] 
Net:  dmem_ctl_2_0_0_1[1]   dmem_ctl_2_0_0_1_Z[1] 
Net:  cmp_ctl_2_0_0_1[0]   cmp_ctl_2_0_0_1_Z[0] 
Net:  muxb_ctl_2_0_0_0[1]   muxb_ctl_2_0_0_0_Z[1] 
Net:  rd_sel_2_0_0_0[1]   rd_sel_2_0_0_0_Z[1] 
EndView decoder NoName

BeginView pipelinedregs NoName
EndView pipelinedregs NoName

BeginView muxb_ctl_reg_clr_cls NoName
Inst: muxb_ctl_o[1]   muxb_ctl_o_1__Z stratix_lcell_ff 
Inst: muxb_ctl_o[0]   muxb_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView muxb_ctl_reg_clr_cls NoName

BeginView wb_mux_ctl_reg_clr_cls NoName
Inst: wb_mux_ctl_o[0]   wb_mux_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView wb_mux_ctl_reg_clr_cls NoName

BeginView wb_we_reg_clr_cls NoName
Inst: wb_we_o[0]   wb_we_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView wb_we_reg_clr_cls NoName

BeginView wb_we_reg NoName
Inst: wb_we_o[0]   wb_we_o_0__Z stratix_lcell_ff 
EndView wb_we_reg NoName

BeginView wb_mux_ctl_reg_clr NoName
Inst: wb_mux_ctl_o[0]   wb_mux_ctl_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView wb_mux_ctl_reg_clr NoName

BeginView muxb_ctl_reg_clr NoName
Inst: muxb_ctl_o[1]   muxb_ctl_o_1__Z stratix_lcell_ff 
Inst: muxb_ctl_o[0]   muxb_ctl_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView muxb_ctl_reg_clr NoName

BeginView dmem_ctl_reg_clr NoName
Inst: dmem_ctl_o[3]   dmem_ctl_o_3__Z stratix_lcell_ff 
Inst: dmem_ctl_o[2]   dmem_ctl_o_2__Z stratix_lcell_ff 
Inst: dmem_ctl_o[1]   dmem_ctl_o_1__Z stratix_lcell_ff 
Inst: dmem_ctl_o[0]   dmem_ctl_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView dmem_ctl_reg_clr NoName

BeginView alu_func_reg_clr NoName
Inst: alu_func_o[4]   alu_func_o_4__Z stratix_lcell_ff 
Inst: alu_func_o[3]   alu_func_o_3__Z stratix_lcell_ff 
Inst: alu_func_o[2]   alu_func_o_2__Z stratix_lcell_ff 
Inst: alu_func_o[1]   alu_func_o_1__Z stratix_lcell_ff 
Inst: alu_func_o[0]   alu_func_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView alu_func_reg_clr NoName

BeginView muxa_ctl_reg_clr NoName
Inst: muxa_ctl_o[1]   muxa_ctl_o_1__Z stratix_lcell_ff 
Inst: muxa_ctl_o[0]   muxa_ctl_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView muxa_ctl_reg_clr NoName

BeginView wb_mux_ctl_reg NoName
Inst: wb_mux_ctl_o[0]   wb_mux_ctl_o_0__Z stratix_lcell_ff 
EndView wb_mux_ctl_reg NoName

BeginView wb_we_reg_clr NoName
Inst: wb_we_o[0]   wb_we_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView wb_we_reg_clr NoName

BeginView cmp_ctl_reg_clr_cls NoName
Inst: cmp_ctl_o[2]   cmp_ctl_o_2__Z stratix_lcell_ff 
Inst: cmp_ctl_o[1]   cmp_ctl_o_1__Z stratix_lcell_ff 
Inst: cmp_ctl_o[0]   cmp_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView cmp_ctl_reg_clr_cls NoName

BeginView wb_we_reg_1 NoName
Inst: wb_we_o[0]   wb_we_o_0__Z stratix_lcell_ff 
EndView wb_we_reg_1 NoName

BeginView wb_mux_ctl_reg_1 NoName
Inst: wb_mux_ctl_o[0]   wb_mux_ctl_o_0__Z stratix_lcell_ff 
EndView wb_mux_ctl_reg_1 NoName

BeginView wb_we_reg_2 NoName
Inst: wb_we_o[0]   wb_we_o_0__Z stratix_lcell_ff 
EndView wb_we_reg_2 NoName

BeginView alu_we_reg_clr NoName
Inst: alu_we_o[0]   alu_we_o_0__Z stratix_lcell_ff 
Inst: NET1640_i_i   NET1640_i_i_cZ inv 
EndView alu_we_reg_clr NoName

BeginView alu_func_reg_clr_cls NoName
Inst: alu_func_o[4]   alu_func_o_4__Z stratix_lcell_ff 
Inst: alu_func_o[3]   alu_func_o_3__Z stratix_lcell_ff 
Inst: alu_func_o[2]   alu_func_o_2__Z stratix_lcell_ff 
Inst: alu_func_o[1]   alu_func_o_1__Z stratix_lcell_ff 
Inst: alu_func_o[0]   alu_func_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView alu_func_reg_clr_cls NoName

BeginView dmem_ctl_reg_clr_cls NoName
Inst: dmem_ctl_o[3]   dmem_ctl_o_3__Z stratix_lcell_ff 
Inst: dmem_ctl_o[2]   dmem_ctl_o_2__Z stratix_lcell_ff 
Inst: dmem_ctl_o[1]   dmem_ctl_o_1__Z stratix_lcell_ff 
Inst: dmem_ctl_o[0]   dmem_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView dmem_ctl_reg_clr_cls NoName

BeginView ext_ctl_reg_clr_cls NoName
Inst: ext_ctl_o[2]   ext_ctl_o_2__Z stratix_lcell_ff 
Inst: ext_ctl_o[1]   ext_ctl_o_1__Z stratix_lcell_ff 
Inst: ext_ctl_o[0]   ext_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView ext_ctl_reg_clr_cls NoName

BeginView rd_sel_reg_clr_cls NoName
Inst: rd_sel_o[1]   rd_sel_o_1__Z stratix_lcell_ff 
Inst: rd_sel_o[0]   rd_sel_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView rd_sel_reg_clr_cls NoName

BeginView alu_we_reg_clr_cls NoName
Inst: alu_we_o[0]   alu_we_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView alu_we_reg_clr_cls NoName

BeginView muxa_ctl_reg_clr_cls NoName
Inst: muxa_ctl_o[1]   muxa_ctl_o_1__Z stratix_lcell_ff 
Inst: muxa_ctl_o[0]   muxa_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView muxa_ctl_reg_clr_cls NoName

BeginView pc_gen_ctl_reg_clr_cls NoName
Inst: pc_gen_ctl_o[2]   pc_gen_ctl_o_2__Z stratix_lcell_ff 
Inst: pc_gen_ctl_o[1]   pc_gen_ctl_o_1__Z stratix_lcell_ff 
Inst: pc_gen_ctl_o[0]   pc_gen_ctl_o_0__Z stratix_lcell_ff 
Inst: id2ra_ins_clr_1_0_i_a2_0_a2_i   id2ra_ins_clr_1_0_i_a2_0_a2_i_cZ inv 
EndView pc_gen_ctl_reg_clr_cls NoName

BeginView dmem_ctl_reg NoName
Inst: dmem_ctl_o[3]   dmem_ctl_o_3__Z stratix_lcell_ff 
Inst: dmem_ctl_o[2]   dmem_ctl_o_2__Z stratix_lcell_ff 
Inst: dmem_ctl_o[1]   dmem_ctl_o_1__Z stratix_lcell_ff 
Inst: dmem_ctl_o[0]   dmem_ctl_o_0__Z stratix_lcell_ff 
EndView dmem_ctl_reg NoName

BeginView r32_reg_5 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_5 NoName

BeginView forward NoName
EndView forward NoName

BeginView forward_node_fw_alu_rs NoName
Inst: un1_mux_fw_NE   un1_mux_fw_NE_cZ stratix_lcell 
Inst: un1_mux_fw_NE_a   un1_mux_fw_NE_a_cZ stratix_lcell 
Inst: un17_mux_fw_NE   un17_mux_fw_NE_cZ stratix_lcell 
Inst: un17_mux_fw_NE_a   un17_mux_fw_NE_a_cZ stratix_lcell 
Inst: un30_mux_fw   un30_mux_fw_cZ stratix_lcell 
Inst: un30_mux_fw_a   un30_mux_fw_a_cZ stratix_lcell 
Inst: un14_mux_fw   un14_mux_fw_cZ stratix_lcell 
Inst: un14_mux_fw_a   un14_mux_fw_a_cZ stratix_lcell 
Inst: un1_mux_fw_NE_1   un1_mux_fw_NE_1_cZ stratix_lcell 
Inst: un17_mux_fw_NE_1   un17_mux_fw_NE_1_cZ stratix_lcell 
EndView forward_node_fw_alu_rs NoName

BeginView forward_node_fw_alu_rs_1 NoName
Inst: un32_mux_fw   un32_mux_fw_cZ stratix_lcell 
Inst: mux_fw_1   mux_fw_1_cZ stratix_lcell 
Inst: mux_fw_1_a   mux_fw_1_a_cZ stratix_lcell 
Inst: un17_mux_fw_NE   un17_mux_fw_NE_cZ stratix_lcell 
Inst: un17_mux_fw_NE_a   un17_mux_fw_NE_a_cZ stratix_lcell 
Inst: un1_mux_fw_NE_2   un1_mux_fw_NE_2_cZ stratix_lcell 
Inst: un17_mux_fw_NE_1   un17_mux_fw_NE_1_cZ stratix_lcell 
Inst: un1_mux_fw_NE_1   un1_mux_fw_NE_1_cZ stratix_lcell 
EndView forward_node_fw_alu_rs_1 NoName

BeginView forward_node_fw_alu_rs_2 NoName
Inst: mux_fw_1   mux_fw_1_cZ stratix_lcell 
Inst: un17_mux_fw_NE   un17_mux_fw_NE_cZ stratix_lcell 
Inst: un17_mux_fw_NE_a   un17_mux_fw_NE_a_cZ stratix_lcell 
Inst: un1_mux_fw_NE   un1_mux_fw_NE_cZ stratix_lcell 
Inst: un1_mux_fw_NE_a   un1_mux_fw_NE_a_cZ stratix_lcell 
Inst: un17_mux_fw_NE_1   un17_mux_fw_NE_1_cZ stratix_lcell 
Inst: un1_mux_fw_NE_1   un1_mux_fw_NE_1_cZ stratix_lcell 
EndView forward_node_fw_alu_rs_2 NoName

BeginView forward_node_fw_alu_rs_3 NoName
Inst: un32_mux_fw   un32_mux_fw_cZ stratix_lcell 
Inst: mux_fw_1   mux_fw_1_cZ stratix_lcell 
Inst: mux_fw_1_a   mux_fw_1_a_cZ stratix_lcell 
Inst: un17_mux_fw_NE   un17_mux_fw_NE_cZ stratix_lcell 
Inst: un17_mux_fw_NE_a   un17_mux_fw_NE_a_cZ stratix_lcell 
Inst: un1_mux_fw_NE_1   un1_mux_fw_NE_1_cZ stratix_lcell 
Inst: un1_mux_fw_NE_2   un1_mux_fw_NE_2_cZ stratix_lcell 
Inst: un17_mux_fw_NE_1   un17_mux_fw_NE_1_cZ stratix_lcell 
EndView forward_node_fw_alu_rs_3 NoName

BeginView fw_latch5 NoName
Inst: q[4]   q_4__Z stratix_lcell_ff 
Inst: q[3]   q_3__Z stratix_lcell_ff 
Inst: q[2]   q_2__Z stratix_lcell_ff 
Inst: q[1]   q_1__Z stratix_lcell_ff 
Inst: q[0]   q_0__Z stratix_lcell_ff 
EndView fw_latch5 NoName

BeginView fw_latch5_1 NoName
Inst: q[4]   q_4__Z stratix_lcell_ff 
Inst: q[3]   q_3__Z stratix_lcell_ff 
Inst: q[2]   q_2__Z stratix_lcell_ff 
Inst: q[1]   q_1__Z stratix_lcell_ff 
Inst: q[0]   q_0__Z stratix_lcell_ff 
EndView fw_latch5_1 NoName

BeginView r32_reg_6 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_6 NoName

BeginView r5_reg NoName
Inst: r5_o[4]   r5_o_4__Z stratix_lcell_ff 
Inst: r5_o[3]   r5_o_3__Z stratix_lcell_ff 
Inst: r5_o[2]   r5_o_2__Z stratix_lcell_ff 
Inst: r5_o[1]   r5_o_1__Z stratix_lcell_ff 
Inst: r5_o[0]   r5_o_0__Z stratix_lcell_ff 
EndView r5_reg NoName

BeginView r5_reg_1 NoName
Inst: r5_o[4]   r5_o_4__Z stratix_lcell_ff 
Inst: r5_o[3]   r5_o_3__Z stratix_lcell_ff 
Inst: r5_o[2]   r5_o_2__Z stratix_lcell_ff 
Inst: r5_o[1]   r5_o_1__Z stratix_lcell_ff 
Inst: r5_o[0]   r5_o_0__Z stratix_lcell_ff 
EndView r5_reg_1 NoName

BeginView r5_reg_2 NoName
Inst: r5_o[4]   r5_o_4__Z stratix_lcell_ff 
Inst: r5_o[3]   r5_o_3__Z stratix_lcell_ff 
Inst: r5_o[2]   r5_o_2__Z stratix_lcell_ff 
Inst: r5_o[1]   r5_o_1__Z stratix_lcell_ff 
Inst: r5_o[0]   r5_o_0__Z stratix_lcell_ff 
EndView r5_reg_2 NoName

BeginView r32_reg_7 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_7 NoName

BeginView r32_reg_8 NoName
Inst: r32_o[31]   r32_o_31__Z stratix_lcell_ff 
Inst: r32_o[30]   r32_o_30__Z stratix_lcell_ff 
Inst: r32_o[29]   r32_o_29__Z stratix_lcell_ff 
Inst: r32_o[28]   r32_o_28__Z stratix_lcell_ff 
Inst: r32_o[27]   r32_o_27__Z stratix_lcell_ff 
Inst: r32_o[26]   r32_o_26__Z stratix_lcell_ff 
Inst: r32_o[25]   r32_o_25__Z stratix_lcell_ff 
Inst: r32_o[24]   r32_o_24__Z stratix_lcell_ff 
Inst: r32_o[23]   r32_o_23__Z stratix_lcell_ff 
Inst: r32_o[22]   r32_o_22__Z stratix_lcell_ff 
Inst: r32_o[21]   r32_o_21__Z stratix_lcell_ff 
Inst: r32_o[20]   r32_o_20__Z stratix_lcell_ff 
Inst: r32_o[19]   r32_o_19__Z stratix_lcell_ff 
Inst: r32_o[18]   r32_o_18__Z stratix_lcell_ff 
Inst: r32_o[17]   r32_o_17__Z stratix_lcell_ff 
Inst: r32_o[16]   r32_o_16__Z stratix_lcell_ff 
Inst: r32_o[15]   r32_o_15__Z stratix_lcell_ff 
Inst: r32_o[14]   r32_o_14__Z stratix_lcell_ff 
Inst: r32_o[13]   r32_o_13__Z stratix_lcell_ff 
Inst: r32_o[12]   r32_o_12__Z stratix_lcell_ff 
Inst: r32_o[11]   r32_o_11__Z stratix_lcell_ff 
Inst: r32_o[10]   r32_o_10__Z stratix_lcell_ff 
Inst: r32_o[9]   r32_o_9__Z stratix_lcell_ff 
Inst: r32_o[8]   r32_o_8__Z stratix_lcell_ff 
Inst: r32_o[7]   r32_o_7__Z stratix_lcell_ff 
Inst: r32_o[6]   r32_o_6__Z stratix_lcell_ff 
Inst: r32_o[5]   r32_o_5__Z stratix_lcell_ff 
Inst: r32_o[4]   r32_o_4__Z stratix_lcell_ff 
Inst: r32_o[3]   r32_o_3__Z stratix_lcell_ff 
Inst: r32_o[2]   r32_o_2__Z stratix_lcell_ff 
Inst: r32_o[1]   r32_o_1__Z stratix_lcell_ff 
Inst: r32_o[0]   r32_o_0__Z stratix_lcell_ff 
EndView r32_reg_8 NoName

BeginView mips_dvc NoName
Inst: rr_key1   rr_key1_Z stratix_lcell_ff 
Inst: rr_key2   rr_key2_Z stratix_lcell_ff 
Inst: lcd_data[7]   lcd_data_7__Z stratix_lcell_ff 
Inst: lcd_data[6]   lcd_data_6__Z stratix_lcell_ff 
Inst: lcd_data[5]   lcd_data_5__Z stratix_lcell_ff 
Inst: lcd_data[4]   lcd_data_4__Z stratix_lcell_ff 
Inst: lcd_data[3]   lcd_data_3__Z stratix_lcell_ff 
Inst: lcd_data[2]   lcd_data_2__Z stratix_lcell_ff 
Inst: lcd_data[1]   lcd_data_1__Z stratix_lcell_ff 
Inst: lcd_data[0]   lcd_data_0__Z stratix_lcell_ff 
Inst: dout[31]   dout_31__Z stratix_lcell_ff 
Inst: dout[30]   dout_30__Z stratix_lcell_ff 
Inst: dout[29]   dout_29__Z stratix_lcell_ff 
Inst: dout[28]   dout_28__Z stratix_lcell_ff 
Inst: dout[27]   dout_27__Z stratix_lcell_ff 
Inst: dout[26]   dout_26__Z stratix_lcell_ff 
Inst: dout[25]   dout_25__Z stratix_lcell_ff 
Inst: dout[24]   dout_24__Z stratix_lcell_ff 
Inst: dout[23]   dout_23__Z stratix_lcell_ff 
Inst: dout[22]   dout_22__Z stratix_lcell_ff 
Inst: dout[21]   dout_21__Z stratix_lcell_ff 
Inst: dout[20]   dout_20__Z stratix_lcell_ff 
Inst: dout[19]   dout_19__Z stratix_lcell_ff 
Inst: dout[18]   dout_18__Z stratix_lcell_ff 
Inst: dout[17]   dout_17__Z stratix_lcell_ff 
Inst: dout[16]   dout_16__Z stratix_lcell_ff 
Inst: dout[15]   dout_15__Z stratix_lcell_ff 
Inst: dout[14]   dout_14__Z stratix_lcell_ff 
Inst: dout[13]   dout_13__Z stratix_lcell_ff 
Inst: dout[12]   dout_12__Z stratix_lcell_ff 
Inst: dout[11]   dout_11__Z stratix_lcell_ff 
Inst: dout[10]   dout_10__Z stratix_lcell_ff 
Inst: dout[9]   dout_9__Z stratix_lcell_ff 
Inst: dout[8]   dout_8__Z stratix_lcell_ff 
Inst: dout[7]   dout_7__Z stratix_lcell_ff 
Inst: dout[6]   dout_6__Z stratix_lcell_ff 
Inst: dout[5]   dout_5__Z stratix_lcell_ff 
Inst: dout[4]   dout_4__Z stratix_lcell_ff 
Inst: dout[3]   dout_3__Z stratix_lcell_ff 
Inst: dout[2]   dout_2__Z stratix_lcell_ff 
Inst: dout[1]   dout_1__Z stratix_lcell_ff 
Inst: dout[0]   dout_0__Z stratix_lcell_ff 
Inst: r_key2   r_key2_Z stratix_lcell_ff 
Inst: r_key1   r_key1_Z stratix_lcell_ff 
Inst: seg7data[7]   seg7data_7__Z stratix_lcell_ff 
Inst: seg7data[6]   seg7data_6__Z stratix_lcell_ff 
Inst: seg7data[5]   seg7data_5__Z stratix_lcell_ff 
Inst: seg7data[4]   seg7data_4__Z stratix_lcell_ff 
Inst: seg7data[3]   seg7data_3__Z stratix_lcell_ff 
Inst: seg7data[2]   seg7data_2__Z stratix_lcell_ff 
Inst: seg7data[1]   seg7data_1__Z stratix_lcell_ff 
Inst: seg7data[0]   seg7data_0__Z stratix_lcell_ff 
Inst: cmd[31]   cmd_31__Z stratix_lcell_ff 
Inst: cmd[30]   cmd_30__Z stratix_lcell_ff 
Inst: cmd[29]   cmd_29__Z stratix_lcell_ff 
Inst: cmd[28]   cmd_28__Z stratix_lcell_ff 
Inst: cmd[27]   cmd_27__Z stratix_lcell_ff 
Inst: cmd[26]   cmd_26__Z stratix_lcell_ff 
Inst: cmd[25]   cmd_25__Z stratix_lcell_ff 
Inst: cmd[24]   cmd_24__Z stratix_lcell_ff 
Inst: cmd[23]   cmd_23__Z stratix_lcell_ff 
Inst: cmd[22]   cmd_22__Z stratix_lcell_ff 
Inst: cmd[21]   cmd_21__Z stratix_lcell_ff 
Inst: cmd[20]   cmd_20__Z stratix_lcell_ff 
Inst: cmd[19]   cmd_19__Z stratix_lcell_ff 
Inst: cmd[18]   cmd_18__Z stratix_lcell_ff 
Inst: cmd[17]   cmd_17__Z stratix_lcell_ff 
Inst: cmd[16]   cmd_16__Z stratix_lcell_ff 
Inst: cmd[15]   cmd_15__Z stratix_lcell_ff 
Inst: cmd[14]   cmd_14__Z stratix_lcell_ff 
Inst: cmd[13]   cmd_13__Z stratix_lcell_ff 
Inst: cmd[12]   cmd_12__Z stratix_lcell_ff 
Inst: cmd[11]   cmd_11__Z stratix_lcell_ff 
Inst: cmd[10]   cmd_10__Z stratix_lcell_ff 
Inst: cmd[9]   cmd_9__Z stratix_lcell_ff 
Inst: cmd[8]   cmd_8__Z stratix_lcell_ff 
Inst: cmd[7]   cmd_7__Z stratix_lcell_ff 
Inst: cmd[6]   cmd_6__Z stratix_lcell_ff 
Inst: cmd[5]   cmd_5__Z stratix_lcell_ff 
Inst: cmd[4]   cmd_4__Z stratix_lcell_ff 
Inst: cmd[3]   cmd_3__Z stratix_lcell_ff 
Inst: cmd[2]   cmd_2__Z stratix_lcell_ff 
Inst: cmd[1]   cmd_1__Z stratix_lcell_ff 
Inst: cmd[0]   cmd_0__Z stratix_lcell_ff 
Inst: dout_0_0_a3_5_x[0]   dout_0_0_a3_5_x_0_ stratix_lcell 
Inst: dout_0_0_a[2]   dout_0_0_a_2_ stratix_lcell 
Inst: lcd_data_0_sqmuxa_0_a2   lcd_data_0_sqmuxa_0_a2_cZ stratix_lcell 
Inst: lcd_data_0_sqmuxa_0_a2_a   lcd_data_0_sqmuxa_0_a2_a_cZ stratix_lcell 
Inst: wr_uartdata_0_a2   wr_uartdata_0_a2_cZ stratix_lcell 
Inst: wr_uartdata_0_a2_a   wr_uartdata_0_a2_a_cZ stratix_lcell 
Inst: wr_tmr_data_0_a2   wr_tmr_data_0_a2_cZ stratix_lcell 
Inst: dout_0_0_a3_3[0]   dout_0_0_a3_3_0_ stratix_lcell 
Inst: wr_cmd_0_a2_0   wr_cmd_0_a2_0_cZ stratix_lcell 
Inst: dout_0_0_a3_4[0]   dout_0_0_a3_4_0_ stratix_lcell 
Inst: dout_0_0_a3_6[0]   dout_0_0_a3_6_0_ stratix_lcell 
Inst: dout_0_0_a3_6_a[0]   dout_0_0_a3_6_a_0_ stratix_lcell 
Inst: rd_uartdata_0_a2_0   rd_uartdata_0_a2_0_cZ stratix_lcell 
Inst: rd_uartdata_0_a2_0_a   rd_uartdata_0_a2_0_a_cZ stratix_lcell 
Inst: dout_0_0_a3_6_5_14[0]   dout_0_0_a3_6_5_14_0_ stratix_lcell 
Inst: dout_0_0_a3_6_5_14_a[0]   dout_0_0_a3_6_5_14_a_0_ stratix_lcell 
Inst: dout_0_0_a3_5_3[0]   dout_0_0_a3_5_3_0_ stratix_lcell 
Inst: dout_0_0_a3_5_3_a[0]   dout_0_0_a3_5_3_a_0_ stratix_lcell 
Inst: rd_status_29_0_a2_0_8   rd_status_29_0_a2_0_8_cZ stratix_lcell 
Inst: rd_status_29_0_a2_0_8_a   rd_status_29_0_a2_0_8_a_cZ stratix_lcell 
Inst: dout_0_0_a3_6_5_12[0]   dout_0_0_a3_6_5_12_0_ stratix_lcell 
Inst: dout_0_0_a3_6_5_12_a[0]   dout_0_0_a3_6_5_12_a_0_ stratix_lcell 
Inst: dout_0_0_a[7]   dout_0_0_a_7_ stratix_lcell 
Inst: dout_0_0_a[6]   dout_0_0_a_6_ stratix_lcell 
Inst: dout_0_0_a[5]   dout_0_0_a_5_ stratix_lcell 
Inst: dout_0_0_a[4]   dout_0_0_a_4_ stratix_lcell 
Inst: rd_cmd_0_a2_2   rd_cmd_0_a2_2_cZ stratix_lcell 
Inst: dout_0_0_a3_6_3[0]   dout_0_0_a3_6_3_0_ stratix_lcell 
Inst: dout_0_0_a3_6_5_9[0]   dout_0_0_a3_6_5_9_0_ stratix_lcell 
Inst: dout_0_0_a3_6_5_8[0]   dout_0_0_a3_6_5_8_0_ stratix_lcell 
Inst: wr_tmr_data_0_a2_0   wr_tmr_data_0_a2_0_cZ stratix_lcell 
Inst: dout_0_0_a3_6_5_2[0]   dout_0_0_a3_6_5_2_0_ stratix_lcell 
Inst: wr_uartdata_0_a2_1   wr_uartdata_0_a2_1_cZ stratix_lcell 
Inst: dout_0_0_a3_0[0]   dout_0_0_a3_0_0_ stratix_lcell 
Inst: dout_0_0_a3_0[1]   dout_0_0_a3_0_1_ stratix_lcell 
Inst: dout_0_0_a3_0[2]   dout_0_0_a3_0_2_ stratix_lcell 
Inst: dout_0_0_a3_0[3]   dout_0_0_a3_0_3_ stratix_lcell 
Inst: tmr_addr[0]   tmr_addr_0_ ghost 
Inst: tmr_addr[1]   tmr_addr_1_ ghost 
Inst: tmr_addr[2]   tmr_addr_2_ ghost 
Inst: tmr_addr[3]   tmr_addr_3_ ghost 
Inst: tmr_addr[4]   tmr_addr_4_ ghost 
Inst: tmr_addr[5]   tmr_addr_5_ ghost 
Inst: tmr_addr[6]   tmr_addr_6_ ghost 
Inst: tmr_addr[7]   tmr_addr_7_ ghost 
Inst: tmr_addr[8]   tmr_addr_8_ ghost 
Inst: tmr_addr[9]   tmr_addr_9_ ghost 
Inst: tmr_addr[10]   tmr_addr_10_ ghost 
Inst: tmr_addr[11]   tmr_addr_11_ ghost 
Inst: tmr_addr[12]   tmr_addr_12_ ghost 
Inst: tmr_addr[13]   tmr_addr_13_ ghost 
Inst: tmr_addr[14]   tmr_addr_14_ ghost 
Inst: tmr_addr[15]   tmr_addr_15_ ghost 
Inst: tmr_addr[16]   tmr_addr_16_ ghost 
Inst: tmr_addr[17]   tmr_addr_17_ ghost 
Inst: tmr_addr[18]   tmr_addr_18_ ghost 
Inst: tmr_addr[19]   tmr_addr_19_ ghost 
Inst: tmr_addr[20]   tmr_addr_20_ ghost 
Inst: tmr_addr[21]   tmr_addr_21_ ghost 
Inst: tmr_addr[22]   tmr_addr_22_ ghost 
Inst: tmr_addr[23]   tmr_addr_23_ ghost 
Inst: tmr_addr[24]   tmr_addr_24_ ghost 
Inst: tmr_addr[25]   tmr_addr_25_ ghost 
Inst: tmr_addr[26]   tmr_addr_26_ ghost 
Inst: tmr_addr[27]   tmr_addr_27_ ghost 
Inst: tmr_addr[28]   tmr_addr_28_ ghost 
Inst: tmr_addr[29]   tmr_addr_29_ ghost 
Inst: tmr_addr[30]   tmr_addr_30_ ghost 
Inst: tmr_addr[31]   tmr_addr_31_ ghost 
Inst: key1_addr[0]   key1_addr_0_ ghost 
Inst: key1_addr[1]   key1_addr_1_ ghost 
Inst: key1_addr[2]   key1_addr_2_ ghost 
Inst: key1_addr[3]   key1_addr_3_ ghost 
Inst: key1_addr[4]   key1_addr_4_ ghost 
Inst: key1_addr[5]   key1_addr_5_ ghost 
Inst: key1_addr[6]   key1_addr_6_ ghost 
Inst: key1_addr[7]   key1_addr_7_ ghost 
Inst: key1_addr[8]   key1_addr_8_ ghost 
Inst: key1_addr[9]   key1_addr_9_ ghost 
Inst: key1_addr[10]   key1_addr_10_ ghost 
Inst: key1_addr[11]   key1_addr_11_ ghost 
Inst: key1_addr[12]   key1_addr_12_ ghost 
Inst: key1_addr[13]   key1_addr_13_ ghost 
Inst: key1_addr[14]   key1_addr_14_ ghost 
Inst: key1_addr[15]   key1_addr_15_ ghost 
Inst: key1_addr[16]   key1_addr_16_ ghost 
Inst: key1_addr[17]   key1_addr_17_ ghost 
Inst: key1_addr[18]   key1_addr_18_ ghost 
Inst: key1_addr[19]   key1_addr_19_ ghost 
Inst: key1_addr[20]   key1_addr_20_ ghost 
Inst: key1_addr[21]   key1_addr_21_ ghost 
Inst: key1_addr[22]   key1_addr_22_ ghost 
Inst: key1_addr[23]   key1_addr_23_ ghost 
Inst: key1_addr[24]   key1_addr_24_ ghost 
Inst: key1_addr[25]   key1_addr_25_ ghost 
Inst: key1_addr[26]   key1_addr_26_ ghost 
Inst: key1_addr[27]   key1_addr_27_ ghost 
Inst: key1_addr[28]   key1_addr_28_ ghost 
Inst: key1_addr[29]   key1_addr_29_ ghost 
Inst: key1_addr[30]   key1_addr_30_ ghost 
Inst: key1_addr[31]   key1_addr_31_ ghost 
Inst: key2_addr[0]   key2_addr_0_ ghost 
Inst: key2_addr[1]   key2_addr_1_ ghost 
Inst: key2_addr[2]   key2_addr_2_ ghost 
Inst: key2_addr[3]   key2_addr_3_ ghost 
Inst: key2_addr[4]   key2_addr_4_ ghost 
Inst: key2_addr[5]   key2_addr_5_ ghost 
Inst: key2_addr[6]   key2_addr_6_ ghost 
Inst: key2_addr[7]   key2_addr_7_ ghost 
Inst: key2_addr[8]   key2_addr_8_ ghost 
Inst: key2_addr[9]   key2_addr_9_ ghost 
Inst: key2_addr[10]   key2_addr_10_ ghost 
Inst: key2_addr[11]   key2_addr_11_ ghost 
Inst: key2_addr[12]   key2_addr_12_ ghost 
Inst: key2_addr[13]   key2_addr_13_ ghost 
Inst: key2_addr[14]   key2_addr_14_ ghost 
Inst: key2_addr[15]   key2_addr_15_ ghost 
Inst: key2_addr[16]   key2_addr_16_ ghost 
Inst: key2_addr[17]   key2_addr_17_ ghost 
Inst: key2_addr[18]   key2_addr_18_ ghost 
Inst: key2_addr[19]   key2_addr_19_ ghost 
Inst: key2_addr[20]   key2_addr_20_ ghost 
Inst: key2_addr[21]   key2_addr_21_ ghost 
Inst: key2_addr[22]   key2_addr_22_ ghost 
Inst: key2_addr[23]   key2_addr_23_ ghost 
Inst: key2_addr[24]   key2_addr_24_ ghost 
Inst: key2_addr[25]   key2_addr_25_ ghost 
Inst: key2_addr[26]   key2_addr_26_ ghost 
Inst: key2_addr[27]   key2_addr_27_ ghost 
Inst: key2_addr[28]   key2_addr_28_ ghost 
Inst: key2_addr[29]   key2_addr_29_ ghost 
Inst: key2_addr[30]   key2_addr_30_ ghost 
Inst: key2_addr[31]   key2_addr_31_ ghost 
Inst: rst_c_i   rst_c_i_cZ inv 
EndView mips_dvc NoName

BeginView uart0 NoName
EndView uart0 NoName

BeginView uart_read NoName
Inst: bit_ctr[0]   bit_ctr_0__Z stratix_lcell_ff 
Inst: bit_ctr[1]   bit_ctr_1__Z stratix_lcell_ff 
Inst: bit_ctr[2]   bit_ctr_2__Z stratix_lcell_ff 
Inst: clk_ctr[0]   clk_ctr_0__Z stratix_lcell_ff 
Inst: clk_ctr[1]   clk_ctr_1__Z stratix_lcell_ff 
Inst: clk_ctr[2]   clk_ctr_2__Z stratix_lcell_ff 
Inst: clk_ctr[3]   clk_ctr_3__Z stratix_lcell_ff 
Inst: clk_ctr[4]   clk_ctr_4__Z stratix_lcell_ff 
Inst: clk_ctr[5]   clk_ctr_5__Z stratix_lcell_ff 
Inst: clk_ctr[6]   clk_ctr_6__Z stratix_lcell_ff 
Inst: clk_ctr[7]   clk_ctr_7__Z stratix_lcell_ff 
Inst: clk_ctr[8]   clk_ctr_8__Z stratix_lcell_ff 
Inst: clk_ctr[9]   clk_ctr_9__Z stratix_lcell_ff 
Inst: clk_ctr[10]   clk_ctr_10__Z stratix_lcell_ff 
Inst: clk_ctr[11]   clk_ctr_11__Z stratix_lcell_ff 
Inst: clk_ctr[12]   clk_ctr_12__Z stratix_lcell_ff 
Inst: clk_ctr[13]   clk_ctr_13__Z stratix_lcell_ff 
Inst: clk_ctr[14]   clk_ctr_14__Z stratix_lcell_ff 
Inst: clk_ctr[15]   clk_ctr_15__Z stratix_lcell_ff 
Inst: ua_state[4]   ua_state_4__Z stratix_lcell_ff 
Inst: ua_state[3]   ua_state_3__Z stratix_lcell_ff 
Inst: ua_state[2]   ua_state_2__Z stratix_lcell_ff 
Inst: ua_state[1]   ua_state_1__Z stratix_lcell_ff 
Inst: ua_state_i[0]   ua_state_i_0__Z stratix_lcell_ff 
Inst: int_req   int_req_Z stratix_lcell_ff 
Inst: rxq1   rxq1_Z stratix_lcell_ff 
Inst: rx_sr[0]   rx_sr_0__Z stratix_lcell_ff 
Inst: rx_sr[1]   rx_sr_1__Z stratix_lcell_ff 
Inst: rx_sr[2]   rx_sr_2__Z stratix_lcell_ff 
Inst: rx_sr[3]   rx_sr_3__Z stratix_lcell_ff 
Inst: rx_sr[4]   rx_sr_4__Z stratix_lcell_ff 
Inst: rx_sr[5]   rx_sr_5__Z stratix_lcell_ff 
Inst: rx_sr[6]   rx_sr_6__Z stratix_lcell_ff 
Inst: rx_sr[7]   rx_sr_7__Z stratix_lcell_ff 
Inst: buffer_reg[0]   buffer_reg_0__Z stratix_lcell_ff 
Inst: buffer_reg[1]   buffer_reg_1__Z stratix_lcell_ff 
Inst: buffer_reg[2]   buffer_reg_2__Z stratix_lcell_ff 
Inst: buffer_reg[3]   buffer_reg_3__Z stratix_lcell_ff 
Inst: buffer_reg[4]   buffer_reg_4__Z stratix_lcell_ff 
Inst: buffer_reg[5]   buffer_reg_5__Z stratix_lcell_ff 
Inst: buffer_reg[6]   buffer_reg_6__Z stratix_lcell_ff 
Inst: buffer_reg[7]   buffer_reg_7__Z stratix_lcell_ff 
Inst: clk_ctr27_i_0_a   clk_ctr27_i_0_a_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2   clk_ctr_equ15_0_a2_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2_a   clk_ctr_equ15_0_a2_a_cZ stratix_lcell 
Inst: ua_state_ns_0_a[2]   ua_state_ns_0_a_2_ stratix_lcell 
Inst: clk_ctr27_i_0_a5_5   clk_ctr27_i_0_a5_5_cZ stratix_lcell 
Inst: clk_ctr27_i_0_a5_5_a   clk_ctr27_i_0_a5_5_a_cZ stratix_lcell 
Inst: un1_clk_ctr_equ0_0_a2_0   un1_clk_ctr_equ0_0_a2_0_cZ stratix_lcell 
Inst: un1_clk_ctr_equ0_0_a2_0_a   un1_clk_ctr_equ0_0_a2_0_a_cZ stratix_lcell 
Inst: un1_clk_ctr_equ0_0_a2   un1_clk_ctr_equ0_0_a2_cZ stratix_lcell 
Inst: un1_clk_ctr_equ0_0_a2_a   un1_clk_ctr_equ0_0_a2_a_cZ stratix_lcell 
Inst: clk_ctr27_i_0_a5_4   clk_ctr27_i_0_a5_4_cZ stratix_lcell 
Inst: ua_state[4:0]   ua_state_4_0_ ghost 
Inst: rst_c_i   rst_c_i_cZ inv 
Inst: clk_ctr27_i_i_i   clk_ctr27_i_i_i_cZ inv 
Inst: bit_ctr23_i_i_i   bit_ctr23_i_i_i_cZ inv 
EndView uart_read NoName

BeginView rxd_d NoName
Inst: q   q_Z stratix_lcell_ff 
EndView rxd_d NoName

BeginView uart_write NoName
Inst: bit_ctr[0]   bit_ctr_0__Z stratix_lcell_ff 
Inst: bit_ctr[1]   bit_ctr_1__Z stratix_lcell_ff 
Inst: bit_ctr[2]   bit_ctr_2__Z stratix_lcell_ff 
Inst: clk_ctr[0]   clk_ctr_0__Z stratix_lcell_ff 
Inst: clk_ctr[1]   clk_ctr_1__Z stratix_lcell_ff 
Inst: clk_ctr[2]   clk_ctr_2__Z stratix_lcell_ff 
Inst: clk_ctr[3]   clk_ctr_3__Z stratix_lcell_ff 
Inst: clk_ctr[4]   clk_ctr_4__Z stratix_lcell_ff 
Inst: clk_ctr[5]   clk_ctr_5__Z stratix_lcell_ff 
Inst: clk_ctr[6]   clk_ctr_6__Z stratix_lcell_ff 
Inst: clk_ctr[7]   clk_ctr_7__Z stratix_lcell_ff 
Inst: clk_ctr[8]   clk_ctr_8__Z stratix_lcell_ff 
Inst: clk_ctr[9]   clk_ctr_9__Z stratix_lcell_ff 
Inst: clk_ctr[10]   clk_ctr_10__Z stratix_lcell_ff 
Inst: clk_ctr[11]   clk_ctr_11__Z stratix_lcell_ff 
Inst: clk_ctr[12]   clk_ctr_12__Z stratix_lcell_ff 
Inst: clk_ctr[13]   clk_ctr_13__Z stratix_lcell_ff 
Inst: clk_ctr[14]   clk_ctr_14__Z stratix_lcell_ff 
Inst: clk_ctr[15]   clk_ctr_15__Z stratix_lcell_ff 
Inst: ua_state[7]   ua_state_7__Z stratix_lcell_ff 
Inst: ua_state[3]   ua_state_3__Z stratix_lcell_ff 
Inst: ua_state[2]   ua_state_2__Z stratix_lcell_ff 
Inst: ua_state[1]   ua_state_1__Z stratix_lcell_ff 
Inst: ua_state_i[0]   ua_state_i_0__Z stratix_lcell_ff 
Inst: read_request_ff   read_request_ff_Z stratix_lcell_ff 
Inst: txd   txd_Z stratix_lcell_ff 
Inst: ua_state[4]   ua_state_4__Z stratix_lcell_ff 
Inst: ua_state[5]   ua_state_5__Z stratix_lcell_ff 
Inst: ua_state[6]   ua_state_6__Z stratix_lcell_ff 
Inst: tx_sr[0]   tx_sr_0__Z stratix_lcell_ff 
Inst: tx_sr[1]   tx_sr_1__Z stratix_lcell_ff 
Inst: tx_sr[2]   tx_sr_2__Z stratix_lcell_ff 
Inst: tx_sr[3]   tx_sr_3__Z stratix_lcell_ff 
Inst: tx_sr[4]   tx_sr_4__Z stratix_lcell_ff 
Inst: tx_sr[5]   tx_sr_5__Z stratix_lcell_ff 
Inst: tx_sr[6]   tx_sr_6__Z stratix_lcell_ff 
Inst: tx_sr[7]   tx_sr_7__Z stratix_lcell_ff 
Inst: txd_1_a   txd_1_a_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2   clk_ctr_equ15_0_a2_cZ stratix_lcell 
Inst: ua_state_ns_0_a[2]   ua_state_ns_0_a_2_ stratix_lcell 
Inst: clk_ctr26_i_0_0   clk_ctr26_i_0_0_cZ stratix_lcell 
Inst: clk_ctr26_i_0_0_a   clk_ctr26_i_0_0_a_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2_7   clk_ctr_equ15_0_a2_7_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2_7_a   clk_ctr_equ15_0_a2_7_a_cZ stratix_lcell 
Inst: clk_ctr26_i_0_a4_0_6   clk_ctr26_i_0_a4_0_6_cZ stratix_lcell 
Inst: clk_ctr26_i_0_a4_0_6_a   clk_ctr26_i_0_a4_0_6_a_cZ stratix_lcell 
Inst: clk_ctr26_i_0_a2   clk_ctr26_i_0_a2_cZ stratix_lcell 
Inst: clk_ctr26_i_0_a2_a   clk_ctr26_i_0_a2_a_cZ stratix_lcell 
Inst: clk_ctr_equ15_0_a2_4   clk_ctr_equ15_0_a2_4_cZ stratix_lcell 
Inst: clk_ctr26_i_0_a4_0_5   clk_ctr26_i_0_a4_0_5_cZ stratix_lcell 
Inst: txd_8   txd_8_cZ stratix_lcell 
Inst: bit_ctr23_i_0_o2   bit_ctr23_i_0_o2_cZ stratix_lcell 
Inst: ua_state_ns_0_a2_0[1]   ua_state_ns_0_a2_0_1_ stratix_lcell 
Inst: ua_state[7:0]   ua_state_7_0_ ghost 
Inst: rst_c_i   rst_c_i_cZ inv 
Inst: clk_ctr26_i_i_i   clk_ctr26_i_i_i_cZ inv 
Inst: bit_ctr23_i_i_i   bit_ctr23_i_i_i_cZ inv 
EndView uart_write NoName

BeginView fifo512_cyclone NoName
EndView fifo512_cyclone NoName

BeginView seg7led_cv NoName
Inst: m18_0   m18_0_cZ stratix_lcell 
Inst: m15_0   m15_0_cZ stratix_lcell 
Inst: m11_0   m11_0_cZ stratix_lcell 
Inst: m18   m18_cZ stratix_lcell 
Inst: m15   m15_cZ stratix_lcell 
Inst: m11   m11_cZ stratix_lcell 
EndView seg7led_cv NoName

BeginView tmr0 NoName
Inst: s_cntr[0]   s_cntr_0__Z stratix_lcell_ff 
Inst: s_cntr[1]   s_cntr_1__Z stratix_lcell_ff 
Inst: s_cntr[2]   s_cntr_2__Z stratix_lcell_ff 
Inst: s_cntr[3]   s_cntr_3__Z stratix_lcell_ff 
Inst: s_cntr[4]   s_cntr_4__Z stratix_lcell_ff 
Inst: s_cntr[5]   s_cntr_5__Z stratix_lcell_ff 
Inst: s_cntr[6]   s_cntr_6__Z stratix_lcell_ff 
Inst: s_cntr[7]   s_cntr_7__Z stratix_lcell_ff 
Inst: s_cntr[8]   s_cntr_8__Z stratix_lcell_ff 
Inst: s_cntr[9]   s_cntr_9__Z stratix_lcell_ff 
Inst: s_cntr[10]   s_cntr_10__Z stratix_lcell_ff 
Inst: s_cntr[11]   s_cntr_11__Z stratix_lcell_ff 
Inst: s_cntr[12]   s_cntr_12__Z stratix_lcell_ff 
Inst: s_cntr[13]   s_cntr_13__Z stratix_lcell_ff 
Inst: s_cntr[14]   s_cntr_14__Z stratix_lcell_ff 
Inst: s_cntr[15]   s_cntr_15__Z stratix_lcell_ff 
Inst: s_cntr[16]   s_cntr_16__Z stratix_lcell_ff 
Inst: s_cntr[17]   s_cntr_17__Z stratix_lcell_ff 
Inst: s_cntr[18]   s_cntr_18__Z stratix_lcell_ff 
Inst: s_cntr[19]   s_cntr_19__Z stratix_lcell_ff 
Inst: s_cntr[20]   s_cntr_20__Z stratix_lcell_ff 
Inst: s_cntr[21]   s_cntr_21__Z stratix_lcell_ff 
Inst: s_cntr[22]   s_cntr_22__Z stratix_lcell_ff 
Inst: s_cntr[23]   s_cntr_23__Z stratix_lcell_ff 
Inst: s_cntr[24]   s_cntr_24__Z stratix_lcell_ff 
Inst: s_cntr[25]   s_cntr_25__Z stratix_lcell_ff 
Inst: s_cntr[26]   s_cntr_26__Z stratix_lcell_ff 
Inst: s_cntr[27]   s_cntr_27__Z stratix_lcell_ff 
Inst: s_cntr[28]   s_cntr_28__Z stratix_lcell_ff 
Inst: s_cntr[29]   s_cntr_29__Z stratix_lcell_ff 
Inst: s_cntr[30]   s_cntr_30__Z stratix_lcell_ff 
Inst: s_cntr[31]   s_cntr_31__Z stratix_lcell_ff 
Inst: cntr[0]   cntr_0__Z stratix_lcell_ff 
Inst: cntr[1]   cntr_1__Z stratix_lcell_ff 
Inst: cntr[2]   cntr_2__Z stratix_lcell_ff 
Inst: cntr[3]   cntr_3__Z stratix_lcell_ff 
Inst: cntr[4]   cntr_4__Z stratix_lcell_ff 
Inst: cntr[5]   cntr_5__Z stratix_lcell_ff 
Inst: cntr[6]   cntr_6__Z stratix_lcell_ff 
Inst: cntr[7]   cntr_7__Z stratix_lcell_ff 
Inst: cntr[8]   cntr_8__Z stratix_lcell_ff 
Inst: cntr[9]   cntr_9__Z stratix_lcell_ff 
Inst: cntr[10]   cntr_10__Z stratix_lcell_ff 
Inst: cntr[11]   cntr_11__Z stratix_lcell_ff 
Inst: cntr[12]   cntr_12__Z stratix_lcell_ff 
Inst: cntr[13]   cntr_13__Z stratix_lcell_ff 
Inst: cntr[14]   cntr_14__Z stratix_lcell_ff 
Inst: cntr[15]   cntr_15__Z stratix_lcell_ff 
Inst: cntr[16]   cntr_16__Z stratix_lcell_ff 
Inst: cntr[17]   cntr_17__Z stratix_lcell_ff 
Inst: cntr[18]   cntr_18__Z stratix_lcell_ff 
Inst: cntr[19]   cntr_19__Z stratix_lcell_ff 
Inst: cntr[20]   cntr_20__Z stratix_lcell_ff 
Inst: cntr[21]   cntr_21__Z stratix_lcell_ff 
Inst: cntr[22]   cntr_22__Z stratix_lcell_ff 
Inst: cntr[23]   cntr_23__Z stratix_lcell_ff 
Inst: cntr[24]   cntr_24__Z stratix_lcell_ff 
Inst: cntr[25]   cntr_25__Z stratix_lcell_ff 
Inst: cntr[26]   cntr_26__Z stratix_lcell_ff 
Inst: cntr[27]   cntr_27__Z stratix_lcell_ff 
Inst: cntr[28]   cntr_28__Z stratix_lcell_ff 
Inst: cntr[29]   cntr_29__Z stratix_lcell_ff 
Inst: cntr[30]   cntr_30__Z stratix_lcell_ff 
Inst: cntr[31]   cntr_31__Z stratix_lcell_ff 
Inst: un1_ld_1   un1_ld_1_cZ stratix_lcell 
Inst: un1_ld_1_a   un1_ld_1_a_cZ stratix_lcell 
Inst: un2_w_irq_28   un2_w_irq_28_cZ stratix_lcell 
Inst: un2_w_irq_23   un2_w_irq_23_cZ stratix_lcell 
Inst: un2_w_irq_22   un2_w_irq_22_cZ stratix_lcell 
Inst: un2_w_irq_21   un2_w_irq_21_cZ stratix_lcell 
Inst: un2_w_irq_20   un2_w_irq_20_cZ stratix_lcell 
Inst: un2_w_irq_19   un2_w_irq_19_cZ stratix_lcell 
Inst: un2_w_irq_18   un2_w_irq_18_cZ stratix_lcell 
Inst: un2_w_irq_17   un2_w_irq_17_cZ stratix_lcell 
Inst: un2_w_irq_16   un2_w_irq_16_cZ stratix_lcell 
Inst: cntrlde   cntrlde_cZ stratix_lcell 
Inst: un1_ld_1_i   un1_ld_1_i_cZ inv 
EndView tmr0 NoName
