============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.12-s082_1
  Generated on:           Aug 22 2024  11:16:44 pm
  Module:                 ibex_core
  Operating conditions:   tt_100C_1v80 (balanced_tree)
  Wireload mode:          top
  Area mode:              timing library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances       37  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances          37  100.00                     76.75  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops               915   97.97                     87.09  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops            915   97.97                         -  
 Total Ungated Flip-flops           19    2.03                         -  
 Enable not found                    8   42.11                         -  
 Register bank width too small      11   57.89                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  934  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     934        934      915 (97.97%) 19 (2.03%)  
-------------------------------------------------------


