$date
	Fri Dec 18 19:36:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_andor $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ao $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! Y $end
$var wire 1 & a2 $end
$var wire 1 ' al $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
1&
1%
1$
1#
0"
1!
$end
#10
0!
0&
0%
0#
#20
