#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Apr 26 15:50:15 2024
# Process ID: 182380
# Current directory: /home/pawel/hippomenes/hippo-uart/fpga
# Command line: vivado -mode tcl -source hippo_uart.tcl
# Log file: /home/pawel/hippomenes/hippo-uart/fpga/vivado.log
# Journal file: /home/pawel/hippomenes/hippo-uart/fpga/vivado.jou
# Running On: archlinux, OS: Linux, CPU Frequency: 4359.976 MHz, CPU Physical cores: 32, Host memory: 32746 MB
#-----------------------------------------------------------
source hippo_uart.tcl
# proc checkRequiredFiles { origin_dir} {
#   set status true
#   set files [list \
#  "[file normalize "$origin_dir/hippo_uart/hippo_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"]"\
#  "[file normalize "$origin_dir/hippo_uart/hippo_uart.srcs/utils_1/imports/synth_1/fpga_uart.dcp"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find local file $ifile "
#       set status false
#     }
#   }
# 
#   set files [list \
#  "[file normalize "$origin_dir/../hdl/src/config_pkg.sv"]"\
#  "[file normalize "$origin_dir/../hdl/src/decoder_pkg.sv"]"\
#  "[file normalize "$origin_dir/../hdl/src/fifo.sv"]"\
#  "[file normalize "$origin_dir/../hdl/src/uart.sv"]"\
#  "[file normalize "$origin_dir/../hdl/src/fpga_uart.sv"]"\
#  "[file normalize "$origin_dir/../hdl/src/mem_pkg.sv"]"\
#  "[file normalize "$origin_dir/constraints/ARTY.xdc"]"\
#   ]
#   foreach ifile $files {
#     if { ![file isfile $ifile] } {
#       puts " Could not find remote file $ifile "
#       set status false
#     }
#   }
# 
#   return $status
# }
# set origin_dir "."
# if { [info exists ::origin_dir_loc] } {
#   set origin_dir $::origin_dir_loc
# }
# set _xil_proj_name_ "hippo_uart"
# if { [info exists ::user_project_name] } {
#   set _xil_proj_name_ $::user_project_name
# }
# variable script_file
# set script_file "hippo_uart.tcl"
# proc print_help {} {
#   variable script_file
#   puts "\nDescription:"
#   puts "Recreate a Vivado project from this script. The created project will be"
#   puts "functionally equivalent to the original project for which this script was"
#   puts "generated. The script contains commands for creating a project, filesets,"
#   puts "runs, adding/importing sources and setting properties on various objects.\n"
#   puts "Syntax:"
#   puts "$script_file"
#   puts "$script_file -tclargs \[--origin_dir <path>\]"
#   puts "$script_file -tclargs \[--project_name <name>\]"
#   puts "$script_file -tclargs \[--help\]\n"
#   puts "Usage:"
#   puts "Name                   Description"
#   puts "-------------------------------------------------------------------------"
#   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
#   puts "                       origin_dir path value is \".\", otherwise, the value"
#   puts "                       that was set with the \"-paths_relative_to\" switch"
#   puts "                       when this script was generated.\n"
#   puts "\[--project_name <name>\] Create project with the specified name. Default"
#   puts "                       name is the name of the project from where this"
#   puts "                       script was generated.\n"
#   puts "\[--help\]               Print help information for this script"
#   puts "-------------------------------------------------------------------------\n"
#   exit 0
# }
# if { $::argc > 0 } {
#   for {set i 0} {$i < $::argc} {incr i} {
#     set option [string trim [lindex $::argv $i]]
#     switch -regexp -- $option {
#       "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
#       "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
#       "--help"         { print_help }
#       default {
#         if { [regexp {^-} $option] } {
#           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
#           return 1
#         }
#       }
#     }
#   }
# }
# set orig_proj_dir "[file normalize "$origin_dir/hippo_uart"]"
# set validate_required 0
# if { $validate_required } {
#   if { [checkRequiredFiles $origin_dir] } {
#     puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
#   } else {
#     puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
#     return
#   }
# }
# create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xa7a35tcsg324-1I
# set proj_dir [get_property directory [current_project]]
# set_msg_config  -severity {STATUS}  -suppress  -ruleid {1}  -source 2
# set_msg_config  -severity {INFO}  -suppress  -ruleid {2}  -source 2
# set_msg_config  -severity {WARNING}  -suppress  -ruleid {3}  -source 2
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {WARNING}' to undo this change.
# set_msg_config  -severity {CRITICAL WARNING}  -suppress  -ruleid {4}  -source 2
CRITICAL WARNING: [Common 17-1355] You are suppressing all messages of type 'CRITICAL WARNING'. You may potentially disregard important DRC, CDC, and implementation messages that can negatively impact your design.  If this is not desired, please run 'reset_msg_config -suppress -severity {CRITICAL WARNING}' to undo this change.
# set obj [current_project]
# set_property -name "board_part" -value "" -objects $obj
# set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
# set_property -name "compxlib.funcsim" -value "1" -objects $obj
# set_property -name "compxlib.modelsim_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/modelsim" -objects $obj
# set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
# set_property -name "compxlib.questa_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/questa" -objects $obj
# set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
# set_property -name "compxlib.timesim" -value "1" -objects $obj
# set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
# set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
# set_property -name "corecontainer.enable" -value "0" -objects $obj
# set_property -name "customized_default_ip_location" -value "" -objects $obj
# set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
# set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
# set_property -name "enable_resource_estimation" -value "0" -objects $obj
# set_property -name "enable_vhdl_2008" -value "1" -objects $obj
# set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
# set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
# set_property -name "ip.user_files_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "ip_cache_permissions" -value "read write" -objects $obj
# set_property -name "ip_interface_inference_priority" -value "" -objects $obj
# set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
# set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
# set_property -name "local_ip_repo_leaf_dir_name" -value "ip_repo" -objects $obj
# set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
# set_property -name "part" -value "xa7a35tcsg324-1I" -objects $obj
# set_property -name "platform.default_output_type" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
# set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
# set_property -name "platform.rom.debug_type" -value "0" -objects $obj
# set_property -name "platform.rom.prom_type" -value "0" -objects $obj
# set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
# set_property -name "preferred_sim_model" -value "rtl" -objects $obj
# set_property -name "project_type" -value "Default" -objects $obj
# set_property -name "pr_flow" -value "0" -objects $obj
# set_property -name "revised_directory_structure" -value "1" -objects $obj
# set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
# set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
# set_property -name "sim.ipstatic.source_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files/ipstatic" -objects $obj
# set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
# set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
# set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
# set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.questa_install_dir" -value "" -objects $obj
# set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
# set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
# set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
# set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
# set_property -name "simulator_language" -value "Mixed" -objects $obj
# set_property -name "sim_compile_state" -value "1" -objects $obj
# set_property -name "source_mgmt_mode" -value "All" -objects $obj
# set_property -name "target_language" -value "Verilog" -objects $obj
# set_property -name "target_simulator" -value "XSim" -objects $obj
# set_property -name "tool_flow" -value "Vivado" -objects $obj
# set_property -name "webtalk.activehdl_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.modelsim_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.questa_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.riviera_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.vcs_export_sim" -value "1" -objects $obj
# set_property -name "webtalk.xsim_export_sim" -value "1" -objects $obj
# set_property -name "xpm_libraries" -value "XPM_CDC" -objects $obj
# set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
# set_property -name "xsim.radix" -value "hex" -objects $obj
# set_property -name "xsim.time_unit" -value "ns" -objects $obj
# set_property -name "xsim.trace_limit" -value "65536" -objects $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/../hdl/src/config_pkg.sv"] \
#  [file normalize "${origin_dir}/../hdl/src/decoder_pkg.sv"] \
#  [file normalize "${origin_dir}/../hdl/src/fifo.sv"] \
#  [file normalize "${origin_dir}/../hdl/src/uart.sv"] \
#  [file normalize "${origin_dir}/../hdl/src/fpga_uart.sv"] \
#  [file normalize "${origin_dir}/../hdl/src/mem_pkg.sv"] \
# ]
# add_files -norecurse -fileset $obj $files
# set file "$origin_dir/../hdl/src/config_pkg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/../hdl/src/decoder_pkg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/../hdl/src/fifo.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/../hdl/src/uart.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/../hdl/src/fpga_uart.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set file "$origin_dir/../hdl/src/mem_pkg.sv"
# set file [file normalize $file]
# set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
# set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
# set_property -name "is_enabled" -value "1" -objects $file_obj
# set_property -name "is_global_include" -value "0" -objects $file_obj
# set_property -name "library" -value "xil_defaultlib" -objects $file_obj
# set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
# set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
# set_property -name "used_in_implementation" -value "1" -objects $file_obj
# set_property -name "used_in_simulation" -value "1" -objects $file_obj
# set_property -name "used_in_synthesis" -value "1" -objects $file_obj
# set obj [get_filesets sources_1]
# set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
# set_property -name "define" -value "" -objects $obj
# set_property -name "design_mode" -value "RTL" -objects $obj
# set_property -name "edif_extra_search_paths" -value "" -objects $obj
# set_property -name "elab_link_dcps" -value "1" -objects $obj
# set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
# set_property -name "generic" -value "" -objects $obj
# set_property -name "include_dirs" -value "" -objects $obj
# set_property -name "lib_map_file" -value "" -objects $obj
# set_property -name "loop_count" -value "1000" -objects $obj
# set_property -name "name" -value "sources_1" -objects $obj
# set_property -name "top" -value "fpga_uart" -objects $obj
# set_property -name "verilog_define" -value "" -objects $obj
# set_property -name "verilog_uppercase" -value "0" -objects $obj
# set_property -name "verilog_version" -value "verilog_2001" -objects $obj
# set_property -name "vhdl_define" -value "" -objects $obj
# set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj
# set obj [get_filesets sources_1]
# set files [list \
#  [file normalize "${origin_dir}/hippo_uart/hippo_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci" ]\
# ]
ERROR: [Vivado 12-172] File or Directory '/home/pawel/hippomenes/hippo-uart/fpga/hippo_uart/hippo_uart.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' does not exist
