
STM32_FLIGHT_CONTROLLER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091cc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  08009370  08009370  00019370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009970  08009970  00020220  2**0
                  CONTENTS
  4 .ARM          00000008  08009970  08009970  00019970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009978  08009978  00020220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009978  08009978  00019978  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800997c  0800997c  0001997c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08009980  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  20000220  08009ba0  00020220  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000474  08009ba0  00020474  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020220  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001474e  00000000  00000000  00020250  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000024b5  00000000  00000000  0003499e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    0000cb44  00000000  00000000  00036e53  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000f58  00000000  00000000  00043998  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000ee0  00000000  00000000  000448f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00018049  00000000  00000000  000457d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0000b4ef  00000000  00000000  0005d819  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    00090bc9  00000000  00000000  00068d08  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  000f98d1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003db4  00000000  00000000  000f994c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000220 	.word	0x20000220
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08009354 	.word	0x08009354

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000224 	.word	0x20000224
 80001dc:	08009354 	.word	0x08009354

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <get_roll>:
}

float get_roll(){

	return roll;
}
 8000f58:	4b01      	ldr	r3, [pc, #4]	; (8000f60 <get_roll+0x8>)
 8000f5a:	ed93 0a00 	vldr	s0, [r3]
 8000f5e:	4770      	bx	lr
 8000f60:	200003b4 	.word	0x200003b4

08000f64 <get_pitch>:

float get_pitch(){

	return pitch;
}
 8000f64:	4b01      	ldr	r3, [pc, #4]	; (8000f6c <get_pitch+0x8>)
 8000f66:	ed93 0a00 	vldr	s0, [r3]
 8000f6a:	4770      	bx	lr
 8000f6c:	200003b0 	.word	0x200003b0

08000f70 <timer_reset>:
}

//Triggered by timer3 interrupt every time timer reaches 0 (autoreload)
void timer_reset(){

	deltat = 0;
 8000f70:	4b03      	ldr	r3, [pc, #12]	; (8000f80 <timer_reset+0x10>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
    lastUpdate = Now;
 8000f76:	4b03      	ldr	r3, [pc, #12]	; (8000f84 <timer_reset+0x14>)
 8000f78:	681a      	ldr	r2, [r3, #0]
 8000f7a:	4b03      	ldr	r3, [pc, #12]	; (8000f88 <timer_reset+0x18>)
 8000f7c:	601a      	str	r2, [r3, #0]


}
 8000f7e:	4770      	bx	lr
 8000f80:	20000244 	.word	0x20000244
 8000f84:	20000240 	.word	0x20000240
 8000f88:	20000254 	.word	0x20000254

08000f8c <__io_putchar>:
/*
 *	Some functions to allow the program to use printf,
 *	adapted from http://www.emcu.eu/how-to-implement-printf-for-send-message-via-usb-on-stm32-nucleo-boards-using-atollic/
 *
 */
int __io_putchar(int ch) {
 8000f8c:	b510      	push	{r4, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	4604      	mov	r4, r0
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 8000f92:	a902      	add	r1, sp, #8
 8000f94:	f801 0d04 	strb.w	r0, [r1, #-4]!


	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 8000f98:	230a      	movs	r3, #10
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	4802      	ldr	r0, [pc, #8]	; (8000fa8 <__io_putchar+0x1c>)
 8000f9e:	f003 fb93 	bl	80046c8 <HAL_UART_Transmit>
	return ch;
}
 8000fa2:	4620      	mov	r0, r4
 8000fa4:	b002      	add	sp, #8
 8000fa6:	bd10      	pop	{r4, pc}
 8000fa8:	20000370 	.word	0x20000370

08000fac <_write>:

int _write(int file, char *ptr, int len) {
 8000fac:	b570      	push	{r4, r5, r6, lr}
 8000fae:	4616      	mov	r6, r2
	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000fb0:	2400      	movs	r4, #0
 8000fb2:	e005      	b.n	8000fc0 <_write+0x14>
		__io_putchar(*ptr++);
 8000fb4:	1c4d      	adds	r5, r1, #1
 8000fb6:	7808      	ldrb	r0, [r1, #0]
 8000fb8:	f7ff ffe8 	bl	8000f8c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000fbc:	3401      	adds	r4, #1
		__io_putchar(*ptr++);
 8000fbe:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 8000fc0:	42b4      	cmp	r4, r6
 8000fc2:	dbf7      	blt.n	8000fb4 <_write+0x8>
	}
	return len;
}
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	bd70      	pop	{r4, r5, r6, pc}

08000fc8 <writeByte>:

//===================================================================================================================
//====== Set of useful function to access acceleration, gyroscope, and temperature data
//===================================================================================================================

void writeByte(uint8_t address_tx, uint8_t subAddress, uint8_t data) {
 8000fc8:	b500      	push	{lr}
 8000fca:	b085      	sub	sp, #20
	uint8_t data_write[2];
	data_write[0] = subAddress;
 8000fcc:	f88d 100c 	strb.w	r1, [sp, #12]
	data_write[1] = data;
 8000fd0:	f88d 200d 	strb.w	r2, [sp, #13]
	//i2c.write(address, data_write, 2, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 2, 10);
 8000fd4:	230a      	movs	r3, #10
 8000fd6:	9300      	str	r3, [sp, #0]
 8000fd8:	2302      	movs	r3, #2
 8000fda:	aa03      	add	r2, sp, #12
 8000fdc:	4601      	mov	r1, r0
 8000fde:	4803      	ldr	r0, [pc, #12]	; (8000fec <writeByte+0x24>)
 8000fe0:	f001 fff4 	bl	8002fcc <HAL_I2C_Master_Transmit>
}
 8000fe4:	b005      	add	sp, #20
 8000fe6:	f85d fb04 	ldr.w	pc, [sp], #4
 8000fea:	bf00      	nop
 8000fec:	200002e0 	.word	0x200002e0

08000ff0 <readByte>:

//NICK - I've changed these to accept a tx address & a rx address as STM32 boards include the R/W bit at the end of 7 bit adress
//so HAL function takes in 8 bit address including R/W bit
char readByte(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress) {
 8000ff0:	b570      	push	{r4, r5, r6, lr}
 8000ff2:	b084      	sub	sp, #16
	uint8_t data[1]; // `data` will store the register data
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8000ff4:	a904      	add	r1, sp, #16
 8000ff6:	f801 2d08 	strb.w	r2, [r1, #-8]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, 1, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10); //Send adress of register ONLY
 8000ffa:	4605      	mov	r5, r0
 8000ffc:	4c09      	ldr	r4, [pc, #36]	; (8001024 <readByte+0x34>)
 8000ffe:	260a      	movs	r6, #10
 8001000:	9600      	str	r6, [sp, #0]
 8001002:	2301      	movs	r3, #1
 8001004:	460a      	mov	r2, r1
 8001006:	4601      	mov	r1, r0
 8001008:	4620      	mov	r0, r4
 800100a:	f001 ffdf 	bl	8002fcc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_tx, data, 1, 10);
 800100e:	9600      	str	r6, [sp, #0]
 8001010:	2301      	movs	r3, #1
 8001012:	aa03      	add	r2, sp, #12
 8001014:	4629      	mov	r1, r5
 8001016:	4620      	mov	r0, r4
 8001018:	f002 f892 	bl	8003140 <HAL_I2C_Master_Receive>

	return data[0];
}
 800101c:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8001020:	b004      	add	sp, #16
 8001022:	bd70      	pop	{r4, r5, r6, pc}
 8001024:	200002e0 	.word	0x200002e0

08001028 <imu_init>:
IMU_StatusTypeDef imu_init(I2C_HandleTypeDef* handle) {
 8001028:	b510      	push	{r4, lr}
 800102a:	4604      	mov	r4, r0
	printf("STM32 Online..\r\n");
 800102c:	480f      	ldr	r0, [pc, #60]	; (800106c <imu_init+0x44>)
 800102e:	f004 fd39 	bl	8005aa4 <puts>
	if (HAL_I2C_IsDeviceReady(handle, 0xD0, 2, 100) == HAL_OK) {
 8001032:	2364      	movs	r3, #100	; 0x64
 8001034:	2202      	movs	r2, #2
 8001036:	21d0      	movs	r1, #208	; 0xd0
 8001038:	4620      	mov	r0, r4
 800103a:	f002 f9e9 	bl	8003410 <HAL_I2C_IsDeviceReady>
 800103e:	b100      	cbz	r0, 8001042 <imu_init+0x1a>
 8001040:	e7fe      	b.n	8001040 <imu_init+0x18>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Toggle LED on if so
 8001042:	2120      	movs	r1, #32
 8001044:	480a      	ldr	r0, [pc, #40]	; (8001070 <imu_init+0x48>)
 8001046:	f001 fce5 	bl	8002a14 <HAL_GPIO_TogglePin>
	uint8_t whoami = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 800104a:	2275      	movs	r2, #117	; 0x75
 800104c:	21d1      	movs	r1, #209	; 0xd1
 800104e:	20d0      	movs	r0, #208	; 0xd0
 8001050:	f7ff ffce 	bl	8000ff0 <readByte>
 8001054:	4604      	mov	r4, r0
	if (whoami == 0x71) {
 8001056:	2871      	cmp	r0, #113	; 0x71
 8001058:	d106      	bne.n	8001068 <imu_init+0x40>
		printf("MPU9250 online..\r\n");
 800105a:	4806      	ldr	r0, [pc, #24]	; (8001074 <imu_init+0x4c>)
 800105c:	f004 fd22 	bl	8005aa4 <puts>
		printf("whoami reg = %d ..\r\n", whoami);
 8001060:	4621      	mov	r1, r4
 8001062:	4805      	ldr	r0, [pc, #20]	; (8001078 <imu_init+0x50>)
 8001064:	f004 fcaa 	bl	80059bc <iprintf>
}
 8001068:	2000      	movs	r0, #0
 800106a:	bd10      	pop	{r4, pc}
 800106c:	080095cc 	.word	0x080095cc
 8001070:	40020000 	.word	0x40020000
 8001074:	080095dc 	.word	0x080095dc
 8001078:	080095f0 	.word	0x080095f0

0800107c <readBytes>:

void readBytes(uint8_t address_tx, uint8_t address_rx, uint8_t subAddress,
	uint8_t count, uint8_t * dest) {
 800107c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001080:	b088      	sub	sp, #32
 8001082:	4688      	mov	r8, r1
 8001084:	461c      	mov	r4, r3
 8001086:	9d0e      	ldr	r5, [sp, #56]	; 0x38
	uint8_t data[14];
	uint8_t data_write[1];
	data_write[0] = subAddress;
 8001088:	a908      	add	r1, sp, #32
 800108a:	f801 2d14 	strb.w	r2, [r1, #-20]!
	//i2c.write(address, data_write, 1, 1); // no stop
	//i2c.read(address, data, count, 0);


	HAL_I2C_Master_Transmit(&hi2c2, address_tx, data_write, 1, 10);
 800108e:	4e0e      	ldr	r6, [pc, #56]	; (80010c8 <readBytes+0x4c>)
 8001090:	270a      	movs	r7, #10
 8001092:	9700      	str	r7, [sp, #0]
 8001094:	2301      	movs	r3, #1
 8001096:	460a      	mov	r2, r1
 8001098:	4601      	mov	r1, r0
 800109a:	4630      	mov	r0, r6
 800109c:	f001 ff96 	bl	8002fcc <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, address_rx, data, count, 10);
 80010a0:	9700      	str	r7, [sp, #0]
 80010a2:	4623      	mov	r3, r4
 80010a4:	aa04      	add	r2, sp, #16
 80010a6:	4641      	mov	r1, r8
 80010a8:	4630      	mov	r0, r6
 80010aa:	f002 f849 	bl	8003140 <HAL_I2C_Master_Receive>

	for (int ii = 0; ii < count; ii++) {
 80010ae:	2300      	movs	r3, #0
 80010b0:	e005      	b.n	80010be <readBytes+0x42>
		dest[ii] = data[ii];
 80010b2:	aa08      	add	r2, sp, #32
 80010b4:	441a      	add	r2, r3
 80010b6:	f812 2c10 	ldrb.w	r2, [r2, #-16]
 80010ba:	54ea      	strb	r2, [r5, r3]
	for (int ii = 0; ii < count; ii++) {
 80010bc:	3301      	adds	r3, #1
 80010be:	429c      	cmp	r4, r3
 80010c0:	dcf7      	bgt.n	80010b2 <readBytes+0x36>
	}
}
 80010c2:	b008      	add	sp, #32
 80010c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80010c8:	200002e0 	.word	0x200002e0

080010cc <getMres>:

void getMres() {

	switch (Mscale) {
 80010cc:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <getMres+0x1c>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	b113      	cbz	r3, 80010d8 <getMres+0xc>
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d004      	beq.n	80010e0 <getMres+0x14>
 80010d6:	4770      	bx	lr
	// Possible magnetometer scales (and their register bit settings) are:
	// 14 bit resolution (0) and 16 bit resolution (1)
	case MFS_14BITS:
		mRes = 10.0 * 4219.0 / 8190.0; // Proper scale to return milliGauss
 80010d8:	4b04      	ldr	r3, [pc, #16]	; (80010ec <getMres+0x20>)
 80010da:	4a05      	ldr	r2, [pc, #20]	; (80010f0 <getMres+0x24>)
 80010dc:	601a      	str	r2, [r3, #0]
		break;
 80010de:	4770      	bx	lr
	case MFS_16BITS:
		mRes = 10.0 * 4219.0 / 32760.0; // Proper scale to return milliGauss
 80010e0:	4b02      	ldr	r3, [pc, #8]	; (80010ec <getMres+0x20>)
 80010e2:	4a04      	ldr	r2, [pc, #16]	; (80010f4 <getMres+0x28>)
 80010e4:	601a      	str	r2, [r3, #0]
		break;
	}
}
 80010e6:	4770      	bx	lr
 80010e8:	20000001 	.word	0x20000001
 80010ec:	200003b8 	.word	0x200003b8
 80010f0:	40a4d84e 	.word	0x40a4d84e
 80010f4:	3fa4d84e 	.word	0x3fa4d84e

080010f8 <getGres>:

void getGres() {
	switch (Gscale) {
 80010f8:	4b0b      	ldr	r3, [pc, #44]	; (8001128 <getGres+0x30>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d812      	bhi.n	8001126 <getGres+0x2e>
 8001100:	e8df f003 	tbb	[pc, r3]
 8001104:	0e0a0602 	.word	0x0e0a0602
	// Possible gyro scales (and their register bit settings) are:
	// 250 DPS (00), 500 DPS (01), 1000 DPS (10), and 2000 DPS  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case GFS_250DPS:
		gRes = 250.0 / 32768.0;
 8001108:	4b08      	ldr	r3, [pc, #32]	; (800112c <getGres+0x34>)
 800110a:	4a09      	ldr	r2, [pc, #36]	; (8001130 <getGres+0x38>)
 800110c:	601a      	str	r2, [r3, #0]
		break;
 800110e:	4770      	bx	lr
	case GFS_500DPS:
		gRes = 500.0 / 32768.0;
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <getGres+0x34>)
 8001112:	4a08      	ldr	r2, [pc, #32]	; (8001134 <getGres+0x3c>)
 8001114:	601a      	str	r2, [r3, #0]
		break;
 8001116:	4770      	bx	lr
	case GFS_1000DPS:
		gRes = 1000.0 / 32768.0;
 8001118:	4b04      	ldr	r3, [pc, #16]	; (800112c <getGres+0x34>)
 800111a:	4a07      	ldr	r2, [pc, #28]	; (8001138 <getGres+0x40>)
 800111c:	601a      	str	r2, [r3, #0]
		break;
 800111e:	4770      	bx	lr
	case GFS_2000DPS:
		gRes = 2000.0 / 32768.0;
 8001120:	4b02      	ldr	r3, [pc, #8]	; (800112c <getGres+0x34>)
 8001122:	4a06      	ldr	r2, [pc, #24]	; (800113c <getGres+0x44>)
 8001124:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8001126:	4770      	bx	lr
 8001128:	2000023d 	.word	0x2000023d
 800112c:	2000035c 	.word	0x2000035c
 8001130:	3bfa0000 	.word	0x3bfa0000
 8001134:	3c7a0000 	.word	0x3c7a0000
 8001138:	3cfa0000 	.word	0x3cfa0000
 800113c:	3d7a0000 	.word	0x3d7a0000

08001140 <getAres>:

void getAres() {
	switch (Ascale) {
 8001140:	4b0d      	ldr	r3, [pc, #52]	; (8001178 <getAres+0x38>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	2b03      	cmp	r3, #3
 8001146:	d816      	bhi.n	8001176 <getAres+0x36>
 8001148:	e8df f003 	tbb	[pc, r3]
 800114c:	110c0702 	.word	0x110c0702
	// Possible accelerometer scales (and their register bit settings) are:
	// 2 Gs (00), 4 Gs (01), 8 Gs (10), and 16 Gs  (11).
	// Here's a bit of an algorith to calculate DPS/(ADC tick) based on that 2-bit value:
	case AFS_2G:
		aRes = 2.0 / 32768.0;
 8001150:	4b0a      	ldr	r3, [pc, #40]	; (800117c <getAres+0x3c>)
 8001152:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8001156:	601a      	str	r2, [r3, #0]
		break;
 8001158:	4770      	bx	lr
	case AFS_4G:
		aRes = 4.0 / 32768.0;
 800115a:	4b08      	ldr	r3, [pc, #32]	; (800117c <getAres+0x3c>)
 800115c:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001160:	601a      	str	r2, [r3, #0]
		break;
 8001162:	4770      	bx	lr
	case AFS_8G:
		aRes = 8.0 / 32768.0;
 8001164:	4b05      	ldr	r3, [pc, #20]	; (800117c <getAres+0x3c>)
 8001166:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800116a:	601a      	str	r2, [r3, #0]
		break;
 800116c:	4770      	bx	lr
	case AFS_16G:
		aRes = 16.0 / 32768.0;
 800116e:	4b03      	ldr	r3, [pc, #12]	; (800117c <getAres+0x3c>)
 8001170:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001174:	601a      	str	r2, [r3, #0]
		break;
	}
}
 8001176:	4770      	bx	lr
 8001178:	2000023c 	.word	0x2000023c
 800117c:	20000350 	.word	0x20000350

08001180 <readAccelData>:

void readAccelData(int16_t * destination) {
 8001180:	b510      	push	{r4, lr}
 8001182:	b084      	sub	sp, #16
 8001184:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z accel register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 8001186:	ab02      	add	r3, sp, #8
 8001188:	9300      	str	r3, [sp, #0]
 800118a:	2306      	movs	r3, #6
 800118c:	223b      	movs	r2, #59	; 0x3b
 800118e:	21d1      	movs	r1, #209	; 0xd1
 8001190:	20d0      	movs	r0, #208	; 0xd0
 8001192:	f7ff ff73 	bl	800107c <readBytes>
			&rawData[0]); // Read the six raw data registers into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001196:	f89d 2008 	ldrb.w	r2, [sp, #8]
 800119a:	f89d 3009 	ldrb.w	r3, [sp, #9]
 800119e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011a2:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80011a4:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80011a8:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80011ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011b0:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80011b2:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80011b6:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80011ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011be:	80a3      	strh	r3, [r4, #4]
}
 80011c0:	b004      	add	sp, #16
 80011c2:	bd10      	pop	{r4, pc}

080011c4 <readGyroData>:

void readGyroData(int16_t * destination) {
 80011c4:	b510      	push	{r4, lr}
 80011c6:	b084      	sub	sp, #16
 80011c8:	4604      	mov	r4, r0
	uint8_t rawData[6];  // x/y/z gyro register data stored here
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 80011ca:	ab02      	add	r3, sp, #8
 80011cc:	9300      	str	r3, [sp, #0]
 80011ce:	2306      	movs	r3, #6
 80011d0:	2243      	movs	r2, #67	; 0x43
 80011d2:	21d1      	movs	r1, #209	; 0xd1
 80011d4:	20d0      	movs	r0, #208	; 0xd0
 80011d6:	f7ff ff51 	bl	800107c <readBytes>
			&rawData[0]); // Read the six raw data registers sequentially into data array
	destination[0] = (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 80011da:	f89d 2008 	ldrb.w	r2, [sp, #8]
 80011de:	f89d 3009 	ldrb.w	r3, [sp, #9]
 80011e2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011e6:	8023      	strh	r3, [r4, #0]
	destination[1] = (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 80011e8:	f89d 200a 	ldrb.w	r2, [sp, #10]
 80011ec:	f89d 300b 	ldrb.w	r3, [sp, #11]
 80011f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80011f4:	8063      	strh	r3, [r4, #2]
	destination[2] = (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80011f6:	f89d 200c 	ldrb.w	r2, [sp, #12]
 80011fa:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80011fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001202:	80a3      	strh	r3, [r4, #4]
}
 8001204:	b004      	add	sp, #16
 8001206:	bd10      	pop	{r4, pc}

08001208 <readMagData>:

void readMagData(int16_t * destination) {
 8001208:	b510      	push	{r4, lr}
 800120a:	b084      	sub	sp, #16
 800120c:	4604      	mov	r4, r0
	uint8_t rawData[7]; // x/y/z gyro register data, ST2 register stored here, must read ST2 at end of data acquisition
	if (readByte(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ST1) & 0x01) { // wait for magnetometer data ready bit to be set
 800120e:	2202      	movs	r2, #2
 8001210:	2119      	movs	r1, #25
 8001212:	2018      	movs	r0, #24
 8001214:	f7ff feec 	bl	8000ff0 <readByte>
 8001218:	f010 0f01 	tst.w	r0, #1
 800121c:	d101      	bne.n	8001222 <readMagData+0x1a>
					(int16_t) (((int16_t) rawData[3] << 8) | rawData[2]); // Data stored as little Endian
			destination[2] =
					(int16_t) (((int16_t) rawData[5] << 8) | rawData[4]);
		}
	}
}
 800121e:	b004      	add	sp, #16
 8001220:	bd10      	pop	{r4, pc}
		readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_XOUT_L, 7,
 8001222:	ab02      	add	r3, sp, #8
 8001224:	9300      	str	r3, [sp, #0]
 8001226:	2307      	movs	r3, #7
 8001228:	2203      	movs	r2, #3
 800122a:	2119      	movs	r1, #25
 800122c:	2018      	movs	r0, #24
 800122e:	f7ff ff25 	bl	800107c <readBytes>
		uint8_t c = rawData[6]; // End data read by reading ST2 register
 8001232:	f89d 300e 	ldrb.w	r3, [sp, #14]
		if (!(c & 0x08)) { // Check if magnetic sensor overflow set, if not then report data
 8001236:	f013 0f08 	tst.w	r3, #8
 800123a:	d1f0      	bne.n	800121e <readMagData+0x16>
					(int16_t) (((int16_t) rawData[1] << 8) | rawData[0]); // Turn the MSB and LSB into a signed 16-bit value
 800123c:	f89d 2009 	ldrb.w	r2, [sp, #9]
 8001240:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8001244:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[0] =
 8001248:	8023      	strh	r3, [r4, #0]
					(int16_t) (((int16_t) rawData[3] << 8) | rawData[2]); // Data stored as little Endian
 800124a:	f89d 200b 	ldrb.w	r2, [sp, #11]
 800124e:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8001252:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[1] =
 8001256:	8063      	strh	r3, [r4, #2]
					(int16_t) (((int16_t) rawData[5] << 8) | rawData[4]);
 8001258:	f89d 200d 	ldrb.w	r2, [sp, #13]
 800125c:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8001260:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			destination[2] =
 8001264:	80a3      	strh	r3, [r4, #4]
}
 8001266:	e7da      	b.n	800121e <readMagData+0x16>

08001268 <resetMPU9250>:
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, TEMP_OUT_H, 2,
			&rawData[0]); // Read the two raw data registers sequentially into data array
	return (int16_t) (((int16_t) rawData[0]) << 8 | rawData[1]); // Turn the MSB and LSB into a 16-bit value
}

void resetMPU9250() {
 8001268:	b508      	push	{r3, lr}
	// reset device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 800126a:	2280      	movs	r2, #128	; 0x80
 800126c:	216b      	movs	r1, #107	; 0x6b
 800126e:	20d0      	movs	r0, #208	; 0xd0
 8001270:	f7ff feaa 	bl	8000fc8 <writeByte>
	HAL_Delay(100);
 8001274:	2064      	movs	r0, #100	; 0x64
 8001276:	f001 fa77 	bl	8002768 <HAL_Delay>
}
 800127a:	bd08      	pop	{r3, pc}

0800127c <initAK8963>:

void initAK8963(float * destination) {
 800127c:	b510      	push	{r4, lr}
 800127e:	b084      	sub	sp, #16
 8001280:	4604      	mov	r4, r0
	// First extract the factory calibration for each magnetometer axis
	uint8_t rawData[3];  // x/y/z gyro calibration data stored here
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 8001282:	2200      	movs	r2, #0
 8001284:	210a      	movs	r1, #10
 8001286:	2018      	movs	r0, #24
 8001288:	f7ff fe9e 	bl	8000fc8 <writeByte>
	HAL_Delay(10);
 800128c:	200a      	movs	r0, #10
 800128e:	f001 fa6b 	bl	8002768 <HAL_Delay>
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x0F); // Enter Fuse ROM access mode
 8001292:	220f      	movs	r2, #15
 8001294:	210a      	movs	r1, #10
 8001296:	2018      	movs	r0, #24
 8001298:	f7ff fe96 	bl	8000fc8 <writeByte>
	HAL_Delay(10);
 800129c:	200a      	movs	r0, #10
 800129e:	f001 fa63 	bl	8002768 <HAL_Delay>
	readBytes(AK8963_ADDRESS_TX, AK8963_ADDRESS_RX, AK8963_ASAX, 3,
 80012a2:	ab03      	add	r3, sp, #12
 80012a4:	9300      	str	r3, [sp, #0]
 80012a6:	2303      	movs	r3, #3
 80012a8:	2210      	movs	r2, #16
 80012aa:	2119      	movs	r1, #25
 80012ac:	2018      	movs	r0, #24
 80012ae:	f7ff fee5 	bl	800107c <readBytes>
			&rawData[0]);  // Read the x-, y-, and z-axis calibration values
	destination[0] = (float) (rawData[0] - 128) / 256.0f + 1.0f; // Return x-axis sensitivity adjustment values, etc.
 80012b2:	f89d 300c 	ldrb.w	r3, [sp, #12]
 80012b6:	3b80      	subs	r3, #128	; 0x80
 80012b8:	ee07 3a10 	vmov	s14, r3
 80012bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012c0:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8001338 <initAK8963+0xbc>
 80012c4:	ee27 7a06 	vmul.f32	s14, s14, s12
 80012c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80012cc:	ee37 7a26 	vadd.f32	s14, s14, s13
 80012d0:	ed84 7a00 	vstr	s14, [r4]
	destination[1] = (float) (rawData[1] - 128) / 256.0f + 1.0f;
 80012d4:	f89d 300d 	ldrb.w	r3, [sp, #13]
 80012d8:	3b80      	subs	r3, #128	; 0x80
 80012da:	ee07 3a10 	vmov	s14, r3
 80012de:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80012e2:	ee27 7a06 	vmul.f32	s14, s14, s12
 80012e6:	ee37 7a26 	vadd.f32	s14, s14, s13
 80012ea:	ed84 7a01 	vstr	s14, [r4, #4]
	destination[2] = (float) (rawData[2] - 128) / 256.0f + 1.0f;
 80012ee:	f89d 300e 	ldrb.w	r3, [sp, #14]
 80012f2:	3b80      	subs	r3, #128	; 0x80
 80012f4:	ee07 3a90 	vmov	s15, r3
 80012f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012fc:	ee67 7a86 	vmul.f32	s15, s15, s12
 8001300:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8001304:	edc4 7a02 	vstr	s15, [r4, #8]
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, 0x00); // Power down magnetometer
 8001308:	2200      	movs	r2, #0
 800130a:	210a      	movs	r1, #10
 800130c:	2018      	movs	r0, #24
 800130e:	f7ff fe5b 	bl	8000fc8 <writeByte>
	HAL_Delay(10);
 8001312:	200a      	movs	r0, #10
 8001314:	f001 fa28 	bl	8002768 <HAL_Delay>
	// Configure the magnetometer for continuous read and highest resolution
	// set Mscale bit 4 to 1 (0) to enable 16 (14) bit resolution in CNTL register,
	// and enable continuous mode data acquisition Mmode (bits [3:0]), 0010 for 8 Hz and 0110 for 100 Hz sample rates
	writeByte(AK8963_ADDRESS_TX, AK8963_CNTL, Mscale << 4 | Mmode); // Set magnetometer data resolution and sample ODR
 8001318:	4b08      	ldr	r3, [pc, #32]	; (800133c <initAK8963+0xc0>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	4a08      	ldr	r2, [pc, #32]	; (8001340 <initAK8963+0xc4>)
 800131e:	7812      	ldrb	r2, [r2, #0]
 8001320:	ea42 1203 	orr.w	r2, r2, r3, lsl #4
 8001324:	b2d2      	uxtb	r2, r2
 8001326:	210a      	movs	r1, #10
 8001328:	2018      	movs	r0, #24
 800132a:	f7ff fe4d 	bl	8000fc8 <writeByte>
	HAL_Delay(10);
 800132e:	200a      	movs	r0, #10
 8001330:	f001 fa1a 	bl	8002768 <HAL_Delay>
}
 8001334:	b004      	add	sp, #16
 8001336:	bd10      	pop	{r4, pc}
 8001338:	3b800000 	.word	0x3b800000
 800133c:	20000001 	.word	0x20000001
 8001340:	20000000 	.word	0x20000000

08001344 <initMPU9250>:

void initMPU9250() {
 8001344:	b510      	push	{r4, lr}
	// Initialize MPU9250 device
	// wake up device
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Clear sleep mode bit (6), enable all sensors
 8001346:	2200      	movs	r2, #0
 8001348:	216b      	movs	r1, #107	; 0x6b
 800134a:	20d0      	movs	r0, #208	; 0xd0
 800134c:	f7ff fe3c 	bl	8000fc8 <writeByte>
	HAL_Delay(100); // Delay 100 ms for PLL to get established on x-axis gyro; should check for PLL ready interrupt
 8001350:	2064      	movs	r0, #100	; 0x64
 8001352:	f001 fa09 	bl	8002768 <HAL_Delay>

	// get stable time source
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01); // Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
 8001356:	2201      	movs	r2, #1
 8001358:	216b      	movs	r1, #107	; 0x6b
 800135a:	20d0      	movs	r0, #208	; 0xd0
 800135c:	f7ff fe34 	bl	8000fc8 <writeByte>

	// Configure Gyro and Accelerometer
	// Disable FSYNC and set accelerometer and gyro bandwidth to 44 and 42 Hz, respectively;
	// DLPF_CFG = bits 2:0 = 010; this sets the sample rate at 1 kHz for both
	// Maximum delay is 4.9 ms which is just over a 200 Hz maximum rate
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x03);
 8001360:	2203      	movs	r2, #3
 8001362:	211a      	movs	r1, #26
 8001364:	20d0      	movs	r0, #208	; 0xd0
 8001366:	f7ff fe2f 	bl	8000fc8 <writeByte>

	// Set sample rate = gyroscope output rate/(1 + SMPLRT_DIV)
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x04); // Use a 200 Hz rate; the same rate set in CONFIG above
 800136a:	2204      	movs	r2, #4
 800136c:	2119      	movs	r1, #25
 800136e:	20d0      	movs	r0, #208	; 0xd0
 8001370:	f7ff fe2a 	bl	8000fc8 <writeByte>

	// Set gyroscope full scale range
	// Range selects FS_SEL and AFS_SEL are 0 - 3, so 2-bit values are left-shifted into positions 4:3
	uint8_t c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX,
 8001374:	221b      	movs	r2, #27
 8001376:	21d1      	movs	r1, #209	; 0xd1
 8001378:	4608      	mov	r0, r1
 800137a:	f7ff fe39 	bl	8000ff0 <readByte>
 800137e:	4604      	mov	r4, r0
	GYRO_CONFIG);
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 8001380:	f000 021f 	and.w	r2, r0, #31
 8001384:	211b      	movs	r1, #27
 8001386:	20d0      	movs	r0, #208	; 0xd0
 8001388:	f7ff fe1e 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 800138c:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 8001390:	211b      	movs	r1, #27
 8001392:	20d0      	movs	r0, #208	; 0xd0
 8001394:	f7ff fe18 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, c | Gscale << 3); // Set full scale range for the gyro
 8001398:	4b20      	ldr	r3, [pc, #128]	; (800141c <initMPU9250+0xd8>)
 800139a:	781a      	ldrb	r2, [r3, #0]
 800139c:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 80013a0:	b2d2      	uxtb	r2, r2
 80013a2:	211b      	movs	r1, #27
 80013a4:	20d0      	movs	r0, #208	; 0xd0
 80013a6:	f7ff fe0f 	bl	8000fc8 <writeByte>

	// Set accelerometer configuration
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG);
 80013aa:	221c      	movs	r2, #28
 80013ac:	21d1      	movs	r1, #209	; 0xd1
 80013ae:	4608      	mov	r0, r1
 80013b0:	f7ff fe1e 	bl	8000ff0 <readByte>
 80013b4:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0xE0); // Clear self-test bits [7:5]
 80013b6:	f000 021f 	and.w	r2, r0, #31
 80013ba:	211c      	movs	r1, #28
 80013bc:	20d0      	movs	r0, #208	; 0xd0
 80013be:	f7ff fe03 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c & ~0x18); // Clear AFS bits [4:3]
 80013c2:	f004 02e7 	and.w	r2, r4, #231	; 0xe7
 80013c6:	211c      	movs	r1, #28
 80013c8:	20d0      	movs	r0, #208	; 0xd0
 80013ca:	f7ff fdfd 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, c | Ascale << 3); // Set full scale range for the accelerometer
 80013ce:	4b14      	ldr	r3, [pc, #80]	; (8001420 <initMPU9250+0xdc>)
 80013d0:	781a      	ldrb	r2, [r3, #0]
 80013d2:	ea44 02c2 	orr.w	r2, r4, r2, lsl #3
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	211c      	movs	r1, #28
 80013da:	20d0      	movs	r0, #208	; 0xd0
 80013dc:	f7ff fdf4 	bl	8000fc8 <writeByte>

	// Set accelerometer sample rate configuration
	// It is possible to get a 4 kHz sample rate from the accelerometer by choosing 1 for
	// accel_fchoice_b bit [3]; in this case the bandwidth is 1.13 kHz
	c = readByte(MPU9250_ADDRESS_RX, MPU9250_ADDRESS_RX, ACCEL_CONFIG2);
 80013e0:	221d      	movs	r2, #29
 80013e2:	21d1      	movs	r1, #209	; 0xd1
 80013e4:	4608      	mov	r0, r1
 80013e6:	f7ff fe03 	bl	8000ff0 <readByte>
 80013ea:	4604      	mov	r4, r0
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c & ~0x0F); // Clear accel_fchoice_b (bit 3) and A_DLPFG (bits [2:0])
 80013ec:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 80013f0:	211d      	movs	r1, #29
 80013f2:	20d0      	movs	r0, #208	; 0xd0
 80013f4:	f7ff fde8 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, c | 0x03); // Set accelerometer rate to 1 kHz and bandwidth to 41 Hz
 80013f8:	f044 0203 	orr.w	r2, r4, #3
 80013fc:	b2d2      	uxtb	r2, r2
 80013fe:	211d      	movs	r1, #29
 8001400:	20d0      	movs	r0, #208	; 0xd0
 8001402:	f7ff fde1 	bl	8000fc8 <writeByte>
	// but all these rates are further reduced by a factor of 5 to 200 Hz because of the SMPLRT_DIV setting

	// Configure Interrupts and Bypass Enable
	// Set interrupt pin active high, push-pull, and clear on read of INT_STATUS, enable I2C_BYPASS_EN so additional chips
	// can join the I2C bus and all can be controlled by the Arduino as master
	writeByte(MPU9250_ADDRESS_TX, INT_PIN_CFG, 0x22);
 8001406:	2222      	movs	r2, #34	; 0x22
 8001408:	2137      	movs	r1, #55	; 0x37
 800140a:	20d0      	movs	r0, #208	; 0xd0
 800140c:	f7ff fddc 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x01); // Enable data ready (bit 0) interrupt
 8001410:	2201      	movs	r2, #1
 8001412:	2138      	movs	r1, #56	; 0x38
 8001414:	20d0      	movs	r0, #208	; 0xd0
 8001416:	f7ff fdd7 	bl	8000fc8 <writeByte>
}
 800141a:	bd10      	pop	{r4, pc}
 800141c:	2000023d 	.word	0x2000023d
 8001420:	2000023c 	.word	0x2000023c

08001424 <calibrateMPU9250>:

// Function which accumulates gyro and accelerometer data after device initialization. It calculates the average
// of the at-rest readings and then loads the resulting offsets into accelerometer and gyro bias registers.
void calibrateMPU9250(float * dest1, float * dest2) {
 8001424:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001428:	b08c      	sub	sp, #48	; 0x30
 800142a:	4607      	mov	r7, r0
 800142c:	460e      	mov	r6, r1
	uint8_t data[12]; // data array to hold accelerometer and gyro x, y, z, data
	uint16_t ii, packet_count, fifo_count;
	int32_t gyro_bias[3] = { 0, 0, 0 }, accel_bias[3] = { 0, 0, 0 };
 800142e:	2400      	movs	r4, #0
 8001430:	9406      	str	r4, [sp, #24]
 8001432:	9407      	str	r4, [sp, #28]
 8001434:	9408      	str	r4, [sp, #32]
 8001436:	9403      	str	r4, [sp, #12]
 8001438:	9404      	str	r4, [sp, #16]
 800143a:	9405      	str	r4, [sp, #20]

	// reset device, reset all registers, clear gyro and accelerometer bias registers
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x80); // Write a one to bit 7 reset bit; toggle reset device
 800143c:	2280      	movs	r2, #128	; 0x80
 800143e:	216b      	movs	r1, #107	; 0x6b
 8001440:	20d0      	movs	r0, #208	; 0xd0
 8001442:	f7ff fdc1 	bl	8000fc8 <writeByte>
	HAL_Delay(100);
 8001446:	2064      	movs	r0, #100	; 0x64
 8001448:	f001 f98e 	bl	8002768 <HAL_Delay>

	// get stable time source
	// Set clock source to be PLL with x-axis gyroscope reference, bits 2:0 = 001
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x01);
 800144c:	2201      	movs	r2, #1
 800144e:	216b      	movs	r1, #107	; 0x6b
 8001450:	20d0      	movs	r0, #208	; 0xd0
 8001452:	f7ff fdb9 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_2, 0x00);
 8001456:	4622      	mov	r2, r4
 8001458:	216c      	movs	r1, #108	; 0x6c
 800145a:	20d0      	movs	r0, #208	; 0xd0
 800145c:	f7ff fdb4 	bl	8000fc8 <writeByte>
	HAL_Delay(200);
 8001460:	20c8      	movs	r0, #200	; 0xc8
 8001462:	f001 f981 	bl	8002768 <HAL_Delay>

	// Configure device for bias calculation
	writeByte(MPU9250_ADDRESS_TX, INT_ENABLE, 0x00); // Disable all interrupts
 8001466:	4622      	mov	r2, r4
 8001468:	2138      	movs	r1, #56	; 0x38
 800146a:	20d0      	movs	r0, #208	; 0xd0
 800146c:	f7ff fdac 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00);      // Disable FIFO
 8001470:	4622      	mov	r2, r4
 8001472:	2123      	movs	r1, #35	; 0x23
 8001474:	20d0      	movs	r0, #208	; 0xd0
 8001476:	f7ff fda7 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, PWR_MGMT_1, 0x00); // Turn on internal clock source
 800147a:	4622      	mov	r2, r4
 800147c:	216b      	movs	r1, #107	; 0x6b
 800147e:	20d0      	movs	r0, #208	; 0xd0
 8001480:	f7ff fda2 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, I2C_MST_CTRL, 0x00); // Disable I2C master
 8001484:	4622      	mov	r2, r4
 8001486:	2124      	movs	r1, #36	; 0x24
 8001488:	20d0      	movs	r0, #208	; 0xd0
 800148a:	f7ff fd9d 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x00); // Disable FIFO and I2C master modes
 800148e:	4622      	mov	r2, r4
 8001490:	216a      	movs	r1, #106	; 0x6a
 8001492:	20d0      	movs	r0, #208	; 0xd0
 8001494:	f7ff fd98 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x0C);    // Reset FIFO and DMP
 8001498:	220c      	movs	r2, #12
 800149a:	216a      	movs	r1, #106	; 0x6a
 800149c:	20d0      	movs	r0, #208	; 0xd0
 800149e:	f7ff fd93 	bl	8000fc8 <writeByte>
	HAL_Delay(15);
 80014a2:	200f      	movs	r0, #15
 80014a4:	f001 f960 	bl	8002768 <HAL_Delay>

	// Configure MPU9250 gyro and accelerometer for bias calculation
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x01); // Set low-pass filter to 188 Hz
 80014a8:	2201      	movs	r2, #1
 80014aa:	211a      	movs	r1, #26
 80014ac:	20d0      	movs	r0, #208	; 0xd0
 80014ae:	f7ff fd8b 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set sample rate to 1 kHz
 80014b2:	4622      	mov	r2, r4
 80014b4:	2119      	movs	r1, #25
 80014b6:	20d0      	movs	r0, #208	; 0xd0
 80014b8:	f7ff fd86 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00); // Set gyro full-scale to 250 degrees per second, maximum sensitivity
 80014bc:	4622      	mov	r2, r4
 80014be:	211b      	movs	r1, #27
 80014c0:	20d0      	movs	r0, #208	; 0xd0
 80014c2:	f7ff fd81 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00); // Set accelerometer full-scale to 2 g, maximum sensitivity
 80014c6:	4622      	mov	r2, r4
 80014c8:	211c      	movs	r1, #28
 80014ca:	20d0      	movs	r0, #208	; 0xd0
 80014cc:	f7ff fd7c 	bl	8000fc8 <writeByte>

	uint16_t gyrosensitivity = 131;   // = 131 LSB/degrees/sec
	uint16_t accelsensitivity = 16384;  // = 16384 LSB/g

	// Configure FIFO to capture accelerometer and gyro data for bias calculation
	writeByte(MPU9250_ADDRESS_TX, USER_CTRL, 0x40);   // Enable FIFO
 80014d0:	2240      	movs	r2, #64	; 0x40
 80014d2:	216a      	movs	r1, #106	; 0x6a
 80014d4:	20d0      	movs	r0, #208	; 0xd0
 80014d6:	f7ff fd77 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x78); // Enable gyro and accelerometer sensors for FIFO (max size 512 bytes in MPU-9250)
 80014da:	2278      	movs	r2, #120	; 0x78
 80014dc:	2123      	movs	r1, #35	; 0x23
 80014de:	20d0      	movs	r0, #208	; 0xd0
 80014e0:	f7ff fd72 	bl	8000fc8 <writeByte>
	HAL_Delay(40); // accumulate 40 samples in 80 milliseconds = 480 bytes
 80014e4:	2028      	movs	r0, #40	; 0x28
 80014e6:	f001 f93f 	bl	8002768 <HAL_Delay>

	// At end of sample accumulation, turn off FIFO sensor read
	writeByte(MPU9250_ADDRESS_TX, FIFO_EN, 0x00); // Disable gyro and accelerometer sensors for FIFO
 80014ea:	4622      	mov	r2, r4
 80014ec:	2123      	movs	r1, #35	; 0x23
 80014ee:	20d0      	movs	r0, #208	; 0xd0
 80014f0:	f7ff fd6a 	bl	8000fc8 <writeByte>
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_COUNTH, 2, &data[0]); // read FIFO sample count
 80014f4:	ab09      	add	r3, sp, #36	; 0x24
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	2302      	movs	r3, #2
 80014fa:	2272      	movs	r2, #114	; 0x72
 80014fc:	21d1      	movs	r1, #209	; 0xd1
 80014fe:	20d0      	movs	r0, #208	; 0xd0
 8001500:	f7ff fdbc 	bl	800107c <readBytes>
	fifo_count = ((uint16_t) data[0] << 8) | data[1];
 8001504:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8001508:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 800150c:	ea45 2503 	orr.w	r5, r5, r3, lsl #8
	packet_count = fifo_count / 12; // How many sets of full gyro and accelerometer data for averaging
 8001510:	4b6d      	ldr	r3, [pc, #436]	; (80016c8 <calibrateMPU9250+0x2a4>)
 8001512:	fba3 3505 	umull	r3, r5, r3, r5
 8001516:	08ed      	lsrs	r5, r5, #3

	for (ii = 0; ii < packet_count; ii++) {
 8001518:	e045      	b.n	80015a6 <calibrateMPU9250+0x182>
		int16_t accel_temp[3] = { 0, 0, 0 }, gyro_temp[3] = { 0, 0, 0 };
		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, FIFO_R_W, 12,
 800151a:	ab09      	add	r3, sp, #36	; 0x24
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	230c      	movs	r3, #12
 8001520:	2274      	movs	r2, #116	; 0x74
 8001522:	21d1      	movs	r1, #209	; 0xd1
 8001524:	20d0      	movs	r0, #208	; 0xd0
 8001526:	f7ff fda9 	bl	800107c <readBytes>
				&data[0]); // read data for averaging
		accel_temp[0] = (int16_t) (((int16_t) data[0] << 8) | data[1]); // Form signed 16-bit integer for each sample in FIFO
 800152a:	f89d 8024 	ldrb.w	r8, [sp, #36]	; 0x24
 800152e:	f89d 0025 	ldrb.w	r0, [sp, #37]	; 0x25
 8001532:	ea40 2808 	orr.w	r8, r0, r8, lsl #8
		accel_temp[1] = (int16_t) (((int16_t) data[2] << 8) | data[3]);
 8001536:	f89d e026 	ldrb.w	lr, [sp, #38]	; 0x26
 800153a:	f89d 0027 	ldrb.w	r0, [sp, #39]	; 0x27
 800153e:	ea40 2e0e 	orr.w	lr, r0, lr, lsl #8
		accel_temp[2] = (int16_t) (((int16_t) data[4] << 8) | data[5]);
 8001542:	f89d c028 	ldrb.w	ip, [sp, #40]	; 0x28
 8001546:	f89d 0029 	ldrb.w	r0, [sp, #41]	; 0x29
 800154a:	ea40 2c0c 	orr.w	ip, r0, ip, lsl #8
		gyro_temp[0] = (int16_t) (((int16_t) data[6] << 8) | data[7]);
 800154e:	f89d 302a 	ldrb.w	r3, [sp, #42]	; 0x2a
 8001552:	f89d 102b 	ldrb.w	r1, [sp, #43]	; 0x2b
 8001556:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		gyro_temp[1] = (int16_t) (((int16_t) data[8] << 8) | data[9]);
 800155a:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 800155e:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 8001562:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
		gyro_temp[2] = (int16_t) (((int16_t) data[10] << 8) | data[11]);
 8001566:	f89d 002e 	ldrb.w	r0, [sp, #46]	; 0x2e
 800156a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800156e:	ea43 2300 	orr.w	r3, r3, r0, lsl #8

		accel_bias[0] += (int32_t) accel_temp[0]; // Sum individual signed 16-bit biases to get accumulated signed 32-bit biases
 8001572:	9803      	ldr	r0, [sp, #12]
 8001574:	fa00 f088 	sxtah	r0, r0, r8
 8001578:	9003      	str	r0, [sp, #12]
		accel_bias[1] += (int32_t) accel_temp[1];
 800157a:	9804      	ldr	r0, [sp, #16]
 800157c:	fa00 f08e 	sxtah	r0, r0, lr
 8001580:	9004      	str	r0, [sp, #16]
		accel_bias[2] += (int32_t) accel_temp[2];
 8001582:	9805      	ldr	r0, [sp, #20]
 8001584:	fa00 f08c 	sxtah	r0, r0, ip
 8001588:	9005      	str	r0, [sp, #20]
		gyro_bias[0] += (int32_t) gyro_temp[0];
 800158a:	9806      	ldr	r0, [sp, #24]
 800158c:	fa00 f181 	sxtah	r1, r0, r1
 8001590:	9106      	str	r1, [sp, #24]
		gyro_bias[1] += (int32_t) gyro_temp[1];
 8001592:	9907      	ldr	r1, [sp, #28]
 8001594:	fa01 f282 	sxtah	r2, r1, r2
 8001598:	9207      	str	r2, [sp, #28]
		gyro_bias[2] += (int32_t) gyro_temp[2];
 800159a:	9a08      	ldr	r2, [sp, #32]
 800159c:	fa02 f383 	sxtah	r3, r2, r3
 80015a0:	9308      	str	r3, [sp, #32]
	for (ii = 0; ii < packet_count; ii++) {
 80015a2:	3401      	adds	r4, #1
 80015a4:	b2a4      	uxth	r4, r4
 80015a6:	42ac      	cmp	r4, r5
 80015a8:	d3b7      	bcc.n	800151a <calibrateMPU9250+0xf6>

	}
	accel_bias[0] /= (int32_t) packet_count; // Normalize sums to get average count biases
 80015aa:	9b03      	ldr	r3, [sp, #12]
 80015ac:	fb93 f8f5 	sdiv	r8, r3, r5
	accel_bias[1] /= (int32_t) packet_count;
 80015b0:	9b04      	ldr	r3, [sp, #16]
 80015b2:	fb93 f4f5 	sdiv	r4, r3, r5
	accel_bias[2] /= (int32_t) packet_count;
 80015b6:	9805      	ldr	r0, [sp, #20]
 80015b8:	fb90 f0f5 	sdiv	r0, r0, r5
	gyro_bias[0] /= (int32_t) packet_count;
 80015bc:	9906      	ldr	r1, [sp, #24]
 80015be:	fb91 f1f5 	sdiv	r1, r1, r5
	gyro_bias[1] /= (int32_t) packet_count;
 80015c2:	9a07      	ldr	r2, [sp, #28]
 80015c4:	fb92 f2f5 	sdiv	r2, r2, r5
	gyro_bias[2] /= (int32_t) packet_count;
 80015c8:	9b08      	ldr	r3, [sp, #32]
 80015ca:	fb93 f5f5 	sdiv	r5, r3, r5

	if (accel_bias[2] > 0L) {
 80015ce:	2800      	cmp	r0, #0
 80015d0:	dd4f      	ble.n	8001672 <calibrateMPU9250+0x24e>
		accel_bias[2] -= (int32_t) accelsensitivity;
 80015d2:	f5a0 4080 	sub.w	r0, r0, #16384	; 0x4000
 80015d6:	9005      	str	r0, [sp, #20]
	else {
		accel_bias[2] += (int32_t) accelsensitivity;
	}

	// Construct the gyro biases for push to the hardware gyro bias registers, which are reset to zero upon device startup
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 80015d8:	424b      	negs	r3, r1
 80015da:	2b00      	cmp	r3, #0
 80015dc:	db4d      	blt.n	800167a <calibrateMPU9250+0x256>
 80015de:	1098      	asrs	r0, r3, #2
 80015e0:	129b      	asrs	r3, r3, #10
 80015e2:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
	data[1] = (-gyro_bias[0] / 4) & 0xFF; // Biases are additive, so change sign on calculated average gyro biases
 80015e6:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 80015ea:	4253      	negs	r3, r2
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	db46      	blt.n	800167e <calibrateMPU9250+0x25a>
 80015f0:	1098      	asrs	r0, r3, #2
 80015f2:	129b      	asrs	r3, r3, #10
 80015f4:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
	data[3] = (-gyro_bias[1] / 4) & 0xFF;
 80015f8:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 80015fc:	426b      	negs	r3, r5
 80015fe:	2b00      	cmp	r3, #0
 8001600:	db3f      	blt.n	8001682 <calibrateMPU9250+0x25e>
 8001602:	1098      	asrs	r0, r3, #2
 8001604:	129b      	asrs	r3, r3, #10
 8001606:	f88d 3028 	strb.w	r3, [sp, #40]	; 0x28
	data[5] = (-gyro_bias[2] / 4) & 0xFF;
 800160a:	f88d 0029 	strb.w	r0, [sp, #41]	; 0x29
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_H, data[2]);
	 writeByte(MPU9250_ADDRESS_TX, YG_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZG_OFFSET_L, data[5]);
	 */
	dest1[0] = (float) gyro_bias[0] / (float) gyrosensitivity; // construct gyro bias in deg/s for later manual subtraction
 800160e:	ee07 1a90 	vmov	s15, r1
 8001612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001616:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80016cc <calibrateMPU9250+0x2a8>
 800161a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800161e:	edc7 6a00 	vstr	s13, [r7]
	dest1[1] = (float) gyro_bias[1] / (float) gyrosensitivity;
 8001622:	ee07 2a90 	vmov	s15, r2
 8001626:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800162a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800162e:	edc7 6a01 	vstr	s13, [r7, #4]
	dest1[2] = (float) gyro_bias[2] / (float) gyrosensitivity;
 8001632:	ee07 5a90 	vmov	s15, r5
 8001636:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800163a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800163e:	edc7 6a02 	vstr	s13, [r7, #8]
	// non-zero values. In addition, bit 0 of the lower byte must be preserved since it is used for temperature
	// compensation calculations. Accelerometer bias registers expect bias input as 2048 LSB per g, so that
	// the accelerometer biases calculated above must be divided by 8.

	int32_t accel_bias_reg[3] = { 0, 0, 0 }; // A place to hold the factory accelerometer trim biases
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, XA_OFFSET_H, 2, &data[0]); // Read factory accelerometer trim values
 8001642:	ad09      	add	r5, sp, #36	; 0x24
 8001644:	9500      	str	r5, [sp, #0]
 8001646:	2302      	movs	r3, #2
 8001648:	2277      	movs	r2, #119	; 0x77
 800164a:	21d1      	movs	r1, #209	; 0xd1
 800164c:	20d0      	movs	r0, #208	; 0xd0
 800164e:	f7ff fd15 	bl	800107c <readBytes>
	accel_bias_reg[0] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, YA_OFFSET_H, 2, &data[0]);
 8001652:	9500      	str	r5, [sp, #0]
 8001654:	2302      	movs	r3, #2
 8001656:	227a      	movs	r2, #122	; 0x7a
 8001658:	21d1      	movs	r1, #209	; 0xd1
 800165a:	20d0      	movs	r0, #208	; 0xd0
 800165c:	f7ff fd0e 	bl	800107c <readBytes>
	accel_bias_reg[1] = (int16_t) ((int16_t) data[0] << 8) | data[1];
	readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ZA_OFFSET_H, 2, &data[0]);
 8001660:	9500      	str	r5, [sp, #0]
 8001662:	2302      	movs	r3, #2
 8001664:	227d      	movs	r2, #125	; 0x7d
 8001666:	21d1      	movs	r1, #209	; 0xd1
 8001668:	20d0      	movs	r0, #208	; 0xd0
 800166a:	f7ff fd07 	bl	800107c <readBytes>
	accel_bias_reg[2] = (int16_t) ((int16_t) data[0] << 8) | data[1];

	uint32_t mask = 1uL; // Define mask for temperature compensation bit 0 of lower byte of accelerometer bias registers
	uint8_t mask_bit[3] = { 0, 0, 0 }; // Define array to hold mask bit for each accelerometer bias axis

	for (ii = 0; ii < 3; ii++) {
 800166e:	2300      	movs	r3, #0
 8001670:	e00b      	b.n	800168a <calibrateMPU9250+0x266>
		accel_bias[2] += (int32_t) accelsensitivity;
 8001672:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
 8001676:	9005      	str	r0, [sp, #20]
 8001678:	e7ae      	b.n	80015d8 <calibrateMPU9250+0x1b4>
	data[0] = (-gyro_bias[0] / 4 >> 8) & 0xFF; // Divide by 4 to get 32.9 LSB per deg/s to conform to expected bias input format
 800167a:	3303      	adds	r3, #3
 800167c:	e7af      	b.n	80015de <calibrateMPU9250+0x1ba>
	data[2] = (-gyro_bias[1] / 4 >> 8) & 0xFF;
 800167e:	3303      	adds	r3, #3
 8001680:	e7b6      	b.n	80015f0 <calibrateMPU9250+0x1cc>
	data[4] = (-gyro_bias[2] / 4 >> 8) & 0xFF;
 8001682:	3303      	adds	r3, #3
 8001684:	e7bd      	b.n	8001602 <calibrateMPU9250+0x1de>
	for (ii = 0; ii < 3; ii++) {
 8001686:	3301      	adds	r3, #1
 8001688:	b29b      	uxth	r3, r3
 800168a:	2b02      	cmp	r3, #2
 800168c:	d9fb      	bls.n	8001686 <calibrateMPU9250+0x262>
	 writeByte(MPU9250_ADDRESS_TX, YA_OFFSET_L, data[3]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_H, data[4]);
	 writeByte(MPU9250_ADDRESS_TX, ZA_OFFSET_L, data[5]);
	 */
	// Output scaled accelerometer biases for manual subtraction in the main program
	dest2[0] = (float) accel_bias[0] / (float) accelsensitivity;
 800168e:	ee07 8a90 	vmov	s15, r8
 8001692:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001696:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80016d0 <calibrateMPU9250+0x2ac>
 800169a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800169e:	edc6 7a00 	vstr	s15, [r6]
	dest2[1] = (float) accel_bias[1] / (float) accelsensitivity;
 80016a2:	ee07 4a90 	vmov	s15, r4
 80016a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ae:	edc6 7a01 	vstr	s15, [r6, #4]
	dest2[2] = (float) accel_bias[2] / (float) accelsensitivity;
 80016b2:	eddd 7a05 	vldr	s15, [sp, #20]
 80016b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016be:	edc6 7a02 	vstr	s15, [r6, #8]
}
 80016c2:	b00c      	add	sp, #48	; 0x30
 80016c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016c8:	aaaaaaab 	.word	0xaaaaaaab
 80016cc:	43030000 	.word	0x43030000
 80016d0:	38800000 	.word	0x38800000
 80016d4:	00000000 	.word	0x00000000

080016d8 <MPU9250SelfTest>:

// Accelerometer and gyroscope self test; check calibration wrt factory settings
void MPU9250SelfTest(float * destination) // Should return percent deviation from factory trim values, +/- 14 or less deviation is a pass
		{
 80016d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016dc:	ed2d 8b08 	vpush	{d8-d11}
 80016e0:	b093      	sub	sp, #76	; 0x4c
 80016e2:	4605      	mov	r5, r0
	uint8_t rawData[6] = { 0, 0, 0, 0, 0, 0 };
 80016e4:	2400      	movs	r4, #0
 80016e6:	9410      	str	r4, [sp, #64]	; 0x40
 80016e8:	f8ad 4044 	strh.w	r4, [sp, #68]	; 0x44
	uint8_t selfTest[6];
	int16_t gAvg[3], aAvg[3], aSTAvg[3], gSTAvg[3];
	float factoryTrim[6];
	uint8_t FS = 0;

	writeByte(MPU9250_ADDRESS_TX, SMPLRT_DIV, 0x00); // Set gyro sample rate to 1 kHz
 80016ec:	4622      	mov	r2, r4
 80016ee:	2119      	movs	r1, #25
 80016f0:	20d0      	movs	r0, #208	; 0xd0
 80016f2:	f7ff fc69 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, CONFIG, 0x02); // Set gyro sample rate to 1 kHz and DLPF to 92 Hz
 80016f6:	2202      	movs	r2, #2
 80016f8:	211a      	movs	r1, #26
 80016fa:	20d0      	movs	r0, #208	; 0xd0
 80016fc:	f7ff fc64 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 1 << FS); // Set full scale range for the gyro to 250 dps
 8001700:	2201      	movs	r2, #1
 8001702:	211b      	movs	r1, #27
 8001704:	20d0      	movs	r0, #208	; 0xd0
 8001706:	f7ff fc5f 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG2, 0x02); // Set accelerometer rate to 1 kHz and bandwidth to 92 Hz
 800170a:	2202      	movs	r2, #2
 800170c:	211d      	movs	r1, #29
 800170e:	20d0      	movs	r0, #208	; 0xd0
 8001710:	f7ff fc5a 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 1 << FS); // Set full scale range for the accelerometer to 2 g
 8001714:	2201      	movs	r2, #1
 8001716:	211c      	movs	r1, #28
 8001718:	20d0      	movs	r0, #208	; 0xd0
 800171a:	f7ff fc55 	bl	8000fc8 <writeByte>

	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 800171e:	e051      	b.n	80017c4 <MPU9250SelfTest+0xec>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 8001720:	ae10      	add	r6, sp, #64	; 0x40
 8001722:	9600      	str	r6, [sp, #0]
 8001724:	2306      	movs	r3, #6
 8001726:	223b      	movs	r2, #59	; 0x3b
 8001728:	21d1      	movs	r1, #209	; 0xd1
 800172a:	20d0      	movs	r0, #208	; 0xd0
 800172c:	f7ff fca6 	bl	800107c <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001730:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001734:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001738:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800173c:	f8bd 2030 	ldrh.w	r2, [sp, #48]	; 0x30
 8001740:	4413      	add	r3, r2
 8001742:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		aAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001746:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 800174a:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800174e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001752:	f8bd 2032 	ldrh.w	r2, [sp, #50]	; 0x32
 8001756:	4413      	add	r3, r2
 8001758:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		aAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 800175c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8001760:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001764:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001768:	f8bd 2034 	ldrh.w	r2, [sp, #52]	; 0x34
 800176c:	4413      	add	r3, r2
 800176e:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 8001772:	9600      	str	r6, [sp, #0]
 8001774:	2306      	movs	r3, #6
 8001776:	2243      	movs	r2, #67	; 0x43
 8001778:	21d1      	movs	r1, #209	; 0xd1
 800177a:	20d0      	movs	r0, #208	; 0xd0
 800177c:	f7ff fc7e 	bl	800107c <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 8001780:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001784:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001788:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800178c:	f8bd 2038 	ldrh.w	r2, [sp, #56]	; 0x38
 8001790:	4413      	add	r3, r2
 8001792:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
		gAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001796:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 800179a:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800179e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017a2:	f8bd 203a 	ldrh.w	r2, [sp, #58]	; 0x3a
 80017a6:	4413      	add	r3, r2
 80017a8:	f8ad 303a 	strh.w	r3, [sp, #58]	; 0x3a
		gAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80017ac:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 80017b0:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 80017b4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80017b8:	f8bd 203c 	ldrh.w	r2, [sp, #60]	; 0x3c
 80017bc:	4413      	add	r3, r2
 80017be:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
	for (int ii = 0; ii < 200; ii++) { // get average current values of gyro and acclerometer
 80017c2:	3401      	adds	r4, #1
 80017c4:	2cc7      	cmp	r4, #199	; 0xc7
 80017c6:	ddab      	ble.n	8001720 <MPU9250SelfTest+0x48>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 80017c8:	2400      	movs	r4, #0
 80017ca:	e016      	b.n	80017fa <MPU9250SelfTest+0x122>
		aAvg[ii] /= 200;
 80017cc:	ab12      	add	r3, sp, #72	; 0x48
 80017ce:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 80017d2:	f931 2c18 	ldrsh.w	r2, [r1, #-24]
 80017d6:	48c0      	ldr	r0, [pc, #768]	; (8001ad8 <MPU9250SelfTest+0x400>)
 80017d8:	fb80 6302 	smull	r6, r3, r0, r2
 80017dc:	17d2      	asrs	r2, r2, #31
 80017de:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 80017e2:	f821 2c18 	strh.w	r2, [r1, #-24]
		gAvg[ii] /= 200;
 80017e6:	f931 3c10 	ldrsh.w	r3, [r1, #-16]
 80017ea:	fb80 2003 	smull	r2, r0, r0, r3
 80017ee:	17db      	asrs	r3, r3, #31
 80017f0:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 80017f4:	f821 3c10 	strh.w	r3, [r1, #-16]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average current readings
 80017f8:	3401      	adds	r4, #1
 80017fa:	2c02      	cmp	r4, #2
 80017fc:	dde6      	ble.n	80017cc <MPU9250SelfTest+0xf4>
	}

	// Configure the accelerometer for self-test
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0xE0); // Enable self test on all three axes and set accelerometer range to +/- 2 g
 80017fe:	22e0      	movs	r2, #224	; 0xe0
 8001800:	211c      	movs	r1, #28
 8001802:	20d0      	movs	r0, #208	; 0xd0
 8001804:	f7ff fbe0 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0xE0); // Enable self test on all three axes and set gyro range to +/- 250 degrees/s
 8001808:	22e0      	movs	r2, #224	; 0xe0
 800180a:	211b      	movs	r1, #27
 800180c:	20d0      	movs	r0, #208	; 0xd0
 800180e:	f7ff fbdb 	bl	8000fc8 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 8001812:	2019      	movs	r0, #25
 8001814:	f000 ffa8 	bl	8002768 <HAL_Delay>

	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 8001818:	2400      	movs	r4, #0
 800181a:	e051      	b.n	80018c0 <MPU9250SelfTest+0x1e8>

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, ACCEL_XOUT_H, 6,
 800181c:	ae10      	add	r6, sp, #64	; 0x40
 800181e:	9600      	str	r6, [sp, #0]
 8001820:	2306      	movs	r3, #6
 8001822:	223b      	movs	r2, #59	; 0x3b
 8001824:	21d1      	movs	r1, #209	; 0xd1
 8001826:	20d0      	movs	r0, #208	; 0xd0
 8001828:	f7ff fc28 	bl	800107c <readBytes>
				&rawData[0]); // Read the six raw data registers into data array
		aSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 800182c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001830:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001834:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001838:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 800183c:	4413      	add	r3, r2
 800183e:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
		aSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001842:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 8001846:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800184a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800184e:	f8bd 202a 	ldrh.w	r2, [sp, #42]	; 0x2a
 8001852:	4413      	add	r3, r2
 8001854:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
		aSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 8001858:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800185c:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 8001860:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001864:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
 8001868:	4413      	add	r3, r2
 800186a:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

		readBytes(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, GYRO_XOUT_H, 6,
 800186e:	9600      	str	r6, [sp, #0]
 8001870:	2306      	movs	r3, #6
 8001872:	2243      	movs	r2, #67	; 0x43
 8001874:	21d1      	movs	r1, #209	; 0xd1
 8001876:	20d0      	movs	r0, #208	; 0xd0
 8001878:	f7ff fc00 	bl	800107c <readBytes>
				&rawData[0]); // Read the six raw data registers sequentially into data array
		gSTAvg[0] += (int16_t) (((int16_t) rawData[0] << 8) | rawData[1]); // Turn the MSB and LSB into a signed 16-bit value
 800187c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8001880:	f89d 3041 	ldrb.w	r3, [sp, #65]	; 0x41
 8001884:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001888:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 800188c:	4413      	add	r3, r2
 800188e:	f8ad 3020 	strh.w	r3, [sp, #32]
		gSTAvg[1] += (int16_t) (((int16_t) rawData[2] << 8) | rawData[3]);
 8001892:	f89d 2042 	ldrb.w	r2, [sp, #66]	; 0x42
 8001896:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800189a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800189e:	f8bd 2022 	ldrh.w	r2, [sp, #34]	; 0x22
 80018a2:	4413      	add	r3, r2
 80018a4:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
		gSTAvg[2] += (int16_t) (((int16_t) rawData[4] << 8) | rawData[5]);
 80018a8:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 80018ac:	f89d 3045 	ldrb.w	r3, [sp, #69]	; 0x45
 80018b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80018b4:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 80018b8:	4413      	add	r3, r2
 80018ba:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	for (int ii = 0; ii < 200; ii++) { // get average self-test values of gyro and acclerometer
 80018be:	3401      	adds	r4, #1
 80018c0:	2cc7      	cmp	r4, #199	; 0xc7
 80018c2:	ddab      	ble.n	800181c <MPU9250SelfTest+0x144>
	}

	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 80018c4:	2400      	movs	r4, #0
 80018c6:	e016      	b.n	80018f6 <MPU9250SelfTest+0x21e>
		aSTAvg[ii] /= 200;
 80018c8:	ab12      	add	r3, sp, #72	; 0x48
 80018ca:	eb03 0144 	add.w	r1, r3, r4, lsl #1
 80018ce:	f931 2c20 	ldrsh.w	r2, [r1, #-32]
 80018d2:	4881      	ldr	r0, [pc, #516]	; (8001ad8 <MPU9250SelfTest+0x400>)
 80018d4:	fb80 6302 	smull	r6, r3, r0, r2
 80018d8:	17d2      	asrs	r2, r2, #31
 80018da:	ebc2 12a3 	rsb	r2, r2, r3, asr #6
 80018de:	f821 2c20 	strh.w	r2, [r1, #-32]
		gSTAvg[ii] /= 200;
 80018e2:	f931 3c28 	ldrsh.w	r3, [r1, #-40]
 80018e6:	fb80 2003 	smull	r2, r0, r0, r3
 80018ea:	17db      	asrs	r3, r3, #31
 80018ec:	ebc3 13a0 	rsb	r3, r3, r0, asr #6
 80018f0:	f821 3c28 	strh.w	r3, [r1, #-40]
	for (int ii = 0; ii < 3; ii++) { // Get average of 200 values and store as average self-test readings
 80018f4:	3401      	adds	r4, #1
 80018f6:	2c02      	cmp	r4, #2
 80018f8:	dde6      	ble.n	80018c8 <MPU9250SelfTest+0x1f0>
	}

	// Configure the gyro and accelerometer for normal operation
	writeByte(MPU9250_ADDRESS_TX, ACCEL_CONFIG, 0x00);
 80018fa:	2200      	movs	r2, #0
 80018fc:	211c      	movs	r1, #28
 80018fe:	20d0      	movs	r0, #208	; 0xd0
 8001900:	f7ff fb62 	bl	8000fc8 <writeByte>
	writeByte(MPU9250_ADDRESS_TX, GYRO_CONFIG, 0x00);
 8001904:	2200      	movs	r2, #0
 8001906:	211b      	movs	r1, #27
 8001908:	20d0      	movs	r0, #208	; 0xd0
 800190a:	f7ff fb5d 	bl	8000fc8 <writeByte>
	HAL_Delay(25); // Delay a while to let the device stabilize
 800190e:	2019      	movs	r0, #25
 8001910:	f000 ff2a 	bl	8002768 <HAL_Delay>

	// Retrieve accelerometer and gyro factory Self-Test Code from USR_Reg
	selfTest[0] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001914:	220d      	movs	r2, #13
 8001916:	21d1      	movs	r1, #209	; 0xd1
 8001918:	20d0      	movs	r0, #208	; 0xd0
 800191a:	f7ff fb69 	bl	8000ff0 <readByte>
 800191e:	ee08 0a10 	vmov	s16, r0
	SELF_TEST_X_ACCEL); // X-axis accel self-test results
	selfTest[1] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001922:	220e      	movs	r2, #14
 8001924:	21d1      	movs	r1, #209	; 0xd1
 8001926:	20d0      	movs	r0, #208	; 0xd0
 8001928:	f7ff fb62 	bl	8000ff0 <readByte>
 800192c:	ee0b 0a10 	vmov	s22, r0
	SELF_TEST_Y_ACCEL); // Y-axis accel self-test results
	selfTest[2] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 8001930:	220f      	movs	r2, #15
 8001932:	21d1      	movs	r1, #209	; 0xd1
 8001934:	20d0      	movs	r0, #208	; 0xd0
 8001936:	f7ff fb5b 	bl	8000ff0 <readByte>
 800193a:	ee0a 0a90 	vmov	s21, r0
	SELF_TEST_Z_ACCEL); // Z-axis accel self-test results
	selfTest[3] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 800193e:	2200      	movs	r2, #0
 8001940:	21d1      	movs	r1, #209	; 0xd1
 8001942:	20d0      	movs	r0, #208	; 0xd0
 8001944:	f7ff fb54 	bl	8000ff0 <readByte>
 8001948:	ee0a 0a10 	vmov	s20, r0
	SELF_TEST_X_GYRO); // X-axis gyro self-test results
	selfTest[4] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 800194c:	2201      	movs	r2, #1
 800194e:	21d1      	movs	r1, #209	; 0xd1
 8001950:	20d0      	movs	r0, #208	; 0xd0
 8001952:	f7ff fb4d 	bl	8000ff0 <readByte>
 8001956:	ee09 0a90 	vmov	s19, r0
	SELF_TEST_Y_GYRO); // Y-axis gyro self-test results
	selfTest[5] = readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX,
 800195a:	2202      	movs	r2, #2
 800195c:	21d1      	movs	r1, #209	; 0xd1
 800195e:	20d0      	movs	r0, #208	; 0xd0
 8001960:	f7ff fb46 	bl	8000ff0 <readByte>
 8001964:	ee09 0a10 	vmov	s18, r0
	SELF_TEST_Z_GYRO); // Z-axis gyro self-test results

	// Retrieve factory self-test value from self-test code reads
	factoryTrim[0] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[0] - 1.0))); // FT[Xa] factory trim calculation
 8001968:	eef8 7a48 	vcvt.f32.u32	s15, s16
 800196c:	ee17 0a90 	vmov	r0, s15
 8001970:	f7fe fdf2 	bl	8000558 <__aeabi_f2d>
 8001974:	2200      	movs	r2, #0
 8001976:	4b59      	ldr	r3, [pc, #356]	; (8001adc <MPU9250SelfTest+0x404>)
 8001978:	f7fe fc8e 	bl	8000298 <__aeabi_dsub>
 800197c:	ed9f 8b52 	vldr	d8, [pc, #328]	; 8001ac8 <MPU9250SelfTest+0x3f0>
 8001980:	ec41 0b11 	vmov	d1, r0, r1
 8001984:	eeb0 0a48 	vmov.f32	s0, s16
 8001988:	eef0 0a68 	vmov.f32	s1, s17
 800198c:	f005 ffa0 	bl	80078d0 <pow>
 8001990:	a34f      	add	r3, pc, #316	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 8001992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001996:	ec51 0b10 	vmov	r0, r1, d0
 800199a:	f7fe fe35 	bl	8000608 <__aeabi_dmul>
 800199e:	f7ff f90b 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[0] = (float) (2620 / 1 << FS)
 80019a2:	9002      	str	r0, [sp, #8]
	factoryTrim[1] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[1] - 1.0))); // FT[Ya] factory trim calculation
 80019a4:	eef8 7a4b 	vcvt.f32.u32	s15, s22
 80019a8:	ee17 0a90 	vmov	r0, s15
 80019ac:	f7fe fdd4 	bl	8000558 <__aeabi_f2d>
 80019b0:	2200      	movs	r2, #0
 80019b2:	4b4a      	ldr	r3, [pc, #296]	; (8001adc <MPU9250SelfTest+0x404>)
 80019b4:	f7fe fc70 	bl	8000298 <__aeabi_dsub>
 80019b8:	ec41 0b11 	vmov	d1, r0, r1
 80019bc:	eeb0 0a48 	vmov.f32	s0, s16
 80019c0:	eef0 0a68 	vmov.f32	s1, s17
 80019c4:	f005 ff84 	bl	80078d0 <pow>
 80019c8:	a341      	add	r3, pc, #260	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 80019ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ce:	ec51 0b10 	vmov	r0, r1, d0
 80019d2:	f7fe fe19 	bl	8000608 <__aeabi_dmul>
 80019d6:	f7ff f8ef 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[1] = (float) (2620 / 1 << FS)
 80019da:	9003      	str	r0, [sp, #12]
	factoryTrim[2] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[2] - 1.0))); // FT[Za] factory trim calculation
 80019dc:	eef8 7a6a 	vcvt.f32.u32	s15, s21
 80019e0:	ee17 0a90 	vmov	r0, s15
 80019e4:	f7fe fdb8 	bl	8000558 <__aeabi_f2d>
 80019e8:	2200      	movs	r2, #0
 80019ea:	4b3c      	ldr	r3, [pc, #240]	; (8001adc <MPU9250SelfTest+0x404>)
 80019ec:	f7fe fc54 	bl	8000298 <__aeabi_dsub>
 80019f0:	ec41 0b11 	vmov	d1, r0, r1
 80019f4:	eeb0 0a48 	vmov.f32	s0, s16
 80019f8:	eef0 0a68 	vmov.f32	s1, s17
 80019fc:	f005 ff68 	bl	80078d0 <pow>
 8001a00:	a333      	add	r3, pc, #204	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 8001a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a06:	ec51 0b10 	vmov	r0, r1, d0
 8001a0a:	f7fe fdfd 	bl	8000608 <__aeabi_dmul>
 8001a0e:	f7ff f8d3 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[2] = (float) (2620 / 1 << FS)
 8001a12:	9004      	str	r0, [sp, #16]
	factoryTrim[3] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[3] - 1.0))); // FT[Xg] factory trim calculation
 8001a14:	eef8 7a4a 	vcvt.f32.u32	s15, s20
 8001a18:	ee17 0a90 	vmov	r0, s15
 8001a1c:	f7fe fd9c 	bl	8000558 <__aeabi_f2d>
 8001a20:	2200      	movs	r2, #0
 8001a22:	4b2e      	ldr	r3, [pc, #184]	; (8001adc <MPU9250SelfTest+0x404>)
 8001a24:	f7fe fc38 	bl	8000298 <__aeabi_dsub>
 8001a28:	ec41 0b11 	vmov	d1, r0, r1
 8001a2c:	eeb0 0a48 	vmov.f32	s0, s16
 8001a30:	eef0 0a68 	vmov.f32	s1, s17
 8001a34:	f005 ff4c 	bl	80078d0 <pow>
 8001a38:	a325      	add	r3, pc, #148	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 8001a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a3e:	ec51 0b10 	vmov	r0, r1, d0
 8001a42:	f7fe fde1 	bl	8000608 <__aeabi_dmul>
 8001a46:	f7ff f8b7 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[3] = (float) (2620 / 1 << FS)
 8001a4a:	9005      	str	r0, [sp, #20]
	factoryTrim[4] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[4] - 1.0))); // FT[Yg] factory trim calculation
 8001a4c:	eef8 7a69 	vcvt.f32.u32	s15, s19
 8001a50:	ee17 0a90 	vmov	r0, s15
 8001a54:	f7fe fd80 	bl	8000558 <__aeabi_f2d>
 8001a58:	2200      	movs	r2, #0
 8001a5a:	4b20      	ldr	r3, [pc, #128]	; (8001adc <MPU9250SelfTest+0x404>)
 8001a5c:	f7fe fc1c 	bl	8000298 <__aeabi_dsub>
 8001a60:	ec41 0b11 	vmov	d1, r0, r1
 8001a64:	eeb0 0a48 	vmov.f32	s0, s16
 8001a68:	eef0 0a68 	vmov.f32	s1, s17
 8001a6c:	f005 ff30 	bl	80078d0 <pow>
 8001a70:	a317      	add	r3, pc, #92	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 8001a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a76:	ec51 0b10 	vmov	r0, r1, d0
 8001a7a:	f7fe fdc5 	bl	8000608 <__aeabi_dmul>
 8001a7e:	f7ff f89b 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[4] = (float) (2620 / 1 << FS)
 8001a82:	9006      	str	r0, [sp, #24]
	factoryTrim[5] = (float) (2620 / 1 << FS)
			* (pow(1.01, ((float) selfTest[5] - 1.0))); // FT[Zg] factory trim calculation
 8001a84:	eef8 7a49 	vcvt.f32.u32	s15, s18
 8001a88:	ee17 0a90 	vmov	r0, s15
 8001a8c:	f7fe fd64 	bl	8000558 <__aeabi_f2d>
 8001a90:	2200      	movs	r2, #0
 8001a92:	4b12      	ldr	r3, [pc, #72]	; (8001adc <MPU9250SelfTest+0x404>)
 8001a94:	f7fe fc00 	bl	8000298 <__aeabi_dsub>
 8001a98:	ec41 0b11 	vmov	d1, r0, r1
 8001a9c:	eeb0 0a48 	vmov.f32	s0, s16
 8001aa0:	eef0 0a68 	vmov.f32	s1, s17
 8001aa4:	f005 ff14 	bl	80078d0 <pow>
 8001aa8:	a309      	add	r3, pc, #36	; (adr r3, 8001ad0 <MPU9250SelfTest+0x3f8>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	ec51 0b10 	vmov	r0, r1, d0
 8001ab2:	f7fe fda9 	bl	8000608 <__aeabi_dmul>
 8001ab6:	f7ff f87f 	bl	8000bb8 <__aeabi_d2f>
	factoryTrim[5] = (float) (2620 / 1 << FS)
 8001aba:	9007      	str	r0, [sp, #28]

	// Report results as a ratio of (STR - FT)/FT; the change from Factory Trim of the Self-Test Response
	// To get percent, must multiply by 100
	for (int i = 0; i < 3; i++) {
 8001abc:	f04f 0800 	mov.w	r8, #0
 8001ac0:	e05f      	b.n	8001b82 <MPU9250SelfTest+0x4aa>
 8001ac2:	bf00      	nop
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	c28f5c29 	.word	0xc28f5c29
 8001acc:	3ff028f5 	.word	0x3ff028f5
 8001ad0:	00000000 	.word	0x00000000
 8001ad4:	40a47800 	.word	0x40a47800
 8001ad8:	51eb851f 	.word	0x51eb851f
 8001adc:	3ff00000 	.word	0x3ff00000
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001ae0:	ab12      	add	r3, sp, #72	; 0x48
 8001ae2:	eb03 0448 	add.w	r4, r3, r8, lsl #1
 8001ae6:	f934 0c20 	ldrsh.w	r0, [r4, #-32]
 8001aea:	f934 3c18 	ldrsh.w	r3, [r4, #-24]
 8001aee:	1ac0      	subs	r0, r0, r3
 8001af0:	ee07 0a90 	vmov	s15, r0
 8001af4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af8:	ee17 0a90 	vmov	r0, s15
 8001afc:	f7fe fd2c 	bl	8000558 <__aeabi_f2d>
 8001b00:	2200      	movs	r2, #0
 8001b02:	4b24      	ldr	r3, [pc, #144]	; (8001b94 <MPU9250SelfTest+0x4bc>)
 8001b04:	f7fe fd80 	bl	8000608 <__aeabi_dmul>
 8001b08:	4606      	mov	r6, r0
 8001b0a:	460f      	mov	r7, r1
				/ factoryTrim[i]; // Report percent differences
 8001b0c:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8001b10:	ab12      	add	r3, sp, #72	; 0x48
 8001b12:	444b      	add	r3, r9
 8001b14:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001b18:	f7fe fd1e 	bl	8000558 <__aeabi_f2d>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001b1c:	44a9      	add	r9, r5
				/ factoryTrim[i]; // Report percent differences
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4630      	mov	r0, r6
 8001b24:	4639      	mov	r1, r7
 8001b26:	f7fe fe99 	bl	800085c <__aeabi_ddiv>
 8001b2a:	f7ff f845 	bl	8000bb8 <__aeabi_d2f>
		destination[i] = 100.0 * ((float) (aSTAvg[i] - aAvg[i]))
 8001b2e:	f8c9 0000 	str.w	r0, [r9]
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b32:	f934 0c28 	ldrsh.w	r0, [r4, #-40]
 8001b36:	f934 3c10 	ldrsh.w	r3, [r4, #-16]
 8001b3a:	1ac0      	subs	r0, r0, r3
 8001b3c:	ee07 0a90 	vmov	s15, r0
 8001b40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b44:	ee17 0a90 	vmov	r0, s15
 8001b48:	f7fe fd06 	bl	8000558 <__aeabi_f2d>
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	4b11      	ldr	r3, [pc, #68]	; (8001b94 <MPU9250SelfTest+0x4bc>)
 8001b50:	f7fe fd5a 	bl	8000608 <__aeabi_dmul>
 8001b54:	4606      	mov	r6, r0
 8001b56:	460f      	mov	r7, r1
				/ factoryTrim[i + 3]; // Report percent differences
 8001b58:	f108 0403 	add.w	r4, r8, #3
 8001b5c:	00a4      	lsls	r4, r4, #2
 8001b5e:	ab12      	add	r3, sp, #72	; 0x48
 8001b60:	4423      	add	r3, r4
 8001b62:	f853 0c40 	ldr.w	r0, [r3, #-64]
 8001b66:	f7fe fcf7 	bl	8000558 <__aeabi_f2d>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b6a:	442c      	add	r4, r5
				/ factoryTrim[i + 3]; // Report percent differences
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	460b      	mov	r3, r1
 8001b70:	4630      	mov	r0, r6
 8001b72:	4639      	mov	r1, r7
 8001b74:	f7fe fe72 	bl	800085c <__aeabi_ddiv>
 8001b78:	f7ff f81e 	bl	8000bb8 <__aeabi_d2f>
		destination[i + 3] = 100.0 * ((float) (gSTAvg[i] - gAvg[i]))
 8001b7c:	6020      	str	r0, [r4, #0]
	for (int i = 0; i < 3; i++) {
 8001b7e:	f108 0801 	add.w	r8, r8, #1
 8001b82:	f1b8 0f02 	cmp.w	r8, #2
 8001b86:	ddab      	ble.n	8001ae0 <MPU9250SelfTest+0x408>
	}

}
 8001b88:	b013      	add	sp, #76	; 0x4c
 8001b8a:	ecbd 8b08 	vpop	{d8-d11}
 8001b8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b92:	bf00      	nop
 8001b94:	40590000 	.word	0x40590000

08001b98 <imu_calibrate>:
IMU_StatusTypeDef imu_calibrate() {
 8001b98:	b538      	push	{r3, r4, r5, lr}
	resetMPU9250();
 8001b9a:	f7ff fb65 	bl	8001268 <resetMPU9250>
	MPU9250SelfTest(SelfTest); // Start by performing self test and reporting values
 8001b9e:	4c53      	ldr	r4, [pc, #332]	; (8001cec <imu_calibrate+0x154>)
 8001ba0:	4620      	mov	r0, r4
 8001ba2:	f7ff fd99 	bl	80016d8 <MPU9250SelfTest>
	printf(	"x-axis self test: acceleration trim within : %f of factory value\n\r", SelfTest[0]);
 8001ba6:	6820      	ldr	r0, [r4, #0]
 8001ba8:	f7fe fcd6 	bl	8000558 <__aeabi_f2d>
 8001bac:	4602      	mov	r2, r0
 8001bae:	460b      	mov	r3, r1
 8001bb0:	484f      	ldr	r0, [pc, #316]	; (8001cf0 <imu_calibrate+0x158>)
 8001bb2:	f003 ff03 	bl	80059bc <iprintf>
	printf(
 8001bb6:	6860      	ldr	r0, [r4, #4]
 8001bb8:	f7fe fcce 	bl	8000558 <__aeabi_f2d>
 8001bbc:	4602      	mov	r2, r0
 8001bbe:	460b      	mov	r3, r1
 8001bc0:	484c      	ldr	r0, [pc, #304]	; (8001cf4 <imu_calibrate+0x15c>)
 8001bc2:	f003 fefb 	bl	80059bc <iprintf>
	printf(
 8001bc6:	68a0      	ldr	r0, [r4, #8]
 8001bc8:	f7fe fcc6 	bl	8000558 <__aeabi_f2d>
 8001bcc:	4602      	mov	r2, r0
 8001bce:	460b      	mov	r3, r1
 8001bd0:	4849      	ldr	r0, [pc, #292]	; (8001cf8 <imu_calibrate+0x160>)
 8001bd2:	f003 fef3 	bl	80059bc <iprintf>
	printf("x-axis self test: gyration trim within : %f  of factory value\n\r",
 8001bd6:	68e0      	ldr	r0, [r4, #12]
 8001bd8:	f7fe fcbe 	bl	8000558 <__aeabi_f2d>
 8001bdc:	4602      	mov	r2, r0
 8001bde:	460b      	mov	r3, r1
 8001be0:	4846      	ldr	r0, [pc, #280]	; (8001cfc <imu_calibrate+0x164>)
 8001be2:	f003 feeb 	bl	80059bc <iprintf>
	printf("y-axis self test: gyration trim within : %f  of factory value\n\r",
 8001be6:	6920      	ldr	r0, [r4, #16]
 8001be8:	f7fe fcb6 	bl	8000558 <__aeabi_f2d>
 8001bec:	4602      	mov	r2, r0
 8001bee:	460b      	mov	r3, r1
 8001bf0:	4843      	ldr	r0, [pc, #268]	; (8001d00 <imu_calibrate+0x168>)
 8001bf2:	f003 fee3 	bl	80059bc <iprintf>
	printf("z-axis self test: gyration trim within : %f  of factory value\n\r",
 8001bf6:	6960      	ldr	r0, [r4, #20]
 8001bf8:	f7fe fcae 	bl	8000558 <__aeabi_f2d>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	460b      	mov	r3, r1
 8001c00:	4840      	ldr	r0, [pc, #256]	; (8001d04 <imu_calibrate+0x16c>)
 8001c02:	f003 fedb 	bl	80059bc <iprintf>
	calibrateMPU9250(gyroBias, accelBias); // Calibrate gyro and accelerometers, load biases in bias registers
 8001c06:	4c40      	ldr	r4, [pc, #256]	; (8001d08 <imu_calibrate+0x170>)
 8001c08:	4d40      	ldr	r5, [pc, #256]	; (8001d0c <imu_calibrate+0x174>)
 8001c0a:	4621      	mov	r1, r4
 8001c0c:	4628      	mov	r0, r5
 8001c0e:	f7ff fc09 	bl	8001424 <calibrateMPU9250>
	printf("x gyro bias = %f\n\r", gyroBias[0]);
 8001c12:	6828      	ldr	r0, [r5, #0]
 8001c14:	f7fe fca0 	bl	8000558 <__aeabi_f2d>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	483c      	ldr	r0, [pc, #240]	; (8001d10 <imu_calibrate+0x178>)
 8001c1e:	f003 fecd 	bl	80059bc <iprintf>
	printf("y gyro bias = %f\n\r", gyroBias[1]);
 8001c22:	6868      	ldr	r0, [r5, #4]
 8001c24:	f7fe fc98 	bl	8000558 <__aeabi_f2d>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	4839      	ldr	r0, [pc, #228]	; (8001d14 <imu_calibrate+0x17c>)
 8001c2e:	f003 fec5 	bl	80059bc <iprintf>
	printf("z gyro bias = %f\n\r", gyroBias[2]);
 8001c32:	68a8      	ldr	r0, [r5, #8]
 8001c34:	f7fe fc90 	bl	8000558 <__aeabi_f2d>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	460b      	mov	r3, r1
 8001c3c:	4836      	ldr	r0, [pc, #216]	; (8001d18 <imu_calibrate+0x180>)
 8001c3e:	f003 febd 	bl	80059bc <iprintf>
	printf("x accel bias = %f\n\r", accelBias[0]);
 8001c42:	6820      	ldr	r0, [r4, #0]
 8001c44:	f7fe fc88 	bl	8000558 <__aeabi_f2d>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	4833      	ldr	r0, [pc, #204]	; (8001d1c <imu_calibrate+0x184>)
 8001c4e:	f003 feb5 	bl	80059bc <iprintf>
	printf("y accel bias = %f\n\r", accelBias[1]);
 8001c52:	6860      	ldr	r0, [r4, #4]
 8001c54:	f7fe fc80 	bl	8000558 <__aeabi_f2d>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4830      	ldr	r0, [pc, #192]	; (8001d20 <imu_calibrate+0x188>)
 8001c5e:	f003 fead 	bl	80059bc <iprintf>
	printf("z accel bias = %f\n\r", accelBias[2]);
 8001c62:	68a0      	ldr	r0, [r4, #8]
 8001c64:	f7fe fc78 	bl	8000558 <__aeabi_f2d>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	482d      	ldr	r0, [pc, #180]	; (8001d24 <imu_calibrate+0x18c>)
 8001c6e:	f003 fea5 	bl	80059bc <iprintf>
	initMPU9250();
 8001c72:	f7ff fb67 	bl	8001344 <initMPU9250>
	initAK8963(magCalibration);
 8001c76:	482c      	ldr	r0, [pc, #176]	; (8001d28 <imu_calibrate+0x190>)
 8001c78:	f7ff fb00 	bl	800127c <initAK8963>
	printf("Accelerometer full-scale range = %f  g\n\r", 2.0f*(float)(1<<Ascale));
 8001c7c:	4b2b      	ldr	r3, [pc, #172]	; (8001d2c <imu_calibrate+0x194>)
 8001c7e:	781b      	ldrb	r3, [r3, #0]
 8001c80:	2401      	movs	r4, #1
 8001c82:	fa04 f303 	lsl.w	r3, r4, r3
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c8e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c92:	ee17 0a90 	vmov	r0, s15
 8001c96:	f7fe fc5f 	bl	8000558 <__aeabi_f2d>
 8001c9a:	4602      	mov	r2, r0
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	4824      	ldr	r0, [pc, #144]	; (8001d30 <imu_calibrate+0x198>)
 8001ca0:	f003 fe8c 	bl	80059bc <iprintf>
	printf("Gyroscope full-scale range = %f  deg/s\n\r", 250.0f*(float)(1<<Gscale));
 8001ca4:	4b23      	ldr	r3, [pc, #140]	; (8001d34 <imu_calibrate+0x19c>)
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	409c      	lsls	r4, r3
 8001caa:	ee07 4a90 	vmov	s15, r4
 8001cae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb2:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8001d38 <imu_calibrate+0x1a0>
 8001cb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cba:	ee17 0a90 	vmov	r0, s15
 8001cbe:	f7fe fc4b 	bl	8000558 <__aeabi_f2d>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	481d      	ldr	r0, [pc, #116]	; (8001d3c <imu_calibrate+0x1a4>)
 8001cc8:	f003 fe78 	bl	80059bc <iprintf>
	getAres(); // Get accelerometer sensitivity
 8001ccc:	f7ff fa38 	bl	8001140 <getAres>
	getGres(); // Get gyro sensitivity
 8001cd0:	f7ff fa12 	bl	80010f8 <getGres>
	getMres(); // Get magnetometer sensitivity
 8001cd4:	f7ff f9fa 	bl	80010cc <getMres>
	magbias[0] = +470.; // User environmental x-axis correction in milliGauss, should be automatically calculated
 8001cd8:	4b19      	ldr	r3, [pc, #100]	; (8001d40 <imu_calibrate+0x1a8>)
 8001cda:	4a1a      	ldr	r2, [pc, #104]	; (8001d44 <imu_calibrate+0x1ac>)
 8001cdc:	601a      	str	r2, [r3, #0]
	magbias[1] = +120.; // User environmental x-axis correction in milliGauss
 8001cde:	4a1a      	ldr	r2, [pc, #104]	; (8001d48 <imu_calibrate+0x1b0>)
 8001ce0:	605a      	str	r2, [r3, #4]
	magbias[2] = +125.; // User environmental x-axis correction in milliGauss
 8001ce2:	4a1a      	ldr	r2, [pc, #104]	; (8001d4c <imu_calibrate+0x1b4>)
 8001ce4:	609a      	str	r2, [r3, #8]
}
 8001ce6:	2000      	movs	r0, #0
 8001ce8:	bd38      	pop	{r3, r4, r5, pc}
 8001cea:	bf00      	nop
 8001cec:	200002c8 	.word	0x200002c8
 8001cf0:	08009370 	.word	0x08009370
 8001cf4:	080093b4 	.word	0x080093b4
 8001cf8:	080093f8 	.word	0x080093f8
 8001cfc:	0800943c 	.word	0x0800943c
 8001d00:	0800947c 	.word	0x0800947c
 8001d04:	080094bc 	.word	0x080094bc
 8001d08:	20000004 	.word	0x20000004
 8001d0c:	20000010 	.word	0x20000010
 8001d10:	080094fc 	.word	0x080094fc
 8001d14:	08009510 	.word	0x08009510
 8001d18:	08009524 	.word	0x08009524
 8001d1c:	08009538 	.word	0x08009538
 8001d20:	0800954c 	.word	0x0800954c
 8001d24:	08009560 	.word	0x08009560
 8001d28:	20000258 	.word	0x20000258
 8001d2c:	2000023c 	.word	0x2000023c
 8001d30:	08009574 	.word	0x08009574
 8001d34:	2000023d 	.word	0x2000023d
 8001d38:	437a0000 	.word	0x437a0000
 8001d3c:	080095a0 	.word	0x080095a0
 8001d40:	20000264 	.word	0x20000264
 8001d44:	43eb0000 	.word	0x43eb0000
 8001d48:	42f00000 	.word	0x42f00000
 8001d4c:	42fa0000 	.word	0x42fa0000

08001d50 <MahonyQuaternionUpdate>:
}

// Similar to Madgwick scheme but uses proportional and integral filtering on the error between estimated reference vectors and
// measured ones.
void MahonyQuaternionUpdate(float ax, float ay, float az, float gx, float gy,
		float gz, float mx, float my, float mz) {
 8001d50:	b500      	push	{lr}
 8001d52:	ed2d 8b10 	vpush	{d8-d15}
 8001d56:	b08d      	sub	sp, #52	; 0x34
 8001d58:	eeb0 ba40 	vmov.f32	s22, s0
 8001d5c:	eef0 aa60 	vmov.f32	s21, s1
 8001d60:	eeb0 aa41 	vmov.f32	s20, s2
 8001d64:	edcd 1a04 	vstr	s3, [sp, #16]
 8001d68:	ed8d 2a05 	vstr	s4, [sp, #20]
 8001d6c:	edcd 2a06 	vstr	s5, [sp, #24]
 8001d70:	eef0 da43 	vmov.f32	s27, s6
 8001d74:	eeb0 da63 	vmov.f32	s26, s7
 8001d78:	eef0 ca44 	vmov.f32	s25, s8

	float q1 = q[0], q2 = q[1], q3 = q[2], q4 = q[3]; // short name local variable for readability
 8001d7c:	4be4      	ldr	r3, [pc, #912]	; (8002110 <MahonyQuaternionUpdate+0x3c0>)
 8001d7e:	edd3 9a00 	vldr	s19, [r3]
 8001d82:	ed93 9a01 	vldr	s18, [r3, #4]
 8001d86:	edd3 8a02 	vldr	s17, [r3, #8]
 8001d8a:	ed93 8a03 	vldr	s16, [r3, #12]
	float vx, vy, vz, wx, wy, wz;
	float ex, ey, ez;
	float pa, pb, pc;

	// Auxiliary variables to avoid repeated arithmetic
	float q1q1 = q1 * q1;
 8001d8e:	ee69 7aa9 	vmul.f32	s15, s19, s19
 8001d92:	edcd 7a03 	vstr	s15, [sp, #12]
	float q1q2 = q1 * q2;
 8001d96:	ee69 7a89 	vmul.f32	s15, s19, s18
 8001d9a:	edcd 7a00 	vstr	s15, [sp]
	float q1q3 = q1 * q3;
 8001d9e:	ee29 faa8 	vmul.f32	s30, s19, s17
	float q1q4 = q1 * q4;
 8001da2:	ee69 ba88 	vmul.f32	s23, s19, s16
	float q2q2 = q2 * q2;
 8001da6:	ee69 7a09 	vmul.f32	s15, s18, s18
 8001daa:	edcd 7a01 	vstr	s15, [sp, #4]
	float q2q3 = q2 * q3;
 8001dae:	ee69 fa28 	vmul.f32	s31, s18, s17
	float q2q4 = q2 * q4;
 8001db2:	ee29 ca08 	vmul.f32	s24, s18, s16
	float q3q3 = q3 * q3;
 8001db6:	ee68 eaa8 	vmul.f32	s29, s17, s17
	float q3q4 = q3 * q4;
 8001dba:	ee68 7a88 	vmul.f32	s15, s17, s16
 8001dbe:	edcd 7a02 	vstr	s15, [sp, #8]
	float q4q4 = q4 * q4;
 8001dc2:	ee28 ea08 	vmul.f32	s28, s16, s16

	// Normalise accelerometer measurement
	norm = sqrt(ax * ax + ay * ay + az * az);
 8001dc6:	ee60 7a00 	vmul.f32	s15, s0, s0
 8001dca:	ee20 7aa0 	vmul.f32	s14, s1, s1
 8001dce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dd2:	ee21 7a01 	vmul.f32	s14, s2, s2
 8001dd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001dda:	ee17 0a90 	vmov	r0, s15
 8001dde:	f7fe fbbb 	bl	8000558 <__aeabi_f2d>
 8001de2:	ec41 0b10 	vmov	d0, r0, r1
 8001de6:	f005 fee3 	bl	8007bb0 <sqrt>
 8001dea:	ec51 0b10 	vmov	r0, r1, d0
 8001dee:	f7fe fee3 	bl	8000bb8 <__aeabi_d2f>
 8001df2:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001df6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001dfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001dfe:	d104      	bne.n	8001e0a <MahonyQuaternionUpdate+0xba>
	q[0] = q1 * norm;
	q[1] = q2 * norm;
	q[2] = q3 * norm;
	q[3] = q4 * norm;

}
 8001e00:	b00d      	add	sp, #52	; 0x34
 8001e02:	ecbd 8b10 	vpop	{d8-d15}
 8001e06:	f85d fb04 	ldr.w	pc, [sp], #4
	norm = 1.0f / norm;        // use reciprocal for division
 8001e0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
	ax *= norm;
 8001e12:	ee2b ba07 	vmul.f32	s22, s22, s14
	ay *= norm;
 8001e16:	ee6a aa87 	vmul.f32	s21, s21, s14
	az *= norm;
 8001e1a:	ee2a aa07 	vmul.f32	s20, s20, s14
	norm = sqrt(mx * mx + my * my + mz * mz);
 8001e1e:	ee6d 7aad 	vmul.f32	s15, s27, s27
 8001e22:	ee2d 7a0d 	vmul.f32	s14, s26, s26
 8001e26:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e2a:	ee2c 7aac 	vmul.f32	s14, s25, s25
 8001e2e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e32:	ee17 0a90 	vmov	r0, s15
 8001e36:	f7fe fb8f 	bl	8000558 <__aeabi_f2d>
 8001e3a:	ec41 0b10 	vmov	d0, r0, r1
 8001e3e:	f005 feb7 	bl	8007bb0 <sqrt>
 8001e42:	ec51 0b10 	vmov	r0, r1, d0
 8001e46:	f7fe feb7 	bl	8000bb8 <__aeabi_d2f>
 8001e4a:	ee07 0a90 	vmov	s15, r0
	if (norm == 0.0f)
 8001e4e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e56:	d0d3      	beq.n	8001e00 <MahonyQuaternionUpdate+0xb0>
	norm = 1.0f / norm;        // use reciprocal for division
 8001e58:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001e5c:	ee87 7a27 	vdiv.f32	s14, s14, s15
	mx *= norm;
 8001e60:	ee6d da87 	vmul.f32	s27, s27, s14
	my *= norm;
 8001e64:	ee2d da07 	vmul.f32	s26, s26, s14
	mz *= norm;
 8001e68:	ee6c ca87 	vmul.f32	s25, s25, s14
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001e6c:	ee7d 6aad 	vadd.f32	s13, s27, s27
 8001e70:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001e74:	ee76 7a6e 	vsub.f32	s15, s12, s29
 8001e78:	ee77 7ace 	vsub.f32	s15, s15, s28
 8001e7c:	edcd 7a08 	vstr	s15, [sp, #32]
 8001e80:	ee26 7aa7 	vmul.f32	s14, s13, s15
 8001e84:	ee7d 5a0d 	vadd.f32	s11, s26, s26
 8001e88:	ee3f 5aeb 	vsub.f32	s10, s31, s23
 8001e8c:	ed8d 5a0a 	vstr	s10, [sp, #40]	; 0x28
 8001e90:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001e94:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (q2q4 + q1q3);
 8001e98:	ee7c 4aac 	vadd.f32	s9, s25, s25
 8001e9c:	ee3f 4a0c 	vadd.f32	s8, s30, s24
 8001ea0:	ed8d 4a0b 	vstr	s8, [sp, #44]	; 0x2c
 8001ea4:	ee64 7a84 	vmul.f32	s15, s9, s8
	hx = 2.0f * mx * (0.5f - q3q3 - q4q4) + 2.0f * my * (q2q3 - q1q4)
 8001ea8:	ee37 7a27 	vadd.f32	s14, s14, s15
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001eac:	ee7b 7aaf 	vadd.f32	s15, s23, s31
 8001eb0:	edcd 6a07 	vstr	s13, [sp, #28]
 8001eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb8:	eddd 3a01 	vldr	s7, [sp, #4]
 8001ebc:	ee76 fa63 	vsub.f32	s31, s12, s7
 8001ec0:	ee7f bace 	vsub.f32	s23, s31, s28
 8001ec4:	edcd 5a09 	vstr	s11, [sp, #36]	; 0x24
 8001ec8:	ee65 baab 	vmul.f32	s23, s11, s23
 8001ecc:	ee77 7aab 	vadd.f32	s15, s15, s23
			+ 2.0f * mz * (q3q4 - q1q2);
 8001ed0:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001ed4:	eddd 2a00 	vldr	s5, [sp]
 8001ed8:	ee73 6a62 	vsub.f32	s13, s6, s5
 8001edc:	eef0 ba64 	vmov.f32	s23, s9
 8001ee0:	ee64 6aa6 	vmul.f32	s13, s9, s13
	hy = 2.0f * mx * (q2q3 + q1q4) + 2.0f * my * (0.5f - q2q2 - q4q4)
 8001ee4:	ee77 7aa6 	vadd.f32	s15, s15, s13
	bx = sqrt((hx * hx) + (hy * hy));
 8001ee8:	ee27 7a07 	vmul.f32	s14, s14, s14
 8001eec:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ef0:	ee37 2a27 	vadd.f32	s4, s14, s15
 8001ef4:	ee12 0a10 	vmov	r0, s4
 8001ef8:	f7fe fb2e 	bl	8000558 <__aeabi_f2d>
 8001efc:	ec41 0b10 	vmov	d0, r0, r1
 8001f00:	f005 fe56 	bl	8007bb0 <sqrt>
 8001f04:	ec51 0b10 	vmov	r0, r1, d0
 8001f08:	f7fe fe56 	bl	8000bb8 <__aeabi_d2f>
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001f0c:	ee3c ca4f 	vsub.f32	s24, s24, s30
 8001f10:	eddd 6a07 	vldr	s13, [sp, #28]
 8001f14:	ee26 7a8c 	vmul.f32	s14, s13, s24
 8001f18:	eddd 4a00 	vldr	s9, [sp]
 8001f1c:	ed9d 3a02 	vldr	s6, [sp, #8]
 8001f20:	ee34 5a83 	vadd.f32	s10, s9, s6
 8001f24:	eddd 5a09 	vldr	s11, [sp, #36]	; 0x24
 8001f28:	ee65 7a85 	vmul.f32	s15, s11, s10
 8001f2c:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ 2.0f * mz * (0.5f - q2q2 - q3q3);
 8001f30:	ee7f 4aee 	vsub.f32	s9, s31, s29
 8001f34:	ee6b 7aa4 	vmul.f32	s15, s23, s9
	bz = 2.0f * mx * (q2q4 - q1q3) + 2.0f * my * (q3q4 + q1q2)
 8001f38:	ee37 7a27 	vadd.f32	s14, s14, s15
	vx = 2.0f * (q2q4 - q1q3);
 8001f3c:	ee7c 7a0c 	vadd.f32	s15, s24, s24
	vy = 2.0f * (q1q2 + q3q4);
 8001f40:	ee35 6a05 	vadd.f32	s12, s10, s10
	vz = q1q1 - q2q2 - q3q3 + q4q4;
 8001f44:	eddd 5a03 	vldr	s11, [sp, #12]
 8001f48:	eddd 3a01 	vldr	s7, [sp, #4]
 8001f4c:	ee75 6ae3 	vsub.f32	s13, s11, s7
 8001f50:	ee76 eaee 	vsub.f32	s29, s13, s29
 8001f54:	ee3e ea8e 	vadd.f32	s28, s29, s28
	wx = 2.0f * bx * (0.5f - q3q3 - q4q4) + 2.0f * bz * (q2q4 - q1q3);
 8001f58:	ee05 0a90 	vmov	s11, r0
 8001f5c:	ee75 faa5 	vadd.f32	s31, s11, s11
 8001f60:	eddd 6a08 	vldr	s13, [sp, #32]
 8001f64:	ee26 faaf 	vmul.f32	s30, s13, s31
 8001f68:	ee37 7a07 	vadd.f32	s14, s14, s14
 8001f6c:	ee2c ca07 	vmul.f32	s24, s24, s14
 8001f70:	ee3f ca0c 	vadd.f32	s24, s30, s24
	wy = 2.0f * bx * (q2q3 - q1q4) + 2.0f * bz * (q1q2 + q3q4);
 8001f74:	eddd 6a0a 	vldr	s13, [sp, #40]	; 0x28
 8001f78:	ee66 5aaf 	vmul.f32	s11, s13, s31
 8001f7c:	ee25 5a07 	vmul.f32	s10, s10, s14
 8001f80:	ee75 5a85 	vadd.f32	s11, s11, s10
	wz = 2.0f * bx * (q1q3 + q2q4) + 2.0f * bz * (0.5f - q2q2 - q3q3);
 8001f84:	ed9d 4a0b 	vldr	s8, [sp, #44]	; 0x2c
 8001f88:	ee64 fa2f 	vmul.f32	s31, s8, s31
 8001f8c:	ee24 7a87 	vmul.f32	s14, s9, s14
 8001f90:	ee7f fa87 	vadd.f32	s31, s31, s14
	ex = (ay * vz - az * vy) + (my * wz - mz * wy);
 8001f94:	ee6a 6a8e 	vmul.f32	s13, s21, s28
 8001f98:	ee2a 7a06 	vmul.f32	s14, s20, s12
 8001f9c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8001fa0:	ee2d 7a2f 	vmul.f32	s14, s26, s31
 8001fa4:	ee2c 5aa5 	vmul.f32	s10, s25, s11
 8001fa8:	ee37 7a45 	vsub.f32	s14, s14, s10
 8001fac:	ee76 6a87 	vadd.f32	s13, s13, s14
	ey = (az * vx - ax * vz) + (mz * wx - mx * wz);
 8001fb0:	ee2a aa27 	vmul.f32	s20, s20, s15
 8001fb4:	ee2b 7a0e 	vmul.f32	s14, s22, s28
 8001fb8:	ee3a 7a47 	vsub.f32	s14, s20, s14
 8001fbc:	ee6c ca8c 	vmul.f32	s25, s25, s24
 8001fc0:	ee6d faaf 	vmul.f32	s31, s27, s31
 8001fc4:	ee7c faef 	vsub.f32	s31, s25, s31
 8001fc8:	ee37 7a2f 	vadd.f32	s14, s14, s31
	ez = (ax * vy - ay * vx) + (mx * wy - my * wx);
 8001fcc:	ee2b ba06 	vmul.f32	s22, s22, s12
 8001fd0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 8001fd4:	ee7b 7a67 	vsub.f32	s15, s22, s15
 8001fd8:	ee6d daa5 	vmul.f32	s27, s27, s11
 8001fdc:	ee2d da0c 	vmul.f32	s26, s26, s24
 8001fe0:	ee3d dacd 	vsub.f32	s26, s27, s26
 8001fe4:	ee77 7a8d 	vadd.f32	s15, s15, s26
		eInt[0] = 0.0f;     // prevent integral wind up
 8001fe8:	4b4a      	ldr	r3, [pc, #296]	; (8002114 <MahonyQuaternionUpdate+0x3c4>)
 8001fea:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 8002118 <MahonyQuaternionUpdate+0x3c8>
 8001fee:	ed83 6a00 	vstr	s12, [r3]
		eInt[1] = 0.0f;
 8001ff2:	ed83 6a01 	vstr	s12, [r3, #4]
		eInt[2] = 0.0f;
 8001ff6:	ed83 6a02 	vstr	s12, [r3, #8]
	gx = gx + Kp * ex + Ki * eInt[0];
 8001ffa:	eef2 5a04 	vmov.f32	s11, #36	; 0x41200000  10.0
 8001ffe:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8002002:	eddd 4a04 	vldr	s9, [sp, #16]
 8002006:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800200a:	ee76 6a86 	vadd.f32	s13, s13, s12
	gy = gy + Kp * ey + Ki * eInt[1];
 800200e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8002012:	eddd 4a05 	vldr	s9, [sp, #20]
 8002016:	ee37 7a24 	vadd.f32	s14, s14, s9
 800201a:	ee37 7a06 	vadd.f32	s14, s14, s12
	gz = gz + Kp * ez + Ki * eInt[2];
 800201e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8002022:	eddd 5a06 	vldr	s11, [sp, #24]
 8002026:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800202a:	ee77 7a86 	vadd.f32	s15, s15, s12
	q1 = q1 + (-q2 * gx - q3 * gy - q4 * gz) * (0.5f * deltat);
 800202e:	ee69 5a66 	vnmul.f32	s11, s18, s13
 8002032:	ee28 6a87 	vmul.f32	s12, s17, s14
 8002036:	ee75 5ac6 	vsub.f32	s11, s11, s12
 800203a:	ee28 6a27 	vmul.f32	s12, s16, s15
 800203e:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8002042:	4b36      	ldr	r3, [pc, #216]	; (800211c <MahonyQuaternionUpdate+0x3cc>)
 8002044:	ed93 6a00 	vldr	s12, [r3]
 8002048:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 800204c:	ee26 6a05 	vmul.f32	s12, s12, s10
 8002050:	ee65 5a86 	vmul.f32	s11, s11, s12
 8002054:	ee79 9aa5 	vadd.f32	s19, s19, s11
	q2 = pa + (q1 * gx + pb * gz - pc * gy) * (0.5f * deltat);
 8002058:	ee66 aaa9 	vmul.f32	s21, s13, s19
 800205c:	ee68 5aa7 	vmul.f32	s11, s17, s15
 8002060:	ee7a aaa5 	vadd.f32	s21, s21, s11
 8002064:	ee68 5a07 	vmul.f32	s11, s16, s14
 8002068:	ee7a aae5 	vsub.f32	s21, s21, s11
 800206c:	ee66 aa2a 	vmul.f32	s21, s12, s21
 8002070:	ee79 aa2a 	vadd.f32	s21, s18, s21
	q3 = pb + (q1 * gy - pa * gz + pc * gx) * (0.5f * deltat);
 8002074:	ee27 aa29 	vmul.f32	s20, s14, s19
 8002078:	ee69 5a27 	vmul.f32	s11, s18, s15
 800207c:	ee3a aa65 	vsub.f32	s20, s20, s11
 8002080:	ee68 5a26 	vmul.f32	s11, s16, s13
 8002084:	ee3a aa25 	vadd.f32	s20, s20, s11
 8002088:	ee26 aa0a 	vmul.f32	s20, s12, s20
 800208c:	ee38 aa8a 	vadd.f32	s20, s17, s20
	q4 = pc + (q1 * gz + pa * gy - pb * gx) * (0.5f * deltat);
 8002090:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8002094:	ee29 9a07 	vmul.f32	s18, s18, s14
 8002098:	ee37 9a89 	vadd.f32	s18, s15, s18
 800209c:	ee68 8aa6 	vmul.f32	s17, s17, s13
 80020a0:	ee79 8a68 	vsub.f32	s17, s18, s17
 80020a4:	ee66 8a28 	vmul.f32	s17, s12, s17
 80020a8:	ee38 8a28 	vadd.f32	s16, s16, s17
	norm = sqrt(q1 * q1 + q2 * q2 + q3 * q3 + q4 * q4);
 80020ac:	ee69 7aa9 	vmul.f32	s15, s19, s19
 80020b0:	ee2a 7aaa 	vmul.f32	s14, s21, s21
 80020b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020b8:	ee2a 7a0a 	vmul.f32	s14, s20, s20
 80020bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020c0:	ee28 7a08 	vmul.f32	s14, s16, s16
 80020c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80020c8:	ee17 0a90 	vmov	r0, s15
 80020cc:	f7fe fa44 	bl	8000558 <__aeabi_f2d>
 80020d0:	ec41 0b10 	vmov	d0, r0, r1
 80020d4:	f005 fd6c 	bl	8007bb0 <sqrt>
 80020d8:	ec51 0b10 	vmov	r0, r1, d0
 80020dc:	f7fe fd6c 	bl	8000bb8 <__aeabi_d2f>
	norm = 1.0f / norm;
 80020e0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80020e4:	ee07 0a90 	vmov	s15, r0
 80020e8:	eec7 7a27 	vdiv.f32	s15, s14, s15
	q[0] = q1 * norm;
 80020ec:	ee69 9aa7 	vmul.f32	s19, s19, s15
 80020f0:	4b07      	ldr	r3, [pc, #28]	; (8002110 <MahonyQuaternionUpdate+0x3c0>)
 80020f2:	edc3 9a00 	vstr	s19, [r3]
	q[1] = q2 * norm;
 80020f6:	ee6a aaa7 	vmul.f32	s21, s21, s15
 80020fa:	edc3 aa01 	vstr	s21, [r3, #4]
	q[2] = q3 * norm;
 80020fe:	ee2a aa27 	vmul.f32	s20, s20, s15
 8002102:	ed83 aa02 	vstr	s20, [r3, #8]
	q[3] = q4 * norm;
 8002106:	ee28 8a27 	vmul.f32	s16, s16, s15
 800210a:	ed83 8a03 	vstr	s16, [r3, #12]
 800210e:	e677      	b.n	8001e00 <MahonyQuaternionUpdate+0xb0>
 8002110:	2000001c 	.word	0x2000001c
 8002114:	20000248 	.word	0x20000248
 8002118:	00000000 	.word	0x00000000
 800211c:	20000244 	.word	0x20000244

08002120 <calc_RollPitchYaw>:
void calc_RollPitchYaw(int counter_value) {
 8002120:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002124:	ed2d 8b04 	vpush	{d8-d9}
 8002128:	4604      	mov	r4, r0
	if (readByte(MPU9250_ADDRESS_TX, MPU9250_ADDRESS_RX, INT_STATUS) & 0x01) { // On interrupt, check if	 data ready interrupt
 800212a:	223a      	movs	r2, #58	; 0x3a
 800212c:	21d1      	movs	r1, #209	; 0xd1
 800212e:	20d0      	movs	r0, #208	; 0xd0
 8002130:	f7fe ff5e 	bl	8000ff0 <readByte>
 8002134:	f010 0f01 	tst.w	r0, #1
 8002138:	f040 8176 	bne.w	8002428 <calc_RollPitchYaw+0x308>
	Now = counter_value;
 800213c:	4ba6      	ldr	r3, [pc, #664]	; (80023d8 <calc_RollPitchYaw+0x2b8>)
 800213e:	601c      	str	r4, [r3, #0]
	deltat = (float) ((Now - lastUpdate) * (1 / (84000000.0f / 2000.0f))); // set integration time by time elapsed since last filter update
 8002140:	4aa6      	ldr	r2, [pc, #664]	; (80023dc <calc_RollPitchYaw+0x2bc>)
 8002142:	6813      	ldr	r3, [r2, #0]
 8002144:	1ae3      	subs	r3, r4, r3
 8002146:	ee07 3a90 	vmov	s15, r3
 800214a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800214e:	ed9f 7aa4 	vldr	s14, [pc, #656]	; 80023e0 <calc_RollPitchYaw+0x2c0>
 8002152:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002156:	4ba3      	ldr	r3, [pc, #652]	; (80023e4 <calc_RollPitchYaw+0x2c4>)
 8002158:	edc3 7a00 	vstr	s15, [r3]
	lastUpdate = Now;
 800215c:	6014      	str	r4, [r2, #0]
	sum += deltat;
 800215e:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 8002424 <calc_RollPitchYaw+0x304>
 8002162:	ed9a 7a00 	vldr	s14, [sl]
 8002166:	ee77 7a27 	vadd.f32	s15, s14, s15
 800216a:	edca 7a00 	vstr	s15, [sl]
	sumCount++;
 800216e:	4d9e      	ldr	r5, [pc, #632]	; (80023e8 <calc_RollPitchYaw+0x2c8>)
 8002170:	682b      	ldr	r3, [r5, #0]
 8002172:	3301      	adds	r3, #1
 8002174:	602b      	str	r3, [r5, #0]
	MahonyQuaternionUpdate(ax, ay, az, gx * PI / 180.0, gy * PI / 180.0, gz * PI / 180.0, my, mx, mz);
 8002176:	4b9d      	ldr	r3, [pc, #628]	; (80023ec <calc_RollPitchYaw+0x2cc>)
 8002178:	6818      	ldr	r0, [r3, #0]
 800217a:	f7fe f9ed 	bl	8000558 <__aeabi_f2d>
 800217e:	a390      	add	r3, pc, #576	; (adr r3, 80023c0 <calc_RollPitchYaw+0x2a0>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	f7fe fa40 	bl	8000608 <__aeabi_dmul>
 8002188:	2200      	movs	r2, #0
 800218a:	4b99      	ldr	r3, [pc, #612]	; (80023f0 <calc_RollPitchYaw+0x2d0>)
 800218c:	f7fe fb66 	bl	800085c <__aeabi_ddiv>
 8002190:	4606      	mov	r6, r0
 8002192:	460f      	mov	r7, r1
 8002194:	4b97      	ldr	r3, [pc, #604]	; (80023f4 <calc_RollPitchYaw+0x2d4>)
 8002196:	6818      	ldr	r0, [r3, #0]
 8002198:	f7fe f9de 	bl	8000558 <__aeabi_f2d>
 800219c:	a388      	add	r3, pc, #544	; (adr r3, 80023c0 <calc_RollPitchYaw+0x2a0>)
 800219e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021a2:	f7fe fa31 	bl	8000608 <__aeabi_dmul>
 80021a6:	2200      	movs	r2, #0
 80021a8:	4b91      	ldr	r3, [pc, #580]	; (80023f0 <calc_RollPitchYaw+0x2d0>)
 80021aa:	f7fe fb57 	bl	800085c <__aeabi_ddiv>
 80021ae:	4680      	mov	r8, r0
 80021b0:	4689      	mov	r9, r1
 80021b2:	4b91      	ldr	r3, [pc, #580]	; (80023f8 <calc_RollPitchYaw+0x2d8>)
 80021b4:	6818      	ldr	r0, [r3, #0]
 80021b6:	f7fe f9cf 	bl	8000558 <__aeabi_f2d>
 80021ba:	a381      	add	r3, pc, #516	; (adr r3, 80023c0 <calc_RollPitchYaw+0x2a0>)
 80021bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c0:	f7fe fa22 	bl	8000608 <__aeabi_dmul>
 80021c4:	2200      	movs	r2, #0
 80021c6:	4b8a      	ldr	r3, [pc, #552]	; (80023f0 <calc_RollPitchYaw+0x2d0>)
 80021c8:	f7fe fb48 	bl	800085c <__aeabi_ddiv>
 80021cc:	4b8b      	ldr	r3, [pc, #556]	; (80023fc <calc_RollPitchYaw+0x2dc>)
 80021ce:	ed93 9a00 	vldr	s18, [r3]
 80021d2:	4b8b      	ldr	r3, [pc, #556]	; (8002400 <calc_RollPitchYaw+0x2e0>)
 80021d4:	edd3 8a00 	vldr	s17, [r3]
 80021d8:	4b8a      	ldr	r3, [pc, #552]	; (8002404 <calc_RollPitchYaw+0x2e4>)
 80021da:	ed93 8a00 	vldr	s16, [r3]
 80021de:	f7fe fceb 	bl	8000bb8 <__aeabi_d2f>
 80021e2:	4683      	mov	fp, r0
 80021e4:	4640      	mov	r0, r8
 80021e6:	4649      	mov	r1, r9
 80021e8:	f7fe fce6 	bl	8000bb8 <__aeabi_d2f>
 80021ec:	4604      	mov	r4, r0
 80021ee:	4630      	mov	r0, r6
 80021f0:	4639      	mov	r1, r7
 80021f2:	f7fe fce1 	bl	8000bb8 <__aeabi_d2f>
 80021f6:	eeb0 4a49 	vmov.f32	s8, s18
 80021fa:	eef0 3a68 	vmov.f32	s7, s17
 80021fe:	eeb0 3a48 	vmov.f32	s6, s16
 8002202:	ee02 ba90 	vmov	s5, fp
 8002206:	ee02 4a10 	vmov	s4, r4
 800220a:	ee01 0a90 	vmov	s3, r0
 800220e:	4b7e      	ldr	r3, [pc, #504]	; (8002408 <calc_RollPitchYaw+0x2e8>)
 8002210:	ed93 1a00 	vldr	s2, [r3]
 8002214:	4b7d      	ldr	r3, [pc, #500]	; (800240c <calc_RollPitchYaw+0x2ec>)
 8002216:	edd3 0a00 	vldr	s1, [r3]
 800221a:	4b7d      	ldr	r3, [pc, #500]	; (8002410 <calc_RollPitchYaw+0x2f0>)
 800221c:	ed93 0a00 	vldr	s0, [r3]
 8002220:	f7ff fd96 	bl	8001d50 <MahonyQuaternionUpdate>
	yaw = atan2(2.0 * (q[1] * q[2] + q[0] * q[3]), q[0] * q[0] + q[1] * q[1] - q[2] * q[2] - q[3] * q[3]);
 8002224:	4c7b      	ldr	r4, [pc, #492]	; (8002414 <calc_RollPitchYaw+0x2f4>)
 8002226:	edd4 9a01 	vldr	s19, [r4, #4]
 800222a:	ed94 9a02 	vldr	s18, [r4, #8]
 800222e:	ee29 7a89 	vmul.f32	s14, s19, s18
 8002232:	ed94 8a00 	vldr	s16, [r4]
 8002236:	edd4 8a03 	vldr	s17, [r4, #12]
 800223a:	ee68 7a28 	vmul.f32	s15, s16, s17
 800223e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002242:	ee17 0a90 	vmov	r0, s15
 8002246:	f7fe f987 	bl	8000558 <__aeabi_f2d>
 800224a:	4606      	mov	r6, r0
 800224c:	460f      	mov	r7, r1
 800224e:	ee28 8a08 	vmul.f32	s16, s16, s16
 8002252:	ee69 9aa9 	vmul.f32	s19, s19, s19
 8002256:	ee38 8a29 	vadd.f32	s16, s16, s19
 800225a:	ee29 9a09 	vmul.f32	s18, s18, s18
 800225e:	ee38 8a49 	vsub.f32	s16, s16, s18
 8002262:	ee68 8aa8 	vmul.f32	s17, s17, s17
 8002266:	ee78 7a68 	vsub.f32	s15, s16, s17
 800226a:	ee17 0a90 	vmov	r0, s15
 800226e:	f7fe f973 	bl	8000558 <__aeabi_f2d>
 8002272:	4680      	mov	r8, r0
 8002274:	4689      	mov	r9, r1
 8002276:	4632      	mov	r2, r6
 8002278:	463b      	mov	r3, r7
 800227a:	4630      	mov	r0, r6
 800227c:	4639      	mov	r1, r7
 800227e:	f7fe f80d 	bl	800029c <__adddf3>
 8002282:	ec49 8b11 	vmov	d1, r8, r9
 8002286:	ec41 0b10 	vmov	d0, r0, r1
 800228a:	f005 fb1f 	bl	80078cc <atan2>
 800228e:	ec51 0b10 	vmov	r0, r1, d0
 8002292:	f7fe fc91 	bl	8000bb8 <__aeabi_d2f>
 8002296:	4e60      	ldr	r6, [pc, #384]	; (8002418 <calc_RollPitchYaw+0x2f8>)
 8002298:	6030      	str	r0, [r6, #0]
	pitch = -asin(2.0 * (q[1] * q[3] - q[0] * q[2]));
 800229a:	ed94 7a01 	vldr	s14, [r4, #4]
 800229e:	edd4 7a03 	vldr	s15, [r4, #12]
 80022a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a6:	edd4 7a00 	vldr	s15, [r4]
 80022aa:	edd4 6a02 	vldr	s13, [r4, #8]
 80022ae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80022b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022b6:	ee17 0a90 	vmov	r0, s15
 80022ba:	f7fe f94d 	bl	8000558 <__aeabi_f2d>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	f7fd ffeb 	bl	800029c <__adddf3>
 80022c6:	ec41 0b10 	vmov	d0, r0, r1
 80022ca:	f005 faa7 	bl	800781c <asin>
 80022ce:	ec51 0b10 	vmov	r0, r1, d0
 80022d2:	f7fe fc71 	bl	8000bb8 <__aeabi_d2f>
 80022d6:	4f51      	ldr	r7, [pc, #324]	; (800241c <calc_RollPitchYaw+0x2fc>)
 80022d8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80022dc:	6038      	str	r0, [r7, #0]
	roll = atan2(2.0 * (q[0] * q[1] + q[2] * q[3]),
 80022de:	ed94 8a00 	vldr	s16, [r4]
 80022e2:	edd4 9a01 	vldr	s19, [r4, #4]
 80022e6:	ee28 7a29 	vmul.f32	s14, s16, s19
 80022ea:	ed94 9a02 	vldr	s18, [r4, #8]
 80022ee:	edd4 8a03 	vldr	s17, [r4, #12]
 80022f2:	ee69 7a28 	vmul.f32	s15, s18, s17
 80022f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022fa:	ee17 0a90 	vmov	r0, s15
 80022fe:	f7fe f92b 	bl	8000558 <__aeabi_f2d>
 8002302:	4680      	mov	r8, r0
 8002304:	4689      	mov	r9, r1
			q[0] * q[0] - q[1] * q[1] - q[2] * q[2] + q[3] * q[3]);
 8002306:	ee28 8a08 	vmul.f32	s16, s16, s16
 800230a:	ee69 9aa9 	vmul.f32	s19, s19, s19
 800230e:	ee38 8a69 	vsub.f32	s16, s16, s19
 8002312:	ee29 9a09 	vmul.f32	s18, s18, s18
 8002316:	ee38 8a49 	vsub.f32	s16, s16, s18
 800231a:	ee68 8aa8 	vmul.f32	s17, s17, s17
	roll = atan2(2.0 * (q[0] * q[1] + q[2] * q[3]),
 800231e:	ee78 7a28 	vadd.f32	s15, s16, s17
 8002322:	ee17 0a90 	vmov	r0, s15
 8002326:	f7fe f917 	bl	8000558 <__aeabi_f2d>
 800232a:	ec41 0b18 	vmov	d8, r0, r1
 800232e:	4642      	mov	r2, r8
 8002330:	464b      	mov	r3, r9
 8002332:	4640      	mov	r0, r8
 8002334:	4649      	mov	r1, r9
 8002336:	f7fd ffb1 	bl	800029c <__adddf3>
 800233a:	eeb0 1a48 	vmov.f32	s2, s16
 800233e:	eef0 1a68 	vmov.f32	s3, s17
 8002342:	ec41 0b10 	vmov	d0, r0, r1
 8002346:	f005 fac1 	bl	80078cc <atan2>
 800234a:	ec51 0b10 	vmov	r0, r1, d0
 800234e:	f7fe fc33 	bl	8000bb8 <__aeabi_d2f>
 8002352:	4604      	mov	r4, r0
	pitch *= 180.0 / PI;
 8002354:	6838      	ldr	r0, [r7, #0]
 8002356:	f7fe f8ff 	bl	8000558 <__aeabi_f2d>
 800235a:	a31b      	add	r3, pc, #108	; (adr r3, 80023c8 <calc_RollPitchYaw+0x2a8>)
 800235c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002360:	f7fe f952 	bl	8000608 <__aeabi_dmul>
 8002364:	f7fe fc28 	bl	8000bb8 <__aeabi_d2f>
 8002368:	6038      	str	r0, [r7, #0]
	yaw *= 180.0 / PI;
 800236a:	6830      	ldr	r0, [r6, #0]
 800236c:	f7fe f8f4 	bl	8000558 <__aeabi_f2d>
 8002370:	a315      	add	r3, pc, #84	; (adr r3, 80023c8 <calc_RollPitchYaw+0x2a8>)
 8002372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002376:	f7fe f947 	bl	8000608 <__aeabi_dmul>
 800237a:	f7fe fc1d 	bl	8000bb8 <__aeabi_d2f>
	yaw -=  -1.1; // CHANGE-> (In Leeds, UK declination = -1.1) ... Declination at Danville, California is 13 degrees 48 minutes and 47 seconds on 2014-04-04 (+13.8)
 800237e:	f7fe f8eb 	bl	8000558 <__aeabi_f2d>
 8002382:	a313      	add	r3, pc, #76	; (adr r3, 80023d0 <calc_RollPitchYaw+0x2b0>)
 8002384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002388:	f7fd ff88 	bl	800029c <__adddf3>
 800238c:	f7fe fc14 	bl	8000bb8 <__aeabi_d2f>
 8002390:	6030      	str	r0, [r6, #0]
	roll *= 180.0 / PI;
 8002392:	4620      	mov	r0, r4
 8002394:	f7fe f8e0 	bl	8000558 <__aeabi_f2d>
 8002398:	a30b      	add	r3, pc, #44	; (adr r3, 80023c8 <calc_RollPitchYaw+0x2a8>)
 800239a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800239e:	f7fe f933 	bl	8000608 <__aeabi_dmul>
 80023a2:	f7fe fc09 	bl	8000bb8 <__aeabi_d2f>
 80023a6:	4b1e      	ldr	r3, [pc, #120]	; (8002420 <calc_RollPitchYaw+0x300>)
 80023a8:	6018      	str	r0, [r3, #0]
	sum = 0;
 80023aa:	2300      	movs	r3, #0
 80023ac:	f8ca 3000 	str.w	r3, [sl]
	sumCount = 0;
 80023b0:	2300      	movs	r3, #0
 80023b2:	602b      	str	r3, [r5, #0]
}
 80023b4:	ecbd 8b04 	vpop	{d8-d9}
 80023b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023bc:	f3af 8000 	nop.w
 80023c0:	54442d18 	.word	0x54442d18
 80023c4:	400921fb 	.word	0x400921fb
 80023c8:	1a63c1f8 	.word	0x1a63c1f8
 80023cc:	404ca5dc 	.word	0x404ca5dc
 80023d0:	9999999a 	.word	0x9999999a
 80023d4:	3ff19999 	.word	0x3ff19999
 80023d8:	20000240 	.word	0x20000240
 80023dc:	20000254 	.word	0x20000254
 80023e0:	37c7ba90 	.word	0x37c7ba90
 80023e4:	20000244 	.word	0x20000244
 80023e8:	20000274 	.word	0x20000274
 80023ec:	200003bc 	.word	0x200003bc
 80023f0:	40668000 	.word	0x40668000
 80023f4:	20000334 	.word	0x20000334
 80023f8:	20000358 	.word	0x20000358
 80023fc:	20000360 	.word	0x20000360
 8002400:	200003c4 	.word	0x200003c4
 8002404:	20000348 	.word	0x20000348
 8002408:	20000338 	.word	0x20000338
 800240c:	200003c0 	.word	0x200003c0
 8002410:	2000034c 	.word	0x2000034c
 8002414:	2000001c 	.word	0x2000001c
 8002418:	20000364 	.word	0x20000364
 800241c:	200003b0 	.word	0x200003b0
 8002420:	200003b4 	.word	0x200003b4
 8002424:	20000270 	.word	0x20000270
		readAccelData(accelCount);  // Read the x/y/z adc values
 8002428:	4d56      	ldr	r5, [pc, #344]	; (8002584 <calc_RollPitchYaw+0x464>)
 800242a:	4628      	mov	r0, r5
 800242c:	f7fe fea8 	bl	8001180 <readAccelData>
		ax = (float) accelCount[0] * aRes - accelBias[0]; // get actual g value, this depends on scale being set
 8002430:	f9b5 3000 	ldrsh.w	r3, [r5]
 8002434:	ee07 3a10 	vmov	s14, r3
 8002438:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800243c:	4b52      	ldr	r3, [pc, #328]	; (8002588 <calc_RollPitchYaw+0x468>)
 800243e:	edd3 7a00 	vldr	s15, [r3]
 8002442:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002446:	4b51      	ldr	r3, [pc, #324]	; (800258c <calc_RollPitchYaw+0x46c>)
 8002448:	edd3 6a00 	vldr	s13, [r3]
 800244c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002450:	4a4f      	ldr	r2, [pc, #316]	; (8002590 <calc_RollPitchYaw+0x470>)
 8002452:	ed82 7a00 	vstr	s14, [r2]
		ay = (float) accelCount[1] * aRes - accelBias[1];
 8002456:	f9b5 2002 	ldrsh.w	r2, [r5, #2]
 800245a:	ee07 2a10 	vmov	s14, r2
 800245e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002462:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002466:	edd3 6a01 	vldr	s13, [r3, #4]
 800246a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800246e:	4a49      	ldr	r2, [pc, #292]	; (8002594 <calc_RollPitchYaw+0x474>)
 8002470:	ed82 7a00 	vstr	s14, [r2]
		az = (float) accelCount[2] * aRes - accelBias[2];
 8002474:	f9b5 2004 	ldrsh.w	r2, [r5, #4]
 8002478:	ee07 2a10 	vmov	s14, r2
 800247c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002480:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002484:	ed93 7a02 	vldr	s14, [r3, #8]
 8002488:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800248c:	4b42      	ldr	r3, [pc, #264]	; (8002598 <calc_RollPitchYaw+0x478>)
 800248e:	edc3 7a00 	vstr	s15, [r3]
		readGyroData(gyroCount);  // Read the x/y/z adc values
 8002492:	4d42      	ldr	r5, [pc, #264]	; (800259c <calc_RollPitchYaw+0x47c>)
 8002494:	4628      	mov	r0, r5
 8002496:	f7fe fe95 	bl	80011c4 <readGyroData>
		gx = (float) gyroCount[0] * gRes - gyroBias[0]; // get actual gyro value, this depends on scale being set
 800249a:	f9b5 3000 	ldrsh.w	r3, [r5]
 800249e:	ee07 3a10 	vmov	s14, r3
 80024a2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024a6:	4b3e      	ldr	r3, [pc, #248]	; (80025a0 <calc_RollPitchYaw+0x480>)
 80024a8:	edd3 7a00 	vldr	s15, [r3]
 80024ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b0:	4b3c      	ldr	r3, [pc, #240]	; (80025a4 <calc_RollPitchYaw+0x484>)
 80024b2:	edd3 6a00 	vldr	s13, [r3]
 80024b6:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024ba:	4a3b      	ldr	r2, [pc, #236]	; (80025a8 <calc_RollPitchYaw+0x488>)
 80024bc:	ed82 7a00 	vstr	s14, [r2]
		gy = (float) gyroCount[1] * gRes - gyroBias[1];
 80024c0:	f9b5 2002 	ldrsh.w	r2, [r5, #2]
 80024c4:	ee07 2a10 	vmov	s14, r2
 80024c8:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80024d0:	edd3 6a01 	vldr	s13, [r3, #4]
 80024d4:	ee37 7a66 	vsub.f32	s14, s14, s13
 80024d8:	4a34      	ldr	r2, [pc, #208]	; (80025ac <calc_RollPitchYaw+0x48c>)
 80024da:	ed82 7a00 	vstr	s14, [r2]
		gz = (float) gyroCount[2] * gRes - gyroBias[2];
 80024de:	f9b5 2004 	ldrsh.w	r2, [r5, #4]
 80024e2:	ee07 2a10 	vmov	s14, r2
 80024e6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80024ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024ee:	ed93 7a02 	vldr	s14, [r3, #8]
 80024f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80024f6:	4b2e      	ldr	r3, [pc, #184]	; (80025b0 <calc_RollPitchYaw+0x490>)
 80024f8:	edc3 7a00 	vstr	s15, [r3]
		readMagData(magCount);  // Read the x/y/z adc values
 80024fc:	4d2d      	ldr	r5, [pc, #180]	; (80025b4 <calc_RollPitchYaw+0x494>)
 80024fe:	4628      	mov	r0, r5
 8002500:	f7fe fe82 	bl	8001208 <readMagData>
		mx = (float) magCount[0] * mRes * magCalibration[0] - magbias[0]; // get actual magnetometer value, this depends on scale being set
 8002504:	f9b5 3000 	ldrsh.w	r3, [r5]
 8002508:	ee07 3a10 	vmov	s14, r3
 800250c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002510:	4b29      	ldr	r3, [pc, #164]	; (80025b8 <calc_RollPitchYaw+0x498>)
 8002512:	edd3 7a00 	vldr	s15, [r3]
 8002516:	ee27 7a27 	vmul.f32	s14, s14, s15
 800251a:	4a28      	ldr	r2, [pc, #160]	; (80025bc <calc_RollPitchYaw+0x49c>)
 800251c:	edd2 6a00 	vldr	s13, [r2]
 8002520:	ee27 7a26 	vmul.f32	s14, s14, s13
 8002524:	4b26      	ldr	r3, [pc, #152]	; (80025c0 <calc_RollPitchYaw+0x4a0>)
 8002526:	edd3 6a00 	vldr	s13, [r3]
 800252a:	ee37 7a66 	vsub.f32	s14, s14, s13
 800252e:	4925      	ldr	r1, [pc, #148]	; (80025c4 <calc_RollPitchYaw+0x4a4>)
 8002530:	ed81 7a00 	vstr	s14, [r1]
		my = (float) magCount[1] * mRes * magCalibration[1] - magbias[1];
 8002534:	f9b5 1002 	ldrsh.w	r1, [r5, #2]
 8002538:	ee07 1a10 	vmov	s14, r1
 800253c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002540:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002544:	edd2 6a01 	vldr	s13, [r2, #4]
 8002548:	ee27 7a26 	vmul.f32	s14, s14, s13
 800254c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002550:	ee37 7a66 	vsub.f32	s14, s14, s13
 8002554:	491c      	ldr	r1, [pc, #112]	; (80025c8 <calc_RollPitchYaw+0x4a8>)
 8002556:	ed81 7a00 	vstr	s14, [r1]
		mz = (float) magCount[2] * mRes * magCalibration[2] - magbias[2];
 800255a:	f9b5 1004 	ldrsh.w	r1, [r5, #4]
 800255e:	ee07 1a10 	vmov	s14, r1
 8002562:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002566:	ee67 7a87 	vmul.f32	s15, s15, s14
 800256a:	ed92 7a02 	vldr	s14, [r2, #8]
 800256e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002572:	ed93 7a02 	vldr	s14, [r3, #8]
 8002576:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800257a:	4b14      	ldr	r3, [pc, #80]	; (80025cc <calc_RollPitchYaw+0x4ac>)
 800257c:	edc3 7a00 	vstr	s15, [r3]
 8002580:	e5dc      	b.n	800213c <calc_RollPitchYaw+0x1c>
 8002582:	bf00      	nop
 8002584:	200002c0 	.word	0x200002c0
 8002588:	20000350 	.word	0x20000350
 800258c:	20000004 	.word	0x20000004
 8002590:	2000034c 	.word	0x2000034c
 8002594:	200003c0 	.word	0x200003c0
 8002598:	20000338 	.word	0x20000338
 800259c:	20000340 	.word	0x20000340
 80025a0:	2000035c 	.word	0x2000035c
 80025a4:	20000010 	.word	0x20000010
 80025a8:	200003bc 	.word	0x200003bc
 80025ac:	20000334 	.word	0x20000334
 80025b0:	20000358 	.word	0x20000358
 80025b4:	20000368 	.word	0x20000368
 80025b8:	200003b8 	.word	0x200003b8
 80025bc:	20000258 	.word	0x20000258
 80025c0:	20000264 	.word	0x20000264
 80025c4:	200003c4 	.word	0x200003c4
 80025c8:	20000348 	.word	0x20000348
 80025cc:	20000360 	.word	0x20000360

080025d0 <pid_calculate_roll>:
float pid_calculate_roll(float IMU_roll_value, int timer_value) {

	//Roll calculations

	//Calculate error
	roll_error = IMU_roll_value - roll_setpoint;
 80025d0:	4b2d      	ldr	r3, [pc, #180]	; (8002688 <pid_calculate_roll+0xb8>)
 80025d2:	edd3 7a00 	vldr	s15, [r3]
 80025d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80025da:	4b2c      	ldr	r3, [pc, #176]	; (800268c <pid_calculate_roll+0xbc>)
 80025dc:	ed83 0a00 	vstr	s0, [r3]

	//Proportional component
	roll_p = roll_p_gain*roll_error;
 80025e0:	4b2b      	ldr	r3, [pc, #172]	; (8002690 <pid_calculate_roll+0xc0>)
 80025e2:	edd3 6a00 	vldr	s13, [r3]
 80025e6:	ee60 6a26 	vmul.f32	s13, s0, s13
 80025ea:	4b2a      	ldr	r3, [pc, #168]	; (8002694 <pid_calculate_roll+0xc4>)
 80025ec:	edc3 6a00 	vstr	s13, [r3]

	//Integral
	roll_i += (roll_i_gain*roll_error);
 80025f0:	4b29      	ldr	r3, [pc, #164]	; (8002698 <pid_calculate_roll+0xc8>)
 80025f2:	ed93 6a00 	vldr	s12, [r3]
 80025f6:	ee20 6a06 	vmul.f32	s12, s0, s12
 80025fa:	4b28      	ldr	r3, [pc, #160]	; (800269c <pid_calculate_roll+0xcc>)
 80025fc:	edd3 7a00 	vldr	s15, [r3]
 8002600:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002604:	ed83 6a00 	vstr	s12, [r3]

	//Derivative component
	now = timer_value;
 8002608:	4b25      	ldr	r3, [pc, #148]	; (80026a0 <pid_calculate_roll+0xd0>)
 800260a:	6018      	str	r0, [r3, #0]
	//Elaspsed time in seconds from counter value = (ticks) * (1/ (timer clk freq / prescaler value))
	float elapsed_time  = (float) ((now - last_update) * (1 / (84000000.0f / 2000.0f)));
 800260c:	4a25      	ldr	r2, [pc, #148]	; (80026a4 <pid_calculate_roll+0xd4>)
 800260e:	6813      	ldr	r3, [r2, #0]
 8002610:	1ac3      	subs	r3, r0, r3
 8002612:	ee07 3a10 	vmov	s14, r3
 8002616:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800261a:	eddf 7a23 	vldr	s15, [pc, #140]	; 80026a8 <pid_calculate_roll+0xd8>
 800261e:	ee27 7a27 	vmul.f32	s14, s14, s15
	roll_d = roll_d_gain * ( (roll_error - roll_last_d_error) / elapsed_time);
 8002622:	4b22      	ldr	r3, [pc, #136]	; (80026ac <pid_calculate_roll+0xdc>)
 8002624:	edd3 5a00 	vldr	s11, [r3]
 8002628:	ee70 5a65 	vsub.f32	s11, s0, s11
 800262c:	eec5 7a87 	vdiv.f32	s15, s11, s14
 8002630:	491f      	ldr	r1, [pc, #124]	; (80026b0 <pid_calculate_roll+0xe0>)
 8002632:	ed91 7a00 	vldr	s14, [r1]
 8002636:	ee67 7a87 	vmul.f32	s15, s15, s14
 800263a:	491e      	ldr	r1, [pc, #120]	; (80026b4 <pid_calculate_roll+0xe4>)
 800263c:	edc1 7a00 	vstr	s15, [r1]
	last_update = now;
 8002640:	6010      	str	r0, [r2, #0]
	roll_last_d_error = roll_error;
 8002642:	ed83 0a00 	vstr	s0, [r3]
//		roll_i_mem = roll_p_gain_max;
//	else if (roll_i_mem < roll_p_gain_max * -1)
//		roll_i_mem = roll_p_gain_max * -1;

	//PID together
	roll_output = roll_p + roll_i + roll_d;
 8002646:	ee76 6a86 	vadd.f32	s13, s13, s12
 800264a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <pid_calculate_roll+0xe8>)
 8002650:	edc3 7a00 	vstr	s15, [r3]


	if(roll_output < -400){roll_output=-400;}
 8002654:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80026bc <pid_calculate_roll+0xec>
 8002658:	eef4 7ac7 	vcmpe.f32	s15, s14
 800265c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002660:	d501      	bpl.n	8002666 <pid_calculate_roll+0x96>
 8002662:	ed83 7a00 	vstr	s14, [r3]
	    if(roll_output > 400) {roll_output=400; }
 8002666:	4b14      	ldr	r3, [pc, #80]	; (80026b8 <pid_calculate_roll+0xe8>)
 8002668:	ed93 7a00 	vldr	s14, [r3]
 800266c:	eddf 7a14 	vldr	s15, [pc, #80]	; 80026c0 <pid_calculate_roll+0xf0>
 8002670:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002674:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002678:	dd01      	ble.n	800267e <pid_calculate_roll+0xae>
 800267a:	edc3 7a00 	vstr	s15, [r3]
//		roll_p_gain_max = roll_p_gain_max * -1;


	return roll_output;

}
 800267e:	4b0e      	ldr	r3, [pc, #56]	; (80026b8 <pid_calculate_roll+0xe8>)
 8002680:	ed93 0a00 	vldr	s0, [r3]
 8002684:	4770      	bx	lr
 8002686:	bf00      	nop
 8002688:	20000294 	.word	0x20000294
 800268c:	20000284 	.word	0x20000284
 8002690:	2000002c 	.word	0x2000002c
 8002694:	200003d8 	.word	0x200003d8
 8002698:	20000288 	.word	0x20000288
 800269c:	200003dc 	.word	0x200003dc
 80026a0:	2000027c 	.word	0x2000027c
 80026a4:	20000278 	.word	0x20000278
 80026a8:	37c7ba90 	.word	0x37c7ba90
 80026ac:	2000028c 	.word	0x2000028c
 80026b0:	20000280 	.word	0x20000280
 80026b4:	200003c8 	.word	0x200003c8
 80026b8:	20000290 	.word	0x20000290
 80026bc:	c3c80000 	.word	0xc3c80000
 80026c0:	43c80000 	.word	0x43c80000

080026c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026c4:	b510      	push	{r4, lr}
 80026c6:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026c8:	4b0e      	ldr	r3, [pc, #56]	; (8002704 <HAL_InitTick+0x40>)
 80026ca:	7818      	ldrb	r0, [r3, #0]
 80026cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026d0:	fbb3 f3f0 	udiv	r3, r3, r0
 80026d4:	4a0c      	ldr	r2, [pc, #48]	; (8002708 <HAL_InitTick+0x44>)
 80026d6:	6810      	ldr	r0, [r2, #0]
 80026d8:	fbb0 f0f3 	udiv	r0, r0, r3
 80026dc:	f000 f8ac 	bl	8002838 <HAL_SYSTICK_Config>
 80026e0:	b968      	cbnz	r0, 80026fe <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80026e2:	2c0f      	cmp	r4, #15
 80026e4:	d901      	bls.n	80026ea <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 80026e6:	2001      	movs	r0, #1
 80026e8:	e00a      	b.n	8002700 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80026ea:	2200      	movs	r2, #0
 80026ec:	4621      	mov	r1, r4
 80026ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80026f2:	f000 f85f 	bl	80027b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80026f6:	4b05      	ldr	r3, [pc, #20]	; (800270c <HAL_InitTick+0x48>)
 80026f8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80026fa:	2000      	movs	r0, #0
 80026fc:	e000      	b.n	8002700 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 80026fe:	2001      	movs	r0, #1
}
 8002700:	bd10      	pop	{r4, pc}
 8002702:	bf00      	nop
 8002704:	20000030 	.word	0x20000030
 8002708:	20000048 	.word	0x20000048
 800270c:	20000034 	.word	0x20000034

08002710 <HAL_Init>:
{
 8002710:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002712:	4b0b      	ldr	r3, [pc, #44]	; (8002740 <HAL_Init+0x30>)
 8002714:	681a      	ldr	r2, [r3, #0]
 8002716:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800271a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002722:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800272a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800272c:	2003      	movs	r0, #3
 800272e:	f000 f82f 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002732:	2000      	movs	r0, #0
 8002734:	f7ff ffc6 	bl	80026c4 <HAL_InitTick>
  HAL_MspInit();
 8002738:	f002 fafe 	bl	8004d38 <HAL_MspInit>
}
 800273c:	2000      	movs	r0, #0
 800273e:	bd08      	pop	{r3, pc}
 8002740:	40023c00 	.word	0x40023c00

08002744 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002744:	4a03      	ldr	r2, [pc, #12]	; (8002754 <HAL_IncTick+0x10>)
 8002746:	6811      	ldr	r1, [r2, #0]
 8002748:	4b03      	ldr	r3, [pc, #12]	; (8002758 <HAL_IncTick+0x14>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	440b      	add	r3, r1
 800274e:	6013      	str	r3, [r2, #0]
}
 8002750:	4770      	bx	lr
 8002752:	bf00      	nop
 8002754:	200003e0 	.word	0x200003e0
 8002758:	20000030 	.word	0x20000030

0800275c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800275c:	4b01      	ldr	r3, [pc, #4]	; (8002764 <HAL_GetTick+0x8>)
 800275e:	6818      	ldr	r0, [r3, #0]
}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	200003e0 	.word	0x200003e0

08002768 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002768:	b538      	push	{r3, r4, r5, lr}
 800276a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800276c:	f7ff fff6 	bl	800275c <HAL_GetTick>
 8002770:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002772:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 8002776:	d002      	beq.n	800277e <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002778:	4b04      	ldr	r3, [pc, #16]	; (800278c <HAL_Delay+0x24>)
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800277e:	f7ff ffed 	bl	800275c <HAL_GetTick>
 8002782:	1b40      	subs	r0, r0, r5
 8002784:	42a0      	cmp	r0, r4
 8002786:	d3fa      	bcc.n	800277e <HAL_Delay+0x16>
  {
  }
}
 8002788:	bd38      	pop	{r3, r4, r5, pc}
 800278a:	bf00      	nop
 800278c:	20000030 	.word	0x20000030

08002790 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002790:	4a07      	ldr	r2, [pc, #28]	; (80027b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002792:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002794:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002798:	041b      	lsls	r3, r3, #16
 800279a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800279c:	0200      	lsls	r0, r0, #8
 800279e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027a2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80027a4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80027a8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80027ac:	60d0      	str	r0, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80027ae:	4770      	bx	lr
 80027b0:	e000ed00 	.word	0xe000ed00

080027b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80027b4:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b6:	4b17      	ldr	r3, [pc, #92]	; (8002814 <HAL_NVIC_SetPriority+0x60>)
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027be:	f1c3 0407 	rsb	r4, r3, #7
 80027c2:	2c04      	cmp	r4, #4
 80027c4:	bf28      	it	cs
 80027c6:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c8:	1d1d      	adds	r5, r3, #4
 80027ca:	2d06      	cmp	r5, #6
 80027cc:	d918      	bls.n	8002800 <HAL_NVIC_SetPriority+0x4c>
 80027ce:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80027d4:	fa05 f404 	lsl.w	r4, r5, r4
 80027d8:	ea21 0104 	bic.w	r1, r1, r4
 80027dc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027de:	fa05 f303 	lsl.w	r3, r5, r3
 80027e2:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e6:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80027e8:	2800      	cmp	r0, #0
 80027ea:	db0b      	blt.n	8002804 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ec:	0109      	lsls	r1, r1, #4
 80027ee:	b2c9      	uxtb	r1, r1
 80027f0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80027f4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80027f8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80027fc:	bc30      	pop	{r4, r5}
 80027fe:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002800:	2300      	movs	r3, #0
 8002802:	e7e5      	b.n	80027d0 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002804:	f000 000f 	and.w	r0, r0, #15
 8002808:	0109      	lsls	r1, r1, #4
 800280a:	b2c9      	uxtb	r1, r1
 800280c:	4b02      	ldr	r3, [pc, #8]	; (8002818 <HAL_NVIC_SetPriority+0x64>)
 800280e:	5419      	strb	r1, [r3, r0]
 8002810:	e7f4      	b.n	80027fc <HAL_NVIC_SetPriority+0x48>
 8002812:	bf00      	nop
 8002814:	e000ed00 	.word	0xe000ed00
 8002818:	e000ed14 	.word	0xe000ed14

0800281c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800281c:	2800      	cmp	r0, #0
 800281e:	db07      	blt.n	8002830 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002820:	f000 021f 	and.w	r2, r0, #31
 8002824:	0940      	lsrs	r0, r0, #5
 8002826:	2301      	movs	r3, #1
 8002828:	4093      	lsls	r3, r2
 800282a:	4a02      	ldr	r2, [pc, #8]	; (8002834 <HAL_NVIC_EnableIRQ+0x18>)
 800282c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000e100 	.word	0xe000e100

08002838 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002838:	3801      	subs	r0, #1
 800283a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800283e:	d20a      	bcs.n	8002856 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002840:	4b06      	ldr	r3, [pc, #24]	; (800285c <HAL_SYSTICK_Config+0x24>)
 8002842:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002844:	4a06      	ldr	r2, [pc, #24]	; (8002860 <HAL_SYSTICK_Config+0x28>)
 8002846:	21f0      	movs	r1, #240	; 0xf0
 8002848:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800284c:	2000      	movs	r0, #0
 800284e:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002850:	2207      	movs	r2, #7
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002856:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	e000e010 	.word	0xe000e010
 8002860:	e000ed00 	.word	0xe000ed00

08002864 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002864:	2300      	movs	r3, #0
 8002866:	2b0f      	cmp	r3, #15
 8002868:	f200 80c5 	bhi.w	80029f6 <HAL_GPIO_Init+0x192>
{
 800286c:	b4f0      	push	{r4, r5, r6, r7}
 800286e:	b082      	sub	sp, #8
 8002870:	e039      	b.n	80028e6 <HAL_GPIO_Init+0x82>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002872:	2204      	movs	r2, #4
 8002874:	e000      	b.n	8002878 <HAL_GPIO_Init+0x14>
 8002876:	2200      	movs	r2, #0
 8002878:	40b2      	lsls	r2, r6
 800287a:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 800287c:	3402      	adds	r4, #2
 800287e:	4e5e      	ldr	r6, [pc, #376]	; (80029f8 <HAL_GPIO_Init+0x194>)
 8002880:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002884:	4a5d      	ldr	r2, [pc, #372]	; (80029fc <HAL_GPIO_Init+0x198>)
 8002886:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8002888:	43ea      	mvns	r2, r5
 800288a:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800288e:	684f      	ldr	r7, [r1, #4]
 8002890:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8002894:	d001      	beq.n	800289a <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8002896:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 800289a:	4c58      	ldr	r4, [pc, #352]	; (80029fc <HAL_GPIO_Init+0x198>)
 800289c:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 800289e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 80028a0:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028a4:	684f      	ldr	r7, [r1, #4]
 80028a6:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 80028aa:	d001      	beq.n	80028b0 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 80028ac:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 80028b0:	4c52      	ldr	r4, [pc, #328]	; (80029fc <HAL_GPIO_Init+0x198>)
 80028b2:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028b4:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 80028b6:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80028ba:	684f      	ldr	r7, [r1, #4]
 80028bc:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 80028c0:	d001      	beq.n	80028c6 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 80028c2:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 80028c6:	4c4d      	ldr	r4, [pc, #308]	; (80029fc <HAL_GPIO_Init+0x198>)
 80028c8:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 80028ca:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 80028cc:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80028ce:	684e      	ldr	r6, [r1, #4]
 80028d0:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 80028d4:	d001      	beq.n	80028da <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 80028d6:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 80028da:	4c48      	ldr	r4, [pc, #288]	; (80029fc <HAL_GPIO_Init+0x198>)
 80028dc:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028de:	3301      	adds	r3, #1
 80028e0:	2b0f      	cmp	r3, #15
 80028e2:	f200 8085 	bhi.w	80029f0 <HAL_GPIO_Init+0x18c>
    ioposition = 0x01U << position;
 80028e6:	2201      	movs	r2, #1
 80028e8:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ea:	680c      	ldr	r4, [r1, #0]
 80028ec:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 80028f0:	42aa      	cmp	r2, r5
 80028f2:	d1f4      	bne.n	80028de <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028f4:	684c      	ldr	r4, [r1, #4]
 80028f6:	2c02      	cmp	r4, #2
 80028f8:	d001      	beq.n	80028fe <HAL_GPIO_Init+0x9a>
 80028fa:	2c12      	cmp	r4, #18
 80028fc:	d110      	bne.n	8002920 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->AFR[position >> 3U];
 80028fe:	08de      	lsrs	r6, r3, #3
 8002900:	3608      	adds	r6, #8
 8002902:	f850 c026 	ldr.w	ip, [r0, r6, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002906:	f003 0407 	and.w	r4, r3, #7
 800290a:	00a7      	lsls	r7, r4, #2
 800290c:	240f      	movs	r4, #15
 800290e:	40bc      	lsls	r4, r7
 8002910:	ea2c 0c04 	bic.w	ip, ip, r4
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002914:	690c      	ldr	r4, [r1, #16]
 8002916:	40bc      	lsls	r4, r7
 8002918:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->AFR[position >> 3U] = temp;
 800291c:	f840 4026 	str.w	r4, [r0, r6, lsl #2]
      temp = GPIOx->MODER;
 8002920:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002922:	005f      	lsls	r7, r3, #1
 8002924:	2603      	movs	r6, #3
 8002926:	40be      	lsls	r6, r7
 8002928:	43f6      	mvns	r6, r6
 800292a:	ea06 0c04 	and.w	ip, r6, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800292e:	684c      	ldr	r4, [r1, #4]
 8002930:	f004 0403 	and.w	r4, r4, #3
 8002934:	40bc      	lsls	r4, r7
 8002936:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 800293a:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800293c:	684c      	ldr	r4, [r1, #4]
 800293e:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8002942:	f1bc 0f01 	cmp.w	ip, #1
 8002946:	d903      	bls.n	8002950 <HAL_GPIO_Init+0xec>
 8002948:	2c11      	cmp	r4, #17
 800294a:	d001      	beq.n	8002950 <HAL_GPIO_Init+0xec>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800294c:	2c12      	cmp	r4, #18
 800294e:	d110      	bne.n	8002972 <HAL_GPIO_Init+0x10e>
        temp = GPIOx->OSPEEDR; 
 8002950:	6884      	ldr	r4, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002952:	ea06 0c04 	and.w	ip, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002956:	68cc      	ldr	r4, [r1, #12]
 8002958:	40bc      	lsls	r4, r7
 800295a:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->OSPEEDR = temp;
 800295e:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8002960:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002962:	ea24 0202 	bic.w	r2, r4, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002966:	684c      	ldr	r4, [r1, #4]
 8002968:	f3c4 1400 	ubfx	r4, r4, #4, #1
 800296c:	409c      	lsls	r4, r3
 800296e:	4314      	orrs	r4, r2
        GPIOx->OTYPER = temp;
 8002970:	6044      	str	r4, [r0, #4]
      temp = GPIOx->PUPDR;
 8002972:	68c2      	ldr	r2, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002974:	4016      	ands	r6, r2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002976:	688a      	ldr	r2, [r1, #8]
 8002978:	40ba      	lsls	r2, r7
 800297a:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 800297c:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800297e:	684a      	ldr	r2, [r1, #4]
 8002980:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 8002984:	d0ab      	beq.n	80028de <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002986:	2200      	movs	r2, #0
 8002988:	9201      	str	r2, [sp, #4]
 800298a:	4a1d      	ldr	r2, [pc, #116]	; (8002a00 <HAL_GPIO_Init+0x19c>)
 800298c:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800298e:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8002992:	6454      	str	r4, [r2, #68]	; 0x44
 8002994:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002996:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800299a:	9201      	str	r2, [sp, #4]
 800299c:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800299e:	089c      	lsrs	r4, r3, #2
 80029a0:	1ca6      	adds	r6, r4, #2
 80029a2:	4a15      	ldr	r2, [pc, #84]	; (80029f8 <HAL_GPIO_Init+0x194>)
 80029a4:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029a8:	f003 0203 	and.w	r2, r3, #3
 80029ac:	0096      	lsls	r6, r2, #2
 80029ae:	220f      	movs	r2, #15
 80029b0:	40b2      	lsls	r2, r6
 80029b2:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029b6:	4a13      	ldr	r2, [pc, #76]	; (8002a04 <HAL_GPIO_Init+0x1a0>)
 80029b8:	4290      	cmp	r0, r2
 80029ba:	f43f af5c 	beq.w	8002876 <HAL_GPIO_Init+0x12>
 80029be:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029c2:	4290      	cmp	r0, r2
 80029c4:	d00e      	beq.n	80029e4 <HAL_GPIO_Init+0x180>
 80029c6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029ca:	4290      	cmp	r0, r2
 80029cc:	d00c      	beq.n	80029e8 <HAL_GPIO_Init+0x184>
 80029ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029d2:	4290      	cmp	r0, r2
 80029d4:	d00a      	beq.n	80029ec <HAL_GPIO_Init+0x188>
 80029d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80029da:	4290      	cmp	r0, r2
 80029dc:	f43f af49 	beq.w	8002872 <HAL_GPIO_Init+0xe>
 80029e0:	2207      	movs	r2, #7
 80029e2:	e749      	b.n	8002878 <HAL_GPIO_Init+0x14>
 80029e4:	2201      	movs	r2, #1
 80029e6:	e747      	b.n	8002878 <HAL_GPIO_Init+0x14>
 80029e8:	2202      	movs	r2, #2
 80029ea:	e745      	b.n	8002878 <HAL_GPIO_Init+0x14>
 80029ec:	2203      	movs	r2, #3
 80029ee:	e743      	b.n	8002878 <HAL_GPIO_Init+0x14>
      }
    }
  }
}
 80029f0:	b002      	add	sp, #8
 80029f2:	bcf0      	pop	{r4, r5, r6, r7}
 80029f4:	4770      	bx	lr
 80029f6:	4770      	bx	lr
 80029f8:	40013800 	.word	0x40013800
 80029fc:	40013c00 	.word	0x40013c00
 8002a00:	40023800 	.word	0x40023800
 8002a04:	40020000 	.word	0x40020000

08002a08 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a08:	b912      	cbnz	r2, 8002a10 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a0a:	0409      	lsls	r1, r1, #16
 8002a0c:	6181      	str	r1, [r0, #24]
  }
}
 8002a0e:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 8002a10:	6181      	str	r1, [r0, #24]
 8002a12:	4770      	bx	lr

08002a14 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002a14:	6943      	ldr	r3, [r0, #20]
 8002a16:	ea31 0303 	bics.w	r3, r1, r3
 8002a1a:	d001      	beq.n	8002a20 <HAL_GPIO_TogglePin+0xc>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a1c:	6181      	str	r1, [r0, #24]
  }
}
 8002a1e:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a20:	0409      	lsls	r1, r1, #16
 8002a22:	6181      	str	r1, [r0, #24]
 8002a24:	4770      	bx	lr

08002a26 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a26:	6803      	ldr	r3, [r0, #0]
 8002a28:	695a      	ldr	r2, [r3, #20]
 8002a2a:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002a2e:	d011      	beq.n	8002a54 <I2C_IsAcknowledgeFailed+0x2e>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a30:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a34:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a36:	2300      	movs	r3, #0
 8002a38:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a40:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a44:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002a46:	f042 0204 	orr.w	r2, r2, #4
 8002a4a:	6402      	str	r2, [r0, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a4c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

    return HAL_ERROR;
 8002a50:	2001      	movs	r0, #1
 8002a52:	4770      	bx	lr
  }
  return HAL_OK;
 8002a54:	2000      	movs	r0, #0
}
 8002a56:	4770      	bx	lr

08002a58 <I2C_WaitOnFlagUntilTimeout>:
{
 8002a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a5a:	4606      	mov	r6, r0
 8002a5c:	460c      	mov	r4, r1
 8002a5e:	4617      	mov	r7, r2
 8002a60:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a62:	e022      	b.n	8002aaa <I2C_WaitOnFlagUntilTimeout+0x52>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a64:	f7ff fe7a 	bl	800275c <HAL_GetTick>
 8002a68:	9b06      	ldr	r3, [sp, #24]
 8002a6a:	1ac0      	subs	r0, r0, r3
 8002a6c:	42a8      	cmp	r0, r5
 8002a6e:	d800      	bhi.n	8002a72 <I2C_WaitOnFlagUntilTimeout+0x1a>
 8002a70:	b9dd      	cbnz	r5, 8002aaa <I2C_WaitOnFlagUntilTimeout+0x52>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a72:	2300      	movs	r3, #0
 8002a74:	6333      	str	r3, [r6, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a76:	2220      	movs	r2, #32
 8002a78:	f886 203d 	strb.w	r2, [r6, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a7c:	f886 303e 	strb.w	r3, [r6, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a80:	6c32      	ldr	r2, [r6, #64]	; 0x40
 8002a82:	f042 0220 	orr.w	r2, r2, #32
 8002a86:	6432      	str	r2, [r6, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002a88:	f886 303c 	strb.w	r3, [r6, #60]	; 0x3c
        return HAL_ERROR;
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	e01a      	b.n	8002ac6 <I2C_WaitOnFlagUntilTimeout+0x6e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a90:	6833      	ldr	r3, [r6, #0]
 8002a92:	695b      	ldr	r3, [r3, #20]
 8002a94:	ea24 0303 	bic.w	r3, r4, r3
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	095b      	lsrs	r3, r3, #5
 8002aa0:	429f      	cmp	r7, r3
 8002aa2:	d10f      	bne.n	8002ac4 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 8002aa4:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002aa8:	d1dc      	bne.n	8002a64 <I2C_WaitOnFlagUntilTimeout+0xc>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002aaa:	f3c4 4307 	ubfx	r3, r4, #16, #8
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d0ee      	beq.n	8002a90 <I2C_WaitOnFlagUntilTimeout+0x38>
 8002ab2:	6833      	ldr	r3, [r6, #0]
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	ea24 0303 	bic.w	r3, r4, r3
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	fab3 f383 	clz	r3, r3
 8002ac0:	095b      	lsrs	r3, r3, #5
 8002ac2:	e7ed      	b.n	8002aa0 <I2C_WaitOnFlagUntilTimeout+0x48>
  return HAL_OK;
 8002ac4:	2000      	movs	r0, #0
}
 8002ac6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aca:	4604      	mov	r4, r0
 8002acc:	460d      	mov	r5, r1
 8002ace:	4616      	mov	r6, r2
 8002ad0:	461f      	mov	r7, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ad2:	e03c      	b.n	8002b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ada:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002adc:	6823      	ldr	r3, [r4, #0]
 8002ade:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ae2:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ae8:	2220      	movs	r2, #32
 8002aea:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002af2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002af4:	f042 0204 	orr.w	r2, r2, #4
 8002af8:	6422      	str	r2, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002afa:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      return HAL_ERROR;
 8002afe:	2001      	movs	r0, #1
 8002b00:	e033      	b.n	8002b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b02:	f7ff fe2b 	bl	800275c <HAL_GetTick>
 8002b06:	1bc0      	subs	r0, r0, r7
 8002b08:	42b0      	cmp	r0, r6
 8002b0a:	d800      	bhi.n	8002b0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x46>
 8002b0c:	b9fe      	cbnz	r6, 8002b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b12:	2220      	movs	r2, #32
 8002b14:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b18:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b1c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002b1e:	f042 0220 	orr.w	r2, r2, #32
 8002b22:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002b24:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002b28:	2001      	movs	r0, #1
 8002b2a:	e01e      	b.n	8002b6a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	695b      	ldr	r3, [r3, #20]
 8002b30:	ea25 0303 	bic.w	r3, r5, r3
 8002b34:	b29b      	uxth	r3, r3
 8002b36:	3300      	adds	r3, #0
 8002b38:	bf18      	it	ne
 8002b3a:	2301      	movne	r3, #1
 8002b3c:	b1a3      	cbz	r3, 8002b68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa0>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b3e:	6823      	ldr	r3, [r4, #0]
 8002b40:	695a      	ldr	r2, [r3, #20]
 8002b42:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002b46:	d1c5      	bne.n	8002ad4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc>
    if (Timeout != HAL_MAX_DELAY)
 8002b48:	f1b6 3fff 	cmp.w	r6, #4294967295	; 0xffffffff
 8002b4c:	d1d9      	bne.n	8002b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3a>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b4e:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8002b52:	2b01      	cmp	r3, #1
 8002b54:	d0ea      	beq.n	8002b2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x64>
 8002b56:	6823      	ldr	r3, [r4, #0]
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	ea25 0303 	bic.w	r3, r5, r3
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	3300      	adds	r3, #0
 8002b62:	bf18      	it	ne
 8002b64:	2301      	movne	r3, #1
 8002b66:	e7e9      	b.n	8002b3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x74>
  return HAL_OK;
 8002b68:	2000      	movs	r0, #0
}
 8002b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b6c <I2C_MasterRequestWrite>:
{
 8002b6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	4604      	mov	r4, r0
 8002b72:	460f      	mov	r7, r1
 8002b74:	4615      	mov	r5, r2
 8002b76:	461e      	mov	r6, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b78:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b7a:	2b08      	cmp	r3, #8
 8002b7c:	d00d      	beq.n	8002b9a <I2C_MasterRequestWrite+0x2e>
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d00b      	beq.n	8002b9a <I2C_MasterRequestWrite+0x2e>
 8002b82:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b86:	d008      	beq.n	8002b9a <I2C_MasterRequestWrite+0x2e>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b88:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002b8a:	2b12      	cmp	r3, #18
 8002b8c:	d10a      	bne.n	8002ba4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b8e:	6802      	ldr	r2, [r0, #0]
 8002b90:	6813      	ldr	r3, [r2, #0]
 8002b92:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b96:	6013      	str	r3, [r2, #0]
 8002b98:	e004      	b.n	8002ba4 <I2C_MasterRequestWrite+0x38>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b9a:	6822      	ldr	r2, [r4, #0]
 8002b9c:	6813      	ldr	r3, [r2, #0]
 8002b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ba2:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ba4:	9600      	str	r6, [sp, #0]
 8002ba6:	462b      	mov	r3, r5
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002bae:	4620      	mov	r0, r4
 8002bb0:	f7ff ff52 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8002bb4:	bb18      	cbnz	r0, 8002bfe <I2C_MasterRequestWrite+0x92>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bb6:	6923      	ldr	r3, [r4, #16]
 8002bb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bbc:	d10d      	bne.n	8002bda <I2C_MasterRequestWrite+0x6e>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bbe:	6823      	ldr	r3, [r4, #0]
 8002bc0:	f007 07fe 	and.w	r7, r7, #254	; 0xfe
 8002bc4:	611f      	str	r7, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bc6:	4633      	mov	r3, r6
 8002bc8:	462a      	mov	r2, r5
 8002bca:	4910      	ldr	r1, [pc, #64]	; (8002c0c <I2C_MasterRequestWrite+0xa0>)
 8002bcc:	4620      	mov	r0, r4
 8002bce:	f7ff ff7b 	bl	8002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	b1a0      	cbz	r0, 8002c00 <I2C_MasterRequestWrite+0x94>
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e012      	b.n	8002c00 <I2C_MasterRequestWrite+0x94>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002bda:	11fb      	asrs	r3, r7, #7
 8002bdc:	6822      	ldr	r2, [r4, #0]
 8002bde:	f003 0306 	and.w	r3, r3, #6
 8002be2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002be6:	6113      	str	r3, [r2, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002be8:	4633      	mov	r3, r6
 8002bea:	462a      	mov	r2, r5
 8002bec:	4908      	ldr	r1, [pc, #32]	; (8002c10 <I2C_MasterRequestWrite+0xa4>)
 8002bee:	4620      	mov	r0, r4
 8002bf0:	f7ff ff6a 	bl	8002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bf4:	b938      	cbnz	r0, 8002c06 <I2C_MasterRequestWrite+0x9a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002bf6:	6823      	ldr	r3, [r4, #0]
 8002bf8:	b2ff      	uxtb	r7, r7
 8002bfa:	611f      	str	r7, [r3, #16]
 8002bfc:	e7e3      	b.n	8002bc6 <I2C_MasterRequestWrite+0x5a>
    return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
}
 8002c00:	4618      	mov	r0, r3
 8002c02:	b003      	add	sp, #12
 8002c04:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e7fa      	b.n	8002c00 <I2C_MasterRequestWrite+0x94>
 8002c0a:	bf00      	nop
 8002c0c:	00010002 	.word	0x00010002
 8002c10:	00010008 	.word	0x00010008

08002c14 <I2C_MasterRequestRead>:
{
 8002c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	4604      	mov	r4, r0
 8002c1c:	460d      	mov	r5, r1
 8002c1e:	4616      	mov	r6, r2
 8002c20:	461f      	mov	r7, r3
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c22:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c24:	6801      	ldr	r1, [r0, #0]
 8002c26:	680b      	ldr	r3, [r1, #0]
 8002c28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c2c:	600b      	str	r3, [r1, #0]
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002c2e:	2a08      	cmp	r2, #8
 8002c30:	d00d      	beq.n	8002c4e <I2C_MasterRequestRead+0x3a>
 8002c32:	2a01      	cmp	r2, #1
 8002c34:	d00b      	beq.n	8002c4e <I2C_MasterRequestRead+0x3a>
 8002c36:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002c3a:	d008      	beq.n	8002c4e <I2C_MasterRequestRead+0x3a>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002c3c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002c3e:	2b11      	cmp	r3, #17
 8002c40:	d10a      	bne.n	8002c58 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c42:	6802      	ldr	r2, [r0, #0]
 8002c44:	6813      	ldr	r3, [r2, #0]
 8002c46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	e004      	b.n	8002c58 <I2C_MasterRequestRead+0x44>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c4e:	6822      	ldr	r2, [r4, #0]
 8002c50:	6813      	ldr	r3, [r2, #0]
 8002c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c56:	6013      	str	r3, [r2, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c58:	9700      	str	r7, [sp, #0]
 8002c5a:	4633      	mov	r3, r6
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c62:	4620      	mov	r0, r4
 8002c64:	f7ff fef8 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8002c68:	2800      	cmp	r0, #0
 8002c6a:	d149      	bne.n	8002d00 <I2C_MasterRequestRead+0xec>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002c6c:	6923      	ldr	r3, [r4, #16]
 8002c6e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002c72:	d10f      	bne.n	8002c94 <I2C_MasterRequestRead+0x80>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002c74:	6823      	ldr	r3, [r4, #0]
 8002c76:	f045 0501 	orr.w	r5, r5, #1
 8002c7a:	b2ed      	uxtb	r5, r5
 8002c7c:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c7e:	463b      	mov	r3, r7
 8002c80:	4632      	mov	r2, r6
 8002c82:	4923      	ldr	r1, [pc, #140]	; (8002d10 <I2C_MasterRequestRead+0xfc>)
 8002c84:	4620      	mov	r0, r4
 8002c86:	f7ff ff1f 	bl	8002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	2800      	cmp	r0, #0
 8002c8e:	d038      	beq.n	8002d02 <I2C_MasterRequestRead+0xee>
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e036      	b.n	8002d02 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002c94:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8002c98:	f008 0806 	and.w	r8, r8, #6
 8002c9c:	6823      	ldr	r3, [r4, #0]
 8002c9e:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8002ca2:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	4632      	mov	r2, r6
 8002ca8:	491a      	ldr	r1, [pc, #104]	; (8002d14 <I2C_MasterRequestRead+0x100>)
 8002caa:	4620      	mov	r0, r4
 8002cac:	f7ff ff0c 	bl	8002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cb0:	b108      	cbz	r0, 8002cb6 <I2C_MasterRequestRead+0xa2>
      return HAL_ERROR;
 8002cb2:	2301      	movs	r3, #1
 8002cb4:	e025      	b.n	8002d02 <I2C_MasterRequestRead+0xee>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002cb6:	6823      	ldr	r3, [r4, #0]
 8002cb8:	b2ed      	uxtb	r5, r5
 8002cba:	611d      	str	r5, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cbc:	463b      	mov	r3, r7
 8002cbe:	4632      	mov	r2, r6
 8002cc0:	4913      	ldr	r1, [pc, #76]	; (8002d10 <I2C_MasterRequestRead+0xfc>)
 8002cc2:	4620      	mov	r0, r4
 8002cc4:	f7ff ff00 	bl	8002ac8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cc8:	b108      	cbz	r0, 8002cce <I2C_MasterRequestRead+0xba>
      return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e019      	b.n	8002d02 <I2C_MasterRequestRead+0xee>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cce:	2200      	movs	r2, #0
 8002cd0:	9203      	str	r2, [sp, #12]
 8002cd2:	6823      	ldr	r3, [r4, #0]
 8002cd4:	6959      	ldr	r1, [r3, #20]
 8002cd6:	9103      	str	r1, [sp, #12]
 8002cd8:	6999      	ldr	r1, [r3, #24]
 8002cda:	9103      	str	r1, [sp, #12]
 8002cdc:	9903      	ldr	r1, [sp, #12]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cde:	6819      	ldr	r1, [r3, #0]
 8002ce0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002ce4:	6019      	str	r1, [r3, #0]
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ce6:	9700      	str	r7, [sp, #0]
 8002ce8:	4633      	mov	r3, r6
 8002cea:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002cee:	4620      	mov	r0, r4
 8002cf0:	f7ff feb2 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8002cf4:	b948      	cbnz	r0, 8002d0a <I2C_MasterRequestRead+0xf6>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002cf6:	6822      	ldr	r2, [r4, #0]
 8002cf8:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8002cfc:	6113      	str	r3, [r2, #16]
 8002cfe:	e7be      	b.n	8002c7e <I2C_MasterRequestRead+0x6a>
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	b004      	add	sp, #16
 8002d06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e7f9      	b.n	8002d02 <I2C_MasterRequestRead+0xee>
 8002d0e:	bf00      	nop
 8002d10:	00010002 	.word	0x00010002
 8002d14:	00010008 	.word	0x00010008

08002d18 <I2C_WaitOnTXEFlagUntilTimeout>:
{
 8002d18:	b570      	push	{r4, r5, r6, lr}
 8002d1a:	4604      	mov	r4, r0
 8002d1c:	460d      	mov	r5, r1
 8002d1e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d20:	6823      	ldr	r3, [r4, #0]
 8002d22:	695b      	ldr	r3, [r3, #20]
 8002d24:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002d28:	d11c      	bne.n	8002d64 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f7ff fe7b 	bl	8002a26 <I2C_IsAcknowledgeFailed>
 8002d30:	b9d0      	cbnz	r0, 8002d68 <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002d32:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002d36:	d0f3      	beq.n	8002d20 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d38:	f7ff fd10 	bl	800275c <HAL_GetTick>
 8002d3c:	1b80      	subs	r0, r0, r6
 8002d3e:	42a8      	cmp	r0, r5
 8002d40:	d801      	bhi.n	8002d46 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002d42:	2d00      	cmp	r5, #0
 8002d44:	d1ec      	bne.n	8002d20 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d46:	2300      	movs	r3, #0
 8002d48:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d4a:	2220      	movs	r2, #32
 8002d4c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d50:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d54:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002d56:	f042 0220 	orr.w	r2, r2, #32
 8002d5a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002d5c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002d60:	2001      	movs	r0, #1
 8002d62:	e000      	b.n	8002d66 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002d64:	2000      	movs	r0, #0
}
 8002d66:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002d68:	2001      	movs	r0, #1
 8002d6a:	e7fc      	b.n	8002d66 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>

08002d6c <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8002d6c:	b570      	push	{r4, r5, r6, lr}
 8002d6e:	4604      	mov	r4, r0
 8002d70:	460d      	mov	r5, r1
 8002d72:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002d74:	6823      	ldr	r3, [r4, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	f013 0f04 	tst.w	r3, #4
 8002d7c:	d11c      	bne.n	8002db8 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002d7e:	4620      	mov	r0, r4
 8002d80:	f7ff fe51 	bl	8002a26 <I2C_IsAcknowledgeFailed>
 8002d84:	b9d0      	cbnz	r0, 8002dbc <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002d86:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
 8002d8a:	d0f3      	beq.n	8002d74 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d8c:	f7ff fce6 	bl	800275c <HAL_GetTick>
 8002d90:	1b80      	subs	r0, r0, r6
 8002d92:	42a8      	cmp	r0, r5
 8002d94:	d801      	bhi.n	8002d9a <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002d96:	2d00      	cmp	r5, #0
 8002d98:	d1ec      	bne.n	8002d74 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002d9e:	2220      	movs	r2, #32
 8002da0:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002da4:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002da8:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002daa:	f042 0220 	orr.w	r2, r2, #32
 8002dae:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002db0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002db4:	2001      	movs	r0, #1
 8002db6:	e000      	b.n	8002dba <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002db8:	2000      	movs	r0, #0
}
 8002dba:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002dbc:	2001      	movs	r0, #1
 8002dbe:	e7fc      	b.n	8002dba <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

08002dc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8002dc0:	b570      	push	{r4, r5, r6, lr}
 8002dc2:	4605      	mov	r5, r0
 8002dc4:	460c      	mov	r4, r1
 8002dc6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002dc8:	682b      	ldr	r3, [r5, #0]
 8002dca:	695a      	ldr	r2, [r3, #20]
 8002dcc:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002dd0:	d129      	bne.n	8002e26 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002dd2:	695a      	ldr	r2, [r3, #20]
 8002dd4:	f012 0f10 	tst.w	r2, #16
 8002dd8:	d115      	bne.n	8002e06 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002dda:	f7ff fcbf 	bl	800275c <HAL_GetTick>
 8002dde:	1b80      	subs	r0, r0, r6
 8002de0:	42a0      	cmp	r0, r4
 8002de2:	d801      	bhi.n	8002de8 <I2C_WaitOnRXNEFlagUntilTimeout+0x28>
 8002de4:	2c00      	cmp	r4, #0
 8002de6:	d1ef      	bne.n	8002dc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002de8:	2300      	movs	r3, #0
 8002dea:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002dec:	2220      	movs	r2, #32
 8002dee:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002df2:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002df6:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002df8:	f042 0220 	orr.w	r2, r2, #32
 8002dfc:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002dfe:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8002e02:	2001      	movs	r0, #1
}
 8002e04:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002e06:	f06f 0210 	mvn.w	r2, #16
 8002e0a:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e10:	2220      	movs	r2, #32
 8002e12:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e16:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002e1a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002e1c:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002e1e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8002e22:	2001      	movs	r0, #1
 8002e24:	e7ee      	b.n	8002e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
  return HAL_OK;
 8002e26:	2000      	movs	r0, #0
 8002e28:	e7ec      	b.n	8002e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x44>
	...

08002e2c <HAL_I2C_Init>:
  if (hi2c == NULL)
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	f000 80be 	beq.w	8002fae <HAL_I2C_Init+0x182>
{
 8002e32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e34:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e36:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d06b      	beq.n	8002f16 <HAL_I2C_Init+0xea>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e3e:	2324      	movs	r3, #36	; 0x24
 8002e40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002e44:	6822      	ldr	r2, [r4, #0]
 8002e46:	6813      	ldr	r3, [r2, #0]
 8002e48:	f023 0301 	bic.w	r3, r3, #1
 8002e4c:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e4e:	f000 fe8b 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e52:	6862      	ldr	r2, [r4, #4]
 8002e54:	4b58      	ldr	r3, [pc, #352]	; (8002fb8 <HAL_I2C_Init+0x18c>)
 8002e56:	429a      	cmp	r2, r3
 8002e58:	d862      	bhi.n	8002f20 <HAL_I2C_Init+0xf4>
 8002e5a:	4b58      	ldr	r3, [pc, #352]	; (8002fbc <HAL_I2C_Init+0x190>)
 8002e5c:	4298      	cmp	r0, r3
 8002e5e:	bf8c      	ite	hi
 8002e60:	2300      	movhi	r3, #0
 8002e62:	2301      	movls	r3, #1
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	f040 80a4 	bne.w	8002fb2 <HAL_I2C_Init+0x186>
  freqrange = I2C_FREQRANGE(pclk1);
 8002e6a:	4b55      	ldr	r3, [pc, #340]	; (8002fc0 <HAL_I2C_Init+0x194>)
 8002e6c:	fba3 2300 	umull	r2, r3, r3, r0
 8002e70:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e72:	6821      	ldr	r1, [r4, #0]
 8002e74:	684a      	ldr	r2, [r1, #4]
 8002e76:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	604a      	str	r2, [r1, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e7e:	6825      	ldr	r5, [r4, #0]
 8002e80:	6a2a      	ldr	r2, [r5, #32]
 8002e82:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002e86:	6866      	ldr	r6, [r4, #4]
 8002e88:	494b      	ldr	r1, [pc, #300]	; (8002fb8 <HAL_I2C_Init+0x18c>)
 8002e8a:	428e      	cmp	r6, r1
 8002e8c:	d84e      	bhi.n	8002f2c <HAL_I2C_Init+0x100>
 8002e8e:	3301      	adds	r3, #1
 8002e90:	4313      	orrs	r3, r2
 8002e92:	622b      	str	r3, [r5, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e94:	6825      	ldr	r5, [r4, #0]
 8002e96:	69e9      	ldr	r1, [r5, #28]
 8002e98:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002e9c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002ea0:	6863      	ldr	r3, [r4, #4]
 8002ea2:	4a45      	ldr	r2, [pc, #276]	; (8002fb8 <HAL_I2C_Init+0x18c>)
 8002ea4:	4293      	cmp	r3, r2
 8002ea6:	d84b      	bhi.n	8002f40 <HAL_I2C_Init+0x114>
 8002ea8:	3801      	subs	r0, #1
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	bf38      	it	cc
 8002eba:	2304      	movcc	r3, #4
 8002ebc:	430b      	orrs	r3, r1
 8002ebe:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ec0:	6821      	ldr	r1, [r4, #0]
 8002ec2:	680b      	ldr	r3, [r1, #0]
 8002ec4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002ec8:	69e2      	ldr	r2, [r4, #28]
 8002eca:	6a20      	ldr	r0, [r4, #32]
 8002ecc:	4302      	orrs	r2, r0
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ed2:	6821      	ldr	r1, [r4, #0]
 8002ed4:	688b      	ldr	r3, [r1, #8]
 8002ed6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002eda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ede:	6922      	ldr	r2, [r4, #16]
 8002ee0:	68e0      	ldr	r0, [r4, #12]
 8002ee2:	4302      	orrs	r2, r0
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ee8:	6821      	ldr	r1, [r4, #0]
 8002eea:	68cb      	ldr	r3, [r1, #12]
 8002eec:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ef0:	6962      	ldr	r2, [r4, #20]
 8002ef2:	69a0      	ldr	r0, [r4, #24]
 8002ef4:	4302      	orrs	r2, r0
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002efa:	6822      	ldr	r2, [r4, #0]
 8002efc:	6813      	ldr	r3, [r2, #0]
 8002efe:	f043 0301 	orr.w	r3, r3, #1
 8002f02:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f04:	2000      	movs	r0, #0
 8002f06:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f08:	2320      	movs	r3, #32
 8002f0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f0e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f10:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 8002f14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002f16:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002f1a:	f001 ff2d 	bl	8004d78 <HAL_I2C_MspInit>
 8002f1e:	e78e      	b.n	8002e3e <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f20:	4b28      	ldr	r3, [pc, #160]	; (8002fc4 <HAL_I2C_Init+0x198>)
 8002f22:	4298      	cmp	r0, r3
 8002f24:	bf8c      	ite	hi
 8002f26:	2300      	movhi	r3, #0
 8002f28:	2301      	movls	r3, #1
 8002f2a:	e79b      	b.n	8002e64 <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f2c:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002f30:	fb01 f303 	mul.w	r3, r1, r3
 8002f34:	4924      	ldr	r1, [pc, #144]	; (8002fc8 <HAL_I2C_Init+0x19c>)
 8002f36:	fba1 1303 	umull	r1, r3, r1, r3
 8002f3a:	099b      	lsrs	r3, r3, #6
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	e7a7      	b.n	8002e90 <HAL_I2C_Init+0x64>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f40:	68a2      	ldr	r2, [r4, #8]
 8002f42:	b9ba      	cbnz	r2, 8002f74 <HAL_I2C_Init+0x148>
 8002f44:	1e46      	subs	r6, r0, #1
 8002f46:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 8002f4a:	fbb6 f6f7 	udiv	r6, r6, r7
 8002f4e:	3601      	adds	r6, #1
 8002f50:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8002f54:	fab6 f686 	clz	r6, r6
 8002f58:	0976      	lsrs	r6, r6, #5
 8002f5a:	bb36      	cbnz	r6, 8002faa <HAL_I2C_Init+0x17e>
 8002f5c:	b9c2      	cbnz	r2, 8002f90 <HAL_I2C_Init+0x164>
 8002f5e:	3801      	subs	r0, #1
 8002f60:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002f64:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f68:	3301      	adds	r3, #1
 8002f6a:	f3c3 020b 	ubfx	r2, r3, #0, #12
 8002f6e:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 8002f72:	e7a3      	b.n	8002ebc <HAL_I2C_Init+0x90>
 8002f74:	1e46      	subs	r6, r0, #1
 8002f76:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 8002f7a:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8002f7e:	fbb6 f6f7 	udiv	r6, r6, r7
 8002f82:	3601      	adds	r6, #1
 8002f84:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8002f88:	fab6 f686 	clz	r6, r6
 8002f8c:	0976      	lsrs	r6, r6, #5
 8002f8e:	e7e4      	b.n	8002f5a <HAL_I2C_Init+0x12e>
 8002f90:	3801      	subs	r0, #1
 8002f92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f96:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f9a:	fbb0 f2f3 	udiv	r2, r0, r3
 8002f9e:	3201      	adds	r2, #1
 8002fa0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8002fa4:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 8002fa8:	e788      	b.n	8002ebc <HAL_I2C_Init+0x90>
 8002faa:	2301      	movs	r3, #1
 8002fac:	e786      	b.n	8002ebc <HAL_I2C_Init+0x90>
    return HAL_ERROR;
 8002fae:	2001      	movs	r0, #1
}
 8002fb0:	4770      	bx	lr
    return HAL_ERROR;
 8002fb2:	2001      	movs	r0, #1
 8002fb4:	e7ae      	b.n	8002f14 <HAL_I2C_Init+0xe8>
 8002fb6:	bf00      	nop
 8002fb8:	000186a0 	.word	0x000186a0
 8002fbc:	001e847f 	.word	0x001e847f
 8002fc0:	431bde83 	.word	0x431bde83
 8002fc4:	003d08ff 	.word	0x003d08ff
 8002fc8:	10624dd3 	.word	0x10624dd3

08002fcc <HAL_I2C_Master_Transmit>:
{
 8002fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd0:	b084      	sub	sp, #16
 8002fd2:	4604      	mov	r4, r0
 8002fd4:	460e      	mov	r6, r1
 8002fd6:	4690      	mov	r8, r2
 8002fd8:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 8002fda:	f7ff fbbf 	bl	800275c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fde:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	2b20      	cmp	r3, #32
 8002fe6:	d004      	beq.n	8002ff2 <HAL_I2C_Master_Transmit+0x26>
    return HAL_BUSY;
 8002fe8:	2602      	movs	r6, #2
}
 8002fea:	4630      	mov	r0, r6
 8002fec:	b004      	add	sp, #16
 8002fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ff2:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ff4:	9000      	str	r0, [sp, #0]
 8002ff6:	2319      	movs	r3, #25
 8002ff8:	2201      	movs	r2, #1
 8002ffa:	494f      	ldr	r1, [pc, #316]	; (8003138 <HAL_I2C_Master_Transmit+0x16c>)
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	f7ff fd2b 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003002:	2800      	cmp	r0, #0
 8003004:	f040 8091 	bne.w	800312a <HAL_I2C_Master_Transmit+0x15e>
    __HAL_LOCK(hi2c);
 8003008:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800300c:	2b01      	cmp	r3, #1
 800300e:	f000 808e 	beq.w	800312e <HAL_I2C_Master_Transmit+0x162>
 8003012:	2301      	movs	r3, #1
 8003014:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	681a      	ldr	r2, [r3, #0]
 800301c:	f012 0f01 	tst.w	r2, #1
 8003020:	d103      	bne.n	800302a <HAL_I2C_Master_Transmit+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	f042 0201 	orr.w	r2, r2, #1
 8003028:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800302a:	6822      	ldr	r2, [r4, #0]
 800302c:	6813      	ldr	r3, [r2, #0]
 800302e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003032:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003034:	2321      	movs	r3, #33	; 0x21
 8003036:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800303a:	2310      	movs	r3, #16
 800303c:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003040:	2300      	movs	r3, #0
 8003042:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8003044:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003048:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800304a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800304c:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800304e:	4b3b      	ldr	r3, [pc, #236]	; (800313c <HAL_I2C_Master_Transmit+0x170>)
 8003050:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003052:	462b      	mov	r3, r5
 8003054:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003056:	4631      	mov	r1, r6
 8003058:	4620      	mov	r0, r4
 800305a:	f7ff fd87 	bl	8002b6c <I2C_MasterRequestWrite>
 800305e:	4606      	mov	r6, r0
 8003060:	2800      	cmp	r0, #0
 8003062:	d166      	bne.n	8003132 <HAL_I2C_Master_Transmit+0x166>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003064:	2300      	movs	r3, #0
 8003066:	9303      	str	r3, [sp, #12]
 8003068:	6823      	ldr	r3, [r4, #0]
 800306a:	695a      	ldr	r2, [r3, #20]
 800306c:	9203      	str	r2, [sp, #12]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	9303      	str	r3, [sp, #12]
 8003072:	9b03      	ldr	r3, [sp, #12]
    while (hi2c->XferSize > 0U)
 8003074:	e012      	b.n	800309c <HAL_I2C_Master_Transmit+0xd0>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003076:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003078:	2b04      	cmp	r3, #4
 800307a:	d001      	beq.n	8003080 <HAL_I2C_Master_Transmit+0xb4>
        return HAL_ERROR;
 800307c:	2601      	movs	r6, #1
 800307e:	e7b4      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003080:	6822      	ldr	r2, [r4, #0]
 8003082:	6813      	ldr	r3, [r2, #0]
 8003084:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003088:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 800308a:	2601      	movs	r6, #1
 800308c:	e7ad      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800308e:	462a      	mov	r2, r5
 8003090:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003092:	4620      	mov	r0, r4
 8003094:	f7ff fe6a 	bl	8002d6c <I2C_WaitOnBTFFlagUntilTimeout>
 8003098:	2800      	cmp	r0, #0
 800309a:	d12c      	bne.n	80030f6 <HAL_I2C_Master_Transmit+0x12a>
    while (hi2c->XferSize > 0U)
 800309c:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d035      	beq.n	800310e <HAL_I2C_Master_Transmit+0x142>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a2:	462a      	mov	r2, r5
 80030a4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80030a6:	4620      	mov	r0, r4
 80030a8:	f7ff fe36 	bl	8002d18 <I2C_WaitOnTXEFlagUntilTimeout>
 80030ac:	2800      	cmp	r0, #0
 80030ae:	d1e2      	bne.n	8003076 <HAL_I2C_Master_Transmit+0xaa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030b0:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80030b2:	6823      	ldr	r3, [r4, #0]
 80030b4:	7812      	ldrb	r2, [r2, #0]
 80030b6:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80030b8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80030ba:	1c4b      	adds	r3, r1, #1
 80030bc:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80030be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80030c0:	3b01      	subs	r3, #1
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 80030c6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80030c8:	3b01      	subs	r3, #1
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030ce:	6822      	ldr	r2, [r4, #0]
 80030d0:	6950      	ldr	r0, [r2, #20]
 80030d2:	f010 0f04 	tst.w	r0, #4
 80030d6:	d0da      	beq.n	800308e <HAL_I2C_Master_Transmit+0xc2>
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d0d8      	beq.n	800308e <HAL_I2C_Master_Transmit+0xc2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030dc:	784b      	ldrb	r3, [r1, #1]
 80030de:	6113      	str	r3, [r2, #16]
        hi2c->pBuffPtr++;
 80030e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030e2:	3301      	adds	r3, #1
 80030e4:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80030e6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80030e8:	3b01      	subs	r3, #1
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 80030ee:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80030f0:	3b01      	subs	r3, #1
 80030f2:	8523      	strh	r3, [r4, #40]	; 0x28
 80030f4:	e7cb      	b.n	800308e <HAL_I2C_Master_Transmit+0xc2>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d001      	beq.n	8003100 <HAL_I2C_Master_Transmit+0x134>
        return HAL_ERROR;
 80030fc:	2601      	movs	r6, #1
 80030fe:	e774      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003100:	6822      	ldr	r2, [r4, #0]
 8003102:	6813      	ldr	r3, [r2, #0]
 8003104:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003108:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 800310a:	2601      	movs	r6, #1
 800310c:	e76d      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800310e:	6822      	ldr	r2, [r4, #0]
 8003110:	6813      	ldr	r3, [r2, #0]
 8003112:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003116:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003118:	2320      	movs	r3, #32
 800311a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800311e:	2300      	movs	r3, #0
 8003120:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8003124:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8003128:	e75f      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
      return HAL_BUSY;
 800312a:	2602      	movs	r6, #2
 800312c:	e75d      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
    __HAL_LOCK(hi2c);
 800312e:	2602      	movs	r6, #2
 8003130:	e75b      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
      return HAL_ERROR;
 8003132:	2601      	movs	r6, #1
 8003134:	e759      	b.n	8002fea <HAL_I2C_Master_Transmit+0x1e>
 8003136:	bf00      	nop
 8003138:	00100002 	.word	0x00100002
 800313c:	ffff0000 	.word	0xffff0000

08003140 <HAL_I2C_Master_Receive>:
{
 8003140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003144:	b086      	sub	sp, #24
 8003146:	4604      	mov	r4, r0
 8003148:	460e      	mov	r6, r1
 800314a:	4690      	mov	r8, r2
 800314c:	461f      	mov	r7, r3
  uint32_t tickstart = HAL_GetTick();
 800314e:	f7ff fb05 	bl	800275c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003152:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003156:	b2db      	uxtb	r3, r3
 8003158:	2b20      	cmp	r3, #32
 800315a:	d004      	beq.n	8003166 <HAL_I2C_Master_Receive+0x26>
    return HAL_BUSY;
 800315c:	2602      	movs	r6, #2
}
 800315e:	4630      	mov	r0, r6
 8003160:	b006      	add	sp, #24
 8003162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003166:	4605      	mov	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003168:	9000      	str	r0, [sp, #0]
 800316a:	2319      	movs	r3, #25
 800316c:	2201      	movs	r2, #1
 800316e:	499e      	ldr	r1, [pc, #632]	; (80033e8 <HAL_I2C_Master_Receive+0x2a8>)
 8003170:	4620      	mov	r0, r4
 8003172:	f7ff fc71 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003176:	2800      	cmp	r0, #0
 8003178:	f040 8134 	bne.w	80033e4 <HAL_I2C_Master_Receive+0x2a4>
    __HAL_LOCK(hi2c);
 800317c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003180:	2b01      	cmp	r3, #1
 8003182:	f000 8137 	beq.w	80033f4 <HAL_I2C_Master_Receive+0x2b4>
 8003186:	2301      	movs	r3, #1
 8003188:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	681a      	ldr	r2, [r3, #0]
 8003190:	f012 0f01 	tst.w	r2, #1
 8003194:	d103      	bne.n	800319e <HAL_I2C_Master_Receive+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003196:	681a      	ldr	r2, [r3, #0]
 8003198:	f042 0201 	orr.w	r2, r2, #1
 800319c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800319e:	6822      	ldr	r2, [r4, #0]
 80031a0:	6813      	ldr	r3, [r2, #0]
 80031a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80031a6:	6013      	str	r3, [r2, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80031a8:	2322      	movs	r3, #34	; 0x22
 80031aa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ae:	2310      	movs	r3, #16
 80031b0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80031b8:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031bc:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031be:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80031c0:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031c2:	4b8a      	ldr	r3, [pc, #552]	; (80033ec <HAL_I2C_Master_Receive+0x2ac>)
 80031c4:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031c6:	462b      	mov	r3, r5
 80031c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80031ca:	4631      	mov	r1, r6
 80031cc:	4620      	mov	r0, r4
 80031ce:	f7ff fd21 	bl	8002c14 <I2C_MasterRequestRead>
 80031d2:	4606      	mov	r6, r0
 80031d4:	2800      	cmp	r0, #0
 80031d6:	f040 810f 	bne.w	80033f8 <HAL_I2C_Master_Receive+0x2b8>
    if (hi2c->XferSize == 0U)
 80031da:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80031dc:	b95b      	cbnz	r3, 80031f6 <HAL_I2C_Master_Receive+0xb6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031de:	9302      	str	r3, [sp, #8]
 80031e0:	6823      	ldr	r3, [r4, #0]
 80031e2:	695a      	ldr	r2, [r3, #20]
 80031e4:	9202      	str	r2, [sp, #8]
 80031e6:	699a      	ldr	r2, [r3, #24]
 80031e8:	9202      	str	r2, [sp, #8]
 80031ea:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	e077      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
    else if (hi2c->XferSize == 1U)
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d00f      	beq.n	800321a <HAL_I2C_Master_Receive+0xda>
    else if (hi2c->XferSize == 2U)
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d01f      	beq.n	800323e <HAL_I2C_Master_Receive+0xfe>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003206:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003208:	2300      	movs	r3, #0
 800320a:	9305      	str	r3, [sp, #20]
 800320c:	6823      	ldr	r3, [r4, #0]
 800320e:	695a      	ldr	r2, [r3, #20]
 8003210:	9205      	str	r2, [sp, #20]
 8003212:	699b      	ldr	r3, [r3, #24]
 8003214:	9305      	str	r3, [sp, #20]
 8003216:	9b05      	ldr	r3, [sp, #20]
 8003218:	e065      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800321a:	6822      	ldr	r2, [r4, #0]
 800321c:	6813      	ldr	r3, [r2, #0]
 800321e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003222:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003224:	2300      	movs	r3, #0
 8003226:	9303      	str	r3, [sp, #12]
 8003228:	6823      	ldr	r3, [r4, #0]
 800322a:	695a      	ldr	r2, [r3, #20]
 800322c:	9203      	str	r2, [sp, #12]
 800322e:	699a      	ldr	r2, [r3, #24]
 8003230:	9203      	str	r2, [sp, #12]
 8003232:	9a03      	ldr	r2, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800323a:	601a      	str	r2, [r3, #0]
 800323c:	e053      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323e:	6822      	ldr	r2, [r4, #0]
 8003240:	6813      	ldr	r3, [r2, #0]
 8003242:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003246:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003248:	6822      	ldr	r2, [r4, #0]
 800324a:	6813      	ldr	r3, [r2, #0]
 800324c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003250:	6013      	str	r3, [r2, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003252:	2300      	movs	r3, #0
 8003254:	9304      	str	r3, [sp, #16]
 8003256:	6823      	ldr	r3, [r4, #0]
 8003258:	695a      	ldr	r2, [r3, #20]
 800325a:	9204      	str	r2, [sp, #16]
 800325c:	699b      	ldr	r3, [r3, #24]
 800325e:	9304      	str	r3, [sp, #16]
 8003260:	9b04      	ldr	r3, [sp, #16]
 8003262:	e040      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003264:	462a      	mov	r2, r5
 8003266:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003268:	4620      	mov	r0, r4
 800326a:	f7ff fda9 	bl	8002dc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800326e:	2800      	cmp	r0, #0
 8003270:	f040 80c4 	bne.w	80033fc <HAL_I2C_Master_Receive+0x2bc>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003274:	6823      	ldr	r3, [r4, #0]
 8003276:	691a      	ldr	r2, [r3, #16]
 8003278:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800327a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800327c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800327e:	3301      	adds	r3, #1
 8003280:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003282:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003284:	3b01      	subs	r3, #1
 8003286:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003288:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800328a:	3b01      	subs	r3, #1
 800328c:	b29b      	uxth	r3, r3
 800328e:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003290:	e029      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003292:	9500      	str	r5, [sp, #0]
 8003294:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003296:	2200      	movs	r2, #0
 8003298:	4955      	ldr	r1, [pc, #340]	; (80033f0 <HAL_I2C_Master_Receive+0x2b0>)
 800329a:	4620      	mov	r0, r4
 800329c:	f7ff fbdc 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 80032a0:	2800      	cmp	r0, #0
 80032a2:	f040 80ad 	bne.w	8003400 <HAL_I2C_Master_Receive+0x2c0>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a6:	6822      	ldr	r2, [r4, #0]
 80032a8:	6813      	ldr	r3, [r2, #0]
 80032aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80032ae:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032b0:	6823      	ldr	r3, [r4, #0]
 80032b2:	691a      	ldr	r2, [r3, #16]
 80032b4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032b6:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 80032b8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80032ba:	1c53      	adds	r3, r2, #1
 80032bc:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80032be:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032c0:	3b01      	subs	r3, #1
 80032c2:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80032c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032c6:	3b01      	subs	r3, #1
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032cc:	6823      	ldr	r3, [r4, #0]
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80032d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032d4:	3301      	adds	r3, #1
 80032d6:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80032d8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032da:	3b01      	subs	r3, #1
 80032dc:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80032de:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80032e0:	3b01      	subs	r3, #1
 80032e2:	b29b      	uxth	r3, r3
 80032e4:	8563      	strh	r3, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80032e6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d072      	beq.n	80033d2 <HAL_I2C_Master_Receive+0x292>
      if (hi2c->XferSize <= 3U)
 80032ec:	2b03      	cmp	r3, #3
 80032ee:	d849      	bhi.n	8003384 <HAL_I2C_Master_Receive+0x244>
        if (hi2c->XferSize == 1U)
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d0b7      	beq.n	8003264 <HAL_I2C_Master_Receive+0x124>
        else if (hi2c->XferSize == 2U)
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d0cc      	beq.n	8003292 <HAL_I2C_Master_Receive+0x152>
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032f8:	9500      	str	r5, [sp, #0]
 80032fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80032fc:	2200      	movs	r2, #0
 80032fe:	493c      	ldr	r1, [pc, #240]	; (80033f0 <HAL_I2C_Master_Receive+0x2b0>)
 8003300:	4620      	mov	r0, r4
 8003302:	f7ff fba9 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003306:	2800      	cmp	r0, #0
 8003308:	d17c      	bne.n	8003404 <HAL_I2C_Master_Receive+0x2c4>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800330a:	6822      	ldr	r2, [r4, #0]
 800330c:	6813      	ldr	r3, [r2, #0]
 800330e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003312:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003314:	6823      	ldr	r3, [r4, #0]
 8003316:	691a      	ldr	r2, [r3, #16]
 8003318:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800331a:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 800331c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800331e:	3301      	adds	r3, #1
 8003320:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003322:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003324:	3b01      	subs	r3, #1
 8003326:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003328:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800332a:	3b01      	subs	r3, #1
 800332c:	b29b      	uxth	r3, r3
 800332e:	8563      	strh	r3, [r4, #42]	; 0x2a
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003330:	9500      	str	r5, [sp, #0]
 8003332:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003334:	2200      	movs	r2, #0
 8003336:	492e      	ldr	r1, [pc, #184]	; (80033f0 <HAL_I2C_Master_Receive+0x2b0>)
 8003338:	4620      	mov	r0, r4
 800333a:	f7ff fb8d 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 800333e:	2800      	cmp	r0, #0
 8003340:	d162      	bne.n	8003408 <HAL_I2C_Master_Receive+0x2c8>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003342:	6822      	ldr	r2, [r4, #0]
 8003344:	6813      	ldr	r3, [r2, #0]
 8003346:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800334a:	6013      	str	r3, [r2, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800334c:	6823      	ldr	r3, [r4, #0]
 800334e:	691a      	ldr	r2, [r3, #16]
 8003350:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003352:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003354:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8003356:	1c53      	adds	r3, r2, #1
 8003358:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800335a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800335c:	3b01      	subs	r3, #1
 800335e:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8003360:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003362:	3b01      	subs	r3, #1
 8003364:	b29b      	uxth	r3, r3
 8003366:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003368:	6823      	ldr	r3, [r4, #0]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 800336e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003370:	3301      	adds	r3, #1
 8003372:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8003374:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8003376:	3b01      	subs	r3, #1
 8003378:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800337a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800337c:	3b01      	subs	r3, #1
 800337e:	b29b      	uxth	r3, r3
 8003380:	8563      	strh	r3, [r4, #42]	; 0x2a
 8003382:	e7b0      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003384:	462a      	mov	r2, r5
 8003386:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003388:	4620      	mov	r0, r4
 800338a:	f7ff fd19 	bl	8002dc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 800338e:	2800      	cmp	r0, #0
 8003390:	d13c      	bne.n	800340c <HAL_I2C_Master_Receive+0x2cc>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003392:	6823      	ldr	r3, [r4, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003398:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800339a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800339c:	1c53      	adds	r3, r2, #1
 800339e:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 80033a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80033a2:	3b01      	subs	r3, #1
 80033a4:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 80033a6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033ae:	6823      	ldr	r3, [r4, #0]
 80033b0:	6959      	ldr	r1, [r3, #20]
 80033b2:	f011 0f04 	tst.w	r1, #4
 80033b6:	d096      	beq.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033b8:	691b      	ldr	r3, [r3, #16]
 80033ba:	7053      	strb	r3, [r2, #1]
          hi2c->pBuffPtr++;
 80033bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033be:	3301      	adds	r3, #1
 80033c0:	6263      	str	r3, [r4, #36]	; 0x24
          hi2c->XferSize--;
 80033c2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80033c4:	3b01      	subs	r3, #1
 80033c6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 80033c8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033ca:	3b01      	subs	r3, #1
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	8563      	strh	r3, [r4, #42]	; 0x2a
 80033d0:	e789      	b.n	80032e6 <HAL_I2C_Master_Receive+0x1a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80033d2:	2320      	movs	r3, #32
 80033d4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033d8:	2300      	movs	r3, #0
 80033da:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80033de:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80033e2:	e6bc      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
      return HAL_BUSY;
 80033e4:	2602      	movs	r6, #2
 80033e6:	e6ba      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
 80033e8:	00100002 	.word	0x00100002
 80033ec:	ffff0000 	.word	0xffff0000
 80033f0:	00010004 	.word	0x00010004
    __HAL_LOCK(hi2c);
 80033f4:	2602      	movs	r6, #2
 80033f6:	e6b2      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
      return HAL_ERROR;
 80033f8:	2601      	movs	r6, #1
 80033fa:	e6b0      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 80033fc:	2601      	movs	r6, #1
 80033fe:	e6ae      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003400:	2601      	movs	r6, #1
 8003402:	e6ac      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003404:	2601      	movs	r6, #1
 8003406:	e6aa      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
            return HAL_ERROR;
 8003408:	2601      	movs	r6, #1
 800340a:	e6a8      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>
          return HAL_ERROR;
 800340c:	2601      	movs	r6, #1
 800340e:	e6a6      	b.n	800315e <HAL_I2C_Master_Receive+0x1e>

08003410 <HAL_I2C_IsDeviceReady>:
{
 8003410:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003414:	b085      	sub	sp, #20
 8003416:	4604      	mov	r4, r0
 8003418:	4688      	mov	r8, r1
 800341a:	4691      	mov	r9, r2
 800341c:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800341e:	f7ff f99d 	bl	800275c <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003422:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8003426:	b2db      	uxtb	r3, r3
 8003428:	2b20      	cmp	r3, #32
 800342a:	d004      	beq.n	8003436 <HAL_I2C_IsDeviceReady+0x26>
    return HAL_BUSY;
 800342c:	2302      	movs	r3, #2
}
 800342e:	4618      	mov	r0, r3
 8003430:	b005      	add	sp, #20
 8003432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003436:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003438:	9000      	str	r0, [sp, #0]
 800343a:	2319      	movs	r3, #25
 800343c:	2201      	movs	r2, #1
 800343e:	4954      	ldr	r1, [pc, #336]	; (8003590 <HAL_I2C_IsDeviceReady+0x180>)
 8003440:	4620      	mov	r0, r4
 8003442:	f7ff fb09 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003446:	2800      	cmp	r0, #0
 8003448:	f040 8097 	bne.w	800357a <HAL_I2C_IsDeviceReady+0x16a>
    __HAL_LOCK(hi2c);
 800344c:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003450:	2b01      	cmp	r3, #1
 8003452:	f000 8094 	beq.w	800357e <HAL_I2C_IsDeviceReady+0x16e>
 8003456:	2301      	movs	r3, #1
 8003458:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800345c:	6823      	ldr	r3, [r4, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	f012 0f01 	tst.w	r2, #1
 8003464:	d103      	bne.n	800346e <HAL_I2C_IsDeviceReady+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	f042 0201 	orr.w	r2, r2, #1
 800346c:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800346e:	6822      	ldr	r2, [r4, #0]
 8003470:	6813      	ldr	r3, [r2, #0]
 8003472:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003476:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003478:	2324      	movs	r3, #36	; 0x24
 800347a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800347e:	2300      	movs	r3, #0
 8003480:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003482:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8003486:	62e3      	str	r3, [r4, #44]	; 0x2c
  uint32_t I2C_Trials = 1U;
 8003488:	2701      	movs	r7, #1
 800348a:	e034      	b.n	80034f6 <HAL_I2C_IsDeviceReady+0xe6>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800348c:	23a0      	movs	r3, #160	; 0xa0
 800348e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003492:	6823      	ldr	r3, [r4, #0]
 8003494:	695a      	ldr	r2, [r3, #20]
 8003496:	f3c2 0240 	ubfx	r2, r2, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800349a:	6959      	ldr	r1, [r3, #20]
 800349c:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80034a0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80034a4:	b2db      	uxtb	r3, r3
 80034a6:	2ba0      	cmp	r3, #160	; 0xa0
 80034a8:	d009      	beq.n	80034be <HAL_I2C_IsDeviceReady+0xae>
 80034aa:	b942      	cbnz	r2, 80034be <HAL_I2C_IsDeviceReady+0xae>
 80034ac:	b939      	cbnz	r1, 80034be <HAL_I2C_IsDeviceReady+0xae>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034ae:	f7ff f955 	bl	800275c <HAL_GetTick>
 80034b2:	1b80      	subs	r0, r0, r6
 80034b4:	42a8      	cmp	r0, r5
 80034b6:	d8e9      	bhi.n	800348c <HAL_I2C_IsDeviceReady+0x7c>
 80034b8:	2d00      	cmp	r5, #0
 80034ba:	d1ea      	bne.n	8003492 <HAL_I2C_IsDeviceReady+0x82>
 80034bc:	e7e6      	b.n	800348c <HAL_I2C_IsDeviceReady+0x7c>
      hi2c->State = HAL_I2C_STATE_READY;
 80034be:	2320      	movs	r3, #32
 80034c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80034c4:	6823      	ldr	r3, [r4, #0]
 80034c6:	695a      	ldr	r2, [r3, #20]
 80034c8:	f012 0f02 	tst.w	r2, #2
 80034cc:	d131      	bne.n	8003532 <HAL_I2C_IsDeviceReady+0x122>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034d4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034d6:	6823      	ldr	r3, [r4, #0]
 80034d8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80034dc:	615a      	str	r2, [r3, #20]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80034de:	9600      	str	r6, [sp, #0]
 80034e0:	2319      	movs	r3, #25
 80034e2:	2201      	movs	r2, #1
 80034e4:	492a      	ldr	r1, [pc, #168]	; (8003590 <HAL_I2C_IsDeviceReady+0x180>)
 80034e6:	4620      	mov	r0, r4
 80034e8:	f7ff fab6 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 80034ec:	2800      	cmp	r0, #0
 80034ee:	d14c      	bne.n	800358a <HAL_I2C_IsDeviceReady+0x17a>
      I2C_Trials++;
 80034f0:	3701      	adds	r7, #1
    while (I2C_Trials < Trials);
 80034f2:	454f      	cmp	r7, r9
 80034f4:	d239      	bcs.n	800356a <HAL_I2C_IsDeviceReady+0x15a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034f6:	6822      	ldr	r2, [r4, #0]
 80034f8:	6813      	ldr	r3, [r2, #0]
 80034fa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034fe:	6013      	str	r3, [r2, #0]
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003500:	9600      	str	r6, [sp, #0]
 8003502:	462b      	mov	r3, r5
 8003504:	2200      	movs	r2, #0
 8003506:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800350a:	4620      	mov	r0, r4
 800350c:	f7ff faa4 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003510:	2800      	cmp	r0, #0
 8003512:	d136      	bne.n	8003582 <HAL_I2C_IsDeviceReady+0x172>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	f008 02fe 	and.w	r2, r8, #254	; 0xfe
 800351a:	611a      	str	r2, [r3, #16]
      tickstart = HAL_GetTick();
 800351c:	f7ff f91e 	bl	800275c <HAL_GetTick>
 8003520:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	695a      	ldr	r2, [r3, #20]
 8003526:	f3c2 0240 	ubfx	r2, r2, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800352a:	6959      	ldr	r1, [r3, #20]
 800352c:	f3c1 2180 	ubfx	r1, r1, #10, #1
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003530:	e7b6      	b.n	80034a0 <HAL_I2C_IsDeviceReady+0x90>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003538:	601a      	str	r2, [r3, #0]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800353a:	2300      	movs	r3, #0
 800353c:	9303      	str	r3, [sp, #12]
 800353e:	6823      	ldr	r3, [r4, #0]
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	9203      	str	r2, [sp, #12]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	9303      	str	r3, [sp, #12]
 8003548:	9b03      	ldr	r3, [sp, #12]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800354a:	9600      	str	r6, [sp, #0]
 800354c:	2319      	movs	r3, #25
 800354e:	2201      	movs	r2, #1
 8003550:	490f      	ldr	r1, [pc, #60]	; (8003590 <HAL_I2C_IsDeviceReady+0x180>)
 8003552:	4620      	mov	r0, r4
 8003554:	f7ff fa80 	bl	8002a58 <I2C_WaitOnFlagUntilTimeout>
 8003558:	4603      	mov	r3, r0
 800355a:	b9a0      	cbnz	r0, 8003586 <HAL_I2C_IsDeviceReady+0x176>
        hi2c->State = HAL_I2C_STATE_READY;
 800355c:	2220      	movs	r2, #32
 800355e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8003562:	2200      	movs	r2, #0
 8003564:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        return HAL_OK;
 8003568:	e761      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
    hi2c->State = HAL_I2C_STATE_READY;
 800356a:	2320      	movs	r3, #32
 800356c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8003570:	2300      	movs	r3, #0
 8003572:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e759      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
      return HAL_BUSY;
 800357a:	2302      	movs	r3, #2
 800357c:	e757      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
    __HAL_LOCK(hi2c);
 800357e:	2302      	movs	r3, #2
 8003580:	e755      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
        return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e753      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e751      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
          return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e74f      	b.n	800342e <HAL_I2C_IsDeviceReady+0x1e>
 800358e:	bf00      	nop
 8003590:	00100002 	.word	0x00100002

08003594 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003594:	2800      	cmp	r0, #0
 8003596:	f000 81bb 	beq.w	8003910 <HAL_RCC_OscConfig+0x37c>
{
 800359a:	b570      	push	{r4, r5, r6, lr}
 800359c:	b082      	sub	sp, #8
 800359e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035a0:	6803      	ldr	r3, [r0, #0]
 80035a2:	f013 0f01 	tst.w	r3, #1
 80035a6:	d03b      	beq.n	8003620 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035a8:	4ba7      	ldr	r3, [pc, #668]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 030c 	and.w	r3, r3, #12
 80035b0:	2b04      	cmp	r3, #4
 80035b2:	d02c      	beq.n	800360e <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80035b4:	4ba4      	ldr	r3, [pc, #656]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80035bc:	2b08      	cmp	r3, #8
 80035be:	d021      	beq.n	8003604 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80035c0:	6863      	ldr	r3, [r4, #4]
 80035c2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80035c6:	d04f      	beq.n	8003668 <HAL_RCC_OscConfig+0xd4>
 80035c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80035cc:	d052      	beq.n	8003674 <HAL_RCC_OscConfig+0xe0>
 80035ce:	4b9e      	ldr	r3, [pc, #632]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80035d0:	681a      	ldr	r2, [r3, #0]
 80035d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80035d6:	601a      	str	r2, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80035de:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80035e0:	6863      	ldr	r3, [r4, #4]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d050      	beq.n	8003688 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035e6:	f7ff f8b9 	bl	800275c <HAL_GetTick>
 80035ea:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ec:	4b96      	ldr	r3, [pc, #600]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80035f4:	d114      	bne.n	8003620 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80035f6:	f7ff f8b1 	bl	800275c <HAL_GetTick>
 80035fa:	1b40      	subs	r0, r0, r5
 80035fc:	2864      	cmp	r0, #100	; 0x64
 80035fe:	d9f5      	bls.n	80035ec <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8003600:	2003      	movs	r0, #3
 8003602:	e18a      	b.n	800391a <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003604:	4b90      	ldr	r3, [pc, #576]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800360c:	d0d8      	beq.n	80035c0 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800360e:	4b8e      	ldr	r3, [pc, #568]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003616:	d003      	beq.n	8003620 <HAL_RCC_OscConfig+0x8c>
 8003618:	6863      	ldr	r3, [r4, #4]
 800361a:	2b00      	cmp	r3, #0
 800361c:	f000 817a 	beq.w	8003914 <HAL_RCC_OscConfig+0x380>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	f013 0f02 	tst.w	r3, #2
 8003626:	d055      	beq.n	80036d4 <HAL_RCC_OscConfig+0x140>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003628:	4b87      	ldr	r3, [pc, #540]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f013 0f0c 	tst.w	r3, #12
 8003630:	d03e      	beq.n	80036b0 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003632:	4b85      	ldr	r3, [pc, #532]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800363a:	2b08      	cmp	r3, #8
 800363c:	d033      	beq.n	80036a6 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800363e:	68e3      	ldr	r3, [r4, #12]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d068      	beq.n	8003716 <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003644:	4b81      	ldr	r3, [pc, #516]	; (800384c <HAL_RCC_OscConfig+0x2b8>)
 8003646:	2201      	movs	r2, #1
 8003648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800364a:	f7ff f887 	bl	800275c <HAL_GetTick>
 800364e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003650:	4b7d      	ldr	r3, [pc, #500]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f013 0f02 	tst.w	r3, #2
 8003658:	d154      	bne.n	8003704 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800365a:	f7ff f87f 	bl	800275c <HAL_GetTick>
 800365e:	1b40      	subs	r0, r0, r5
 8003660:	2802      	cmp	r0, #2
 8003662:	d9f5      	bls.n	8003650 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8003664:	2003      	movs	r0, #3
 8003666:	e158      	b.n	800391a <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003668:	4a77      	ldr	r2, [pc, #476]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 800366a:	6813      	ldr	r3, [r2, #0]
 800366c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	e7b5      	b.n	80035e0 <HAL_RCC_OscConfig+0x4c>
 8003674:	4b74      	ldr	r3, [pc, #464]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800367c:	601a      	str	r2, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003684:	601a      	str	r2, [r3, #0]
 8003686:	e7ab      	b.n	80035e0 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8003688:	f7ff f868 	bl	800275c <HAL_GetTick>
 800368c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800368e:	4b6e      	ldr	r3, [pc, #440]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8003696:	d0c3      	beq.n	8003620 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003698:	f7ff f860 	bl	800275c <HAL_GetTick>
 800369c:	1b40      	subs	r0, r0, r5
 800369e:	2864      	cmp	r0, #100	; 0x64
 80036a0:	d9f5      	bls.n	800368e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80036a2:	2003      	movs	r0, #3
 80036a4:	e139      	b.n	800391a <HAL_RCC_OscConfig+0x386>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80036a6:	4b68      	ldr	r3, [pc, #416]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80036ae:	d1c6      	bne.n	800363e <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80036b0:	4b65      	ldr	r3, [pc, #404]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f013 0f02 	tst.w	r3, #2
 80036b8:	d004      	beq.n	80036c4 <HAL_RCC_OscConfig+0x130>
 80036ba:	68e3      	ldr	r3, [r4, #12]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_OscConfig+0x130>
        return HAL_ERROR;
 80036c0:	2001      	movs	r0, #1
 80036c2:	e12a      	b.n	800391a <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036c4:	4a60      	ldr	r2, [pc, #384]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80036c6:	6813      	ldr	r3, [r2, #0]
 80036c8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80036cc:	6921      	ldr	r1, [r4, #16]
 80036ce:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80036d2:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036d4:	6823      	ldr	r3, [r4, #0]
 80036d6:	f013 0f08 	tst.w	r3, #8
 80036da:	d040      	beq.n	800375e <HAL_RCC_OscConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80036dc:	6963      	ldr	r3, [r4, #20]
 80036de:	b363      	cbz	r3, 800373a <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036e0:	4b5b      	ldr	r3, [pc, #364]	; (8003850 <HAL_RCC_OscConfig+0x2bc>)
 80036e2:	2201      	movs	r2, #1
 80036e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e6:	f7ff f839 	bl	800275c <HAL_GetTick>
 80036ea:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ec:	4b56      	ldr	r3, [pc, #344]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80036ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036f0:	f013 0f02 	tst.w	r3, #2
 80036f4:	d133      	bne.n	800375e <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036f6:	f7ff f831 	bl	800275c <HAL_GetTick>
 80036fa:	1b40      	subs	r0, r0, r5
 80036fc:	2802      	cmp	r0, #2
 80036fe:	d9f5      	bls.n	80036ec <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8003700:	2003      	movs	r0, #3
 8003702:	e10a      	b.n	800391a <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003704:	4a50      	ldr	r2, [pc, #320]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003706:	6813      	ldr	r3, [r2, #0]
 8003708:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800370c:	6921      	ldr	r1, [r4, #16]
 800370e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003712:	6013      	str	r3, [r2, #0]
 8003714:	e7de      	b.n	80036d4 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_HSI_DISABLE();
 8003716:	4b4d      	ldr	r3, [pc, #308]	; (800384c <HAL_RCC_OscConfig+0x2b8>)
 8003718:	2200      	movs	r2, #0
 800371a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800371c:	f7ff f81e 	bl	800275c <HAL_GetTick>
 8003720:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003722:	4b49      	ldr	r3, [pc, #292]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f013 0f02 	tst.w	r3, #2
 800372a:	d0d3      	beq.n	80036d4 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800372c:	f7ff f816 	bl	800275c <HAL_GetTick>
 8003730:	1b40      	subs	r0, r0, r5
 8003732:	2802      	cmp	r0, #2
 8003734:	d9f5      	bls.n	8003722 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8003736:	2003      	movs	r0, #3
 8003738:	e0ef      	b.n	800391a <HAL_RCC_OscConfig+0x386>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800373a:	4b45      	ldr	r3, [pc, #276]	; (8003850 <HAL_RCC_OscConfig+0x2bc>)
 800373c:	2200      	movs	r2, #0
 800373e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003740:	f7ff f80c 	bl	800275c <HAL_GetTick>
 8003744:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003746:	4b40      	ldr	r3, [pc, #256]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003748:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800374a:	f013 0f02 	tst.w	r3, #2
 800374e:	d006      	beq.n	800375e <HAL_RCC_OscConfig+0x1ca>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003750:	f7ff f804 	bl	800275c <HAL_GetTick>
 8003754:	1b40      	subs	r0, r0, r5
 8003756:	2802      	cmp	r0, #2
 8003758:	d9f5      	bls.n	8003746 <HAL_RCC_OscConfig+0x1b2>
        {
          return HAL_TIMEOUT;
 800375a:	2003      	movs	r0, #3
 800375c:	e0dd      	b.n	800391a <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	f013 0f04 	tst.w	r3, #4
 8003764:	d079      	beq.n	800385a <HAL_RCC_OscConfig+0x2c6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003766:	4b38      	ldr	r3, [pc, #224]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800376e:	d133      	bne.n	80037d8 <HAL_RCC_OscConfig+0x244>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003770:	2300      	movs	r3, #0
 8003772:	9301      	str	r3, [sp, #4]
 8003774:	4b34      	ldr	r3, [pc, #208]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003776:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003778:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800377c:	641a      	str	r2, [r3, #64]	; 0x40
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003784:	9301      	str	r3, [sp, #4]
 8003786:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8003788:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800378a:	4b32      	ldr	r3, [pc, #200]	; (8003854 <HAL_RCC_OscConfig+0x2c0>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8003792:	d023      	beq.n	80037dc <HAL_RCC_OscConfig+0x248>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d034      	beq.n	8003804 <HAL_RCC_OscConfig+0x270>
 800379a:	2b05      	cmp	r3, #5
 800379c:	d038      	beq.n	8003810 <HAL_RCC_OscConfig+0x27c>
 800379e:	4b2a      	ldr	r3, [pc, #168]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80037a0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037a2:	f022 0201 	bic.w	r2, r2, #1
 80037a6:	671a      	str	r2, [r3, #112]	; 0x70
 80037a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037aa:	f022 0204 	bic.w	r2, r2, #4
 80037ae:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037b0:	68a3      	ldr	r3, [r4, #8]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d036      	beq.n	8003824 <HAL_RCC_OscConfig+0x290>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037b6:	f7fe ffd1 	bl	800275c <HAL_GetTick>
 80037ba:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037bc:	4b22      	ldr	r3, [pc, #136]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 80037be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037c0:	f013 0f02 	tst.w	r3, #2
 80037c4:	d148      	bne.n	8003858 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80037c6:	f7fe ffc9 	bl	800275c <HAL_GetTick>
 80037ca:	1b80      	subs	r0, r0, r6
 80037cc:	f241 3388 	movw	r3, #5000	; 0x1388
 80037d0:	4298      	cmp	r0, r3
 80037d2:	d9f3      	bls.n	80037bc <HAL_RCC_OscConfig+0x228>
        {
          return HAL_TIMEOUT;
 80037d4:	2003      	movs	r0, #3
 80037d6:	e0a0      	b.n	800391a <HAL_RCC_OscConfig+0x386>
    FlagStatus       pwrclkchanged = RESET;
 80037d8:	2500      	movs	r5, #0
 80037da:	e7d6      	b.n	800378a <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037dc:	4a1d      	ldr	r2, [pc, #116]	; (8003854 <HAL_RCC_OscConfig+0x2c0>)
 80037de:	6813      	ldr	r3, [r2, #0]
 80037e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037e4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80037e6:	f7fe ffb9 	bl	800275c <HAL_GetTick>
 80037ea:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037ec:	4b19      	ldr	r3, [pc, #100]	; (8003854 <HAL_RCC_OscConfig+0x2c0>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f413 7f80 	tst.w	r3, #256	; 0x100
 80037f4:	d1ce      	bne.n	8003794 <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f6:	f7fe ffb1 	bl	800275c <HAL_GetTick>
 80037fa:	1b80      	subs	r0, r0, r6
 80037fc:	2802      	cmp	r0, #2
 80037fe:	d9f5      	bls.n	80037ec <HAL_RCC_OscConfig+0x258>
          return HAL_TIMEOUT;
 8003800:	2003      	movs	r0, #3
 8003802:	e08a      	b.n	800391a <HAL_RCC_OscConfig+0x386>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003804:	4a10      	ldr	r2, [pc, #64]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003806:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003808:	f043 0301 	orr.w	r3, r3, #1
 800380c:	6713      	str	r3, [r2, #112]	; 0x70
 800380e:	e7cf      	b.n	80037b0 <HAL_RCC_OscConfig+0x21c>
 8003810:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 8003812:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003814:	f042 0204 	orr.w	r2, r2, #4
 8003818:	671a      	str	r2, [r3, #112]	; 0x70
 800381a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800381c:	f042 0201 	orr.w	r2, r2, #1
 8003820:	671a      	str	r2, [r3, #112]	; 0x70
 8003822:	e7c5      	b.n	80037b0 <HAL_RCC_OscConfig+0x21c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003824:	f7fe ff9a 	bl	800275c <HAL_GetTick>
 8003828:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800382a:	4b07      	ldr	r3, [pc, #28]	; (8003848 <HAL_RCC_OscConfig+0x2b4>)
 800382c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800382e:	f013 0f02 	tst.w	r3, #2
 8003832:	d011      	beq.n	8003858 <HAL_RCC_OscConfig+0x2c4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003834:	f7fe ff92 	bl	800275c <HAL_GetTick>
 8003838:	1b80      	subs	r0, r0, r6
 800383a:	f241 3388 	movw	r3, #5000	; 0x1388
 800383e:	4298      	cmp	r0, r3
 8003840:	d9f3      	bls.n	800382a <HAL_RCC_OscConfig+0x296>
        {
          return HAL_TIMEOUT;
 8003842:	2003      	movs	r0, #3
 8003844:	e069      	b.n	800391a <HAL_RCC_OscConfig+0x386>
 8003846:	bf00      	nop
 8003848:	40023800 	.word	0x40023800
 800384c:	42470000 	.word	0x42470000
 8003850:	42470e80 	.word	0x42470e80
 8003854:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003858:	b9e5      	cbnz	r5, 8003894 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800385a:	69a3      	ldr	r3, [r4, #24]
 800385c:	2b00      	cmp	r3, #0
 800385e:	d05b      	beq.n	8003918 <HAL_RCC_OscConfig+0x384>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003860:	4a30      	ldr	r2, [pc, #192]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 8003862:	6892      	ldr	r2, [r2, #8]
 8003864:	f002 020c 	and.w	r2, r2, #12
 8003868:	2a08      	cmp	r2, #8
 800386a:	d058      	beq.n	800391e <HAL_RCC_OscConfig+0x38a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800386c:	2b02      	cmp	r3, #2
 800386e:	d017      	beq.n	80038a0 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003870:	4b2d      	ldr	r3, [pc, #180]	; (8003928 <HAL_RCC_OscConfig+0x394>)
 8003872:	2200      	movs	r2, #0
 8003874:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003876:	f7fe ff71 	bl	800275c <HAL_GetTick>
 800387a:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800387c:	4b29      	ldr	r3, [pc, #164]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8003884:	d042      	beq.n	800390c <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003886:	f7fe ff69 	bl	800275c <HAL_GetTick>
 800388a:	1b00      	subs	r0, r0, r4
 800388c:	2802      	cmp	r0, #2
 800388e:	d9f5      	bls.n	800387c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8003890:	2003      	movs	r0, #3
 8003892:	e042      	b.n	800391a <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003894:	4a23      	ldr	r2, [pc, #140]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 8003896:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003898:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800389c:	6413      	str	r3, [r2, #64]	; 0x40
 800389e:	e7dc      	b.n	800385a <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 80038a0:	4b21      	ldr	r3, [pc, #132]	; (8003928 <HAL_RCC_OscConfig+0x394>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038a6:	f7fe ff59 	bl	800275c <HAL_GetTick>
 80038aa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038ac:	4b1d      	ldr	r3, [pc, #116]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80038b4:	d006      	beq.n	80038c4 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038b6:	f7fe ff51 	bl	800275c <HAL_GetTick>
 80038ba:	1b40      	subs	r0, r0, r5
 80038bc:	2802      	cmp	r0, #2
 80038be:	d9f5      	bls.n	80038ac <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 80038c0:	2003      	movs	r0, #3
 80038c2:	e02a      	b.n	800391a <HAL_RCC_OscConfig+0x386>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038c4:	69e3      	ldr	r3, [r4, #28]
 80038c6:	6a22      	ldr	r2, [r4, #32]
 80038c8:	4313      	orrs	r3, r2
 80038ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80038cc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 80038d0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80038d2:	0852      	lsrs	r2, r2, #1
 80038d4:	3a01      	subs	r2, #1
 80038d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80038da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80038dc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80038e0:	4a10      	ldr	r2, [pc, #64]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 80038e2:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80038e4:	4b10      	ldr	r3, [pc, #64]	; (8003928 <HAL_RCC_OscConfig+0x394>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80038ea:	f7fe ff37 	bl	800275c <HAL_GetTick>
 80038ee:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f0:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <HAL_RCC_OscConfig+0x390>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80038f8:	d106      	bne.n	8003908 <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038fa:	f7fe ff2f 	bl	800275c <HAL_GetTick>
 80038fe:	1b00      	subs	r0, r0, r4
 8003900:	2802      	cmp	r0, #2
 8003902:	d9f5      	bls.n	80038f0 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8003904:	2003      	movs	r0, #3
 8003906:	e008      	b.n	800391a <HAL_RCC_OscConfig+0x386>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8003908:	2000      	movs	r0, #0
 800390a:	e006      	b.n	800391a <HAL_RCC_OscConfig+0x386>
 800390c:	2000      	movs	r0, #0
 800390e:	e004      	b.n	800391a <HAL_RCC_OscConfig+0x386>
    return HAL_ERROR;
 8003910:	2001      	movs	r0, #1
}
 8003912:	4770      	bx	lr
        return HAL_ERROR;
 8003914:	2001      	movs	r0, #1
 8003916:	e000      	b.n	800391a <HAL_RCC_OscConfig+0x386>
  return HAL_OK;
 8003918:	2000      	movs	r0, #0
}
 800391a:	b002      	add	sp, #8
 800391c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800391e:	2001      	movs	r0, #1
 8003920:	e7fb      	b.n	800391a <HAL_RCC_OscConfig+0x386>
 8003922:	bf00      	nop
 8003924:	40023800 	.word	0x40023800
 8003928:	42470060 	.word	0x42470060

0800392c <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800392c:	4b32      	ldr	r3, [pc, #200]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800392e:	689b      	ldr	r3, [r3, #8]
 8003930:	f003 030c 	and.w	r3, r3, #12
 8003934:	2b04      	cmp	r3, #4
 8003936:	d05c      	beq.n	80039f2 <HAL_RCC_GetSysClockFreq+0xc6>
 8003938:	2b08      	cmp	r3, #8
 800393a:	d001      	beq.n	8003940 <HAL_RCC_GetSysClockFreq+0x14>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800393c:	482f      	ldr	r0, [pc, #188]	; (80039fc <HAL_RCC_GetSysClockFreq+0xd0>)
 800393e:	4770      	bx	lr
{
 8003940:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003944:	4b2c      	ldr	r3, [pc, #176]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003946:	685a      	ldr	r2, [r3, #4]
 8003948:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8003952:	d02b      	beq.n	80039ac <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003954:	4b28      	ldr	r3, [pc, #160]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	f3c3 1388 	ubfx	r3, r3, #6, #9
 800395c:	461e      	mov	r6, r3
 800395e:	2700      	movs	r7, #0
 8003960:	015c      	lsls	r4, r3, #5
 8003962:	2500      	movs	r5, #0
 8003964:	1ae4      	subs	r4, r4, r3
 8003966:	eb65 0507 	sbc.w	r5, r5, r7
 800396a:	01a9      	lsls	r1, r5, #6
 800396c:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 8003970:	01a0      	lsls	r0, r4, #6
 8003972:	1b00      	subs	r0, r0, r4
 8003974:	eb61 0105 	sbc.w	r1, r1, r5
 8003978:	00cb      	lsls	r3, r1, #3
 800397a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800397e:	00c4      	lsls	r4, r0, #3
 8003980:	19a0      	adds	r0, r4, r6
 8003982:	eb43 0107 	adc.w	r1, r3, r7
 8003986:	024b      	lsls	r3, r1, #9
 8003988:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 800398c:	0244      	lsls	r4, r0, #9
 800398e:	4620      	mov	r0, r4
 8003990:	4619      	mov	r1, r3
 8003992:	2300      	movs	r3, #0
 8003994:	f7fd f960 	bl	8000c58 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003998:	4b17      	ldr	r3, [pc, #92]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80039a0:	3301      	adds	r3, #1
 80039a2:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80039a4:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80039a8:	e8bd 8bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, pc}
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039ac:	4b12      	ldr	r3, [pc, #72]	; (80039f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80039b4:	461e      	mov	r6, r3
 80039b6:	2700      	movs	r7, #0
 80039b8:	015c      	lsls	r4, r3, #5
 80039ba:	2500      	movs	r5, #0
 80039bc:	1ae4      	subs	r4, r4, r3
 80039be:	eb65 0507 	sbc.w	r5, r5, r7
 80039c2:	01a9      	lsls	r1, r5, #6
 80039c4:	ea41 6194 	orr.w	r1, r1, r4, lsr #26
 80039c8:	01a0      	lsls	r0, r4, #6
 80039ca:	1b00      	subs	r0, r0, r4
 80039cc:	eb61 0105 	sbc.w	r1, r1, r5
 80039d0:	00cb      	lsls	r3, r1, #3
 80039d2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80039d6:	00c4      	lsls	r4, r0, #3
 80039d8:	19a0      	adds	r0, r4, r6
 80039da:	eb43 0107 	adc.w	r1, r3, r7
 80039de:	028b      	lsls	r3, r1, #10
 80039e0:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80039e4:	0284      	lsls	r4, r0, #10
 80039e6:	4620      	mov	r0, r4
 80039e8:	4619      	mov	r1, r3
 80039ea:	2300      	movs	r3, #0
 80039ec:	f7fd f934 	bl	8000c58 <__aeabi_uldivmod>
 80039f0:	e7d2      	b.n	8003998 <HAL_RCC_GetSysClockFreq+0x6c>
      sysclockfreq = HSE_VALUE;
 80039f2:	4803      	ldr	r0, [pc, #12]	; (8003a00 <HAL_RCC_GetSysClockFreq+0xd4>)
}
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800
 80039fc:	00f42400 	.word	0x00f42400
 8003a00:	007a1200 	.word	0x007a1200

08003a04 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8003a04:	2800      	cmp	r0, #0
 8003a06:	f000 809d 	beq.w	8003b44 <HAL_RCC_ClockConfig+0x140>
{
 8003a0a:	b570      	push	{r4, r5, r6, lr}
 8003a0c:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a0e:	4b4f      	ldr	r3, [pc, #316]	; (8003b4c <HAL_RCC_ClockConfig+0x148>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	428b      	cmp	r3, r1
 8003a18:	d209      	bcs.n	8003a2e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a1a:	b2cb      	uxtb	r3, r1
 8003a1c:	4a4b      	ldr	r2, [pc, #300]	; (8003b4c <HAL_RCC_ClockConfig+0x148>)
 8003a1e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a20:	6813      	ldr	r3, [r2, #0]
 8003a22:	f003 030f 	and.w	r3, r3, #15
 8003a26:	428b      	cmp	r3, r1
 8003a28:	d001      	beq.n	8003a2e <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8003a2a:	2001      	movs	r0, #1
}
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a2e:	6823      	ldr	r3, [r4, #0]
 8003a30:	f013 0f02 	tst.w	r3, #2
 8003a34:	d017      	beq.n	8003a66 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a36:	f013 0f04 	tst.w	r3, #4
 8003a3a:	d004      	beq.n	8003a46 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a3c:	4a44      	ldr	r2, [pc, #272]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a3e:	6893      	ldr	r3, [r2, #8]
 8003a40:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a44:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a46:	6823      	ldr	r3, [r4, #0]
 8003a48:	f013 0f08 	tst.w	r3, #8
 8003a4c:	d004      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a4e:	4a40      	ldr	r2, [pc, #256]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a50:	6893      	ldr	r3, [r2, #8]
 8003a52:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003a56:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a58:	4a3d      	ldr	r2, [pc, #244]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a5a:	6893      	ldr	r3, [r2, #8]
 8003a5c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a60:	68a0      	ldr	r0, [r4, #8]
 8003a62:	4303      	orrs	r3, r0
 8003a64:	6093      	str	r3, [r2, #8]
 8003a66:	460d      	mov	r5, r1
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a68:	6823      	ldr	r3, [r4, #0]
 8003a6a:	f013 0f01 	tst.w	r3, #1
 8003a6e:	d032      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0xd2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a70:	6863      	ldr	r3, [r4, #4]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d021      	beq.n	8003aba <HAL_RCC_ClockConfig+0xb6>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a76:	1e9a      	subs	r2, r3, #2
 8003a78:	2a01      	cmp	r2, #1
 8003a7a:	d925      	bls.n	8003ac8 <HAL_RCC_ClockConfig+0xc4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7c:	4a34      	ldr	r2, [pc, #208]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a7e:	6812      	ldr	r2, [r2, #0]
 8003a80:	f012 0f02 	tst.w	r2, #2
 8003a84:	d060      	beq.n	8003b48 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a86:	4932      	ldr	r1, [pc, #200]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a88:	688a      	ldr	r2, [r1, #8]
 8003a8a:	f022 0203 	bic.w	r2, r2, #3
 8003a8e:	4313      	orrs	r3, r2
 8003a90:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8003a92:	f7fe fe63 	bl	800275c <HAL_GetTick>
 8003a96:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a98:	4b2d      	ldr	r3, [pc, #180]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003a9a:	689b      	ldr	r3, [r3, #8]
 8003a9c:	f003 030c 	and.w	r3, r3, #12
 8003aa0:	6862      	ldr	r2, [r4, #4]
 8003aa2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8003aa6:	d016      	beq.n	8003ad6 <HAL_RCC_ClockConfig+0xd2>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003aa8:	f7fe fe58 	bl	800275c <HAL_GetTick>
 8003aac:	1b80      	subs	r0, r0, r6
 8003aae:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ab2:	4298      	cmp	r0, r3
 8003ab4:	d9f0      	bls.n	8003a98 <HAL_RCC_ClockConfig+0x94>
        return HAL_TIMEOUT;
 8003ab6:	2003      	movs	r0, #3
 8003ab8:	e7b8      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003aba:	4a25      	ldr	r2, [pc, #148]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003abc:	6812      	ldr	r2, [r2, #0]
 8003abe:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8003ac2:	d1e0      	bne.n	8003a86 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003ac4:	2001      	movs	r0, #1
 8003ac6:	e7b1      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac8:	4a21      	ldr	r2, [pc, #132]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003aca:	6812      	ldr	r2, [r2, #0]
 8003acc:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8003ad0:	d1d9      	bne.n	8003a86 <HAL_RCC_ClockConfig+0x82>
        return HAL_ERROR;
 8003ad2:	2001      	movs	r0, #1
 8003ad4:	e7aa      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ad6:	4b1d      	ldr	r3, [pc, #116]	; (8003b4c <HAL_RCC_ClockConfig+0x148>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 030f 	and.w	r3, r3, #15
 8003ade:	42ab      	cmp	r3, r5
 8003ae0:	d909      	bls.n	8003af6 <HAL_RCC_ClockConfig+0xf2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ae2:	b2ea      	uxtb	r2, r5
 8003ae4:	4b19      	ldr	r3, [pc, #100]	; (8003b4c <HAL_RCC_ClockConfig+0x148>)
 8003ae6:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 030f 	and.w	r3, r3, #15
 8003aee:	42ab      	cmp	r3, r5
 8003af0:	d001      	beq.n	8003af6 <HAL_RCC_ClockConfig+0xf2>
      return HAL_ERROR;
 8003af2:	2001      	movs	r0, #1
 8003af4:	e79a      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003af6:	6823      	ldr	r3, [r4, #0]
 8003af8:	f013 0f04 	tst.w	r3, #4
 8003afc:	d006      	beq.n	8003b0c <HAL_RCC_ClockConfig+0x108>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003afe:	4a14      	ldr	r2, [pc, #80]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003b00:	6893      	ldr	r3, [r2, #8]
 8003b02:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8003b06:	68e1      	ldr	r1, [r4, #12]
 8003b08:	430b      	orrs	r3, r1
 8003b0a:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b0c:	6823      	ldr	r3, [r4, #0]
 8003b0e:	f013 0f08 	tst.w	r3, #8
 8003b12:	d007      	beq.n	8003b24 <HAL_RCC_ClockConfig+0x120>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003b14:	4a0e      	ldr	r2, [pc, #56]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003b16:	6893      	ldr	r3, [r2, #8]
 8003b18:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8003b1c:	6921      	ldr	r1, [r4, #16]
 8003b1e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8003b22:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b24:	f7ff ff02 	bl	800392c <HAL_RCC_GetSysClockFreq>
 8003b28:	4b09      	ldr	r3, [pc, #36]	; (8003b50 <HAL_RCC_ClockConfig+0x14c>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003b30:	4a08      	ldr	r2, [pc, #32]	; (8003b54 <HAL_RCC_ClockConfig+0x150>)
 8003b32:	5cd3      	ldrb	r3, [r2, r3]
 8003b34:	40d8      	lsrs	r0, r3
 8003b36:	4b08      	ldr	r3, [pc, #32]	; (8003b58 <HAL_RCC_ClockConfig+0x154>)
 8003b38:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f7fe fdc2 	bl	80026c4 <HAL_InitTick>
  return HAL_OK;
 8003b40:	2000      	movs	r0, #0
 8003b42:	e773      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
    return HAL_ERROR;
 8003b44:	2001      	movs	r0, #1
}
 8003b46:	4770      	bx	lr
        return HAL_ERROR;
 8003b48:	2001      	movs	r0, #1
 8003b4a:	e76f      	b.n	8003a2c <HAL_RCC_ClockConfig+0x28>
 8003b4c:	40023c00 	.word	0x40023c00
 8003b50:	40023800 	.word	0x40023800
 8003b54:	08009608 	.word	0x08009608
 8003b58:	20000048 	.word	0x20000048

08003b5c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8003b5c:	4b01      	ldr	r3, [pc, #4]	; (8003b64 <HAL_RCC_GetHCLKFreq+0x8>)
 8003b5e:	6818      	ldr	r0, [r3, #0]
 8003b60:	4770      	bx	lr
 8003b62:	bf00      	nop
 8003b64:	20000048 	.word	0x20000048

08003b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b68:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003b6a:	f7ff fff7 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003b6e:	4b04      	ldr	r3, [pc, #16]	; (8003b80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003b70:	689b      	ldr	r3, [r3, #8]
 8003b72:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8003b76:	4a03      	ldr	r2, [pc, #12]	; (8003b84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8003b78:	5cd3      	ldrb	r3, [r2, r3]
}
 8003b7a:	40d8      	lsrs	r0, r3
 8003b7c:	bd08      	pop	{r3, pc}
 8003b7e:	bf00      	nop
 8003b80:	40023800 	.word	0x40023800
 8003b84:	08009618 	.word	0x08009618

08003b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b88:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003b8a:	f7ff ffe7 	bl	8003b5c <HAL_RCC_GetHCLKFreq>
 8003b8e:	4b04      	ldr	r3, [pc, #16]	; (8003ba0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8003b96:	4a03      	ldr	r2, [pc, #12]	; (8003ba4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8003b98:	5cd3      	ldrb	r3, [r2, r3]
}
 8003b9a:	40d8      	lsrs	r0, r3
 8003b9c:	bd08      	pop	{r3, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	08009618 	.word	0x08009618

08003ba8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003ba8:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003baa:	6a03      	ldr	r3, [r0, #32]
 8003bac:	f023 0301 	bic.w	r3, r3, #1
 8003bb0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bb2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003bb4:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003bb6:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003bb8:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003bbc:	680d      	ldr	r5, [r1, #0]
 8003bbe:	ea45 0604 	orr.w	r6, r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003bc2:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003bc6:	688b      	ldr	r3, [r1, #8]
 8003bc8:	4323      	orrs	r3, r4

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003bca:	4d0d      	ldr	r5, [pc, #52]	; (8003c00 <TIM_OC1_SetConfig+0x58>)
 8003bcc:	42a8      	cmp	r0, r5
 8003bce:	d009      	beq.n	8003be4 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bd0:	4d0b      	ldr	r5, [pc, #44]	; (8003c00 <TIM_OC1_SetConfig+0x58>)
 8003bd2:	42a8      	cmp	r0, r5
 8003bd4:	d00d      	beq.n	8003bf2 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bd6:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bd8:	6186      	str	r6, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003bda:	684a      	ldr	r2, [r1, #4]
 8003bdc:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bde:	6203      	str	r3, [r0, #32]
}
 8003be0:	bc70      	pop	{r4, r5, r6}
 8003be2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8003be4:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003be8:	68cc      	ldr	r4, [r1, #12]
 8003bea:	4323      	orrs	r3, r4
    tmpccer &= ~TIM_CCER_CC1NE;
 8003bec:	f023 0304 	bic.w	r3, r3, #4
 8003bf0:	e7ee      	b.n	8003bd0 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003bf2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8003bf6:	694c      	ldr	r4, [r1, #20]
 8003bf8:	4314      	orrs	r4, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8003bfa:	698a      	ldr	r2, [r1, #24]
 8003bfc:	4322      	orrs	r2, r4
 8003bfe:	e7ea      	b.n	8003bd6 <TIM_OC1_SetConfig+0x2e>
 8003c00:	40010000 	.word	0x40010000

08003c04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c04:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c06:	6a03      	ldr	r3, [r0, #32]
 8003c08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c0c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c0e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c10:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c12:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c14:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c18:	680d      	ldr	r5, [r1, #0]
 8003c1a:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c1c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c20:	688d      	ldr	r5, [r1, #8]
 8003c22:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c26:	4d0f      	ldr	r5, [pc, #60]	; (8003c64 <TIM_OC3_SetConfig+0x60>)
 8003c28:	42a8      	cmp	r0, r5
 8003c2a:	d009      	beq.n	8003c40 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c2c:	4d0d      	ldr	r5, [pc, #52]	; (8003c64 <TIM_OC3_SetConfig+0x60>)
 8003c2e:	42a8      	cmp	r0, r5
 8003c30:	d00e      	beq.n	8003c50 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c32:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c34:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c36:	684a      	ldr	r2, [r1, #4]
 8003c38:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c3a:	6203      	str	r3, [r0, #32]
}
 8003c3c:	bc30      	pop	{r4, r5}
 8003c3e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c40:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c44:	68cd      	ldr	r5, [r1, #12]
 8003c46:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003c4e:	e7ed      	b.n	8003c2c <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c50:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c54:	694d      	ldr	r5, [r1, #20]
 8003c56:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c5a:	698d      	ldr	r5, [r1, #24]
 8003c5c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
 8003c60:	e7e7      	b.n	8003c32 <TIM_OC3_SetConfig+0x2e>
 8003c62:	bf00      	nop
 8003c64:	40010000 	.word	0x40010000

08003c68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003c68:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c6a:	6a03      	ldr	r3, [r0, #32]
 8003c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c70:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c72:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c76:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c78:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c7c:	680d      	ldr	r5, [r1, #0]
 8003c7e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c86:	688d      	ldr	r5, [r1, #8]
 8003c88:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c8c:	4d07      	ldr	r5, [pc, #28]	; (8003cac <TIM_OC4_SetConfig+0x44>)
 8003c8e:	42a8      	cmp	r0, r5
 8003c90:	d006      	beq.n	8003ca0 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c92:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c94:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c96:	684a      	ldr	r2, [r1, #4]
 8003c98:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c9a:	6203      	str	r3, [r0, #32]
}
 8003c9c:	bc30      	pop	{r4, r5}
 8003c9e:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ca0:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003ca4:	694d      	ldr	r5, [r1, #20]
 8003ca6:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8003caa:	e7f2      	b.n	8003c92 <TIM_OC4_SetConfig+0x2a>
 8003cac:	40010000 	.word	0x40010000

08003cb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cb0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003cb2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003cb4:	6a04      	ldr	r4, [r0, #32]
 8003cb6:	f024 0401 	bic.w	r4, r4, #1
 8003cba:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003cbc:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003cbe:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003cc2:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003cc6:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8003cca:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ccc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003cce:	6203      	str	r3, [r0, #32]
}
 8003cd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cd4:	4770      	bx	lr

08003cd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003cd6:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003cd8:	6a03      	ldr	r3, [r0, #32]
 8003cda:	f023 0310 	bic.w	r3, r3, #16
 8003cde:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003ce0:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8003ce2:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ce4:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003ce8:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003cec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003cf0:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003cf4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003cf6:	6203      	str	r3, [r0, #32]
}
 8003cf8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003cfc:	4770      	bx	lr

08003cfe <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003cfe:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003d00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003d04:	4319      	orrs	r1, r3
 8003d06:	f041 0107 	orr.w	r1, r1, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003d0a:	6081      	str	r1, [r0, #8]
}
 8003d0c:	4770      	bx	lr

08003d0e <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d0e:	6802      	ldr	r2, [r0, #0]
 8003d10:	68d3      	ldr	r3, [r2, #12]
 8003d12:	f043 0301 	orr.w	r3, r3, #1
 8003d16:	60d3      	str	r3, [r2, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d18:	6802      	ldr	r2, [r0, #0]
 8003d1a:	6893      	ldr	r3, [r2, #8]
 8003d1c:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d20:	2b06      	cmp	r3, #6
 8003d22:	d003      	beq.n	8003d2c <HAL_TIM_Base_Start_IT+0x1e>
    __HAL_TIM_ENABLE(htim);
 8003d24:	6813      	ldr	r3, [r2, #0]
 8003d26:	f043 0301 	orr.w	r3, r3, #1
 8003d2a:	6013      	str	r3, [r2, #0]
}
 8003d2c:	2000      	movs	r0, #0
 8003d2e:	4770      	bx	lr

08003d30 <HAL_TIM_PWM_MspInit>:
}
 8003d30:	4770      	bx	lr

08003d32 <HAL_TIM_PeriodElapsedCallback>:
}
 8003d32:	4770      	bx	lr

08003d34 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8003d34:	4770      	bx	lr

08003d36 <HAL_TIM_IC_CaptureCallback>:
}
 8003d36:	4770      	bx	lr

08003d38 <HAL_TIM_TriggerCallback>:
}
 8003d38:	4770      	bx	lr

08003d3a <HAL_TIM_IRQHandler>:
{
 8003d3a:	b510      	push	{r4, lr}
 8003d3c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d3e:	6803      	ldr	r3, [r0, #0]
 8003d40:	691a      	ldr	r2, [r3, #16]
 8003d42:	f012 0f02 	tst.w	r2, #2
 8003d46:	d011      	beq.n	8003d6c <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	f012 0f02 	tst.w	r2, #2
 8003d4e:	d00d      	beq.n	8003d6c <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d50:	f06f 0202 	mvn.w	r2, #2
 8003d54:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d56:	2301      	movs	r3, #1
 8003d58:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d5a:	6803      	ldr	r3, [r0, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f013 0f03 	tst.w	r3, #3
 8003d62:	d070      	beq.n	8003e46 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8003d64:	f7ff ffe7 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d6c:	6823      	ldr	r3, [r4, #0]
 8003d6e:	691a      	ldr	r2, [r3, #16]
 8003d70:	f012 0f04 	tst.w	r2, #4
 8003d74:	d012      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003d76:	68da      	ldr	r2, [r3, #12]
 8003d78:	f012 0f04 	tst.w	r2, #4
 8003d7c:	d00e      	beq.n	8003d9c <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003d7e:	f06f 0204 	mvn.w	r2, #4
 8003d82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003d84:	2302      	movs	r3, #2
 8003d86:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003d88:	6823      	ldr	r3, [r4, #0]
 8003d8a:	699b      	ldr	r3, [r3, #24]
 8003d8c:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003d90:	d05f      	beq.n	8003e52 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8003d92:	4620      	mov	r0, r4
 8003d94:	f7ff ffcf 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d98:	2300      	movs	r3, #0
 8003d9a:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003d9c:	6823      	ldr	r3, [r4, #0]
 8003d9e:	691a      	ldr	r2, [r3, #16]
 8003da0:	f012 0f08 	tst.w	r2, #8
 8003da4:	d012      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003da6:	68da      	ldr	r2, [r3, #12]
 8003da8:	f012 0f08 	tst.w	r2, #8
 8003dac:	d00e      	beq.n	8003dcc <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003dae:	f06f 0208 	mvn.w	r2, #8
 8003db2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003db4:	2304      	movs	r3, #4
 8003db6:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003db8:	6823      	ldr	r3, [r4, #0]
 8003dba:	69db      	ldr	r3, [r3, #28]
 8003dbc:	f013 0f03 	tst.w	r3, #3
 8003dc0:	d04e      	beq.n	8003e60 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8003dc2:	4620      	mov	r0, r4
 8003dc4:	f7ff ffb7 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003dc8:	2300      	movs	r3, #0
 8003dca:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003dcc:	6823      	ldr	r3, [r4, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	f012 0f10 	tst.w	r2, #16
 8003dd4:	d012      	beq.n	8003dfc <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003dd6:	68da      	ldr	r2, [r3, #12]
 8003dd8:	f012 0f10 	tst.w	r2, #16
 8003ddc:	d00e      	beq.n	8003dfc <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003dde:	f06f 0210 	mvn.w	r2, #16
 8003de2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003de4:	2308      	movs	r3, #8
 8003de6:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003de8:	6823      	ldr	r3, [r4, #0]
 8003dea:	69db      	ldr	r3, [r3, #28]
 8003dec:	f413 7f40 	tst.w	r3, #768	; 0x300
 8003df0:	d03d      	beq.n	8003e6e <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8003df2:	4620      	mov	r0, r4
 8003df4:	f7ff ff9f 	bl	8003d36 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	691a      	ldr	r2, [r3, #16]
 8003e00:	f012 0f01 	tst.w	r2, #1
 8003e04:	d003      	beq.n	8003e0e <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e06:	68da      	ldr	r2, [r3, #12]
 8003e08:	f012 0f01 	tst.w	r2, #1
 8003e0c:	d136      	bne.n	8003e7c <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003e0e:	6823      	ldr	r3, [r4, #0]
 8003e10:	691a      	ldr	r2, [r3, #16]
 8003e12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e16:	d003      	beq.n	8003e20 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003e18:	68da      	ldr	r2, [r3, #12]
 8003e1a:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e1e:	d134      	bne.n	8003e8a <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003e20:	6823      	ldr	r3, [r4, #0]
 8003e22:	691a      	ldr	r2, [r3, #16]
 8003e24:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003e28:	d003      	beq.n	8003e32 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003e2a:	68da      	ldr	r2, [r3, #12]
 8003e2c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003e30:	d132      	bne.n	8003e98 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003e32:	6823      	ldr	r3, [r4, #0]
 8003e34:	691a      	ldr	r2, [r3, #16]
 8003e36:	f012 0f20 	tst.w	r2, #32
 8003e3a:	d003      	beq.n	8003e44 <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003e3c:	68da      	ldr	r2, [r3, #12]
 8003e3e:	f012 0f20 	tst.w	r2, #32
 8003e42:	d130      	bne.n	8003ea6 <HAL_TIM_IRQHandler+0x16c>
}
 8003e44:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e46:	f7ff ff75 	bl	8003d34 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e4a:	4620      	mov	r0, r4
 8003e4c:	f000 fe8a 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003e50:	e78a      	b.n	8003d68 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e52:	4620      	mov	r0, r4
 8003e54:	f7ff ff6e 	bl	8003d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e58:	4620      	mov	r0, r4
 8003e5a:	f000 fe83 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003e5e:	e79b      	b.n	8003d98 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e60:	4620      	mov	r0, r4
 8003e62:	f7ff ff67 	bl	8003d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e66:	4620      	mov	r0, r4
 8003e68:	f000 fe7c 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003e6c:	e7ac      	b.n	8003dc8 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e6e:	4620      	mov	r0, r4
 8003e70:	f7ff ff60 	bl	8003d34 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e74:	4620      	mov	r0, r4
 8003e76:	f000 fe75 	bl	8004b64 <HAL_TIM_PWM_PulseFinishedCallback>
 8003e7a:	e7bd      	b.n	8003df8 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003e7c:	f06f 0201 	mvn.w	r2, #1
 8003e80:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003e82:	4620      	mov	r0, r4
 8003e84:	f7ff ff55 	bl	8003d32 <HAL_TIM_PeriodElapsedCallback>
 8003e88:	e7c1      	b.n	8003e0e <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003e8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003e8e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003e90:	4620      	mov	r0, r4
 8003e92:	f000 fa1d 	bl	80042d0 <HAL_TIMEx_BreakCallback>
 8003e96:	e7c3      	b.n	8003e20 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003e98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003e9c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003e9e:	4620      	mov	r0, r4
 8003ea0:	f7ff ff4a 	bl	8003d38 <HAL_TIM_TriggerCallback>
 8003ea4:	e7c5      	b.n	8003e32 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003ea6:	f06f 0220 	mvn.w	r2, #32
 8003eaa:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003eac:	4620      	mov	r0, r4
 8003eae:	f000 fa0e 	bl	80042ce <HAL_TIMEx_CommutCallback>
}
 8003eb2:	e7c7      	b.n	8003e44 <HAL_TIM_IRQHandler+0x10a>

08003eb4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003eb4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003eb6:	4a25      	ldr	r2, [pc, #148]	; (8003f4c <TIM_Base_SetConfig+0x98>)
 8003eb8:	4290      	cmp	r0, r2
 8003eba:	d00e      	beq.n	8003eda <TIM_Base_SetConfig+0x26>
 8003ebc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003ec0:	d00b      	beq.n	8003eda <TIM_Base_SetConfig+0x26>
 8003ec2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003ec6:	4290      	cmp	r0, r2
 8003ec8:	d007      	beq.n	8003eda <TIM_Base_SetConfig+0x26>
 8003eca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ece:	4290      	cmp	r0, r2
 8003ed0:	d003      	beq.n	8003eda <TIM_Base_SetConfig+0x26>
 8003ed2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003ed6:	4290      	cmp	r0, r2
 8003ed8:	d103      	bne.n	8003ee2 <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003ede:	684a      	ldr	r2, [r1, #4]
 8003ee0:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ee2:	4a1a      	ldr	r2, [pc, #104]	; (8003f4c <TIM_Base_SetConfig+0x98>)
 8003ee4:	4290      	cmp	r0, r2
 8003ee6:	d01a      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003ee8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003eec:	d017      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003eee:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003ef2:	4290      	cmp	r0, r2
 8003ef4:	d013      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003ef6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003efa:	4290      	cmp	r0, r2
 8003efc:	d00f      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003efe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f02:	4290      	cmp	r0, r2
 8003f04:	d00b      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003f06:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8003f0a:	4290      	cmp	r0, r2
 8003f0c:	d007      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003f0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f12:	4290      	cmp	r0, r2
 8003f14:	d003      	beq.n	8003f1e <TIM_Base_SetConfig+0x6a>
 8003f16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003f1a:	4290      	cmp	r0, r2
 8003f1c:	d103      	bne.n	8003f26 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f22:	68ca      	ldr	r2, [r1, #12]
 8003f24:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f26:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f2a:	694a      	ldr	r2, [r1, #20]
 8003f2c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003f2e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f30:	688b      	ldr	r3, [r1, #8]
 8003f32:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003f34:	680b      	ldr	r3, [r1, #0]
 8003f36:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003f38:	4b04      	ldr	r3, [pc, #16]	; (8003f4c <TIM_Base_SetConfig+0x98>)
 8003f3a:	4298      	cmp	r0, r3
 8003f3c:	d002      	beq.n	8003f44 <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	6143      	str	r3, [r0, #20]
}
 8003f42:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8003f44:	690b      	ldr	r3, [r1, #16]
 8003f46:	6303      	str	r3, [r0, #48]	; 0x30
 8003f48:	e7f9      	b.n	8003f3e <TIM_Base_SetConfig+0x8a>
 8003f4a:	bf00      	nop
 8003f4c:	40010000 	.word	0x40010000

08003f50 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8003f50:	b1a8      	cbz	r0, 8003f7e <HAL_TIM_Base_Init+0x2e>
{
 8003f52:	b510      	push	{r4, lr}
 8003f54:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003f56:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003f5a:	b15b      	cbz	r3, 8003f74 <HAL_TIM_Base_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f62:	1d21      	adds	r1, r4, #4
 8003f64:	6820      	ldr	r0, [r4, #0]
 8003f66:	f7ff ffa5 	bl	8003eb4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003f6a:	2301      	movs	r3, #1
 8003f6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003f70:	2000      	movs	r0, #0
}
 8003f72:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003f74:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003f78:	f000 ff4c 	bl	8004e14 <HAL_TIM_Base_MspInit>
 8003f7c:	e7ee      	b.n	8003f5c <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8003f7e:	2001      	movs	r0, #1
}
 8003f80:	4770      	bx	lr

08003f82 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003f82:	b1a8      	cbz	r0, 8003fb0 <HAL_TIM_PWM_Init+0x2e>
{
 8003f84:	b510      	push	{r4, lr}
 8003f86:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003f88:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003f8c:	b15b      	cbz	r3, 8003fa6 <HAL_TIM_PWM_Init+0x24>
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8e:	2302      	movs	r3, #2
 8003f90:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f94:	1d21      	adds	r1, r4, #4
 8003f96:	6820      	ldr	r0, [r4, #0]
 8003f98:	f7ff ff8c 	bl	8003eb4 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8003fa2:	2000      	movs	r0, #0
}
 8003fa4:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8003fa6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8003faa:	f7ff fec1 	bl	8003d30 <HAL_TIM_PWM_MspInit>
 8003fae:	e7ee      	b.n	8003f8e <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8003fb0:	2001      	movs	r0, #1
}
 8003fb2:	4770      	bx	lr

08003fb4 <TIM_OC2_SetConfig>:
{
 8003fb4:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fb6:	6a03      	ldr	r3, [r0, #32]
 8003fb8:	f023 0310 	bic.w	r3, r3, #16
 8003fbc:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8003fbe:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003fc0:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003fc2:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fc4:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fc8:	680d      	ldr	r5, [r1, #0]
 8003fca:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8003fce:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003fd2:	688d      	ldr	r5, [r1, #8]
 8003fd4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003fd8:	4d0e      	ldr	r5, [pc, #56]	; (8004014 <TIM_OC2_SetConfig+0x60>)
 8003fda:	42a8      	cmp	r0, r5
 8003fdc:	d009      	beq.n	8003ff2 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fde:	4d0d      	ldr	r5, [pc, #52]	; (8004014 <TIM_OC2_SetConfig+0x60>)
 8003fe0:	42a8      	cmp	r0, r5
 8003fe2:	d00e      	beq.n	8004002 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 8003fe4:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003fe6:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003fe8:	684a      	ldr	r2, [r1, #4]
 8003fea:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8003fec:	6203      	str	r3, [r0, #32]
}
 8003fee:	bc30      	pop	{r4, r5}
 8003ff0:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8003ff2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003ff6:	68cd      	ldr	r5, [r1, #12]
 8003ff8:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ffc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004000:	e7ed      	b.n	8003fde <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004002:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004006:	694d      	ldr	r5, [r1, #20]
 8004008:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800400c:	698d      	ldr	r5, [r1, #24]
 800400e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8004012:	e7e7      	b.n	8003fe4 <TIM_OC2_SetConfig+0x30>
 8004014:	40010000 	.word	0x40010000

08004018 <HAL_TIM_PWM_ConfigChannel>:
{
 8004018:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800401a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800401e:	2b01      	cmp	r3, #1
 8004020:	d066      	beq.n	80040f0 <HAL_TIM_PWM_ConfigChannel+0xd8>
 8004022:	460d      	mov	r5, r1
 8004024:	4604      	mov	r4, r0
 8004026:	2301      	movs	r3, #1
 8004028:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800402c:	2302      	movs	r3, #2
 800402e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 8004032:	2a0c      	cmp	r2, #12
 8004034:	d81a      	bhi.n	800406c <HAL_TIM_PWM_ConfigChannel+0x54>
 8004036:	e8df f002 	tbb	[pc, r2]
 800403a:	1907      	.short	0x1907
 800403c:	19201919 	.word	0x19201919
 8004040:	19341919 	.word	0x19341919
 8004044:	1919      	.short	0x1919
 8004046:	47          	.byte	0x47
 8004047:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004048:	6800      	ldr	r0, [r0, #0]
 800404a:	f7ff fdad 	bl	8003ba8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800404e:	6822      	ldr	r2, [r4, #0]
 8004050:	6993      	ldr	r3, [r2, #24]
 8004052:	f043 0308 	orr.w	r3, r3, #8
 8004056:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004058:	6822      	ldr	r2, [r4, #0]
 800405a:	6993      	ldr	r3, [r2, #24]
 800405c:	f023 0304 	bic.w	r3, r3, #4
 8004060:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004062:	6822      	ldr	r2, [r4, #0]
 8004064:	6993      	ldr	r3, [r2, #24]
 8004066:	6929      	ldr	r1, [r5, #16]
 8004068:	430b      	orrs	r3, r1
 800406a:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 800406c:	2301      	movs	r3, #1
 800406e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8004072:	2000      	movs	r0, #0
 8004074:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8004078:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800407a:	6800      	ldr	r0, [r0, #0]
 800407c:	f7ff ff9a 	bl	8003fb4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004080:	6822      	ldr	r2, [r4, #0]
 8004082:	6993      	ldr	r3, [r2, #24]
 8004084:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004088:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800408a:	6822      	ldr	r2, [r4, #0]
 800408c:	6993      	ldr	r3, [r2, #24]
 800408e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004092:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004094:	6822      	ldr	r2, [r4, #0]
 8004096:	6993      	ldr	r3, [r2, #24]
 8004098:	6929      	ldr	r1, [r5, #16]
 800409a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800409e:	6193      	str	r3, [r2, #24]
      break;
 80040a0:	e7e4      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040a2:	6800      	ldr	r0, [r0, #0]
 80040a4:	f7ff fdae 	bl	8003c04 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040a8:	6822      	ldr	r2, [r4, #0]
 80040aa:	69d3      	ldr	r3, [r2, #28]
 80040ac:	f043 0308 	orr.w	r3, r3, #8
 80040b0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040b2:	6822      	ldr	r2, [r4, #0]
 80040b4:	69d3      	ldr	r3, [r2, #28]
 80040b6:	f023 0304 	bic.w	r3, r3, #4
 80040ba:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040bc:	6822      	ldr	r2, [r4, #0]
 80040be:	69d3      	ldr	r3, [r2, #28]
 80040c0:	6929      	ldr	r1, [r5, #16]
 80040c2:	430b      	orrs	r3, r1
 80040c4:	61d3      	str	r3, [r2, #28]
      break;
 80040c6:	e7d1      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040c8:	6800      	ldr	r0, [r0, #0]
 80040ca:	f7ff fdcd 	bl	8003c68 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80040ce:	6822      	ldr	r2, [r4, #0]
 80040d0:	69d3      	ldr	r3, [r2, #28]
 80040d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80040d6:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040d8:	6822      	ldr	r2, [r4, #0]
 80040da:	69d3      	ldr	r3, [r2, #28]
 80040dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80040e0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040e2:	6822      	ldr	r2, [r4, #0]
 80040e4:	69d3      	ldr	r3, [r2, #28]
 80040e6:	6929      	ldr	r1, [r5, #16]
 80040e8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80040ec:	61d3      	str	r3, [r2, #28]
      break;
 80040ee:	e7bd      	b.n	800406c <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 80040f0:	2002      	movs	r0, #2
 80040f2:	e7c1      	b.n	8004078 <HAL_TIM_PWM_ConfigChannel+0x60>

080040f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040f4:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80040f6:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040f8:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80040fc:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8004100:	430b      	orrs	r3, r1
 8004102:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004104:	6083      	str	r3, [r0, #8]
}
 8004106:	f85d 4b04 	ldr.w	r4, [sp], #4
 800410a:	4770      	bx	lr

0800410c <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800410c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8004110:	2b01      	cmp	r3, #1
 8004112:	d066      	beq.n	80041e2 <HAL_TIM_ConfigClockSource+0xd6>
{
 8004114:	b510      	push	{r4, lr}
 8004116:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8004118:	2301      	movs	r3, #1
 800411a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800411e:	2302      	movs	r3, #2
 8004120:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8004124:	6802      	ldr	r2, [r0, #0]
 8004126:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004128:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800412c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8004130:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8004132:	680b      	ldr	r3, [r1, #0]
 8004134:	2b40      	cmp	r3, #64	; 0x40
 8004136:	d04a      	beq.n	80041ce <HAL_TIM_ConfigClockSource+0xc2>
 8004138:	d913      	bls.n	8004162 <HAL_TIM_ConfigClockSource+0x56>
 800413a:	2b60      	cmp	r3, #96	; 0x60
 800413c:	d03d      	beq.n	80041ba <HAL_TIM_ConfigClockSource+0xae>
 800413e:	d91e      	bls.n	800417e <HAL_TIM_ConfigClockSource+0x72>
 8004140:	2b70      	cmp	r3, #112	; 0x70
 8004142:	d028      	beq.n	8004196 <HAL_TIM_ConfigClockSource+0x8a>
 8004144:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004148:	d130      	bne.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 800414a:	68cb      	ldr	r3, [r1, #12]
 800414c:	684a      	ldr	r2, [r1, #4]
 800414e:	6889      	ldr	r1, [r1, #8]
 8004150:	6800      	ldr	r0, [r0, #0]
 8004152:	f7ff ffcf 	bl	80040f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004156:	6822      	ldr	r2, [r4, #0]
 8004158:	6893      	ldr	r3, [r2, #8]
 800415a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800415e:	6093      	str	r3, [r2, #8]
      break;
 8004160:	e024      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 8004162:	2b10      	cmp	r3, #16
 8004164:	d006      	beq.n	8004174 <HAL_TIM_ConfigClockSource+0x68>
 8004166:	d904      	bls.n	8004172 <HAL_TIM_ConfigClockSource+0x66>
 8004168:	2b20      	cmp	r3, #32
 800416a:	d003      	beq.n	8004174 <HAL_TIM_ConfigClockSource+0x68>
 800416c:	2b30      	cmp	r3, #48	; 0x30
 800416e:	d001      	beq.n	8004174 <HAL_TIM_ConfigClockSource+0x68>
 8004170:	e01c      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
 8004172:	b9db      	cbnz	r3, 80041ac <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004174:	4619      	mov	r1, r3
 8004176:	6820      	ldr	r0, [r4, #0]
 8004178:	f7ff fdc1 	bl	8003cfe <TIM_ITRx_SetConfig>
      break;
 800417c:	e016      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 800417e:	2b50      	cmp	r3, #80	; 0x50
 8004180:	d114      	bne.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004182:	68ca      	ldr	r2, [r1, #12]
 8004184:	6849      	ldr	r1, [r1, #4]
 8004186:	6800      	ldr	r0, [r0, #0]
 8004188:	f7ff fd92 	bl	8003cb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800418c:	2150      	movs	r1, #80	; 0x50
 800418e:	6820      	ldr	r0, [r4, #0]
 8004190:	f7ff fdb5 	bl	8003cfe <TIM_ITRx_SetConfig>
      break;
 8004194:	e00a      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
      TIM_ETR_SetConfig(htim->Instance,
 8004196:	68cb      	ldr	r3, [r1, #12]
 8004198:	684a      	ldr	r2, [r1, #4]
 800419a:	6889      	ldr	r1, [r1, #8]
 800419c:	6800      	ldr	r0, [r0, #0]
 800419e:	f7ff ffa9 	bl	80040f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80041a2:	6822      	ldr	r2, [r4, #0]
 80041a4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80041a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80041aa:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80041ac:	2301      	movs	r3, #1
 80041ae:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80041b2:	2000      	movs	r0, #0
 80041b4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80041b8:	bd10      	pop	{r4, pc}
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041ba:	68ca      	ldr	r2, [r1, #12]
 80041bc:	6849      	ldr	r1, [r1, #4]
 80041be:	6800      	ldr	r0, [r0, #0]
 80041c0:	f7ff fd89 	bl	8003cd6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041c4:	2160      	movs	r1, #96	; 0x60
 80041c6:	6820      	ldr	r0, [r4, #0]
 80041c8:	f7ff fd99 	bl	8003cfe <TIM_ITRx_SetConfig>
      break;
 80041cc:	e7ee      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ce:	68ca      	ldr	r2, [r1, #12]
 80041d0:	6849      	ldr	r1, [r1, #4]
 80041d2:	6800      	ldr	r0, [r0, #0]
 80041d4:	f7ff fd6c 	bl	8003cb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041d8:	2140      	movs	r1, #64	; 0x40
 80041da:	6820      	ldr	r0, [r4, #0]
 80041dc:	f7ff fd8f 	bl	8003cfe <TIM_ITRx_SetConfig>
      break;
 80041e0:	e7e4      	b.n	80041ac <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 80041e2:	2002      	movs	r0, #2
}
 80041e4:	4770      	bx	lr

080041e6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80041e6:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80041e8:	f001 011f 	and.w	r1, r1, #31
 80041ec:	2301      	movs	r3, #1
 80041ee:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80041f2:	6a03      	ldr	r3, [r0, #32]
 80041f4:	ea23 0304 	bic.w	r3, r3, r4
 80041f8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80041fa:	6a03      	ldr	r3, [r0, #32]
 80041fc:	408a      	lsls	r2, r1
 80041fe:	4313      	orrs	r3, r2
 8004200:	6203      	str	r3, [r0, #32]
}
 8004202:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004206:	4770      	bx	lr

08004208 <HAL_TIM_PWM_Start_IT>:
{
 8004208:	b510      	push	{r4, lr}
 800420a:	4604      	mov	r4, r0
  switch (Channel)
 800420c:	290c      	cmp	r1, #12
 800420e:	d80d      	bhi.n	800422c <HAL_TIM_PWM_Start_IT+0x24>
 8004210:	e8df f001 	tbb	[pc, r1]
 8004214:	0c0c0c07 	.word	0x0c0c0c07
 8004218:	0c0c0c20 	.word	0x0c0c0c20
 800421c:	0c0c0c26 	.word	0x0c0c0c26
 8004220:	2c          	.byte	0x2c
 8004221:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004222:	6802      	ldr	r2, [r0, #0]
 8004224:	68d3      	ldr	r3, [r2, #12]
 8004226:	f043 0302 	orr.w	r3, r3, #2
 800422a:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800422c:	2201      	movs	r2, #1
 800422e:	6820      	ldr	r0, [r4, #0]
 8004230:	f7ff ffd9 	bl	80041e6 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004234:	6823      	ldr	r3, [r4, #0]
 8004236:	4a13      	ldr	r2, [pc, #76]	; (8004284 <HAL_TIM_PWM_Start_IT+0x7c>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d01d      	beq.n	8004278 <HAL_TIM_PWM_Start_IT+0x70>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800423c:	6822      	ldr	r2, [r4, #0]
 800423e:	6893      	ldr	r3, [r2, #8]
 8004240:	f003 0307 	and.w	r3, r3, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004244:	2b06      	cmp	r3, #6
 8004246:	d003      	beq.n	8004250 <HAL_TIM_PWM_Start_IT+0x48>
    __HAL_TIM_ENABLE(htim);
 8004248:	6813      	ldr	r3, [r2, #0]
 800424a:	f043 0301 	orr.w	r3, r3, #1
 800424e:	6013      	str	r3, [r2, #0]
}
 8004250:	2000      	movs	r0, #0
 8004252:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004254:	6802      	ldr	r2, [r0, #0]
 8004256:	68d3      	ldr	r3, [r2, #12]
 8004258:	f043 0304 	orr.w	r3, r3, #4
 800425c:	60d3      	str	r3, [r2, #12]
      break;
 800425e:	e7e5      	b.n	800422c <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004260:	6802      	ldr	r2, [r0, #0]
 8004262:	68d3      	ldr	r3, [r2, #12]
 8004264:	f043 0308 	orr.w	r3, r3, #8
 8004268:	60d3      	str	r3, [r2, #12]
      break;
 800426a:	e7df      	b.n	800422c <HAL_TIM_PWM_Start_IT+0x24>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800426c:	6802      	ldr	r2, [r0, #0]
 800426e:	68d3      	ldr	r3, [r2, #12]
 8004270:	f043 0310 	orr.w	r3, r3, #16
 8004274:	60d3      	str	r3, [r2, #12]
      break;
 8004276:	e7d9      	b.n	800422c <HAL_TIM_PWM_Start_IT+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8004278:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800427a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800427e:	645a      	str	r2, [r3, #68]	; 0x44
 8004280:	e7dc      	b.n	800423c <HAL_TIM_PWM_Start_IT+0x34>
 8004282:	bf00      	nop
 8004284:	40010000 	.word	0x40010000

08004288 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004288:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800428c:	2b01      	cmp	r3, #1
 800428e:	d01c      	beq.n	80042ca <HAL_TIMEx_MasterConfigSynchronization+0x42>
{
 8004290:	b470      	push	{r4, r5, r6}
  __HAL_LOCK(htim);
 8004292:	2601      	movs	r6, #1
 8004294:	f880 603c 	strb.w	r6, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004298:	2302      	movs	r3, #2
 800429a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800429e:	6802      	ldr	r2, [r0, #0]
 80042a0:	6855      	ldr	r5, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80042a2:	6893      	ldr	r3, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80042a4:	f025 0570 	bic.w	r5, r5, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80042a8:	680c      	ldr	r4, [r1, #0]
 80042aa:	432c      	orrs	r4, r5

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80042ac:	f023 0580 	bic.w	r5, r3, #128	; 0x80
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80042b0:	684b      	ldr	r3, [r1, #4]
 80042b2:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80042b4:	6054      	str	r4, [r2, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80042b6:	6802      	ldr	r2, [r0, #0]
 80042b8:	6093      	str	r3, [r2, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80042ba:	f880 603d 	strb.w	r6, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042be:	2300      	movs	r3, #0
 80042c0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80042c4:	4618      	mov	r0, r3
}
 80042c6:	bc70      	pop	{r4, r5, r6}
 80042c8:	4770      	bx	lr
  __HAL_LOCK(htim);
 80042ca:	2002      	movs	r0, #2
}
 80042cc:	4770      	bx	lr

080042ce <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042ce:	4770      	bx	lr

080042d0 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042d0:	4770      	bx	lr
	...

080042d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80042d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042d8:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042da:	6802      	ldr	r2, [r0, #0]
 80042dc:	6913      	ldr	r3, [r2, #16]
 80042de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80042e2:	68c1      	ldr	r1, [r0, #12]
 80042e4:	430b      	orrs	r3, r1
 80042e6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80042e8:	6883      	ldr	r3, [r0, #8]
 80042ea:	6902      	ldr	r2, [r0, #16]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	6942      	ldr	r2, [r0, #20]
 80042f0:	4313      	orrs	r3, r2
 80042f2:	69c2      	ldr	r2, [r0, #28]
 80042f4:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80042f6:	6801      	ldr	r1, [r0, #0]
 80042f8:	68cb      	ldr	r3, [r1, #12]
 80042fa:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80042fe:	f023 030c 	bic.w	r3, r3, #12
 8004302:	4313      	orrs	r3, r2
 8004304:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004306:	6802      	ldr	r2, [r0, #0]
 8004308:	6953      	ldr	r3, [r2, #20]
 800430a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800430e:	6981      	ldr	r1, [r0, #24]
 8004310:	430b      	orrs	r3, r1
 8004312:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004314:	69c3      	ldr	r3, [r0, #28]
 8004316:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800431a:	d060      	beq.n	80043de <UART_SetConfig+0x10a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800431c:	6803      	ldr	r3, [r0, #0]
 800431e:	4ab8      	ldr	r2, [pc, #736]	; (8004600 <UART_SetConfig+0x32c>)
 8004320:	4293      	cmp	r3, r2
 8004322:	f000 8114 	beq.w	800454e <UART_SetConfig+0x27a>
 8004326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800432a:	4293      	cmp	r3, r2
 800432c:	f000 810f 	beq.w	800454e <UART_SetConfig+0x27a>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004330:	f7ff fc1a 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004334:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004338:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800433c:	6865      	ldr	r5, [r4, #4]
 800433e:	00ad      	lsls	r5, r5, #2
 8004340:	fbb0 f5f5 	udiv	r5, r0, r5
 8004344:	4faf      	ldr	r7, [pc, #700]	; (8004604 <UART_SetConfig+0x330>)
 8004346:	fba7 3505 	umull	r3, r5, r7, r5
 800434a:	096d      	lsrs	r5, r5, #5
 800434c:	012e      	lsls	r6, r5, #4
 800434e:	f7ff fc0b 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004352:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004356:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800435a:	6865      	ldr	r5, [r4, #4]
 800435c:	00ad      	lsls	r5, r5, #2
 800435e:	fbb0 f9f5 	udiv	r9, r0, r5
 8004362:	f7ff fc01 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004366:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800436a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800436e:	6865      	ldr	r5, [r4, #4]
 8004370:	00ad      	lsls	r5, r5, #2
 8004372:	fbb0 f5f5 	udiv	r5, r0, r5
 8004376:	fba7 3505 	umull	r3, r5, r7, r5
 800437a:	096d      	lsrs	r5, r5, #5
 800437c:	f04f 0864 	mov.w	r8, #100	; 0x64
 8004380:	fb08 9515 	mls	r5, r8, r5, r9
 8004384:	012d      	lsls	r5, r5, #4
 8004386:	3532      	adds	r5, #50	; 0x32
 8004388:	fba7 3505 	umull	r3, r5, r7, r5
 800438c:	096d      	lsrs	r5, r5, #5
 800438e:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8004392:	4435      	add	r5, r6
 8004394:	f7ff fbe8 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004398:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800439c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043a0:	6866      	ldr	r6, [r4, #4]
 80043a2:	00b6      	lsls	r6, r6, #2
 80043a4:	fbb0 f6f6 	udiv	r6, r0, r6
 80043a8:	f7ff fbde 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 80043ac:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043b4:	6863      	ldr	r3, [r4, #4]
 80043b6:	009b      	lsls	r3, r3, #2
 80043b8:	fbb0 f0f3 	udiv	r0, r0, r3
 80043bc:	fba7 3000 	umull	r3, r0, r7, r0
 80043c0:	0940      	lsrs	r0, r0, #5
 80043c2:	fb08 6810 	mls	r8, r8, r0, r6
 80043c6:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80043ca:	f108 0832 	add.w	r8, r8, #50	; 0x32
 80043ce:	fba7 3708 	umull	r3, r7, r7, r8
 80043d2:	f3c7 1743 	ubfx	r7, r7, #5, #4
 80043d6:	6823      	ldr	r3, [r4, #0]
 80043d8:	442f      	add	r7, r5
 80043da:	609f      	str	r7, [r3, #8]
    }
  }
}
 80043dc:	e10d      	b.n	80045fa <UART_SetConfig+0x326>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043de:	6803      	ldr	r3, [r0, #0]
 80043e0:	4a87      	ldr	r2, [pc, #540]	; (8004600 <UART_SetConfig+0x32c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d05b      	beq.n	800449e <UART_SetConfig+0x1ca>
 80043e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80043ea:	4293      	cmp	r3, r2
 80043ec:	d057      	beq.n	800449e <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80043ee:	f7ff fbbb 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 80043f2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80043fa:	6865      	ldr	r5, [r4, #4]
 80043fc:	006d      	lsls	r5, r5, #1
 80043fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8004402:	4f80      	ldr	r7, [pc, #512]	; (8004604 <UART_SetConfig+0x330>)
 8004404:	fba7 3505 	umull	r3, r5, r7, r5
 8004408:	096d      	lsrs	r5, r5, #5
 800440a:	012e      	lsls	r6, r5, #4
 800440c:	f7ff fbac 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004410:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004414:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004418:	6865      	ldr	r5, [r4, #4]
 800441a:	006d      	lsls	r5, r5, #1
 800441c:	fbb0 f9f5 	udiv	r9, r0, r5
 8004420:	f7ff fba2 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004424:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004428:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800442c:	6865      	ldr	r5, [r4, #4]
 800442e:	006d      	lsls	r5, r5, #1
 8004430:	fbb0 f5f5 	udiv	r5, r0, r5
 8004434:	fba7 3505 	umull	r3, r5, r7, r5
 8004438:	096d      	lsrs	r5, r5, #5
 800443a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800443e:	fb08 9515 	mls	r5, r8, r5, r9
 8004442:	00ed      	lsls	r5, r5, #3
 8004444:	3532      	adds	r5, #50	; 0x32
 8004446:	fba7 3505 	umull	r3, r5, r7, r5
 800444a:	096d      	lsrs	r5, r5, #5
 800444c:	006d      	lsls	r5, r5, #1
 800444e:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8004452:	4435      	add	r5, r6
 8004454:	f7ff fb88 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 8004458:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800445c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004460:	6866      	ldr	r6, [r4, #4]
 8004462:	0076      	lsls	r6, r6, #1
 8004464:	fbb0 f6f6 	udiv	r6, r0, r6
 8004468:	f7ff fb7e 	bl	8003b68 <HAL_RCC_GetPCLK1Freq>
 800446c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004470:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004474:	6863      	ldr	r3, [r4, #4]
 8004476:	005b      	lsls	r3, r3, #1
 8004478:	fbb0 f3f3 	udiv	r3, r0, r3
 800447c:	fba7 2303 	umull	r2, r3, r7, r3
 8004480:	095b      	lsrs	r3, r3, #5
 8004482:	fb08 6813 	mls	r8, r8, r3, r6
 8004486:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800448a:	f108 0832 	add.w	r8, r8, #50	; 0x32
 800448e:	fba7 3708 	umull	r3, r7, r7, r8
 8004492:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8004496:	6823      	ldr	r3, [r4, #0]
 8004498:	442f      	add	r7, r5
 800449a:	609f      	str	r7, [r3, #8]
 800449c:	e0ad      	b.n	80045fa <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800449e:	f7ff fb73 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 80044a2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044a6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044aa:	6865      	ldr	r5, [r4, #4]
 80044ac:	006d      	lsls	r5, r5, #1
 80044ae:	fbb0 f5f5 	udiv	r5, r0, r5
 80044b2:	4f54      	ldr	r7, [pc, #336]	; (8004604 <UART_SetConfig+0x330>)
 80044b4:	fba7 3505 	umull	r3, r5, r7, r5
 80044b8:	096d      	lsrs	r5, r5, #5
 80044ba:	012e      	lsls	r6, r5, #4
 80044bc:	f7ff fb64 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 80044c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044c4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044c8:	6865      	ldr	r5, [r4, #4]
 80044ca:	006d      	lsls	r5, r5, #1
 80044cc:	fbb0 f9f5 	udiv	r9, r0, r5
 80044d0:	f7ff fb5a 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 80044d4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80044dc:	6865      	ldr	r5, [r4, #4]
 80044de:	006d      	lsls	r5, r5, #1
 80044e0:	fbb0 f5f5 	udiv	r5, r0, r5
 80044e4:	fba7 3505 	umull	r3, r5, r7, r5
 80044e8:	096d      	lsrs	r5, r5, #5
 80044ea:	f04f 0864 	mov.w	r8, #100	; 0x64
 80044ee:	fb08 9515 	mls	r5, r8, r5, r9
 80044f2:	00ed      	lsls	r5, r5, #3
 80044f4:	3532      	adds	r5, #50	; 0x32
 80044f6:	fba7 3505 	umull	r3, r5, r7, r5
 80044fa:	096d      	lsrs	r5, r5, #5
 80044fc:	006d      	lsls	r5, r5, #1
 80044fe:	f405 75f8 	and.w	r5, r5, #496	; 0x1f0
 8004502:	4435      	add	r5, r6
 8004504:	f7ff fb40 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8004508:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800450c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004510:	6866      	ldr	r6, [r4, #4]
 8004512:	0076      	lsls	r6, r6, #1
 8004514:	fbb0 f6f6 	udiv	r6, r0, r6
 8004518:	f7ff fb36 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 800451c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004520:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004524:	6863      	ldr	r3, [r4, #4]
 8004526:	005b      	lsls	r3, r3, #1
 8004528:	fbb0 f3f3 	udiv	r3, r0, r3
 800452c:	fba7 2303 	umull	r2, r3, r7, r3
 8004530:	095b      	lsrs	r3, r3, #5
 8004532:	fb08 6813 	mls	r8, r8, r3, r6
 8004536:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800453a:	f108 0832 	add.w	r8, r8, #50	; 0x32
 800453e:	fba7 3708 	umull	r3, r7, r7, r8
 8004542:	f3c7 1742 	ubfx	r7, r7, #5, #3
 8004546:	6823      	ldr	r3, [r4, #0]
 8004548:	442f      	add	r7, r5
 800454a:	609f      	str	r7, [r3, #8]
 800454c:	e055      	b.n	80045fa <UART_SetConfig+0x326>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800454e:	f7ff fb1b 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8004552:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004556:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800455a:	6865      	ldr	r5, [r4, #4]
 800455c:	00ad      	lsls	r5, r5, #2
 800455e:	fbb0 f5f5 	udiv	r5, r0, r5
 8004562:	4f28      	ldr	r7, [pc, #160]	; (8004604 <UART_SetConfig+0x330>)
 8004564:	fba7 3505 	umull	r3, r5, r7, r5
 8004568:	096d      	lsrs	r5, r5, #5
 800456a:	012e      	lsls	r6, r5, #4
 800456c:	f7ff fb0c 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8004570:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004574:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004578:	6865      	ldr	r5, [r4, #4]
 800457a:	00ad      	lsls	r5, r5, #2
 800457c:	fbb0 f9f5 	udiv	r9, r0, r5
 8004580:	f7ff fb02 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 8004584:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004588:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800458c:	6865      	ldr	r5, [r4, #4]
 800458e:	00ad      	lsls	r5, r5, #2
 8004590:	fbb0 f5f5 	udiv	r5, r0, r5
 8004594:	fba7 3505 	umull	r3, r5, r7, r5
 8004598:	096d      	lsrs	r5, r5, #5
 800459a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800459e:	fb08 9515 	mls	r5, r8, r5, r9
 80045a2:	012d      	lsls	r5, r5, #4
 80045a4:	3532      	adds	r5, #50	; 0x32
 80045a6:	fba7 3505 	umull	r3, r5, r7, r5
 80045aa:	096d      	lsrs	r5, r5, #5
 80045ac:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80045b0:	4435      	add	r5, r6
 80045b2:	f7ff fae9 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 80045b6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045ba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045be:	6866      	ldr	r6, [r4, #4]
 80045c0:	00b6      	lsls	r6, r6, #2
 80045c2:	fbb0 f6f6 	udiv	r6, r0, r6
 80045c6:	f7ff fadf 	bl	8003b88 <HAL_RCC_GetPCLK2Freq>
 80045ca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80045d2:	6863      	ldr	r3, [r4, #4]
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	fbb0 f0f3 	udiv	r0, r0, r3
 80045da:	fba7 3000 	umull	r3, r0, r7, r0
 80045de:	0940      	lsrs	r0, r0, #5
 80045e0:	fb08 6810 	mls	r8, r8, r0, r6
 80045e4:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80045e8:	f108 0832 	add.w	r8, r8, #50	; 0x32
 80045ec:	fba7 3708 	umull	r3, r7, r7, r8
 80045f0:	f3c7 1743 	ubfx	r7, r7, #5, #4
 80045f4:	6823      	ldr	r3, [r4, #0]
 80045f6:	442f      	add	r7, r5
 80045f8:	609f      	str	r7, [r3, #8]
}
 80045fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045fe:	bf00      	nop
 8004600:	40011000 	.word	0x40011000
 8004604:	51eb851f 	.word	0x51eb851f

08004608 <UART_WaitOnFlagUntilTimeout>:
{
 8004608:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800460c:	4605      	mov	r5, r0
 800460e:	460f      	mov	r7, r1
 8004610:	4616      	mov	r6, r2
 8004612:	4698      	mov	r8, r3
 8004614:	9c06      	ldr	r4, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004616:	682b      	ldr	r3, [r5, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	ea37 0303 	bics.w	r3, r7, r3
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	42b3      	cmp	r3, r6
 8004626:	d11d      	bne.n	8004664 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 8004628:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800462c:	d0f3      	beq.n	8004616 <UART_WaitOnFlagUntilTimeout+0xe>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800462e:	b12c      	cbz	r4, 800463c <UART_WaitOnFlagUntilTimeout+0x34>
 8004630:	f7fe f894 	bl	800275c <HAL_GetTick>
 8004634:	eba0 0008 	sub.w	r0, r0, r8
 8004638:	42a0      	cmp	r0, r4
 800463a:	d9ec      	bls.n	8004616 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800463c:	682a      	ldr	r2, [r5, #0]
 800463e:	68d3      	ldr	r3, [r2, #12]
 8004640:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004644:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004646:	682a      	ldr	r2, [r5, #0]
 8004648:	6953      	ldr	r3, [r2, #20]
 800464a:	f023 0301 	bic.w	r3, r3, #1
 800464e:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8004650:	2320      	movs	r3, #32
 8004652:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004656:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 800465a:	2300      	movs	r3, #0
 800465c:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 8004660:	2003      	movs	r0, #3
 8004662:	e000      	b.n	8004666 <UART_WaitOnFlagUntilTimeout+0x5e>
  return HAL_OK;
 8004664:	2000      	movs	r0, #0
}
 8004666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800466a <HAL_UART_Init>:
  if (huart == NULL)
 800466a:	b358      	cbz	r0, 80046c4 <HAL_UART_Init+0x5a>
{
 800466c:	b510      	push	{r4, lr}
 800466e:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004670:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8004674:	b30b      	cbz	r3, 80046ba <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004676:	2324      	movs	r3, #36	; 0x24
 8004678:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800467c:	6822      	ldr	r2, [r4, #0]
 800467e:	68d3      	ldr	r3, [r2, #12]
 8004680:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004684:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8004686:	4620      	mov	r0, r4
 8004688:	f7ff fe24 	bl	80042d4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800468c:	6822      	ldr	r2, [r4, #0]
 800468e:	6913      	ldr	r3, [r2, #16]
 8004690:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004694:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004696:	6822      	ldr	r2, [r4, #0]
 8004698:	6953      	ldr	r3, [r2, #20]
 800469a:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800469e:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 80046a0:	6822      	ldr	r2, [r4, #0]
 80046a2:	68d3      	ldr	r3, [r2, #12]
 80046a4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046a8:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046aa:	2000      	movs	r0, #0
 80046ac:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80046ae:	2320      	movs	r3, #32
 80046b0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80046b4:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
}
 80046b8:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80046ba:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 80046be:	f000 fc0f 	bl	8004ee0 <HAL_UART_MspInit>
 80046c2:	e7d8      	b.n	8004676 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80046c4:	2001      	movs	r0, #1
}
 80046c6:	4770      	bx	lr

080046c8 <HAL_UART_Transmit>:
{
 80046c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046cc:	b082      	sub	sp, #8
 80046ce:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80046d0:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80046d4:	b2db      	uxtb	r3, r3
 80046d6:	2b20      	cmp	r3, #32
 80046d8:	d155      	bne.n	8004786 <HAL_UART_Transmit+0xbe>
 80046da:	4604      	mov	r4, r0
 80046dc:	460d      	mov	r5, r1
 80046de:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80046e0:	2900      	cmp	r1, #0
 80046e2:	d055      	beq.n	8004790 <HAL_UART_Transmit+0xc8>
 80046e4:	2a00      	cmp	r2, #0
 80046e6:	d055      	beq.n	8004794 <HAL_UART_Transmit+0xcc>
    __HAL_LOCK(huart);
 80046e8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d053      	beq.n	8004798 <HAL_UART_Transmit+0xd0>
 80046f0:	2301      	movs	r3, #1
 80046f2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046f6:	2300      	movs	r3, #0
 80046f8:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046fa:	2321      	movs	r3, #33	; 0x21
 80046fc:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8004700:	f7fe f82c 	bl	800275c <HAL_GetTick>
 8004704:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8004706:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800470a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800470e:	e010      	b.n	8004732 <HAL_UART_Transmit+0x6a>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004710:	9600      	str	r6, [sp, #0]
 8004712:	463b      	mov	r3, r7
 8004714:	2200      	movs	r2, #0
 8004716:	2180      	movs	r1, #128	; 0x80
 8004718:	4620      	mov	r0, r4
 800471a:	f7ff ff75 	bl	8004608 <UART_WaitOnFlagUntilTimeout>
 800471e:	2800      	cmp	r0, #0
 8004720:	d13c      	bne.n	800479c <HAL_UART_Transmit+0xd4>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004722:	882b      	ldrh	r3, [r5, #0]
 8004724:	6822      	ldr	r2, [r4, #0]
 8004726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800472a:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800472c:	6923      	ldr	r3, [r4, #16]
 800472e:	b9c3      	cbnz	r3, 8004762 <HAL_UART_Transmit+0x9a>
          pData += 2U;
 8004730:	3502      	adds	r5, #2
    while (huart->TxXferCount > 0U)
 8004732:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8004734:	b29b      	uxth	r3, r3
 8004736:	b1b3      	cbz	r3, 8004766 <HAL_UART_Transmit+0x9e>
      huart->TxXferCount--;
 8004738:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800473a:	3b01      	subs	r3, #1
 800473c:	b29b      	uxth	r3, r3
 800473e:	84e3      	strh	r3, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004740:	68a3      	ldr	r3, [r4, #8]
 8004742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004746:	d0e3      	beq.n	8004710 <HAL_UART_Transmit+0x48>
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004748:	9600      	str	r6, [sp, #0]
 800474a:	463b      	mov	r3, r7
 800474c:	2200      	movs	r2, #0
 800474e:	2180      	movs	r1, #128	; 0x80
 8004750:	4620      	mov	r0, r4
 8004752:	f7ff ff59 	bl	8004608 <UART_WaitOnFlagUntilTimeout>
 8004756:	bb18      	cbnz	r0, 80047a0 <HAL_UART_Transmit+0xd8>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004758:	782a      	ldrb	r2, [r5, #0]
 800475a:	6823      	ldr	r3, [r4, #0]
 800475c:	605a      	str	r2, [r3, #4]
 800475e:	3501      	adds	r5, #1
 8004760:	e7e7      	b.n	8004732 <HAL_UART_Transmit+0x6a>
          pData += 1U;
 8004762:	3501      	adds	r5, #1
 8004764:	e7e5      	b.n	8004732 <HAL_UART_Transmit+0x6a>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004766:	9600      	str	r6, [sp, #0]
 8004768:	463b      	mov	r3, r7
 800476a:	2200      	movs	r2, #0
 800476c:	2140      	movs	r1, #64	; 0x40
 800476e:	4620      	mov	r0, r4
 8004770:	f7ff ff4a 	bl	8004608 <UART_WaitOnFlagUntilTimeout>
 8004774:	4603      	mov	r3, r0
 8004776:	b9a8      	cbnz	r0, 80047a4 <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 8004778:	2220      	movs	r2, #32
 800477a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 800477e:	2200      	movs	r2, #0
 8004780:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8004784:	e000      	b.n	8004788 <HAL_UART_Transmit+0xc0>
    return HAL_BUSY;
 8004786:	2302      	movs	r3, #2
}
 8004788:	4618      	mov	r0, r3
 800478a:	b002      	add	sp, #8
 800478c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8004790:	2301      	movs	r3, #1
 8004792:	e7f9      	b.n	8004788 <HAL_UART_Transmit+0xc0>
 8004794:	2301      	movs	r3, #1
 8004796:	e7f7      	b.n	8004788 <HAL_UART_Transmit+0xc0>
    __HAL_LOCK(huart);
 8004798:	2302      	movs	r3, #2
 800479a:	e7f5      	b.n	8004788 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 800479c:	2303      	movs	r3, #3
 800479e:	e7f3      	b.n	8004788 <HAL_UART_Transmit+0xc0>
          return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e7f1      	b.n	8004788 <HAL_UART_Transmit+0xc0>
      return HAL_TIMEOUT;
 80047a4:	2303      	movs	r3, #3
 80047a6:	e7ef      	b.n	8004788 <HAL_UART_Transmit+0xc0>

080047a8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80047a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047aa:	b08b      	sub	sp, #44	; 0x2c
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80047ac:	2400      	movs	r4, #0
 80047ae:	9405      	str	r4, [sp, #20]
 80047b0:	9406      	str	r4, [sp, #24]
 80047b2:	9407      	str	r4, [sp, #28]
 80047b4:	9408      	str	r4, [sp, #32]
 80047b6:	9409      	str	r4, [sp, #36]	; 0x24

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE()
 80047b8:	9401      	str	r4, [sp, #4]
 80047ba:	4b24      	ldr	r3, [pc, #144]	; (800484c <MX_GPIO_Init+0xa4>)
 80047bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047be:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80047c2:	631a      	str	r2, [r3, #48]	; 0x30
 80047c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047c6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80047ca:	9201      	str	r2, [sp, #4]
 80047cc:	9a01      	ldr	r2, [sp, #4]
	;
	__HAL_RCC_GPIOC_CLK_ENABLE()
 80047ce:	9402      	str	r4, [sp, #8]
 80047d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047d2:	f042 0204 	orr.w	r2, r2, #4
 80047d6:	631a      	str	r2, [r3, #48]	; 0x30
 80047d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047da:	f002 0204 	and.w	r2, r2, #4
 80047de:	9202      	str	r2, [sp, #8]
 80047e0:	9a02      	ldr	r2, [sp, #8]
	;
	__HAL_RCC_GPIOA_CLK_ENABLE()
 80047e2:	9403      	str	r4, [sp, #12]
 80047e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047e6:	f042 0201 	orr.w	r2, r2, #1
 80047ea:	631a      	str	r2, [r3, #48]	; 0x30
 80047ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047ee:	f002 0201 	and.w	r2, r2, #1
 80047f2:	9203      	str	r2, [sp, #12]
 80047f4:	9a03      	ldr	r2, [sp, #12]
	;
	__HAL_RCC_GPIOB_CLK_ENABLE()
 80047f6:	9404      	str	r4, [sp, #16]
 80047f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80047fa:	f042 0202 	orr.w	r2, r2, #2
 80047fe:	631a      	str	r2, [r3, #48]	; 0x30
 8004800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	9304      	str	r3, [sp, #16]
 8004808:	9b04      	ldr	r3, [sp, #16]
	;

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_RESET);
 800480a:	4f11      	ldr	r7, [pc, #68]	; (8004850 <MX_GPIO_Init+0xa8>)
 800480c:	4622      	mov	r2, r4
 800480e:	2101      	movs	r1, #1
 8004810:	4638      	mov	r0, r7
 8004812:	f7fe f8f9 	bl	8002a08 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8004816:	4e0f      	ldr	r6, [pc, #60]	; (8004854 <MX_GPIO_Init+0xac>)
 8004818:	4622      	mov	r2, r4
 800481a:	2120      	movs	r1, #32
 800481c:	4630      	mov	r0, r6
 800481e:	f7fe f8f3 	bl	8002a08 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004822:	2501      	movs	r5, #1
 8004824:	9505      	str	r5, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004826:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004828:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800482a:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800482c:	a905      	add	r1, sp, #20
 800482e:	4638      	mov	r0, r7
 8004830:	f7fe f818 	bl	8002864 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004834:	2320      	movs	r3, #32
 8004836:	9305      	str	r3, [sp, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004838:	9506      	str	r5, [sp, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800483a:	9407      	str	r4, [sp, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800483c:	9408      	str	r4, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800483e:	a905      	add	r1, sp, #20
 8004840:	4630      	mov	r0, r6
 8004842:	f7fe f80f 	bl	8002864 <HAL_GPIO_Init>

}
 8004846:	b00b      	add	sp, #44	; 0x2c
 8004848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800484a:	bf00      	nop
 800484c:	40023800 	.word	0x40023800
 8004850:	40020800 	.word	0x40020800
 8004854:	40020000 	.word	0x40020000

08004858 <MX_USART2_UART_Init>:
static void MX_USART2_UART_Init(void) {
 8004858:	b508      	push	{r3, lr}
	huart2.Instance = USART2;
 800485a:	4808      	ldr	r0, [pc, #32]	; (800487c <MX_USART2_UART_Init+0x24>)
 800485c:	4b08      	ldr	r3, [pc, #32]	; (8004880 <MX_USART2_UART_Init+0x28>)
 800485e:	6003      	str	r3, [r0, #0]
	huart2.Init.BaudRate = 115200;
 8004860:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8004864:	6043      	str	r3, [r0, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004866:	2300      	movs	r3, #0
 8004868:	6083      	str	r3, [r0, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800486a:	60c3      	str	r3, [r0, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800486c:	6103      	str	r3, [r0, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800486e:	220c      	movs	r2, #12
 8004870:	6142      	str	r2, [r0, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004872:	6183      	str	r3, [r0, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004874:	61c3      	str	r3, [r0, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8004876:	f7ff fef8 	bl	800466a <HAL_UART_Init>
}
 800487a:	bd08      	pop	{r3, pc}
 800487c:	20000370 	.word	0x20000370
 8004880:	40004400 	.word	0x40004400

08004884 <MX_I2C2_Init>:
static void MX_I2C2_Init(void) {
 8004884:	b508      	push	{r3, lr}
	hi2c2.Instance = I2C2;
 8004886:	4809      	ldr	r0, [pc, #36]	; (80048ac <MX_I2C2_Init+0x28>)
 8004888:	4b09      	ldr	r3, [pc, #36]	; (80048b0 <MX_I2C2_Init+0x2c>)
 800488a:	6003      	str	r3, [r0, #0]
	hi2c2.Init.ClockSpeed = 400000;
 800488c:	4b09      	ldr	r3, [pc, #36]	; (80048b4 <MX_I2C2_Init+0x30>)
 800488e:	6043      	str	r3, [r0, #4]
	hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004890:	2300      	movs	r3, #0
 8004892:	6083      	str	r3, [r0, #8]
	hi2c2.Init.OwnAddress1 = 0;
 8004894:	60c3      	str	r3, [r0, #12]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004896:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800489a:	6102      	str	r2, [r0, #16]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800489c:	6143      	str	r3, [r0, #20]
	hi2c2.Init.OwnAddress2 = 0;
 800489e:	6183      	str	r3, [r0, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048a0:	61c3      	str	r3, [r0, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048a2:	6203      	str	r3, [r0, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK) {
 80048a4:	f7fe fac2 	bl	8002e2c <HAL_I2C_Init>
}
 80048a8:	bd08      	pop	{r3, pc}
 80048aa:	bf00      	nop
 80048ac:	200002e0 	.word	0x200002e0
 80048b0:	40005800 	.word	0x40005800
 80048b4:	00061a80 	.word	0x00061a80

080048b8 <MX_TIM3_Init>:
static void MX_TIM3_Init(void) {
 80048b8:	b530      	push	{r4, r5, lr}
 80048ba:	b087      	sub	sp, #28
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80048bc:	2400      	movs	r4, #0
 80048be:	9402      	str	r4, [sp, #8]
 80048c0:	9403      	str	r4, [sp, #12]
 80048c2:	9404      	str	r4, [sp, #16]
 80048c4:	9405      	str	r4, [sp, #20]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80048c6:	9400      	str	r4, [sp, #0]
 80048c8:	9401      	str	r4, [sp, #4]
	htim3.Instance = TIM3;
 80048ca:	4d0f      	ldr	r5, [pc, #60]	; (8004908 <MX_TIM3_Init+0x50>)
 80048cc:	4b0f      	ldr	r3, [pc, #60]	; (800490c <MX_TIM3_Init+0x54>)
 80048ce:	602b      	str	r3, [r5, #0]
	htim3.Init.Prescaler = 2000;
 80048d0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80048d4:	606b      	str	r3, [r5, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048d6:	60ac      	str	r4, [r5, #8]
	htim3.Init.Period = 65535;
 80048d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80048dc:	60eb      	str	r3, [r5, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048de:	612c      	str	r4, [r5, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048e0:	61ac      	str	r4, [r5, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 80048e2:	4628      	mov	r0, r5
 80048e4:	f7ff fb34 	bl	8003f50 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80048ec:	9302      	str	r3, [sp, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 80048ee:	a902      	add	r1, sp, #8
 80048f0:	4628      	mov	r0, r5
 80048f2:	f7ff fc0b 	bl	800410c <HAL_TIM_ConfigClockSource>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80048f6:	9400      	str	r4, [sp, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80048f8:	9401      	str	r4, [sp, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80048fa:	4669      	mov	r1, sp
 80048fc:	4628      	mov	r0, r5
 80048fe:	f7ff fcc3 	bl	8004288 <HAL_TIMEx_MasterConfigSynchronization>
}
 8004902:	b007      	add	sp, #28
 8004904:	bd30      	pop	{r4, r5, pc}
 8004906:	bf00      	nop
 8004908:	20000428 	.word	0x20000428
 800490c:	40000400 	.word	0x40000400

08004910 <MX_TIM4_Init>:
static void MX_TIM4_Init(void) {
 8004910:	b530      	push	{r4, r5, lr}
 8004912:	b08f      	sub	sp, #60	; 0x3c
	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8004914:	2400      	movs	r4, #0
 8004916:	940a      	str	r4, [sp, #40]	; 0x28
 8004918:	940b      	str	r4, [sp, #44]	; 0x2c
 800491a:	940c      	str	r4, [sp, #48]	; 0x30
 800491c:	940d      	str	r4, [sp, #52]	; 0x34
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 800491e:	9408      	str	r4, [sp, #32]
 8004920:	9409      	str	r4, [sp, #36]	; 0x24
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8004922:	9401      	str	r4, [sp, #4]
 8004924:	9402      	str	r4, [sp, #8]
 8004926:	9403      	str	r4, [sp, #12]
 8004928:	9404      	str	r4, [sp, #16]
 800492a:	9405      	str	r4, [sp, #20]
 800492c:	9406      	str	r4, [sp, #24]
 800492e:	9407      	str	r4, [sp, #28]
	htim4.Instance = TIM4;
 8004930:	4d1e      	ldr	r5, [pc, #120]	; (80049ac <MX_TIM4_Init+0x9c>)
 8004932:	4b1f      	ldr	r3, [pc, #124]	; (80049b0 <MX_TIM4_Init+0xa0>)
 8004934:	602b      	str	r3, [r5, #0]
	htim4.Init.Prescaler = 9;
 8004936:	2309      	movs	r3, #9
 8004938:	606b      	str	r3, [r5, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800493a:	60ac      	str	r4, [r5, #8]
	htim4.Init.Period = 8000;
 800493c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8004940:	60eb      	str	r3, [r5, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004942:	612c      	str	r4, [r5, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004944:	61ac      	str	r4, [r5, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8004946:	4628      	mov	r0, r5
 8004948:	f7ff fb02 	bl	8003f50 <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800494c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004950:	930a      	str	r3, [sp, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8004952:	a90a      	add	r1, sp, #40	; 0x28
 8004954:	4628      	mov	r0, r5
 8004956:	f7ff fbd9 	bl	800410c <HAL_TIM_ConfigClockSource>
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 800495a:	4628      	mov	r0, r5
 800495c:	f7ff fb11 	bl	8003f82 <HAL_TIM_PWM_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004960:	9408      	str	r4, [sp, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004962:	9409      	str	r4, [sp, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8004964:	a908      	add	r1, sp, #32
 8004966:	4628      	mov	r0, r5
 8004968:	f7ff fc8e 	bl	8004288 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800496c:	2360      	movs	r3, #96	; 0x60
 800496e:	9301      	str	r3, [sp, #4]
	sConfigOC.Pulse = 0;
 8004970:	9402      	str	r4, [sp, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004972:	9403      	str	r4, [sp, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004974:	9405      	str	r4, [sp, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1)
 8004976:	4622      	mov	r2, r4
 8004978:	a901      	add	r1, sp, #4
 800497a:	4628      	mov	r0, r5
 800497c:	f7ff fb4c 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2)
 8004980:	2204      	movs	r2, #4
 8004982:	eb0d 0102 	add.w	r1, sp, r2
 8004986:	4628      	mov	r0, r5
 8004988:	f7ff fb46 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 800498c:	2208      	movs	r2, #8
 800498e:	a901      	add	r1, sp, #4
 8004990:	4628      	mov	r0, r5
 8004992:	f7ff fb41 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 8004996:	220c      	movs	r2, #12
 8004998:	a901      	add	r1, sp, #4
 800499a:	4628      	mov	r0, r5
 800499c:	f7ff fb3c 	bl	8004018 <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_MspPostInit(&htim4);
 80049a0:	4628      	mov	r0, r5
 80049a2:	f000 fa71 	bl	8004e88 <HAL_TIM_MspPostInit>
}
 80049a6:	b00f      	add	sp, #60	; 0x3c
 80049a8:	bd30      	pop	{r4, r5, pc}
 80049aa:	bf00      	nop
 80049ac:	200003e8 	.word	0x200003e8
 80049b0:	40000800 	.word	0x40000800

080049b4 <SystemClock_Config>:
void SystemClock_Config(void) {
 80049b4:	b530      	push	{r4, r5, lr}
 80049b6:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80049b8:	2230      	movs	r2, #48	; 0x30
 80049ba:	2100      	movs	r1, #0
 80049bc:	a808      	add	r0, sp, #32
 80049be:	f000 fb99 	bl	80050f4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80049c2:	2400      	movs	r4, #0
 80049c4:	9403      	str	r4, [sp, #12]
 80049c6:	9404      	str	r4, [sp, #16]
 80049c8:	9405      	str	r4, [sp, #20]
 80049ca:	9406      	str	r4, [sp, #24]
 80049cc:	9407      	str	r4, [sp, #28]
	__HAL_RCC_PWR_CLK_ENABLE()
 80049ce:	9401      	str	r4, [sp, #4]
 80049d0:	4b1a      	ldr	r3, [pc, #104]	; (8004a3c <SystemClock_Config+0x88>)
 80049d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049d4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049d8:	641a      	str	r2, [r3, #64]	; 0x40
 80049da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e0:	9301      	str	r3, [sp, #4]
 80049e2:	9b01      	ldr	r3, [sp, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80049e4:	9402      	str	r4, [sp, #8]
 80049e6:	4b16      	ldr	r3, [pc, #88]	; (8004a40 <SystemClock_Config+0x8c>)
 80049e8:	681a      	ldr	r2, [r3, #0]
 80049ea:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80049ee:	601a      	str	r2, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80049f6:	9302      	str	r3, [sp, #8]
 80049f8:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80049fa:	2502      	movs	r5, #2
 80049fc:	9508      	str	r5, [sp, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80049fe:	2301      	movs	r3, #1
 8004a00:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004a02:	2310      	movs	r3, #16
 8004a04:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004a06:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004a08:	940f      	str	r4, [sp, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8004a0a:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8004a0c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8004a10:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8004a12:	2304      	movs	r3, #4
 8004a14:	9312      	str	r3, [sp, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8004a16:	9313      	str	r3, [sp, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004a18:	a808      	add	r0, sp, #32
 8004a1a:	f7fe fdbb 	bl	8003594 <HAL_RCC_OscConfig>
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8004a1e:	230f      	movs	r3, #15
 8004a20:	9303      	str	r3, [sp, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004a22:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004a24:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004a26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a2a:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004a2c:	9407      	str	r4, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8004a2e:	4629      	mov	r1, r5
 8004a30:	a803      	add	r0, sp, #12
 8004a32:	f7fe ffe7 	bl	8003a04 <HAL_RCC_ClockConfig>
}
 8004a36:	b015      	add	sp, #84	; 0x54
 8004a38:	bd30      	pop	{r4, r5, pc}
 8004a3a:	bf00      	nop
 8004a3c:	40023800 	.word	0x40023800
 8004a40:	40007000 	.word	0x40007000

08004a44 <PWM1_Set>:

}

//These 4 functions set the PWM duty cycles
void PWM1_Set(uint16_t value) {
	htim4.Instance->CCR1 = value;
 8004a44:	4b01      	ldr	r3, [pc, #4]	; (8004a4c <PWM1_Set+0x8>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6358      	str	r0, [r3, #52]	; 0x34
}
 8004a4a:	4770      	bx	lr
 8004a4c:	200003e8 	.word	0x200003e8

08004a50 <PWM2_Set>:

void PWM2_Set(uint16_t value) {
	htim4.Instance->CCR2 = value;
 8004a50:	4b01      	ldr	r3, [pc, #4]	; (8004a58 <PWM2_Set+0x8>)
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	6398      	str	r0, [r3, #56]	; 0x38

}
 8004a56:	4770      	bx	lr
 8004a58:	200003e8 	.word	0x200003e8

08004a5c <PWM3_Set>:

void PWM3_Set(uint16_t value) {
	htim4.Instance->CCR3 = value;
 8004a5c:	4b01      	ldr	r3, [pc, #4]	; (8004a64 <PWM3_Set+0x8>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	63d8      	str	r0, [r3, #60]	; 0x3c

}
 8004a62:	4770      	bx	lr
 8004a64:	200003e8 	.word	0x200003e8

08004a68 <PWM4_Set>:

void PWM4_Set(uint16_t value) {
	htim4.Instance->CCR4 = value;
 8004a68:	4b01      	ldr	r3, [pc, #4]	; (8004a70 <PWM4_Set+0x8>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	6418      	str	r0, [r3, #64]	; 0x40

}
 8004a6e:	4770      	bx	lr
 8004a70:	200003e8 	.word	0x200003e8

08004a74 <main>:
int main(void) {
 8004a74:	b530      	push	{r4, r5, lr}
 8004a76:	b083      	sub	sp, #12
	HAL_Init();
 8004a78:	f7fd fe4a 	bl	8002710 <HAL_Init>
	SystemClock_Config();
 8004a7c:	f7ff ff9a 	bl	80049b4 <SystemClock_Config>
	MX_GPIO_Init();
 8004a80:	f7ff fe92 	bl	80047a8 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8004a84:	f7ff fee8 	bl	8004858 <MX_USART2_UART_Init>
	MX_I2C2_Init();
 8004a88:	f7ff fefc 	bl	8004884 <MX_I2C2_Init>
	MX_TIM3_Init();
 8004a8c:	f7ff ff14 	bl	80048b8 <MX_TIM3_Init>
	MX_TIM4_Init();
 8004a90:	f7ff ff3e 	bl	8004910 <MX_TIM4_Init>
	if (imu_init(&hi2c2) == IMU_SUCCESS) {
 8004a94:	482b      	ldr	r0, [pc, #172]	; (8004b44 <main+0xd0>)
 8004a96:	f7fc fac7 	bl	8001028 <imu_init>
 8004a9a:	b908      	cbnz	r0, 8004aa0 <main+0x2c>
		imu_calibrate();
 8004a9c:	f7fd f87c 	bl	8001b98 <imu_calibrate>
	volatile int count = 0;
 8004aa0:	2500      	movs	r5, #0
 8004aa2:	9501      	str	r5, [sp, #4]
	HAL_TIM_Base_Start_IT(&htim3); //Start timer 3 in interrupt mode
 8004aa4:	4828      	ldr	r0, [pc, #160]	; (8004b48 <main+0xd4>)
 8004aa6:	f7ff f932 	bl	8003d0e <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); //Start up PWM
 8004aaa:	4c28      	ldr	r4, [pc, #160]	; (8004b4c <main+0xd8>)
 8004aac:	4629      	mov	r1, r5
 8004aae:	4620      	mov	r0, r4
 8004ab0:	f7ff fbaa 	bl	8004208 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_2); //Start up PWM
 8004ab4:	2104      	movs	r1, #4
 8004ab6:	4620      	mov	r0, r4
 8004ab8:	f7ff fba6 	bl	8004208 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_3); //Start up PWM
 8004abc:	2108      	movs	r1, #8
 8004abe:	4620      	mov	r0, r4
 8004ac0:	f7ff fba2 	bl	8004208 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_4); //Start up PWM
 8004ac4:	210c      	movs	r1, #12
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	f7ff fb9e 	bl	8004208 <HAL_TIM_PWM_Start_IT>
	PWM1_Set(ESC_MIN + 200); //Send lowest value (125us pulse)
 8004acc:	f240 40ec 	movw	r0, #1260	; 0x4ec
 8004ad0:	f7ff ffb8 	bl	8004a44 <PWM1_Set>
	PWM2_Set(ESC_MIN + 200); //Send lowest value (125us pulse)
 8004ad4:	f240 40ec 	movw	r0, #1260	; 0x4ec
 8004ad8:	f7ff ffba 	bl	8004a50 <PWM2_Set>
	PWM3_Set(ESC_MIN + 200); //Send lowest value (125us pulse)
 8004adc:	f240 40ec 	movw	r0, #1260	; 0x4ec
 8004ae0:	f7ff ffbc 	bl	8004a5c <PWM3_Set>
	PWM4_Set(ESC_MIN + 200); //Send lowest value (125us pulse)
 8004ae4:	f240 40ec 	movw	r0, #1260	; 0x4ec
 8004ae8:	f7ff ffbe 	bl	8004a68 <PWM4_Set>
		main_loop = 1;
 8004aec:	4b18      	ldr	r3, [pc, #96]	; (8004b50 <main+0xdc>)
 8004aee:	2201      	movs	r2, #1
 8004af0:	701a      	strb	r2, [r3, #0]
		if (getRPY_flag) {
 8004af2:	4b18      	ldr	r3, [pc, #96]	; (8004b54 <main+0xe0>)
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f8      	beq.n	8004aec <main+0x78>
			count = htim3.Instance->CNT; //read TIM3 counter value
 8004afa:	4c13      	ldr	r4, [pc, #76]	; (8004b48 <main+0xd4>)
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b00:	9201      	str	r2, [sp, #4]
			timer1 = htim3.Instance->CNT;
 8004b02:	6a5d      	ldr	r5, [r3, #36]	; 0x24
			calc_RollPitchYaw(count);
 8004b04:	9801      	ldr	r0, [sp, #4]
 8004b06:	f7fd fb0b 	bl	8002120 <calc_RollPitchYaw>
			timer2 = htim3.Instance->CNT;
 8004b0a:	6823      	ldr	r3, [r4, #0]
 8004b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
			difference = timer2 - timer1;
 8004b0e:	1b5b      	subs	r3, r3, r5
 8004b10:	9300      	str	r3, [sp, #0]
			imu_roll = get_roll();
 8004b12:	f7fc fa21 	bl	8000f58 <get_roll>
 8004b16:	4d10      	ldr	r5, [pc, #64]	; (8004b58 <main+0xe4>)
 8004b18:	ed85 0a00 	vstr	s0, [r5]
			imu_pitch = get_pitch();
 8004b1c:	f7fc fa22 	bl	8000f64 <get_pitch>
 8004b20:	4b0e      	ldr	r3, [pc, #56]	; (8004b5c <main+0xe8>)
 8004b22:	ed83 0a00 	vstr	s0, [r3]
			count = htim3.Instance->CNT;
 8004b26:	6823      	ldr	r3, [r4, #0]
 8004b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2a:	9301      	str	r3, [sp, #4]
			pid_output_roll = pid_calculate_roll(imu_roll, count);
 8004b2c:	9801      	ldr	r0, [sp, #4]
 8004b2e:	ed95 0a00 	vldr	s0, [r5]
 8004b32:	f7fd fd4d 	bl	80025d0 <pid_calculate_roll>
 8004b36:	4b0a      	ldr	r3, [pc, #40]	; (8004b60 <main+0xec>)
 8004b38:	ed83 0a00 	vstr	s0, [r3]
			getRPY_flag = 0;
 8004b3c:	4b05      	ldr	r3, [pc, #20]	; (8004b54 <main+0xe0>)
 8004b3e:	2200      	movs	r2, #0
 8004b40:	701a      	strb	r2, [r3, #0]
 8004b42:	e7d3      	b.n	8004aec <main+0x78>
 8004b44:	200002e0 	.word	0x200002e0
 8004b48:	20000428 	.word	0x20000428
 8004b4c:	200003e8 	.word	0x200003e8
 8004b50:	200002a9 	.word	0x200002a9
 8004b54:	200002a8 	.word	0x200002a8
 8004b58:	20000468 	.word	0x20000468
 8004b5c:	2000046c 	.word	0x2000046c
 8004b60:	200002ac 	.word	0x200002ac

08004b64 <HAL_TIM_PWM_PulseFinishedCallback>:

//This is called when each PWM pulse finishes, ie the falling edge of each pulse
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {

	if (pulse_count < PULSE_DIV) {
 8004b64:	4b66      	ldr	r3, [pc, #408]	; (8004d00 <HAL_TIM_PWM_PulseFinishedCallback+0x19c>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2b06      	cmp	r3, #6
 8004b6a:	dc0b      	bgt.n	8004b84 <HAL_TIM_PWM_PulseFinishedCallback+0x20>
		pulse_count++;
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	4a64      	ldr	r2, [pc, #400]	; (8004d00 <HAL_TIM_PWM_PulseFinishedCallback+0x19c>)
 8004b70:	6013      	str	r3, [r2, #0]
		//After n pulses reset to 0
		pulse_count = 0;
	}

	//Pulse count = 0, first pulse sent, begin calculating RPY
	if (htim->Instance == TIM4 && pulse_count == 0 && main_loop) {
 8004b72:	6802      	ldr	r2, [r0, #0]
 8004b74:	4b63      	ldr	r3, [pc, #396]	; (8004d04 <HAL_TIM_PWM_PulseFinishedCallback+0x1a0>)
 8004b76:	429a      	cmp	r2, r3
 8004b78:	d008      	beq.n	8004b8c <HAL_TIM_PWM_PulseFinishedCallback+0x28>
		getRPY_flag = 1;
	}

	//Last pulse before setting new value, load new value into registers
	if (htim->Instance == TIM4 && pulse_count == PULSE_DIV - 1 && main_loop) {
 8004b7a:	6802      	ldr	r2, [r0, #0]
 8004b7c:	4b61      	ldr	r3, [pc, #388]	; (8004d04 <HAL_TIM_PWM_PulseFinishedCallback+0x1a0>)
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d010      	beq.n	8004ba4 <HAL_TIM_PWM_PulseFinishedCallback+0x40>
 8004b82:	4770      	bx	lr
		pulse_count = 0;
 8004b84:	4b5e      	ldr	r3, [pc, #376]	; (8004d00 <HAL_TIM_PWM_PulseFinishedCallback+0x19c>)
 8004b86:	2200      	movs	r2, #0
 8004b88:	601a      	str	r2, [r3, #0]
 8004b8a:	e7f2      	b.n	8004b72 <HAL_TIM_PWM_PulseFinishedCallback+0xe>
	if (htim->Instance == TIM4 && pulse_count == 0 && main_loop) {
 8004b8c:	4b5c      	ldr	r3, [pc, #368]	; (8004d00 <HAL_TIM_PWM_PulseFinishedCallback+0x19c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f2      	bne.n	8004b7a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
 8004b94:	4b5c      	ldr	r3, [pc, #368]	; (8004d08 <HAL_TIM_PWM_PulseFinishedCallback+0x1a4>)
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d0ee      	beq.n	8004b7a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
		getRPY_flag = 1;
 8004b9c:	4b5b      	ldr	r3, [pc, #364]	; (8004d0c <HAL_TIM_PWM_PulseFinishedCallback+0x1a8>)
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	e7ea      	b.n	8004b7a <HAL_TIM_PWM_PulseFinishedCallback+0x16>
	if (htim->Instance == TIM4 && pulse_count == PULSE_DIV - 1 && main_loop) {
 8004ba4:	4b56      	ldr	r3, [pc, #344]	; (8004d00 <HAL_TIM_PWM_PulseFinishedCallback+0x19c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2b06      	cmp	r3, #6
 8004baa:	d1ea      	bne.n	8004b82 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
 8004bac:	4b56      	ldr	r3, [pc, #344]	; (8004d08 <HAL_TIM_PWM_PulseFinishedCallback+0x1a4>)
 8004bae:	781b      	ldrb	r3, [r3, #0]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0e6      	beq.n	8004b82 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8004bb4:	b510      	push	{r4, lr}

		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0); //Does this go high/low?
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	4855      	ldr	r0, [pc, #340]	; (8004d10 <HAL_TIM_PWM_PulseFinishedCallback+0x1ac>)
 8004bba:	f7fd ff2b 	bl	8002a14 <HAL_GPIO_TogglePin>

		esc1_total = ESC_MIN + esc1_throttle - pid_output_roll;
 8004bbe:	4b55      	ldr	r3, [pc, #340]	; (8004d14 <HAL_TIM_PWM_PulseFinishedCallback+0x1b0>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004bc6:	ee07 3a10 	vmov	s14, r3
 8004bca:	4b53      	ldr	r3, [pc, #332]	; (8004d18 <HAL_TIM_PWM_PulseFinishedCallback+0x1b4>)
 8004bcc:	edd3 6a00 	vldr	s13, [r3]
 8004bd0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004bd4:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004bd8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004bdc:	ee17 0a90 	vmov	r0, s15
 8004be0:	4b4e      	ldr	r3, [pc, #312]	; (8004d1c <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8004be2:	edc3 7a00 	vstr	s15, [r3]
		esc2_total = ESC_MIN + esc2_throttle - pid_output_roll;
 8004be6:	4b4e      	ldr	r3, [pc, #312]	; (8004d20 <HAL_TIM_PWM_PulseFinishedCallback+0x1bc>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004bee:	ee07 3a10 	vmov	s14, r3
 8004bf2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004bf6:	ee37 7a66 	vsub.f32	s14, s14, s13
 8004bfa:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004bfe:	ee17 1a90 	vmov	r1, s15
 8004c02:	4b48      	ldr	r3, [pc, #288]	; (8004d24 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 8004c04:	edc3 7a00 	vstr	s15, [r3]
		esc3_total = ESC_MIN + esc3_throttle + pid_output_roll;
 8004c08:	4b47      	ldr	r3, [pc, #284]	; (8004d28 <HAL_TIM_PWM_PulseFinishedCallback+0x1c4>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004c10:	ee07 3a10 	vmov	s14, r3
 8004c14:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004c18:	ee37 7a26 	vadd.f32	s14, s14, s13
 8004c1c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8004c20:	ee17 2a90 	vmov	r2, s15
 8004c24:	4b41      	ldr	r3, [pc, #260]	; (8004d2c <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 8004c26:	edc3 7a00 	vstr	s15, [r3]
		esc4_total = ESC_MIN + esc4_throttle + pid_output_roll;
 8004c2a:	4b41      	ldr	r3, [pc, #260]	; (8004d30 <HAL_TIM_PWM_PulseFinishedCallback+0x1cc>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f203 4324 	addw	r3, r3, #1060	; 0x424
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004c42:	ee17 3a90 	vmov	r3, s15
 8004c46:	4c3b      	ldr	r4, [pc, #236]	; (8004d34 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 8004c48:	edc4 7a00 	vstr	s15, [r4]

		//Clip PWM values to make sure they don't go over range
		if (esc1_total < ESC_MIN) {
 8004c4c:	f240 4423 	movw	r4, #1059	; 0x423
 8004c50:	42a0      	cmp	r0, r4
 8004c52:	dc03      	bgt.n	8004c5c <HAL_TIM_PWM_PulseFinishedCallback+0xf8>
			esc1_total = ESC_MIN;
 8004c54:	4831      	ldr	r0, [pc, #196]	; (8004d1c <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8004c56:	f240 4424 	movw	r4, #1060	; 0x424
 8004c5a:	6004      	str	r4, [r0, #0]
		}
		if (esc1_total > ESC_MAX) {
 8004c5c:	482f      	ldr	r0, [pc, #188]	; (8004d1c <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8004c5e:	6804      	ldr	r4, [r0, #0]
 8004c60:	f640 0052 	movw	r0, #2130	; 0x852
 8004c64:	4284      	cmp	r4, r0
 8004c66:	dd03      	ble.n	8004c70 <HAL_TIM_PWM_PulseFinishedCallback+0x10c>
			esc1_total = ESC_MAX;
 8004c68:	482c      	ldr	r0, [pc, #176]	; (8004d1c <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8004c6a:	f640 0452 	movw	r4, #2130	; 0x852
 8004c6e:	6004      	str	r4, [r0, #0]
		}
		if (esc2_total < ESC_MIN) {
 8004c70:	f240 4023 	movw	r0, #1059	; 0x423
 8004c74:	4281      	cmp	r1, r0
 8004c76:	dc03      	bgt.n	8004c80 <HAL_TIM_PWM_PulseFinishedCallback+0x11c>
			esc2_total = ESC_MIN;
 8004c78:	492a      	ldr	r1, [pc, #168]	; (8004d24 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 8004c7a:	f240 4024 	movw	r0, #1060	; 0x424
 8004c7e:	6008      	str	r0, [r1, #0]
		}
		if (esc2_total > ESC_MAX) {
 8004c80:	4928      	ldr	r1, [pc, #160]	; (8004d24 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 8004c82:	6808      	ldr	r0, [r1, #0]
 8004c84:	f640 0152 	movw	r1, #2130	; 0x852
 8004c88:	4288      	cmp	r0, r1
 8004c8a:	dd03      	ble.n	8004c94 <HAL_TIM_PWM_PulseFinishedCallback+0x130>
			esc2_total = ESC_MAX;
 8004c8c:	4925      	ldr	r1, [pc, #148]	; (8004d24 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 8004c8e:	f640 0052 	movw	r0, #2130	; 0x852
 8004c92:	6008      	str	r0, [r1, #0]
		}
		if (esc3_total < ESC_MIN) {
 8004c94:	f240 4123 	movw	r1, #1059	; 0x423
 8004c98:	428a      	cmp	r2, r1
 8004c9a:	dc03      	bgt.n	8004ca4 <HAL_TIM_PWM_PulseFinishedCallback+0x140>
			esc3_total = ESC_MIN;
 8004c9c:	4a23      	ldr	r2, [pc, #140]	; (8004d2c <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 8004c9e:	f240 4124 	movw	r1, #1060	; 0x424
 8004ca2:	6011      	str	r1, [r2, #0]
		}
		if (esc3_total > ESC_MAX) {
 8004ca4:	4a21      	ldr	r2, [pc, #132]	; (8004d2c <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 8004ca6:	6811      	ldr	r1, [r2, #0]
 8004ca8:	f640 0252 	movw	r2, #2130	; 0x852
 8004cac:	4291      	cmp	r1, r2
 8004cae:	dd03      	ble.n	8004cb8 <HAL_TIM_PWM_PulseFinishedCallback+0x154>
			esc3_total = ESC_MAX;
 8004cb0:	4a1e      	ldr	r2, [pc, #120]	; (8004d2c <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 8004cb2:	f640 0152 	movw	r1, #2130	; 0x852
 8004cb6:	6011      	str	r1, [r2, #0]
		}
		if (esc4_total < ESC_MIN) {
 8004cb8:	f240 4223 	movw	r2, #1059	; 0x423
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	dc03      	bgt.n	8004cc8 <HAL_TIM_PWM_PulseFinishedCallback+0x164>
			esc4_total = ESC_MIN;
 8004cc0:	4b1c      	ldr	r3, [pc, #112]	; (8004d34 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 8004cc2:	f240 4224 	movw	r2, #1060	; 0x424
 8004cc6:	601a      	str	r2, [r3, #0]
		}
		if (esc4_total > ESC_MAX) {
 8004cc8:	4b1a      	ldr	r3, [pc, #104]	; (8004d34 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	f640 0352 	movw	r3, #2130	; 0x852
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	dd03      	ble.n	8004cdc <HAL_TIM_PWM_PulseFinishedCallback+0x178>
			esc4_total = ESC_MAX;
 8004cd4:	4b17      	ldr	r3, [pc, #92]	; (8004d34 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 8004cd6:	f640 0252 	movw	r2, #2130	; 0x852
 8004cda:	601a      	str	r2, [r3, #0]
		}

		PWM1_Set(esc1_total); //PWM1 = Back left, CW
 8004cdc:	4b0f      	ldr	r3, [pc, #60]	; (8004d1c <HAL_TIM_PWM_PulseFinishedCallback+0x1b8>)
 8004cde:	8818      	ldrh	r0, [r3, #0]
 8004ce0:	f7ff feb0 	bl	8004a44 <PWM1_Set>
		PWM2_Set(esc2_total); //PWM2 = Front left, CCW
 8004ce4:	4b0f      	ldr	r3, [pc, #60]	; (8004d24 <HAL_TIM_PWM_PulseFinishedCallback+0x1c0>)
 8004ce6:	8818      	ldrh	r0, [r3, #0]
 8004ce8:	f7ff feb2 	bl	8004a50 <PWM2_Set>
		PWM3_Set(esc3_total); //PWM3 = Back right, CCW
 8004cec:	4b0f      	ldr	r3, [pc, #60]	; (8004d2c <HAL_TIM_PWM_PulseFinishedCallback+0x1c8>)
 8004cee:	8818      	ldrh	r0, [r3, #0]
 8004cf0:	f7ff feb4 	bl	8004a5c <PWM3_Set>
		PWM4_Set(esc4_total); //PWM4 = Front right, CW
 8004cf4:	4b0f      	ldr	r3, [pc, #60]	; (8004d34 <HAL_TIM_PWM_PulseFinishedCallback+0x1d0>)
 8004cf6:	8818      	ldrh	r0, [r3, #0]
 8004cf8:	f7ff feb6 	bl	8004a68 <PWM4_Set>
	}
}
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	bf00      	nop
 8004d00:	200002b0 	.word	0x200002b0
 8004d04:	40000800 	.word	0x40000800
 8004d08:	200002a9 	.word	0x200002a9
 8004d0c:	200002a8 	.word	0x200002a8
 8004d10:	40020800 	.word	0x40020800
 8004d14:	20000038 	.word	0x20000038
 8004d18:	200002ac 	.word	0x200002ac
 8004d1c:	20000298 	.word	0x20000298
 8004d20:	2000003c 	.word	0x2000003c
 8004d24:	2000029c 	.word	0x2000029c
 8004d28:	20000040 	.word	0x20000040
 8004d2c:	200002a0 	.word	0x200002a0
 8004d30:	20000044 	.word	0x20000044
 8004d34:	200002a4 	.word	0x200002a4

08004d38 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d38:	b500      	push	{lr}
 8004d3a:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d3c:	2100      	movs	r1, #0
 8004d3e:	9100      	str	r1, [sp, #0]
 8004d40:	4b0c      	ldr	r3, [pc, #48]	; (8004d74 <HAL_MspInit+0x3c>)
 8004d42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004d48:	645a      	str	r2, [r3, #68]	; 0x44
 8004d4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d4c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004d50:	9200      	str	r2, [sp, #0]
 8004d52:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d54:	9101      	str	r1, [sp, #4]
 8004d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d58:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004d5c:	641a      	str	r2, [r3, #64]	; 0x40
 8004d5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d60:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d64:	9301      	str	r3, [sp, #4]
 8004d66:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004d68:	2007      	movs	r0, #7
 8004d6a:	f7fd fd11 	bl	8002790 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004d6e:	b003      	add	sp, #12
 8004d70:	f85d fb04 	ldr.w	pc, [sp], #4
 8004d74:	40023800 	.word	0x40023800

08004d78 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004d7c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d7e:	2300      	movs	r3, #0
 8004d80:	9303      	str	r3, [sp, #12]
 8004d82:	9304      	str	r3, [sp, #16]
 8004d84:	9305      	str	r3, [sp, #20]
 8004d86:	9306      	str	r3, [sp, #24]
 8004d88:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C2)
 8004d8a:	6802      	ldr	r2, [r0, #0]
 8004d8c:	4b1e      	ldr	r3, [pc, #120]	; (8004e08 <HAL_I2C_MspInit+0x90>)
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d002      	beq.n	8004d98 <HAL_I2C_MspInit+0x20>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8004d92:	b009      	add	sp, #36	; 0x24
 8004d94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d98:	2500      	movs	r5, #0
 8004d9a:	9501      	str	r5, [sp, #4]
 8004d9c:	4c1b      	ldr	r4, [pc, #108]	; (8004e0c <HAL_I2C_MspInit+0x94>)
 8004d9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004da0:	f043 0302 	orr.w	r3, r3, #2
 8004da4:	6323      	str	r3, [r4, #48]	; 0x30
 8004da6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004da8:	f003 0302 	and.w	r3, r3, #2
 8004dac:	9301      	str	r3, [sp, #4]
 8004dae:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004db0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004db4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004db6:	f04f 0912 	mov.w	r9, #18
 8004dba:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dbe:	f04f 0801 	mov.w	r8, #1
 8004dc2:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dc6:	2703      	movs	r7, #3
 8004dc8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004dca:	2304      	movs	r3, #4
 8004dcc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dce:	4e10      	ldr	r6, [pc, #64]	; (8004e10 <HAL_I2C_MspInit+0x98>)
 8004dd0:	a903      	add	r1, sp, #12
 8004dd2:	4630      	mov	r0, r6
 8004dd4:	f7fd fd46 	bl	8002864 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004dd8:	2308      	movs	r3, #8
 8004dda:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ddc:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004de0:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004de4:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8004de6:	2309      	movs	r3, #9
 8004de8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dea:	a903      	add	r1, sp, #12
 8004dec:	4630      	mov	r0, r6
 8004dee:	f7fd fd39 	bl	8002864 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004df2:	9502      	str	r5, [sp, #8]
 8004df4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004df6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004dfa:	6423      	str	r3, [r4, #64]	; 0x40
 8004dfc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004dfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e02:	9302      	str	r3, [sp, #8]
 8004e04:	9b02      	ldr	r3, [sp, #8]
}
 8004e06:	e7c4      	b.n	8004d92 <HAL_I2C_MspInit+0x1a>
 8004e08:	40005800 	.word	0x40005800
 8004e0c:	40023800 	.word	0x40023800
 8004e10:	40020400 	.word	0x40020400

08004e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004e14:	b500      	push	{lr}
 8004e16:	b083      	sub	sp, #12
  if(htim_base->Instance==TIM3)
 8004e18:	6803      	ldr	r3, [r0, #0]
 8004e1a:	4a18      	ldr	r2, [pc, #96]	; (8004e7c <HAL_TIM_Base_MspInit+0x68>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d005      	beq.n	8004e2c <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM4)
 8004e20:	4a17      	ldr	r2, [pc, #92]	; (8004e80 <HAL_TIM_Base_MspInit+0x6c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d016      	beq.n	8004e54 <HAL_TIM_Base_MspInit+0x40>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004e26:	b003      	add	sp, #12
 8004e28:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e2c:	2100      	movs	r1, #0
 8004e2e:	9100      	str	r1, [sp, #0]
 8004e30:	4b14      	ldr	r3, [pc, #80]	; (8004e84 <HAL_TIM_Base_MspInit+0x70>)
 8004e32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e34:	f042 0202 	orr.w	r2, r2, #2
 8004e38:	641a      	str	r2, [r3, #64]	; 0x40
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e3c:	f003 0302 	and.w	r3, r3, #2
 8004e40:	9300      	str	r3, [sp, #0]
 8004e42:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004e44:	460a      	mov	r2, r1
 8004e46:	201d      	movs	r0, #29
 8004e48:	f7fd fcb4 	bl	80027b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004e4c:	201d      	movs	r0, #29
 8004e4e:	f7fd fce5 	bl	800281c <HAL_NVIC_EnableIRQ>
 8004e52:	e7e8      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004e54:	2100      	movs	r1, #0
 8004e56:	9101      	str	r1, [sp, #4]
 8004e58:	4b0a      	ldr	r3, [pc, #40]	; (8004e84 <HAL_TIM_Base_MspInit+0x70>)
 8004e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004e5c:	f042 0204 	orr.w	r2, r2, #4
 8004e60:	641a      	str	r2, [r3, #64]	; 0x40
 8004e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e64:	f003 0304 	and.w	r3, r3, #4
 8004e68:	9301      	str	r3, [sp, #4]
 8004e6a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004e6c:	460a      	mov	r2, r1
 8004e6e:	201e      	movs	r0, #30
 8004e70:	f7fd fca0 	bl	80027b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004e74:	201e      	movs	r0, #30
 8004e76:	f7fd fcd1 	bl	800281c <HAL_NVIC_EnableIRQ>
}
 8004e7a:	e7d4      	b.n	8004e26 <HAL_TIM_Base_MspInit+0x12>
 8004e7c:	40000400 	.word	0x40000400
 8004e80:	40000800 	.word	0x40000800
 8004e84:	40023800 	.word	0x40023800

08004e88 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004e88:	b500      	push	{lr}
 8004e8a:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	9301      	str	r3, [sp, #4]
 8004e90:	9302      	str	r3, [sp, #8]
 8004e92:	9303      	str	r3, [sp, #12]
 8004e94:	9304      	str	r3, [sp, #16]
 8004e96:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM4)
 8004e98:	6802      	ldr	r2, [r0, #0]
 8004e9a:	4b0e      	ldr	r3, [pc, #56]	; (8004ed4 <HAL_TIM_MspPostInit+0x4c>)
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d002      	beq.n	8004ea6 <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8004ea0:	b007      	add	sp, #28
 8004ea2:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <HAL_TIM_MspPostInit+0x50>)
 8004eac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004eae:	f042 0202 	orr.w	r2, r2, #2
 8004eb2:	631a      	str	r2, [r3, #48]	; 0x30
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eb6:	f003 0302 	and.w	r3, r3, #2
 8004eba:	9300      	str	r3, [sp, #0]
 8004ebc:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8004ebe:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8004ec2:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ec4:	2302      	movs	r3, #2
 8004ec6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004ec8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004eca:	a901      	add	r1, sp, #4
 8004ecc:	4803      	ldr	r0, [pc, #12]	; (8004edc <HAL_TIM_MspPostInit+0x54>)
 8004ece:	f7fd fcc9 	bl	8002864 <HAL_GPIO_Init>
}
 8004ed2:	e7e5      	b.n	8004ea0 <HAL_TIM_MspPostInit+0x18>
 8004ed4:	40000800 	.word	0x40000800
 8004ed8:	40023800 	.word	0x40023800
 8004edc:	40020400 	.word	0x40020400

08004ee0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004ee0:	b500      	push	{lr}
 8004ee2:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	9303      	str	r3, [sp, #12]
 8004ee8:	9304      	str	r3, [sp, #16]
 8004eea:	9305      	str	r3, [sp, #20]
 8004eec:	9306      	str	r3, [sp, #24]
 8004eee:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART2)
 8004ef0:	6802      	ldr	r2, [r0, #0]
 8004ef2:	4b16      	ldr	r3, [pc, #88]	; (8004f4c <HAL_UART_MspInit+0x6c>)
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d002      	beq.n	8004efe <HAL_UART_MspInit+0x1e>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004ef8:	b009      	add	sp, #36	; 0x24
 8004efa:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART2_CLK_ENABLE();
 8004efe:	2100      	movs	r1, #0
 8004f00:	9101      	str	r1, [sp, #4]
 8004f02:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8004f06:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f08:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004f0c:	641a      	str	r2, [r3, #64]	; 0x40
 8004f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f10:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004f14:	9201      	str	r2, [sp, #4]
 8004f16:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f18:	9102      	str	r1, [sp, #8]
 8004f1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f1c:	f042 0201 	orr.w	r2, r2, #1
 8004f20:	631a      	str	r2, [r3, #48]	; 0x30
 8004f22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f24:	f003 0301 	and.w	r3, r3, #1
 8004f28:	9302      	str	r3, [sp, #8]
 8004f2a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004f2c:	230c      	movs	r3, #12
 8004f2e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f30:	2302      	movs	r3, #2
 8004f32:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004f34:	2301      	movs	r3, #1
 8004f36:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004f3c:	2307      	movs	r3, #7
 8004f3e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f40:	a903      	add	r1, sp, #12
 8004f42:	4803      	ldr	r0, [pc, #12]	; (8004f50 <HAL_UART_MspInit+0x70>)
 8004f44:	f7fd fc8e 	bl	8002864 <HAL_GPIO_Init>
}
 8004f48:	e7d6      	b.n	8004ef8 <HAL_UART_MspInit+0x18>
 8004f4a:	bf00      	nop
 8004f4c:	40004400 	.word	0x40004400
 8004f50:	40020000 	.word	0x40020000

08004f54 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004f54:	4770      	bx	lr

08004f56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f56:	e7fe      	b.n	8004f56 <HardFault_Handler>

08004f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f58:	e7fe      	b.n	8004f58 <MemManage_Handler>

08004f5a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f5a:	e7fe      	b.n	8004f5a <BusFault_Handler>

08004f5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f5c:	e7fe      	b.n	8004f5c <UsageFault_Handler>

08004f5e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f5e:	4770      	bx	lr

08004f60 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f60:	4770      	bx	lr

08004f62 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f62:	4770      	bx	lr

08004f64 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f64:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f66:	f7fd fbed 	bl	8002744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f6a:	bd08      	pop	{r3, pc}

08004f6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004f6c:	b508      	push	{r3, lr}
	//flash led??
	//HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); //Toggle LED on if so


	//printftest();
	timer_reset();
 8004f6e:	f7fb ffff 	bl	8000f70 <timer_reset>

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004f72:	4802      	ldr	r0, [pc, #8]	; (8004f7c <TIM3_IRQHandler+0x10>)
 8004f74:	f7fe fee1 	bl	8003d3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004f78:	bd08      	pop	{r3, pc}
 8004f7a:	bf00      	nop
 8004f7c:	20000428 	.word	0x20000428

08004f80 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004f80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */
	 //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_0);

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004f82:	4802      	ldr	r0, [pc, #8]	; (8004f8c <TIM4_IRQHandler+0xc>)
 8004f84:	f7fe fed9 	bl	8003d3a <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004f88:	bd08      	pop	{r3, pc}
 8004f8a:	bf00      	nop
 8004f8c:	200003e8 	.word	0x200003e8

08004f90 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004f90:	b570      	push	{r4, r5, r6, lr}
 8004f92:	460d      	mov	r5, r1
 8004f94:	4616      	mov	r6, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004f96:	2400      	movs	r4, #0
 8004f98:	e004      	b.n	8004fa4 <_read+0x14>
	{
		*ptr++ = __io_getchar();
 8004f9a:	f3af 8000 	nop.w
 8004f9e:	7028      	strb	r0, [r5, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa0:	3401      	adds	r4, #1
		*ptr++ = __io_getchar();
 8004fa2:	3501      	adds	r5, #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004fa4:	42b4      	cmp	r4, r6
 8004fa6:	dbf8      	blt.n	8004f9a <_read+0xa>
	}

return len;
}
 8004fa8:	4630      	mov	r0, r6
 8004faa:	bd70      	pop	{r4, r5, r6, pc}

08004fac <_close>:
}

int _close(int file)
{
	return -1;
}
 8004fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004fb0:	4770      	bx	lr

08004fb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004fb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fb6:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004fb8:	2000      	movs	r0, #0
 8004fba:	4770      	bx	lr

08004fbc <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004fbc:	2001      	movs	r0, #1
 8004fbe:	4770      	bx	lr

08004fc0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004fc0:	2000      	movs	r0, #0
 8004fc2:	4770      	bx	lr

08004fc4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004fc4:	b508      	push	{r3, lr}
 8004fc6:	4603      	mov	r3, r0
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004fc8:	4a0b      	ldr	r2, [pc, #44]	; (8004ff8 <_sbrk+0x34>)
 8004fca:	6812      	ldr	r2, [r2, #0]
 8004fcc:	b142      	cbz	r2, 8004fe0 <_sbrk+0x1c>
		heap_end = &end;

	prev_heap_end = heap_end;
 8004fce:	4a0a      	ldr	r2, [pc, #40]	; (8004ff8 <_sbrk+0x34>)
 8004fd0:	6810      	ldr	r0, [r2, #0]
	if (heap_end + incr > stack_ptr)
 8004fd2:	4403      	add	r3, r0
 8004fd4:	466a      	mov	r2, sp
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d806      	bhi.n	8004fe8 <_sbrk+0x24>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8004fda:	4a07      	ldr	r2, [pc, #28]	; (8004ff8 <_sbrk+0x34>)
 8004fdc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8004fde:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8004fe0:	4a05      	ldr	r2, [pc, #20]	; (8004ff8 <_sbrk+0x34>)
 8004fe2:	4906      	ldr	r1, [pc, #24]	; (8004ffc <_sbrk+0x38>)
 8004fe4:	6011      	str	r1, [r2, #0]
 8004fe6:	e7f2      	b.n	8004fce <_sbrk+0xa>
		errno = ENOMEM;
 8004fe8:	f000 f85a 	bl	80050a0 <__errno>
 8004fec:	230c      	movs	r3, #12
 8004fee:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004ff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ff4:	e7f3      	b.n	8004fde <_sbrk+0x1a>
 8004ff6:	bf00      	nop
 8004ff8:	200002b4 	.word	0x200002b4
 8004ffc:	20000478 	.word	0x20000478

08005000 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005000:	490f      	ldr	r1, [pc, #60]	; (8005040 <SystemInit+0x40>)
 8005002:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005006:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800500e:	4b0d      	ldr	r3, [pc, #52]	; (8005044 <SystemInit+0x44>)
 8005010:	681a      	ldr	r2, [r3, #0]
 8005012:	f042 0201 	orr.w	r2, r2, #1
 8005016:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005018:	2000      	movs	r0, #0
 800501a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8005022:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005026:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005028:	4a07      	ldr	r2, [pc, #28]	; (8005048 <SystemInit+0x48>)
 800502a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005032:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005034:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005036:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800503a:	608b      	str	r3, [r1, #8]
#endif
}
 800503c:	4770      	bx	lr
 800503e:	bf00      	nop
 8005040:	e000ed00 	.word	0xe000ed00
 8005044:	40023800 	.word	0x40023800
 8005048:	24003010 	.word	0x24003010

0800504c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800504c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005084 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005050:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005052:	e003      	b.n	800505c <LoopCopyDataInit>

08005054 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005054:	4b0c      	ldr	r3, [pc, #48]	; (8005088 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005056:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005058:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800505a:	3104      	adds	r1, #4

0800505c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800505c:	480b      	ldr	r0, [pc, #44]	; (800508c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800505e:	4b0c      	ldr	r3, [pc, #48]	; (8005090 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005060:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005062:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005064:	d3f6      	bcc.n	8005054 <CopyDataInit>
  ldr  r2, =_sbss
 8005066:	4a0b      	ldr	r2, [pc, #44]	; (8005094 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005068:	e002      	b.n	8005070 <LoopFillZerobss>

0800506a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800506a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800506c:	f842 3b04 	str.w	r3, [r2], #4

08005070 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005070:	4b09      	ldr	r3, [pc, #36]	; (8005098 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005072:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005074:	d3f9      	bcc.n	800506a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005076:	f7ff ffc3 	bl	8005000 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800507a:	f000 f817 	bl	80050ac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800507e:	f7ff fcf9 	bl	8004a74 <main>
  bx  lr    
 8005082:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8005084:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005088:	08009980 	.word	0x08009980
  ldr  r0, =_sdata
 800508c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005090:	20000220 	.word	0x20000220
  ldr  r2, =_sbss
 8005094:	20000220 	.word	0x20000220
  ldr  r3, = _ebss
 8005098:	20000474 	.word	0x20000474

0800509c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800509c:	e7fe      	b.n	800509c <ADC_IRQHandler>
	...

080050a0 <__errno>:
 80050a0:	4b01      	ldr	r3, [pc, #4]	; (80050a8 <__errno+0x8>)
 80050a2:	6818      	ldr	r0, [r3, #0]
 80050a4:	4770      	bx	lr
 80050a6:	bf00      	nop
 80050a8:	2000004c 	.word	0x2000004c

080050ac <__libc_init_array>:
 80050ac:	b570      	push	{r4, r5, r6, lr}
 80050ae:	4e0d      	ldr	r6, [pc, #52]	; (80050e4 <__libc_init_array+0x38>)
 80050b0:	4c0d      	ldr	r4, [pc, #52]	; (80050e8 <__libc_init_array+0x3c>)
 80050b2:	1ba4      	subs	r4, r4, r6
 80050b4:	10a4      	asrs	r4, r4, #2
 80050b6:	2500      	movs	r5, #0
 80050b8:	42a5      	cmp	r5, r4
 80050ba:	d109      	bne.n	80050d0 <__libc_init_array+0x24>
 80050bc:	4e0b      	ldr	r6, [pc, #44]	; (80050ec <__libc_init_array+0x40>)
 80050be:	4c0c      	ldr	r4, [pc, #48]	; (80050f0 <__libc_init_array+0x44>)
 80050c0:	f004 f948 	bl	8009354 <_init>
 80050c4:	1ba4      	subs	r4, r4, r6
 80050c6:	10a4      	asrs	r4, r4, #2
 80050c8:	2500      	movs	r5, #0
 80050ca:	42a5      	cmp	r5, r4
 80050cc:	d105      	bne.n	80050da <__libc_init_array+0x2e>
 80050ce:	bd70      	pop	{r4, r5, r6, pc}
 80050d0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80050d4:	4798      	blx	r3
 80050d6:	3501      	adds	r5, #1
 80050d8:	e7ee      	b.n	80050b8 <__libc_init_array+0xc>
 80050da:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80050de:	4798      	blx	r3
 80050e0:	3501      	adds	r5, #1
 80050e2:	e7f2      	b.n	80050ca <__libc_init_array+0x1e>
 80050e4:	08009978 	.word	0x08009978
 80050e8:	08009978 	.word	0x08009978
 80050ec:	08009978 	.word	0x08009978
 80050f0:	0800997c 	.word	0x0800997c

080050f4 <memset>:
 80050f4:	4402      	add	r2, r0
 80050f6:	4603      	mov	r3, r0
 80050f8:	4293      	cmp	r3, r2
 80050fa:	d100      	bne.n	80050fe <memset+0xa>
 80050fc:	4770      	bx	lr
 80050fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005102:	e7f9      	b.n	80050f8 <memset+0x4>

08005104 <__cvt>:
 8005104:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005108:	ec55 4b10 	vmov	r4, r5, d0
 800510c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800510e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005112:	2d00      	cmp	r5, #0
 8005114:	460e      	mov	r6, r1
 8005116:	4691      	mov	r9, r2
 8005118:	4619      	mov	r1, r3
 800511a:	bfb8      	it	lt
 800511c:	4622      	movlt	r2, r4
 800511e:	462b      	mov	r3, r5
 8005120:	f027 0720 	bic.w	r7, r7, #32
 8005124:	bfbb      	ittet	lt
 8005126:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800512a:	461d      	movlt	r5, r3
 800512c:	2300      	movge	r3, #0
 800512e:	232d      	movlt	r3, #45	; 0x2d
 8005130:	bfb8      	it	lt
 8005132:	4614      	movlt	r4, r2
 8005134:	2f46      	cmp	r7, #70	; 0x46
 8005136:	700b      	strb	r3, [r1, #0]
 8005138:	d004      	beq.n	8005144 <__cvt+0x40>
 800513a:	2f45      	cmp	r7, #69	; 0x45
 800513c:	d100      	bne.n	8005140 <__cvt+0x3c>
 800513e:	3601      	adds	r6, #1
 8005140:	2102      	movs	r1, #2
 8005142:	e000      	b.n	8005146 <__cvt+0x42>
 8005144:	2103      	movs	r1, #3
 8005146:	ab03      	add	r3, sp, #12
 8005148:	9301      	str	r3, [sp, #4]
 800514a:	ab02      	add	r3, sp, #8
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	4632      	mov	r2, r6
 8005150:	4653      	mov	r3, sl
 8005152:	ec45 4b10 	vmov	d0, r4, r5
 8005156:	f000 fdfb 	bl	8005d50 <_dtoa_r>
 800515a:	2f47      	cmp	r7, #71	; 0x47
 800515c:	4680      	mov	r8, r0
 800515e:	d102      	bne.n	8005166 <__cvt+0x62>
 8005160:	f019 0f01 	tst.w	r9, #1
 8005164:	d026      	beq.n	80051b4 <__cvt+0xb0>
 8005166:	2f46      	cmp	r7, #70	; 0x46
 8005168:	eb08 0906 	add.w	r9, r8, r6
 800516c:	d111      	bne.n	8005192 <__cvt+0x8e>
 800516e:	f898 3000 	ldrb.w	r3, [r8]
 8005172:	2b30      	cmp	r3, #48	; 0x30
 8005174:	d10a      	bne.n	800518c <__cvt+0x88>
 8005176:	2200      	movs	r2, #0
 8005178:	2300      	movs	r3, #0
 800517a:	4620      	mov	r0, r4
 800517c:	4629      	mov	r1, r5
 800517e:	f7fb fcab 	bl	8000ad8 <__aeabi_dcmpeq>
 8005182:	b918      	cbnz	r0, 800518c <__cvt+0x88>
 8005184:	f1c6 0601 	rsb	r6, r6, #1
 8005188:	f8ca 6000 	str.w	r6, [sl]
 800518c:	f8da 3000 	ldr.w	r3, [sl]
 8005190:	4499      	add	r9, r3
 8005192:	2200      	movs	r2, #0
 8005194:	2300      	movs	r3, #0
 8005196:	4620      	mov	r0, r4
 8005198:	4629      	mov	r1, r5
 800519a:	f7fb fc9d 	bl	8000ad8 <__aeabi_dcmpeq>
 800519e:	b938      	cbnz	r0, 80051b0 <__cvt+0xac>
 80051a0:	2230      	movs	r2, #48	; 0x30
 80051a2:	9b03      	ldr	r3, [sp, #12]
 80051a4:	454b      	cmp	r3, r9
 80051a6:	d205      	bcs.n	80051b4 <__cvt+0xb0>
 80051a8:	1c59      	adds	r1, r3, #1
 80051aa:	9103      	str	r1, [sp, #12]
 80051ac:	701a      	strb	r2, [r3, #0]
 80051ae:	e7f8      	b.n	80051a2 <__cvt+0x9e>
 80051b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80051b4:	9b03      	ldr	r3, [sp, #12]
 80051b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80051b8:	eba3 0308 	sub.w	r3, r3, r8
 80051bc:	4640      	mov	r0, r8
 80051be:	6013      	str	r3, [r2, #0]
 80051c0:	b004      	add	sp, #16
 80051c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080051c6 <__exponent>:
 80051c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051c8:	2900      	cmp	r1, #0
 80051ca:	4604      	mov	r4, r0
 80051cc:	bfba      	itte	lt
 80051ce:	4249      	neglt	r1, r1
 80051d0:	232d      	movlt	r3, #45	; 0x2d
 80051d2:	232b      	movge	r3, #43	; 0x2b
 80051d4:	2909      	cmp	r1, #9
 80051d6:	f804 2b02 	strb.w	r2, [r4], #2
 80051da:	7043      	strb	r3, [r0, #1]
 80051dc:	dd20      	ble.n	8005220 <__exponent+0x5a>
 80051de:	f10d 0307 	add.w	r3, sp, #7
 80051e2:	461f      	mov	r7, r3
 80051e4:	260a      	movs	r6, #10
 80051e6:	fb91 f5f6 	sdiv	r5, r1, r6
 80051ea:	fb06 1115 	mls	r1, r6, r5, r1
 80051ee:	3130      	adds	r1, #48	; 0x30
 80051f0:	2d09      	cmp	r5, #9
 80051f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80051f6:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80051fa:	4629      	mov	r1, r5
 80051fc:	dc09      	bgt.n	8005212 <__exponent+0x4c>
 80051fe:	3130      	adds	r1, #48	; 0x30
 8005200:	3b02      	subs	r3, #2
 8005202:	f802 1c01 	strb.w	r1, [r2, #-1]
 8005206:	42bb      	cmp	r3, r7
 8005208:	4622      	mov	r2, r4
 800520a:	d304      	bcc.n	8005216 <__exponent+0x50>
 800520c:	1a10      	subs	r0, r2, r0
 800520e:	b003      	add	sp, #12
 8005210:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005212:	4613      	mov	r3, r2
 8005214:	e7e7      	b.n	80051e6 <__exponent+0x20>
 8005216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800521a:	f804 2b01 	strb.w	r2, [r4], #1
 800521e:	e7f2      	b.n	8005206 <__exponent+0x40>
 8005220:	2330      	movs	r3, #48	; 0x30
 8005222:	4419      	add	r1, r3
 8005224:	7083      	strb	r3, [r0, #2]
 8005226:	1d02      	adds	r2, r0, #4
 8005228:	70c1      	strb	r1, [r0, #3]
 800522a:	e7ef      	b.n	800520c <__exponent+0x46>

0800522c <_printf_float>:
 800522c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005230:	b08d      	sub	sp, #52	; 0x34
 8005232:	460c      	mov	r4, r1
 8005234:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8005238:	4616      	mov	r6, r2
 800523a:	461f      	mov	r7, r3
 800523c:	4605      	mov	r5, r0
 800523e:	f001 fcb9 	bl	8006bb4 <_localeconv_r>
 8005242:	6803      	ldr	r3, [r0, #0]
 8005244:	9304      	str	r3, [sp, #16]
 8005246:	4618      	mov	r0, r3
 8005248:	f7fa ffca 	bl	80001e0 <strlen>
 800524c:	2300      	movs	r3, #0
 800524e:	930a      	str	r3, [sp, #40]	; 0x28
 8005250:	f8d8 3000 	ldr.w	r3, [r8]
 8005254:	9005      	str	r0, [sp, #20]
 8005256:	3307      	adds	r3, #7
 8005258:	f023 0307 	bic.w	r3, r3, #7
 800525c:	f103 0208 	add.w	r2, r3, #8
 8005260:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005264:	f8d4 b000 	ldr.w	fp, [r4]
 8005268:	f8c8 2000 	str.w	r2, [r8]
 800526c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005270:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005274:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005278:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800527c:	9307      	str	r3, [sp, #28]
 800527e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005282:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005286:	4ba7      	ldr	r3, [pc, #668]	; (8005524 <_printf_float+0x2f8>)
 8005288:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800528c:	f7fb fc56 	bl	8000b3c <__aeabi_dcmpun>
 8005290:	bb70      	cbnz	r0, 80052f0 <_printf_float+0xc4>
 8005292:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005296:	4ba3      	ldr	r3, [pc, #652]	; (8005524 <_printf_float+0x2f8>)
 8005298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800529c:	f7fb fc30 	bl	8000b00 <__aeabi_dcmple>
 80052a0:	bb30      	cbnz	r0, 80052f0 <_printf_float+0xc4>
 80052a2:	2200      	movs	r2, #0
 80052a4:	2300      	movs	r3, #0
 80052a6:	4640      	mov	r0, r8
 80052a8:	4649      	mov	r1, r9
 80052aa:	f7fb fc1f 	bl	8000aec <__aeabi_dcmplt>
 80052ae:	b110      	cbz	r0, 80052b6 <_printf_float+0x8a>
 80052b0:	232d      	movs	r3, #45	; 0x2d
 80052b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052b6:	4a9c      	ldr	r2, [pc, #624]	; (8005528 <_printf_float+0x2fc>)
 80052b8:	4b9c      	ldr	r3, [pc, #624]	; (800552c <_printf_float+0x300>)
 80052ba:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 80052be:	bf8c      	ite	hi
 80052c0:	4690      	movhi	r8, r2
 80052c2:	4698      	movls	r8, r3
 80052c4:	2303      	movs	r3, #3
 80052c6:	f02b 0204 	bic.w	r2, fp, #4
 80052ca:	6123      	str	r3, [r4, #16]
 80052cc:	6022      	str	r2, [r4, #0]
 80052ce:	f04f 0900 	mov.w	r9, #0
 80052d2:	9700      	str	r7, [sp, #0]
 80052d4:	4633      	mov	r3, r6
 80052d6:	aa0b      	add	r2, sp, #44	; 0x2c
 80052d8:	4621      	mov	r1, r4
 80052da:	4628      	mov	r0, r5
 80052dc:	f000 f9e6 	bl	80056ac <_printf_common>
 80052e0:	3001      	adds	r0, #1
 80052e2:	f040 808d 	bne.w	8005400 <_printf_float+0x1d4>
 80052e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052ea:	b00d      	add	sp, #52	; 0x34
 80052ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052f0:	4642      	mov	r2, r8
 80052f2:	464b      	mov	r3, r9
 80052f4:	4640      	mov	r0, r8
 80052f6:	4649      	mov	r1, r9
 80052f8:	f7fb fc20 	bl	8000b3c <__aeabi_dcmpun>
 80052fc:	b110      	cbz	r0, 8005304 <_printf_float+0xd8>
 80052fe:	4a8c      	ldr	r2, [pc, #560]	; (8005530 <_printf_float+0x304>)
 8005300:	4b8c      	ldr	r3, [pc, #560]	; (8005534 <_printf_float+0x308>)
 8005302:	e7da      	b.n	80052ba <_printf_float+0x8e>
 8005304:	6861      	ldr	r1, [r4, #4]
 8005306:	1c4b      	adds	r3, r1, #1
 8005308:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800530c:	a80a      	add	r0, sp, #40	; 0x28
 800530e:	d13e      	bne.n	800538e <_printf_float+0x162>
 8005310:	2306      	movs	r3, #6
 8005312:	6063      	str	r3, [r4, #4]
 8005314:	2300      	movs	r3, #0
 8005316:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800531a:	ab09      	add	r3, sp, #36	; 0x24
 800531c:	9300      	str	r3, [sp, #0]
 800531e:	ec49 8b10 	vmov	d0, r8, r9
 8005322:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005326:	6022      	str	r2, [r4, #0]
 8005328:	f8cd a004 	str.w	sl, [sp, #4]
 800532c:	6861      	ldr	r1, [r4, #4]
 800532e:	4628      	mov	r0, r5
 8005330:	f7ff fee8 	bl	8005104 <__cvt>
 8005334:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8005338:	2b47      	cmp	r3, #71	; 0x47
 800533a:	4680      	mov	r8, r0
 800533c:	d109      	bne.n	8005352 <_printf_float+0x126>
 800533e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005340:	1cd8      	adds	r0, r3, #3
 8005342:	db02      	blt.n	800534a <_printf_float+0x11e>
 8005344:	6862      	ldr	r2, [r4, #4]
 8005346:	4293      	cmp	r3, r2
 8005348:	dd47      	ble.n	80053da <_printf_float+0x1ae>
 800534a:	f1aa 0a02 	sub.w	sl, sl, #2
 800534e:	fa5f fa8a 	uxtb.w	sl, sl
 8005352:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8005356:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005358:	d824      	bhi.n	80053a4 <_printf_float+0x178>
 800535a:	3901      	subs	r1, #1
 800535c:	4652      	mov	r2, sl
 800535e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005362:	9109      	str	r1, [sp, #36]	; 0x24
 8005364:	f7ff ff2f 	bl	80051c6 <__exponent>
 8005368:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800536a:	1813      	adds	r3, r2, r0
 800536c:	2a01      	cmp	r2, #1
 800536e:	4681      	mov	r9, r0
 8005370:	6123      	str	r3, [r4, #16]
 8005372:	dc02      	bgt.n	800537a <_printf_float+0x14e>
 8005374:	6822      	ldr	r2, [r4, #0]
 8005376:	07d1      	lsls	r1, r2, #31
 8005378:	d501      	bpl.n	800537e <_printf_float+0x152>
 800537a:	3301      	adds	r3, #1
 800537c:	6123      	str	r3, [r4, #16]
 800537e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005382:	2b00      	cmp	r3, #0
 8005384:	d0a5      	beq.n	80052d2 <_printf_float+0xa6>
 8005386:	232d      	movs	r3, #45	; 0x2d
 8005388:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800538c:	e7a1      	b.n	80052d2 <_printf_float+0xa6>
 800538e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8005392:	f000 8177 	beq.w	8005684 <_printf_float+0x458>
 8005396:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800539a:	d1bb      	bne.n	8005314 <_printf_float+0xe8>
 800539c:	2900      	cmp	r1, #0
 800539e:	d1b9      	bne.n	8005314 <_printf_float+0xe8>
 80053a0:	2301      	movs	r3, #1
 80053a2:	e7b6      	b.n	8005312 <_printf_float+0xe6>
 80053a4:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 80053a8:	d119      	bne.n	80053de <_printf_float+0x1b2>
 80053aa:	2900      	cmp	r1, #0
 80053ac:	6863      	ldr	r3, [r4, #4]
 80053ae:	dd0c      	ble.n	80053ca <_printf_float+0x19e>
 80053b0:	6121      	str	r1, [r4, #16]
 80053b2:	b913      	cbnz	r3, 80053ba <_printf_float+0x18e>
 80053b4:	6822      	ldr	r2, [r4, #0]
 80053b6:	07d2      	lsls	r2, r2, #31
 80053b8:	d502      	bpl.n	80053c0 <_printf_float+0x194>
 80053ba:	3301      	adds	r3, #1
 80053bc:	440b      	add	r3, r1
 80053be:	6123      	str	r3, [r4, #16]
 80053c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80053c2:	65a3      	str	r3, [r4, #88]	; 0x58
 80053c4:	f04f 0900 	mov.w	r9, #0
 80053c8:	e7d9      	b.n	800537e <_printf_float+0x152>
 80053ca:	b913      	cbnz	r3, 80053d2 <_printf_float+0x1a6>
 80053cc:	6822      	ldr	r2, [r4, #0]
 80053ce:	07d0      	lsls	r0, r2, #31
 80053d0:	d501      	bpl.n	80053d6 <_printf_float+0x1aa>
 80053d2:	3302      	adds	r3, #2
 80053d4:	e7f3      	b.n	80053be <_printf_float+0x192>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e7f1      	b.n	80053be <_printf_float+0x192>
 80053da:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80053de:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80053e2:	4293      	cmp	r3, r2
 80053e4:	db05      	blt.n	80053f2 <_printf_float+0x1c6>
 80053e6:	6822      	ldr	r2, [r4, #0]
 80053e8:	6123      	str	r3, [r4, #16]
 80053ea:	07d1      	lsls	r1, r2, #31
 80053ec:	d5e8      	bpl.n	80053c0 <_printf_float+0x194>
 80053ee:	3301      	adds	r3, #1
 80053f0:	e7e5      	b.n	80053be <_printf_float+0x192>
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	bfd4      	ite	le
 80053f6:	f1c3 0302 	rsble	r3, r3, #2
 80053fa:	2301      	movgt	r3, #1
 80053fc:	4413      	add	r3, r2
 80053fe:	e7de      	b.n	80053be <_printf_float+0x192>
 8005400:	6823      	ldr	r3, [r4, #0]
 8005402:	055a      	lsls	r2, r3, #21
 8005404:	d407      	bmi.n	8005416 <_printf_float+0x1ea>
 8005406:	6923      	ldr	r3, [r4, #16]
 8005408:	4642      	mov	r2, r8
 800540a:	4631      	mov	r1, r6
 800540c:	4628      	mov	r0, r5
 800540e:	47b8      	blx	r7
 8005410:	3001      	adds	r0, #1
 8005412:	d12b      	bne.n	800546c <_printf_float+0x240>
 8005414:	e767      	b.n	80052e6 <_printf_float+0xba>
 8005416:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800541a:	f240 80dc 	bls.w	80055d6 <_printf_float+0x3aa>
 800541e:	2200      	movs	r2, #0
 8005420:	2300      	movs	r3, #0
 8005422:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005426:	f7fb fb57 	bl	8000ad8 <__aeabi_dcmpeq>
 800542a:	2800      	cmp	r0, #0
 800542c:	d033      	beq.n	8005496 <_printf_float+0x26a>
 800542e:	2301      	movs	r3, #1
 8005430:	4a41      	ldr	r2, [pc, #260]	; (8005538 <_printf_float+0x30c>)
 8005432:	4631      	mov	r1, r6
 8005434:	4628      	mov	r0, r5
 8005436:	47b8      	blx	r7
 8005438:	3001      	adds	r0, #1
 800543a:	f43f af54 	beq.w	80052e6 <_printf_float+0xba>
 800543e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005442:	429a      	cmp	r2, r3
 8005444:	db02      	blt.n	800544c <_printf_float+0x220>
 8005446:	6823      	ldr	r3, [r4, #0]
 8005448:	07d8      	lsls	r0, r3, #31
 800544a:	d50f      	bpl.n	800546c <_printf_float+0x240>
 800544c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005450:	4631      	mov	r1, r6
 8005452:	4628      	mov	r0, r5
 8005454:	47b8      	blx	r7
 8005456:	3001      	adds	r0, #1
 8005458:	f43f af45 	beq.w	80052e6 <_printf_float+0xba>
 800545c:	f04f 0800 	mov.w	r8, #0
 8005460:	f104 091a 	add.w	r9, r4, #26
 8005464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005466:	3b01      	subs	r3, #1
 8005468:	4543      	cmp	r3, r8
 800546a:	dc09      	bgt.n	8005480 <_printf_float+0x254>
 800546c:	6823      	ldr	r3, [r4, #0]
 800546e:	079b      	lsls	r3, r3, #30
 8005470:	f100 8103 	bmi.w	800567a <_printf_float+0x44e>
 8005474:	68e0      	ldr	r0, [r4, #12]
 8005476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005478:	4298      	cmp	r0, r3
 800547a:	bfb8      	it	lt
 800547c:	4618      	movlt	r0, r3
 800547e:	e734      	b.n	80052ea <_printf_float+0xbe>
 8005480:	2301      	movs	r3, #1
 8005482:	464a      	mov	r2, r9
 8005484:	4631      	mov	r1, r6
 8005486:	4628      	mov	r0, r5
 8005488:	47b8      	blx	r7
 800548a:	3001      	adds	r0, #1
 800548c:	f43f af2b 	beq.w	80052e6 <_printf_float+0xba>
 8005490:	f108 0801 	add.w	r8, r8, #1
 8005494:	e7e6      	b.n	8005464 <_printf_float+0x238>
 8005496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005498:	2b00      	cmp	r3, #0
 800549a:	dc2b      	bgt.n	80054f4 <_printf_float+0x2c8>
 800549c:	2301      	movs	r3, #1
 800549e:	4a26      	ldr	r2, [pc, #152]	; (8005538 <_printf_float+0x30c>)
 80054a0:	4631      	mov	r1, r6
 80054a2:	4628      	mov	r0, r5
 80054a4:	47b8      	blx	r7
 80054a6:	3001      	adds	r0, #1
 80054a8:	f43f af1d 	beq.w	80052e6 <_printf_float+0xba>
 80054ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054ae:	b923      	cbnz	r3, 80054ba <_printf_float+0x28e>
 80054b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054b2:	b913      	cbnz	r3, 80054ba <_printf_float+0x28e>
 80054b4:	6823      	ldr	r3, [r4, #0]
 80054b6:	07d9      	lsls	r1, r3, #31
 80054b8:	d5d8      	bpl.n	800546c <_printf_float+0x240>
 80054ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80054be:	4631      	mov	r1, r6
 80054c0:	4628      	mov	r0, r5
 80054c2:	47b8      	blx	r7
 80054c4:	3001      	adds	r0, #1
 80054c6:	f43f af0e 	beq.w	80052e6 <_printf_float+0xba>
 80054ca:	f04f 0900 	mov.w	r9, #0
 80054ce:	f104 0a1a 	add.w	sl, r4, #26
 80054d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054d4:	425b      	negs	r3, r3
 80054d6:	454b      	cmp	r3, r9
 80054d8:	dc01      	bgt.n	80054de <_printf_float+0x2b2>
 80054da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054dc:	e794      	b.n	8005408 <_printf_float+0x1dc>
 80054de:	2301      	movs	r3, #1
 80054e0:	4652      	mov	r2, sl
 80054e2:	4631      	mov	r1, r6
 80054e4:	4628      	mov	r0, r5
 80054e6:	47b8      	blx	r7
 80054e8:	3001      	adds	r0, #1
 80054ea:	f43f aefc 	beq.w	80052e6 <_printf_float+0xba>
 80054ee:	f109 0901 	add.w	r9, r9, #1
 80054f2:	e7ee      	b.n	80054d2 <_printf_float+0x2a6>
 80054f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80054f8:	429a      	cmp	r2, r3
 80054fa:	bfa8      	it	ge
 80054fc:	461a      	movge	r2, r3
 80054fe:	2a00      	cmp	r2, #0
 8005500:	4691      	mov	r9, r2
 8005502:	dd07      	ble.n	8005514 <_printf_float+0x2e8>
 8005504:	4613      	mov	r3, r2
 8005506:	4631      	mov	r1, r6
 8005508:	4642      	mov	r2, r8
 800550a:	4628      	mov	r0, r5
 800550c:	47b8      	blx	r7
 800550e:	3001      	adds	r0, #1
 8005510:	f43f aee9 	beq.w	80052e6 <_printf_float+0xba>
 8005514:	f104 031a 	add.w	r3, r4, #26
 8005518:	f04f 0b00 	mov.w	fp, #0
 800551c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005520:	9306      	str	r3, [sp, #24]
 8005522:	e015      	b.n	8005550 <_printf_float+0x324>
 8005524:	7fefffff 	.word	0x7fefffff
 8005528:	08009628 	.word	0x08009628
 800552c:	08009624 	.word	0x08009624
 8005530:	08009630 	.word	0x08009630
 8005534:	0800962c 	.word	0x0800962c
 8005538:	08009634 	.word	0x08009634
 800553c:	2301      	movs	r3, #1
 800553e:	9a06      	ldr	r2, [sp, #24]
 8005540:	4631      	mov	r1, r6
 8005542:	4628      	mov	r0, r5
 8005544:	47b8      	blx	r7
 8005546:	3001      	adds	r0, #1
 8005548:	f43f aecd 	beq.w	80052e6 <_printf_float+0xba>
 800554c:	f10b 0b01 	add.w	fp, fp, #1
 8005550:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005554:	ebaa 0309 	sub.w	r3, sl, r9
 8005558:	455b      	cmp	r3, fp
 800555a:	dcef      	bgt.n	800553c <_printf_float+0x310>
 800555c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005560:	429a      	cmp	r2, r3
 8005562:	44d0      	add	r8, sl
 8005564:	db15      	blt.n	8005592 <_printf_float+0x366>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	07da      	lsls	r2, r3, #31
 800556a:	d412      	bmi.n	8005592 <_printf_float+0x366>
 800556c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800556e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005570:	eba3 020a 	sub.w	r2, r3, sl
 8005574:	eba3 0a01 	sub.w	sl, r3, r1
 8005578:	4592      	cmp	sl, r2
 800557a:	bfa8      	it	ge
 800557c:	4692      	movge	sl, r2
 800557e:	f1ba 0f00 	cmp.w	sl, #0
 8005582:	dc0e      	bgt.n	80055a2 <_printf_float+0x376>
 8005584:	f04f 0800 	mov.w	r8, #0
 8005588:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800558c:	f104 091a 	add.w	r9, r4, #26
 8005590:	e019      	b.n	80055c6 <_printf_float+0x39a>
 8005592:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005596:	4631      	mov	r1, r6
 8005598:	4628      	mov	r0, r5
 800559a:	47b8      	blx	r7
 800559c:	3001      	adds	r0, #1
 800559e:	d1e5      	bne.n	800556c <_printf_float+0x340>
 80055a0:	e6a1      	b.n	80052e6 <_printf_float+0xba>
 80055a2:	4653      	mov	r3, sl
 80055a4:	4642      	mov	r2, r8
 80055a6:	4631      	mov	r1, r6
 80055a8:	4628      	mov	r0, r5
 80055aa:	47b8      	blx	r7
 80055ac:	3001      	adds	r0, #1
 80055ae:	d1e9      	bne.n	8005584 <_printf_float+0x358>
 80055b0:	e699      	b.n	80052e6 <_printf_float+0xba>
 80055b2:	2301      	movs	r3, #1
 80055b4:	464a      	mov	r2, r9
 80055b6:	4631      	mov	r1, r6
 80055b8:	4628      	mov	r0, r5
 80055ba:	47b8      	blx	r7
 80055bc:	3001      	adds	r0, #1
 80055be:	f43f ae92 	beq.w	80052e6 <_printf_float+0xba>
 80055c2:	f108 0801 	add.w	r8, r8, #1
 80055c6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055ca:	1a9b      	subs	r3, r3, r2
 80055cc:	eba3 030a 	sub.w	r3, r3, sl
 80055d0:	4543      	cmp	r3, r8
 80055d2:	dcee      	bgt.n	80055b2 <_printf_float+0x386>
 80055d4:	e74a      	b.n	800546c <_printf_float+0x240>
 80055d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80055d8:	2a01      	cmp	r2, #1
 80055da:	dc01      	bgt.n	80055e0 <_printf_float+0x3b4>
 80055dc:	07db      	lsls	r3, r3, #31
 80055de:	d53a      	bpl.n	8005656 <_printf_float+0x42a>
 80055e0:	2301      	movs	r3, #1
 80055e2:	4642      	mov	r2, r8
 80055e4:	4631      	mov	r1, r6
 80055e6:	4628      	mov	r0, r5
 80055e8:	47b8      	blx	r7
 80055ea:	3001      	adds	r0, #1
 80055ec:	f43f ae7b 	beq.w	80052e6 <_printf_float+0xba>
 80055f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055f4:	4631      	mov	r1, r6
 80055f6:	4628      	mov	r0, r5
 80055f8:	47b8      	blx	r7
 80055fa:	3001      	adds	r0, #1
 80055fc:	f108 0801 	add.w	r8, r8, #1
 8005600:	f43f ae71 	beq.w	80052e6 <_printf_float+0xba>
 8005604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005606:	2200      	movs	r2, #0
 8005608:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800560c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005610:	2300      	movs	r3, #0
 8005612:	f7fb fa61 	bl	8000ad8 <__aeabi_dcmpeq>
 8005616:	b9c8      	cbnz	r0, 800564c <_printf_float+0x420>
 8005618:	4653      	mov	r3, sl
 800561a:	4642      	mov	r2, r8
 800561c:	4631      	mov	r1, r6
 800561e:	4628      	mov	r0, r5
 8005620:	47b8      	blx	r7
 8005622:	3001      	adds	r0, #1
 8005624:	d10e      	bne.n	8005644 <_printf_float+0x418>
 8005626:	e65e      	b.n	80052e6 <_printf_float+0xba>
 8005628:	2301      	movs	r3, #1
 800562a:	4652      	mov	r2, sl
 800562c:	4631      	mov	r1, r6
 800562e:	4628      	mov	r0, r5
 8005630:	47b8      	blx	r7
 8005632:	3001      	adds	r0, #1
 8005634:	f43f ae57 	beq.w	80052e6 <_printf_float+0xba>
 8005638:	f108 0801 	add.w	r8, r8, #1
 800563c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800563e:	3b01      	subs	r3, #1
 8005640:	4543      	cmp	r3, r8
 8005642:	dcf1      	bgt.n	8005628 <_printf_float+0x3fc>
 8005644:	464b      	mov	r3, r9
 8005646:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800564a:	e6de      	b.n	800540a <_printf_float+0x1de>
 800564c:	f04f 0800 	mov.w	r8, #0
 8005650:	f104 0a1a 	add.w	sl, r4, #26
 8005654:	e7f2      	b.n	800563c <_printf_float+0x410>
 8005656:	2301      	movs	r3, #1
 8005658:	e7df      	b.n	800561a <_printf_float+0x3ee>
 800565a:	2301      	movs	r3, #1
 800565c:	464a      	mov	r2, r9
 800565e:	4631      	mov	r1, r6
 8005660:	4628      	mov	r0, r5
 8005662:	47b8      	blx	r7
 8005664:	3001      	adds	r0, #1
 8005666:	f43f ae3e 	beq.w	80052e6 <_printf_float+0xba>
 800566a:	f108 0801 	add.w	r8, r8, #1
 800566e:	68e3      	ldr	r3, [r4, #12]
 8005670:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005672:	1a9b      	subs	r3, r3, r2
 8005674:	4543      	cmp	r3, r8
 8005676:	dcf0      	bgt.n	800565a <_printf_float+0x42e>
 8005678:	e6fc      	b.n	8005474 <_printf_float+0x248>
 800567a:	f04f 0800 	mov.w	r8, #0
 800567e:	f104 0919 	add.w	r9, r4, #25
 8005682:	e7f4      	b.n	800566e <_printf_float+0x442>
 8005684:	2900      	cmp	r1, #0
 8005686:	f43f ae8b 	beq.w	80053a0 <_printf_float+0x174>
 800568a:	2300      	movs	r3, #0
 800568c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8005690:	ab09      	add	r3, sp, #36	; 0x24
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	ec49 8b10 	vmov	d0, r8, r9
 8005698:	6022      	str	r2, [r4, #0]
 800569a:	f8cd a004 	str.w	sl, [sp, #4]
 800569e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80056a2:	4628      	mov	r0, r5
 80056a4:	f7ff fd2e 	bl	8005104 <__cvt>
 80056a8:	4680      	mov	r8, r0
 80056aa:	e648      	b.n	800533e <_printf_float+0x112>

080056ac <_printf_common>:
 80056ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056b0:	4691      	mov	r9, r2
 80056b2:	461f      	mov	r7, r3
 80056b4:	688a      	ldr	r2, [r1, #8]
 80056b6:	690b      	ldr	r3, [r1, #16]
 80056b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80056bc:	4293      	cmp	r3, r2
 80056be:	bfb8      	it	lt
 80056c0:	4613      	movlt	r3, r2
 80056c2:	f8c9 3000 	str.w	r3, [r9]
 80056c6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80056ca:	4606      	mov	r6, r0
 80056cc:	460c      	mov	r4, r1
 80056ce:	b112      	cbz	r2, 80056d6 <_printf_common+0x2a>
 80056d0:	3301      	adds	r3, #1
 80056d2:	f8c9 3000 	str.w	r3, [r9]
 80056d6:	6823      	ldr	r3, [r4, #0]
 80056d8:	0699      	lsls	r1, r3, #26
 80056da:	bf42      	ittt	mi
 80056dc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80056e0:	3302      	addmi	r3, #2
 80056e2:	f8c9 3000 	strmi.w	r3, [r9]
 80056e6:	6825      	ldr	r5, [r4, #0]
 80056e8:	f015 0506 	ands.w	r5, r5, #6
 80056ec:	d107      	bne.n	80056fe <_printf_common+0x52>
 80056ee:	f104 0a19 	add.w	sl, r4, #25
 80056f2:	68e3      	ldr	r3, [r4, #12]
 80056f4:	f8d9 2000 	ldr.w	r2, [r9]
 80056f8:	1a9b      	subs	r3, r3, r2
 80056fa:	42ab      	cmp	r3, r5
 80056fc:	dc28      	bgt.n	8005750 <_printf_common+0xa4>
 80056fe:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005702:	6822      	ldr	r2, [r4, #0]
 8005704:	3300      	adds	r3, #0
 8005706:	bf18      	it	ne
 8005708:	2301      	movne	r3, #1
 800570a:	0692      	lsls	r2, r2, #26
 800570c:	d42d      	bmi.n	800576a <_printf_common+0xbe>
 800570e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005712:	4639      	mov	r1, r7
 8005714:	4630      	mov	r0, r6
 8005716:	47c0      	blx	r8
 8005718:	3001      	adds	r0, #1
 800571a:	d020      	beq.n	800575e <_printf_common+0xb2>
 800571c:	6823      	ldr	r3, [r4, #0]
 800571e:	68e5      	ldr	r5, [r4, #12]
 8005720:	f8d9 2000 	ldr.w	r2, [r9]
 8005724:	f003 0306 	and.w	r3, r3, #6
 8005728:	2b04      	cmp	r3, #4
 800572a:	bf08      	it	eq
 800572c:	1aad      	subeq	r5, r5, r2
 800572e:	68a3      	ldr	r3, [r4, #8]
 8005730:	6922      	ldr	r2, [r4, #16]
 8005732:	bf0c      	ite	eq
 8005734:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005738:	2500      	movne	r5, #0
 800573a:	4293      	cmp	r3, r2
 800573c:	bfc4      	itt	gt
 800573e:	1a9b      	subgt	r3, r3, r2
 8005740:	18ed      	addgt	r5, r5, r3
 8005742:	f04f 0900 	mov.w	r9, #0
 8005746:	341a      	adds	r4, #26
 8005748:	454d      	cmp	r5, r9
 800574a:	d11a      	bne.n	8005782 <_printf_common+0xd6>
 800574c:	2000      	movs	r0, #0
 800574e:	e008      	b.n	8005762 <_printf_common+0xb6>
 8005750:	2301      	movs	r3, #1
 8005752:	4652      	mov	r2, sl
 8005754:	4639      	mov	r1, r7
 8005756:	4630      	mov	r0, r6
 8005758:	47c0      	blx	r8
 800575a:	3001      	adds	r0, #1
 800575c:	d103      	bne.n	8005766 <_printf_common+0xba>
 800575e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005762:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005766:	3501      	adds	r5, #1
 8005768:	e7c3      	b.n	80056f2 <_printf_common+0x46>
 800576a:	18e1      	adds	r1, r4, r3
 800576c:	1c5a      	adds	r2, r3, #1
 800576e:	2030      	movs	r0, #48	; 0x30
 8005770:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005774:	4422      	add	r2, r4
 8005776:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800577a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800577e:	3302      	adds	r3, #2
 8005780:	e7c5      	b.n	800570e <_printf_common+0x62>
 8005782:	2301      	movs	r3, #1
 8005784:	4622      	mov	r2, r4
 8005786:	4639      	mov	r1, r7
 8005788:	4630      	mov	r0, r6
 800578a:	47c0      	blx	r8
 800578c:	3001      	adds	r0, #1
 800578e:	d0e6      	beq.n	800575e <_printf_common+0xb2>
 8005790:	f109 0901 	add.w	r9, r9, #1
 8005794:	e7d8      	b.n	8005748 <_printf_common+0x9c>
	...

08005798 <_printf_i>:
 8005798:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800579c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80057a0:	460c      	mov	r4, r1
 80057a2:	7e09      	ldrb	r1, [r1, #24]
 80057a4:	b085      	sub	sp, #20
 80057a6:	296e      	cmp	r1, #110	; 0x6e
 80057a8:	4617      	mov	r7, r2
 80057aa:	4606      	mov	r6, r0
 80057ac:	4698      	mov	r8, r3
 80057ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057b0:	f000 80b3 	beq.w	800591a <_printf_i+0x182>
 80057b4:	d822      	bhi.n	80057fc <_printf_i+0x64>
 80057b6:	2963      	cmp	r1, #99	; 0x63
 80057b8:	d036      	beq.n	8005828 <_printf_i+0x90>
 80057ba:	d80a      	bhi.n	80057d2 <_printf_i+0x3a>
 80057bc:	2900      	cmp	r1, #0
 80057be:	f000 80b9 	beq.w	8005934 <_printf_i+0x19c>
 80057c2:	2958      	cmp	r1, #88	; 0x58
 80057c4:	f000 8083 	beq.w	80058ce <_printf_i+0x136>
 80057c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80057cc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80057d0:	e032      	b.n	8005838 <_printf_i+0xa0>
 80057d2:	2964      	cmp	r1, #100	; 0x64
 80057d4:	d001      	beq.n	80057da <_printf_i+0x42>
 80057d6:	2969      	cmp	r1, #105	; 0x69
 80057d8:	d1f6      	bne.n	80057c8 <_printf_i+0x30>
 80057da:	6820      	ldr	r0, [r4, #0]
 80057dc:	6813      	ldr	r3, [r2, #0]
 80057de:	0605      	lsls	r5, r0, #24
 80057e0:	f103 0104 	add.w	r1, r3, #4
 80057e4:	d52a      	bpl.n	800583c <_printf_i+0xa4>
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	6011      	str	r1, [r2, #0]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	da03      	bge.n	80057f6 <_printf_i+0x5e>
 80057ee:	222d      	movs	r2, #45	; 0x2d
 80057f0:	425b      	negs	r3, r3
 80057f2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80057f6:	486f      	ldr	r0, [pc, #444]	; (80059b4 <_printf_i+0x21c>)
 80057f8:	220a      	movs	r2, #10
 80057fa:	e039      	b.n	8005870 <_printf_i+0xd8>
 80057fc:	2973      	cmp	r1, #115	; 0x73
 80057fe:	f000 809d 	beq.w	800593c <_printf_i+0x1a4>
 8005802:	d808      	bhi.n	8005816 <_printf_i+0x7e>
 8005804:	296f      	cmp	r1, #111	; 0x6f
 8005806:	d020      	beq.n	800584a <_printf_i+0xb2>
 8005808:	2970      	cmp	r1, #112	; 0x70
 800580a:	d1dd      	bne.n	80057c8 <_printf_i+0x30>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	f043 0320 	orr.w	r3, r3, #32
 8005812:	6023      	str	r3, [r4, #0]
 8005814:	e003      	b.n	800581e <_printf_i+0x86>
 8005816:	2975      	cmp	r1, #117	; 0x75
 8005818:	d017      	beq.n	800584a <_printf_i+0xb2>
 800581a:	2978      	cmp	r1, #120	; 0x78
 800581c:	d1d4      	bne.n	80057c8 <_printf_i+0x30>
 800581e:	2378      	movs	r3, #120	; 0x78
 8005820:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005824:	4864      	ldr	r0, [pc, #400]	; (80059b8 <_printf_i+0x220>)
 8005826:	e055      	b.n	80058d4 <_printf_i+0x13c>
 8005828:	6813      	ldr	r3, [r2, #0]
 800582a:	1d19      	adds	r1, r3, #4
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6011      	str	r1, [r2, #0]
 8005830:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005834:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005838:	2301      	movs	r3, #1
 800583a:	e08c      	b.n	8005956 <_printf_i+0x1be>
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	6011      	str	r1, [r2, #0]
 8005840:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005844:	bf18      	it	ne
 8005846:	b21b      	sxthne	r3, r3
 8005848:	e7cf      	b.n	80057ea <_printf_i+0x52>
 800584a:	6813      	ldr	r3, [r2, #0]
 800584c:	6825      	ldr	r5, [r4, #0]
 800584e:	1d18      	adds	r0, r3, #4
 8005850:	6010      	str	r0, [r2, #0]
 8005852:	0628      	lsls	r0, r5, #24
 8005854:	d501      	bpl.n	800585a <_printf_i+0xc2>
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	e002      	b.n	8005860 <_printf_i+0xc8>
 800585a:	0668      	lsls	r0, r5, #25
 800585c:	d5fb      	bpl.n	8005856 <_printf_i+0xbe>
 800585e:	881b      	ldrh	r3, [r3, #0]
 8005860:	4854      	ldr	r0, [pc, #336]	; (80059b4 <_printf_i+0x21c>)
 8005862:	296f      	cmp	r1, #111	; 0x6f
 8005864:	bf14      	ite	ne
 8005866:	220a      	movne	r2, #10
 8005868:	2208      	moveq	r2, #8
 800586a:	2100      	movs	r1, #0
 800586c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005870:	6865      	ldr	r5, [r4, #4]
 8005872:	60a5      	str	r5, [r4, #8]
 8005874:	2d00      	cmp	r5, #0
 8005876:	f2c0 8095 	blt.w	80059a4 <_printf_i+0x20c>
 800587a:	6821      	ldr	r1, [r4, #0]
 800587c:	f021 0104 	bic.w	r1, r1, #4
 8005880:	6021      	str	r1, [r4, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d13d      	bne.n	8005902 <_printf_i+0x16a>
 8005886:	2d00      	cmp	r5, #0
 8005888:	f040 808e 	bne.w	80059a8 <_printf_i+0x210>
 800588c:	4665      	mov	r5, ip
 800588e:	2a08      	cmp	r2, #8
 8005890:	d10b      	bne.n	80058aa <_printf_i+0x112>
 8005892:	6823      	ldr	r3, [r4, #0]
 8005894:	07db      	lsls	r3, r3, #31
 8005896:	d508      	bpl.n	80058aa <_printf_i+0x112>
 8005898:	6923      	ldr	r3, [r4, #16]
 800589a:	6862      	ldr	r2, [r4, #4]
 800589c:	429a      	cmp	r2, r3
 800589e:	bfde      	ittt	le
 80058a0:	2330      	movle	r3, #48	; 0x30
 80058a2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80058a6:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80058aa:	ebac 0305 	sub.w	r3, ip, r5
 80058ae:	6123      	str	r3, [r4, #16]
 80058b0:	f8cd 8000 	str.w	r8, [sp]
 80058b4:	463b      	mov	r3, r7
 80058b6:	aa03      	add	r2, sp, #12
 80058b8:	4621      	mov	r1, r4
 80058ba:	4630      	mov	r0, r6
 80058bc:	f7ff fef6 	bl	80056ac <_printf_common>
 80058c0:	3001      	adds	r0, #1
 80058c2:	d14d      	bne.n	8005960 <_printf_i+0x1c8>
 80058c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058c8:	b005      	add	sp, #20
 80058ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058ce:	4839      	ldr	r0, [pc, #228]	; (80059b4 <_printf_i+0x21c>)
 80058d0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80058d4:	6813      	ldr	r3, [r2, #0]
 80058d6:	6821      	ldr	r1, [r4, #0]
 80058d8:	1d1d      	adds	r5, r3, #4
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6015      	str	r5, [r2, #0]
 80058de:	060a      	lsls	r2, r1, #24
 80058e0:	d50b      	bpl.n	80058fa <_printf_i+0x162>
 80058e2:	07ca      	lsls	r2, r1, #31
 80058e4:	bf44      	itt	mi
 80058e6:	f041 0120 	orrmi.w	r1, r1, #32
 80058ea:	6021      	strmi	r1, [r4, #0]
 80058ec:	b91b      	cbnz	r3, 80058f6 <_printf_i+0x15e>
 80058ee:	6822      	ldr	r2, [r4, #0]
 80058f0:	f022 0220 	bic.w	r2, r2, #32
 80058f4:	6022      	str	r2, [r4, #0]
 80058f6:	2210      	movs	r2, #16
 80058f8:	e7b7      	b.n	800586a <_printf_i+0xd2>
 80058fa:	064d      	lsls	r5, r1, #25
 80058fc:	bf48      	it	mi
 80058fe:	b29b      	uxthmi	r3, r3
 8005900:	e7ef      	b.n	80058e2 <_printf_i+0x14a>
 8005902:	4665      	mov	r5, ip
 8005904:	fbb3 f1f2 	udiv	r1, r3, r2
 8005908:	fb02 3311 	mls	r3, r2, r1, r3
 800590c:	5cc3      	ldrb	r3, [r0, r3]
 800590e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005912:	460b      	mov	r3, r1
 8005914:	2900      	cmp	r1, #0
 8005916:	d1f5      	bne.n	8005904 <_printf_i+0x16c>
 8005918:	e7b9      	b.n	800588e <_printf_i+0xf6>
 800591a:	6813      	ldr	r3, [r2, #0]
 800591c:	6825      	ldr	r5, [r4, #0]
 800591e:	6961      	ldr	r1, [r4, #20]
 8005920:	1d18      	adds	r0, r3, #4
 8005922:	6010      	str	r0, [r2, #0]
 8005924:	0628      	lsls	r0, r5, #24
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	d501      	bpl.n	800592e <_printf_i+0x196>
 800592a:	6019      	str	r1, [r3, #0]
 800592c:	e002      	b.n	8005934 <_printf_i+0x19c>
 800592e:	066a      	lsls	r2, r5, #25
 8005930:	d5fb      	bpl.n	800592a <_printf_i+0x192>
 8005932:	8019      	strh	r1, [r3, #0]
 8005934:	2300      	movs	r3, #0
 8005936:	6123      	str	r3, [r4, #16]
 8005938:	4665      	mov	r5, ip
 800593a:	e7b9      	b.n	80058b0 <_printf_i+0x118>
 800593c:	6813      	ldr	r3, [r2, #0]
 800593e:	1d19      	adds	r1, r3, #4
 8005940:	6011      	str	r1, [r2, #0]
 8005942:	681d      	ldr	r5, [r3, #0]
 8005944:	6862      	ldr	r2, [r4, #4]
 8005946:	2100      	movs	r1, #0
 8005948:	4628      	mov	r0, r5
 800594a:	f7fa fc51 	bl	80001f0 <memchr>
 800594e:	b108      	cbz	r0, 8005954 <_printf_i+0x1bc>
 8005950:	1b40      	subs	r0, r0, r5
 8005952:	6060      	str	r0, [r4, #4]
 8005954:	6863      	ldr	r3, [r4, #4]
 8005956:	6123      	str	r3, [r4, #16]
 8005958:	2300      	movs	r3, #0
 800595a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800595e:	e7a7      	b.n	80058b0 <_printf_i+0x118>
 8005960:	6923      	ldr	r3, [r4, #16]
 8005962:	462a      	mov	r2, r5
 8005964:	4639      	mov	r1, r7
 8005966:	4630      	mov	r0, r6
 8005968:	47c0      	blx	r8
 800596a:	3001      	adds	r0, #1
 800596c:	d0aa      	beq.n	80058c4 <_printf_i+0x12c>
 800596e:	6823      	ldr	r3, [r4, #0]
 8005970:	079b      	lsls	r3, r3, #30
 8005972:	d413      	bmi.n	800599c <_printf_i+0x204>
 8005974:	68e0      	ldr	r0, [r4, #12]
 8005976:	9b03      	ldr	r3, [sp, #12]
 8005978:	4298      	cmp	r0, r3
 800597a:	bfb8      	it	lt
 800597c:	4618      	movlt	r0, r3
 800597e:	e7a3      	b.n	80058c8 <_printf_i+0x130>
 8005980:	2301      	movs	r3, #1
 8005982:	464a      	mov	r2, r9
 8005984:	4639      	mov	r1, r7
 8005986:	4630      	mov	r0, r6
 8005988:	47c0      	blx	r8
 800598a:	3001      	adds	r0, #1
 800598c:	d09a      	beq.n	80058c4 <_printf_i+0x12c>
 800598e:	3501      	adds	r5, #1
 8005990:	68e3      	ldr	r3, [r4, #12]
 8005992:	9a03      	ldr	r2, [sp, #12]
 8005994:	1a9b      	subs	r3, r3, r2
 8005996:	42ab      	cmp	r3, r5
 8005998:	dcf2      	bgt.n	8005980 <_printf_i+0x1e8>
 800599a:	e7eb      	b.n	8005974 <_printf_i+0x1dc>
 800599c:	2500      	movs	r5, #0
 800599e:	f104 0919 	add.w	r9, r4, #25
 80059a2:	e7f5      	b.n	8005990 <_printf_i+0x1f8>
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d1ac      	bne.n	8005902 <_printf_i+0x16a>
 80059a8:	7803      	ldrb	r3, [r0, #0]
 80059aa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80059ae:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80059b2:	e76c      	b.n	800588e <_printf_i+0xf6>
 80059b4:	08009636 	.word	0x08009636
 80059b8:	08009647 	.word	0x08009647

080059bc <iprintf>:
 80059bc:	b40f      	push	{r0, r1, r2, r3}
 80059be:	4b0a      	ldr	r3, [pc, #40]	; (80059e8 <iprintf+0x2c>)
 80059c0:	b513      	push	{r0, r1, r4, lr}
 80059c2:	681c      	ldr	r4, [r3, #0]
 80059c4:	b124      	cbz	r4, 80059d0 <iprintf+0x14>
 80059c6:	69a3      	ldr	r3, [r4, #24]
 80059c8:	b913      	cbnz	r3, 80059d0 <iprintf+0x14>
 80059ca:	4620      	mov	r0, r4
 80059cc:	f001 f868 	bl	8006aa0 <__sinit>
 80059d0:	ab05      	add	r3, sp, #20
 80059d2:	9a04      	ldr	r2, [sp, #16]
 80059d4:	68a1      	ldr	r1, [r4, #8]
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	4620      	mov	r0, r4
 80059da:	f001 fd2b 	bl	8007434 <_vfiprintf_r>
 80059de:	b002      	add	sp, #8
 80059e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e4:	b004      	add	sp, #16
 80059e6:	4770      	bx	lr
 80059e8:	2000004c 	.word	0x2000004c

080059ec <_puts_r>:
 80059ec:	b570      	push	{r4, r5, r6, lr}
 80059ee:	460e      	mov	r6, r1
 80059f0:	4605      	mov	r5, r0
 80059f2:	b118      	cbz	r0, 80059fc <_puts_r+0x10>
 80059f4:	6983      	ldr	r3, [r0, #24]
 80059f6:	b90b      	cbnz	r3, 80059fc <_puts_r+0x10>
 80059f8:	f001 f852 	bl	8006aa0 <__sinit>
 80059fc:	69ab      	ldr	r3, [r5, #24]
 80059fe:	68ac      	ldr	r4, [r5, #8]
 8005a00:	b913      	cbnz	r3, 8005a08 <_puts_r+0x1c>
 8005a02:	4628      	mov	r0, r5
 8005a04:	f001 f84c 	bl	8006aa0 <__sinit>
 8005a08:	4b23      	ldr	r3, [pc, #140]	; (8005a98 <_puts_r+0xac>)
 8005a0a:	429c      	cmp	r4, r3
 8005a0c:	d117      	bne.n	8005a3e <_puts_r+0x52>
 8005a0e:	686c      	ldr	r4, [r5, #4]
 8005a10:	89a3      	ldrh	r3, [r4, #12]
 8005a12:	071b      	lsls	r3, r3, #28
 8005a14:	d51d      	bpl.n	8005a52 <_puts_r+0x66>
 8005a16:	6923      	ldr	r3, [r4, #16]
 8005a18:	b1db      	cbz	r3, 8005a52 <_puts_r+0x66>
 8005a1a:	3e01      	subs	r6, #1
 8005a1c:	68a3      	ldr	r3, [r4, #8]
 8005a1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005a22:	3b01      	subs	r3, #1
 8005a24:	60a3      	str	r3, [r4, #8]
 8005a26:	b9e9      	cbnz	r1, 8005a64 <_puts_r+0x78>
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	da2e      	bge.n	8005a8a <_puts_r+0x9e>
 8005a2c:	4622      	mov	r2, r4
 8005a2e:	210a      	movs	r1, #10
 8005a30:	4628      	mov	r0, r5
 8005a32:	f000 f83f 	bl	8005ab4 <__swbuf_r>
 8005a36:	3001      	adds	r0, #1
 8005a38:	d011      	beq.n	8005a5e <_puts_r+0x72>
 8005a3a:	200a      	movs	r0, #10
 8005a3c:	e011      	b.n	8005a62 <_puts_r+0x76>
 8005a3e:	4b17      	ldr	r3, [pc, #92]	; (8005a9c <_puts_r+0xb0>)
 8005a40:	429c      	cmp	r4, r3
 8005a42:	d101      	bne.n	8005a48 <_puts_r+0x5c>
 8005a44:	68ac      	ldr	r4, [r5, #8]
 8005a46:	e7e3      	b.n	8005a10 <_puts_r+0x24>
 8005a48:	4b15      	ldr	r3, [pc, #84]	; (8005aa0 <_puts_r+0xb4>)
 8005a4a:	429c      	cmp	r4, r3
 8005a4c:	bf08      	it	eq
 8005a4e:	68ec      	ldreq	r4, [r5, #12]
 8005a50:	e7de      	b.n	8005a10 <_puts_r+0x24>
 8005a52:	4621      	mov	r1, r4
 8005a54:	4628      	mov	r0, r5
 8005a56:	f000 f87f 	bl	8005b58 <__swsetup_r>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	d0dd      	beq.n	8005a1a <_puts_r+0x2e>
 8005a5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005a62:	bd70      	pop	{r4, r5, r6, pc}
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	da04      	bge.n	8005a72 <_puts_r+0x86>
 8005a68:	69a2      	ldr	r2, [r4, #24]
 8005a6a:	429a      	cmp	r2, r3
 8005a6c:	dc06      	bgt.n	8005a7c <_puts_r+0x90>
 8005a6e:	290a      	cmp	r1, #10
 8005a70:	d004      	beq.n	8005a7c <_puts_r+0x90>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	1c5a      	adds	r2, r3, #1
 8005a76:	6022      	str	r2, [r4, #0]
 8005a78:	7019      	strb	r1, [r3, #0]
 8005a7a:	e7cf      	b.n	8005a1c <_puts_r+0x30>
 8005a7c:	4622      	mov	r2, r4
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 f818 	bl	8005ab4 <__swbuf_r>
 8005a84:	3001      	adds	r0, #1
 8005a86:	d1c9      	bne.n	8005a1c <_puts_r+0x30>
 8005a88:	e7e9      	b.n	8005a5e <_puts_r+0x72>
 8005a8a:	6823      	ldr	r3, [r4, #0]
 8005a8c:	200a      	movs	r0, #10
 8005a8e:	1c5a      	adds	r2, r3, #1
 8005a90:	6022      	str	r2, [r4, #0]
 8005a92:	7018      	strb	r0, [r3, #0]
 8005a94:	e7e5      	b.n	8005a62 <_puts_r+0x76>
 8005a96:	bf00      	nop
 8005a98:	08009688 	.word	0x08009688
 8005a9c:	080096a8 	.word	0x080096a8
 8005aa0:	08009668 	.word	0x08009668

08005aa4 <puts>:
 8005aa4:	4b02      	ldr	r3, [pc, #8]	; (8005ab0 <puts+0xc>)
 8005aa6:	4601      	mov	r1, r0
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	f7ff bf9f 	b.w	80059ec <_puts_r>
 8005aae:	bf00      	nop
 8005ab0:	2000004c 	.word	0x2000004c

08005ab4 <__swbuf_r>:
 8005ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ab6:	460e      	mov	r6, r1
 8005ab8:	4614      	mov	r4, r2
 8005aba:	4605      	mov	r5, r0
 8005abc:	b118      	cbz	r0, 8005ac6 <__swbuf_r+0x12>
 8005abe:	6983      	ldr	r3, [r0, #24]
 8005ac0:	b90b      	cbnz	r3, 8005ac6 <__swbuf_r+0x12>
 8005ac2:	f000 ffed 	bl	8006aa0 <__sinit>
 8005ac6:	4b21      	ldr	r3, [pc, #132]	; (8005b4c <__swbuf_r+0x98>)
 8005ac8:	429c      	cmp	r4, r3
 8005aca:	d12a      	bne.n	8005b22 <__swbuf_r+0x6e>
 8005acc:	686c      	ldr	r4, [r5, #4]
 8005ace:	69a3      	ldr	r3, [r4, #24]
 8005ad0:	60a3      	str	r3, [r4, #8]
 8005ad2:	89a3      	ldrh	r3, [r4, #12]
 8005ad4:	071a      	lsls	r2, r3, #28
 8005ad6:	d52e      	bpl.n	8005b36 <__swbuf_r+0x82>
 8005ad8:	6923      	ldr	r3, [r4, #16]
 8005ada:	b363      	cbz	r3, 8005b36 <__swbuf_r+0x82>
 8005adc:	6923      	ldr	r3, [r4, #16]
 8005ade:	6820      	ldr	r0, [r4, #0]
 8005ae0:	1ac0      	subs	r0, r0, r3
 8005ae2:	6963      	ldr	r3, [r4, #20]
 8005ae4:	b2f6      	uxtb	r6, r6
 8005ae6:	4283      	cmp	r3, r0
 8005ae8:	4637      	mov	r7, r6
 8005aea:	dc04      	bgt.n	8005af6 <__swbuf_r+0x42>
 8005aec:	4621      	mov	r1, r4
 8005aee:	4628      	mov	r0, r5
 8005af0:	f000 ff6c 	bl	80069cc <_fflush_r>
 8005af4:	bb28      	cbnz	r0, 8005b42 <__swbuf_r+0x8e>
 8005af6:	68a3      	ldr	r3, [r4, #8]
 8005af8:	3b01      	subs	r3, #1
 8005afa:	60a3      	str	r3, [r4, #8]
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	1c5a      	adds	r2, r3, #1
 8005b00:	6022      	str	r2, [r4, #0]
 8005b02:	701e      	strb	r6, [r3, #0]
 8005b04:	6963      	ldr	r3, [r4, #20]
 8005b06:	3001      	adds	r0, #1
 8005b08:	4283      	cmp	r3, r0
 8005b0a:	d004      	beq.n	8005b16 <__swbuf_r+0x62>
 8005b0c:	89a3      	ldrh	r3, [r4, #12]
 8005b0e:	07db      	lsls	r3, r3, #31
 8005b10:	d519      	bpl.n	8005b46 <__swbuf_r+0x92>
 8005b12:	2e0a      	cmp	r6, #10
 8005b14:	d117      	bne.n	8005b46 <__swbuf_r+0x92>
 8005b16:	4621      	mov	r1, r4
 8005b18:	4628      	mov	r0, r5
 8005b1a:	f000 ff57 	bl	80069cc <_fflush_r>
 8005b1e:	b190      	cbz	r0, 8005b46 <__swbuf_r+0x92>
 8005b20:	e00f      	b.n	8005b42 <__swbuf_r+0x8e>
 8005b22:	4b0b      	ldr	r3, [pc, #44]	; (8005b50 <__swbuf_r+0x9c>)
 8005b24:	429c      	cmp	r4, r3
 8005b26:	d101      	bne.n	8005b2c <__swbuf_r+0x78>
 8005b28:	68ac      	ldr	r4, [r5, #8]
 8005b2a:	e7d0      	b.n	8005ace <__swbuf_r+0x1a>
 8005b2c:	4b09      	ldr	r3, [pc, #36]	; (8005b54 <__swbuf_r+0xa0>)
 8005b2e:	429c      	cmp	r4, r3
 8005b30:	bf08      	it	eq
 8005b32:	68ec      	ldreq	r4, [r5, #12]
 8005b34:	e7cb      	b.n	8005ace <__swbuf_r+0x1a>
 8005b36:	4621      	mov	r1, r4
 8005b38:	4628      	mov	r0, r5
 8005b3a:	f000 f80d 	bl	8005b58 <__swsetup_r>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	d0cc      	beq.n	8005adc <__swbuf_r+0x28>
 8005b42:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005b46:	4638      	mov	r0, r7
 8005b48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	08009688 	.word	0x08009688
 8005b50:	080096a8 	.word	0x080096a8
 8005b54:	08009668 	.word	0x08009668

08005b58 <__swsetup_r>:
 8005b58:	4b32      	ldr	r3, [pc, #200]	; (8005c24 <__swsetup_r+0xcc>)
 8005b5a:	b570      	push	{r4, r5, r6, lr}
 8005b5c:	681d      	ldr	r5, [r3, #0]
 8005b5e:	4606      	mov	r6, r0
 8005b60:	460c      	mov	r4, r1
 8005b62:	b125      	cbz	r5, 8005b6e <__swsetup_r+0x16>
 8005b64:	69ab      	ldr	r3, [r5, #24]
 8005b66:	b913      	cbnz	r3, 8005b6e <__swsetup_r+0x16>
 8005b68:	4628      	mov	r0, r5
 8005b6a:	f000 ff99 	bl	8006aa0 <__sinit>
 8005b6e:	4b2e      	ldr	r3, [pc, #184]	; (8005c28 <__swsetup_r+0xd0>)
 8005b70:	429c      	cmp	r4, r3
 8005b72:	d10f      	bne.n	8005b94 <__swsetup_r+0x3c>
 8005b74:	686c      	ldr	r4, [r5, #4]
 8005b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b7a:	b29a      	uxth	r2, r3
 8005b7c:	0715      	lsls	r5, r2, #28
 8005b7e:	d42c      	bmi.n	8005bda <__swsetup_r+0x82>
 8005b80:	06d0      	lsls	r0, r2, #27
 8005b82:	d411      	bmi.n	8005ba8 <__swsetup_r+0x50>
 8005b84:	2209      	movs	r2, #9
 8005b86:	6032      	str	r2, [r6, #0]
 8005b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b8c:	81a3      	strh	r3, [r4, #12]
 8005b8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b92:	e03e      	b.n	8005c12 <__swsetup_r+0xba>
 8005b94:	4b25      	ldr	r3, [pc, #148]	; (8005c2c <__swsetup_r+0xd4>)
 8005b96:	429c      	cmp	r4, r3
 8005b98:	d101      	bne.n	8005b9e <__swsetup_r+0x46>
 8005b9a:	68ac      	ldr	r4, [r5, #8]
 8005b9c:	e7eb      	b.n	8005b76 <__swsetup_r+0x1e>
 8005b9e:	4b24      	ldr	r3, [pc, #144]	; (8005c30 <__swsetup_r+0xd8>)
 8005ba0:	429c      	cmp	r4, r3
 8005ba2:	bf08      	it	eq
 8005ba4:	68ec      	ldreq	r4, [r5, #12]
 8005ba6:	e7e6      	b.n	8005b76 <__swsetup_r+0x1e>
 8005ba8:	0751      	lsls	r1, r2, #29
 8005baa:	d512      	bpl.n	8005bd2 <__swsetup_r+0x7a>
 8005bac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005bae:	b141      	cbz	r1, 8005bc2 <__swsetup_r+0x6a>
 8005bb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005bb4:	4299      	cmp	r1, r3
 8005bb6:	d002      	beq.n	8005bbe <__swsetup_r+0x66>
 8005bb8:	4630      	mov	r0, r6
 8005bba:	f001 fb69 	bl	8007290 <_free_r>
 8005bbe:	2300      	movs	r3, #0
 8005bc0:	6363      	str	r3, [r4, #52]	; 0x34
 8005bc2:	89a3      	ldrh	r3, [r4, #12]
 8005bc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005bc8:	81a3      	strh	r3, [r4, #12]
 8005bca:	2300      	movs	r3, #0
 8005bcc:	6063      	str	r3, [r4, #4]
 8005bce:	6923      	ldr	r3, [r4, #16]
 8005bd0:	6023      	str	r3, [r4, #0]
 8005bd2:	89a3      	ldrh	r3, [r4, #12]
 8005bd4:	f043 0308 	orr.w	r3, r3, #8
 8005bd8:	81a3      	strh	r3, [r4, #12]
 8005bda:	6923      	ldr	r3, [r4, #16]
 8005bdc:	b94b      	cbnz	r3, 8005bf2 <__swsetup_r+0x9a>
 8005bde:	89a3      	ldrh	r3, [r4, #12]
 8005be0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005be4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005be8:	d003      	beq.n	8005bf2 <__swsetup_r+0x9a>
 8005bea:	4621      	mov	r1, r4
 8005bec:	4630      	mov	r0, r6
 8005bee:	f001 f813 	bl	8006c18 <__smakebuf_r>
 8005bf2:	89a2      	ldrh	r2, [r4, #12]
 8005bf4:	f012 0301 	ands.w	r3, r2, #1
 8005bf8:	d00c      	beq.n	8005c14 <__swsetup_r+0xbc>
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	60a3      	str	r3, [r4, #8]
 8005bfe:	6963      	ldr	r3, [r4, #20]
 8005c00:	425b      	negs	r3, r3
 8005c02:	61a3      	str	r3, [r4, #24]
 8005c04:	6923      	ldr	r3, [r4, #16]
 8005c06:	b953      	cbnz	r3, 8005c1e <__swsetup_r+0xc6>
 8005c08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c0c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8005c10:	d1ba      	bne.n	8005b88 <__swsetup_r+0x30>
 8005c12:	bd70      	pop	{r4, r5, r6, pc}
 8005c14:	0792      	lsls	r2, r2, #30
 8005c16:	bf58      	it	pl
 8005c18:	6963      	ldrpl	r3, [r4, #20]
 8005c1a:	60a3      	str	r3, [r4, #8]
 8005c1c:	e7f2      	b.n	8005c04 <__swsetup_r+0xac>
 8005c1e:	2000      	movs	r0, #0
 8005c20:	e7f7      	b.n	8005c12 <__swsetup_r+0xba>
 8005c22:	bf00      	nop
 8005c24:	2000004c 	.word	0x2000004c
 8005c28:	08009688 	.word	0x08009688
 8005c2c:	080096a8 	.word	0x080096a8
 8005c30:	08009668 	.word	0x08009668

08005c34 <quorem>:
 8005c34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c38:	6903      	ldr	r3, [r0, #16]
 8005c3a:	690c      	ldr	r4, [r1, #16]
 8005c3c:	42a3      	cmp	r3, r4
 8005c3e:	4680      	mov	r8, r0
 8005c40:	f2c0 8082 	blt.w	8005d48 <quorem+0x114>
 8005c44:	3c01      	subs	r4, #1
 8005c46:	f101 0714 	add.w	r7, r1, #20
 8005c4a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8005c4e:	f100 0614 	add.w	r6, r0, #20
 8005c52:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8005c56:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8005c5a:	eb06 030c 	add.w	r3, r6, ip
 8005c5e:	3501      	adds	r5, #1
 8005c60:	eb07 090c 	add.w	r9, r7, ip
 8005c64:	9301      	str	r3, [sp, #4]
 8005c66:	fbb0 f5f5 	udiv	r5, r0, r5
 8005c6a:	b395      	cbz	r5, 8005cd2 <quorem+0x9e>
 8005c6c:	f04f 0a00 	mov.w	sl, #0
 8005c70:	4638      	mov	r0, r7
 8005c72:	46b6      	mov	lr, r6
 8005c74:	46d3      	mov	fp, sl
 8005c76:	f850 2b04 	ldr.w	r2, [r0], #4
 8005c7a:	b293      	uxth	r3, r2
 8005c7c:	fb05 a303 	mla	r3, r5, r3, sl
 8005c80:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	ebab 0303 	sub.w	r3, fp, r3
 8005c8a:	0c12      	lsrs	r2, r2, #16
 8005c8c:	f8de b000 	ldr.w	fp, [lr]
 8005c90:	fb05 a202 	mla	r2, r5, r2, sl
 8005c94:	fa13 f38b 	uxtah	r3, r3, fp
 8005c98:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005c9c:	fa1f fb82 	uxth.w	fp, r2
 8005ca0:	f8de 2000 	ldr.w	r2, [lr]
 8005ca4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005ca8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005cb2:	4581      	cmp	r9, r0
 8005cb4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005cb8:	f84e 3b04 	str.w	r3, [lr], #4
 8005cbc:	d2db      	bcs.n	8005c76 <quorem+0x42>
 8005cbe:	f856 300c 	ldr.w	r3, [r6, ip]
 8005cc2:	b933      	cbnz	r3, 8005cd2 <quorem+0x9e>
 8005cc4:	9b01      	ldr	r3, [sp, #4]
 8005cc6:	3b04      	subs	r3, #4
 8005cc8:	429e      	cmp	r6, r3
 8005cca:	461a      	mov	r2, r3
 8005ccc:	d330      	bcc.n	8005d30 <quorem+0xfc>
 8005cce:	f8c8 4010 	str.w	r4, [r8, #16]
 8005cd2:	4640      	mov	r0, r8
 8005cd4:	f001 fa08 	bl	80070e8 <__mcmp>
 8005cd8:	2800      	cmp	r0, #0
 8005cda:	db25      	blt.n	8005d28 <quorem+0xf4>
 8005cdc:	3501      	adds	r5, #1
 8005cde:	4630      	mov	r0, r6
 8005ce0:	f04f 0c00 	mov.w	ip, #0
 8005ce4:	f857 2b04 	ldr.w	r2, [r7], #4
 8005ce8:	f8d0 e000 	ldr.w	lr, [r0]
 8005cec:	b293      	uxth	r3, r2
 8005cee:	ebac 0303 	sub.w	r3, ip, r3
 8005cf2:	0c12      	lsrs	r2, r2, #16
 8005cf4:	fa13 f38e 	uxtah	r3, r3, lr
 8005cf8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005cfc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005d00:	b29b      	uxth	r3, r3
 8005d02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005d06:	45b9      	cmp	r9, r7
 8005d08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005d0c:	f840 3b04 	str.w	r3, [r0], #4
 8005d10:	d2e8      	bcs.n	8005ce4 <quorem+0xb0>
 8005d12:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005d16:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005d1a:	b92a      	cbnz	r2, 8005d28 <quorem+0xf4>
 8005d1c:	3b04      	subs	r3, #4
 8005d1e:	429e      	cmp	r6, r3
 8005d20:	461a      	mov	r2, r3
 8005d22:	d30b      	bcc.n	8005d3c <quorem+0x108>
 8005d24:	f8c8 4010 	str.w	r4, [r8, #16]
 8005d28:	4628      	mov	r0, r5
 8005d2a:	b003      	add	sp, #12
 8005d2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d30:	6812      	ldr	r2, [r2, #0]
 8005d32:	3b04      	subs	r3, #4
 8005d34:	2a00      	cmp	r2, #0
 8005d36:	d1ca      	bne.n	8005cce <quorem+0x9a>
 8005d38:	3c01      	subs	r4, #1
 8005d3a:	e7c5      	b.n	8005cc8 <quorem+0x94>
 8005d3c:	6812      	ldr	r2, [r2, #0]
 8005d3e:	3b04      	subs	r3, #4
 8005d40:	2a00      	cmp	r2, #0
 8005d42:	d1ef      	bne.n	8005d24 <quorem+0xf0>
 8005d44:	3c01      	subs	r4, #1
 8005d46:	e7ea      	b.n	8005d1e <quorem+0xea>
 8005d48:	2000      	movs	r0, #0
 8005d4a:	e7ee      	b.n	8005d2a <quorem+0xf6>
 8005d4c:	0000      	movs	r0, r0
	...

08005d50 <_dtoa_r>:
 8005d50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d54:	ec57 6b10 	vmov	r6, r7, d0
 8005d58:	b097      	sub	sp, #92	; 0x5c
 8005d5a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005d5c:	9106      	str	r1, [sp, #24]
 8005d5e:	4604      	mov	r4, r0
 8005d60:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d62:	9312      	str	r3, [sp, #72]	; 0x48
 8005d64:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005d68:	e9cd 6700 	strd	r6, r7, [sp]
 8005d6c:	b93d      	cbnz	r5, 8005d7e <_dtoa_r+0x2e>
 8005d6e:	2010      	movs	r0, #16
 8005d70:	f000 ff92 	bl	8006c98 <malloc>
 8005d74:	6260      	str	r0, [r4, #36]	; 0x24
 8005d76:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005d7a:	6005      	str	r5, [r0, #0]
 8005d7c:	60c5      	str	r5, [r0, #12]
 8005d7e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d80:	6819      	ldr	r1, [r3, #0]
 8005d82:	b151      	cbz	r1, 8005d9a <_dtoa_r+0x4a>
 8005d84:	685a      	ldr	r2, [r3, #4]
 8005d86:	604a      	str	r2, [r1, #4]
 8005d88:	2301      	movs	r3, #1
 8005d8a:	4093      	lsls	r3, r2
 8005d8c:	608b      	str	r3, [r1, #8]
 8005d8e:	4620      	mov	r0, r4
 8005d90:	f000 ffc9 	bl	8006d26 <_Bfree>
 8005d94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]
 8005d9a:	1e3b      	subs	r3, r7, #0
 8005d9c:	bfbb      	ittet	lt
 8005d9e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005da2:	9301      	strlt	r3, [sp, #4]
 8005da4:	2300      	movge	r3, #0
 8005da6:	2201      	movlt	r2, #1
 8005da8:	bfac      	ite	ge
 8005daa:	f8c8 3000 	strge.w	r3, [r8]
 8005dae:	f8c8 2000 	strlt.w	r2, [r8]
 8005db2:	4baf      	ldr	r3, [pc, #700]	; (8006070 <_dtoa_r+0x320>)
 8005db4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005db8:	ea33 0308 	bics.w	r3, r3, r8
 8005dbc:	d114      	bne.n	8005de8 <_dtoa_r+0x98>
 8005dbe:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8005dc4:	6013      	str	r3, [r2, #0]
 8005dc6:	9b00      	ldr	r3, [sp, #0]
 8005dc8:	b923      	cbnz	r3, 8005dd4 <_dtoa_r+0x84>
 8005dca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	f000 8542 	beq.w	8006858 <_dtoa_r+0xb08>
 8005dd4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dd6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8006084 <_dtoa_r+0x334>
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	f000 8544 	beq.w	8006868 <_dtoa_r+0xb18>
 8005de0:	f10b 0303 	add.w	r3, fp, #3
 8005de4:	f000 bd3e 	b.w	8006864 <_dtoa_r+0xb14>
 8005de8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005dec:	2200      	movs	r2, #0
 8005dee:	2300      	movs	r3, #0
 8005df0:	4630      	mov	r0, r6
 8005df2:	4639      	mov	r1, r7
 8005df4:	f7fa fe70 	bl	8000ad8 <__aeabi_dcmpeq>
 8005df8:	4681      	mov	r9, r0
 8005dfa:	b168      	cbz	r0, 8005e18 <_dtoa_r+0xc8>
 8005dfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005dfe:	2301      	movs	r3, #1
 8005e00:	6013      	str	r3, [r2, #0]
 8005e02:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 8524 	beq.w	8006852 <_dtoa_r+0xb02>
 8005e0a:	4b9a      	ldr	r3, [pc, #616]	; (8006074 <_dtoa_r+0x324>)
 8005e0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005e0e:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8005e12:	6013      	str	r3, [r2, #0]
 8005e14:	f000 bd28 	b.w	8006868 <_dtoa_r+0xb18>
 8005e18:	aa14      	add	r2, sp, #80	; 0x50
 8005e1a:	a915      	add	r1, sp, #84	; 0x54
 8005e1c:	ec47 6b10 	vmov	d0, r6, r7
 8005e20:	4620      	mov	r0, r4
 8005e22:	f001 f9d8 	bl	80071d6 <__d2b>
 8005e26:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8005e2a:	9004      	str	r0, [sp, #16]
 8005e2c:	2d00      	cmp	r5, #0
 8005e2e:	d07c      	beq.n	8005f2a <_dtoa_r+0x1da>
 8005e30:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005e34:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8005e38:	46b2      	mov	sl, r6
 8005e3a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8005e3e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005e42:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8005e46:	2200      	movs	r2, #0
 8005e48:	4b8b      	ldr	r3, [pc, #556]	; (8006078 <_dtoa_r+0x328>)
 8005e4a:	4650      	mov	r0, sl
 8005e4c:	4659      	mov	r1, fp
 8005e4e:	f7fa fa23 	bl	8000298 <__aeabi_dsub>
 8005e52:	a381      	add	r3, pc, #516	; (adr r3, 8006058 <_dtoa_r+0x308>)
 8005e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e58:	f7fa fbd6 	bl	8000608 <__aeabi_dmul>
 8005e5c:	a380      	add	r3, pc, #512	; (adr r3, 8006060 <_dtoa_r+0x310>)
 8005e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e62:	f7fa fa1b 	bl	800029c <__adddf3>
 8005e66:	4606      	mov	r6, r0
 8005e68:	4628      	mov	r0, r5
 8005e6a:	460f      	mov	r7, r1
 8005e6c:	f7fa fb62 	bl	8000534 <__aeabi_i2d>
 8005e70:	a37d      	add	r3, pc, #500	; (adr r3, 8006068 <_dtoa_r+0x318>)
 8005e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e76:	f7fa fbc7 	bl	8000608 <__aeabi_dmul>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	4630      	mov	r0, r6
 8005e80:	4639      	mov	r1, r7
 8005e82:	f7fa fa0b 	bl	800029c <__adddf3>
 8005e86:	4606      	mov	r6, r0
 8005e88:	460f      	mov	r7, r1
 8005e8a:	f7fa fe6d 	bl	8000b68 <__aeabi_d2iz>
 8005e8e:	2200      	movs	r2, #0
 8005e90:	4682      	mov	sl, r0
 8005e92:	2300      	movs	r3, #0
 8005e94:	4630      	mov	r0, r6
 8005e96:	4639      	mov	r1, r7
 8005e98:	f7fa fe28 	bl	8000aec <__aeabi_dcmplt>
 8005e9c:	b148      	cbz	r0, 8005eb2 <_dtoa_r+0x162>
 8005e9e:	4650      	mov	r0, sl
 8005ea0:	f7fa fb48 	bl	8000534 <__aeabi_i2d>
 8005ea4:	4632      	mov	r2, r6
 8005ea6:	463b      	mov	r3, r7
 8005ea8:	f7fa fe16 	bl	8000ad8 <__aeabi_dcmpeq>
 8005eac:	b908      	cbnz	r0, 8005eb2 <_dtoa_r+0x162>
 8005eae:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005eb2:	f1ba 0f16 	cmp.w	sl, #22
 8005eb6:	d859      	bhi.n	8005f6c <_dtoa_r+0x21c>
 8005eb8:	4970      	ldr	r1, [pc, #448]	; (800607c <_dtoa_r+0x32c>)
 8005eba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005ebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ec2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005ec6:	f7fa fe2f 	bl	8000b28 <__aeabi_dcmpgt>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d050      	beq.n	8005f70 <_dtoa_r+0x220>
 8005ece:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	930f      	str	r3, [sp, #60]	; 0x3c
 8005ed6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005ed8:	1b5d      	subs	r5, r3, r5
 8005eda:	f1b5 0801 	subs.w	r8, r5, #1
 8005ede:	bf49      	itett	mi
 8005ee0:	f1c5 0301 	rsbmi	r3, r5, #1
 8005ee4:	2300      	movpl	r3, #0
 8005ee6:	9305      	strmi	r3, [sp, #20]
 8005ee8:	f04f 0800 	movmi.w	r8, #0
 8005eec:	bf58      	it	pl
 8005eee:	9305      	strpl	r3, [sp, #20]
 8005ef0:	f1ba 0f00 	cmp.w	sl, #0
 8005ef4:	db3e      	blt.n	8005f74 <_dtoa_r+0x224>
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	44d0      	add	r8, sl
 8005efa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005efe:	9307      	str	r3, [sp, #28]
 8005f00:	9b06      	ldr	r3, [sp, #24]
 8005f02:	2b09      	cmp	r3, #9
 8005f04:	f200 8090 	bhi.w	8006028 <_dtoa_r+0x2d8>
 8005f08:	2b05      	cmp	r3, #5
 8005f0a:	bfc4      	itt	gt
 8005f0c:	3b04      	subgt	r3, #4
 8005f0e:	9306      	strgt	r3, [sp, #24]
 8005f10:	9b06      	ldr	r3, [sp, #24]
 8005f12:	f1a3 0302 	sub.w	r3, r3, #2
 8005f16:	bfcc      	ite	gt
 8005f18:	2500      	movgt	r5, #0
 8005f1a:	2501      	movle	r5, #1
 8005f1c:	2b03      	cmp	r3, #3
 8005f1e:	f200 808f 	bhi.w	8006040 <_dtoa_r+0x2f0>
 8005f22:	e8df f003 	tbb	[pc, r3]
 8005f26:	7f7d      	.short	0x7f7d
 8005f28:	7131      	.short	0x7131
 8005f2a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8005f2e:	441d      	add	r5, r3
 8005f30:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8005f34:	2820      	cmp	r0, #32
 8005f36:	dd13      	ble.n	8005f60 <_dtoa_r+0x210>
 8005f38:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8005f3c:	9b00      	ldr	r3, [sp, #0]
 8005f3e:	fa08 f800 	lsl.w	r8, r8, r0
 8005f42:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8005f46:	fa23 f000 	lsr.w	r0, r3, r0
 8005f4a:	ea48 0000 	orr.w	r0, r8, r0
 8005f4e:	f7fa fae1 	bl	8000514 <__aeabi_ui2d>
 8005f52:	2301      	movs	r3, #1
 8005f54:	4682      	mov	sl, r0
 8005f56:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8005f5a:	3d01      	subs	r5, #1
 8005f5c:	9313      	str	r3, [sp, #76]	; 0x4c
 8005f5e:	e772      	b.n	8005e46 <_dtoa_r+0xf6>
 8005f60:	9b00      	ldr	r3, [sp, #0]
 8005f62:	f1c0 0020 	rsb	r0, r0, #32
 8005f66:	fa03 f000 	lsl.w	r0, r3, r0
 8005f6a:	e7f0      	b.n	8005f4e <_dtoa_r+0x1fe>
 8005f6c:	2301      	movs	r3, #1
 8005f6e:	e7b1      	b.n	8005ed4 <_dtoa_r+0x184>
 8005f70:	900f      	str	r0, [sp, #60]	; 0x3c
 8005f72:	e7b0      	b.n	8005ed6 <_dtoa_r+0x186>
 8005f74:	9b05      	ldr	r3, [sp, #20]
 8005f76:	eba3 030a 	sub.w	r3, r3, sl
 8005f7a:	9305      	str	r3, [sp, #20]
 8005f7c:	f1ca 0300 	rsb	r3, sl, #0
 8005f80:	9307      	str	r3, [sp, #28]
 8005f82:	2300      	movs	r3, #0
 8005f84:	930e      	str	r3, [sp, #56]	; 0x38
 8005f86:	e7bb      	b.n	8005f00 <_dtoa_r+0x1b0>
 8005f88:	2301      	movs	r3, #1
 8005f8a:	930a      	str	r3, [sp, #40]	; 0x28
 8005f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	dd59      	ble.n	8006046 <_dtoa_r+0x2f6>
 8005f92:	9302      	str	r3, [sp, #8]
 8005f94:	4699      	mov	r9, r3
 8005f96:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005f98:	2200      	movs	r2, #0
 8005f9a:	6072      	str	r2, [r6, #4]
 8005f9c:	2204      	movs	r2, #4
 8005f9e:	f102 0014 	add.w	r0, r2, #20
 8005fa2:	4298      	cmp	r0, r3
 8005fa4:	6871      	ldr	r1, [r6, #4]
 8005fa6:	d953      	bls.n	8006050 <_dtoa_r+0x300>
 8005fa8:	4620      	mov	r0, r4
 8005faa:	f000 fe88 	bl	8006cbe <_Balloc>
 8005fae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005fb0:	6030      	str	r0, [r6, #0]
 8005fb2:	f1b9 0f0e 	cmp.w	r9, #14
 8005fb6:	f8d3 b000 	ldr.w	fp, [r3]
 8005fba:	f200 80e6 	bhi.w	800618a <_dtoa_r+0x43a>
 8005fbe:	2d00      	cmp	r5, #0
 8005fc0:	f000 80e3 	beq.w	800618a <_dtoa_r+0x43a>
 8005fc4:	ed9d 7b00 	vldr	d7, [sp]
 8005fc8:	f1ba 0f00 	cmp.w	sl, #0
 8005fcc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005fd0:	dd74      	ble.n	80060bc <_dtoa_r+0x36c>
 8005fd2:	4a2a      	ldr	r2, [pc, #168]	; (800607c <_dtoa_r+0x32c>)
 8005fd4:	f00a 030f 	and.w	r3, sl, #15
 8005fd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005fdc:	ed93 7b00 	vldr	d7, [r3]
 8005fe0:	ea4f 162a 	mov.w	r6, sl, asr #4
 8005fe4:	06f0      	lsls	r0, r6, #27
 8005fe6:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005fea:	d565      	bpl.n	80060b8 <_dtoa_r+0x368>
 8005fec:	4b24      	ldr	r3, [pc, #144]	; (8006080 <_dtoa_r+0x330>)
 8005fee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ff2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ff6:	f7fa fc31 	bl	800085c <__aeabi_ddiv>
 8005ffa:	e9cd 0100 	strd	r0, r1, [sp]
 8005ffe:	f006 060f 	and.w	r6, r6, #15
 8006002:	2503      	movs	r5, #3
 8006004:	4f1e      	ldr	r7, [pc, #120]	; (8006080 <_dtoa_r+0x330>)
 8006006:	e04c      	b.n	80060a2 <_dtoa_r+0x352>
 8006008:	2301      	movs	r3, #1
 800600a:	930a      	str	r3, [sp, #40]	; 0x28
 800600c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800600e:	4453      	add	r3, sl
 8006010:	f103 0901 	add.w	r9, r3, #1
 8006014:	9302      	str	r3, [sp, #8]
 8006016:	464b      	mov	r3, r9
 8006018:	2b01      	cmp	r3, #1
 800601a:	bfb8      	it	lt
 800601c:	2301      	movlt	r3, #1
 800601e:	e7ba      	b.n	8005f96 <_dtoa_r+0x246>
 8006020:	2300      	movs	r3, #0
 8006022:	e7b2      	b.n	8005f8a <_dtoa_r+0x23a>
 8006024:	2300      	movs	r3, #0
 8006026:	e7f0      	b.n	800600a <_dtoa_r+0x2ba>
 8006028:	2501      	movs	r5, #1
 800602a:	2300      	movs	r3, #0
 800602c:	9306      	str	r3, [sp, #24]
 800602e:	950a      	str	r5, [sp, #40]	; 0x28
 8006030:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006034:	9302      	str	r3, [sp, #8]
 8006036:	4699      	mov	r9, r3
 8006038:	2200      	movs	r2, #0
 800603a:	2312      	movs	r3, #18
 800603c:	920b      	str	r2, [sp, #44]	; 0x2c
 800603e:	e7aa      	b.n	8005f96 <_dtoa_r+0x246>
 8006040:	2301      	movs	r3, #1
 8006042:	930a      	str	r3, [sp, #40]	; 0x28
 8006044:	e7f4      	b.n	8006030 <_dtoa_r+0x2e0>
 8006046:	2301      	movs	r3, #1
 8006048:	9302      	str	r3, [sp, #8]
 800604a:	4699      	mov	r9, r3
 800604c:	461a      	mov	r2, r3
 800604e:	e7f5      	b.n	800603c <_dtoa_r+0x2ec>
 8006050:	3101      	adds	r1, #1
 8006052:	6071      	str	r1, [r6, #4]
 8006054:	0052      	lsls	r2, r2, #1
 8006056:	e7a2      	b.n	8005f9e <_dtoa_r+0x24e>
 8006058:	636f4361 	.word	0x636f4361
 800605c:	3fd287a7 	.word	0x3fd287a7
 8006060:	8b60c8b3 	.word	0x8b60c8b3
 8006064:	3fc68a28 	.word	0x3fc68a28
 8006068:	509f79fb 	.word	0x509f79fb
 800606c:	3fd34413 	.word	0x3fd34413
 8006070:	7ff00000 	.word	0x7ff00000
 8006074:	08009635 	.word	0x08009635
 8006078:	3ff80000 	.word	0x3ff80000
 800607c:	080096f0 	.word	0x080096f0
 8006080:	080096c8 	.word	0x080096c8
 8006084:	08009661 	.word	0x08009661
 8006088:	07f1      	lsls	r1, r6, #31
 800608a:	d508      	bpl.n	800609e <_dtoa_r+0x34e>
 800608c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006090:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006094:	f7fa fab8 	bl	8000608 <__aeabi_dmul>
 8006098:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800609c:	3501      	adds	r5, #1
 800609e:	1076      	asrs	r6, r6, #1
 80060a0:	3708      	adds	r7, #8
 80060a2:	2e00      	cmp	r6, #0
 80060a4:	d1f0      	bne.n	8006088 <_dtoa_r+0x338>
 80060a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80060aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80060ae:	f7fa fbd5 	bl	800085c <__aeabi_ddiv>
 80060b2:	e9cd 0100 	strd	r0, r1, [sp]
 80060b6:	e01a      	b.n	80060ee <_dtoa_r+0x39e>
 80060b8:	2502      	movs	r5, #2
 80060ba:	e7a3      	b.n	8006004 <_dtoa_r+0x2b4>
 80060bc:	f000 80a0 	beq.w	8006200 <_dtoa_r+0x4b0>
 80060c0:	f1ca 0600 	rsb	r6, sl, #0
 80060c4:	4b9f      	ldr	r3, [pc, #636]	; (8006344 <_dtoa_r+0x5f4>)
 80060c6:	4fa0      	ldr	r7, [pc, #640]	; (8006348 <_dtoa_r+0x5f8>)
 80060c8:	f006 020f 	and.w	r2, r6, #15
 80060cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80060d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80060d8:	f7fa fa96 	bl	8000608 <__aeabi_dmul>
 80060dc:	e9cd 0100 	strd	r0, r1, [sp]
 80060e0:	1136      	asrs	r6, r6, #4
 80060e2:	2300      	movs	r3, #0
 80060e4:	2502      	movs	r5, #2
 80060e6:	2e00      	cmp	r6, #0
 80060e8:	d17f      	bne.n	80061ea <_dtoa_r+0x49a>
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d1e1      	bne.n	80060b2 <_dtoa_r+0x362>
 80060ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	f000 8087 	beq.w	8006204 <_dtoa_r+0x4b4>
 80060f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80060fa:	2200      	movs	r2, #0
 80060fc:	4b93      	ldr	r3, [pc, #588]	; (800634c <_dtoa_r+0x5fc>)
 80060fe:	4630      	mov	r0, r6
 8006100:	4639      	mov	r1, r7
 8006102:	f7fa fcf3 	bl	8000aec <__aeabi_dcmplt>
 8006106:	2800      	cmp	r0, #0
 8006108:	d07c      	beq.n	8006204 <_dtoa_r+0x4b4>
 800610a:	f1b9 0f00 	cmp.w	r9, #0
 800610e:	d079      	beq.n	8006204 <_dtoa_r+0x4b4>
 8006110:	9b02      	ldr	r3, [sp, #8]
 8006112:	2b00      	cmp	r3, #0
 8006114:	dd35      	ble.n	8006182 <_dtoa_r+0x432>
 8006116:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800611a:	9308      	str	r3, [sp, #32]
 800611c:	4639      	mov	r1, r7
 800611e:	2200      	movs	r2, #0
 8006120:	4b8b      	ldr	r3, [pc, #556]	; (8006350 <_dtoa_r+0x600>)
 8006122:	4630      	mov	r0, r6
 8006124:	f7fa fa70 	bl	8000608 <__aeabi_dmul>
 8006128:	e9cd 0100 	strd	r0, r1, [sp]
 800612c:	9f02      	ldr	r7, [sp, #8]
 800612e:	3501      	adds	r5, #1
 8006130:	4628      	mov	r0, r5
 8006132:	f7fa f9ff 	bl	8000534 <__aeabi_i2d>
 8006136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800613a:	f7fa fa65 	bl	8000608 <__aeabi_dmul>
 800613e:	2200      	movs	r2, #0
 8006140:	4b84      	ldr	r3, [pc, #528]	; (8006354 <_dtoa_r+0x604>)
 8006142:	f7fa f8ab 	bl	800029c <__adddf3>
 8006146:	4605      	mov	r5, r0
 8006148:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800614c:	2f00      	cmp	r7, #0
 800614e:	d15d      	bne.n	800620c <_dtoa_r+0x4bc>
 8006150:	2200      	movs	r2, #0
 8006152:	4b81      	ldr	r3, [pc, #516]	; (8006358 <_dtoa_r+0x608>)
 8006154:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006158:	f7fa f89e 	bl	8000298 <__aeabi_dsub>
 800615c:	462a      	mov	r2, r5
 800615e:	4633      	mov	r3, r6
 8006160:	e9cd 0100 	strd	r0, r1, [sp]
 8006164:	f7fa fce0 	bl	8000b28 <__aeabi_dcmpgt>
 8006168:	2800      	cmp	r0, #0
 800616a:	f040 8288 	bne.w	800667e <_dtoa_r+0x92e>
 800616e:	462a      	mov	r2, r5
 8006170:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006174:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006178:	f7fa fcb8 	bl	8000aec <__aeabi_dcmplt>
 800617c:	2800      	cmp	r0, #0
 800617e:	f040 827c 	bne.w	800667a <_dtoa_r+0x92a>
 8006182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006186:	e9cd 2300 	strd	r2, r3, [sp]
 800618a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800618c:	2b00      	cmp	r3, #0
 800618e:	f2c0 8150 	blt.w	8006432 <_dtoa_r+0x6e2>
 8006192:	f1ba 0f0e 	cmp.w	sl, #14
 8006196:	f300 814c 	bgt.w	8006432 <_dtoa_r+0x6e2>
 800619a:	4b6a      	ldr	r3, [pc, #424]	; (8006344 <_dtoa_r+0x5f4>)
 800619c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80061a0:	ed93 7b00 	vldr	d7, [r3]
 80061a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80061ac:	f280 80d8 	bge.w	8006360 <_dtoa_r+0x610>
 80061b0:	f1b9 0f00 	cmp.w	r9, #0
 80061b4:	f300 80d4 	bgt.w	8006360 <_dtoa_r+0x610>
 80061b8:	f040 825e 	bne.w	8006678 <_dtoa_r+0x928>
 80061bc:	2200      	movs	r2, #0
 80061be:	4b66      	ldr	r3, [pc, #408]	; (8006358 <_dtoa_r+0x608>)
 80061c0:	ec51 0b17 	vmov	r0, r1, d7
 80061c4:	f7fa fa20 	bl	8000608 <__aeabi_dmul>
 80061c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80061cc:	f7fa fca2 	bl	8000b14 <__aeabi_dcmpge>
 80061d0:	464f      	mov	r7, r9
 80061d2:	464e      	mov	r6, r9
 80061d4:	2800      	cmp	r0, #0
 80061d6:	f040 8234 	bne.w	8006642 <_dtoa_r+0x8f2>
 80061da:	2331      	movs	r3, #49	; 0x31
 80061dc:	f10b 0501 	add.w	r5, fp, #1
 80061e0:	f88b 3000 	strb.w	r3, [fp]
 80061e4:	f10a 0a01 	add.w	sl, sl, #1
 80061e8:	e22f      	b.n	800664a <_dtoa_r+0x8fa>
 80061ea:	07f2      	lsls	r2, r6, #31
 80061ec:	d505      	bpl.n	80061fa <_dtoa_r+0x4aa>
 80061ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061f2:	f7fa fa09 	bl	8000608 <__aeabi_dmul>
 80061f6:	3501      	adds	r5, #1
 80061f8:	2301      	movs	r3, #1
 80061fa:	1076      	asrs	r6, r6, #1
 80061fc:	3708      	adds	r7, #8
 80061fe:	e772      	b.n	80060e6 <_dtoa_r+0x396>
 8006200:	2502      	movs	r5, #2
 8006202:	e774      	b.n	80060ee <_dtoa_r+0x39e>
 8006204:	f8cd a020 	str.w	sl, [sp, #32]
 8006208:	464f      	mov	r7, r9
 800620a:	e791      	b.n	8006130 <_dtoa_r+0x3e0>
 800620c:	4b4d      	ldr	r3, [pc, #308]	; (8006344 <_dtoa_r+0x5f4>)
 800620e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006212:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8006216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006218:	2b00      	cmp	r3, #0
 800621a:	d047      	beq.n	80062ac <_dtoa_r+0x55c>
 800621c:	4602      	mov	r2, r0
 800621e:	460b      	mov	r3, r1
 8006220:	2000      	movs	r0, #0
 8006222:	494e      	ldr	r1, [pc, #312]	; (800635c <_dtoa_r+0x60c>)
 8006224:	f7fa fb1a 	bl	800085c <__aeabi_ddiv>
 8006228:	462a      	mov	r2, r5
 800622a:	4633      	mov	r3, r6
 800622c:	f7fa f834 	bl	8000298 <__aeabi_dsub>
 8006230:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8006234:	465d      	mov	r5, fp
 8006236:	e9dd 0100 	ldrd	r0, r1, [sp]
 800623a:	f7fa fc95 	bl	8000b68 <__aeabi_d2iz>
 800623e:	4606      	mov	r6, r0
 8006240:	f7fa f978 	bl	8000534 <__aeabi_i2d>
 8006244:	4602      	mov	r2, r0
 8006246:	460b      	mov	r3, r1
 8006248:	e9dd 0100 	ldrd	r0, r1, [sp]
 800624c:	f7fa f824 	bl	8000298 <__aeabi_dsub>
 8006250:	3630      	adds	r6, #48	; 0x30
 8006252:	f805 6b01 	strb.w	r6, [r5], #1
 8006256:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800625a:	e9cd 0100 	strd	r0, r1, [sp]
 800625e:	f7fa fc45 	bl	8000aec <__aeabi_dcmplt>
 8006262:	2800      	cmp	r0, #0
 8006264:	d163      	bne.n	800632e <_dtoa_r+0x5de>
 8006266:	e9dd 2300 	ldrd	r2, r3, [sp]
 800626a:	2000      	movs	r0, #0
 800626c:	4937      	ldr	r1, [pc, #220]	; (800634c <_dtoa_r+0x5fc>)
 800626e:	f7fa f813 	bl	8000298 <__aeabi_dsub>
 8006272:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006276:	f7fa fc39 	bl	8000aec <__aeabi_dcmplt>
 800627a:	2800      	cmp	r0, #0
 800627c:	f040 80b7 	bne.w	80063ee <_dtoa_r+0x69e>
 8006280:	eba5 030b 	sub.w	r3, r5, fp
 8006284:	429f      	cmp	r7, r3
 8006286:	f77f af7c 	ble.w	8006182 <_dtoa_r+0x432>
 800628a:	2200      	movs	r2, #0
 800628c:	4b30      	ldr	r3, [pc, #192]	; (8006350 <_dtoa_r+0x600>)
 800628e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006292:	f7fa f9b9 	bl	8000608 <__aeabi_dmul>
 8006296:	2200      	movs	r2, #0
 8006298:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800629c:	4b2c      	ldr	r3, [pc, #176]	; (8006350 <_dtoa_r+0x600>)
 800629e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062a2:	f7fa f9b1 	bl	8000608 <__aeabi_dmul>
 80062a6:	e9cd 0100 	strd	r0, r1, [sp]
 80062aa:	e7c4      	b.n	8006236 <_dtoa_r+0x4e6>
 80062ac:	462a      	mov	r2, r5
 80062ae:	4633      	mov	r3, r6
 80062b0:	f7fa f9aa 	bl	8000608 <__aeabi_dmul>
 80062b4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80062b8:	eb0b 0507 	add.w	r5, fp, r7
 80062bc:	465e      	mov	r6, fp
 80062be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062c2:	f7fa fc51 	bl	8000b68 <__aeabi_d2iz>
 80062c6:	4607      	mov	r7, r0
 80062c8:	f7fa f934 	bl	8000534 <__aeabi_i2d>
 80062cc:	3730      	adds	r7, #48	; 0x30
 80062ce:	4602      	mov	r2, r0
 80062d0:	460b      	mov	r3, r1
 80062d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062d6:	f7f9 ffdf 	bl	8000298 <__aeabi_dsub>
 80062da:	f806 7b01 	strb.w	r7, [r6], #1
 80062de:	42ae      	cmp	r6, r5
 80062e0:	e9cd 0100 	strd	r0, r1, [sp]
 80062e4:	f04f 0200 	mov.w	r2, #0
 80062e8:	d126      	bne.n	8006338 <_dtoa_r+0x5e8>
 80062ea:	4b1c      	ldr	r3, [pc, #112]	; (800635c <_dtoa_r+0x60c>)
 80062ec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80062f0:	f7f9 ffd4 	bl	800029c <__adddf3>
 80062f4:	4602      	mov	r2, r0
 80062f6:	460b      	mov	r3, r1
 80062f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80062fc:	f7fa fc14 	bl	8000b28 <__aeabi_dcmpgt>
 8006300:	2800      	cmp	r0, #0
 8006302:	d174      	bne.n	80063ee <_dtoa_r+0x69e>
 8006304:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006308:	2000      	movs	r0, #0
 800630a:	4914      	ldr	r1, [pc, #80]	; (800635c <_dtoa_r+0x60c>)
 800630c:	f7f9 ffc4 	bl	8000298 <__aeabi_dsub>
 8006310:	4602      	mov	r2, r0
 8006312:	460b      	mov	r3, r1
 8006314:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006318:	f7fa fbe8 	bl	8000aec <__aeabi_dcmplt>
 800631c:	2800      	cmp	r0, #0
 800631e:	f43f af30 	beq.w	8006182 <_dtoa_r+0x432>
 8006322:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006326:	2b30      	cmp	r3, #48	; 0x30
 8006328:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800632c:	d002      	beq.n	8006334 <_dtoa_r+0x5e4>
 800632e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006332:	e04a      	b.n	80063ca <_dtoa_r+0x67a>
 8006334:	4615      	mov	r5, r2
 8006336:	e7f4      	b.n	8006322 <_dtoa_r+0x5d2>
 8006338:	4b05      	ldr	r3, [pc, #20]	; (8006350 <_dtoa_r+0x600>)
 800633a:	f7fa f965 	bl	8000608 <__aeabi_dmul>
 800633e:	e9cd 0100 	strd	r0, r1, [sp]
 8006342:	e7bc      	b.n	80062be <_dtoa_r+0x56e>
 8006344:	080096f0 	.word	0x080096f0
 8006348:	080096c8 	.word	0x080096c8
 800634c:	3ff00000 	.word	0x3ff00000
 8006350:	40240000 	.word	0x40240000
 8006354:	401c0000 	.word	0x401c0000
 8006358:	40140000 	.word	0x40140000
 800635c:	3fe00000 	.word	0x3fe00000
 8006360:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006364:	465d      	mov	r5, fp
 8006366:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800636a:	4630      	mov	r0, r6
 800636c:	4639      	mov	r1, r7
 800636e:	f7fa fa75 	bl	800085c <__aeabi_ddiv>
 8006372:	f7fa fbf9 	bl	8000b68 <__aeabi_d2iz>
 8006376:	4680      	mov	r8, r0
 8006378:	f7fa f8dc 	bl	8000534 <__aeabi_i2d>
 800637c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006380:	f7fa f942 	bl	8000608 <__aeabi_dmul>
 8006384:	4602      	mov	r2, r0
 8006386:	460b      	mov	r3, r1
 8006388:	4630      	mov	r0, r6
 800638a:	4639      	mov	r1, r7
 800638c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8006390:	f7f9 ff82 	bl	8000298 <__aeabi_dsub>
 8006394:	f805 6b01 	strb.w	r6, [r5], #1
 8006398:	eba5 060b 	sub.w	r6, r5, fp
 800639c:	45b1      	cmp	r9, r6
 800639e:	4602      	mov	r2, r0
 80063a0:	460b      	mov	r3, r1
 80063a2:	d139      	bne.n	8006418 <_dtoa_r+0x6c8>
 80063a4:	f7f9 ff7a 	bl	800029c <__adddf3>
 80063a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063ac:	4606      	mov	r6, r0
 80063ae:	460f      	mov	r7, r1
 80063b0:	f7fa fbba 	bl	8000b28 <__aeabi_dcmpgt>
 80063b4:	b9c8      	cbnz	r0, 80063ea <_dtoa_r+0x69a>
 80063b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80063ba:	4630      	mov	r0, r6
 80063bc:	4639      	mov	r1, r7
 80063be:	f7fa fb8b 	bl	8000ad8 <__aeabi_dcmpeq>
 80063c2:	b110      	cbz	r0, 80063ca <_dtoa_r+0x67a>
 80063c4:	f018 0f01 	tst.w	r8, #1
 80063c8:	d10f      	bne.n	80063ea <_dtoa_r+0x69a>
 80063ca:	9904      	ldr	r1, [sp, #16]
 80063cc:	4620      	mov	r0, r4
 80063ce:	f000 fcaa 	bl	8006d26 <_Bfree>
 80063d2:	2300      	movs	r3, #0
 80063d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80063d6:	702b      	strb	r3, [r5, #0]
 80063d8:	f10a 0301 	add.w	r3, sl, #1
 80063dc:	6013      	str	r3, [r2, #0]
 80063de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	f000 8241 	beq.w	8006868 <_dtoa_r+0xb18>
 80063e6:	601d      	str	r5, [r3, #0]
 80063e8:	e23e      	b.n	8006868 <_dtoa_r+0xb18>
 80063ea:	f8cd a020 	str.w	sl, [sp, #32]
 80063ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80063f2:	2a39      	cmp	r2, #57	; 0x39
 80063f4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80063f8:	d108      	bne.n	800640c <_dtoa_r+0x6bc>
 80063fa:	459b      	cmp	fp, r3
 80063fc:	d10a      	bne.n	8006414 <_dtoa_r+0x6c4>
 80063fe:	9b08      	ldr	r3, [sp, #32]
 8006400:	3301      	adds	r3, #1
 8006402:	9308      	str	r3, [sp, #32]
 8006404:	2330      	movs	r3, #48	; 0x30
 8006406:	f88b 3000 	strb.w	r3, [fp]
 800640a:	465b      	mov	r3, fp
 800640c:	781a      	ldrb	r2, [r3, #0]
 800640e:	3201      	adds	r2, #1
 8006410:	701a      	strb	r2, [r3, #0]
 8006412:	e78c      	b.n	800632e <_dtoa_r+0x5de>
 8006414:	461d      	mov	r5, r3
 8006416:	e7ea      	b.n	80063ee <_dtoa_r+0x69e>
 8006418:	2200      	movs	r2, #0
 800641a:	4b9b      	ldr	r3, [pc, #620]	; (8006688 <_dtoa_r+0x938>)
 800641c:	f7fa f8f4 	bl	8000608 <__aeabi_dmul>
 8006420:	2200      	movs	r2, #0
 8006422:	2300      	movs	r3, #0
 8006424:	4606      	mov	r6, r0
 8006426:	460f      	mov	r7, r1
 8006428:	f7fa fb56 	bl	8000ad8 <__aeabi_dcmpeq>
 800642c:	2800      	cmp	r0, #0
 800642e:	d09a      	beq.n	8006366 <_dtoa_r+0x616>
 8006430:	e7cb      	b.n	80063ca <_dtoa_r+0x67a>
 8006432:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006434:	2a00      	cmp	r2, #0
 8006436:	f000 808b 	beq.w	8006550 <_dtoa_r+0x800>
 800643a:	9a06      	ldr	r2, [sp, #24]
 800643c:	2a01      	cmp	r2, #1
 800643e:	dc6e      	bgt.n	800651e <_dtoa_r+0x7ce>
 8006440:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006442:	2a00      	cmp	r2, #0
 8006444:	d067      	beq.n	8006516 <_dtoa_r+0x7c6>
 8006446:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800644a:	9f07      	ldr	r7, [sp, #28]
 800644c:	9d05      	ldr	r5, [sp, #20]
 800644e:	9a05      	ldr	r2, [sp, #20]
 8006450:	2101      	movs	r1, #1
 8006452:	441a      	add	r2, r3
 8006454:	4620      	mov	r0, r4
 8006456:	9205      	str	r2, [sp, #20]
 8006458:	4498      	add	r8, r3
 800645a:	f000 fd04 	bl	8006e66 <__i2b>
 800645e:	4606      	mov	r6, r0
 8006460:	2d00      	cmp	r5, #0
 8006462:	dd0c      	ble.n	800647e <_dtoa_r+0x72e>
 8006464:	f1b8 0f00 	cmp.w	r8, #0
 8006468:	dd09      	ble.n	800647e <_dtoa_r+0x72e>
 800646a:	4545      	cmp	r5, r8
 800646c:	9a05      	ldr	r2, [sp, #20]
 800646e:	462b      	mov	r3, r5
 8006470:	bfa8      	it	ge
 8006472:	4643      	movge	r3, r8
 8006474:	1ad2      	subs	r2, r2, r3
 8006476:	9205      	str	r2, [sp, #20]
 8006478:	1aed      	subs	r5, r5, r3
 800647a:	eba8 0803 	sub.w	r8, r8, r3
 800647e:	9b07      	ldr	r3, [sp, #28]
 8006480:	b1eb      	cbz	r3, 80064be <_dtoa_r+0x76e>
 8006482:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006484:	2b00      	cmp	r3, #0
 8006486:	d067      	beq.n	8006558 <_dtoa_r+0x808>
 8006488:	b18f      	cbz	r7, 80064ae <_dtoa_r+0x75e>
 800648a:	4631      	mov	r1, r6
 800648c:	463a      	mov	r2, r7
 800648e:	4620      	mov	r0, r4
 8006490:	f000 fd88 	bl	8006fa4 <__pow5mult>
 8006494:	9a04      	ldr	r2, [sp, #16]
 8006496:	4601      	mov	r1, r0
 8006498:	4606      	mov	r6, r0
 800649a:	4620      	mov	r0, r4
 800649c:	f000 fcec 	bl	8006e78 <__multiply>
 80064a0:	9904      	ldr	r1, [sp, #16]
 80064a2:	9008      	str	r0, [sp, #32]
 80064a4:	4620      	mov	r0, r4
 80064a6:	f000 fc3e 	bl	8006d26 <_Bfree>
 80064aa:	9b08      	ldr	r3, [sp, #32]
 80064ac:	9304      	str	r3, [sp, #16]
 80064ae:	9b07      	ldr	r3, [sp, #28]
 80064b0:	1bda      	subs	r2, r3, r7
 80064b2:	d004      	beq.n	80064be <_dtoa_r+0x76e>
 80064b4:	9904      	ldr	r1, [sp, #16]
 80064b6:	4620      	mov	r0, r4
 80064b8:	f000 fd74 	bl	8006fa4 <__pow5mult>
 80064bc:	9004      	str	r0, [sp, #16]
 80064be:	2101      	movs	r1, #1
 80064c0:	4620      	mov	r0, r4
 80064c2:	f000 fcd0 	bl	8006e66 <__i2b>
 80064c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80064c8:	4607      	mov	r7, r0
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	f000 81d0 	beq.w	8006870 <_dtoa_r+0xb20>
 80064d0:	461a      	mov	r2, r3
 80064d2:	4601      	mov	r1, r0
 80064d4:	4620      	mov	r0, r4
 80064d6:	f000 fd65 	bl	8006fa4 <__pow5mult>
 80064da:	9b06      	ldr	r3, [sp, #24]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	4607      	mov	r7, r0
 80064e0:	dc40      	bgt.n	8006564 <_dtoa_r+0x814>
 80064e2:	9b00      	ldr	r3, [sp, #0]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d139      	bne.n	800655c <_dtoa_r+0x80c>
 80064e8:	9b01      	ldr	r3, [sp, #4]
 80064ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d136      	bne.n	8006560 <_dtoa_r+0x810>
 80064f2:	9b01      	ldr	r3, [sp, #4]
 80064f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80064f8:	0d1b      	lsrs	r3, r3, #20
 80064fa:	051b      	lsls	r3, r3, #20
 80064fc:	b12b      	cbz	r3, 800650a <_dtoa_r+0x7ba>
 80064fe:	9b05      	ldr	r3, [sp, #20]
 8006500:	3301      	adds	r3, #1
 8006502:	9305      	str	r3, [sp, #20]
 8006504:	f108 0801 	add.w	r8, r8, #1
 8006508:	2301      	movs	r3, #1
 800650a:	9307      	str	r3, [sp, #28]
 800650c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800650e:	2b00      	cmp	r3, #0
 8006510:	d12a      	bne.n	8006568 <_dtoa_r+0x818>
 8006512:	2001      	movs	r0, #1
 8006514:	e030      	b.n	8006578 <_dtoa_r+0x828>
 8006516:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006518:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800651c:	e795      	b.n	800644a <_dtoa_r+0x6fa>
 800651e:	9b07      	ldr	r3, [sp, #28]
 8006520:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 8006524:	42bb      	cmp	r3, r7
 8006526:	bfbf      	itttt	lt
 8006528:	9b07      	ldrlt	r3, [sp, #28]
 800652a:	9707      	strlt	r7, [sp, #28]
 800652c:	1afa      	sublt	r2, r7, r3
 800652e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006530:	bfbb      	ittet	lt
 8006532:	189b      	addlt	r3, r3, r2
 8006534:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006536:	1bdf      	subge	r7, r3, r7
 8006538:	2700      	movlt	r7, #0
 800653a:	f1b9 0f00 	cmp.w	r9, #0
 800653e:	bfb5      	itete	lt
 8006540:	9b05      	ldrlt	r3, [sp, #20]
 8006542:	9d05      	ldrge	r5, [sp, #20]
 8006544:	eba3 0509 	sublt.w	r5, r3, r9
 8006548:	464b      	movge	r3, r9
 800654a:	bfb8      	it	lt
 800654c:	2300      	movlt	r3, #0
 800654e:	e77e      	b.n	800644e <_dtoa_r+0x6fe>
 8006550:	9f07      	ldr	r7, [sp, #28]
 8006552:	9d05      	ldr	r5, [sp, #20]
 8006554:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006556:	e783      	b.n	8006460 <_dtoa_r+0x710>
 8006558:	9a07      	ldr	r2, [sp, #28]
 800655a:	e7ab      	b.n	80064b4 <_dtoa_r+0x764>
 800655c:	2300      	movs	r3, #0
 800655e:	e7d4      	b.n	800650a <_dtoa_r+0x7ba>
 8006560:	9b00      	ldr	r3, [sp, #0]
 8006562:	e7d2      	b.n	800650a <_dtoa_r+0x7ba>
 8006564:	2300      	movs	r3, #0
 8006566:	9307      	str	r3, [sp, #28]
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800656e:	6918      	ldr	r0, [r3, #16]
 8006570:	f000 fc2b 	bl	8006dca <__hi0bits>
 8006574:	f1c0 0020 	rsb	r0, r0, #32
 8006578:	4440      	add	r0, r8
 800657a:	f010 001f 	ands.w	r0, r0, #31
 800657e:	d047      	beq.n	8006610 <_dtoa_r+0x8c0>
 8006580:	f1c0 0320 	rsb	r3, r0, #32
 8006584:	2b04      	cmp	r3, #4
 8006586:	dd3b      	ble.n	8006600 <_dtoa_r+0x8b0>
 8006588:	9b05      	ldr	r3, [sp, #20]
 800658a:	f1c0 001c 	rsb	r0, r0, #28
 800658e:	4403      	add	r3, r0
 8006590:	9305      	str	r3, [sp, #20]
 8006592:	4405      	add	r5, r0
 8006594:	4480      	add	r8, r0
 8006596:	9b05      	ldr	r3, [sp, #20]
 8006598:	2b00      	cmp	r3, #0
 800659a:	dd05      	ble.n	80065a8 <_dtoa_r+0x858>
 800659c:	461a      	mov	r2, r3
 800659e:	9904      	ldr	r1, [sp, #16]
 80065a0:	4620      	mov	r0, r4
 80065a2:	f000 fd4d 	bl	8007040 <__lshift>
 80065a6:	9004      	str	r0, [sp, #16]
 80065a8:	f1b8 0f00 	cmp.w	r8, #0
 80065ac:	dd05      	ble.n	80065ba <_dtoa_r+0x86a>
 80065ae:	4639      	mov	r1, r7
 80065b0:	4642      	mov	r2, r8
 80065b2:	4620      	mov	r0, r4
 80065b4:	f000 fd44 	bl	8007040 <__lshift>
 80065b8:	4607      	mov	r7, r0
 80065ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80065bc:	b353      	cbz	r3, 8006614 <_dtoa_r+0x8c4>
 80065be:	4639      	mov	r1, r7
 80065c0:	9804      	ldr	r0, [sp, #16]
 80065c2:	f000 fd91 	bl	80070e8 <__mcmp>
 80065c6:	2800      	cmp	r0, #0
 80065c8:	da24      	bge.n	8006614 <_dtoa_r+0x8c4>
 80065ca:	2300      	movs	r3, #0
 80065cc:	220a      	movs	r2, #10
 80065ce:	9904      	ldr	r1, [sp, #16]
 80065d0:	4620      	mov	r0, r4
 80065d2:	f000 fbbf 	bl	8006d54 <__multadd>
 80065d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065d8:	9004      	str	r0, [sp, #16]
 80065da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80065de:	2b00      	cmp	r3, #0
 80065e0:	f000 814d 	beq.w	800687e <_dtoa_r+0xb2e>
 80065e4:	2300      	movs	r3, #0
 80065e6:	4631      	mov	r1, r6
 80065e8:	220a      	movs	r2, #10
 80065ea:	4620      	mov	r0, r4
 80065ec:	f000 fbb2 	bl	8006d54 <__multadd>
 80065f0:	9b02      	ldr	r3, [sp, #8]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	4606      	mov	r6, r0
 80065f6:	dc4f      	bgt.n	8006698 <_dtoa_r+0x948>
 80065f8:	9b06      	ldr	r3, [sp, #24]
 80065fa:	2b02      	cmp	r3, #2
 80065fc:	dd4c      	ble.n	8006698 <_dtoa_r+0x948>
 80065fe:	e011      	b.n	8006624 <_dtoa_r+0x8d4>
 8006600:	d0c9      	beq.n	8006596 <_dtoa_r+0x846>
 8006602:	9a05      	ldr	r2, [sp, #20]
 8006604:	331c      	adds	r3, #28
 8006606:	441a      	add	r2, r3
 8006608:	9205      	str	r2, [sp, #20]
 800660a:	441d      	add	r5, r3
 800660c:	4498      	add	r8, r3
 800660e:	e7c2      	b.n	8006596 <_dtoa_r+0x846>
 8006610:	4603      	mov	r3, r0
 8006612:	e7f6      	b.n	8006602 <_dtoa_r+0x8b2>
 8006614:	f1b9 0f00 	cmp.w	r9, #0
 8006618:	dc38      	bgt.n	800668c <_dtoa_r+0x93c>
 800661a:	9b06      	ldr	r3, [sp, #24]
 800661c:	2b02      	cmp	r3, #2
 800661e:	dd35      	ble.n	800668c <_dtoa_r+0x93c>
 8006620:	f8cd 9008 	str.w	r9, [sp, #8]
 8006624:	9b02      	ldr	r3, [sp, #8]
 8006626:	b963      	cbnz	r3, 8006642 <_dtoa_r+0x8f2>
 8006628:	4639      	mov	r1, r7
 800662a:	2205      	movs	r2, #5
 800662c:	4620      	mov	r0, r4
 800662e:	f000 fb91 	bl	8006d54 <__multadd>
 8006632:	4601      	mov	r1, r0
 8006634:	4607      	mov	r7, r0
 8006636:	9804      	ldr	r0, [sp, #16]
 8006638:	f000 fd56 	bl	80070e8 <__mcmp>
 800663c:	2800      	cmp	r0, #0
 800663e:	f73f adcc 	bgt.w	80061da <_dtoa_r+0x48a>
 8006642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006644:	465d      	mov	r5, fp
 8006646:	ea6f 0a03 	mvn.w	sl, r3
 800664a:	f04f 0900 	mov.w	r9, #0
 800664e:	4639      	mov	r1, r7
 8006650:	4620      	mov	r0, r4
 8006652:	f000 fb68 	bl	8006d26 <_Bfree>
 8006656:	2e00      	cmp	r6, #0
 8006658:	f43f aeb7 	beq.w	80063ca <_dtoa_r+0x67a>
 800665c:	f1b9 0f00 	cmp.w	r9, #0
 8006660:	d005      	beq.n	800666e <_dtoa_r+0x91e>
 8006662:	45b1      	cmp	r9, r6
 8006664:	d003      	beq.n	800666e <_dtoa_r+0x91e>
 8006666:	4649      	mov	r1, r9
 8006668:	4620      	mov	r0, r4
 800666a:	f000 fb5c 	bl	8006d26 <_Bfree>
 800666e:	4631      	mov	r1, r6
 8006670:	4620      	mov	r0, r4
 8006672:	f000 fb58 	bl	8006d26 <_Bfree>
 8006676:	e6a8      	b.n	80063ca <_dtoa_r+0x67a>
 8006678:	2700      	movs	r7, #0
 800667a:	463e      	mov	r6, r7
 800667c:	e7e1      	b.n	8006642 <_dtoa_r+0x8f2>
 800667e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8006682:	463e      	mov	r6, r7
 8006684:	e5a9      	b.n	80061da <_dtoa_r+0x48a>
 8006686:	bf00      	nop
 8006688:	40240000 	.word	0x40240000
 800668c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800668e:	f8cd 9008 	str.w	r9, [sp, #8]
 8006692:	2b00      	cmp	r3, #0
 8006694:	f000 80fa 	beq.w	800688c <_dtoa_r+0xb3c>
 8006698:	2d00      	cmp	r5, #0
 800669a:	dd05      	ble.n	80066a8 <_dtoa_r+0x958>
 800669c:	4631      	mov	r1, r6
 800669e:	462a      	mov	r2, r5
 80066a0:	4620      	mov	r0, r4
 80066a2:	f000 fccd 	bl	8007040 <__lshift>
 80066a6:	4606      	mov	r6, r0
 80066a8:	9b07      	ldr	r3, [sp, #28]
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d04c      	beq.n	8006748 <_dtoa_r+0x9f8>
 80066ae:	6871      	ldr	r1, [r6, #4]
 80066b0:	4620      	mov	r0, r4
 80066b2:	f000 fb04 	bl	8006cbe <_Balloc>
 80066b6:	6932      	ldr	r2, [r6, #16]
 80066b8:	3202      	adds	r2, #2
 80066ba:	4605      	mov	r5, r0
 80066bc:	0092      	lsls	r2, r2, #2
 80066be:	f106 010c 	add.w	r1, r6, #12
 80066c2:	300c      	adds	r0, #12
 80066c4:	f000 faf0 	bl	8006ca8 <memcpy>
 80066c8:	2201      	movs	r2, #1
 80066ca:	4629      	mov	r1, r5
 80066cc:	4620      	mov	r0, r4
 80066ce:	f000 fcb7 	bl	8007040 <__lshift>
 80066d2:	9b00      	ldr	r3, [sp, #0]
 80066d4:	f8cd b014 	str.w	fp, [sp, #20]
 80066d8:	f003 0301 	and.w	r3, r3, #1
 80066dc:	46b1      	mov	r9, r6
 80066de:	9307      	str	r3, [sp, #28]
 80066e0:	4606      	mov	r6, r0
 80066e2:	4639      	mov	r1, r7
 80066e4:	9804      	ldr	r0, [sp, #16]
 80066e6:	f7ff faa5 	bl	8005c34 <quorem>
 80066ea:	4649      	mov	r1, r9
 80066ec:	4605      	mov	r5, r0
 80066ee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80066f2:	9804      	ldr	r0, [sp, #16]
 80066f4:	f000 fcf8 	bl	80070e8 <__mcmp>
 80066f8:	4632      	mov	r2, r6
 80066fa:	9000      	str	r0, [sp, #0]
 80066fc:	4639      	mov	r1, r7
 80066fe:	4620      	mov	r0, r4
 8006700:	f000 fd0c 	bl	800711c <__mdiff>
 8006704:	68c3      	ldr	r3, [r0, #12]
 8006706:	4602      	mov	r2, r0
 8006708:	bb03      	cbnz	r3, 800674c <_dtoa_r+0x9fc>
 800670a:	4601      	mov	r1, r0
 800670c:	9008      	str	r0, [sp, #32]
 800670e:	9804      	ldr	r0, [sp, #16]
 8006710:	f000 fcea 	bl	80070e8 <__mcmp>
 8006714:	9a08      	ldr	r2, [sp, #32]
 8006716:	4603      	mov	r3, r0
 8006718:	4611      	mov	r1, r2
 800671a:	4620      	mov	r0, r4
 800671c:	9308      	str	r3, [sp, #32]
 800671e:	f000 fb02 	bl	8006d26 <_Bfree>
 8006722:	9b08      	ldr	r3, [sp, #32]
 8006724:	b9a3      	cbnz	r3, 8006750 <_dtoa_r+0xa00>
 8006726:	9a06      	ldr	r2, [sp, #24]
 8006728:	b992      	cbnz	r2, 8006750 <_dtoa_r+0xa00>
 800672a:	9a07      	ldr	r2, [sp, #28]
 800672c:	b982      	cbnz	r2, 8006750 <_dtoa_r+0xa00>
 800672e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006732:	d029      	beq.n	8006788 <_dtoa_r+0xa38>
 8006734:	9b00      	ldr	r3, [sp, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	dd01      	ble.n	800673e <_dtoa_r+0x9ee>
 800673a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800673e:	9b05      	ldr	r3, [sp, #20]
 8006740:	1c5d      	adds	r5, r3, #1
 8006742:	f883 8000 	strb.w	r8, [r3]
 8006746:	e782      	b.n	800664e <_dtoa_r+0x8fe>
 8006748:	4630      	mov	r0, r6
 800674a:	e7c2      	b.n	80066d2 <_dtoa_r+0x982>
 800674c:	2301      	movs	r3, #1
 800674e:	e7e3      	b.n	8006718 <_dtoa_r+0x9c8>
 8006750:	9a00      	ldr	r2, [sp, #0]
 8006752:	2a00      	cmp	r2, #0
 8006754:	db04      	blt.n	8006760 <_dtoa_r+0xa10>
 8006756:	d125      	bne.n	80067a4 <_dtoa_r+0xa54>
 8006758:	9a06      	ldr	r2, [sp, #24]
 800675a:	bb1a      	cbnz	r2, 80067a4 <_dtoa_r+0xa54>
 800675c:	9a07      	ldr	r2, [sp, #28]
 800675e:	bb0a      	cbnz	r2, 80067a4 <_dtoa_r+0xa54>
 8006760:	2b00      	cmp	r3, #0
 8006762:	ddec      	ble.n	800673e <_dtoa_r+0x9ee>
 8006764:	2201      	movs	r2, #1
 8006766:	9904      	ldr	r1, [sp, #16]
 8006768:	4620      	mov	r0, r4
 800676a:	f000 fc69 	bl	8007040 <__lshift>
 800676e:	4639      	mov	r1, r7
 8006770:	9004      	str	r0, [sp, #16]
 8006772:	f000 fcb9 	bl	80070e8 <__mcmp>
 8006776:	2800      	cmp	r0, #0
 8006778:	dc03      	bgt.n	8006782 <_dtoa_r+0xa32>
 800677a:	d1e0      	bne.n	800673e <_dtoa_r+0x9ee>
 800677c:	f018 0f01 	tst.w	r8, #1
 8006780:	d0dd      	beq.n	800673e <_dtoa_r+0x9ee>
 8006782:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006786:	d1d8      	bne.n	800673a <_dtoa_r+0x9ea>
 8006788:	9b05      	ldr	r3, [sp, #20]
 800678a:	9a05      	ldr	r2, [sp, #20]
 800678c:	1c5d      	adds	r5, r3, #1
 800678e:	2339      	movs	r3, #57	; 0x39
 8006790:	7013      	strb	r3, [r2, #0]
 8006792:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006796:	2b39      	cmp	r3, #57	; 0x39
 8006798:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 800679c:	d04f      	beq.n	800683e <_dtoa_r+0xaee>
 800679e:	3301      	adds	r3, #1
 80067a0:	7013      	strb	r3, [r2, #0]
 80067a2:	e754      	b.n	800664e <_dtoa_r+0x8fe>
 80067a4:	9a05      	ldr	r2, [sp, #20]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f102 0501 	add.w	r5, r2, #1
 80067ac:	dd06      	ble.n	80067bc <_dtoa_r+0xa6c>
 80067ae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80067b2:	d0e9      	beq.n	8006788 <_dtoa_r+0xa38>
 80067b4:	f108 0801 	add.w	r8, r8, #1
 80067b8:	9b05      	ldr	r3, [sp, #20]
 80067ba:	e7c2      	b.n	8006742 <_dtoa_r+0x9f2>
 80067bc:	9a02      	ldr	r2, [sp, #8]
 80067be:	f805 8c01 	strb.w	r8, [r5, #-1]
 80067c2:	eba5 030b 	sub.w	r3, r5, fp
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d021      	beq.n	800680e <_dtoa_r+0xabe>
 80067ca:	2300      	movs	r3, #0
 80067cc:	220a      	movs	r2, #10
 80067ce:	9904      	ldr	r1, [sp, #16]
 80067d0:	4620      	mov	r0, r4
 80067d2:	f000 fabf 	bl	8006d54 <__multadd>
 80067d6:	45b1      	cmp	r9, r6
 80067d8:	9004      	str	r0, [sp, #16]
 80067da:	f04f 0300 	mov.w	r3, #0
 80067de:	f04f 020a 	mov.w	r2, #10
 80067e2:	4649      	mov	r1, r9
 80067e4:	4620      	mov	r0, r4
 80067e6:	d105      	bne.n	80067f4 <_dtoa_r+0xaa4>
 80067e8:	f000 fab4 	bl	8006d54 <__multadd>
 80067ec:	4681      	mov	r9, r0
 80067ee:	4606      	mov	r6, r0
 80067f0:	9505      	str	r5, [sp, #20]
 80067f2:	e776      	b.n	80066e2 <_dtoa_r+0x992>
 80067f4:	f000 faae 	bl	8006d54 <__multadd>
 80067f8:	4631      	mov	r1, r6
 80067fa:	4681      	mov	r9, r0
 80067fc:	2300      	movs	r3, #0
 80067fe:	220a      	movs	r2, #10
 8006800:	4620      	mov	r0, r4
 8006802:	f000 faa7 	bl	8006d54 <__multadd>
 8006806:	4606      	mov	r6, r0
 8006808:	e7f2      	b.n	80067f0 <_dtoa_r+0xaa0>
 800680a:	f04f 0900 	mov.w	r9, #0
 800680e:	2201      	movs	r2, #1
 8006810:	9904      	ldr	r1, [sp, #16]
 8006812:	4620      	mov	r0, r4
 8006814:	f000 fc14 	bl	8007040 <__lshift>
 8006818:	4639      	mov	r1, r7
 800681a:	9004      	str	r0, [sp, #16]
 800681c:	f000 fc64 	bl	80070e8 <__mcmp>
 8006820:	2800      	cmp	r0, #0
 8006822:	dcb6      	bgt.n	8006792 <_dtoa_r+0xa42>
 8006824:	d102      	bne.n	800682c <_dtoa_r+0xadc>
 8006826:	f018 0f01 	tst.w	r8, #1
 800682a:	d1b2      	bne.n	8006792 <_dtoa_r+0xa42>
 800682c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006830:	2b30      	cmp	r3, #48	; 0x30
 8006832:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8006836:	f47f af0a 	bne.w	800664e <_dtoa_r+0x8fe>
 800683a:	4615      	mov	r5, r2
 800683c:	e7f6      	b.n	800682c <_dtoa_r+0xadc>
 800683e:	4593      	cmp	fp, r2
 8006840:	d105      	bne.n	800684e <_dtoa_r+0xafe>
 8006842:	2331      	movs	r3, #49	; 0x31
 8006844:	f10a 0a01 	add.w	sl, sl, #1
 8006848:	f88b 3000 	strb.w	r3, [fp]
 800684c:	e6ff      	b.n	800664e <_dtoa_r+0x8fe>
 800684e:	4615      	mov	r5, r2
 8006850:	e79f      	b.n	8006792 <_dtoa_r+0xa42>
 8006852:	f8df b064 	ldr.w	fp, [pc, #100]	; 80068b8 <_dtoa_r+0xb68>
 8006856:	e007      	b.n	8006868 <_dtoa_r+0xb18>
 8006858:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800685a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80068bc <_dtoa_r+0xb6c>
 800685e:	b11b      	cbz	r3, 8006868 <_dtoa_r+0xb18>
 8006860:	f10b 0308 	add.w	r3, fp, #8
 8006864:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006866:	6013      	str	r3, [r2, #0]
 8006868:	4658      	mov	r0, fp
 800686a:	b017      	add	sp, #92	; 0x5c
 800686c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006870:	9b06      	ldr	r3, [sp, #24]
 8006872:	2b01      	cmp	r3, #1
 8006874:	f77f ae35 	ble.w	80064e2 <_dtoa_r+0x792>
 8006878:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800687a:	9307      	str	r3, [sp, #28]
 800687c:	e649      	b.n	8006512 <_dtoa_r+0x7c2>
 800687e:	9b02      	ldr	r3, [sp, #8]
 8006880:	2b00      	cmp	r3, #0
 8006882:	dc03      	bgt.n	800688c <_dtoa_r+0xb3c>
 8006884:	9b06      	ldr	r3, [sp, #24]
 8006886:	2b02      	cmp	r3, #2
 8006888:	f73f aecc 	bgt.w	8006624 <_dtoa_r+0x8d4>
 800688c:	465d      	mov	r5, fp
 800688e:	4639      	mov	r1, r7
 8006890:	9804      	ldr	r0, [sp, #16]
 8006892:	f7ff f9cf 	bl	8005c34 <quorem>
 8006896:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800689a:	f805 8b01 	strb.w	r8, [r5], #1
 800689e:	9a02      	ldr	r2, [sp, #8]
 80068a0:	eba5 030b 	sub.w	r3, r5, fp
 80068a4:	429a      	cmp	r2, r3
 80068a6:	ddb0      	ble.n	800680a <_dtoa_r+0xaba>
 80068a8:	2300      	movs	r3, #0
 80068aa:	220a      	movs	r2, #10
 80068ac:	9904      	ldr	r1, [sp, #16]
 80068ae:	4620      	mov	r0, r4
 80068b0:	f000 fa50 	bl	8006d54 <__multadd>
 80068b4:	9004      	str	r0, [sp, #16]
 80068b6:	e7ea      	b.n	800688e <_dtoa_r+0xb3e>
 80068b8:	08009634 	.word	0x08009634
 80068bc:	08009658 	.word	0x08009658

080068c0 <__sflush_r>:
 80068c0:	898a      	ldrh	r2, [r1, #12]
 80068c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068c6:	4605      	mov	r5, r0
 80068c8:	0710      	lsls	r0, r2, #28
 80068ca:	460c      	mov	r4, r1
 80068cc:	d458      	bmi.n	8006980 <__sflush_r+0xc0>
 80068ce:	684b      	ldr	r3, [r1, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	dc05      	bgt.n	80068e0 <__sflush_r+0x20>
 80068d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	dc02      	bgt.n	80068e0 <__sflush_r+0x20>
 80068da:	2000      	movs	r0, #0
 80068dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80068e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80068e2:	2e00      	cmp	r6, #0
 80068e4:	d0f9      	beq.n	80068da <__sflush_r+0x1a>
 80068e6:	2300      	movs	r3, #0
 80068e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80068ec:	682f      	ldr	r7, [r5, #0]
 80068ee:	6a21      	ldr	r1, [r4, #32]
 80068f0:	602b      	str	r3, [r5, #0]
 80068f2:	d032      	beq.n	800695a <__sflush_r+0x9a>
 80068f4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80068f6:	89a3      	ldrh	r3, [r4, #12]
 80068f8:	075a      	lsls	r2, r3, #29
 80068fa:	d505      	bpl.n	8006908 <__sflush_r+0x48>
 80068fc:	6863      	ldr	r3, [r4, #4]
 80068fe:	1ac0      	subs	r0, r0, r3
 8006900:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006902:	b10b      	cbz	r3, 8006908 <__sflush_r+0x48>
 8006904:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006906:	1ac0      	subs	r0, r0, r3
 8006908:	2300      	movs	r3, #0
 800690a:	4602      	mov	r2, r0
 800690c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800690e:	6a21      	ldr	r1, [r4, #32]
 8006910:	4628      	mov	r0, r5
 8006912:	47b0      	blx	r6
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	89a3      	ldrh	r3, [r4, #12]
 8006918:	d106      	bne.n	8006928 <__sflush_r+0x68>
 800691a:	6829      	ldr	r1, [r5, #0]
 800691c:	291d      	cmp	r1, #29
 800691e:	d848      	bhi.n	80069b2 <__sflush_r+0xf2>
 8006920:	4a29      	ldr	r2, [pc, #164]	; (80069c8 <__sflush_r+0x108>)
 8006922:	40ca      	lsrs	r2, r1
 8006924:	07d6      	lsls	r6, r2, #31
 8006926:	d544      	bpl.n	80069b2 <__sflush_r+0xf2>
 8006928:	2200      	movs	r2, #0
 800692a:	6062      	str	r2, [r4, #4]
 800692c:	04d9      	lsls	r1, r3, #19
 800692e:	6922      	ldr	r2, [r4, #16]
 8006930:	6022      	str	r2, [r4, #0]
 8006932:	d504      	bpl.n	800693e <__sflush_r+0x7e>
 8006934:	1c42      	adds	r2, r0, #1
 8006936:	d101      	bne.n	800693c <__sflush_r+0x7c>
 8006938:	682b      	ldr	r3, [r5, #0]
 800693a:	b903      	cbnz	r3, 800693e <__sflush_r+0x7e>
 800693c:	6560      	str	r0, [r4, #84]	; 0x54
 800693e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006940:	602f      	str	r7, [r5, #0]
 8006942:	2900      	cmp	r1, #0
 8006944:	d0c9      	beq.n	80068da <__sflush_r+0x1a>
 8006946:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800694a:	4299      	cmp	r1, r3
 800694c:	d002      	beq.n	8006954 <__sflush_r+0x94>
 800694e:	4628      	mov	r0, r5
 8006950:	f000 fc9e 	bl	8007290 <_free_r>
 8006954:	2000      	movs	r0, #0
 8006956:	6360      	str	r0, [r4, #52]	; 0x34
 8006958:	e7c0      	b.n	80068dc <__sflush_r+0x1c>
 800695a:	2301      	movs	r3, #1
 800695c:	4628      	mov	r0, r5
 800695e:	47b0      	blx	r6
 8006960:	1c41      	adds	r1, r0, #1
 8006962:	d1c8      	bne.n	80068f6 <__sflush_r+0x36>
 8006964:	682b      	ldr	r3, [r5, #0]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0c5      	beq.n	80068f6 <__sflush_r+0x36>
 800696a:	2b1d      	cmp	r3, #29
 800696c:	d001      	beq.n	8006972 <__sflush_r+0xb2>
 800696e:	2b16      	cmp	r3, #22
 8006970:	d101      	bne.n	8006976 <__sflush_r+0xb6>
 8006972:	602f      	str	r7, [r5, #0]
 8006974:	e7b1      	b.n	80068da <__sflush_r+0x1a>
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800697c:	81a3      	strh	r3, [r4, #12]
 800697e:	e7ad      	b.n	80068dc <__sflush_r+0x1c>
 8006980:	690f      	ldr	r7, [r1, #16]
 8006982:	2f00      	cmp	r7, #0
 8006984:	d0a9      	beq.n	80068da <__sflush_r+0x1a>
 8006986:	0793      	lsls	r3, r2, #30
 8006988:	680e      	ldr	r6, [r1, #0]
 800698a:	bf08      	it	eq
 800698c:	694b      	ldreq	r3, [r1, #20]
 800698e:	600f      	str	r7, [r1, #0]
 8006990:	bf18      	it	ne
 8006992:	2300      	movne	r3, #0
 8006994:	eba6 0807 	sub.w	r8, r6, r7
 8006998:	608b      	str	r3, [r1, #8]
 800699a:	f1b8 0f00 	cmp.w	r8, #0
 800699e:	dd9c      	ble.n	80068da <__sflush_r+0x1a>
 80069a0:	4643      	mov	r3, r8
 80069a2:	463a      	mov	r2, r7
 80069a4:	6a21      	ldr	r1, [r4, #32]
 80069a6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80069a8:	4628      	mov	r0, r5
 80069aa:	47b0      	blx	r6
 80069ac:	2800      	cmp	r0, #0
 80069ae:	dc06      	bgt.n	80069be <__sflush_r+0xfe>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069b6:	81a3      	strh	r3, [r4, #12]
 80069b8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069bc:	e78e      	b.n	80068dc <__sflush_r+0x1c>
 80069be:	4407      	add	r7, r0
 80069c0:	eba8 0800 	sub.w	r8, r8, r0
 80069c4:	e7e9      	b.n	800699a <__sflush_r+0xda>
 80069c6:	bf00      	nop
 80069c8:	20400001 	.word	0x20400001

080069cc <_fflush_r>:
 80069cc:	b538      	push	{r3, r4, r5, lr}
 80069ce:	690b      	ldr	r3, [r1, #16]
 80069d0:	4605      	mov	r5, r0
 80069d2:	460c      	mov	r4, r1
 80069d4:	b1db      	cbz	r3, 8006a0e <_fflush_r+0x42>
 80069d6:	b118      	cbz	r0, 80069e0 <_fflush_r+0x14>
 80069d8:	6983      	ldr	r3, [r0, #24]
 80069da:	b90b      	cbnz	r3, 80069e0 <_fflush_r+0x14>
 80069dc:	f000 f860 	bl	8006aa0 <__sinit>
 80069e0:	4b0c      	ldr	r3, [pc, #48]	; (8006a14 <_fflush_r+0x48>)
 80069e2:	429c      	cmp	r4, r3
 80069e4:	d109      	bne.n	80069fa <_fflush_r+0x2e>
 80069e6:	686c      	ldr	r4, [r5, #4]
 80069e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80069ec:	b17b      	cbz	r3, 8006a0e <_fflush_r+0x42>
 80069ee:	4621      	mov	r1, r4
 80069f0:	4628      	mov	r0, r5
 80069f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80069f6:	f7ff bf63 	b.w	80068c0 <__sflush_r>
 80069fa:	4b07      	ldr	r3, [pc, #28]	; (8006a18 <_fflush_r+0x4c>)
 80069fc:	429c      	cmp	r4, r3
 80069fe:	d101      	bne.n	8006a04 <_fflush_r+0x38>
 8006a00:	68ac      	ldr	r4, [r5, #8]
 8006a02:	e7f1      	b.n	80069e8 <_fflush_r+0x1c>
 8006a04:	4b05      	ldr	r3, [pc, #20]	; (8006a1c <_fflush_r+0x50>)
 8006a06:	429c      	cmp	r4, r3
 8006a08:	bf08      	it	eq
 8006a0a:	68ec      	ldreq	r4, [r5, #12]
 8006a0c:	e7ec      	b.n	80069e8 <_fflush_r+0x1c>
 8006a0e:	2000      	movs	r0, #0
 8006a10:	bd38      	pop	{r3, r4, r5, pc}
 8006a12:	bf00      	nop
 8006a14:	08009688 	.word	0x08009688
 8006a18:	080096a8 	.word	0x080096a8
 8006a1c:	08009668 	.word	0x08009668

08006a20 <std>:
 8006a20:	2300      	movs	r3, #0
 8006a22:	b510      	push	{r4, lr}
 8006a24:	4604      	mov	r4, r0
 8006a26:	e9c0 3300 	strd	r3, r3, [r0]
 8006a2a:	6083      	str	r3, [r0, #8]
 8006a2c:	8181      	strh	r1, [r0, #12]
 8006a2e:	6643      	str	r3, [r0, #100]	; 0x64
 8006a30:	81c2      	strh	r2, [r0, #14]
 8006a32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a36:	6183      	str	r3, [r0, #24]
 8006a38:	4619      	mov	r1, r3
 8006a3a:	2208      	movs	r2, #8
 8006a3c:	305c      	adds	r0, #92	; 0x5c
 8006a3e:	f7fe fb59 	bl	80050f4 <memset>
 8006a42:	4b05      	ldr	r3, [pc, #20]	; (8006a58 <std+0x38>)
 8006a44:	6263      	str	r3, [r4, #36]	; 0x24
 8006a46:	4b05      	ldr	r3, [pc, #20]	; (8006a5c <std+0x3c>)
 8006a48:	62a3      	str	r3, [r4, #40]	; 0x28
 8006a4a:	4b05      	ldr	r3, [pc, #20]	; (8006a60 <std+0x40>)
 8006a4c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006a4e:	4b05      	ldr	r3, [pc, #20]	; (8006a64 <std+0x44>)
 8006a50:	6224      	str	r4, [r4, #32]
 8006a52:	6323      	str	r3, [r4, #48]	; 0x30
 8006a54:	bd10      	pop	{r4, pc}
 8006a56:	bf00      	nop
 8006a58:	08007681 	.word	0x08007681
 8006a5c:	080076a3 	.word	0x080076a3
 8006a60:	080076db 	.word	0x080076db
 8006a64:	080076ff 	.word	0x080076ff

08006a68 <_cleanup_r>:
 8006a68:	4901      	ldr	r1, [pc, #4]	; (8006a70 <_cleanup_r+0x8>)
 8006a6a:	f000 b885 	b.w	8006b78 <_fwalk_reent>
 8006a6e:	bf00      	nop
 8006a70:	080069cd 	.word	0x080069cd

08006a74 <__sfmoreglue>:
 8006a74:	b570      	push	{r4, r5, r6, lr}
 8006a76:	1e4a      	subs	r2, r1, #1
 8006a78:	2568      	movs	r5, #104	; 0x68
 8006a7a:	4355      	muls	r5, r2
 8006a7c:	460e      	mov	r6, r1
 8006a7e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006a82:	f000 fc53 	bl	800732c <_malloc_r>
 8006a86:	4604      	mov	r4, r0
 8006a88:	b140      	cbz	r0, 8006a9c <__sfmoreglue+0x28>
 8006a8a:	2100      	movs	r1, #0
 8006a8c:	e9c0 1600 	strd	r1, r6, [r0]
 8006a90:	300c      	adds	r0, #12
 8006a92:	60a0      	str	r0, [r4, #8]
 8006a94:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006a98:	f7fe fb2c 	bl	80050f4 <memset>
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	bd70      	pop	{r4, r5, r6, pc}

08006aa0 <__sinit>:
 8006aa0:	6983      	ldr	r3, [r0, #24]
 8006aa2:	b510      	push	{r4, lr}
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	bb33      	cbnz	r3, 8006af6 <__sinit+0x56>
 8006aa8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006aac:	6503      	str	r3, [r0, #80]	; 0x50
 8006aae:	4b12      	ldr	r3, [pc, #72]	; (8006af8 <__sinit+0x58>)
 8006ab0:	4a12      	ldr	r2, [pc, #72]	; (8006afc <__sinit+0x5c>)
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6282      	str	r2, [r0, #40]	; 0x28
 8006ab6:	4298      	cmp	r0, r3
 8006ab8:	bf04      	itt	eq
 8006aba:	2301      	moveq	r3, #1
 8006abc:	6183      	streq	r3, [r0, #24]
 8006abe:	f000 f81f 	bl	8006b00 <__sfp>
 8006ac2:	6060      	str	r0, [r4, #4]
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	f000 f81b 	bl	8006b00 <__sfp>
 8006aca:	60a0      	str	r0, [r4, #8]
 8006acc:	4620      	mov	r0, r4
 8006ace:	f000 f817 	bl	8006b00 <__sfp>
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	60e0      	str	r0, [r4, #12]
 8006ad6:	2104      	movs	r1, #4
 8006ad8:	6860      	ldr	r0, [r4, #4]
 8006ada:	f7ff ffa1 	bl	8006a20 <std>
 8006ade:	2201      	movs	r2, #1
 8006ae0:	2109      	movs	r1, #9
 8006ae2:	68a0      	ldr	r0, [r4, #8]
 8006ae4:	f7ff ff9c 	bl	8006a20 <std>
 8006ae8:	2202      	movs	r2, #2
 8006aea:	2112      	movs	r1, #18
 8006aec:	68e0      	ldr	r0, [r4, #12]
 8006aee:	f7ff ff97 	bl	8006a20 <std>
 8006af2:	2301      	movs	r3, #1
 8006af4:	61a3      	str	r3, [r4, #24]
 8006af6:	bd10      	pop	{r4, pc}
 8006af8:	08009620 	.word	0x08009620
 8006afc:	08006a69 	.word	0x08006a69

08006b00 <__sfp>:
 8006b00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b02:	4b1b      	ldr	r3, [pc, #108]	; (8006b70 <__sfp+0x70>)
 8006b04:	681e      	ldr	r6, [r3, #0]
 8006b06:	69b3      	ldr	r3, [r6, #24]
 8006b08:	4607      	mov	r7, r0
 8006b0a:	b913      	cbnz	r3, 8006b12 <__sfp+0x12>
 8006b0c:	4630      	mov	r0, r6
 8006b0e:	f7ff ffc7 	bl	8006aa0 <__sinit>
 8006b12:	3648      	adds	r6, #72	; 0x48
 8006b14:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006b18:	3b01      	subs	r3, #1
 8006b1a:	d503      	bpl.n	8006b24 <__sfp+0x24>
 8006b1c:	6833      	ldr	r3, [r6, #0]
 8006b1e:	b133      	cbz	r3, 8006b2e <__sfp+0x2e>
 8006b20:	6836      	ldr	r6, [r6, #0]
 8006b22:	e7f7      	b.n	8006b14 <__sfp+0x14>
 8006b24:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006b28:	b16d      	cbz	r5, 8006b46 <__sfp+0x46>
 8006b2a:	3468      	adds	r4, #104	; 0x68
 8006b2c:	e7f4      	b.n	8006b18 <__sfp+0x18>
 8006b2e:	2104      	movs	r1, #4
 8006b30:	4638      	mov	r0, r7
 8006b32:	f7ff ff9f 	bl	8006a74 <__sfmoreglue>
 8006b36:	6030      	str	r0, [r6, #0]
 8006b38:	2800      	cmp	r0, #0
 8006b3a:	d1f1      	bne.n	8006b20 <__sfp+0x20>
 8006b3c:	230c      	movs	r3, #12
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	4604      	mov	r4, r0
 8006b42:	4620      	mov	r0, r4
 8006b44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006b46:	4b0b      	ldr	r3, [pc, #44]	; (8006b74 <__sfp+0x74>)
 8006b48:	6665      	str	r5, [r4, #100]	; 0x64
 8006b4a:	e9c4 5500 	strd	r5, r5, [r4]
 8006b4e:	60a5      	str	r5, [r4, #8]
 8006b50:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006b54:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006b58:	2208      	movs	r2, #8
 8006b5a:	4629      	mov	r1, r5
 8006b5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006b60:	f7fe fac8 	bl	80050f4 <memset>
 8006b64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006b68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006b6c:	e7e9      	b.n	8006b42 <__sfp+0x42>
 8006b6e:	bf00      	nop
 8006b70:	08009620 	.word	0x08009620
 8006b74:	ffff0001 	.word	0xffff0001

08006b78 <_fwalk_reent>:
 8006b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b7c:	4680      	mov	r8, r0
 8006b7e:	4689      	mov	r9, r1
 8006b80:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006b84:	2600      	movs	r6, #0
 8006b86:	b914      	cbnz	r4, 8006b8e <_fwalk_reent+0x16>
 8006b88:	4630      	mov	r0, r6
 8006b8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b8e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8006b92:	3f01      	subs	r7, #1
 8006b94:	d501      	bpl.n	8006b9a <_fwalk_reent+0x22>
 8006b96:	6824      	ldr	r4, [r4, #0]
 8006b98:	e7f5      	b.n	8006b86 <_fwalk_reent+0xe>
 8006b9a:	89ab      	ldrh	r3, [r5, #12]
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d907      	bls.n	8006bb0 <_fwalk_reent+0x38>
 8006ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ba4:	3301      	adds	r3, #1
 8006ba6:	d003      	beq.n	8006bb0 <_fwalk_reent+0x38>
 8006ba8:	4629      	mov	r1, r5
 8006baa:	4640      	mov	r0, r8
 8006bac:	47c8      	blx	r9
 8006bae:	4306      	orrs	r6, r0
 8006bb0:	3568      	adds	r5, #104	; 0x68
 8006bb2:	e7ee      	b.n	8006b92 <_fwalk_reent+0x1a>

08006bb4 <_localeconv_r>:
 8006bb4:	4b04      	ldr	r3, [pc, #16]	; (8006bc8 <_localeconv_r+0x14>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	6a18      	ldr	r0, [r3, #32]
 8006bba:	4b04      	ldr	r3, [pc, #16]	; (8006bcc <_localeconv_r+0x18>)
 8006bbc:	2800      	cmp	r0, #0
 8006bbe:	bf08      	it	eq
 8006bc0:	4618      	moveq	r0, r3
 8006bc2:	30f0      	adds	r0, #240	; 0xf0
 8006bc4:	4770      	bx	lr
 8006bc6:	bf00      	nop
 8006bc8:	2000004c 	.word	0x2000004c
 8006bcc:	200000b0 	.word	0x200000b0

08006bd0 <__swhatbuf_r>:
 8006bd0:	b570      	push	{r4, r5, r6, lr}
 8006bd2:	460e      	mov	r6, r1
 8006bd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bd8:	2900      	cmp	r1, #0
 8006bda:	b096      	sub	sp, #88	; 0x58
 8006bdc:	4614      	mov	r4, r2
 8006bde:	461d      	mov	r5, r3
 8006be0:	da07      	bge.n	8006bf2 <__swhatbuf_r+0x22>
 8006be2:	2300      	movs	r3, #0
 8006be4:	602b      	str	r3, [r5, #0]
 8006be6:	89b3      	ldrh	r3, [r6, #12]
 8006be8:	061a      	lsls	r2, r3, #24
 8006bea:	d410      	bmi.n	8006c0e <__swhatbuf_r+0x3e>
 8006bec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006bf0:	e00e      	b.n	8006c10 <__swhatbuf_r+0x40>
 8006bf2:	466a      	mov	r2, sp
 8006bf4:	f000 fdaa 	bl	800774c <_fstat_r>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	dbf2      	blt.n	8006be2 <__swhatbuf_r+0x12>
 8006bfc:	9a01      	ldr	r2, [sp, #4]
 8006bfe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c02:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c06:	425a      	negs	r2, r3
 8006c08:	415a      	adcs	r2, r3
 8006c0a:	602a      	str	r2, [r5, #0]
 8006c0c:	e7ee      	b.n	8006bec <__swhatbuf_r+0x1c>
 8006c0e:	2340      	movs	r3, #64	; 0x40
 8006c10:	2000      	movs	r0, #0
 8006c12:	6023      	str	r3, [r4, #0]
 8006c14:	b016      	add	sp, #88	; 0x58
 8006c16:	bd70      	pop	{r4, r5, r6, pc}

08006c18 <__smakebuf_r>:
 8006c18:	898b      	ldrh	r3, [r1, #12]
 8006c1a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006c1c:	079d      	lsls	r5, r3, #30
 8006c1e:	4606      	mov	r6, r0
 8006c20:	460c      	mov	r4, r1
 8006c22:	d507      	bpl.n	8006c34 <__smakebuf_r+0x1c>
 8006c24:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006c28:	6023      	str	r3, [r4, #0]
 8006c2a:	6123      	str	r3, [r4, #16]
 8006c2c:	2301      	movs	r3, #1
 8006c2e:	6163      	str	r3, [r4, #20]
 8006c30:	b002      	add	sp, #8
 8006c32:	bd70      	pop	{r4, r5, r6, pc}
 8006c34:	ab01      	add	r3, sp, #4
 8006c36:	466a      	mov	r2, sp
 8006c38:	f7ff ffca 	bl	8006bd0 <__swhatbuf_r>
 8006c3c:	9900      	ldr	r1, [sp, #0]
 8006c3e:	4605      	mov	r5, r0
 8006c40:	4630      	mov	r0, r6
 8006c42:	f000 fb73 	bl	800732c <_malloc_r>
 8006c46:	b948      	cbnz	r0, 8006c5c <__smakebuf_r+0x44>
 8006c48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c4c:	059a      	lsls	r2, r3, #22
 8006c4e:	d4ef      	bmi.n	8006c30 <__smakebuf_r+0x18>
 8006c50:	f023 0303 	bic.w	r3, r3, #3
 8006c54:	f043 0302 	orr.w	r3, r3, #2
 8006c58:	81a3      	strh	r3, [r4, #12]
 8006c5a:	e7e3      	b.n	8006c24 <__smakebuf_r+0xc>
 8006c5c:	4b0d      	ldr	r3, [pc, #52]	; (8006c94 <__smakebuf_r+0x7c>)
 8006c5e:	62b3      	str	r3, [r6, #40]	; 0x28
 8006c60:	89a3      	ldrh	r3, [r4, #12]
 8006c62:	6020      	str	r0, [r4, #0]
 8006c64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c68:	81a3      	strh	r3, [r4, #12]
 8006c6a:	9b00      	ldr	r3, [sp, #0]
 8006c6c:	6163      	str	r3, [r4, #20]
 8006c6e:	9b01      	ldr	r3, [sp, #4]
 8006c70:	6120      	str	r0, [r4, #16]
 8006c72:	b15b      	cbz	r3, 8006c8c <__smakebuf_r+0x74>
 8006c74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c78:	4630      	mov	r0, r6
 8006c7a:	f000 fd79 	bl	8007770 <_isatty_r>
 8006c7e:	b128      	cbz	r0, 8006c8c <__smakebuf_r+0x74>
 8006c80:	89a3      	ldrh	r3, [r4, #12]
 8006c82:	f023 0303 	bic.w	r3, r3, #3
 8006c86:	f043 0301 	orr.w	r3, r3, #1
 8006c8a:	81a3      	strh	r3, [r4, #12]
 8006c8c:	89a3      	ldrh	r3, [r4, #12]
 8006c8e:	431d      	orrs	r5, r3
 8006c90:	81a5      	strh	r5, [r4, #12]
 8006c92:	e7cd      	b.n	8006c30 <__smakebuf_r+0x18>
 8006c94:	08006a69 	.word	0x08006a69

08006c98 <malloc>:
 8006c98:	4b02      	ldr	r3, [pc, #8]	; (8006ca4 <malloc+0xc>)
 8006c9a:	4601      	mov	r1, r0
 8006c9c:	6818      	ldr	r0, [r3, #0]
 8006c9e:	f000 bb45 	b.w	800732c <_malloc_r>
 8006ca2:	bf00      	nop
 8006ca4:	2000004c 	.word	0x2000004c

08006ca8 <memcpy>:
 8006ca8:	b510      	push	{r4, lr}
 8006caa:	1e43      	subs	r3, r0, #1
 8006cac:	440a      	add	r2, r1
 8006cae:	4291      	cmp	r1, r2
 8006cb0:	d100      	bne.n	8006cb4 <memcpy+0xc>
 8006cb2:	bd10      	pop	{r4, pc}
 8006cb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006cb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006cbc:	e7f7      	b.n	8006cae <memcpy+0x6>

08006cbe <_Balloc>:
 8006cbe:	b570      	push	{r4, r5, r6, lr}
 8006cc0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006cc2:	4604      	mov	r4, r0
 8006cc4:	460e      	mov	r6, r1
 8006cc6:	b93d      	cbnz	r5, 8006cd8 <_Balloc+0x1a>
 8006cc8:	2010      	movs	r0, #16
 8006cca:	f7ff ffe5 	bl	8006c98 <malloc>
 8006cce:	6260      	str	r0, [r4, #36]	; 0x24
 8006cd0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006cd4:	6005      	str	r5, [r0, #0]
 8006cd6:	60c5      	str	r5, [r0, #12]
 8006cd8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006cda:	68eb      	ldr	r3, [r5, #12]
 8006cdc:	b183      	cbz	r3, 8006d00 <_Balloc+0x42>
 8006cde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006ce0:	68db      	ldr	r3, [r3, #12]
 8006ce2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006ce6:	b9b8      	cbnz	r0, 8006d18 <_Balloc+0x5a>
 8006ce8:	2101      	movs	r1, #1
 8006cea:	fa01 f506 	lsl.w	r5, r1, r6
 8006cee:	1d6a      	adds	r2, r5, #5
 8006cf0:	0092      	lsls	r2, r2, #2
 8006cf2:	4620      	mov	r0, r4
 8006cf4:	f000 fabe 	bl	8007274 <_calloc_r>
 8006cf8:	b160      	cbz	r0, 8006d14 <_Balloc+0x56>
 8006cfa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8006cfe:	e00e      	b.n	8006d1e <_Balloc+0x60>
 8006d00:	2221      	movs	r2, #33	; 0x21
 8006d02:	2104      	movs	r1, #4
 8006d04:	4620      	mov	r0, r4
 8006d06:	f000 fab5 	bl	8007274 <_calloc_r>
 8006d0a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006d0c:	60e8      	str	r0, [r5, #12]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e4      	bne.n	8006cde <_Balloc+0x20>
 8006d14:	2000      	movs	r0, #0
 8006d16:	bd70      	pop	{r4, r5, r6, pc}
 8006d18:	6802      	ldr	r2, [r0, #0]
 8006d1a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8006d1e:	2300      	movs	r3, #0
 8006d20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006d24:	e7f7      	b.n	8006d16 <_Balloc+0x58>

08006d26 <_Bfree>:
 8006d26:	b570      	push	{r4, r5, r6, lr}
 8006d28:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006d2a:	4606      	mov	r6, r0
 8006d2c:	460d      	mov	r5, r1
 8006d2e:	b93c      	cbnz	r4, 8006d40 <_Bfree+0x1a>
 8006d30:	2010      	movs	r0, #16
 8006d32:	f7ff ffb1 	bl	8006c98 <malloc>
 8006d36:	6270      	str	r0, [r6, #36]	; 0x24
 8006d38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d3c:	6004      	str	r4, [r0, #0]
 8006d3e:	60c4      	str	r4, [r0, #12]
 8006d40:	b13d      	cbz	r5, 8006d52 <_Bfree+0x2c>
 8006d42:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8006d44:	686a      	ldr	r2, [r5, #4]
 8006d46:	68db      	ldr	r3, [r3, #12]
 8006d48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006d4c:	6029      	str	r1, [r5, #0]
 8006d4e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8006d52:	bd70      	pop	{r4, r5, r6, pc}

08006d54 <__multadd>:
 8006d54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d58:	690d      	ldr	r5, [r1, #16]
 8006d5a:	461f      	mov	r7, r3
 8006d5c:	4606      	mov	r6, r0
 8006d5e:	460c      	mov	r4, r1
 8006d60:	f101 0c14 	add.w	ip, r1, #20
 8006d64:	2300      	movs	r3, #0
 8006d66:	f8dc 0000 	ldr.w	r0, [ip]
 8006d6a:	b281      	uxth	r1, r0
 8006d6c:	fb02 7101 	mla	r1, r2, r1, r7
 8006d70:	0c0f      	lsrs	r7, r1, #16
 8006d72:	0c00      	lsrs	r0, r0, #16
 8006d74:	fb02 7000 	mla	r0, r2, r0, r7
 8006d78:	b289      	uxth	r1, r1
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006d80:	429d      	cmp	r5, r3
 8006d82:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006d86:	f84c 1b04 	str.w	r1, [ip], #4
 8006d8a:	dcec      	bgt.n	8006d66 <__multadd+0x12>
 8006d8c:	b1d7      	cbz	r7, 8006dc4 <__multadd+0x70>
 8006d8e:	68a3      	ldr	r3, [r4, #8]
 8006d90:	42ab      	cmp	r3, r5
 8006d92:	dc12      	bgt.n	8006dba <__multadd+0x66>
 8006d94:	6861      	ldr	r1, [r4, #4]
 8006d96:	4630      	mov	r0, r6
 8006d98:	3101      	adds	r1, #1
 8006d9a:	f7ff ff90 	bl	8006cbe <_Balloc>
 8006d9e:	6922      	ldr	r2, [r4, #16]
 8006da0:	3202      	adds	r2, #2
 8006da2:	f104 010c 	add.w	r1, r4, #12
 8006da6:	4680      	mov	r8, r0
 8006da8:	0092      	lsls	r2, r2, #2
 8006daa:	300c      	adds	r0, #12
 8006dac:	f7ff ff7c 	bl	8006ca8 <memcpy>
 8006db0:	4621      	mov	r1, r4
 8006db2:	4630      	mov	r0, r6
 8006db4:	f7ff ffb7 	bl	8006d26 <_Bfree>
 8006db8:	4644      	mov	r4, r8
 8006dba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006dbe:	3501      	adds	r5, #1
 8006dc0:	615f      	str	r7, [r3, #20]
 8006dc2:	6125      	str	r5, [r4, #16]
 8006dc4:	4620      	mov	r0, r4
 8006dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006dca <__hi0bits>:
 8006dca:	0c02      	lsrs	r2, r0, #16
 8006dcc:	0412      	lsls	r2, r2, #16
 8006dce:	4603      	mov	r3, r0
 8006dd0:	b9b2      	cbnz	r2, 8006e00 <__hi0bits+0x36>
 8006dd2:	0403      	lsls	r3, r0, #16
 8006dd4:	2010      	movs	r0, #16
 8006dd6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8006dda:	bf04      	itt	eq
 8006ddc:	021b      	lsleq	r3, r3, #8
 8006dde:	3008      	addeq	r0, #8
 8006de0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8006de4:	bf04      	itt	eq
 8006de6:	011b      	lsleq	r3, r3, #4
 8006de8:	3004      	addeq	r0, #4
 8006dea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8006dee:	bf04      	itt	eq
 8006df0:	009b      	lsleq	r3, r3, #2
 8006df2:	3002      	addeq	r0, #2
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	db06      	blt.n	8006e06 <__hi0bits+0x3c>
 8006df8:	005b      	lsls	r3, r3, #1
 8006dfa:	d503      	bpl.n	8006e04 <__hi0bits+0x3a>
 8006dfc:	3001      	adds	r0, #1
 8006dfe:	4770      	bx	lr
 8006e00:	2000      	movs	r0, #0
 8006e02:	e7e8      	b.n	8006dd6 <__hi0bits+0xc>
 8006e04:	2020      	movs	r0, #32
 8006e06:	4770      	bx	lr

08006e08 <__lo0bits>:
 8006e08:	6803      	ldr	r3, [r0, #0]
 8006e0a:	f013 0207 	ands.w	r2, r3, #7
 8006e0e:	4601      	mov	r1, r0
 8006e10:	d00b      	beq.n	8006e2a <__lo0bits+0x22>
 8006e12:	07da      	lsls	r2, r3, #31
 8006e14:	d423      	bmi.n	8006e5e <__lo0bits+0x56>
 8006e16:	0798      	lsls	r0, r3, #30
 8006e18:	bf49      	itett	mi
 8006e1a:	085b      	lsrmi	r3, r3, #1
 8006e1c:	089b      	lsrpl	r3, r3, #2
 8006e1e:	2001      	movmi	r0, #1
 8006e20:	600b      	strmi	r3, [r1, #0]
 8006e22:	bf5c      	itt	pl
 8006e24:	600b      	strpl	r3, [r1, #0]
 8006e26:	2002      	movpl	r0, #2
 8006e28:	4770      	bx	lr
 8006e2a:	b298      	uxth	r0, r3
 8006e2c:	b9a8      	cbnz	r0, 8006e5a <__lo0bits+0x52>
 8006e2e:	0c1b      	lsrs	r3, r3, #16
 8006e30:	2010      	movs	r0, #16
 8006e32:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006e36:	bf04      	itt	eq
 8006e38:	0a1b      	lsreq	r3, r3, #8
 8006e3a:	3008      	addeq	r0, #8
 8006e3c:	071a      	lsls	r2, r3, #28
 8006e3e:	bf04      	itt	eq
 8006e40:	091b      	lsreq	r3, r3, #4
 8006e42:	3004      	addeq	r0, #4
 8006e44:	079a      	lsls	r2, r3, #30
 8006e46:	bf04      	itt	eq
 8006e48:	089b      	lsreq	r3, r3, #2
 8006e4a:	3002      	addeq	r0, #2
 8006e4c:	07da      	lsls	r2, r3, #31
 8006e4e:	d402      	bmi.n	8006e56 <__lo0bits+0x4e>
 8006e50:	085b      	lsrs	r3, r3, #1
 8006e52:	d006      	beq.n	8006e62 <__lo0bits+0x5a>
 8006e54:	3001      	adds	r0, #1
 8006e56:	600b      	str	r3, [r1, #0]
 8006e58:	4770      	bx	lr
 8006e5a:	4610      	mov	r0, r2
 8006e5c:	e7e9      	b.n	8006e32 <__lo0bits+0x2a>
 8006e5e:	2000      	movs	r0, #0
 8006e60:	4770      	bx	lr
 8006e62:	2020      	movs	r0, #32
 8006e64:	4770      	bx	lr

08006e66 <__i2b>:
 8006e66:	b510      	push	{r4, lr}
 8006e68:	460c      	mov	r4, r1
 8006e6a:	2101      	movs	r1, #1
 8006e6c:	f7ff ff27 	bl	8006cbe <_Balloc>
 8006e70:	2201      	movs	r2, #1
 8006e72:	6144      	str	r4, [r0, #20]
 8006e74:	6102      	str	r2, [r0, #16]
 8006e76:	bd10      	pop	{r4, pc}

08006e78 <__multiply>:
 8006e78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e7c:	4614      	mov	r4, r2
 8006e7e:	690a      	ldr	r2, [r1, #16]
 8006e80:	6923      	ldr	r3, [r4, #16]
 8006e82:	429a      	cmp	r2, r3
 8006e84:	bfb8      	it	lt
 8006e86:	460b      	movlt	r3, r1
 8006e88:	4688      	mov	r8, r1
 8006e8a:	bfbc      	itt	lt
 8006e8c:	46a0      	movlt	r8, r4
 8006e8e:	461c      	movlt	r4, r3
 8006e90:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006e94:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006e98:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006e9c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ea0:	eb07 0609 	add.w	r6, r7, r9
 8006ea4:	42b3      	cmp	r3, r6
 8006ea6:	bfb8      	it	lt
 8006ea8:	3101      	addlt	r1, #1
 8006eaa:	f7ff ff08 	bl	8006cbe <_Balloc>
 8006eae:	f100 0514 	add.w	r5, r0, #20
 8006eb2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8006eb6:	462b      	mov	r3, r5
 8006eb8:	2200      	movs	r2, #0
 8006eba:	4573      	cmp	r3, lr
 8006ebc:	d316      	bcc.n	8006eec <__multiply+0x74>
 8006ebe:	f104 0214 	add.w	r2, r4, #20
 8006ec2:	f108 0114 	add.w	r1, r8, #20
 8006ec6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006eca:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006ece:	9300      	str	r3, [sp, #0]
 8006ed0:	9b00      	ldr	r3, [sp, #0]
 8006ed2:	9201      	str	r2, [sp, #4]
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d80c      	bhi.n	8006ef2 <__multiply+0x7a>
 8006ed8:	2e00      	cmp	r6, #0
 8006eda:	dd03      	ble.n	8006ee4 <__multiply+0x6c>
 8006edc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d05d      	beq.n	8006fa0 <__multiply+0x128>
 8006ee4:	6106      	str	r6, [r0, #16]
 8006ee6:	b003      	add	sp, #12
 8006ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eec:	f843 2b04 	str.w	r2, [r3], #4
 8006ef0:	e7e3      	b.n	8006eba <__multiply+0x42>
 8006ef2:	f8b2 b000 	ldrh.w	fp, [r2]
 8006ef6:	f1bb 0f00 	cmp.w	fp, #0
 8006efa:	d023      	beq.n	8006f44 <__multiply+0xcc>
 8006efc:	4689      	mov	r9, r1
 8006efe:	46ac      	mov	ip, r5
 8006f00:	f04f 0800 	mov.w	r8, #0
 8006f04:	f859 4b04 	ldr.w	r4, [r9], #4
 8006f08:	f8dc a000 	ldr.w	sl, [ip]
 8006f0c:	b2a3      	uxth	r3, r4
 8006f0e:	fa1f fa8a 	uxth.w	sl, sl
 8006f12:	fb0b a303 	mla	r3, fp, r3, sl
 8006f16:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006f1a:	f8dc 4000 	ldr.w	r4, [ip]
 8006f1e:	4443      	add	r3, r8
 8006f20:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006f24:	fb0b 840a 	mla	r4, fp, sl, r8
 8006f28:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006f2c:	46e2      	mov	sl, ip
 8006f2e:	b29b      	uxth	r3, r3
 8006f30:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006f34:	454f      	cmp	r7, r9
 8006f36:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006f3a:	f84a 3b04 	str.w	r3, [sl], #4
 8006f3e:	d82b      	bhi.n	8006f98 <__multiply+0x120>
 8006f40:	f8cc 8004 	str.w	r8, [ip, #4]
 8006f44:	9b01      	ldr	r3, [sp, #4]
 8006f46:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006f4a:	3204      	adds	r2, #4
 8006f4c:	f1ba 0f00 	cmp.w	sl, #0
 8006f50:	d020      	beq.n	8006f94 <__multiply+0x11c>
 8006f52:	682b      	ldr	r3, [r5, #0]
 8006f54:	4689      	mov	r9, r1
 8006f56:	46a8      	mov	r8, r5
 8006f58:	f04f 0b00 	mov.w	fp, #0
 8006f5c:	f8b9 c000 	ldrh.w	ip, [r9]
 8006f60:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8006f64:	fb0a 440c 	mla	r4, sl, ip, r4
 8006f68:	445c      	add	r4, fp
 8006f6a:	46c4      	mov	ip, r8
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006f72:	f84c 3b04 	str.w	r3, [ip], #4
 8006f76:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f7a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8006f7e:	0c1b      	lsrs	r3, r3, #16
 8006f80:	fb0a b303 	mla	r3, sl, r3, fp
 8006f84:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8006f88:	454f      	cmp	r7, r9
 8006f8a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8006f8e:	d805      	bhi.n	8006f9c <__multiply+0x124>
 8006f90:	f8c8 3004 	str.w	r3, [r8, #4]
 8006f94:	3504      	adds	r5, #4
 8006f96:	e79b      	b.n	8006ed0 <__multiply+0x58>
 8006f98:	46d4      	mov	ip, sl
 8006f9a:	e7b3      	b.n	8006f04 <__multiply+0x8c>
 8006f9c:	46e0      	mov	r8, ip
 8006f9e:	e7dd      	b.n	8006f5c <__multiply+0xe4>
 8006fa0:	3e01      	subs	r6, #1
 8006fa2:	e799      	b.n	8006ed8 <__multiply+0x60>

08006fa4 <__pow5mult>:
 8006fa4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fa8:	4615      	mov	r5, r2
 8006faa:	f012 0203 	ands.w	r2, r2, #3
 8006fae:	4606      	mov	r6, r0
 8006fb0:	460f      	mov	r7, r1
 8006fb2:	d007      	beq.n	8006fc4 <__pow5mult+0x20>
 8006fb4:	3a01      	subs	r2, #1
 8006fb6:	4c21      	ldr	r4, [pc, #132]	; (800703c <__pow5mult+0x98>)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006fbe:	f7ff fec9 	bl	8006d54 <__multadd>
 8006fc2:	4607      	mov	r7, r0
 8006fc4:	10ad      	asrs	r5, r5, #2
 8006fc6:	d035      	beq.n	8007034 <__pow5mult+0x90>
 8006fc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006fca:	b93c      	cbnz	r4, 8006fdc <__pow5mult+0x38>
 8006fcc:	2010      	movs	r0, #16
 8006fce:	f7ff fe63 	bl	8006c98 <malloc>
 8006fd2:	6270      	str	r0, [r6, #36]	; 0x24
 8006fd4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006fd8:	6004      	str	r4, [r0, #0]
 8006fda:	60c4      	str	r4, [r0, #12]
 8006fdc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006fe0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006fe4:	b94c      	cbnz	r4, 8006ffa <__pow5mult+0x56>
 8006fe6:	f240 2171 	movw	r1, #625	; 0x271
 8006fea:	4630      	mov	r0, r6
 8006fec:	f7ff ff3b 	bl	8006e66 <__i2b>
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006ff6:	4604      	mov	r4, r0
 8006ff8:	6003      	str	r3, [r0, #0]
 8006ffa:	f04f 0800 	mov.w	r8, #0
 8006ffe:	07eb      	lsls	r3, r5, #31
 8007000:	d50a      	bpl.n	8007018 <__pow5mult+0x74>
 8007002:	4639      	mov	r1, r7
 8007004:	4622      	mov	r2, r4
 8007006:	4630      	mov	r0, r6
 8007008:	f7ff ff36 	bl	8006e78 <__multiply>
 800700c:	4639      	mov	r1, r7
 800700e:	4681      	mov	r9, r0
 8007010:	4630      	mov	r0, r6
 8007012:	f7ff fe88 	bl	8006d26 <_Bfree>
 8007016:	464f      	mov	r7, r9
 8007018:	106d      	asrs	r5, r5, #1
 800701a:	d00b      	beq.n	8007034 <__pow5mult+0x90>
 800701c:	6820      	ldr	r0, [r4, #0]
 800701e:	b938      	cbnz	r0, 8007030 <__pow5mult+0x8c>
 8007020:	4622      	mov	r2, r4
 8007022:	4621      	mov	r1, r4
 8007024:	4630      	mov	r0, r6
 8007026:	f7ff ff27 	bl	8006e78 <__multiply>
 800702a:	6020      	str	r0, [r4, #0]
 800702c:	f8c0 8000 	str.w	r8, [r0]
 8007030:	4604      	mov	r4, r0
 8007032:	e7e4      	b.n	8006ffe <__pow5mult+0x5a>
 8007034:	4638      	mov	r0, r7
 8007036:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800703a:	bf00      	nop
 800703c:	080097b8 	.word	0x080097b8

08007040 <__lshift>:
 8007040:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007044:	460c      	mov	r4, r1
 8007046:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800704a:	6923      	ldr	r3, [r4, #16]
 800704c:	6849      	ldr	r1, [r1, #4]
 800704e:	eb0a 0903 	add.w	r9, sl, r3
 8007052:	68a3      	ldr	r3, [r4, #8]
 8007054:	4607      	mov	r7, r0
 8007056:	4616      	mov	r6, r2
 8007058:	f109 0501 	add.w	r5, r9, #1
 800705c:	42ab      	cmp	r3, r5
 800705e:	db32      	blt.n	80070c6 <__lshift+0x86>
 8007060:	4638      	mov	r0, r7
 8007062:	f7ff fe2c 	bl	8006cbe <_Balloc>
 8007066:	2300      	movs	r3, #0
 8007068:	4680      	mov	r8, r0
 800706a:	f100 0114 	add.w	r1, r0, #20
 800706e:	461a      	mov	r2, r3
 8007070:	4553      	cmp	r3, sl
 8007072:	db2b      	blt.n	80070cc <__lshift+0x8c>
 8007074:	6920      	ldr	r0, [r4, #16]
 8007076:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800707a:	f104 0314 	add.w	r3, r4, #20
 800707e:	f016 021f 	ands.w	r2, r6, #31
 8007082:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007086:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800708a:	d025      	beq.n	80070d8 <__lshift+0x98>
 800708c:	f1c2 0e20 	rsb	lr, r2, #32
 8007090:	2000      	movs	r0, #0
 8007092:	681e      	ldr	r6, [r3, #0]
 8007094:	468a      	mov	sl, r1
 8007096:	4096      	lsls	r6, r2
 8007098:	4330      	orrs	r0, r6
 800709a:	f84a 0b04 	str.w	r0, [sl], #4
 800709e:	f853 0b04 	ldr.w	r0, [r3], #4
 80070a2:	459c      	cmp	ip, r3
 80070a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80070a8:	d814      	bhi.n	80070d4 <__lshift+0x94>
 80070aa:	6048      	str	r0, [r1, #4]
 80070ac:	b108      	cbz	r0, 80070b2 <__lshift+0x72>
 80070ae:	f109 0502 	add.w	r5, r9, #2
 80070b2:	3d01      	subs	r5, #1
 80070b4:	4638      	mov	r0, r7
 80070b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80070ba:	4621      	mov	r1, r4
 80070bc:	f7ff fe33 	bl	8006d26 <_Bfree>
 80070c0:	4640      	mov	r0, r8
 80070c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070c6:	3101      	adds	r1, #1
 80070c8:	005b      	lsls	r3, r3, #1
 80070ca:	e7c7      	b.n	800705c <__lshift+0x1c>
 80070cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80070d0:	3301      	adds	r3, #1
 80070d2:	e7cd      	b.n	8007070 <__lshift+0x30>
 80070d4:	4651      	mov	r1, sl
 80070d6:	e7dc      	b.n	8007092 <__lshift+0x52>
 80070d8:	3904      	subs	r1, #4
 80070da:	f853 2b04 	ldr.w	r2, [r3], #4
 80070de:	f841 2f04 	str.w	r2, [r1, #4]!
 80070e2:	459c      	cmp	ip, r3
 80070e4:	d8f9      	bhi.n	80070da <__lshift+0x9a>
 80070e6:	e7e4      	b.n	80070b2 <__lshift+0x72>

080070e8 <__mcmp>:
 80070e8:	6903      	ldr	r3, [r0, #16]
 80070ea:	690a      	ldr	r2, [r1, #16]
 80070ec:	1a9b      	subs	r3, r3, r2
 80070ee:	b530      	push	{r4, r5, lr}
 80070f0:	d10c      	bne.n	800710c <__mcmp+0x24>
 80070f2:	0092      	lsls	r2, r2, #2
 80070f4:	3014      	adds	r0, #20
 80070f6:	3114      	adds	r1, #20
 80070f8:	1884      	adds	r4, r0, r2
 80070fa:	4411      	add	r1, r2
 80070fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007100:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007104:	4295      	cmp	r5, r2
 8007106:	d003      	beq.n	8007110 <__mcmp+0x28>
 8007108:	d305      	bcc.n	8007116 <__mcmp+0x2e>
 800710a:	2301      	movs	r3, #1
 800710c:	4618      	mov	r0, r3
 800710e:	bd30      	pop	{r4, r5, pc}
 8007110:	42a0      	cmp	r0, r4
 8007112:	d3f3      	bcc.n	80070fc <__mcmp+0x14>
 8007114:	e7fa      	b.n	800710c <__mcmp+0x24>
 8007116:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800711a:	e7f7      	b.n	800710c <__mcmp+0x24>

0800711c <__mdiff>:
 800711c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007120:	460d      	mov	r5, r1
 8007122:	4607      	mov	r7, r0
 8007124:	4611      	mov	r1, r2
 8007126:	4628      	mov	r0, r5
 8007128:	4614      	mov	r4, r2
 800712a:	f7ff ffdd 	bl	80070e8 <__mcmp>
 800712e:	1e06      	subs	r6, r0, #0
 8007130:	d108      	bne.n	8007144 <__mdiff+0x28>
 8007132:	4631      	mov	r1, r6
 8007134:	4638      	mov	r0, r7
 8007136:	f7ff fdc2 	bl	8006cbe <_Balloc>
 800713a:	2301      	movs	r3, #1
 800713c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007140:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007144:	bfa4      	itt	ge
 8007146:	4623      	movge	r3, r4
 8007148:	462c      	movge	r4, r5
 800714a:	4638      	mov	r0, r7
 800714c:	6861      	ldr	r1, [r4, #4]
 800714e:	bfa6      	itte	ge
 8007150:	461d      	movge	r5, r3
 8007152:	2600      	movge	r6, #0
 8007154:	2601      	movlt	r6, #1
 8007156:	f7ff fdb2 	bl	8006cbe <_Balloc>
 800715a:	692b      	ldr	r3, [r5, #16]
 800715c:	60c6      	str	r6, [r0, #12]
 800715e:	6926      	ldr	r6, [r4, #16]
 8007160:	f105 0914 	add.w	r9, r5, #20
 8007164:	f104 0214 	add.w	r2, r4, #20
 8007168:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800716c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8007170:	f100 0514 	add.w	r5, r0, #20
 8007174:	f04f 0e00 	mov.w	lr, #0
 8007178:	f852 ab04 	ldr.w	sl, [r2], #4
 800717c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007180:	fa1e f18a 	uxtah	r1, lr, sl
 8007184:	b2a3      	uxth	r3, r4
 8007186:	1ac9      	subs	r1, r1, r3
 8007188:	0c23      	lsrs	r3, r4, #16
 800718a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800718e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8007192:	b289      	uxth	r1, r1
 8007194:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8007198:	45c8      	cmp	r8, r9
 800719a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800719e:	4694      	mov	ip, r2
 80071a0:	f845 3b04 	str.w	r3, [r5], #4
 80071a4:	d8e8      	bhi.n	8007178 <__mdiff+0x5c>
 80071a6:	45bc      	cmp	ip, r7
 80071a8:	d304      	bcc.n	80071b4 <__mdiff+0x98>
 80071aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80071ae:	b183      	cbz	r3, 80071d2 <__mdiff+0xb6>
 80071b0:	6106      	str	r6, [r0, #16]
 80071b2:	e7c5      	b.n	8007140 <__mdiff+0x24>
 80071b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80071b8:	fa1e f381 	uxtah	r3, lr, r1
 80071bc:	141a      	asrs	r2, r3, #16
 80071be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80071c2:	b29b      	uxth	r3, r3
 80071c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80071c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80071cc:	f845 3b04 	str.w	r3, [r5], #4
 80071d0:	e7e9      	b.n	80071a6 <__mdiff+0x8a>
 80071d2:	3e01      	subs	r6, #1
 80071d4:	e7e9      	b.n	80071aa <__mdiff+0x8e>

080071d6 <__d2b>:
 80071d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80071da:	460e      	mov	r6, r1
 80071dc:	2101      	movs	r1, #1
 80071de:	ec59 8b10 	vmov	r8, r9, d0
 80071e2:	4615      	mov	r5, r2
 80071e4:	f7ff fd6b 	bl	8006cbe <_Balloc>
 80071e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80071ec:	4607      	mov	r7, r0
 80071ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80071f2:	bb34      	cbnz	r4, 8007242 <__d2b+0x6c>
 80071f4:	9301      	str	r3, [sp, #4]
 80071f6:	f1b8 0300 	subs.w	r3, r8, #0
 80071fa:	d027      	beq.n	800724c <__d2b+0x76>
 80071fc:	a802      	add	r0, sp, #8
 80071fe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8007202:	f7ff fe01 	bl	8006e08 <__lo0bits>
 8007206:	9900      	ldr	r1, [sp, #0]
 8007208:	b1f0      	cbz	r0, 8007248 <__d2b+0x72>
 800720a:	9a01      	ldr	r2, [sp, #4]
 800720c:	f1c0 0320 	rsb	r3, r0, #32
 8007210:	fa02 f303 	lsl.w	r3, r2, r3
 8007214:	430b      	orrs	r3, r1
 8007216:	40c2      	lsrs	r2, r0
 8007218:	617b      	str	r3, [r7, #20]
 800721a:	9201      	str	r2, [sp, #4]
 800721c:	9b01      	ldr	r3, [sp, #4]
 800721e:	61bb      	str	r3, [r7, #24]
 8007220:	2b00      	cmp	r3, #0
 8007222:	bf14      	ite	ne
 8007224:	2102      	movne	r1, #2
 8007226:	2101      	moveq	r1, #1
 8007228:	6139      	str	r1, [r7, #16]
 800722a:	b1c4      	cbz	r4, 800725e <__d2b+0x88>
 800722c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8007230:	4404      	add	r4, r0
 8007232:	6034      	str	r4, [r6, #0]
 8007234:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007238:	6028      	str	r0, [r5, #0]
 800723a:	4638      	mov	r0, r7
 800723c:	b003      	add	sp, #12
 800723e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007242:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007246:	e7d5      	b.n	80071f4 <__d2b+0x1e>
 8007248:	6179      	str	r1, [r7, #20]
 800724a:	e7e7      	b.n	800721c <__d2b+0x46>
 800724c:	a801      	add	r0, sp, #4
 800724e:	f7ff fddb 	bl	8006e08 <__lo0bits>
 8007252:	9b01      	ldr	r3, [sp, #4]
 8007254:	617b      	str	r3, [r7, #20]
 8007256:	2101      	movs	r1, #1
 8007258:	6139      	str	r1, [r7, #16]
 800725a:	3020      	adds	r0, #32
 800725c:	e7e5      	b.n	800722a <__d2b+0x54>
 800725e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8007262:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007266:	6030      	str	r0, [r6, #0]
 8007268:	6918      	ldr	r0, [r3, #16]
 800726a:	f7ff fdae 	bl	8006dca <__hi0bits>
 800726e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8007272:	e7e1      	b.n	8007238 <__d2b+0x62>

08007274 <_calloc_r>:
 8007274:	b538      	push	{r3, r4, r5, lr}
 8007276:	fb02 f401 	mul.w	r4, r2, r1
 800727a:	4621      	mov	r1, r4
 800727c:	f000 f856 	bl	800732c <_malloc_r>
 8007280:	4605      	mov	r5, r0
 8007282:	b118      	cbz	r0, 800728c <_calloc_r+0x18>
 8007284:	4622      	mov	r2, r4
 8007286:	2100      	movs	r1, #0
 8007288:	f7fd ff34 	bl	80050f4 <memset>
 800728c:	4628      	mov	r0, r5
 800728e:	bd38      	pop	{r3, r4, r5, pc}

08007290 <_free_r>:
 8007290:	b538      	push	{r3, r4, r5, lr}
 8007292:	4605      	mov	r5, r0
 8007294:	2900      	cmp	r1, #0
 8007296:	d045      	beq.n	8007324 <_free_r+0x94>
 8007298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800729c:	1f0c      	subs	r4, r1, #4
 800729e:	2b00      	cmp	r3, #0
 80072a0:	bfb8      	it	lt
 80072a2:	18e4      	addlt	r4, r4, r3
 80072a4:	f000 fa98 	bl	80077d8 <__malloc_lock>
 80072a8:	4a1f      	ldr	r2, [pc, #124]	; (8007328 <_free_r+0x98>)
 80072aa:	6813      	ldr	r3, [r2, #0]
 80072ac:	4610      	mov	r0, r2
 80072ae:	b933      	cbnz	r3, 80072be <_free_r+0x2e>
 80072b0:	6063      	str	r3, [r4, #4]
 80072b2:	6014      	str	r4, [r2, #0]
 80072b4:	4628      	mov	r0, r5
 80072b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072ba:	f000 ba8e 	b.w	80077da <__malloc_unlock>
 80072be:	42a3      	cmp	r3, r4
 80072c0:	d90c      	bls.n	80072dc <_free_r+0x4c>
 80072c2:	6821      	ldr	r1, [r4, #0]
 80072c4:	1862      	adds	r2, r4, r1
 80072c6:	4293      	cmp	r3, r2
 80072c8:	bf04      	itt	eq
 80072ca:	681a      	ldreq	r2, [r3, #0]
 80072cc:	685b      	ldreq	r3, [r3, #4]
 80072ce:	6063      	str	r3, [r4, #4]
 80072d0:	bf04      	itt	eq
 80072d2:	1852      	addeq	r2, r2, r1
 80072d4:	6022      	streq	r2, [r4, #0]
 80072d6:	6004      	str	r4, [r0, #0]
 80072d8:	e7ec      	b.n	80072b4 <_free_r+0x24>
 80072da:	4613      	mov	r3, r2
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	b10a      	cbz	r2, 80072e4 <_free_r+0x54>
 80072e0:	42a2      	cmp	r2, r4
 80072e2:	d9fa      	bls.n	80072da <_free_r+0x4a>
 80072e4:	6819      	ldr	r1, [r3, #0]
 80072e6:	1858      	adds	r0, r3, r1
 80072e8:	42a0      	cmp	r0, r4
 80072ea:	d10b      	bne.n	8007304 <_free_r+0x74>
 80072ec:	6820      	ldr	r0, [r4, #0]
 80072ee:	4401      	add	r1, r0
 80072f0:	1858      	adds	r0, r3, r1
 80072f2:	4282      	cmp	r2, r0
 80072f4:	6019      	str	r1, [r3, #0]
 80072f6:	d1dd      	bne.n	80072b4 <_free_r+0x24>
 80072f8:	6810      	ldr	r0, [r2, #0]
 80072fa:	6852      	ldr	r2, [r2, #4]
 80072fc:	605a      	str	r2, [r3, #4]
 80072fe:	4401      	add	r1, r0
 8007300:	6019      	str	r1, [r3, #0]
 8007302:	e7d7      	b.n	80072b4 <_free_r+0x24>
 8007304:	d902      	bls.n	800730c <_free_r+0x7c>
 8007306:	230c      	movs	r3, #12
 8007308:	602b      	str	r3, [r5, #0]
 800730a:	e7d3      	b.n	80072b4 <_free_r+0x24>
 800730c:	6820      	ldr	r0, [r4, #0]
 800730e:	1821      	adds	r1, r4, r0
 8007310:	428a      	cmp	r2, r1
 8007312:	bf04      	itt	eq
 8007314:	6811      	ldreq	r1, [r2, #0]
 8007316:	6852      	ldreq	r2, [r2, #4]
 8007318:	6062      	str	r2, [r4, #4]
 800731a:	bf04      	itt	eq
 800731c:	1809      	addeq	r1, r1, r0
 800731e:	6021      	streq	r1, [r4, #0]
 8007320:	605c      	str	r4, [r3, #4]
 8007322:	e7c7      	b.n	80072b4 <_free_r+0x24>
 8007324:	bd38      	pop	{r3, r4, r5, pc}
 8007326:	bf00      	nop
 8007328:	200002b8 	.word	0x200002b8

0800732c <_malloc_r>:
 800732c:	b570      	push	{r4, r5, r6, lr}
 800732e:	1ccd      	adds	r5, r1, #3
 8007330:	f025 0503 	bic.w	r5, r5, #3
 8007334:	3508      	adds	r5, #8
 8007336:	2d0c      	cmp	r5, #12
 8007338:	bf38      	it	cc
 800733a:	250c      	movcc	r5, #12
 800733c:	2d00      	cmp	r5, #0
 800733e:	4606      	mov	r6, r0
 8007340:	db01      	blt.n	8007346 <_malloc_r+0x1a>
 8007342:	42a9      	cmp	r1, r5
 8007344:	d903      	bls.n	800734e <_malloc_r+0x22>
 8007346:	230c      	movs	r3, #12
 8007348:	6033      	str	r3, [r6, #0]
 800734a:	2000      	movs	r0, #0
 800734c:	bd70      	pop	{r4, r5, r6, pc}
 800734e:	f000 fa43 	bl	80077d8 <__malloc_lock>
 8007352:	4a21      	ldr	r2, [pc, #132]	; (80073d8 <_malloc_r+0xac>)
 8007354:	6814      	ldr	r4, [r2, #0]
 8007356:	4621      	mov	r1, r4
 8007358:	b991      	cbnz	r1, 8007380 <_malloc_r+0x54>
 800735a:	4c20      	ldr	r4, [pc, #128]	; (80073dc <_malloc_r+0xb0>)
 800735c:	6823      	ldr	r3, [r4, #0]
 800735e:	b91b      	cbnz	r3, 8007368 <_malloc_r+0x3c>
 8007360:	4630      	mov	r0, r6
 8007362:	f000 f97d 	bl	8007660 <_sbrk_r>
 8007366:	6020      	str	r0, [r4, #0]
 8007368:	4629      	mov	r1, r5
 800736a:	4630      	mov	r0, r6
 800736c:	f000 f978 	bl	8007660 <_sbrk_r>
 8007370:	1c43      	adds	r3, r0, #1
 8007372:	d124      	bne.n	80073be <_malloc_r+0x92>
 8007374:	230c      	movs	r3, #12
 8007376:	6033      	str	r3, [r6, #0]
 8007378:	4630      	mov	r0, r6
 800737a:	f000 fa2e 	bl	80077da <__malloc_unlock>
 800737e:	e7e4      	b.n	800734a <_malloc_r+0x1e>
 8007380:	680b      	ldr	r3, [r1, #0]
 8007382:	1b5b      	subs	r3, r3, r5
 8007384:	d418      	bmi.n	80073b8 <_malloc_r+0x8c>
 8007386:	2b0b      	cmp	r3, #11
 8007388:	d90f      	bls.n	80073aa <_malloc_r+0x7e>
 800738a:	600b      	str	r3, [r1, #0]
 800738c:	50cd      	str	r5, [r1, r3]
 800738e:	18cc      	adds	r4, r1, r3
 8007390:	4630      	mov	r0, r6
 8007392:	f000 fa22 	bl	80077da <__malloc_unlock>
 8007396:	f104 000b 	add.w	r0, r4, #11
 800739a:	1d23      	adds	r3, r4, #4
 800739c:	f020 0007 	bic.w	r0, r0, #7
 80073a0:	1ac3      	subs	r3, r0, r3
 80073a2:	d0d3      	beq.n	800734c <_malloc_r+0x20>
 80073a4:	425a      	negs	r2, r3
 80073a6:	50e2      	str	r2, [r4, r3]
 80073a8:	e7d0      	b.n	800734c <_malloc_r+0x20>
 80073aa:	428c      	cmp	r4, r1
 80073ac:	684b      	ldr	r3, [r1, #4]
 80073ae:	bf16      	itet	ne
 80073b0:	6063      	strne	r3, [r4, #4]
 80073b2:	6013      	streq	r3, [r2, #0]
 80073b4:	460c      	movne	r4, r1
 80073b6:	e7eb      	b.n	8007390 <_malloc_r+0x64>
 80073b8:	460c      	mov	r4, r1
 80073ba:	6849      	ldr	r1, [r1, #4]
 80073bc:	e7cc      	b.n	8007358 <_malloc_r+0x2c>
 80073be:	1cc4      	adds	r4, r0, #3
 80073c0:	f024 0403 	bic.w	r4, r4, #3
 80073c4:	42a0      	cmp	r0, r4
 80073c6:	d005      	beq.n	80073d4 <_malloc_r+0xa8>
 80073c8:	1a21      	subs	r1, r4, r0
 80073ca:	4630      	mov	r0, r6
 80073cc:	f000 f948 	bl	8007660 <_sbrk_r>
 80073d0:	3001      	adds	r0, #1
 80073d2:	d0cf      	beq.n	8007374 <_malloc_r+0x48>
 80073d4:	6025      	str	r5, [r4, #0]
 80073d6:	e7db      	b.n	8007390 <_malloc_r+0x64>
 80073d8:	200002b8 	.word	0x200002b8
 80073dc:	200002bc 	.word	0x200002bc

080073e0 <__sfputc_r>:
 80073e0:	6893      	ldr	r3, [r2, #8]
 80073e2:	3b01      	subs	r3, #1
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	b410      	push	{r4}
 80073e8:	6093      	str	r3, [r2, #8]
 80073ea:	da08      	bge.n	80073fe <__sfputc_r+0x1e>
 80073ec:	6994      	ldr	r4, [r2, #24]
 80073ee:	42a3      	cmp	r3, r4
 80073f0:	db01      	blt.n	80073f6 <__sfputc_r+0x16>
 80073f2:	290a      	cmp	r1, #10
 80073f4:	d103      	bne.n	80073fe <__sfputc_r+0x1e>
 80073f6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073fa:	f7fe bb5b 	b.w	8005ab4 <__swbuf_r>
 80073fe:	6813      	ldr	r3, [r2, #0]
 8007400:	1c58      	adds	r0, r3, #1
 8007402:	6010      	str	r0, [r2, #0]
 8007404:	7019      	strb	r1, [r3, #0]
 8007406:	4608      	mov	r0, r1
 8007408:	f85d 4b04 	ldr.w	r4, [sp], #4
 800740c:	4770      	bx	lr

0800740e <__sfputs_r>:
 800740e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007410:	4606      	mov	r6, r0
 8007412:	460f      	mov	r7, r1
 8007414:	4614      	mov	r4, r2
 8007416:	18d5      	adds	r5, r2, r3
 8007418:	42ac      	cmp	r4, r5
 800741a:	d101      	bne.n	8007420 <__sfputs_r+0x12>
 800741c:	2000      	movs	r0, #0
 800741e:	e007      	b.n	8007430 <__sfputs_r+0x22>
 8007420:	463a      	mov	r2, r7
 8007422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007426:	4630      	mov	r0, r6
 8007428:	f7ff ffda 	bl	80073e0 <__sfputc_r>
 800742c:	1c43      	adds	r3, r0, #1
 800742e:	d1f3      	bne.n	8007418 <__sfputs_r+0xa>
 8007430:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007434 <_vfiprintf_r>:
 8007434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007438:	460c      	mov	r4, r1
 800743a:	b09d      	sub	sp, #116	; 0x74
 800743c:	4617      	mov	r7, r2
 800743e:	461d      	mov	r5, r3
 8007440:	4606      	mov	r6, r0
 8007442:	b118      	cbz	r0, 800744c <_vfiprintf_r+0x18>
 8007444:	6983      	ldr	r3, [r0, #24]
 8007446:	b90b      	cbnz	r3, 800744c <_vfiprintf_r+0x18>
 8007448:	f7ff fb2a 	bl	8006aa0 <__sinit>
 800744c:	4b7c      	ldr	r3, [pc, #496]	; (8007640 <_vfiprintf_r+0x20c>)
 800744e:	429c      	cmp	r4, r3
 8007450:	d158      	bne.n	8007504 <_vfiprintf_r+0xd0>
 8007452:	6874      	ldr	r4, [r6, #4]
 8007454:	89a3      	ldrh	r3, [r4, #12]
 8007456:	0718      	lsls	r0, r3, #28
 8007458:	d55e      	bpl.n	8007518 <_vfiprintf_r+0xe4>
 800745a:	6923      	ldr	r3, [r4, #16]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d05b      	beq.n	8007518 <_vfiprintf_r+0xe4>
 8007460:	2300      	movs	r3, #0
 8007462:	9309      	str	r3, [sp, #36]	; 0x24
 8007464:	2320      	movs	r3, #32
 8007466:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800746a:	2330      	movs	r3, #48	; 0x30
 800746c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007470:	9503      	str	r5, [sp, #12]
 8007472:	f04f 0b01 	mov.w	fp, #1
 8007476:	46b8      	mov	r8, r7
 8007478:	4645      	mov	r5, r8
 800747a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800747e:	b10b      	cbz	r3, 8007484 <_vfiprintf_r+0x50>
 8007480:	2b25      	cmp	r3, #37	; 0x25
 8007482:	d154      	bne.n	800752e <_vfiprintf_r+0xfa>
 8007484:	ebb8 0a07 	subs.w	sl, r8, r7
 8007488:	d00b      	beq.n	80074a2 <_vfiprintf_r+0x6e>
 800748a:	4653      	mov	r3, sl
 800748c:	463a      	mov	r2, r7
 800748e:	4621      	mov	r1, r4
 8007490:	4630      	mov	r0, r6
 8007492:	f7ff ffbc 	bl	800740e <__sfputs_r>
 8007496:	3001      	adds	r0, #1
 8007498:	f000 80c2 	beq.w	8007620 <_vfiprintf_r+0x1ec>
 800749c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800749e:	4453      	add	r3, sl
 80074a0:	9309      	str	r3, [sp, #36]	; 0x24
 80074a2:	f898 3000 	ldrb.w	r3, [r8]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	f000 80ba 	beq.w	8007620 <_vfiprintf_r+0x1ec>
 80074ac:	2300      	movs	r3, #0
 80074ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80074b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	9307      	str	r3, [sp, #28]
 80074ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80074be:	931a      	str	r3, [sp, #104]	; 0x68
 80074c0:	46a8      	mov	r8, r5
 80074c2:	2205      	movs	r2, #5
 80074c4:	f818 1b01 	ldrb.w	r1, [r8], #1
 80074c8:	485e      	ldr	r0, [pc, #376]	; (8007644 <_vfiprintf_r+0x210>)
 80074ca:	f7f8 fe91 	bl	80001f0 <memchr>
 80074ce:	9b04      	ldr	r3, [sp, #16]
 80074d0:	bb78      	cbnz	r0, 8007532 <_vfiprintf_r+0xfe>
 80074d2:	06d9      	lsls	r1, r3, #27
 80074d4:	bf44      	itt	mi
 80074d6:	2220      	movmi	r2, #32
 80074d8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074dc:	071a      	lsls	r2, r3, #28
 80074de:	bf44      	itt	mi
 80074e0:	222b      	movmi	r2, #43	; 0x2b
 80074e2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80074e6:	782a      	ldrb	r2, [r5, #0]
 80074e8:	2a2a      	cmp	r2, #42	; 0x2a
 80074ea:	d02a      	beq.n	8007542 <_vfiprintf_r+0x10e>
 80074ec:	9a07      	ldr	r2, [sp, #28]
 80074ee:	46a8      	mov	r8, r5
 80074f0:	2000      	movs	r0, #0
 80074f2:	250a      	movs	r5, #10
 80074f4:	4641      	mov	r1, r8
 80074f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074fa:	3b30      	subs	r3, #48	; 0x30
 80074fc:	2b09      	cmp	r3, #9
 80074fe:	d969      	bls.n	80075d4 <_vfiprintf_r+0x1a0>
 8007500:	b360      	cbz	r0, 800755c <_vfiprintf_r+0x128>
 8007502:	e024      	b.n	800754e <_vfiprintf_r+0x11a>
 8007504:	4b50      	ldr	r3, [pc, #320]	; (8007648 <_vfiprintf_r+0x214>)
 8007506:	429c      	cmp	r4, r3
 8007508:	d101      	bne.n	800750e <_vfiprintf_r+0xda>
 800750a:	68b4      	ldr	r4, [r6, #8]
 800750c:	e7a2      	b.n	8007454 <_vfiprintf_r+0x20>
 800750e:	4b4f      	ldr	r3, [pc, #316]	; (800764c <_vfiprintf_r+0x218>)
 8007510:	429c      	cmp	r4, r3
 8007512:	bf08      	it	eq
 8007514:	68f4      	ldreq	r4, [r6, #12]
 8007516:	e79d      	b.n	8007454 <_vfiprintf_r+0x20>
 8007518:	4621      	mov	r1, r4
 800751a:	4630      	mov	r0, r6
 800751c:	f7fe fb1c 	bl	8005b58 <__swsetup_r>
 8007520:	2800      	cmp	r0, #0
 8007522:	d09d      	beq.n	8007460 <_vfiprintf_r+0x2c>
 8007524:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007528:	b01d      	add	sp, #116	; 0x74
 800752a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752e:	46a8      	mov	r8, r5
 8007530:	e7a2      	b.n	8007478 <_vfiprintf_r+0x44>
 8007532:	4a44      	ldr	r2, [pc, #272]	; (8007644 <_vfiprintf_r+0x210>)
 8007534:	1a80      	subs	r0, r0, r2
 8007536:	fa0b f000 	lsl.w	r0, fp, r0
 800753a:	4318      	orrs	r0, r3
 800753c:	9004      	str	r0, [sp, #16]
 800753e:	4645      	mov	r5, r8
 8007540:	e7be      	b.n	80074c0 <_vfiprintf_r+0x8c>
 8007542:	9a03      	ldr	r2, [sp, #12]
 8007544:	1d11      	adds	r1, r2, #4
 8007546:	6812      	ldr	r2, [r2, #0]
 8007548:	9103      	str	r1, [sp, #12]
 800754a:	2a00      	cmp	r2, #0
 800754c:	db01      	blt.n	8007552 <_vfiprintf_r+0x11e>
 800754e:	9207      	str	r2, [sp, #28]
 8007550:	e004      	b.n	800755c <_vfiprintf_r+0x128>
 8007552:	4252      	negs	r2, r2
 8007554:	f043 0302 	orr.w	r3, r3, #2
 8007558:	9207      	str	r2, [sp, #28]
 800755a:	9304      	str	r3, [sp, #16]
 800755c:	f898 3000 	ldrb.w	r3, [r8]
 8007560:	2b2e      	cmp	r3, #46	; 0x2e
 8007562:	d10e      	bne.n	8007582 <_vfiprintf_r+0x14e>
 8007564:	f898 3001 	ldrb.w	r3, [r8, #1]
 8007568:	2b2a      	cmp	r3, #42	; 0x2a
 800756a:	d138      	bne.n	80075de <_vfiprintf_r+0x1aa>
 800756c:	9b03      	ldr	r3, [sp, #12]
 800756e:	1d1a      	adds	r2, r3, #4
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	9203      	str	r2, [sp, #12]
 8007574:	2b00      	cmp	r3, #0
 8007576:	bfb8      	it	lt
 8007578:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800757c:	f108 0802 	add.w	r8, r8, #2
 8007580:	9305      	str	r3, [sp, #20]
 8007582:	4d33      	ldr	r5, [pc, #204]	; (8007650 <_vfiprintf_r+0x21c>)
 8007584:	f898 1000 	ldrb.w	r1, [r8]
 8007588:	2203      	movs	r2, #3
 800758a:	4628      	mov	r0, r5
 800758c:	f7f8 fe30 	bl	80001f0 <memchr>
 8007590:	b140      	cbz	r0, 80075a4 <_vfiprintf_r+0x170>
 8007592:	2340      	movs	r3, #64	; 0x40
 8007594:	1b40      	subs	r0, r0, r5
 8007596:	fa03 f000 	lsl.w	r0, r3, r0
 800759a:	9b04      	ldr	r3, [sp, #16]
 800759c:	4303      	orrs	r3, r0
 800759e:	f108 0801 	add.w	r8, r8, #1
 80075a2:	9304      	str	r3, [sp, #16]
 80075a4:	f898 1000 	ldrb.w	r1, [r8]
 80075a8:	482a      	ldr	r0, [pc, #168]	; (8007654 <_vfiprintf_r+0x220>)
 80075aa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80075ae:	2206      	movs	r2, #6
 80075b0:	f108 0701 	add.w	r7, r8, #1
 80075b4:	f7f8 fe1c 	bl	80001f0 <memchr>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	d037      	beq.n	800762c <_vfiprintf_r+0x1f8>
 80075bc:	4b26      	ldr	r3, [pc, #152]	; (8007658 <_vfiprintf_r+0x224>)
 80075be:	bb1b      	cbnz	r3, 8007608 <_vfiprintf_r+0x1d4>
 80075c0:	9b03      	ldr	r3, [sp, #12]
 80075c2:	3307      	adds	r3, #7
 80075c4:	f023 0307 	bic.w	r3, r3, #7
 80075c8:	3308      	adds	r3, #8
 80075ca:	9303      	str	r3, [sp, #12]
 80075cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075ce:	444b      	add	r3, r9
 80075d0:	9309      	str	r3, [sp, #36]	; 0x24
 80075d2:	e750      	b.n	8007476 <_vfiprintf_r+0x42>
 80075d4:	fb05 3202 	mla	r2, r5, r2, r3
 80075d8:	2001      	movs	r0, #1
 80075da:	4688      	mov	r8, r1
 80075dc:	e78a      	b.n	80074f4 <_vfiprintf_r+0xc0>
 80075de:	2300      	movs	r3, #0
 80075e0:	f108 0801 	add.w	r8, r8, #1
 80075e4:	9305      	str	r3, [sp, #20]
 80075e6:	4619      	mov	r1, r3
 80075e8:	250a      	movs	r5, #10
 80075ea:	4640      	mov	r0, r8
 80075ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075f0:	3a30      	subs	r2, #48	; 0x30
 80075f2:	2a09      	cmp	r2, #9
 80075f4:	d903      	bls.n	80075fe <_vfiprintf_r+0x1ca>
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d0c3      	beq.n	8007582 <_vfiprintf_r+0x14e>
 80075fa:	9105      	str	r1, [sp, #20]
 80075fc:	e7c1      	b.n	8007582 <_vfiprintf_r+0x14e>
 80075fe:	fb05 2101 	mla	r1, r5, r1, r2
 8007602:	2301      	movs	r3, #1
 8007604:	4680      	mov	r8, r0
 8007606:	e7f0      	b.n	80075ea <_vfiprintf_r+0x1b6>
 8007608:	ab03      	add	r3, sp, #12
 800760a:	9300      	str	r3, [sp, #0]
 800760c:	4622      	mov	r2, r4
 800760e:	4b13      	ldr	r3, [pc, #76]	; (800765c <_vfiprintf_r+0x228>)
 8007610:	a904      	add	r1, sp, #16
 8007612:	4630      	mov	r0, r6
 8007614:	f7fd fe0a 	bl	800522c <_printf_float>
 8007618:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800761c:	4681      	mov	r9, r0
 800761e:	d1d5      	bne.n	80075cc <_vfiprintf_r+0x198>
 8007620:	89a3      	ldrh	r3, [r4, #12]
 8007622:	065b      	lsls	r3, r3, #25
 8007624:	f53f af7e 	bmi.w	8007524 <_vfiprintf_r+0xf0>
 8007628:	9809      	ldr	r0, [sp, #36]	; 0x24
 800762a:	e77d      	b.n	8007528 <_vfiprintf_r+0xf4>
 800762c:	ab03      	add	r3, sp, #12
 800762e:	9300      	str	r3, [sp, #0]
 8007630:	4622      	mov	r2, r4
 8007632:	4b0a      	ldr	r3, [pc, #40]	; (800765c <_vfiprintf_r+0x228>)
 8007634:	a904      	add	r1, sp, #16
 8007636:	4630      	mov	r0, r6
 8007638:	f7fe f8ae 	bl	8005798 <_printf_i>
 800763c:	e7ec      	b.n	8007618 <_vfiprintf_r+0x1e4>
 800763e:	bf00      	nop
 8007640:	08009688 	.word	0x08009688
 8007644:	080097c4 	.word	0x080097c4
 8007648:	080096a8 	.word	0x080096a8
 800764c:	08009668 	.word	0x08009668
 8007650:	080097ca 	.word	0x080097ca
 8007654:	080097ce 	.word	0x080097ce
 8007658:	0800522d 	.word	0x0800522d
 800765c:	0800740f 	.word	0x0800740f

08007660 <_sbrk_r>:
 8007660:	b538      	push	{r3, r4, r5, lr}
 8007662:	4c06      	ldr	r4, [pc, #24]	; (800767c <_sbrk_r+0x1c>)
 8007664:	2300      	movs	r3, #0
 8007666:	4605      	mov	r5, r0
 8007668:	4608      	mov	r0, r1
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	f7fd fcaa 	bl	8004fc4 <_sbrk>
 8007670:	1c43      	adds	r3, r0, #1
 8007672:	d102      	bne.n	800767a <_sbrk_r+0x1a>
 8007674:	6823      	ldr	r3, [r4, #0]
 8007676:	b103      	cbz	r3, 800767a <_sbrk_r+0x1a>
 8007678:	602b      	str	r3, [r5, #0]
 800767a:	bd38      	pop	{r3, r4, r5, pc}
 800767c:	20000470 	.word	0x20000470

08007680 <__sread>:
 8007680:	b510      	push	{r4, lr}
 8007682:	460c      	mov	r4, r1
 8007684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007688:	f000 f8a8 	bl	80077dc <_read_r>
 800768c:	2800      	cmp	r0, #0
 800768e:	bfab      	itete	ge
 8007690:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007692:	89a3      	ldrhlt	r3, [r4, #12]
 8007694:	181b      	addge	r3, r3, r0
 8007696:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800769a:	bfac      	ite	ge
 800769c:	6563      	strge	r3, [r4, #84]	; 0x54
 800769e:	81a3      	strhlt	r3, [r4, #12]
 80076a0:	bd10      	pop	{r4, pc}

080076a2 <__swrite>:
 80076a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a6:	461f      	mov	r7, r3
 80076a8:	898b      	ldrh	r3, [r1, #12]
 80076aa:	05db      	lsls	r3, r3, #23
 80076ac:	4605      	mov	r5, r0
 80076ae:	460c      	mov	r4, r1
 80076b0:	4616      	mov	r6, r2
 80076b2:	d505      	bpl.n	80076c0 <__swrite+0x1e>
 80076b4:	2302      	movs	r3, #2
 80076b6:	2200      	movs	r2, #0
 80076b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076bc:	f000 f868 	bl	8007790 <_lseek_r>
 80076c0:	89a3      	ldrh	r3, [r4, #12]
 80076c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076ca:	81a3      	strh	r3, [r4, #12]
 80076cc:	4632      	mov	r2, r6
 80076ce:	463b      	mov	r3, r7
 80076d0:	4628      	mov	r0, r5
 80076d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80076d6:	f000 b817 	b.w	8007708 <_write_r>

080076da <__sseek>:
 80076da:	b510      	push	{r4, lr}
 80076dc:	460c      	mov	r4, r1
 80076de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e2:	f000 f855 	bl	8007790 <_lseek_r>
 80076e6:	1c43      	adds	r3, r0, #1
 80076e8:	89a3      	ldrh	r3, [r4, #12]
 80076ea:	bf15      	itete	ne
 80076ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80076ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80076f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80076f6:	81a3      	strheq	r3, [r4, #12]
 80076f8:	bf18      	it	ne
 80076fa:	81a3      	strhne	r3, [r4, #12]
 80076fc:	bd10      	pop	{r4, pc}

080076fe <__sclose>:
 80076fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007702:	f000 b813 	b.w	800772c <_close_r>
	...

08007708 <_write_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4c07      	ldr	r4, [pc, #28]	; (8007728 <_write_r+0x20>)
 800770c:	4605      	mov	r5, r0
 800770e:	4608      	mov	r0, r1
 8007710:	4611      	mov	r1, r2
 8007712:	2200      	movs	r2, #0
 8007714:	6022      	str	r2, [r4, #0]
 8007716:	461a      	mov	r2, r3
 8007718:	f7f9 fc48 	bl	8000fac <_write>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_write_r+0x1e>
 8007720:	6823      	ldr	r3, [r4, #0]
 8007722:	b103      	cbz	r3, 8007726 <_write_r+0x1e>
 8007724:	602b      	str	r3, [r5, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	20000470 	.word	0x20000470

0800772c <_close_r>:
 800772c:	b538      	push	{r3, r4, r5, lr}
 800772e:	4c06      	ldr	r4, [pc, #24]	; (8007748 <_close_r+0x1c>)
 8007730:	2300      	movs	r3, #0
 8007732:	4605      	mov	r5, r0
 8007734:	4608      	mov	r0, r1
 8007736:	6023      	str	r3, [r4, #0]
 8007738:	f7fd fc38 	bl	8004fac <_close>
 800773c:	1c43      	adds	r3, r0, #1
 800773e:	d102      	bne.n	8007746 <_close_r+0x1a>
 8007740:	6823      	ldr	r3, [r4, #0]
 8007742:	b103      	cbz	r3, 8007746 <_close_r+0x1a>
 8007744:	602b      	str	r3, [r5, #0]
 8007746:	bd38      	pop	{r3, r4, r5, pc}
 8007748:	20000470 	.word	0x20000470

0800774c <_fstat_r>:
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4c07      	ldr	r4, [pc, #28]	; (800776c <_fstat_r+0x20>)
 8007750:	2300      	movs	r3, #0
 8007752:	4605      	mov	r5, r0
 8007754:	4608      	mov	r0, r1
 8007756:	4611      	mov	r1, r2
 8007758:	6023      	str	r3, [r4, #0]
 800775a:	f7fd fc2a 	bl	8004fb2 <_fstat>
 800775e:	1c43      	adds	r3, r0, #1
 8007760:	d102      	bne.n	8007768 <_fstat_r+0x1c>
 8007762:	6823      	ldr	r3, [r4, #0]
 8007764:	b103      	cbz	r3, 8007768 <_fstat_r+0x1c>
 8007766:	602b      	str	r3, [r5, #0]
 8007768:	bd38      	pop	{r3, r4, r5, pc}
 800776a:	bf00      	nop
 800776c:	20000470 	.word	0x20000470

08007770 <_isatty_r>:
 8007770:	b538      	push	{r3, r4, r5, lr}
 8007772:	4c06      	ldr	r4, [pc, #24]	; (800778c <_isatty_r+0x1c>)
 8007774:	2300      	movs	r3, #0
 8007776:	4605      	mov	r5, r0
 8007778:	4608      	mov	r0, r1
 800777a:	6023      	str	r3, [r4, #0]
 800777c:	f7fd fc1e 	bl	8004fbc <_isatty>
 8007780:	1c43      	adds	r3, r0, #1
 8007782:	d102      	bne.n	800778a <_isatty_r+0x1a>
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	b103      	cbz	r3, 800778a <_isatty_r+0x1a>
 8007788:	602b      	str	r3, [r5, #0]
 800778a:	bd38      	pop	{r3, r4, r5, pc}
 800778c:	20000470 	.word	0x20000470

08007790 <_lseek_r>:
 8007790:	b538      	push	{r3, r4, r5, lr}
 8007792:	4c07      	ldr	r4, [pc, #28]	; (80077b0 <_lseek_r+0x20>)
 8007794:	4605      	mov	r5, r0
 8007796:	4608      	mov	r0, r1
 8007798:	4611      	mov	r1, r2
 800779a:	2200      	movs	r2, #0
 800779c:	6022      	str	r2, [r4, #0]
 800779e:	461a      	mov	r2, r3
 80077a0:	f7fd fc0e 	bl	8004fc0 <_lseek>
 80077a4:	1c43      	adds	r3, r0, #1
 80077a6:	d102      	bne.n	80077ae <_lseek_r+0x1e>
 80077a8:	6823      	ldr	r3, [r4, #0]
 80077aa:	b103      	cbz	r3, 80077ae <_lseek_r+0x1e>
 80077ac:	602b      	str	r3, [r5, #0]
 80077ae:	bd38      	pop	{r3, r4, r5, pc}
 80077b0:	20000470 	.word	0x20000470

080077b4 <__ascii_mbtowc>:
 80077b4:	b082      	sub	sp, #8
 80077b6:	b901      	cbnz	r1, 80077ba <__ascii_mbtowc+0x6>
 80077b8:	a901      	add	r1, sp, #4
 80077ba:	b142      	cbz	r2, 80077ce <__ascii_mbtowc+0x1a>
 80077bc:	b14b      	cbz	r3, 80077d2 <__ascii_mbtowc+0x1e>
 80077be:	7813      	ldrb	r3, [r2, #0]
 80077c0:	600b      	str	r3, [r1, #0]
 80077c2:	7812      	ldrb	r2, [r2, #0]
 80077c4:	1c10      	adds	r0, r2, #0
 80077c6:	bf18      	it	ne
 80077c8:	2001      	movne	r0, #1
 80077ca:	b002      	add	sp, #8
 80077cc:	4770      	bx	lr
 80077ce:	4610      	mov	r0, r2
 80077d0:	e7fb      	b.n	80077ca <__ascii_mbtowc+0x16>
 80077d2:	f06f 0001 	mvn.w	r0, #1
 80077d6:	e7f8      	b.n	80077ca <__ascii_mbtowc+0x16>

080077d8 <__malloc_lock>:
 80077d8:	4770      	bx	lr

080077da <__malloc_unlock>:
 80077da:	4770      	bx	lr

080077dc <_read_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4c07      	ldr	r4, [pc, #28]	; (80077fc <_read_r+0x20>)
 80077e0:	4605      	mov	r5, r0
 80077e2:	4608      	mov	r0, r1
 80077e4:	4611      	mov	r1, r2
 80077e6:	2200      	movs	r2, #0
 80077e8:	6022      	str	r2, [r4, #0]
 80077ea:	461a      	mov	r2, r3
 80077ec:	f7fd fbd0 	bl	8004f90 <_read>
 80077f0:	1c43      	adds	r3, r0, #1
 80077f2:	d102      	bne.n	80077fa <_read_r+0x1e>
 80077f4:	6823      	ldr	r3, [r4, #0]
 80077f6:	b103      	cbz	r3, 80077fa <_read_r+0x1e>
 80077f8:	602b      	str	r3, [r5, #0]
 80077fa:	bd38      	pop	{r3, r4, r5, pc}
 80077fc:	20000470 	.word	0x20000470

08007800 <__ascii_wctomb>:
 8007800:	b149      	cbz	r1, 8007816 <__ascii_wctomb+0x16>
 8007802:	2aff      	cmp	r2, #255	; 0xff
 8007804:	bf85      	ittet	hi
 8007806:	238a      	movhi	r3, #138	; 0x8a
 8007808:	6003      	strhi	r3, [r0, #0]
 800780a:	700a      	strbls	r2, [r1, #0]
 800780c:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007810:	bf98      	it	ls
 8007812:	2001      	movls	r0, #1
 8007814:	4770      	bx	lr
 8007816:	4608      	mov	r0, r1
 8007818:	4770      	bx	lr
	...

0800781c <asin>:
 800781c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800781e:	ed2d 8b02 	vpush	{d8}
 8007822:	4e26      	ldr	r6, [pc, #152]	; (80078bc <asin+0xa0>)
 8007824:	b08b      	sub	sp, #44	; 0x2c
 8007826:	ec55 4b10 	vmov	r4, r5, d0
 800782a:	f000 fa1d 	bl	8007c68 <__ieee754_asin>
 800782e:	f996 3000 	ldrsb.w	r3, [r6]
 8007832:	eeb0 8a40 	vmov.f32	s16, s0
 8007836:	eef0 8a60 	vmov.f32	s17, s1
 800783a:	3301      	adds	r3, #1
 800783c:	d036      	beq.n	80078ac <asin+0x90>
 800783e:	4622      	mov	r2, r4
 8007840:	462b      	mov	r3, r5
 8007842:	4620      	mov	r0, r4
 8007844:	4629      	mov	r1, r5
 8007846:	f7f9 f979 	bl	8000b3c <__aeabi_dcmpun>
 800784a:	4607      	mov	r7, r0
 800784c:	bb70      	cbnz	r0, 80078ac <asin+0x90>
 800784e:	ec45 4b10 	vmov	d0, r4, r5
 8007852:	f001 fc59 	bl	8009108 <fabs>
 8007856:	2200      	movs	r2, #0
 8007858:	4b19      	ldr	r3, [pc, #100]	; (80078c0 <asin+0xa4>)
 800785a:	ec51 0b10 	vmov	r0, r1, d0
 800785e:	f7f9 f963 	bl	8000b28 <__aeabi_dcmpgt>
 8007862:	b318      	cbz	r0, 80078ac <asin+0x90>
 8007864:	2301      	movs	r3, #1
 8007866:	9300      	str	r3, [sp, #0]
 8007868:	4816      	ldr	r0, [pc, #88]	; (80078c4 <asin+0xa8>)
 800786a:	4b17      	ldr	r3, [pc, #92]	; (80078c8 <asin+0xac>)
 800786c:	9301      	str	r3, [sp, #4]
 800786e:	9708      	str	r7, [sp, #32]
 8007870:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007874:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007878:	f001 fc5a 	bl	8009130 <nan>
 800787c:	f996 3000 	ldrsb.w	r3, [r6]
 8007880:	2b02      	cmp	r3, #2
 8007882:	ed8d 0b06 	vstr	d0, [sp, #24]
 8007886:	d104      	bne.n	8007892 <asin+0x76>
 8007888:	f7fd fc0a 	bl	80050a0 <__errno>
 800788c:	2321      	movs	r3, #33	; 0x21
 800788e:	6003      	str	r3, [r0, #0]
 8007890:	e004      	b.n	800789c <asin+0x80>
 8007892:	4668      	mov	r0, sp
 8007894:	f001 fc49 	bl	800912a <matherr>
 8007898:	2800      	cmp	r0, #0
 800789a:	d0f5      	beq.n	8007888 <asin+0x6c>
 800789c:	9b08      	ldr	r3, [sp, #32]
 800789e:	b11b      	cbz	r3, 80078a8 <asin+0x8c>
 80078a0:	f7fd fbfe 	bl	80050a0 <__errno>
 80078a4:	9b08      	ldr	r3, [sp, #32]
 80078a6:	6003      	str	r3, [r0, #0]
 80078a8:	ed9d 8b06 	vldr	d8, [sp, #24]
 80078ac:	eeb0 0a48 	vmov.f32	s0, s16
 80078b0:	eef0 0a68 	vmov.f32	s1, s17
 80078b4:	b00b      	add	sp, #44	; 0x2c
 80078b6:	ecbd 8b02 	vpop	{d8}
 80078ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078bc:	2000021c 	.word	0x2000021c
 80078c0:	3ff00000 	.word	0x3ff00000
 80078c4:	080097c9 	.word	0x080097c9
 80078c8:	080098e0 	.word	0x080098e0

080078cc <atan2>:
 80078cc:	f000 bbdc 	b.w	8008088 <__ieee754_atan2>

080078d0 <pow>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	ed2d 8b04 	vpush	{d8-d9}
 80078d8:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8007bac <pow+0x2dc>
 80078dc:	b08d      	sub	sp, #52	; 0x34
 80078de:	ec57 6b10 	vmov	r6, r7, d0
 80078e2:	ec55 4b11 	vmov	r4, r5, d1
 80078e6:	f000 fcaf 	bl	8008248 <__ieee754_pow>
 80078ea:	f999 3000 	ldrsb.w	r3, [r9]
 80078ee:	9300      	str	r3, [sp, #0]
 80078f0:	3301      	adds	r3, #1
 80078f2:	eeb0 8a40 	vmov.f32	s16, s0
 80078f6:	eef0 8a60 	vmov.f32	s17, s1
 80078fa:	46c8      	mov	r8, r9
 80078fc:	d05f      	beq.n	80079be <pow+0xee>
 80078fe:	4622      	mov	r2, r4
 8007900:	462b      	mov	r3, r5
 8007902:	4620      	mov	r0, r4
 8007904:	4629      	mov	r1, r5
 8007906:	f7f9 f919 	bl	8000b3c <__aeabi_dcmpun>
 800790a:	4683      	mov	fp, r0
 800790c:	2800      	cmp	r0, #0
 800790e:	d156      	bne.n	80079be <pow+0xee>
 8007910:	4632      	mov	r2, r6
 8007912:	463b      	mov	r3, r7
 8007914:	4630      	mov	r0, r6
 8007916:	4639      	mov	r1, r7
 8007918:	f7f9 f910 	bl	8000b3c <__aeabi_dcmpun>
 800791c:	9001      	str	r0, [sp, #4]
 800791e:	b1e8      	cbz	r0, 800795c <pow+0x8c>
 8007920:	2200      	movs	r2, #0
 8007922:	2300      	movs	r3, #0
 8007924:	4620      	mov	r0, r4
 8007926:	4629      	mov	r1, r5
 8007928:	f7f9 f8d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800792c:	2800      	cmp	r0, #0
 800792e:	d046      	beq.n	80079be <pow+0xee>
 8007930:	2301      	movs	r3, #1
 8007932:	9302      	str	r3, [sp, #8]
 8007934:	4b96      	ldr	r3, [pc, #600]	; (8007b90 <pow+0x2c0>)
 8007936:	9303      	str	r3, [sp, #12]
 8007938:	4b96      	ldr	r3, [pc, #600]	; (8007b94 <pow+0x2c4>)
 800793a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800793e:	2200      	movs	r2, #0
 8007940:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007944:	9b00      	ldr	r3, [sp, #0]
 8007946:	2b02      	cmp	r3, #2
 8007948:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800794c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007950:	d033      	beq.n	80079ba <pow+0xea>
 8007952:	a802      	add	r0, sp, #8
 8007954:	f001 fbe9 	bl	800912a <matherr>
 8007958:	bb48      	cbnz	r0, 80079ae <pow+0xde>
 800795a:	e05d      	b.n	8007a18 <pow+0x148>
 800795c:	f04f 0a00 	mov.w	sl, #0
 8007960:	f04f 0b00 	mov.w	fp, #0
 8007964:	4652      	mov	r2, sl
 8007966:	465b      	mov	r3, fp
 8007968:	4630      	mov	r0, r6
 800796a:	4639      	mov	r1, r7
 800796c:	f7f9 f8b4 	bl	8000ad8 <__aeabi_dcmpeq>
 8007970:	ec4b ab19 	vmov	d9, sl, fp
 8007974:	2800      	cmp	r0, #0
 8007976:	d054      	beq.n	8007a22 <pow+0x152>
 8007978:	4652      	mov	r2, sl
 800797a:	465b      	mov	r3, fp
 800797c:	4620      	mov	r0, r4
 800797e:	4629      	mov	r1, r5
 8007980:	f7f9 f8aa 	bl	8000ad8 <__aeabi_dcmpeq>
 8007984:	4680      	mov	r8, r0
 8007986:	b318      	cbz	r0, 80079d0 <pow+0x100>
 8007988:	2301      	movs	r3, #1
 800798a:	9302      	str	r3, [sp, #8]
 800798c:	4b80      	ldr	r3, [pc, #512]	; (8007b90 <pow+0x2c0>)
 800798e:	9303      	str	r3, [sp, #12]
 8007990:	9b01      	ldr	r3, [sp, #4]
 8007992:	930a      	str	r3, [sp, #40]	; 0x28
 8007994:	9b00      	ldr	r3, [sp, #0]
 8007996:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800799a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800799e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d0d5      	beq.n	8007952 <pow+0x82>
 80079a6:	4b7b      	ldr	r3, [pc, #492]	; (8007b94 <pow+0x2c4>)
 80079a8:	2200      	movs	r2, #0
 80079aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b0:	b11b      	cbz	r3, 80079ba <pow+0xea>
 80079b2:	f7fd fb75 	bl	80050a0 <__errno>
 80079b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b8:	6003      	str	r3, [r0, #0]
 80079ba:	ed9d 8b08 	vldr	d8, [sp, #32]
 80079be:	eeb0 0a48 	vmov.f32	s0, s16
 80079c2:	eef0 0a68 	vmov.f32	s1, s17
 80079c6:	b00d      	add	sp, #52	; 0x34
 80079c8:	ecbd 8b04 	vpop	{d8-d9}
 80079cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079d0:	ec45 4b10 	vmov	d0, r4, r5
 80079d4:	f001 fba1 	bl	800911a <finite>
 80079d8:	2800      	cmp	r0, #0
 80079da:	d0f0      	beq.n	80079be <pow+0xee>
 80079dc:	4652      	mov	r2, sl
 80079de:	465b      	mov	r3, fp
 80079e0:	4620      	mov	r0, r4
 80079e2:	4629      	mov	r1, r5
 80079e4:	f7f9 f882 	bl	8000aec <__aeabi_dcmplt>
 80079e8:	2800      	cmp	r0, #0
 80079ea:	d0e8      	beq.n	80079be <pow+0xee>
 80079ec:	2301      	movs	r3, #1
 80079ee:	9302      	str	r3, [sp, #8]
 80079f0:	4b67      	ldr	r3, [pc, #412]	; (8007b90 <pow+0x2c0>)
 80079f2:	9303      	str	r3, [sp, #12]
 80079f4:	f999 3000 	ldrsb.w	r3, [r9]
 80079f8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80079fc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007a00:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007a04:	b913      	cbnz	r3, 8007a0c <pow+0x13c>
 8007a06:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007a0a:	e7a2      	b.n	8007952 <pow+0x82>
 8007a0c:	4962      	ldr	r1, [pc, #392]	; (8007b98 <pow+0x2c8>)
 8007a0e:	2000      	movs	r0, #0
 8007a10:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a14:	2b02      	cmp	r3, #2
 8007a16:	d19c      	bne.n	8007952 <pow+0x82>
 8007a18:	f7fd fb42 	bl	80050a0 <__errno>
 8007a1c:	2321      	movs	r3, #33	; 0x21
 8007a1e:	6003      	str	r3, [r0, #0]
 8007a20:	e7c5      	b.n	80079ae <pow+0xde>
 8007a22:	eeb0 0a48 	vmov.f32	s0, s16
 8007a26:	eef0 0a68 	vmov.f32	s1, s17
 8007a2a:	f001 fb76 	bl	800911a <finite>
 8007a2e:	9000      	str	r0, [sp, #0]
 8007a30:	2800      	cmp	r0, #0
 8007a32:	f040 8081 	bne.w	8007b38 <pow+0x268>
 8007a36:	ec47 6b10 	vmov	d0, r6, r7
 8007a3a:	f001 fb6e 	bl	800911a <finite>
 8007a3e:	2800      	cmp	r0, #0
 8007a40:	d07a      	beq.n	8007b38 <pow+0x268>
 8007a42:	ec45 4b10 	vmov	d0, r4, r5
 8007a46:	f001 fb68 	bl	800911a <finite>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	d074      	beq.n	8007b38 <pow+0x268>
 8007a4e:	ec53 2b18 	vmov	r2, r3, d8
 8007a52:	ee18 0a10 	vmov	r0, s16
 8007a56:	4619      	mov	r1, r3
 8007a58:	f7f9 f870 	bl	8000b3c <__aeabi_dcmpun>
 8007a5c:	f999 9000 	ldrsb.w	r9, [r9]
 8007a60:	4b4b      	ldr	r3, [pc, #300]	; (8007b90 <pow+0x2c0>)
 8007a62:	b1b0      	cbz	r0, 8007a92 <pow+0x1c2>
 8007a64:	2201      	movs	r2, #1
 8007a66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a6a:	9b00      	ldr	r3, [sp, #0]
 8007a6c:	930a      	str	r3, [sp, #40]	; 0x28
 8007a6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007a72:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007a76:	f1b9 0f00 	cmp.w	r9, #0
 8007a7a:	d0c4      	beq.n	8007a06 <pow+0x136>
 8007a7c:	4652      	mov	r2, sl
 8007a7e:	465b      	mov	r3, fp
 8007a80:	4650      	mov	r0, sl
 8007a82:	4659      	mov	r1, fp
 8007a84:	f7f8 feea 	bl	800085c <__aeabi_ddiv>
 8007a88:	f1b9 0f02 	cmp.w	r9, #2
 8007a8c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a90:	e7c1      	b.n	8007a16 <pow+0x146>
 8007a92:	2203      	movs	r2, #3
 8007a94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a98:	900a      	str	r0, [sp, #40]	; 0x28
 8007a9a:	4629      	mov	r1, r5
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	4b3e      	ldr	r3, [pc, #248]	; (8007b9c <pow+0x2cc>)
 8007aa2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007aa6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007aaa:	f7f8 fdad 	bl	8000608 <__aeabi_dmul>
 8007aae:	4604      	mov	r4, r0
 8007ab0:	460d      	mov	r5, r1
 8007ab2:	f1b9 0f00 	cmp.w	r9, #0
 8007ab6:	d124      	bne.n	8007b02 <pow+0x232>
 8007ab8:	4b39      	ldr	r3, [pc, #228]	; (8007ba0 <pow+0x2d0>)
 8007aba:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007abe:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007ac2:	4630      	mov	r0, r6
 8007ac4:	4652      	mov	r2, sl
 8007ac6:	465b      	mov	r3, fp
 8007ac8:	4639      	mov	r1, r7
 8007aca:	f7f9 f80f 	bl	8000aec <__aeabi_dcmplt>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	d056      	beq.n	8007b80 <pow+0x2b0>
 8007ad2:	ec45 4b10 	vmov	d0, r4, r5
 8007ad6:	f001 fb33 	bl	8009140 <rint>
 8007ada:	4622      	mov	r2, r4
 8007adc:	462b      	mov	r3, r5
 8007ade:	ec51 0b10 	vmov	r0, r1, d0
 8007ae2:	f7f8 fff9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ae6:	b920      	cbnz	r0, 8007af2 <pow+0x222>
 8007ae8:	4b2e      	ldr	r3, [pc, #184]	; (8007ba4 <pow+0x2d4>)
 8007aea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007aee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007af2:	f998 3000 	ldrsb.w	r3, [r8]
 8007af6:	2b02      	cmp	r3, #2
 8007af8:	d142      	bne.n	8007b80 <pow+0x2b0>
 8007afa:	f7fd fad1 	bl	80050a0 <__errno>
 8007afe:	2322      	movs	r3, #34	; 0x22
 8007b00:	e78d      	b.n	8007a1e <pow+0x14e>
 8007b02:	4b29      	ldr	r3, [pc, #164]	; (8007ba8 <pow+0x2d8>)
 8007b04:	2200      	movs	r2, #0
 8007b06:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007b0a:	4630      	mov	r0, r6
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	465b      	mov	r3, fp
 8007b10:	4639      	mov	r1, r7
 8007b12:	f7f8 ffeb 	bl	8000aec <__aeabi_dcmplt>
 8007b16:	2800      	cmp	r0, #0
 8007b18:	d0eb      	beq.n	8007af2 <pow+0x222>
 8007b1a:	ec45 4b10 	vmov	d0, r4, r5
 8007b1e:	f001 fb0f 	bl	8009140 <rint>
 8007b22:	4622      	mov	r2, r4
 8007b24:	462b      	mov	r3, r5
 8007b26:	ec51 0b10 	vmov	r0, r1, d0
 8007b2a:	f7f8 ffd5 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b2e:	2800      	cmp	r0, #0
 8007b30:	d1df      	bne.n	8007af2 <pow+0x222>
 8007b32:	2200      	movs	r2, #0
 8007b34:	4b18      	ldr	r3, [pc, #96]	; (8007b98 <pow+0x2c8>)
 8007b36:	e7da      	b.n	8007aee <pow+0x21e>
 8007b38:	2200      	movs	r2, #0
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	ec51 0b18 	vmov	r0, r1, d8
 8007b40:	f7f8 ffca 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	f43f af3a 	beq.w	80079be <pow+0xee>
 8007b4a:	ec47 6b10 	vmov	d0, r6, r7
 8007b4e:	f001 fae4 	bl	800911a <finite>
 8007b52:	2800      	cmp	r0, #0
 8007b54:	f43f af33 	beq.w	80079be <pow+0xee>
 8007b58:	ec45 4b10 	vmov	d0, r4, r5
 8007b5c:	f001 fadd 	bl	800911a <finite>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	f43f af2c 	beq.w	80079be <pow+0xee>
 8007b66:	2304      	movs	r3, #4
 8007b68:	9302      	str	r3, [sp, #8]
 8007b6a:	4b09      	ldr	r3, [pc, #36]	; (8007b90 <pow+0x2c0>)
 8007b6c:	9303      	str	r3, [sp, #12]
 8007b6e:	2300      	movs	r3, #0
 8007b70:	930a      	str	r3, [sp, #40]	; 0x28
 8007b72:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007b76:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007b7a:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007b7e:	e7b8      	b.n	8007af2 <pow+0x222>
 8007b80:	a802      	add	r0, sp, #8
 8007b82:	f001 fad2 	bl	800912a <matherr>
 8007b86:	2800      	cmp	r0, #0
 8007b88:	f47f af11 	bne.w	80079ae <pow+0xde>
 8007b8c:	e7b5      	b.n	8007afa <pow+0x22a>
 8007b8e:	bf00      	nop
 8007b90:	080098e5 	.word	0x080098e5
 8007b94:	3ff00000 	.word	0x3ff00000
 8007b98:	fff00000 	.word	0xfff00000
 8007b9c:	3fe00000 	.word	0x3fe00000
 8007ba0:	47efffff 	.word	0x47efffff
 8007ba4:	c7efffff 	.word	0xc7efffff
 8007ba8:	7ff00000 	.word	0x7ff00000
 8007bac:	2000021c 	.word	0x2000021c

08007bb0 <sqrt>:
 8007bb0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007bb4:	ed2d 8b02 	vpush	{d8}
 8007bb8:	b08b      	sub	sp, #44	; 0x2c
 8007bba:	ec55 4b10 	vmov	r4, r5, d0
 8007bbe:	f001 f851 	bl	8008c64 <__ieee754_sqrt>
 8007bc2:	4b26      	ldr	r3, [pc, #152]	; (8007c5c <sqrt+0xac>)
 8007bc4:	eeb0 8a40 	vmov.f32	s16, s0
 8007bc8:	eef0 8a60 	vmov.f32	s17, s1
 8007bcc:	f993 6000 	ldrsb.w	r6, [r3]
 8007bd0:	1c73      	adds	r3, r6, #1
 8007bd2:	d02a      	beq.n	8007c2a <sqrt+0x7a>
 8007bd4:	4622      	mov	r2, r4
 8007bd6:	462b      	mov	r3, r5
 8007bd8:	4620      	mov	r0, r4
 8007bda:	4629      	mov	r1, r5
 8007bdc:	f7f8 ffae 	bl	8000b3c <__aeabi_dcmpun>
 8007be0:	4607      	mov	r7, r0
 8007be2:	bb10      	cbnz	r0, 8007c2a <sqrt+0x7a>
 8007be4:	f04f 0800 	mov.w	r8, #0
 8007be8:	f04f 0900 	mov.w	r9, #0
 8007bec:	4642      	mov	r2, r8
 8007bee:	464b      	mov	r3, r9
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	4629      	mov	r1, r5
 8007bf4:	f7f8 ff7a 	bl	8000aec <__aeabi_dcmplt>
 8007bf8:	b1b8      	cbz	r0, 8007c2a <sqrt+0x7a>
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	4b18      	ldr	r3, [pc, #96]	; (8007c60 <sqrt+0xb0>)
 8007c00:	9301      	str	r3, [sp, #4]
 8007c02:	9708      	str	r7, [sp, #32]
 8007c04:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8007c08:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007c0c:	b9b6      	cbnz	r6, 8007c3c <sqrt+0x8c>
 8007c0e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8007c12:	4668      	mov	r0, sp
 8007c14:	f001 fa89 	bl	800912a <matherr>
 8007c18:	b1d0      	cbz	r0, 8007c50 <sqrt+0xa0>
 8007c1a:	9b08      	ldr	r3, [sp, #32]
 8007c1c:	b11b      	cbz	r3, 8007c26 <sqrt+0x76>
 8007c1e:	f7fd fa3f 	bl	80050a0 <__errno>
 8007c22:	9b08      	ldr	r3, [sp, #32]
 8007c24:	6003      	str	r3, [r0, #0]
 8007c26:	ed9d 8b06 	vldr	d8, [sp, #24]
 8007c2a:	eeb0 0a48 	vmov.f32	s0, s16
 8007c2e:	eef0 0a68 	vmov.f32	s1, s17
 8007c32:	b00b      	add	sp, #44	; 0x2c
 8007c34:	ecbd 8b02 	vpop	{d8}
 8007c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c3c:	4642      	mov	r2, r8
 8007c3e:	464b      	mov	r3, r9
 8007c40:	4640      	mov	r0, r8
 8007c42:	4649      	mov	r1, r9
 8007c44:	f7f8 fe0a 	bl	800085c <__aeabi_ddiv>
 8007c48:	2e02      	cmp	r6, #2
 8007c4a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c4e:	d1e0      	bne.n	8007c12 <sqrt+0x62>
 8007c50:	f7fd fa26 	bl	80050a0 <__errno>
 8007c54:	2321      	movs	r3, #33	; 0x21
 8007c56:	6003      	str	r3, [r0, #0]
 8007c58:	e7df      	b.n	8007c1a <sqrt+0x6a>
 8007c5a:	bf00      	nop
 8007c5c:	2000021c 	.word	0x2000021c
 8007c60:	080098e9 	.word	0x080098e9
 8007c64:	00000000 	.word	0x00000000

08007c68 <__ieee754_asin>:
 8007c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c6c:	ec55 4b10 	vmov	r4, r5, d0
 8007c70:	4bcb      	ldr	r3, [pc, #812]	; (8007fa0 <__ieee754_asin+0x338>)
 8007c72:	b087      	sub	sp, #28
 8007c74:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8007c78:	429f      	cmp	r7, r3
 8007c7a:	9501      	str	r5, [sp, #4]
 8007c7c:	dd31      	ble.n	8007ce2 <__ieee754_asin+0x7a>
 8007c7e:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 8007c82:	ee10 3a10 	vmov	r3, s0
 8007c86:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 8007c8a:	433b      	orrs	r3, r7
 8007c8c:	d117      	bne.n	8007cbe <__ieee754_asin+0x56>
 8007c8e:	a3aa      	add	r3, pc, #680	; (adr r3, 8007f38 <__ieee754_asin+0x2d0>)
 8007c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c94:	ee10 0a10 	vmov	r0, s0
 8007c98:	4629      	mov	r1, r5
 8007c9a:	f7f8 fcb5 	bl	8000608 <__aeabi_dmul>
 8007c9e:	a3a8      	add	r3, pc, #672	; (adr r3, 8007f40 <__ieee754_asin+0x2d8>)
 8007ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca4:	4606      	mov	r6, r0
 8007ca6:	460f      	mov	r7, r1
 8007ca8:	4620      	mov	r0, r4
 8007caa:	4629      	mov	r1, r5
 8007cac:	f7f8 fcac 	bl	8000608 <__aeabi_dmul>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	460b      	mov	r3, r1
 8007cb4:	4630      	mov	r0, r6
 8007cb6:	4639      	mov	r1, r7
 8007cb8:	f7f8 faf0 	bl	800029c <__adddf3>
 8007cbc:	e00a      	b.n	8007cd4 <__ieee754_asin+0x6c>
 8007cbe:	ee10 2a10 	vmov	r2, s0
 8007cc2:	462b      	mov	r3, r5
 8007cc4:	4620      	mov	r0, r4
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	f7f8 fae6 	bl	8000298 <__aeabi_dsub>
 8007ccc:	4602      	mov	r2, r0
 8007cce:	460b      	mov	r3, r1
 8007cd0:	f7f8 fdc4 	bl	800085c <__aeabi_ddiv>
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	460d      	mov	r5, r1
 8007cd8:	ec45 4b10 	vmov	d0, r4, r5
 8007cdc:	b007      	add	sp, #28
 8007cde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ce2:	4bb0      	ldr	r3, [pc, #704]	; (8007fa4 <__ieee754_asin+0x33c>)
 8007ce4:	429f      	cmp	r7, r3
 8007ce6:	dc11      	bgt.n	8007d0c <__ieee754_asin+0xa4>
 8007ce8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 8007cec:	f280 80ae 	bge.w	8007e4c <__ieee754_asin+0x1e4>
 8007cf0:	a395      	add	r3, pc, #596	; (adr r3, 8007f48 <__ieee754_asin+0x2e0>)
 8007cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cf6:	ee10 0a10 	vmov	r0, s0
 8007cfa:	4629      	mov	r1, r5
 8007cfc:	f7f8 face 	bl	800029c <__adddf3>
 8007d00:	2200      	movs	r2, #0
 8007d02:	4ba9      	ldr	r3, [pc, #676]	; (8007fa8 <__ieee754_asin+0x340>)
 8007d04:	f7f8 ff10 	bl	8000b28 <__aeabi_dcmpgt>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	d1e5      	bne.n	8007cd8 <__ieee754_asin+0x70>
 8007d0c:	ec45 4b10 	vmov	d0, r4, r5
 8007d10:	f001 f9fa 	bl	8009108 <fabs>
 8007d14:	2000      	movs	r0, #0
 8007d16:	ec53 2b10 	vmov	r2, r3, d0
 8007d1a:	49a3      	ldr	r1, [pc, #652]	; (8007fa8 <__ieee754_asin+0x340>)
 8007d1c:	f7f8 fabc 	bl	8000298 <__aeabi_dsub>
 8007d20:	2200      	movs	r2, #0
 8007d22:	4ba2      	ldr	r3, [pc, #648]	; (8007fac <__ieee754_asin+0x344>)
 8007d24:	f7f8 fc70 	bl	8000608 <__aeabi_dmul>
 8007d28:	a389      	add	r3, pc, #548	; (adr r3, 8007f50 <__ieee754_asin+0x2e8>)
 8007d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2e:	4604      	mov	r4, r0
 8007d30:	460d      	mov	r5, r1
 8007d32:	f7f8 fc69 	bl	8000608 <__aeabi_dmul>
 8007d36:	a388      	add	r3, pc, #544	; (adr r3, 8007f58 <__ieee754_asin+0x2f0>)
 8007d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d3c:	f7f8 faae 	bl	800029c <__adddf3>
 8007d40:	4622      	mov	r2, r4
 8007d42:	462b      	mov	r3, r5
 8007d44:	f7f8 fc60 	bl	8000608 <__aeabi_dmul>
 8007d48:	a385      	add	r3, pc, #532	; (adr r3, 8007f60 <__ieee754_asin+0x2f8>)
 8007d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d4e:	f7f8 faa3 	bl	8000298 <__aeabi_dsub>
 8007d52:	4622      	mov	r2, r4
 8007d54:	462b      	mov	r3, r5
 8007d56:	f7f8 fc57 	bl	8000608 <__aeabi_dmul>
 8007d5a:	a383      	add	r3, pc, #524	; (adr r3, 8007f68 <__ieee754_asin+0x300>)
 8007d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d60:	f7f8 fa9c 	bl	800029c <__adddf3>
 8007d64:	4622      	mov	r2, r4
 8007d66:	462b      	mov	r3, r5
 8007d68:	f7f8 fc4e 	bl	8000608 <__aeabi_dmul>
 8007d6c:	a380      	add	r3, pc, #512	; (adr r3, 8007f70 <__ieee754_asin+0x308>)
 8007d6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d72:	f7f8 fa91 	bl	8000298 <__aeabi_dsub>
 8007d76:	4622      	mov	r2, r4
 8007d78:	462b      	mov	r3, r5
 8007d7a:	f7f8 fc45 	bl	8000608 <__aeabi_dmul>
 8007d7e:	a37e      	add	r3, pc, #504	; (adr r3, 8007f78 <__ieee754_asin+0x310>)
 8007d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d84:	f7f8 fa8a 	bl	800029c <__adddf3>
 8007d88:	4622      	mov	r2, r4
 8007d8a:	462b      	mov	r3, r5
 8007d8c:	f7f8 fc3c 	bl	8000608 <__aeabi_dmul>
 8007d90:	a37b      	add	r3, pc, #492	; (adr r3, 8007f80 <__ieee754_asin+0x318>)
 8007d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d96:	4680      	mov	r8, r0
 8007d98:	4689      	mov	r9, r1
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	4629      	mov	r1, r5
 8007d9e:	f7f8 fc33 	bl	8000608 <__aeabi_dmul>
 8007da2:	a379      	add	r3, pc, #484	; (adr r3, 8007f88 <__ieee754_asin+0x320>)
 8007da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da8:	f7f8 fa76 	bl	8000298 <__aeabi_dsub>
 8007dac:	4622      	mov	r2, r4
 8007dae:	462b      	mov	r3, r5
 8007db0:	f7f8 fc2a 	bl	8000608 <__aeabi_dmul>
 8007db4:	a376      	add	r3, pc, #472	; (adr r3, 8007f90 <__ieee754_asin+0x328>)
 8007db6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dba:	f7f8 fa6f 	bl	800029c <__adddf3>
 8007dbe:	4622      	mov	r2, r4
 8007dc0:	462b      	mov	r3, r5
 8007dc2:	f7f8 fc21 	bl	8000608 <__aeabi_dmul>
 8007dc6:	a374      	add	r3, pc, #464	; (adr r3, 8007f98 <__ieee754_asin+0x330>)
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	f7f8 fa64 	bl	8000298 <__aeabi_dsub>
 8007dd0:	4622      	mov	r2, r4
 8007dd2:	462b      	mov	r3, r5
 8007dd4:	f7f8 fc18 	bl	8000608 <__aeabi_dmul>
 8007dd8:	4b73      	ldr	r3, [pc, #460]	; (8007fa8 <__ieee754_asin+0x340>)
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f7f8 fa5e 	bl	800029c <__adddf3>
 8007de0:	ec45 4b10 	vmov	d0, r4, r5
 8007de4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007de8:	f000 ff3c 	bl	8008c64 <__ieee754_sqrt>
 8007dec:	4b70      	ldr	r3, [pc, #448]	; (8007fb0 <__ieee754_asin+0x348>)
 8007dee:	429f      	cmp	r7, r3
 8007df0:	ec5b ab10 	vmov	sl, fp, d0
 8007df4:	f340 80de 	ble.w	8007fb4 <__ieee754_asin+0x34c>
 8007df8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007dfc:	4640      	mov	r0, r8
 8007dfe:	4649      	mov	r1, r9
 8007e00:	f7f8 fd2c 	bl	800085c <__aeabi_ddiv>
 8007e04:	4652      	mov	r2, sl
 8007e06:	465b      	mov	r3, fp
 8007e08:	f7f8 fbfe 	bl	8000608 <__aeabi_dmul>
 8007e0c:	4652      	mov	r2, sl
 8007e0e:	465b      	mov	r3, fp
 8007e10:	f7f8 fa44 	bl	800029c <__adddf3>
 8007e14:	4602      	mov	r2, r0
 8007e16:	460b      	mov	r3, r1
 8007e18:	f7f8 fa40 	bl	800029c <__adddf3>
 8007e1c:	a348      	add	r3, pc, #288	; (adr r3, 8007f40 <__ieee754_asin+0x2d8>)
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	f7f8 fa39 	bl	8000298 <__aeabi_dsub>
 8007e26:	4602      	mov	r2, r0
 8007e28:	460b      	mov	r3, r1
 8007e2a:	a143      	add	r1, pc, #268	; (adr r1, 8007f38 <__ieee754_asin+0x2d0>)
 8007e2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e30:	f7f8 fa32 	bl	8000298 <__aeabi_dsub>
 8007e34:	9b01      	ldr	r3, [sp, #4]
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	bfdc      	itt	le
 8007e3a:	4602      	movle	r2, r0
 8007e3c:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 8007e40:	4604      	mov	r4, r0
 8007e42:	460d      	mov	r5, r1
 8007e44:	bfdc      	itt	le
 8007e46:	4614      	movle	r4, r2
 8007e48:	461d      	movle	r5, r3
 8007e4a:	e745      	b.n	8007cd8 <__ieee754_asin+0x70>
 8007e4c:	ee10 2a10 	vmov	r2, s0
 8007e50:	ee10 0a10 	vmov	r0, s0
 8007e54:	462b      	mov	r3, r5
 8007e56:	4629      	mov	r1, r5
 8007e58:	f7f8 fbd6 	bl	8000608 <__aeabi_dmul>
 8007e5c:	a33c      	add	r3, pc, #240	; (adr r3, 8007f50 <__ieee754_asin+0x2e8>)
 8007e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e62:	4606      	mov	r6, r0
 8007e64:	460f      	mov	r7, r1
 8007e66:	f7f8 fbcf 	bl	8000608 <__aeabi_dmul>
 8007e6a:	a33b      	add	r3, pc, #236	; (adr r3, 8007f58 <__ieee754_asin+0x2f0>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f7f8 fa14 	bl	800029c <__adddf3>
 8007e74:	4632      	mov	r2, r6
 8007e76:	463b      	mov	r3, r7
 8007e78:	f7f8 fbc6 	bl	8000608 <__aeabi_dmul>
 8007e7c:	a338      	add	r3, pc, #224	; (adr r3, 8007f60 <__ieee754_asin+0x2f8>)
 8007e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e82:	f7f8 fa09 	bl	8000298 <__aeabi_dsub>
 8007e86:	4632      	mov	r2, r6
 8007e88:	463b      	mov	r3, r7
 8007e8a:	f7f8 fbbd 	bl	8000608 <__aeabi_dmul>
 8007e8e:	a336      	add	r3, pc, #216	; (adr r3, 8007f68 <__ieee754_asin+0x300>)
 8007e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e94:	f7f8 fa02 	bl	800029c <__adddf3>
 8007e98:	4632      	mov	r2, r6
 8007e9a:	463b      	mov	r3, r7
 8007e9c:	f7f8 fbb4 	bl	8000608 <__aeabi_dmul>
 8007ea0:	a333      	add	r3, pc, #204	; (adr r3, 8007f70 <__ieee754_asin+0x308>)
 8007ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ea6:	f7f8 f9f7 	bl	8000298 <__aeabi_dsub>
 8007eaa:	4632      	mov	r2, r6
 8007eac:	463b      	mov	r3, r7
 8007eae:	f7f8 fbab 	bl	8000608 <__aeabi_dmul>
 8007eb2:	a331      	add	r3, pc, #196	; (adr r3, 8007f78 <__ieee754_asin+0x310>)
 8007eb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eb8:	f7f8 f9f0 	bl	800029c <__adddf3>
 8007ebc:	4632      	mov	r2, r6
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	f7f8 fba2 	bl	8000608 <__aeabi_dmul>
 8007ec4:	a32e      	add	r3, pc, #184	; (adr r3, 8007f80 <__ieee754_asin+0x318>)
 8007ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eca:	4680      	mov	r8, r0
 8007ecc:	4689      	mov	r9, r1
 8007ece:	4630      	mov	r0, r6
 8007ed0:	4639      	mov	r1, r7
 8007ed2:	f7f8 fb99 	bl	8000608 <__aeabi_dmul>
 8007ed6:	a32c      	add	r3, pc, #176	; (adr r3, 8007f88 <__ieee754_asin+0x320>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	f7f8 f9dc 	bl	8000298 <__aeabi_dsub>
 8007ee0:	4632      	mov	r2, r6
 8007ee2:	463b      	mov	r3, r7
 8007ee4:	f7f8 fb90 	bl	8000608 <__aeabi_dmul>
 8007ee8:	a329      	add	r3, pc, #164	; (adr r3, 8007f90 <__ieee754_asin+0x328>)
 8007eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eee:	f7f8 f9d5 	bl	800029c <__adddf3>
 8007ef2:	4632      	mov	r2, r6
 8007ef4:	463b      	mov	r3, r7
 8007ef6:	f7f8 fb87 	bl	8000608 <__aeabi_dmul>
 8007efa:	a327      	add	r3, pc, #156	; (adr r3, 8007f98 <__ieee754_asin+0x330>)
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	f7f8 f9ca 	bl	8000298 <__aeabi_dsub>
 8007f04:	4632      	mov	r2, r6
 8007f06:	463b      	mov	r3, r7
 8007f08:	f7f8 fb7e 	bl	8000608 <__aeabi_dmul>
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	4b26      	ldr	r3, [pc, #152]	; (8007fa8 <__ieee754_asin+0x340>)
 8007f10:	f7f8 f9c4 	bl	800029c <__adddf3>
 8007f14:	4602      	mov	r2, r0
 8007f16:	460b      	mov	r3, r1
 8007f18:	4640      	mov	r0, r8
 8007f1a:	4649      	mov	r1, r9
 8007f1c:	f7f8 fc9e 	bl	800085c <__aeabi_ddiv>
 8007f20:	4622      	mov	r2, r4
 8007f22:	462b      	mov	r3, r5
 8007f24:	f7f8 fb70 	bl	8000608 <__aeabi_dmul>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	460b      	mov	r3, r1
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	4629      	mov	r1, r5
 8007f30:	e6c2      	b.n	8007cb8 <__ieee754_asin+0x50>
 8007f32:	bf00      	nop
 8007f34:	f3af 8000 	nop.w
 8007f38:	54442d18 	.word	0x54442d18
 8007f3c:	3ff921fb 	.word	0x3ff921fb
 8007f40:	33145c07 	.word	0x33145c07
 8007f44:	3c91a626 	.word	0x3c91a626
 8007f48:	8800759c 	.word	0x8800759c
 8007f4c:	7e37e43c 	.word	0x7e37e43c
 8007f50:	0dfdf709 	.word	0x0dfdf709
 8007f54:	3f023de1 	.word	0x3f023de1
 8007f58:	7501b288 	.word	0x7501b288
 8007f5c:	3f49efe0 	.word	0x3f49efe0
 8007f60:	b5688f3b 	.word	0xb5688f3b
 8007f64:	3fa48228 	.word	0x3fa48228
 8007f68:	0e884455 	.word	0x0e884455
 8007f6c:	3fc9c155 	.word	0x3fc9c155
 8007f70:	03eb6f7d 	.word	0x03eb6f7d
 8007f74:	3fd4d612 	.word	0x3fd4d612
 8007f78:	55555555 	.word	0x55555555
 8007f7c:	3fc55555 	.word	0x3fc55555
 8007f80:	b12e9282 	.word	0xb12e9282
 8007f84:	3fb3b8c5 	.word	0x3fb3b8c5
 8007f88:	1b8d0159 	.word	0x1b8d0159
 8007f8c:	3fe6066c 	.word	0x3fe6066c
 8007f90:	9c598ac8 	.word	0x9c598ac8
 8007f94:	40002ae5 	.word	0x40002ae5
 8007f98:	1c8a2d4b 	.word	0x1c8a2d4b
 8007f9c:	40033a27 	.word	0x40033a27
 8007fa0:	3fefffff 	.word	0x3fefffff
 8007fa4:	3fdfffff 	.word	0x3fdfffff
 8007fa8:	3ff00000 	.word	0x3ff00000
 8007fac:	3fe00000 	.word	0x3fe00000
 8007fb0:	3fef3332 	.word	0x3fef3332
 8007fb4:	ee10 2a10 	vmov	r2, s0
 8007fb8:	ee10 0a10 	vmov	r0, s0
 8007fbc:	465b      	mov	r3, fp
 8007fbe:	4659      	mov	r1, fp
 8007fc0:	f7f8 f96c 	bl	800029c <__adddf3>
 8007fc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007fc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fcc:	4640      	mov	r0, r8
 8007fce:	4649      	mov	r1, r9
 8007fd0:	f7f8 fc44 	bl	800085c <__aeabi_ddiv>
 8007fd4:	4602      	mov	r2, r0
 8007fd6:	460b      	mov	r3, r1
 8007fd8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fdc:	f7f8 fb14 	bl	8000608 <__aeabi_dmul>
 8007fe0:	2600      	movs	r6, #0
 8007fe2:	4680      	mov	r8, r0
 8007fe4:	4689      	mov	r9, r1
 8007fe6:	4632      	mov	r2, r6
 8007fe8:	465b      	mov	r3, fp
 8007fea:	4630      	mov	r0, r6
 8007fec:	4659      	mov	r1, fp
 8007fee:	f7f8 fb0b 	bl	8000608 <__aeabi_dmul>
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	f7f8 f94d 	bl	8000298 <__aeabi_dsub>
 8007ffe:	4632      	mov	r2, r6
 8008000:	4604      	mov	r4, r0
 8008002:	460d      	mov	r5, r1
 8008004:	465b      	mov	r3, fp
 8008006:	4650      	mov	r0, sl
 8008008:	4659      	mov	r1, fp
 800800a:	f7f8 f947 	bl	800029c <__adddf3>
 800800e:	4602      	mov	r2, r0
 8008010:	460b      	mov	r3, r1
 8008012:	4620      	mov	r0, r4
 8008014:	4629      	mov	r1, r5
 8008016:	f7f8 fc21 	bl	800085c <__aeabi_ddiv>
 800801a:	4602      	mov	r2, r0
 800801c:	460b      	mov	r3, r1
 800801e:	f7f8 f93d 	bl	800029c <__adddf3>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	a114      	add	r1, pc, #80	; (adr r1, 8008078 <__ieee754_asin+0x410>)
 8008028:	e9d1 0100 	ldrd	r0, r1, [r1]
 800802c:	f7f8 f934 	bl	8000298 <__aeabi_dsub>
 8008030:	4602      	mov	r2, r0
 8008032:	460b      	mov	r3, r1
 8008034:	4640      	mov	r0, r8
 8008036:	4649      	mov	r1, r9
 8008038:	f7f8 f92e 	bl	8000298 <__aeabi_dsub>
 800803c:	465f      	mov	r7, fp
 800803e:	4604      	mov	r4, r0
 8008040:	460d      	mov	r5, r1
 8008042:	4632      	mov	r2, r6
 8008044:	465b      	mov	r3, fp
 8008046:	4630      	mov	r0, r6
 8008048:	4639      	mov	r1, r7
 800804a:	f7f8 f927 	bl	800029c <__adddf3>
 800804e:	4602      	mov	r2, r0
 8008050:	460b      	mov	r3, r1
 8008052:	a10b      	add	r1, pc, #44	; (adr r1, 8008080 <__ieee754_asin+0x418>)
 8008054:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008058:	f7f8 f91e 	bl	8000298 <__aeabi_dsub>
 800805c:	4602      	mov	r2, r0
 800805e:	460b      	mov	r3, r1
 8008060:	4620      	mov	r0, r4
 8008062:	4629      	mov	r1, r5
 8008064:	f7f8 f918 	bl	8000298 <__aeabi_dsub>
 8008068:	4602      	mov	r2, r0
 800806a:	460b      	mov	r3, r1
 800806c:	a104      	add	r1, pc, #16	; (adr r1, 8008080 <__ieee754_asin+0x418>)
 800806e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008072:	e6dd      	b.n	8007e30 <__ieee754_asin+0x1c8>
 8008074:	f3af 8000 	nop.w
 8008078:	33145c07 	.word	0x33145c07
 800807c:	3c91a626 	.word	0x3c91a626
 8008080:	54442d18 	.word	0x54442d18
 8008084:	3fe921fb 	.word	0x3fe921fb

08008088 <__ieee754_atan2>:
 8008088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800808c:	ec57 6b11 	vmov	r6, r7, d1
 8008090:	4273      	negs	r3, r6
 8008092:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8008096:	4333      	orrs	r3, r6
 8008098:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8008240 <__ieee754_atan2+0x1b8>
 800809c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80080a0:	4573      	cmp	r3, lr
 80080a2:	ec51 0b10 	vmov	r0, r1, d0
 80080a6:	ee11 8a10 	vmov	r8, s2
 80080aa:	d80a      	bhi.n	80080c2 <__ieee754_atan2+0x3a>
 80080ac:	4244      	negs	r4, r0
 80080ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80080b2:	4304      	orrs	r4, r0
 80080b4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80080b8:	4574      	cmp	r4, lr
 80080ba:	468c      	mov	ip, r1
 80080bc:	ee10 9a10 	vmov	r9, s0
 80080c0:	d907      	bls.n	80080d2 <__ieee754_atan2+0x4a>
 80080c2:	4632      	mov	r2, r6
 80080c4:	463b      	mov	r3, r7
 80080c6:	f7f8 f8e9 	bl	800029c <__adddf3>
 80080ca:	ec41 0b10 	vmov	d0, r0, r1
 80080ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80080d2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 80080d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80080da:	4334      	orrs	r4, r6
 80080dc:	d103      	bne.n	80080e6 <__ieee754_atan2+0x5e>
 80080de:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080e2:	f000 be71 	b.w	8008dc8 <atan>
 80080e6:	17bc      	asrs	r4, r7, #30
 80080e8:	f004 0402 	and.w	r4, r4, #2
 80080ec:	ea53 0909 	orrs.w	r9, r3, r9
 80080f0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80080f4:	d107      	bne.n	8008106 <__ieee754_atan2+0x7e>
 80080f6:	2c02      	cmp	r4, #2
 80080f8:	d073      	beq.n	80081e2 <__ieee754_atan2+0x15a>
 80080fa:	2c03      	cmp	r4, #3
 80080fc:	d1e5      	bne.n	80080ca <__ieee754_atan2+0x42>
 80080fe:	a13e      	add	r1, pc, #248	; (adr r1, 80081f8 <__ieee754_atan2+0x170>)
 8008100:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008104:	e7e1      	b.n	80080ca <__ieee754_atan2+0x42>
 8008106:	ea52 0808 	orrs.w	r8, r2, r8
 800810a:	d106      	bne.n	800811a <__ieee754_atan2+0x92>
 800810c:	f1bc 0f00 	cmp.w	ip, #0
 8008110:	da6b      	bge.n	80081ea <__ieee754_atan2+0x162>
 8008112:	a13b      	add	r1, pc, #236	; (adr r1, 8008200 <__ieee754_atan2+0x178>)
 8008114:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008118:	e7d7      	b.n	80080ca <__ieee754_atan2+0x42>
 800811a:	4572      	cmp	r2, lr
 800811c:	d120      	bne.n	8008160 <__ieee754_atan2+0xd8>
 800811e:	4293      	cmp	r3, r2
 8008120:	d111      	bne.n	8008146 <__ieee754_atan2+0xbe>
 8008122:	2c02      	cmp	r4, #2
 8008124:	d007      	beq.n	8008136 <__ieee754_atan2+0xae>
 8008126:	2c03      	cmp	r4, #3
 8008128:	d009      	beq.n	800813e <__ieee754_atan2+0xb6>
 800812a:	2c01      	cmp	r4, #1
 800812c:	d155      	bne.n	80081da <__ieee754_atan2+0x152>
 800812e:	a136      	add	r1, pc, #216	; (adr r1, 8008208 <__ieee754_atan2+0x180>)
 8008130:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008134:	e7c9      	b.n	80080ca <__ieee754_atan2+0x42>
 8008136:	a136      	add	r1, pc, #216	; (adr r1, 8008210 <__ieee754_atan2+0x188>)
 8008138:	e9d1 0100 	ldrd	r0, r1, [r1]
 800813c:	e7c5      	b.n	80080ca <__ieee754_atan2+0x42>
 800813e:	a136      	add	r1, pc, #216	; (adr r1, 8008218 <__ieee754_atan2+0x190>)
 8008140:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008144:	e7c1      	b.n	80080ca <__ieee754_atan2+0x42>
 8008146:	2c02      	cmp	r4, #2
 8008148:	d04b      	beq.n	80081e2 <__ieee754_atan2+0x15a>
 800814a:	2c03      	cmp	r4, #3
 800814c:	d0d7      	beq.n	80080fe <__ieee754_atan2+0x76>
 800814e:	2c01      	cmp	r4, #1
 8008150:	f04f 0000 	mov.w	r0, #0
 8008154:	d102      	bne.n	800815c <__ieee754_atan2+0xd4>
 8008156:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800815a:	e7b6      	b.n	80080ca <__ieee754_atan2+0x42>
 800815c:	2100      	movs	r1, #0
 800815e:	e7b4      	b.n	80080ca <__ieee754_atan2+0x42>
 8008160:	4573      	cmp	r3, lr
 8008162:	d0d3      	beq.n	800810c <__ieee754_atan2+0x84>
 8008164:	1a9b      	subs	r3, r3, r2
 8008166:	151b      	asrs	r3, r3, #20
 8008168:	2b3c      	cmp	r3, #60	; 0x3c
 800816a:	dc1e      	bgt.n	80081aa <__ieee754_atan2+0x122>
 800816c:	2f00      	cmp	r7, #0
 800816e:	da01      	bge.n	8008174 <__ieee754_atan2+0xec>
 8008170:	333c      	adds	r3, #60	; 0x3c
 8008172:	db1e      	blt.n	80081b2 <__ieee754_atan2+0x12a>
 8008174:	4632      	mov	r2, r6
 8008176:	463b      	mov	r3, r7
 8008178:	f7f8 fb70 	bl	800085c <__aeabi_ddiv>
 800817c:	ec41 0b10 	vmov	d0, r0, r1
 8008180:	f000 ffc2 	bl	8009108 <fabs>
 8008184:	f000 fe20 	bl	8008dc8 <atan>
 8008188:	ec51 0b10 	vmov	r0, r1, d0
 800818c:	2c01      	cmp	r4, #1
 800818e:	d013      	beq.n	80081b8 <__ieee754_atan2+0x130>
 8008190:	2c02      	cmp	r4, #2
 8008192:	d015      	beq.n	80081c0 <__ieee754_atan2+0x138>
 8008194:	2c00      	cmp	r4, #0
 8008196:	d098      	beq.n	80080ca <__ieee754_atan2+0x42>
 8008198:	a321      	add	r3, pc, #132	; (adr r3, 8008220 <__ieee754_atan2+0x198>)
 800819a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800819e:	f7f8 f87b 	bl	8000298 <__aeabi_dsub>
 80081a2:	a321      	add	r3, pc, #132	; (adr r3, 8008228 <__ieee754_atan2+0x1a0>)
 80081a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081a8:	e014      	b.n	80081d4 <__ieee754_atan2+0x14c>
 80081aa:	a121      	add	r1, pc, #132	; (adr r1, 8008230 <__ieee754_atan2+0x1a8>)
 80081ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081b0:	e7ec      	b.n	800818c <__ieee754_atan2+0x104>
 80081b2:	2000      	movs	r0, #0
 80081b4:	2100      	movs	r1, #0
 80081b6:	e7e9      	b.n	800818c <__ieee754_atan2+0x104>
 80081b8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081bc:	4619      	mov	r1, r3
 80081be:	e784      	b.n	80080ca <__ieee754_atan2+0x42>
 80081c0:	a317      	add	r3, pc, #92	; (adr r3, 8008220 <__ieee754_atan2+0x198>)
 80081c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081c6:	f7f8 f867 	bl	8000298 <__aeabi_dsub>
 80081ca:	4602      	mov	r2, r0
 80081cc:	460b      	mov	r3, r1
 80081ce:	a116      	add	r1, pc, #88	; (adr r1, 8008228 <__ieee754_atan2+0x1a0>)
 80081d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081d4:	f7f8 f860 	bl	8000298 <__aeabi_dsub>
 80081d8:	e777      	b.n	80080ca <__ieee754_atan2+0x42>
 80081da:	a117      	add	r1, pc, #92	; (adr r1, 8008238 <__ieee754_atan2+0x1b0>)
 80081dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081e0:	e773      	b.n	80080ca <__ieee754_atan2+0x42>
 80081e2:	a111      	add	r1, pc, #68	; (adr r1, 8008228 <__ieee754_atan2+0x1a0>)
 80081e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081e8:	e76f      	b.n	80080ca <__ieee754_atan2+0x42>
 80081ea:	a111      	add	r1, pc, #68	; (adr r1, 8008230 <__ieee754_atan2+0x1a8>)
 80081ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80081f0:	e76b      	b.n	80080ca <__ieee754_atan2+0x42>
 80081f2:	bf00      	nop
 80081f4:	f3af 8000 	nop.w
 80081f8:	54442d18 	.word	0x54442d18
 80081fc:	c00921fb 	.word	0xc00921fb
 8008200:	54442d18 	.word	0x54442d18
 8008204:	bff921fb 	.word	0xbff921fb
 8008208:	54442d18 	.word	0x54442d18
 800820c:	bfe921fb 	.word	0xbfe921fb
 8008210:	7f3321d2 	.word	0x7f3321d2
 8008214:	4002d97c 	.word	0x4002d97c
 8008218:	7f3321d2 	.word	0x7f3321d2
 800821c:	c002d97c 	.word	0xc002d97c
 8008220:	33145c07 	.word	0x33145c07
 8008224:	3ca1a626 	.word	0x3ca1a626
 8008228:	54442d18 	.word	0x54442d18
 800822c:	400921fb 	.word	0x400921fb
 8008230:	54442d18 	.word	0x54442d18
 8008234:	3ff921fb 	.word	0x3ff921fb
 8008238:	54442d18 	.word	0x54442d18
 800823c:	3fe921fb 	.word	0x3fe921fb
 8008240:	7ff00000 	.word	0x7ff00000
 8008244:	00000000 	.word	0x00000000

08008248 <__ieee754_pow>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	b091      	sub	sp, #68	; 0x44
 800824e:	ed8d 1b00 	vstr	d1, [sp]
 8008252:	e9dd 2900 	ldrd	r2, r9, [sp]
 8008256:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800825a:	ea58 0302 	orrs.w	r3, r8, r2
 800825e:	ec57 6b10 	vmov	r6, r7, d0
 8008262:	f000 84be 	beq.w	8008be2 <__ieee754_pow+0x99a>
 8008266:	4b7a      	ldr	r3, [pc, #488]	; (8008450 <__ieee754_pow+0x208>)
 8008268:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800826c:	429c      	cmp	r4, r3
 800826e:	463d      	mov	r5, r7
 8008270:	ee10 aa10 	vmov	sl, s0
 8008274:	dc09      	bgt.n	800828a <__ieee754_pow+0x42>
 8008276:	d103      	bne.n	8008280 <__ieee754_pow+0x38>
 8008278:	b93e      	cbnz	r6, 800828a <__ieee754_pow+0x42>
 800827a:	45a0      	cmp	r8, r4
 800827c:	dc0d      	bgt.n	800829a <__ieee754_pow+0x52>
 800827e:	e001      	b.n	8008284 <__ieee754_pow+0x3c>
 8008280:	4598      	cmp	r8, r3
 8008282:	dc02      	bgt.n	800828a <__ieee754_pow+0x42>
 8008284:	4598      	cmp	r8, r3
 8008286:	d10e      	bne.n	80082a6 <__ieee754_pow+0x5e>
 8008288:	b16a      	cbz	r2, 80082a6 <__ieee754_pow+0x5e>
 800828a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800828e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8008292:	ea54 030a 	orrs.w	r3, r4, sl
 8008296:	f000 84a4 	beq.w	8008be2 <__ieee754_pow+0x99a>
 800829a:	486e      	ldr	r0, [pc, #440]	; (8008454 <__ieee754_pow+0x20c>)
 800829c:	b011      	add	sp, #68	; 0x44
 800829e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082a2:	f000 bf45 	b.w	8009130 <nan>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	da53      	bge.n	8008352 <__ieee754_pow+0x10a>
 80082aa:	4b6b      	ldr	r3, [pc, #428]	; (8008458 <__ieee754_pow+0x210>)
 80082ac:	4598      	cmp	r8, r3
 80082ae:	dc4d      	bgt.n	800834c <__ieee754_pow+0x104>
 80082b0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80082b4:	4598      	cmp	r8, r3
 80082b6:	dd4c      	ble.n	8008352 <__ieee754_pow+0x10a>
 80082b8:	ea4f 5328 	mov.w	r3, r8, asr #20
 80082bc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80082c0:	2b14      	cmp	r3, #20
 80082c2:	dd26      	ble.n	8008312 <__ieee754_pow+0xca>
 80082c4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80082c8:	fa22 f103 	lsr.w	r1, r2, r3
 80082cc:	fa01 f303 	lsl.w	r3, r1, r3
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d13e      	bne.n	8008352 <__ieee754_pow+0x10a>
 80082d4:	f001 0101 	and.w	r1, r1, #1
 80082d8:	f1c1 0b02 	rsb	fp, r1, #2
 80082dc:	2a00      	cmp	r2, #0
 80082de:	d15b      	bne.n	8008398 <__ieee754_pow+0x150>
 80082e0:	4b5b      	ldr	r3, [pc, #364]	; (8008450 <__ieee754_pow+0x208>)
 80082e2:	4598      	cmp	r8, r3
 80082e4:	d124      	bne.n	8008330 <__ieee754_pow+0xe8>
 80082e6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80082ea:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80082ee:	ea53 030a 	orrs.w	r3, r3, sl
 80082f2:	f000 8476 	beq.w	8008be2 <__ieee754_pow+0x99a>
 80082f6:	4b59      	ldr	r3, [pc, #356]	; (800845c <__ieee754_pow+0x214>)
 80082f8:	429c      	cmp	r4, r3
 80082fa:	dd2d      	ble.n	8008358 <__ieee754_pow+0x110>
 80082fc:	f1b9 0f00 	cmp.w	r9, #0
 8008300:	f280 8473 	bge.w	8008bea <__ieee754_pow+0x9a2>
 8008304:	2000      	movs	r0, #0
 8008306:	2100      	movs	r1, #0
 8008308:	ec41 0b10 	vmov	d0, r0, r1
 800830c:	b011      	add	sp, #68	; 0x44
 800830e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008312:	2a00      	cmp	r2, #0
 8008314:	d13e      	bne.n	8008394 <__ieee754_pow+0x14c>
 8008316:	f1c3 0314 	rsb	r3, r3, #20
 800831a:	fa48 f103 	asr.w	r1, r8, r3
 800831e:	fa01 f303 	lsl.w	r3, r1, r3
 8008322:	4543      	cmp	r3, r8
 8008324:	f040 8469 	bne.w	8008bfa <__ieee754_pow+0x9b2>
 8008328:	f001 0101 	and.w	r1, r1, #1
 800832c:	f1c1 0b02 	rsb	fp, r1, #2
 8008330:	4b4b      	ldr	r3, [pc, #300]	; (8008460 <__ieee754_pow+0x218>)
 8008332:	4598      	cmp	r8, r3
 8008334:	d118      	bne.n	8008368 <__ieee754_pow+0x120>
 8008336:	f1b9 0f00 	cmp.w	r9, #0
 800833a:	f280 845a 	bge.w	8008bf2 <__ieee754_pow+0x9aa>
 800833e:	4948      	ldr	r1, [pc, #288]	; (8008460 <__ieee754_pow+0x218>)
 8008340:	4632      	mov	r2, r6
 8008342:	463b      	mov	r3, r7
 8008344:	2000      	movs	r0, #0
 8008346:	f7f8 fa89 	bl	800085c <__aeabi_ddiv>
 800834a:	e7dd      	b.n	8008308 <__ieee754_pow+0xc0>
 800834c:	f04f 0b02 	mov.w	fp, #2
 8008350:	e7c4      	b.n	80082dc <__ieee754_pow+0x94>
 8008352:	f04f 0b00 	mov.w	fp, #0
 8008356:	e7c1      	b.n	80082dc <__ieee754_pow+0x94>
 8008358:	f1b9 0f00 	cmp.w	r9, #0
 800835c:	dad2      	bge.n	8008304 <__ieee754_pow+0xbc>
 800835e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8008362:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8008366:	e7cf      	b.n	8008308 <__ieee754_pow+0xc0>
 8008368:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800836c:	d106      	bne.n	800837c <__ieee754_pow+0x134>
 800836e:	4632      	mov	r2, r6
 8008370:	463b      	mov	r3, r7
 8008372:	4610      	mov	r0, r2
 8008374:	4619      	mov	r1, r3
 8008376:	f7f8 f947 	bl	8000608 <__aeabi_dmul>
 800837a:	e7c5      	b.n	8008308 <__ieee754_pow+0xc0>
 800837c:	4b39      	ldr	r3, [pc, #228]	; (8008464 <__ieee754_pow+0x21c>)
 800837e:	4599      	cmp	r9, r3
 8008380:	d10a      	bne.n	8008398 <__ieee754_pow+0x150>
 8008382:	2d00      	cmp	r5, #0
 8008384:	db08      	blt.n	8008398 <__ieee754_pow+0x150>
 8008386:	ec47 6b10 	vmov	d0, r6, r7
 800838a:	b011      	add	sp, #68	; 0x44
 800838c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008390:	f000 bc68 	b.w	8008c64 <__ieee754_sqrt>
 8008394:	f04f 0b00 	mov.w	fp, #0
 8008398:	ec47 6b10 	vmov	d0, r6, r7
 800839c:	f000 feb4 	bl	8009108 <fabs>
 80083a0:	ec51 0b10 	vmov	r0, r1, d0
 80083a4:	f1ba 0f00 	cmp.w	sl, #0
 80083a8:	d127      	bne.n	80083fa <__ieee754_pow+0x1b2>
 80083aa:	b124      	cbz	r4, 80083b6 <__ieee754_pow+0x16e>
 80083ac:	4b2c      	ldr	r3, [pc, #176]	; (8008460 <__ieee754_pow+0x218>)
 80083ae:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80083b2:	429a      	cmp	r2, r3
 80083b4:	d121      	bne.n	80083fa <__ieee754_pow+0x1b2>
 80083b6:	f1b9 0f00 	cmp.w	r9, #0
 80083ba:	da05      	bge.n	80083c8 <__ieee754_pow+0x180>
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	2000      	movs	r0, #0
 80083c2:	4927      	ldr	r1, [pc, #156]	; (8008460 <__ieee754_pow+0x218>)
 80083c4:	f7f8 fa4a 	bl	800085c <__aeabi_ddiv>
 80083c8:	2d00      	cmp	r5, #0
 80083ca:	da9d      	bge.n	8008308 <__ieee754_pow+0xc0>
 80083cc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80083d0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80083d4:	ea54 030b 	orrs.w	r3, r4, fp
 80083d8:	d108      	bne.n	80083ec <__ieee754_pow+0x1a4>
 80083da:	4602      	mov	r2, r0
 80083dc:	460b      	mov	r3, r1
 80083de:	4610      	mov	r0, r2
 80083e0:	4619      	mov	r1, r3
 80083e2:	f7f7 ff59 	bl	8000298 <__aeabi_dsub>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	e7ac      	b.n	8008346 <__ieee754_pow+0xfe>
 80083ec:	f1bb 0f01 	cmp.w	fp, #1
 80083f0:	d18a      	bne.n	8008308 <__ieee754_pow+0xc0>
 80083f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80083f6:	4619      	mov	r1, r3
 80083f8:	e786      	b.n	8008308 <__ieee754_pow+0xc0>
 80083fa:	0fed      	lsrs	r5, r5, #31
 80083fc:	1e6b      	subs	r3, r5, #1
 80083fe:	930d      	str	r3, [sp, #52]	; 0x34
 8008400:	ea5b 0303 	orrs.w	r3, fp, r3
 8008404:	d102      	bne.n	800840c <__ieee754_pow+0x1c4>
 8008406:	4632      	mov	r2, r6
 8008408:	463b      	mov	r3, r7
 800840a:	e7e8      	b.n	80083de <__ieee754_pow+0x196>
 800840c:	4b16      	ldr	r3, [pc, #88]	; (8008468 <__ieee754_pow+0x220>)
 800840e:	4598      	cmp	r8, r3
 8008410:	f340 80fe 	ble.w	8008610 <__ieee754_pow+0x3c8>
 8008414:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8008418:	4598      	cmp	r8, r3
 800841a:	dd0a      	ble.n	8008432 <__ieee754_pow+0x1ea>
 800841c:	4b0f      	ldr	r3, [pc, #60]	; (800845c <__ieee754_pow+0x214>)
 800841e:	429c      	cmp	r4, r3
 8008420:	dc0d      	bgt.n	800843e <__ieee754_pow+0x1f6>
 8008422:	f1b9 0f00 	cmp.w	r9, #0
 8008426:	f6bf af6d 	bge.w	8008304 <__ieee754_pow+0xbc>
 800842a:	a307      	add	r3, pc, #28	; (adr r3, 8008448 <__ieee754_pow+0x200>)
 800842c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008430:	e79f      	b.n	8008372 <__ieee754_pow+0x12a>
 8008432:	4b0e      	ldr	r3, [pc, #56]	; (800846c <__ieee754_pow+0x224>)
 8008434:	429c      	cmp	r4, r3
 8008436:	ddf4      	ble.n	8008422 <__ieee754_pow+0x1da>
 8008438:	4b09      	ldr	r3, [pc, #36]	; (8008460 <__ieee754_pow+0x218>)
 800843a:	429c      	cmp	r4, r3
 800843c:	dd18      	ble.n	8008470 <__ieee754_pow+0x228>
 800843e:	f1b9 0f00 	cmp.w	r9, #0
 8008442:	dcf2      	bgt.n	800842a <__ieee754_pow+0x1e2>
 8008444:	e75e      	b.n	8008304 <__ieee754_pow+0xbc>
 8008446:	bf00      	nop
 8008448:	8800759c 	.word	0x8800759c
 800844c:	7e37e43c 	.word	0x7e37e43c
 8008450:	7ff00000 	.word	0x7ff00000
 8008454:	080097c9 	.word	0x080097c9
 8008458:	433fffff 	.word	0x433fffff
 800845c:	3fefffff 	.word	0x3fefffff
 8008460:	3ff00000 	.word	0x3ff00000
 8008464:	3fe00000 	.word	0x3fe00000
 8008468:	41e00000 	.word	0x41e00000
 800846c:	3feffffe 	.word	0x3feffffe
 8008470:	2200      	movs	r2, #0
 8008472:	4b63      	ldr	r3, [pc, #396]	; (8008600 <__ieee754_pow+0x3b8>)
 8008474:	f7f7 ff10 	bl	8000298 <__aeabi_dsub>
 8008478:	a355      	add	r3, pc, #340	; (adr r3, 80085d0 <__ieee754_pow+0x388>)
 800847a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847e:	4604      	mov	r4, r0
 8008480:	460d      	mov	r5, r1
 8008482:	f7f8 f8c1 	bl	8000608 <__aeabi_dmul>
 8008486:	a354      	add	r3, pc, #336	; (adr r3, 80085d8 <__ieee754_pow+0x390>)
 8008488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800848c:	4606      	mov	r6, r0
 800848e:	460f      	mov	r7, r1
 8008490:	4620      	mov	r0, r4
 8008492:	4629      	mov	r1, r5
 8008494:	f7f8 f8b8 	bl	8000608 <__aeabi_dmul>
 8008498:	2200      	movs	r2, #0
 800849a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800849e:	4b59      	ldr	r3, [pc, #356]	; (8008604 <__ieee754_pow+0x3bc>)
 80084a0:	4620      	mov	r0, r4
 80084a2:	4629      	mov	r1, r5
 80084a4:	f7f8 f8b0 	bl	8000608 <__aeabi_dmul>
 80084a8:	4602      	mov	r2, r0
 80084aa:	460b      	mov	r3, r1
 80084ac:	a14c      	add	r1, pc, #304	; (adr r1, 80085e0 <__ieee754_pow+0x398>)
 80084ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084b2:	f7f7 fef1 	bl	8000298 <__aeabi_dsub>
 80084b6:	4622      	mov	r2, r4
 80084b8:	462b      	mov	r3, r5
 80084ba:	f7f8 f8a5 	bl	8000608 <__aeabi_dmul>
 80084be:	4602      	mov	r2, r0
 80084c0:	460b      	mov	r3, r1
 80084c2:	2000      	movs	r0, #0
 80084c4:	4950      	ldr	r1, [pc, #320]	; (8008608 <__ieee754_pow+0x3c0>)
 80084c6:	f7f7 fee7 	bl	8000298 <__aeabi_dsub>
 80084ca:	4622      	mov	r2, r4
 80084cc:	462b      	mov	r3, r5
 80084ce:	4680      	mov	r8, r0
 80084d0:	4689      	mov	r9, r1
 80084d2:	4620      	mov	r0, r4
 80084d4:	4629      	mov	r1, r5
 80084d6:	f7f8 f897 	bl	8000608 <__aeabi_dmul>
 80084da:	4602      	mov	r2, r0
 80084dc:	460b      	mov	r3, r1
 80084de:	4640      	mov	r0, r8
 80084e0:	4649      	mov	r1, r9
 80084e2:	f7f8 f891 	bl	8000608 <__aeabi_dmul>
 80084e6:	a340      	add	r3, pc, #256	; (adr r3, 80085e8 <__ieee754_pow+0x3a0>)
 80084e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084ec:	f7f8 f88c 	bl	8000608 <__aeabi_dmul>
 80084f0:	4602      	mov	r2, r0
 80084f2:	460b      	mov	r3, r1
 80084f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80084f8:	f7f7 fece 	bl	8000298 <__aeabi_dsub>
 80084fc:	4602      	mov	r2, r0
 80084fe:	460b      	mov	r3, r1
 8008500:	4604      	mov	r4, r0
 8008502:	460d      	mov	r5, r1
 8008504:	4630      	mov	r0, r6
 8008506:	4639      	mov	r1, r7
 8008508:	f7f7 fec8 	bl	800029c <__adddf3>
 800850c:	2000      	movs	r0, #0
 800850e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008512:	4632      	mov	r2, r6
 8008514:	463b      	mov	r3, r7
 8008516:	f7f7 febf 	bl	8000298 <__aeabi_dsub>
 800851a:	4602      	mov	r2, r0
 800851c:	460b      	mov	r3, r1
 800851e:	4620      	mov	r0, r4
 8008520:	4629      	mov	r1, r5
 8008522:	f7f7 feb9 	bl	8000298 <__aeabi_dsub>
 8008526:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008528:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800852c:	4313      	orrs	r3, r2
 800852e:	4606      	mov	r6, r0
 8008530:	460f      	mov	r7, r1
 8008532:	f040 81eb 	bne.w	800890c <__ieee754_pow+0x6c4>
 8008536:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80085f0 <__ieee754_pow+0x3a8>
 800853a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800853e:	2400      	movs	r4, #0
 8008540:	4622      	mov	r2, r4
 8008542:	462b      	mov	r3, r5
 8008544:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008548:	ed8d 7b02 	vstr	d7, [sp, #8]
 800854c:	f7f7 fea4 	bl	8000298 <__aeabi_dsub>
 8008550:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008554:	f7f8 f858 	bl	8000608 <__aeabi_dmul>
 8008558:	e9dd 2300 	ldrd	r2, r3, [sp]
 800855c:	4680      	mov	r8, r0
 800855e:	4689      	mov	r9, r1
 8008560:	4630      	mov	r0, r6
 8008562:	4639      	mov	r1, r7
 8008564:	f7f8 f850 	bl	8000608 <__aeabi_dmul>
 8008568:	4602      	mov	r2, r0
 800856a:	460b      	mov	r3, r1
 800856c:	4640      	mov	r0, r8
 800856e:	4649      	mov	r1, r9
 8008570:	f7f7 fe94 	bl	800029c <__adddf3>
 8008574:	4622      	mov	r2, r4
 8008576:	462b      	mov	r3, r5
 8008578:	4680      	mov	r8, r0
 800857a:	4689      	mov	r9, r1
 800857c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008580:	f7f8 f842 	bl	8000608 <__aeabi_dmul>
 8008584:	460b      	mov	r3, r1
 8008586:	4604      	mov	r4, r0
 8008588:	460d      	mov	r5, r1
 800858a:	4602      	mov	r2, r0
 800858c:	4649      	mov	r1, r9
 800858e:	4640      	mov	r0, r8
 8008590:	e9cd 4500 	strd	r4, r5, [sp]
 8008594:	f7f7 fe82 	bl	800029c <__adddf3>
 8008598:	4b1c      	ldr	r3, [pc, #112]	; (800860c <__ieee754_pow+0x3c4>)
 800859a:	4299      	cmp	r1, r3
 800859c:	4606      	mov	r6, r0
 800859e:	460f      	mov	r7, r1
 80085a0:	468b      	mov	fp, r1
 80085a2:	f340 82f7 	ble.w	8008b94 <__ieee754_pow+0x94c>
 80085a6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80085aa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80085ae:	4303      	orrs	r3, r0
 80085b0:	f000 81ea 	beq.w	8008988 <__ieee754_pow+0x740>
 80085b4:	a310      	add	r3, pc, #64	; (adr r3, 80085f8 <__ieee754_pow+0x3b0>)
 80085b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80085be:	f7f8 f823 	bl	8000608 <__aeabi_dmul>
 80085c2:	a30d      	add	r3, pc, #52	; (adr r3, 80085f8 <__ieee754_pow+0x3b0>)
 80085c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085c8:	e6d5      	b.n	8008376 <__ieee754_pow+0x12e>
 80085ca:	bf00      	nop
 80085cc:	f3af 8000 	nop.w
 80085d0:	60000000 	.word	0x60000000
 80085d4:	3ff71547 	.word	0x3ff71547
 80085d8:	f85ddf44 	.word	0xf85ddf44
 80085dc:	3e54ae0b 	.word	0x3e54ae0b
 80085e0:	55555555 	.word	0x55555555
 80085e4:	3fd55555 	.word	0x3fd55555
 80085e8:	652b82fe 	.word	0x652b82fe
 80085ec:	3ff71547 	.word	0x3ff71547
 80085f0:	00000000 	.word	0x00000000
 80085f4:	bff00000 	.word	0xbff00000
 80085f8:	8800759c 	.word	0x8800759c
 80085fc:	7e37e43c 	.word	0x7e37e43c
 8008600:	3ff00000 	.word	0x3ff00000
 8008604:	3fd00000 	.word	0x3fd00000
 8008608:	3fe00000 	.word	0x3fe00000
 800860c:	408fffff 	.word	0x408fffff
 8008610:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008614:	f04f 0200 	mov.w	r2, #0
 8008618:	da05      	bge.n	8008626 <__ieee754_pow+0x3de>
 800861a:	4bd3      	ldr	r3, [pc, #844]	; (8008968 <__ieee754_pow+0x720>)
 800861c:	f7f7 fff4 	bl	8000608 <__aeabi_dmul>
 8008620:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8008624:	460c      	mov	r4, r1
 8008626:	1523      	asrs	r3, r4, #20
 8008628:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800862c:	4413      	add	r3, r2
 800862e:	9309      	str	r3, [sp, #36]	; 0x24
 8008630:	4bce      	ldr	r3, [pc, #824]	; (800896c <__ieee754_pow+0x724>)
 8008632:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8008636:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800863a:	429c      	cmp	r4, r3
 800863c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8008640:	dd08      	ble.n	8008654 <__ieee754_pow+0x40c>
 8008642:	4bcb      	ldr	r3, [pc, #812]	; (8008970 <__ieee754_pow+0x728>)
 8008644:	429c      	cmp	r4, r3
 8008646:	f340 815e 	ble.w	8008906 <__ieee754_pow+0x6be>
 800864a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800864c:	3301      	adds	r3, #1
 800864e:	9309      	str	r3, [sp, #36]	; 0x24
 8008650:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8008654:	f04f 0a00 	mov.w	sl, #0
 8008658:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800865c:	930c      	str	r3, [sp, #48]	; 0x30
 800865e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008660:	4bc4      	ldr	r3, [pc, #784]	; (8008974 <__ieee754_pow+0x72c>)
 8008662:	4413      	add	r3, r2
 8008664:	ed93 7b00 	vldr	d7, [r3]
 8008668:	4629      	mov	r1, r5
 800866a:	ec53 2b17 	vmov	r2, r3, d7
 800866e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008672:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8008676:	f7f7 fe0f 	bl	8000298 <__aeabi_dsub>
 800867a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800867e:	4606      	mov	r6, r0
 8008680:	460f      	mov	r7, r1
 8008682:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008686:	f7f7 fe09 	bl	800029c <__adddf3>
 800868a:	4602      	mov	r2, r0
 800868c:	460b      	mov	r3, r1
 800868e:	2000      	movs	r0, #0
 8008690:	49b9      	ldr	r1, [pc, #740]	; (8008978 <__ieee754_pow+0x730>)
 8008692:	f7f8 f8e3 	bl	800085c <__aeabi_ddiv>
 8008696:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800869a:	4602      	mov	r2, r0
 800869c:	460b      	mov	r3, r1
 800869e:	4630      	mov	r0, r6
 80086a0:	4639      	mov	r1, r7
 80086a2:	f7f7 ffb1 	bl	8000608 <__aeabi_dmul>
 80086a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086aa:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80086ae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80086b2:	2300      	movs	r3, #0
 80086b4:	9302      	str	r3, [sp, #8]
 80086b6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80086ba:	106d      	asrs	r5, r5, #1
 80086bc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80086c0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80086c4:	2200      	movs	r2, #0
 80086c6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80086ca:	4640      	mov	r0, r8
 80086cc:	4649      	mov	r1, r9
 80086ce:	4614      	mov	r4, r2
 80086d0:	461d      	mov	r5, r3
 80086d2:	f7f7 ff99 	bl	8000608 <__aeabi_dmul>
 80086d6:	4602      	mov	r2, r0
 80086d8:	460b      	mov	r3, r1
 80086da:	4630      	mov	r0, r6
 80086dc:	4639      	mov	r1, r7
 80086de:	f7f7 fddb 	bl	8000298 <__aeabi_dsub>
 80086e2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80086e6:	4606      	mov	r6, r0
 80086e8:	460f      	mov	r7, r1
 80086ea:	4620      	mov	r0, r4
 80086ec:	4629      	mov	r1, r5
 80086ee:	f7f7 fdd3 	bl	8000298 <__aeabi_dsub>
 80086f2:	4602      	mov	r2, r0
 80086f4:	460b      	mov	r3, r1
 80086f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80086fa:	f7f7 fdcd 	bl	8000298 <__aeabi_dsub>
 80086fe:	4642      	mov	r2, r8
 8008700:	464b      	mov	r3, r9
 8008702:	f7f7 ff81 	bl	8000608 <__aeabi_dmul>
 8008706:	4602      	mov	r2, r0
 8008708:	460b      	mov	r3, r1
 800870a:	4630      	mov	r0, r6
 800870c:	4639      	mov	r1, r7
 800870e:	f7f7 fdc3 	bl	8000298 <__aeabi_dsub>
 8008712:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008716:	f7f7 ff77 	bl	8000608 <__aeabi_dmul>
 800871a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800871e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008722:	4610      	mov	r0, r2
 8008724:	4619      	mov	r1, r3
 8008726:	f7f7 ff6f 	bl	8000608 <__aeabi_dmul>
 800872a:	a37b      	add	r3, pc, #492	; (adr r3, 8008918 <__ieee754_pow+0x6d0>)
 800872c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008730:	4604      	mov	r4, r0
 8008732:	460d      	mov	r5, r1
 8008734:	f7f7 ff68 	bl	8000608 <__aeabi_dmul>
 8008738:	a379      	add	r3, pc, #484	; (adr r3, 8008920 <__ieee754_pow+0x6d8>)
 800873a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800873e:	f7f7 fdad 	bl	800029c <__adddf3>
 8008742:	4622      	mov	r2, r4
 8008744:	462b      	mov	r3, r5
 8008746:	f7f7 ff5f 	bl	8000608 <__aeabi_dmul>
 800874a:	a377      	add	r3, pc, #476	; (adr r3, 8008928 <__ieee754_pow+0x6e0>)
 800874c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008750:	f7f7 fda4 	bl	800029c <__adddf3>
 8008754:	4622      	mov	r2, r4
 8008756:	462b      	mov	r3, r5
 8008758:	f7f7 ff56 	bl	8000608 <__aeabi_dmul>
 800875c:	a374      	add	r3, pc, #464	; (adr r3, 8008930 <__ieee754_pow+0x6e8>)
 800875e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008762:	f7f7 fd9b 	bl	800029c <__adddf3>
 8008766:	4622      	mov	r2, r4
 8008768:	462b      	mov	r3, r5
 800876a:	f7f7 ff4d 	bl	8000608 <__aeabi_dmul>
 800876e:	a372      	add	r3, pc, #456	; (adr r3, 8008938 <__ieee754_pow+0x6f0>)
 8008770:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008774:	f7f7 fd92 	bl	800029c <__adddf3>
 8008778:	4622      	mov	r2, r4
 800877a:	462b      	mov	r3, r5
 800877c:	f7f7 ff44 	bl	8000608 <__aeabi_dmul>
 8008780:	a36f      	add	r3, pc, #444	; (adr r3, 8008940 <__ieee754_pow+0x6f8>)
 8008782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008786:	f7f7 fd89 	bl	800029c <__adddf3>
 800878a:	4622      	mov	r2, r4
 800878c:	4606      	mov	r6, r0
 800878e:	460f      	mov	r7, r1
 8008790:	462b      	mov	r3, r5
 8008792:	4620      	mov	r0, r4
 8008794:	4629      	mov	r1, r5
 8008796:	f7f7 ff37 	bl	8000608 <__aeabi_dmul>
 800879a:	4602      	mov	r2, r0
 800879c:	460b      	mov	r3, r1
 800879e:	4630      	mov	r0, r6
 80087a0:	4639      	mov	r1, r7
 80087a2:	f7f7 ff31 	bl	8000608 <__aeabi_dmul>
 80087a6:	4642      	mov	r2, r8
 80087a8:	4604      	mov	r4, r0
 80087aa:	460d      	mov	r5, r1
 80087ac:	464b      	mov	r3, r9
 80087ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80087b2:	f7f7 fd73 	bl	800029c <__adddf3>
 80087b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80087ba:	f7f7 ff25 	bl	8000608 <__aeabi_dmul>
 80087be:	4622      	mov	r2, r4
 80087c0:	462b      	mov	r3, r5
 80087c2:	f7f7 fd6b 	bl	800029c <__adddf3>
 80087c6:	4642      	mov	r2, r8
 80087c8:	4606      	mov	r6, r0
 80087ca:	460f      	mov	r7, r1
 80087cc:	464b      	mov	r3, r9
 80087ce:	4640      	mov	r0, r8
 80087d0:	4649      	mov	r1, r9
 80087d2:	f7f7 ff19 	bl	8000608 <__aeabi_dmul>
 80087d6:	2200      	movs	r2, #0
 80087d8:	4b68      	ldr	r3, [pc, #416]	; (800897c <__ieee754_pow+0x734>)
 80087da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80087de:	f7f7 fd5d 	bl	800029c <__adddf3>
 80087e2:	4632      	mov	r2, r6
 80087e4:	463b      	mov	r3, r7
 80087e6:	f7f7 fd59 	bl	800029c <__adddf3>
 80087ea:	9802      	ldr	r0, [sp, #8]
 80087ec:	460d      	mov	r5, r1
 80087ee:	4604      	mov	r4, r0
 80087f0:	4602      	mov	r2, r0
 80087f2:	460b      	mov	r3, r1
 80087f4:	4640      	mov	r0, r8
 80087f6:	4649      	mov	r1, r9
 80087f8:	f7f7 ff06 	bl	8000608 <__aeabi_dmul>
 80087fc:	2200      	movs	r2, #0
 80087fe:	4680      	mov	r8, r0
 8008800:	4689      	mov	r9, r1
 8008802:	4b5e      	ldr	r3, [pc, #376]	; (800897c <__ieee754_pow+0x734>)
 8008804:	4620      	mov	r0, r4
 8008806:	4629      	mov	r1, r5
 8008808:	f7f7 fd46 	bl	8000298 <__aeabi_dsub>
 800880c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008810:	f7f7 fd42 	bl	8000298 <__aeabi_dsub>
 8008814:	4602      	mov	r2, r0
 8008816:	460b      	mov	r3, r1
 8008818:	4630      	mov	r0, r6
 800881a:	4639      	mov	r1, r7
 800881c:	f7f7 fd3c 	bl	8000298 <__aeabi_dsub>
 8008820:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008824:	f7f7 fef0 	bl	8000608 <__aeabi_dmul>
 8008828:	4622      	mov	r2, r4
 800882a:	4606      	mov	r6, r0
 800882c:	460f      	mov	r7, r1
 800882e:	462b      	mov	r3, r5
 8008830:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008834:	f7f7 fee8 	bl	8000608 <__aeabi_dmul>
 8008838:	4602      	mov	r2, r0
 800883a:	460b      	mov	r3, r1
 800883c:	4630      	mov	r0, r6
 800883e:	4639      	mov	r1, r7
 8008840:	f7f7 fd2c 	bl	800029c <__adddf3>
 8008844:	4606      	mov	r6, r0
 8008846:	460f      	mov	r7, r1
 8008848:	4602      	mov	r2, r0
 800884a:	460b      	mov	r3, r1
 800884c:	4640      	mov	r0, r8
 800884e:	4649      	mov	r1, r9
 8008850:	f7f7 fd24 	bl	800029c <__adddf3>
 8008854:	9802      	ldr	r0, [sp, #8]
 8008856:	a33c      	add	r3, pc, #240	; (adr r3, 8008948 <__ieee754_pow+0x700>)
 8008858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800885c:	4604      	mov	r4, r0
 800885e:	460d      	mov	r5, r1
 8008860:	f7f7 fed2 	bl	8000608 <__aeabi_dmul>
 8008864:	4642      	mov	r2, r8
 8008866:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800886a:	464b      	mov	r3, r9
 800886c:	4620      	mov	r0, r4
 800886e:	4629      	mov	r1, r5
 8008870:	f7f7 fd12 	bl	8000298 <__aeabi_dsub>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	4630      	mov	r0, r6
 800887a:	4639      	mov	r1, r7
 800887c:	f7f7 fd0c 	bl	8000298 <__aeabi_dsub>
 8008880:	a333      	add	r3, pc, #204	; (adr r3, 8008950 <__ieee754_pow+0x708>)
 8008882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008886:	f7f7 febf 	bl	8000608 <__aeabi_dmul>
 800888a:	a333      	add	r3, pc, #204	; (adr r3, 8008958 <__ieee754_pow+0x710>)
 800888c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008890:	4606      	mov	r6, r0
 8008892:	460f      	mov	r7, r1
 8008894:	4620      	mov	r0, r4
 8008896:	4629      	mov	r1, r5
 8008898:	f7f7 feb6 	bl	8000608 <__aeabi_dmul>
 800889c:	4602      	mov	r2, r0
 800889e:	460b      	mov	r3, r1
 80088a0:	4630      	mov	r0, r6
 80088a2:	4639      	mov	r1, r7
 80088a4:	f7f7 fcfa 	bl	800029c <__adddf3>
 80088a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088aa:	4b35      	ldr	r3, [pc, #212]	; (8008980 <__ieee754_pow+0x738>)
 80088ac:	4413      	add	r3, r2
 80088ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b2:	f7f7 fcf3 	bl	800029c <__adddf3>
 80088b6:	4604      	mov	r4, r0
 80088b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80088ba:	460d      	mov	r5, r1
 80088bc:	f7f7 fe3a 	bl	8000534 <__aeabi_i2d>
 80088c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80088c2:	4b30      	ldr	r3, [pc, #192]	; (8008984 <__ieee754_pow+0x73c>)
 80088c4:	4413      	add	r3, r2
 80088c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80088ca:	4606      	mov	r6, r0
 80088cc:	460f      	mov	r7, r1
 80088ce:	4622      	mov	r2, r4
 80088d0:	462b      	mov	r3, r5
 80088d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80088d6:	f7f7 fce1 	bl	800029c <__adddf3>
 80088da:	4642      	mov	r2, r8
 80088dc:	464b      	mov	r3, r9
 80088de:	f7f7 fcdd 	bl	800029c <__adddf3>
 80088e2:	4632      	mov	r2, r6
 80088e4:	463b      	mov	r3, r7
 80088e6:	f7f7 fcd9 	bl	800029c <__adddf3>
 80088ea:	9802      	ldr	r0, [sp, #8]
 80088ec:	4632      	mov	r2, r6
 80088ee:	463b      	mov	r3, r7
 80088f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80088f4:	f7f7 fcd0 	bl	8000298 <__aeabi_dsub>
 80088f8:	4642      	mov	r2, r8
 80088fa:	464b      	mov	r3, r9
 80088fc:	f7f7 fccc 	bl	8000298 <__aeabi_dsub>
 8008900:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008904:	e607      	b.n	8008516 <__ieee754_pow+0x2ce>
 8008906:	f04f 0a01 	mov.w	sl, #1
 800890a:	e6a5      	b.n	8008658 <__ieee754_pow+0x410>
 800890c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8008960 <__ieee754_pow+0x718>
 8008910:	e613      	b.n	800853a <__ieee754_pow+0x2f2>
 8008912:	bf00      	nop
 8008914:	f3af 8000 	nop.w
 8008918:	4a454eef 	.word	0x4a454eef
 800891c:	3fca7e28 	.word	0x3fca7e28
 8008920:	93c9db65 	.word	0x93c9db65
 8008924:	3fcd864a 	.word	0x3fcd864a
 8008928:	a91d4101 	.word	0xa91d4101
 800892c:	3fd17460 	.word	0x3fd17460
 8008930:	518f264d 	.word	0x518f264d
 8008934:	3fd55555 	.word	0x3fd55555
 8008938:	db6fabff 	.word	0xdb6fabff
 800893c:	3fdb6db6 	.word	0x3fdb6db6
 8008940:	33333303 	.word	0x33333303
 8008944:	3fe33333 	.word	0x3fe33333
 8008948:	e0000000 	.word	0xe0000000
 800894c:	3feec709 	.word	0x3feec709
 8008950:	dc3a03fd 	.word	0xdc3a03fd
 8008954:	3feec709 	.word	0x3feec709
 8008958:	145b01f5 	.word	0x145b01f5
 800895c:	be3e2fe0 	.word	0xbe3e2fe0
 8008960:	00000000 	.word	0x00000000
 8008964:	3ff00000 	.word	0x3ff00000
 8008968:	43400000 	.word	0x43400000
 800896c:	0003988e 	.word	0x0003988e
 8008970:	000bb679 	.word	0x000bb679
 8008974:	080098f0 	.word	0x080098f0
 8008978:	3ff00000 	.word	0x3ff00000
 800897c:	40080000 	.word	0x40080000
 8008980:	08009910 	.word	0x08009910
 8008984:	08009900 	.word	0x08009900
 8008988:	a3b4      	add	r3, pc, #720	; (adr r3, 8008c5c <__ieee754_pow+0xa14>)
 800898a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898e:	4640      	mov	r0, r8
 8008990:	4649      	mov	r1, r9
 8008992:	f7f7 fc83 	bl	800029c <__adddf3>
 8008996:	4622      	mov	r2, r4
 8008998:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800899c:	462b      	mov	r3, r5
 800899e:	4630      	mov	r0, r6
 80089a0:	4639      	mov	r1, r7
 80089a2:	f7f7 fc79 	bl	8000298 <__aeabi_dsub>
 80089a6:	4602      	mov	r2, r0
 80089a8:	460b      	mov	r3, r1
 80089aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80089ae:	f7f8 f8bb 	bl	8000b28 <__aeabi_dcmpgt>
 80089b2:	2800      	cmp	r0, #0
 80089b4:	f47f adfe 	bne.w	80085b4 <__ieee754_pow+0x36c>
 80089b8:	4aa3      	ldr	r2, [pc, #652]	; (8008c48 <__ieee754_pow+0xa00>)
 80089ba:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80089be:	4293      	cmp	r3, r2
 80089c0:	f340 810a 	ble.w	8008bd8 <__ieee754_pow+0x990>
 80089c4:	151b      	asrs	r3, r3, #20
 80089c6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80089ca:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80089ce:	fa4a f303 	asr.w	r3, sl, r3
 80089d2:	445b      	add	r3, fp
 80089d4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 80089d8:	4e9c      	ldr	r6, [pc, #624]	; (8008c4c <__ieee754_pow+0xa04>)
 80089da:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80089de:	4116      	asrs	r6, r2
 80089e0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 80089e4:	2000      	movs	r0, #0
 80089e6:	ea23 0106 	bic.w	r1, r3, r6
 80089ea:	f1c2 0214 	rsb	r2, r2, #20
 80089ee:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80089f2:	fa4a fa02 	asr.w	sl, sl, r2
 80089f6:	f1bb 0f00 	cmp.w	fp, #0
 80089fa:	4602      	mov	r2, r0
 80089fc:	460b      	mov	r3, r1
 80089fe:	4620      	mov	r0, r4
 8008a00:	4629      	mov	r1, r5
 8008a02:	bfb8      	it	lt
 8008a04:	f1ca 0a00 	rsblt	sl, sl, #0
 8008a08:	f7f7 fc46 	bl	8000298 <__aeabi_dsub>
 8008a0c:	e9cd 0100 	strd	r0, r1, [sp]
 8008a10:	4642      	mov	r2, r8
 8008a12:	464b      	mov	r3, r9
 8008a14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008a18:	f7f7 fc40 	bl	800029c <__adddf3>
 8008a1c:	2000      	movs	r0, #0
 8008a1e:	a378      	add	r3, pc, #480	; (adr r3, 8008c00 <__ieee754_pow+0x9b8>)
 8008a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a24:	4604      	mov	r4, r0
 8008a26:	460d      	mov	r5, r1
 8008a28:	f7f7 fdee 	bl	8000608 <__aeabi_dmul>
 8008a2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008a30:	4606      	mov	r6, r0
 8008a32:	460f      	mov	r7, r1
 8008a34:	4620      	mov	r0, r4
 8008a36:	4629      	mov	r1, r5
 8008a38:	f7f7 fc2e 	bl	8000298 <__aeabi_dsub>
 8008a3c:	4602      	mov	r2, r0
 8008a3e:	460b      	mov	r3, r1
 8008a40:	4640      	mov	r0, r8
 8008a42:	4649      	mov	r1, r9
 8008a44:	f7f7 fc28 	bl	8000298 <__aeabi_dsub>
 8008a48:	a36f      	add	r3, pc, #444	; (adr r3, 8008c08 <__ieee754_pow+0x9c0>)
 8008a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a4e:	f7f7 fddb 	bl	8000608 <__aeabi_dmul>
 8008a52:	a36f      	add	r3, pc, #444	; (adr r3, 8008c10 <__ieee754_pow+0x9c8>)
 8008a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a58:	4680      	mov	r8, r0
 8008a5a:	4689      	mov	r9, r1
 8008a5c:	4620      	mov	r0, r4
 8008a5e:	4629      	mov	r1, r5
 8008a60:	f7f7 fdd2 	bl	8000608 <__aeabi_dmul>
 8008a64:	4602      	mov	r2, r0
 8008a66:	460b      	mov	r3, r1
 8008a68:	4640      	mov	r0, r8
 8008a6a:	4649      	mov	r1, r9
 8008a6c:	f7f7 fc16 	bl	800029c <__adddf3>
 8008a70:	4604      	mov	r4, r0
 8008a72:	460d      	mov	r5, r1
 8008a74:	4602      	mov	r2, r0
 8008a76:	460b      	mov	r3, r1
 8008a78:	4630      	mov	r0, r6
 8008a7a:	4639      	mov	r1, r7
 8008a7c:	f7f7 fc0e 	bl	800029c <__adddf3>
 8008a80:	4632      	mov	r2, r6
 8008a82:	463b      	mov	r3, r7
 8008a84:	4680      	mov	r8, r0
 8008a86:	4689      	mov	r9, r1
 8008a88:	f7f7 fc06 	bl	8000298 <__aeabi_dsub>
 8008a8c:	4602      	mov	r2, r0
 8008a8e:	460b      	mov	r3, r1
 8008a90:	4620      	mov	r0, r4
 8008a92:	4629      	mov	r1, r5
 8008a94:	f7f7 fc00 	bl	8000298 <__aeabi_dsub>
 8008a98:	4642      	mov	r2, r8
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	460f      	mov	r7, r1
 8008a9e:	464b      	mov	r3, r9
 8008aa0:	4640      	mov	r0, r8
 8008aa2:	4649      	mov	r1, r9
 8008aa4:	f7f7 fdb0 	bl	8000608 <__aeabi_dmul>
 8008aa8:	a35b      	add	r3, pc, #364	; (adr r3, 8008c18 <__ieee754_pow+0x9d0>)
 8008aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aae:	4604      	mov	r4, r0
 8008ab0:	460d      	mov	r5, r1
 8008ab2:	f7f7 fda9 	bl	8000608 <__aeabi_dmul>
 8008ab6:	a35a      	add	r3, pc, #360	; (adr r3, 8008c20 <__ieee754_pow+0x9d8>)
 8008ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008abc:	f7f7 fbec 	bl	8000298 <__aeabi_dsub>
 8008ac0:	4622      	mov	r2, r4
 8008ac2:	462b      	mov	r3, r5
 8008ac4:	f7f7 fda0 	bl	8000608 <__aeabi_dmul>
 8008ac8:	a357      	add	r3, pc, #348	; (adr r3, 8008c28 <__ieee754_pow+0x9e0>)
 8008aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ace:	f7f7 fbe5 	bl	800029c <__adddf3>
 8008ad2:	4622      	mov	r2, r4
 8008ad4:	462b      	mov	r3, r5
 8008ad6:	f7f7 fd97 	bl	8000608 <__aeabi_dmul>
 8008ada:	a355      	add	r3, pc, #340	; (adr r3, 8008c30 <__ieee754_pow+0x9e8>)
 8008adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ae0:	f7f7 fbda 	bl	8000298 <__aeabi_dsub>
 8008ae4:	4622      	mov	r2, r4
 8008ae6:	462b      	mov	r3, r5
 8008ae8:	f7f7 fd8e 	bl	8000608 <__aeabi_dmul>
 8008aec:	a352      	add	r3, pc, #328	; (adr r3, 8008c38 <__ieee754_pow+0x9f0>)
 8008aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008af2:	f7f7 fbd3 	bl	800029c <__adddf3>
 8008af6:	4622      	mov	r2, r4
 8008af8:	462b      	mov	r3, r5
 8008afa:	f7f7 fd85 	bl	8000608 <__aeabi_dmul>
 8008afe:	4602      	mov	r2, r0
 8008b00:	460b      	mov	r3, r1
 8008b02:	4640      	mov	r0, r8
 8008b04:	4649      	mov	r1, r9
 8008b06:	f7f7 fbc7 	bl	8000298 <__aeabi_dsub>
 8008b0a:	4604      	mov	r4, r0
 8008b0c:	460d      	mov	r5, r1
 8008b0e:	4602      	mov	r2, r0
 8008b10:	460b      	mov	r3, r1
 8008b12:	4640      	mov	r0, r8
 8008b14:	4649      	mov	r1, r9
 8008b16:	f7f7 fd77 	bl	8000608 <__aeabi_dmul>
 8008b1a:	2200      	movs	r2, #0
 8008b1c:	e9cd 0100 	strd	r0, r1, [sp]
 8008b20:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008b24:	4620      	mov	r0, r4
 8008b26:	4629      	mov	r1, r5
 8008b28:	f7f7 fbb6 	bl	8000298 <__aeabi_dsub>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	460b      	mov	r3, r1
 8008b30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008b34:	f7f7 fe92 	bl	800085c <__aeabi_ddiv>
 8008b38:	4632      	mov	r2, r6
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	460d      	mov	r5, r1
 8008b3e:	463b      	mov	r3, r7
 8008b40:	4640      	mov	r0, r8
 8008b42:	4649      	mov	r1, r9
 8008b44:	f7f7 fd60 	bl	8000608 <__aeabi_dmul>
 8008b48:	4632      	mov	r2, r6
 8008b4a:	463b      	mov	r3, r7
 8008b4c:	f7f7 fba6 	bl	800029c <__adddf3>
 8008b50:	4602      	mov	r2, r0
 8008b52:	460b      	mov	r3, r1
 8008b54:	4620      	mov	r0, r4
 8008b56:	4629      	mov	r1, r5
 8008b58:	f7f7 fb9e 	bl	8000298 <__aeabi_dsub>
 8008b5c:	4642      	mov	r2, r8
 8008b5e:	464b      	mov	r3, r9
 8008b60:	f7f7 fb9a 	bl	8000298 <__aeabi_dsub>
 8008b64:	4602      	mov	r2, r0
 8008b66:	460b      	mov	r3, r1
 8008b68:	2000      	movs	r0, #0
 8008b6a:	4939      	ldr	r1, [pc, #228]	; (8008c50 <__ieee754_pow+0xa08>)
 8008b6c:	f7f7 fb94 	bl	8000298 <__aeabi_dsub>
 8008b70:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8008b74:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8008b78:	4602      	mov	r2, r0
 8008b7a:	460b      	mov	r3, r1
 8008b7c:	da2f      	bge.n	8008bde <__ieee754_pow+0x996>
 8008b7e:	4650      	mov	r0, sl
 8008b80:	ec43 2b10 	vmov	d0, r2, r3
 8008b84:	f000 fb60 	bl	8009248 <scalbn>
 8008b88:	ec51 0b10 	vmov	r0, r1, d0
 8008b8c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008b90:	f7ff bbf1 	b.w	8008376 <__ieee754_pow+0x12e>
 8008b94:	4b2f      	ldr	r3, [pc, #188]	; (8008c54 <__ieee754_pow+0xa0c>)
 8008b96:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8008b9a:	429e      	cmp	r6, r3
 8008b9c:	f77f af0c 	ble.w	80089b8 <__ieee754_pow+0x770>
 8008ba0:	4b2d      	ldr	r3, [pc, #180]	; (8008c58 <__ieee754_pow+0xa10>)
 8008ba2:	440b      	add	r3, r1
 8008ba4:	4303      	orrs	r3, r0
 8008ba6:	d00b      	beq.n	8008bc0 <__ieee754_pow+0x978>
 8008ba8:	a325      	add	r3, pc, #148	; (adr r3, 8008c40 <__ieee754_pow+0x9f8>)
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008bb2:	f7f7 fd29 	bl	8000608 <__aeabi_dmul>
 8008bb6:	a322      	add	r3, pc, #136	; (adr r3, 8008c40 <__ieee754_pow+0x9f8>)
 8008bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bbc:	f7ff bbdb 	b.w	8008376 <__ieee754_pow+0x12e>
 8008bc0:	4622      	mov	r2, r4
 8008bc2:	462b      	mov	r3, r5
 8008bc4:	f7f7 fb68 	bl	8000298 <__aeabi_dsub>
 8008bc8:	4642      	mov	r2, r8
 8008bca:	464b      	mov	r3, r9
 8008bcc:	f7f7 ffa2 	bl	8000b14 <__aeabi_dcmpge>
 8008bd0:	2800      	cmp	r0, #0
 8008bd2:	f43f aef1 	beq.w	80089b8 <__ieee754_pow+0x770>
 8008bd6:	e7e7      	b.n	8008ba8 <__ieee754_pow+0x960>
 8008bd8:	f04f 0a00 	mov.w	sl, #0
 8008bdc:	e718      	b.n	8008a10 <__ieee754_pow+0x7c8>
 8008bde:	4621      	mov	r1, r4
 8008be0:	e7d4      	b.n	8008b8c <__ieee754_pow+0x944>
 8008be2:	2000      	movs	r0, #0
 8008be4:	491a      	ldr	r1, [pc, #104]	; (8008c50 <__ieee754_pow+0xa08>)
 8008be6:	f7ff bb8f 	b.w	8008308 <__ieee754_pow+0xc0>
 8008bea:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008bee:	f7ff bb8b 	b.w	8008308 <__ieee754_pow+0xc0>
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	4639      	mov	r1, r7
 8008bf6:	f7ff bb87 	b.w	8008308 <__ieee754_pow+0xc0>
 8008bfa:	4693      	mov	fp, r2
 8008bfc:	f7ff bb98 	b.w	8008330 <__ieee754_pow+0xe8>
 8008c00:	00000000 	.word	0x00000000
 8008c04:	3fe62e43 	.word	0x3fe62e43
 8008c08:	fefa39ef 	.word	0xfefa39ef
 8008c0c:	3fe62e42 	.word	0x3fe62e42
 8008c10:	0ca86c39 	.word	0x0ca86c39
 8008c14:	be205c61 	.word	0xbe205c61
 8008c18:	72bea4d0 	.word	0x72bea4d0
 8008c1c:	3e663769 	.word	0x3e663769
 8008c20:	c5d26bf1 	.word	0xc5d26bf1
 8008c24:	3ebbbd41 	.word	0x3ebbbd41
 8008c28:	af25de2c 	.word	0xaf25de2c
 8008c2c:	3f11566a 	.word	0x3f11566a
 8008c30:	16bebd93 	.word	0x16bebd93
 8008c34:	3f66c16c 	.word	0x3f66c16c
 8008c38:	5555553e 	.word	0x5555553e
 8008c3c:	3fc55555 	.word	0x3fc55555
 8008c40:	c2f8f359 	.word	0xc2f8f359
 8008c44:	01a56e1f 	.word	0x01a56e1f
 8008c48:	3fe00000 	.word	0x3fe00000
 8008c4c:	000fffff 	.word	0x000fffff
 8008c50:	3ff00000 	.word	0x3ff00000
 8008c54:	4090cbff 	.word	0x4090cbff
 8008c58:	3f6f3400 	.word	0x3f6f3400
 8008c5c:	652b82fe 	.word	0x652b82fe
 8008c60:	3c971547 	.word	0x3c971547

08008c64 <__ieee754_sqrt>:
 8008c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c68:	4955      	ldr	r1, [pc, #340]	; (8008dc0 <__ieee754_sqrt+0x15c>)
 8008c6a:	ec55 4b10 	vmov	r4, r5, d0
 8008c6e:	43a9      	bics	r1, r5
 8008c70:	462b      	mov	r3, r5
 8008c72:	462a      	mov	r2, r5
 8008c74:	d112      	bne.n	8008c9c <__ieee754_sqrt+0x38>
 8008c76:	ee10 2a10 	vmov	r2, s0
 8008c7a:	ee10 0a10 	vmov	r0, s0
 8008c7e:	4629      	mov	r1, r5
 8008c80:	f7f7 fcc2 	bl	8000608 <__aeabi_dmul>
 8008c84:	4602      	mov	r2, r0
 8008c86:	460b      	mov	r3, r1
 8008c88:	4620      	mov	r0, r4
 8008c8a:	4629      	mov	r1, r5
 8008c8c:	f7f7 fb06 	bl	800029c <__adddf3>
 8008c90:	4604      	mov	r4, r0
 8008c92:	460d      	mov	r5, r1
 8008c94:	ec45 4b10 	vmov	d0, r4, r5
 8008c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c9c:	2d00      	cmp	r5, #0
 8008c9e:	ee10 0a10 	vmov	r0, s0
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	dc0f      	bgt.n	8008cc6 <__ieee754_sqrt+0x62>
 8008ca6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008caa:	4330      	orrs	r0, r6
 8008cac:	d0f2      	beq.n	8008c94 <__ieee754_sqrt+0x30>
 8008cae:	b155      	cbz	r5, 8008cc6 <__ieee754_sqrt+0x62>
 8008cb0:	ee10 2a10 	vmov	r2, s0
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	4629      	mov	r1, r5
 8008cb8:	f7f7 faee 	bl	8000298 <__aeabi_dsub>
 8008cbc:	4602      	mov	r2, r0
 8008cbe:	460b      	mov	r3, r1
 8008cc0:	f7f7 fdcc 	bl	800085c <__aeabi_ddiv>
 8008cc4:	e7e4      	b.n	8008c90 <__ieee754_sqrt+0x2c>
 8008cc6:	151b      	asrs	r3, r3, #20
 8008cc8:	d073      	beq.n	8008db2 <__ieee754_sqrt+0x14e>
 8008cca:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8008cce:	07dd      	lsls	r5, r3, #31
 8008cd0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008cd4:	bf48      	it	mi
 8008cd6:	0fc8      	lsrmi	r0, r1, #31
 8008cd8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008cdc:	bf44      	itt	mi
 8008cde:	0049      	lslmi	r1, r1, #1
 8008ce0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8008ce4:	2500      	movs	r5, #0
 8008ce6:	1058      	asrs	r0, r3, #1
 8008ce8:	0fcb      	lsrs	r3, r1, #31
 8008cea:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8008cee:	0049      	lsls	r1, r1, #1
 8008cf0:	2316      	movs	r3, #22
 8008cf2:	462c      	mov	r4, r5
 8008cf4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8008cf8:	19a7      	adds	r7, r4, r6
 8008cfa:	4297      	cmp	r7, r2
 8008cfc:	bfde      	ittt	le
 8008cfe:	19bc      	addle	r4, r7, r6
 8008d00:	1bd2      	suble	r2, r2, r7
 8008d02:	19ad      	addle	r5, r5, r6
 8008d04:	0fcf      	lsrs	r7, r1, #31
 8008d06:	3b01      	subs	r3, #1
 8008d08:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8008d0c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008d10:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008d14:	d1f0      	bne.n	8008cf8 <__ieee754_sqrt+0x94>
 8008d16:	f04f 0c20 	mov.w	ip, #32
 8008d1a:	469e      	mov	lr, r3
 8008d1c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8008d20:	42a2      	cmp	r2, r4
 8008d22:	eb06 070e 	add.w	r7, r6, lr
 8008d26:	dc02      	bgt.n	8008d2e <__ieee754_sqrt+0xca>
 8008d28:	d112      	bne.n	8008d50 <__ieee754_sqrt+0xec>
 8008d2a:	428f      	cmp	r7, r1
 8008d2c:	d810      	bhi.n	8008d50 <__ieee754_sqrt+0xec>
 8008d2e:	2f00      	cmp	r7, #0
 8008d30:	eb07 0e06 	add.w	lr, r7, r6
 8008d34:	da42      	bge.n	8008dbc <__ieee754_sqrt+0x158>
 8008d36:	f1be 0f00 	cmp.w	lr, #0
 8008d3a:	db3f      	blt.n	8008dbc <__ieee754_sqrt+0x158>
 8008d3c:	f104 0801 	add.w	r8, r4, #1
 8008d40:	1b12      	subs	r2, r2, r4
 8008d42:	428f      	cmp	r7, r1
 8008d44:	bf88      	it	hi
 8008d46:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8008d4a:	1bc9      	subs	r1, r1, r7
 8008d4c:	4433      	add	r3, r6
 8008d4e:	4644      	mov	r4, r8
 8008d50:	0052      	lsls	r2, r2, #1
 8008d52:	f1bc 0c01 	subs.w	ip, ip, #1
 8008d56:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8008d5a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8008d5e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8008d62:	d1dd      	bne.n	8008d20 <__ieee754_sqrt+0xbc>
 8008d64:	430a      	orrs	r2, r1
 8008d66:	d006      	beq.n	8008d76 <__ieee754_sqrt+0x112>
 8008d68:	1c5c      	adds	r4, r3, #1
 8008d6a:	bf13      	iteet	ne
 8008d6c:	3301      	addne	r3, #1
 8008d6e:	3501      	addeq	r5, #1
 8008d70:	4663      	moveq	r3, ip
 8008d72:	f023 0301 	bicne.w	r3, r3, #1
 8008d76:	106a      	asrs	r2, r5, #1
 8008d78:	085b      	lsrs	r3, r3, #1
 8008d7a:	07e9      	lsls	r1, r5, #31
 8008d7c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8008d80:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8008d84:	bf48      	it	mi
 8008d86:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8008d8a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8008d8e:	461c      	mov	r4, r3
 8008d90:	e780      	b.n	8008c94 <__ieee754_sqrt+0x30>
 8008d92:	0aca      	lsrs	r2, r1, #11
 8008d94:	3815      	subs	r0, #21
 8008d96:	0549      	lsls	r1, r1, #21
 8008d98:	2a00      	cmp	r2, #0
 8008d9a:	d0fa      	beq.n	8008d92 <__ieee754_sqrt+0x12e>
 8008d9c:	02d6      	lsls	r6, r2, #11
 8008d9e:	d50a      	bpl.n	8008db6 <__ieee754_sqrt+0x152>
 8008da0:	f1c3 0420 	rsb	r4, r3, #32
 8008da4:	fa21 f404 	lsr.w	r4, r1, r4
 8008da8:	1e5d      	subs	r5, r3, #1
 8008daa:	4099      	lsls	r1, r3
 8008dac:	4322      	orrs	r2, r4
 8008dae:	1b43      	subs	r3, r0, r5
 8008db0:	e78b      	b.n	8008cca <__ieee754_sqrt+0x66>
 8008db2:	4618      	mov	r0, r3
 8008db4:	e7f0      	b.n	8008d98 <__ieee754_sqrt+0x134>
 8008db6:	0052      	lsls	r2, r2, #1
 8008db8:	3301      	adds	r3, #1
 8008dba:	e7ef      	b.n	8008d9c <__ieee754_sqrt+0x138>
 8008dbc:	46a0      	mov	r8, r4
 8008dbe:	e7bf      	b.n	8008d40 <__ieee754_sqrt+0xdc>
 8008dc0:	7ff00000 	.word	0x7ff00000
 8008dc4:	00000000 	.word	0x00000000

08008dc8 <atan>:
 8008dc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dcc:	ec55 4b10 	vmov	r4, r5, d0
 8008dd0:	4bc3      	ldr	r3, [pc, #780]	; (80090e0 <atan+0x318>)
 8008dd2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008dd6:	429e      	cmp	r6, r3
 8008dd8:	46ab      	mov	fp, r5
 8008dda:	dd18      	ble.n	8008e0e <atan+0x46>
 8008ddc:	4bc1      	ldr	r3, [pc, #772]	; (80090e4 <atan+0x31c>)
 8008dde:	429e      	cmp	r6, r3
 8008de0:	dc01      	bgt.n	8008de6 <atan+0x1e>
 8008de2:	d109      	bne.n	8008df8 <atan+0x30>
 8008de4:	b144      	cbz	r4, 8008df8 <atan+0x30>
 8008de6:	4622      	mov	r2, r4
 8008de8:	462b      	mov	r3, r5
 8008dea:	4620      	mov	r0, r4
 8008dec:	4629      	mov	r1, r5
 8008dee:	f7f7 fa55 	bl	800029c <__adddf3>
 8008df2:	4604      	mov	r4, r0
 8008df4:	460d      	mov	r5, r1
 8008df6:	e006      	b.n	8008e06 <atan+0x3e>
 8008df8:	f1bb 0f00 	cmp.w	fp, #0
 8008dfc:	f340 8131 	ble.w	8009062 <atan+0x29a>
 8008e00:	a59b      	add	r5, pc, #620	; (adr r5, 8009070 <atan+0x2a8>)
 8008e02:	e9d5 4500 	ldrd	r4, r5, [r5]
 8008e06:	ec45 4b10 	vmov	d0, r4, r5
 8008e0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0e:	4bb6      	ldr	r3, [pc, #728]	; (80090e8 <atan+0x320>)
 8008e10:	429e      	cmp	r6, r3
 8008e12:	dc14      	bgt.n	8008e3e <atan+0x76>
 8008e14:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8008e18:	429e      	cmp	r6, r3
 8008e1a:	dc0d      	bgt.n	8008e38 <atan+0x70>
 8008e1c:	a396      	add	r3, pc, #600	; (adr r3, 8009078 <atan+0x2b0>)
 8008e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e22:	ee10 0a10 	vmov	r0, s0
 8008e26:	4629      	mov	r1, r5
 8008e28:	f7f7 fa38 	bl	800029c <__adddf3>
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	4baf      	ldr	r3, [pc, #700]	; (80090ec <atan+0x324>)
 8008e30:	f7f7 fe7a 	bl	8000b28 <__aeabi_dcmpgt>
 8008e34:	2800      	cmp	r0, #0
 8008e36:	d1e6      	bne.n	8008e06 <atan+0x3e>
 8008e38:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8008e3c:	e02b      	b.n	8008e96 <atan+0xce>
 8008e3e:	f000 f963 	bl	8009108 <fabs>
 8008e42:	4bab      	ldr	r3, [pc, #684]	; (80090f0 <atan+0x328>)
 8008e44:	429e      	cmp	r6, r3
 8008e46:	ec55 4b10 	vmov	r4, r5, d0
 8008e4a:	f300 80bf 	bgt.w	8008fcc <atan+0x204>
 8008e4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8008e52:	429e      	cmp	r6, r3
 8008e54:	f300 80a0 	bgt.w	8008f98 <atan+0x1d0>
 8008e58:	ee10 2a10 	vmov	r2, s0
 8008e5c:	ee10 0a10 	vmov	r0, s0
 8008e60:	462b      	mov	r3, r5
 8008e62:	4629      	mov	r1, r5
 8008e64:	f7f7 fa1a 	bl	800029c <__adddf3>
 8008e68:	2200      	movs	r2, #0
 8008e6a:	4ba0      	ldr	r3, [pc, #640]	; (80090ec <atan+0x324>)
 8008e6c:	f7f7 fa14 	bl	8000298 <__aeabi_dsub>
 8008e70:	2200      	movs	r2, #0
 8008e72:	4606      	mov	r6, r0
 8008e74:	460f      	mov	r7, r1
 8008e76:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008e7a:	4620      	mov	r0, r4
 8008e7c:	4629      	mov	r1, r5
 8008e7e:	f7f7 fa0d 	bl	800029c <__adddf3>
 8008e82:	4602      	mov	r2, r0
 8008e84:	460b      	mov	r3, r1
 8008e86:	4630      	mov	r0, r6
 8008e88:	4639      	mov	r1, r7
 8008e8a:	f7f7 fce7 	bl	800085c <__aeabi_ddiv>
 8008e8e:	f04f 0a00 	mov.w	sl, #0
 8008e92:	4604      	mov	r4, r0
 8008e94:	460d      	mov	r5, r1
 8008e96:	4622      	mov	r2, r4
 8008e98:	462b      	mov	r3, r5
 8008e9a:	4620      	mov	r0, r4
 8008e9c:	4629      	mov	r1, r5
 8008e9e:	f7f7 fbb3 	bl	8000608 <__aeabi_dmul>
 8008ea2:	4602      	mov	r2, r0
 8008ea4:	460b      	mov	r3, r1
 8008ea6:	4680      	mov	r8, r0
 8008ea8:	4689      	mov	r9, r1
 8008eaa:	f7f7 fbad 	bl	8000608 <__aeabi_dmul>
 8008eae:	a374      	add	r3, pc, #464	; (adr r3, 8009080 <atan+0x2b8>)
 8008eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008eb4:	4606      	mov	r6, r0
 8008eb6:	460f      	mov	r7, r1
 8008eb8:	f7f7 fba6 	bl	8000608 <__aeabi_dmul>
 8008ebc:	a372      	add	r3, pc, #456	; (adr r3, 8009088 <atan+0x2c0>)
 8008ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec2:	f7f7 f9eb 	bl	800029c <__adddf3>
 8008ec6:	4632      	mov	r2, r6
 8008ec8:	463b      	mov	r3, r7
 8008eca:	f7f7 fb9d 	bl	8000608 <__aeabi_dmul>
 8008ece:	a370      	add	r3, pc, #448	; (adr r3, 8009090 <atan+0x2c8>)
 8008ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed4:	f7f7 f9e2 	bl	800029c <__adddf3>
 8008ed8:	4632      	mov	r2, r6
 8008eda:	463b      	mov	r3, r7
 8008edc:	f7f7 fb94 	bl	8000608 <__aeabi_dmul>
 8008ee0:	a36d      	add	r3, pc, #436	; (adr r3, 8009098 <atan+0x2d0>)
 8008ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ee6:	f7f7 f9d9 	bl	800029c <__adddf3>
 8008eea:	4632      	mov	r2, r6
 8008eec:	463b      	mov	r3, r7
 8008eee:	f7f7 fb8b 	bl	8000608 <__aeabi_dmul>
 8008ef2:	a36b      	add	r3, pc, #428	; (adr r3, 80090a0 <atan+0x2d8>)
 8008ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef8:	f7f7 f9d0 	bl	800029c <__adddf3>
 8008efc:	4632      	mov	r2, r6
 8008efe:	463b      	mov	r3, r7
 8008f00:	f7f7 fb82 	bl	8000608 <__aeabi_dmul>
 8008f04:	a368      	add	r3, pc, #416	; (adr r3, 80090a8 <atan+0x2e0>)
 8008f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0a:	f7f7 f9c7 	bl	800029c <__adddf3>
 8008f0e:	4642      	mov	r2, r8
 8008f10:	464b      	mov	r3, r9
 8008f12:	f7f7 fb79 	bl	8000608 <__aeabi_dmul>
 8008f16:	a366      	add	r3, pc, #408	; (adr r3, 80090b0 <atan+0x2e8>)
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	4680      	mov	r8, r0
 8008f1e:	4689      	mov	r9, r1
 8008f20:	4630      	mov	r0, r6
 8008f22:	4639      	mov	r1, r7
 8008f24:	f7f7 fb70 	bl	8000608 <__aeabi_dmul>
 8008f28:	a363      	add	r3, pc, #396	; (adr r3, 80090b8 <atan+0x2f0>)
 8008f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f2e:	f7f7 f9b3 	bl	8000298 <__aeabi_dsub>
 8008f32:	4632      	mov	r2, r6
 8008f34:	463b      	mov	r3, r7
 8008f36:	f7f7 fb67 	bl	8000608 <__aeabi_dmul>
 8008f3a:	a361      	add	r3, pc, #388	; (adr r3, 80090c0 <atan+0x2f8>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	f7f7 f9aa 	bl	8000298 <__aeabi_dsub>
 8008f44:	4632      	mov	r2, r6
 8008f46:	463b      	mov	r3, r7
 8008f48:	f7f7 fb5e 	bl	8000608 <__aeabi_dmul>
 8008f4c:	a35e      	add	r3, pc, #376	; (adr r3, 80090c8 <atan+0x300>)
 8008f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f52:	f7f7 f9a1 	bl	8000298 <__aeabi_dsub>
 8008f56:	4632      	mov	r2, r6
 8008f58:	463b      	mov	r3, r7
 8008f5a:	f7f7 fb55 	bl	8000608 <__aeabi_dmul>
 8008f5e:	a35c      	add	r3, pc, #368	; (adr r3, 80090d0 <atan+0x308>)
 8008f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f64:	f7f7 f998 	bl	8000298 <__aeabi_dsub>
 8008f68:	4632      	mov	r2, r6
 8008f6a:	463b      	mov	r3, r7
 8008f6c:	f7f7 fb4c 	bl	8000608 <__aeabi_dmul>
 8008f70:	4602      	mov	r2, r0
 8008f72:	460b      	mov	r3, r1
 8008f74:	4640      	mov	r0, r8
 8008f76:	4649      	mov	r1, r9
 8008f78:	f7f7 f990 	bl	800029c <__adddf3>
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	462b      	mov	r3, r5
 8008f80:	f7f7 fb42 	bl	8000608 <__aeabi_dmul>
 8008f84:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	d14b      	bne.n	8009026 <atan+0x25e>
 8008f8e:	4620      	mov	r0, r4
 8008f90:	4629      	mov	r1, r5
 8008f92:	f7f7 f981 	bl	8000298 <__aeabi_dsub>
 8008f96:	e72c      	b.n	8008df2 <atan+0x2a>
 8008f98:	ee10 0a10 	vmov	r0, s0
 8008f9c:	2200      	movs	r2, #0
 8008f9e:	4b53      	ldr	r3, [pc, #332]	; (80090ec <atan+0x324>)
 8008fa0:	4629      	mov	r1, r5
 8008fa2:	f7f7 f979 	bl	8000298 <__aeabi_dsub>
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	4606      	mov	r6, r0
 8008faa:	460f      	mov	r7, r1
 8008fac:	4b4f      	ldr	r3, [pc, #316]	; (80090ec <atan+0x324>)
 8008fae:	4620      	mov	r0, r4
 8008fb0:	4629      	mov	r1, r5
 8008fb2:	f7f7 f973 	bl	800029c <__adddf3>
 8008fb6:	4602      	mov	r2, r0
 8008fb8:	460b      	mov	r3, r1
 8008fba:	4630      	mov	r0, r6
 8008fbc:	4639      	mov	r1, r7
 8008fbe:	f7f7 fc4d 	bl	800085c <__aeabi_ddiv>
 8008fc2:	f04f 0a01 	mov.w	sl, #1
 8008fc6:	4604      	mov	r4, r0
 8008fc8:	460d      	mov	r5, r1
 8008fca:	e764      	b.n	8008e96 <atan+0xce>
 8008fcc:	4b49      	ldr	r3, [pc, #292]	; (80090f4 <atan+0x32c>)
 8008fce:	429e      	cmp	r6, r3
 8008fd0:	dc1d      	bgt.n	800900e <atan+0x246>
 8008fd2:	ee10 0a10 	vmov	r0, s0
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	4b47      	ldr	r3, [pc, #284]	; (80090f8 <atan+0x330>)
 8008fda:	4629      	mov	r1, r5
 8008fdc:	f7f7 f95c 	bl	8000298 <__aeabi_dsub>
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	4606      	mov	r6, r0
 8008fe4:	460f      	mov	r7, r1
 8008fe6:	4b44      	ldr	r3, [pc, #272]	; (80090f8 <atan+0x330>)
 8008fe8:	4620      	mov	r0, r4
 8008fea:	4629      	mov	r1, r5
 8008fec:	f7f7 fb0c 	bl	8000608 <__aeabi_dmul>
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	4b3e      	ldr	r3, [pc, #248]	; (80090ec <atan+0x324>)
 8008ff4:	f7f7 f952 	bl	800029c <__adddf3>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	4630      	mov	r0, r6
 8008ffe:	4639      	mov	r1, r7
 8009000:	f7f7 fc2c 	bl	800085c <__aeabi_ddiv>
 8009004:	f04f 0a02 	mov.w	sl, #2
 8009008:	4604      	mov	r4, r0
 800900a:	460d      	mov	r5, r1
 800900c:	e743      	b.n	8008e96 <atan+0xce>
 800900e:	462b      	mov	r3, r5
 8009010:	ee10 2a10 	vmov	r2, s0
 8009014:	2000      	movs	r0, #0
 8009016:	4939      	ldr	r1, [pc, #228]	; (80090fc <atan+0x334>)
 8009018:	f7f7 fc20 	bl	800085c <__aeabi_ddiv>
 800901c:	f04f 0a03 	mov.w	sl, #3
 8009020:	4604      	mov	r4, r0
 8009022:	460d      	mov	r5, r1
 8009024:	e737      	b.n	8008e96 <atan+0xce>
 8009026:	4b36      	ldr	r3, [pc, #216]	; (8009100 <atan+0x338>)
 8009028:	4e36      	ldr	r6, [pc, #216]	; (8009104 <atan+0x33c>)
 800902a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800902e:	4456      	add	r6, sl
 8009030:	449a      	add	sl, r3
 8009032:	e9da 2300 	ldrd	r2, r3, [sl]
 8009036:	f7f7 f92f 	bl	8000298 <__aeabi_dsub>
 800903a:	4622      	mov	r2, r4
 800903c:	462b      	mov	r3, r5
 800903e:	f7f7 f92b 	bl	8000298 <__aeabi_dsub>
 8009042:	4602      	mov	r2, r0
 8009044:	460b      	mov	r3, r1
 8009046:	e9d6 0100 	ldrd	r0, r1, [r6]
 800904a:	f7f7 f925 	bl	8000298 <__aeabi_dsub>
 800904e:	f1bb 0f00 	cmp.w	fp, #0
 8009052:	4604      	mov	r4, r0
 8009054:	460d      	mov	r5, r1
 8009056:	f6bf aed6 	bge.w	8008e06 <atan+0x3e>
 800905a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800905e:	461d      	mov	r5, r3
 8009060:	e6d1      	b.n	8008e06 <atan+0x3e>
 8009062:	a51d      	add	r5, pc, #116	; (adr r5, 80090d8 <atan+0x310>)
 8009064:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009068:	e6cd      	b.n	8008e06 <atan+0x3e>
 800906a:	bf00      	nop
 800906c:	f3af 8000 	nop.w
 8009070:	54442d18 	.word	0x54442d18
 8009074:	3ff921fb 	.word	0x3ff921fb
 8009078:	8800759c 	.word	0x8800759c
 800907c:	7e37e43c 	.word	0x7e37e43c
 8009080:	e322da11 	.word	0xe322da11
 8009084:	3f90ad3a 	.word	0x3f90ad3a
 8009088:	24760deb 	.word	0x24760deb
 800908c:	3fa97b4b 	.word	0x3fa97b4b
 8009090:	a0d03d51 	.word	0xa0d03d51
 8009094:	3fb10d66 	.word	0x3fb10d66
 8009098:	c54c206e 	.word	0xc54c206e
 800909c:	3fb745cd 	.word	0x3fb745cd
 80090a0:	920083ff 	.word	0x920083ff
 80090a4:	3fc24924 	.word	0x3fc24924
 80090a8:	5555550d 	.word	0x5555550d
 80090ac:	3fd55555 	.word	0x3fd55555
 80090b0:	2c6a6c2f 	.word	0x2c6a6c2f
 80090b4:	bfa2b444 	.word	0xbfa2b444
 80090b8:	52defd9a 	.word	0x52defd9a
 80090bc:	3fadde2d 	.word	0x3fadde2d
 80090c0:	af749a6d 	.word	0xaf749a6d
 80090c4:	3fb3b0f2 	.word	0x3fb3b0f2
 80090c8:	fe231671 	.word	0xfe231671
 80090cc:	3fbc71c6 	.word	0x3fbc71c6
 80090d0:	9998ebc4 	.word	0x9998ebc4
 80090d4:	3fc99999 	.word	0x3fc99999
 80090d8:	54442d18 	.word	0x54442d18
 80090dc:	bff921fb 	.word	0xbff921fb
 80090e0:	440fffff 	.word	0x440fffff
 80090e4:	7ff00000 	.word	0x7ff00000
 80090e8:	3fdbffff 	.word	0x3fdbffff
 80090ec:	3ff00000 	.word	0x3ff00000
 80090f0:	3ff2ffff 	.word	0x3ff2ffff
 80090f4:	40037fff 	.word	0x40037fff
 80090f8:	3ff80000 	.word	0x3ff80000
 80090fc:	bff00000 	.word	0xbff00000
 8009100:	08009940 	.word	0x08009940
 8009104:	08009920 	.word	0x08009920

08009108 <fabs>:
 8009108:	ec51 0b10 	vmov	r0, r1, d0
 800910c:	ee10 2a10 	vmov	r2, s0
 8009110:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009114:	ec43 2b10 	vmov	d0, r2, r3
 8009118:	4770      	bx	lr

0800911a <finite>:
 800911a:	ee10 3a90 	vmov	r3, s1
 800911e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009122:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009126:	0fc0      	lsrs	r0, r0, #31
 8009128:	4770      	bx	lr

0800912a <matherr>:
 800912a:	2000      	movs	r0, #0
 800912c:	4770      	bx	lr
	...

08009130 <nan>:
 8009130:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009138 <nan+0x8>
 8009134:	4770      	bx	lr
 8009136:	bf00      	nop
 8009138:	00000000 	.word	0x00000000
 800913c:	7ff80000 	.word	0x7ff80000

08009140 <rint>:
 8009140:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009142:	ec51 0b10 	vmov	r0, r1, d0
 8009146:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800914a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800914e:	2e13      	cmp	r6, #19
 8009150:	460b      	mov	r3, r1
 8009152:	ee10 4a10 	vmov	r4, s0
 8009156:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800915a:	dc56      	bgt.n	800920a <rint+0xca>
 800915c:	2e00      	cmp	r6, #0
 800915e:	da2b      	bge.n	80091b8 <rint+0x78>
 8009160:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009164:	4302      	orrs	r2, r0
 8009166:	d023      	beq.n	80091b0 <rint+0x70>
 8009168:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800916c:	4302      	orrs	r2, r0
 800916e:	4254      	negs	r4, r2
 8009170:	4314      	orrs	r4, r2
 8009172:	0c4b      	lsrs	r3, r1, #17
 8009174:	0b24      	lsrs	r4, r4, #12
 8009176:	045b      	lsls	r3, r3, #17
 8009178:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800917c:	ea44 0103 	orr.w	r1, r4, r3
 8009180:	460b      	mov	r3, r1
 8009182:	492f      	ldr	r1, [pc, #188]	; (8009240 <rint+0x100>)
 8009184:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009188:	e9d1 6700 	ldrd	r6, r7, [r1]
 800918c:	4602      	mov	r2, r0
 800918e:	4639      	mov	r1, r7
 8009190:	4630      	mov	r0, r6
 8009192:	f7f7 f883 	bl	800029c <__adddf3>
 8009196:	e9cd 0100 	strd	r0, r1, [sp]
 800919a:	463b      	mov	r3, r7
 800919c:	4632      	mov	r2, r6
 800919e:	e9dd 0100 	ldrd	r0, r1, [sp]
 80091a2:	f7f7 f879 	bl	8000298 <__aeabi_dsub>
 80091a6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80091aa:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 80091ae:	4639      	mov	r1, r7
 80091b0:	ec41 0b10 	vmov	d0, r0, r1
 80091b4:	b003      	add	sp, #12
 80091b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091b8:	4a22      	ldr	r2, [pc, #136]	; (8009244 <rint+0x104>)
 80091ba:	4132      	asrs	r2, r6
 80091bc:	ea01 0702 	and.w	r7, r1, r2
 80091c0:	4307      	orrs	r7, r0
 80091c2:	d0f5      	beq.n	80091b0 <rint+0x70>
 80091c4:	0852      	lsrs	r2, r2, #1
 80091c6:	4011      	ands	r1, r2
 80091c8:	430c      	orrs	r4, r1
 80091ca:	d00b      	beq.n	80091e4 <rint+0xa4>
 80091cc:	ea23 0202 	bic.w	r2, r3, r2
 80091d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80091d4:	2e13      	cmp	r6, #19
 80091d6:	fa43 f306 	asr.w	r3, r3, r6
 80091da:	bf0c      	ite	eq
 80091dc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 80091e0:	2400      	movne	r4, #0
 80091e2:	4313      	orrs	r3, r2
 80091e4:	4916      	ldr	r1, [pc, #88]	; (8009240 <rint+0x100>)
 80091e6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 80091ea:	4622      	mov	r2, r4
 80091ec:	e9d5 4500 	ldrd	r4, r5, [r5]
 80091f0:	4620      	mov	r0, r4
 80091f2:	4629      	mov	r1, r5
 80091f4:	f7f7 f852 	bl	800029c <__adddf3>
 80091f8:	e9cd 0100 	strd	r0, r1, [sp]
 80091fc:	4622      	mov	r2, r4
 80091fe:	462b      	mov	r3, r5
 8009200:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009204:	f7f7 f848 	bl	8000298 <__aeabi_dsub>
 8009208:	e7d2      	b.n	80091b0 <rint+0x70>
 800920a:	2e33      	cmp	r6, #51	; 0x33
 800920c:	dd07      	ble.n	800921e <rint+0xde>
 800920e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009212:	d1cd      	bne.n	80091b0 <rint+0x70>
 8009214:	ee10 2a10 	vmov	r2, s0
 8009218:	f7f7 f840 	bl	800029c <__adddf3>
 800921c:	e7c8      	b.n	80091b0 <rint+0x70>
 800921e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8009222:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009226:	40f2      	lsrs	r2, r6
 8009228:	4210      	tst	r0, r2
 800922a:	d0c1      	beq.n	80091b0 <rint+0x70>
 800922c:	0852      	lsrs	r2, r2, #1
 800922e:	4210      	tst	r0, r2
 8009230:	bf1f      	itttt	ne
 8009232:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8009236:	ea20 0202 	bicne.w	r2, r0, r2
 800923a:	4134      	asrne	r4, r6
 800923c:	4314      	orrne	r4, r2
 800923e:	e7d1      	b.n	80091e4 <rint+0xa4>
 8009240:	08009960 	.word	0x08009960
 8009244:	000fffff 	.word	0x000fffff

08009248 <scalbn>:
 8009248:	b570      	push	{r4, r5, r6, lr}
 800924a:	ec55 4b10 	vmov	r4, r5, d0
 800924e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009252:	4606      	mov	r6, r0
 8009254:	462b      	mov	r3, r5
 8009256:	b9aa      	cbnz	r2, 8009284 <scalbn+0x3c>
 8009258:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800925c:	4323      	orrs	r3, r4
 800925e:	d03b      	beq.n	80092d8 <scalbn+0x90>
 8009260:	4b31      	ldr	r3, [pc, #196]	; (8009328 <scalbn+0xe0>)
 8009262:	4629      	mov	r1, r5
 8009264:	2200      	movs	r2, #0
 8009266:	ee10 0a10 	vmov	r0, s0
 800926a:	f7f7 f9cd 	bl	8000608 <__aeabi_dmul>
 800926e:	4b2f      	ldr	r3, [pc, #188]	; (800932c <scalbn+0xe4>)
 8009270:	429e      	cmp	r6, r3
 8009272:	4604      	mov	r4, r0
 8009274:	460d      	mov	r5, r1
 8009276:	da12      	bge.n	800929e <scalbn+0x56>
 8009278:	a327      	add	r3, pc, #156	; (adr r3, 8009318 <scalbn+0xd0>)
 800927a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800927e:	f7f7 f9c3 	bl	8000608 <__aeabi_dmul>
 8009282:	e009      	b.n	8009298 <scalbn+0x50>
 8009284:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009288:	428a      	cmp	r2, r1
 800928a:	d10c      	bne.n	80092a6 <scalbn+0x5e>
 800928c:	ee10 2a10 	vmov	r2, s0
 8009290:	4620      	mov	r0, r4
 8009292:	4629      	mov	r1, r5
 8009294:	f7f7 f802 	bl	800029c <__adddf3>
 8009298:	4604      	mov	r4, r0
 800929a:	460d      	mov	r5, r1
 800929c:	e01c      	b.n	80092d8 <scalbn+0x90>
 800929e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80092a2:	460b      	mov	r3, r1
 80092a4:	3a36      	subs	r2, #54	; 0x36
 80092a6:	4432      	add	r2, r6
 80092a8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80092ac:	428a      	cmp	r2, r1
 80092ae:	dd0b      	ble.n	80092c8 <scalbn+0x80>
 80092b0:	ec45 4b11 	vmov	d1, r4, r5
 80092b4:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009320 <scalbn+0xd8>
 80092b8:	f000 f83c 	bl	8009334 <copysign>
 80092bc:	a318      	add	r3, pc, #96	; (adr r3, 8009320 <scalbn+0xd8>)
 80092be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092c2:	ec51 0b10 	vmov	r0, r1, d0
 80092c6:	e7da      	b.n	800927e <scalbn+0x36>
 80092c8:	2a00      	cmp	r2, #0
 80092ca:	dd08      	ble.n	80092de <scalbn+0x96>
 80092cc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80092d0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80092d4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80092d8:	ec45 4b10 	vmov	d0, r4, r5
 80092dc:	bd70      	pop	{r4, r5, r6, pc}
 80092de:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80092e2:	da0d      	bge.n	8009300 <scalbn+0xb8>
 80092e4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80092e8:	429e      	cmp	r6, r3
 80092ea:	ec45 4b11 	vmov	d1, r4, r5
 80092ee:	dce1      	bgt.n	80092b4 <scalbn+0x6c>
 80092f0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009318 <scalbn+0xd0>
 80092f4:	f000 f81e 	bl	8009334 <copysign>
 80092f8:	a307      	add	r3, pc, #28	; (adr r3, 8009318 <scalbn+0xd0>)
 80092fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092fe:	e7e0      	b.n	80092c2 <scalbn+0x7a>
 8009300:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009304:	3236      	adds	r2, #54	; 0x36
 8009306:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800930a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800930e:	4620      	mov	r0, r4
 8009310:	4629      	mov	r1, r5
 8009312:	2200      	movs	r2, #0
 8009314:	4b06      	ldr	r3, [pc, #24]	; (8009330 <scalbn+0xe8>)
 8009316:	e7b2      	b.n	800927e <scalbn+0x36>
 8009318:	c2f8f359 	.word	0xc2f8f359
 800931c:	01a56e1f 	.word	0x01a56e1f
 8009320:	8800759c 	.word	0x8800759c
 8009324:	7e37e43c 	.word	0x7e37e43c
 8009328:	43500000 	.word	0x43500000
 800932c:	ffff3cb0 	.word	0xffff3cb0
 8009330:	3c900000 	.word	0x3c900000

08009334 <copysign>:
 8009334:	ec51 0b10 	vmov	r0, r1, d0
 8009338:	ee11 0a90 	vmov	r0, s3
 800933c:	ee10 2a10 	vmov	r2, s0
 8009340:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009344:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009348:	ea41 0300 	orr.w	r3, r1, r0
 800934c:	ec43 2b10 	vmov	d0, r2, r3
 8009350:	4770      	bx	lr
	...

08009354 <_init>:
 8009354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009356:	bf00      	nop
 8009358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935a:	bc08      	pop	{r3}
 800935c:	469e      	mov	lr, r3
 800935e:	4770      	bx	lr

08009360 <_fini>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	bf00      	nop
 8009364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009366:	bc08      	pop	{r3}
 8009368:	469e      	mov	lr, r3
 800936a:	4770      	bx	lr
