$version Generated by VerilatedVcd $end
$date Fri Jul 15 18:49:47 2022
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 % A $end
  $var wire  1 & B $end
  $var wire  1 ' C $end
  $var wire  1 $ btnr $end
  $var wire 16 ( led [15:0] $end
  $var wire 13 # sw [12:0] $end
  $scope module top $end
   $var wire  1 % A $end
   $var wire  1 & B $end
   $var wire  1 ' C $end
   $var wire  1 $ btnr $end
   $var wire 16 ( led [15:0] $end
   $var wire 13 # sw [12:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0000000000000 #
0$
0%
0&
0'
b0000000000000000 (
#1
b1111111111111 #
1$
#2
1'
b0000000000000001 (
#3
1&
0'
b0000000000000000 (
#4
1'
b0000000000000001 (
#5
1%
0&
0'
#6
1'
#7
1&
0'
b0000000000000000 (
#8
1'
b0000000000000001 (
#9
#10
0%
#11
1%
0&
0'
#12
1'
#13
1&
0'
b0000000000000000 (
#14
1'
b0000000000000001 (
#15
