/home/WangYanTing/VLSI/hw2_act/P76131416/./src/top.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/top.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/CPU_wrapper.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/CPU_wrapper.sv
../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Master.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Master.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/CPU.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/CPU.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Program_counter.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Program_counter.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Adder.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Adder.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Mux2to1.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Mux2to1.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/IFID_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/IFID_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/HazardDetectUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/HazardDetectUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Regfile.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Regfile.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ImmGen.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ImmGen.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ControlUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ControlUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Mux3to1.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Mux3to1.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/IDEXE_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/IDEXE_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ALU.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ALU.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ALUCtrl.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ALUCtrl.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ForwardingUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ForwardingUnit.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/BranchCtrl.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/BranchCtrl.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/EXEMEM_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/EXEMEM_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/MEMWB_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/MEMWB_reg.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/Regfile_f.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/Regfile_f.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/ALU_f.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/ALU_f.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/SRAM_wrapper.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/SRAM_wrapper.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/AXI.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/AXI.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/ReadAddr.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/ReadAddr.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/ReadData.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/ReadData.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/Arbiter.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/Arbiter.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/WriteAddr.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/WriteAddr.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/Decoder.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/Decoder.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/WriteData.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/WriteData.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/WriteResp.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/WriteResp.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./src/./AXI/Default_Slave.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/src/AXI/Default_Slave.sv
./../include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/include/AXI_define.svh
/home/WangYanTing/VLSI/hw2_act/P76131416/./sim//SRAM/SRAM_rtl.sv
/home/WangYanTing/VLSI/hw2_act/P76131416/sim/SRAM/SRAM_rtl.sv
