/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [10:0] _00_;
  reg [4:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [14:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z | in_data[168]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z | celloutsig_1_4z);
  assign celloutsig_1_10z = ~(celloutsig_1_4z | celloutsig_1_9z);
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _00_ <= 11'h000;
    else _00_ <= in_data[80:70];
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_11z = _00_[6:3] / { 1'h1, _00_[5:4], in_data[0] };
  assign celloutsig_1_7z = { celloutsig_1_6z[6:1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, in_data[124:117], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = { in_data[116:115], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_9z } / { 1'h1, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_1_19z = { in_data[98], _01_ } / { 1'h1, in_data[138:134] };
  assign celloutsig_0_0z = in_data[26:22] === in_data[89:85];
  assign celloutsig_1_8z = { celloutsig_1_7z[10:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z } === in_data[177:164];
  assign celloutsig_1_9z = { in_data[137:133], celloutsig_1_6z, celloutsig_1_8z } === { in_data[173:163], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_6z[6:2] === { celloutsig_1_13z[6:3], celloutsig_1_1z };
  assign celloutsig_0_6z = ! { _00_[8:6], celloutsig_0_0z };
  assign celloutsig_1_0z = ! in_data[167:160];
  assign celloutsig_1_1z = ! in_data[113:104];
  assign celloutsig_1_11z = ! { celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_10z = | { in_data[24:20], celloutsig_0_6z };
  assign celloutsig_1_2z = | in_data[164:158];
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[111], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z } - { in_data[110], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_13z = celloutsig_1_12z[11:4] - celloutsig_1_7z[11:4];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
