{
  "module_name": "pinctrl-imx8qm.c",
  "hash_id": "df18507840d71aff4471a1be0185a6eeb9791d6d4de4dfac32233c2bc28130e8",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/freescale/pinctrl-imx8qm.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/pinctrl/pads-imx8qm.h>\n#include <linux/err.h>\n#include <linux/firmware/imx/sci.h>\n#include <linux/init.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-imx.h\"\n\nstatic const struct pinctrl_pin_desc imx8qm_pinctrl_pads[] = {\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_RST),\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_IO),\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_PD),\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_POWER_EN),\n\tIMX_PINCTRL_PIN(IMX8QM_SIM0_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_SIM),\n\tIMX_PINCTRL_PIN(IMX8QM_M40_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_M40_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_M40_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_M40_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_M41_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_M41_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_M41_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_M41_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT0_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT0_CAPTURE),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT0_COMPARE),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT1_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT1_CAPTURE),\n\tIMX_PINCTRL_PIN(IMX8QM_GPT1_COMPARE),\n\tIMX_PINCTRL_PIN(IMX8QM_UART0_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_UART0_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_UART0_RTS_B),\n\tIMX_PINCTRL_PIN(IMX8QM_UART0_CTS_B),\n\tIMX_PINCTRL_PIN(IMX8QM_UART1_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_UART1_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_UART1_RTS_B),\n\tIMX_PINCTRL_PIN(IMX8QM_UART1_CTS_B),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIOLH),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_PMIC_MEMC_ON),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_WDOG_OUT),\n\tIMX_PINCTRL_PIN(IMX8QM_PMIC_I2C_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_PMIC_I2C_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_PMIC_EARLY_WARNING),\n\tIMX_PINCTRL_PIN(IMX8QM_PMIC_INT_B),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_02),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_03),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_04),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_05),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_06),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_GPIO0_07),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE0),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE1),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE2),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE3),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE4),\n\tIMX_PINCTRL_PIN(IMX8QM_SCU_BOOT_MODE5),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_GPIO00),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_GPIO01),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_I2C1_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS0_I2C1_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_GPIO00),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_GPIO01),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_I2C1_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_LVDS1_I2C1_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_LVDSGPIO),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI0_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI0_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI0_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI0_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI1_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI1_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI1_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_DSI1_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_MIPIDSIGPIO),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI0_MCLK_OUT),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI0_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI0_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI0_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI0_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI1_MCLK_OUT),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI1_GPIO0_00),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI1_GPIO0_01),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI1_I2C0_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_MIPI_CSI1_I2C0_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_HDMI_TX0_TS_SCL),\n\tIMX_PINCTRL_PIN(IMX8QM_HDMI_TX0_TS_SDA),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_3V3_HDMIGPIO),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_FSR),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_FST),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_SCKR),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_SCKT),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX0),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX1),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX2_RX3),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX3_RX2),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX4_RX1),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI1_TX5_RX0),\n\tIMX_PINCTRL_PIN(IMX8QM_SPDIF0_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_SPDIF0_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_SPDIF0_EXT_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI3_SCK),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI3_SDO),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI3_SDI),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI3_CS0),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI3_CS1),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIORHB),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_FSR),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_FST),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_SCKR),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_SCKT),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX0),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX1),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX2_RX3),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX3_RX2),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX4_RX1),\n\tIMX_PINCTRL_PIN(IMX8QM_ESAI0_TX5_RX0),\n\tIMX_PINCTRL_PIN(IMX8QM_MCLK_IN0),\n\tIMX_PINCTRL_PIN(IMX8QM_MCLK_OUT0),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIORHC),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI0_SCK),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI0_SDO),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI0_SDI),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI0_CS0),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI0_CS1),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI2_SCK),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI2_SDO),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI2_SDI),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI2_CS0),\n\tIMX_PINCTRL_PIN(IMX8QM_SPI2_CS1),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_RXC),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_RXD),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_RXFS),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_TXC),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_TXD),\n\tIMX_PINCTRL_PIN(IMX8QM_SAI1_TXFS),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIORHT),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN7),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN6),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN5),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN4),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN3),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN2),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN1),\n\tIMX_PINCTRL_PIN(IMX8QM_ADC_IN0),\n\tIMX_PINCTRL_PIN(IMX8QM_MLB_SIG),\n\tIMX_PINCTRL_PIN(IMX8QM_MLB_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_MLB_DATA),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIOLHT),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN0_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN0_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN1_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN1_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN2_RX),\n\tIMX_PINCTRL_PIN(IMX8QM_FLEXCAN2_TX),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIOTHR),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_SS3_TC0),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_SS3_TC1),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_SS3_TC2),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_SS3_TC3),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_3V3_USB3IO),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_RESET_B),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_VSELECT),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_RESET_B),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_VSELECT),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_WP),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_CD_B),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_VSELSEP),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_MDIO),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_MDC),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_REFCLK_125M_25M),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_REFCLK_125M_25M),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_MDIO),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_MDC),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_GPIOCT),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_SS0_B),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_SS1_B),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_SCLK),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_DQS),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI1A_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_QSPI1),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_DQS),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_SS0_B),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_SS1_B),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0A_SCLK),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_SCLK),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_DQS),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_SS0_B),\n\tIMX_PINCTRL_PIN(IMX8QM_QSPI0B_SS1_B),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_QSPI0),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL0_CLKREQ_B),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL0_WAKE_B),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL0_PERST_B),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL1_CLKREQ_B),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL1_WAKE_B),\n\tIMX_PINCTRL_PIN(IMX8QM_PCIE_CTRL1_PERST_B),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_PCIESEP),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_HSIC0_DATA),\n\tIMX_PINCTRL_PIN(IMX8QM_USB_HSIC0_STROBE),\n\tIMX_PINCTRL_PIN(IMX8QM_CALIBRATION_0_HSIC),\n\tIMX_PINCTRL_PIN(IMX8QM_CALIBRATION_1_HSIC),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_CMD),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA4),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA5),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA6),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_DATA7),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_STROBE),\n\tIMX_PINCTRL_PIN(IMX8QM_EMMC0_RESET_B),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_SD1FIX),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_CMD),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_CTL_NAND_RE_P_N),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_CTL_NAND_DQS_P_N),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA4),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA5),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA6),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_DATA7),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC1_STROBE),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_VSEL2),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_CLK),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_CMD),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_DATA0),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_DATA1),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_DATA2),\n\tIMX_PINCTRL_PIN(IMX8QM_USDHC2_DATA3),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_VSEL3),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TXC),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TXD0),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TXD1),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TXD2),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_TXD3),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RXC),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RXD0),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RXD1),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RXD2),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET0_RGMII_RXD3),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TXC),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TX_CTL),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TXD0),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TXD1),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TXD2),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_TXD3),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RXC),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RX_CTL),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RXD0),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RXD1),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RXD2),\n\tIMX_PINCTRL_PIN(IMX8QM_ENET1_RGMII_RXD3),\n\tIMX_PINCTRL_PIN(IMX8QM_COMP_CTL_GPIO_1V8_3V3_ENET_ENETA),\n};\n\nstatic const struct imx_pinctrl_soc_info imx8qm_pinctrl_info = {\n\t.pins = imx8qm_pinctrl_pads,\n\t.npins = ARRAY_SIZE(imx8qm_pinctrl_pads),\n\t.flags = IMX_USE_SCU,\n\t.imx_pinconf_get = imx_pinconf_get_scu,\n\t.imx_pinconf_set = imx_pinconf_set_scu,\n\t.imx_pinctrl_parse_pin = imx_pinctrl_parse_pin_scu,\n};\n\nstatic const struct of_device_id imx8qm_pinctrl_of_match[] = {\n\t{ .compatible = \"fsl,imx8qm-iomuxc\", },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, imx8qm_pinctrl_of_match);\n\nstatic int imx8qm_pinctrl_probe(struct platform_device *pdev)\n{\n\tint ret;\n\n\tret = imx_pinctrl_sc_ipc_init(pdev);\n\tif (ret)\n\t\treturn ret;\n\n\treturn imx_pinctrl_probe(pdev, &imx8qm_pinctrl_info);\n}\n\nstatic struct platform_driver imx8qm_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"imx8qm-pinctrl\",\n\t\t.of_match_table = imx8qm_pinctrl_of_match,\n\t\t.suppress_bind_attrs = true,\n\t},\n\t.probe = imx8qm_pinctrl_probe,\n};\n\nstatic int __init imx8qm_pinctrl_init(void)\n{\n\treturn platform_driver_register(&imx8qm_pinctrl_driver);\n}\narch_initcall(imx8qm_pinctrl_init);\n\nMODULE_AUTHOR(\"Aisheng Dong <aisheng.dong@nxp.com>\");\nMODULE_DESCRIPTION(\"NXP i.MX8QM pinctrl driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}