============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 14 2025  03:17:12 pm
  Module:                 signal_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Path Delay Check
     Startpoint: (F) A[26]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1700         -  
      Drv Adjust:+       0         0  
         Arrival:=    1700            
                                      
   Required Time:=    1700            
       Data Path:-    1700            
           Slack:=       0            

Exceptions/Constraints:
  max_delay             1700            constraints.sdc_line_1 

#----------------------------------------------------------------------------------------------------------------------
#         Timing Point          Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  A[26]                         -       -     F     (arrival)                      1  3.3  1000     0       0    (-,-) 
  g46/X                         -       A->X  F     sky130_fd_sc_hd__clkbuf_1      2  5.4    61   324     324    (-,-) 
  addinc_add_7_30_g3403__7410/X -       B->X  F     sky130_fd_sc_hd__or2_2         4 13.2    86   318     642    (-,-) 
  addinc_add_7_30_g3207__2346/X -       B->X  F     sky130_fd_sc_hd__and3b_1       2  7.9    60   201     843    (-,-) 
  addinc_add_7_30_g3185__5526/X -       B->X  F     sky130_fd_sc_hd__and2_1        1  5.5    48   170    1013    (-,-) 
  addinc_add_7_30_g3151__5107/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       1  5.9    51    69    1082    (-,-) 
  addinc_add_7_30_g3139__6161/Y -       B->Y  F     sky130_fd_sc_hd__nand2_2       4 19.5    92    92    1174    (-,-) 
  addinc_add_7_30_g3123__8428/Y -       A1->Y R     sky130_fd_sc_hd__a21oi_4       1  5.9   101   135    1309    (-,-) 
  addinc_add_7_30_g3110__6161/Y -       A->Y  F     sky130_fd_sc_hd__nand2_2       3 13.1    68    85    1394    (-,-) 
  addinc_add_7_30_g3097__1617/X -       A1->X F     sky130_fd_sc_hd__a21bo_2       1 51.3   139   306    1699    (-,-) 
  Cout                          -       -     F     (port)                         -    -     -     0    1700    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

