$date
	Mon Sep 12 09:51:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module P1df_tb $end
$var wire 1 ! S1 $end
$var wire 1 " S $end
$var wire 1 # Cout $end
$var wire 1 $ C $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' Cin $end
$scope module uut $end
$var wire 1 % A $end
$var wire 1 & B $end
$var wire 1 $ C $end
$var wire 1 ' Cin $end
$var wire 1 # Cout $end
$var wire 1 " S $end
$var wire 1 ! S1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#20
1"
1#
1'
#40
0#
1!
0'
1&
#60
0"
1#
1'
#80
1"
0#
0'
0&
1%
#100
0"
1#
1'
#120
0!
1$
0'
1&
#140
1"
1'
#160
