# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab3_advanced.srcs/sources_1/imports/LogicDesignLab/Lab3_Team30_FIFO_8.v" \
"../../../../lab3_advanced.srcs/FIFO_8/new/Lab3_Team30_FIFO_8_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
