$date
	Mon Dec 19 17:22:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module alu_tb $end
$var wire 32 ! ans [31:0] $end
$var reg 32 " X [31:0] $end
$var reg 32 # Y [31:0] $end
$var reg 5 $ op [4:0] $end
$scope module dut $end
$var wire 32 % X [31:0] $end
$var wire 32 & Y [31:0] $end
$var wire 5 ' op [4:0] $end
$var reg 32 ( ans [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#500
b1 !
b1 (
b1 $
b1 '
b1 #
b1 &
b0 "
b0 %
#1000
b100010001 !
b100010001 (
b100010000 "
b100010000 %
#1500
b1000010000 !
b1000010000 (
b100000000 #
b100000000 &
#2000
b10000 !
b10000 (
b10 $
b10 '
#2500
