// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "09/19/2024 11:20:13"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B);
input 	CLOCK_50;
input 	[17:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_BLANK	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[10]~input_o ;
wire \SW[11]~input_o ;
wire \SW[12]~input_o ;
wire \SW[13]~input_o ;
wire \SW[14]~input_o ;
wire \SW[15]~input_o ;
wire \SW[16]~input_o ;
wire \SW[17]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1~FBOUT ;
wire \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ;
wire \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|locked ;
wire \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal0~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21_combout ;
wire \~GND~combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal2~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~q ;
wire \u_vga|video_vga_controller_0|VGA_HS~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_HS~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal3~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal3~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~28 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~q ;
wire \u_vga|video_vga_controller_0|VGA_VS~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_VS~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal1~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~q ;
wire \u_vga|video_vga_controller_0|VGA_BLANK~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_BLANK~q ;
wire \u_vga|vga_face_0|pixel_index_next[0]~19_combout ;
wire \u_vga|vga_face_0|Equal1~3_combout ;
wire \u_vga|vga_face_0|pixel_index_next[5]~31 ;
wire \u_vga|vga_face_0|pixel_index_next[6]~32_combout ;
wire \u_vga|vga_face_0|pixel_index~6_combout ;
wire \u_vga|vga_face_0|pixel_index_next[6]~33 ;
wire \u_vga|vga_face_0|pixel_index_next[7]~34_combout ;
wire \u_vga|vga_face_0|pixel_index~5_combout ;
wire \u_vga|vga_face_0|pixel_index_next[7]~35 ;
wire \u_vga|vga_face_0|pixel_index_next[8]~36_combout ;
wire \u_vga|vga_face_0|pixel_index~4_combout ;
wire \u_vga|vga_face_0|pixel_index_next[8]~37 ;
wire \u_vga|vga_face_0|pixel_index_next[9]~38_combout ;
wire \u_vga|vga_face_0|pixel_index~3_combout ;
wire \u_vga|vga_face_0|pixel_index_next[9]~39 ;
wire \u_vga|vga_face_0|pixel_index_next[10]~40_combout ;
wire \u_vga|vga_face_0|pixel_index~13_combout ;
wire \u_vga|vga_face_0|pixel_index_next[10]~41 ;
wire \u_vga|vga_face_0|pixel_index_next[11]~42_combout ;
wire \u_vga|vga_face_0|pixel_index~2_combout ;
wire \u_vga|vga_face_0|pixel_index_next[11]~43 ;
wire \u_vga|vga_face_0|pixel_index_next[12]~44_combout ;
wire \u_vga|vga_face_0|pixel_index~12_combout ;
wire \u_vga|vga_face_0|pixel_index_next[12]~45 ;
wire \u_vga|vga_face_0|pixel_index_next[13]~46_combout ;
wire \u_vga|vga_face_0|pixel_index~1_combout ;
wire \u_vga|vga_face_0|pixel_index_next[13]~47 ;
wire \u_vga|vga_face_0|pixel_index_next[14]~48_combout ;
wire \u_vga|vga_face_0|pixel_index~11_combout ;
wire \u_vga|vga_face_0|pixel_index_next[14]~49 ;
wire \u_vga|vga_face_0|pixel_index_next[15]~50_combout ;
wire \u_vga|vga_face_0|pixel_index~10_combout ;
wire \u_vga|vga_face_0|pixel_index_next[15]~51 ;
wire \u_vga|vga_face_0|pixel_index_next[16]~52_combout ;
wire \u_vga|vga_face_0|pixel_index~0_combout ;
wire \u_vga|vga_face_0|pixel_index_next[16]~53 ;
wire \u_vga|vga_face_0|pixel_index_next[17]~54_combout ;
wire \u_vga|vga_face_0|pixel_index~9_combout ;
wire \u_vga|vga_face_0|pixel_index_next[17]~55 ;
wire \u_vga|vga_face_0|pixel_index_next[18]~56_combout ;
wire \u_vga|vga_face_0|pixel_index~8_combout ;
wire \u_vga|vga_face_0|Equal0~2_combout ;
wire \u_vga|vga_face_0|Equal0~3_combout ;
wire \u_vga|vga_face_0|Equal1~1_combout ;
wire \u_vga|vga_face_0|Equal1~0_combout ;
wire \u_vga|vga_face_0|Equal1~2_combout ;
wire \u_vga|vga_face_0|pixel_index_next[0]~21_combout ;
wire \u_vga|vga_face_0|pixel_index~14_combout ;
wire \u_vga|vga_face_0|pixel_index_next[0]~20 ;
wire \u_vga|vga_face_0|pixel_index_next[1]~22_combout ;
wire \u_vga|vga_face_0|pixel_index~18_combout ;
wire \u_vga|vga_face_0|pixel_index_next[1]~23 ;
wire \u_vga|vga_face_0|pixel_index_next[2]~24_combout ;
wire \u_vga|vga_face_0|pixel_index~17_combout ;
wire \u_vga|vga_face_0|pixel_index_next[2]~25 ;
wire \u_vga|vga_face_0|pixel_index_next[3]~26_combout ;
wire \u_vga|vga_face_0|pixel_index~16_combout ;
wire \u_vga|vga_face_0|pixel_index_next[3]~27 ;
wire \u_vga|vga_face_0|pixel_index_next[4]~28_combout ;
wire \u_vga|vga_face_0|pixel_index~15_combout ;
wire \u_vga|vga_face_0|pixel_index_next[4]~29 ;
wire \u_vga|vga_face_0|pixel_index_next[5]~30_combout ;
wire \u_vga|vga_face_0|pixel_index~7_combout ;
wire \u_vga|vga_face_0|Equal0~1_combout ;
wire \u_vga|vga_face_0|Equal0~0_combout ;
wire \u_vga|vga_face_0|Equal0~4_combout ;
wire \u_vga|vga_face_0|Equal0~5_combout ;
wire \u_vga|video_vga_controller_0|ready~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|always2~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame~q ;
wire \u_vga|video_vga_controller_0|ns_mode~0_combout ;
wire \u_vga|video_vga_controller_0|s_mode~q ;
wire \u_vga|vga_face_0|read_enable~0_combout ;
wire \u_vga|vga_face_0|read_enable~combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[0]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a117 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~5_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[1]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~6_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~7_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~8_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[2]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a119 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~9_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~10_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_red~11_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[4]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[5]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_R[6]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~2_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[0]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a113 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~5_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~6_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~7_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~8_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[2]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a115 ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~9_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~10_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_green~11_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[3]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[4]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[6]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_G[7]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a109 ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[1]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[2]~feeder_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a111 ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99~portadataout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4_combout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51~portadataout ;
wire \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5_combout ;
wire \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[3]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[5]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[6]~feeder_combout ;
wire \u_vga|video_vga_controller_0|VGA_B[7]~feeder_combout ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_G ;
wire [5:0] \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk ;
wire [18:0] \u_vga|vga_face_0|pixel_index_next ;
wire [10:1] \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_R ;
wire [10:1] \u_vga|video_vga_controller_0|VGA_Timing|line_counter ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_B ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_Timing|vga_red ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_Timing|vga_green ;
wire [7:0] \u_vga|video_vga_controller_0|VGA_Timing|vga_blue ;
wire [3:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a ;
wire [1:0] \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [18:0] \u_vga|vga_face_0|pixel_index ;

wire [4:0] \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [1:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ;

assign \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [0] = \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus [0];
assign \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [1] = \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus [1];
assign \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [2] = \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus [2];
assign \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [3] = \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus [3];
assign \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [4] = \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus [4];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a117  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a119  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a113  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a115  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a109  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];
assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a111  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus [1];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75~portadataout  = \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\u_vga|video_vga_controller_0|VGA_HS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\u_vga|video_vga_controller_0|VGA_VS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\u_vga|video_vga_controller_0|VGA_BLANK~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\u_vga|video_vga_controller_0|VGA_R [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\u_vga|video_vga_controller_0|VGA_G [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\u_vga|video_vga_controller_0|VGA_B [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|locked ),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1~FBOUT ),
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .auto_settings = "false";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .bandwidth_type = "medium";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c0_high = 12;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c0_initial = 1;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c0_low = 12;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c0_mode = "even";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c0_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_high = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_initial = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_low = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_mode = "bypass";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_high = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_initial = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_low = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_mode = "bypass";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_high = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_initial = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_low = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_mode = "bypass";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_high = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_initial = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_low = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_mode = "bypass";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk0_counter = "unused";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk0_divide_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk1_counter = "c0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk1_divide_by = 2;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk1_multiply_by = 1;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk2_counter = "unused";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk2_divide_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk3_counter = "unused";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk3_divide_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk4_counter = "unused";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk4_divide_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .compensate_clock = "clock1";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .m = 12;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .m_initial = 1;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .m_ph = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .n = 1;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .operation_mode = "normal";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .pfd_max = 200000;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .pfd_min = 3076;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .simulation_type = "functional";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .switch_over_type = "auto";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_center = 1538;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_divide_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_max = 3333;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_min = 1538;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_multiply_by = 0;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_phase_shift_step = 208;
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl .clock_type = "global clock";
defparam \u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout  = \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1] $ (VCC)
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11  = CARRY(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1])

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 .lut_mask = 16'h33CC;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N22
cycloneive_lcell_comb \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N23
dffeas \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hF0F0;
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N13
dffeas \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N27
dffeas \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|locked ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N20
cycloneive_lcell_comb \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell (
// Equation(s):
// \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout  = !\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell .lut_mask = 16'h00FF;
defparam \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal0~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal0~0_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]) # (!\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal0~0 .lut_mask = 16'h0FFF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3] & !\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 .lut_mask = 16'hA50A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 )) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4] & ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4]))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~15 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 .lut_mask = 16'h3C3F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N9
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~16_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & !\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[4]~17 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 .lut_mask = 16'hA50A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N11
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~18_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 )) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6] & ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[5]~19 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21 .lut_mask = 16'h5A5F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N10
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N13
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7] & !\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 ))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[6]~22 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23 .lut_mask = 16'hC30C;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N15
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 )) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[7]~24 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25 .lut_mask = 16'h3C3F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N17
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & !\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 ))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[8]~26 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27 .lut_mask = 16'hC30C;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N19
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~27_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7] & 
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0 .lut_mask = 16'h0100;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout  = ((!\u_vga|video_vga_controller_0|VGA_Timing|Equal0~0_combout  & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & 
// \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout ))) # (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal0~0_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20 .lut_mask = 16'h4F0F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y42_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~10_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2] & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 )) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2] & ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2]))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[1]~11 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~13 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 .lut_mask = 16'h3C3F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N5
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2]~12_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y42_N7
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3]~14_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29_combout  = \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28  $ (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[9]~28 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29 .lut_mask = 16'h0FF0;
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~29_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal2~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2] & 
// \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [10])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [3]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [4]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [2]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [10]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~0 .lut_mask = 16'h8000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal2~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal2~1_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7] & \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~1 .lut_mask = 16'hF000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout  & (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\u_vga|video_vga_controller_0|VGA_Timing|Equal2~1_combout  & 
// !\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~1_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2 .lut_mask = 16'h0020;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]) # ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]) # ((\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter 
// [7]) # (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [6]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [7]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 .lut_mask = 16'hFFFE;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  $ 
// (((\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout  & !\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout )))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~0_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 .lut_mask = 16'hA208;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (((\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q )))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & ((\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & ((!\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ))) # (!\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & ((\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout )))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~1_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 .lut_mask = 16'hD3F0;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N17
dffeas \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N30
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q  & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|early_hsync_pulse~q ),
	.datac(gnd),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0 .lut_mask = 16'hCC00;
defparam \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N31
dffeas \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout  = (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|hsync_pulse~q ),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0 .lut_mask = 16'h0FFF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N27
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N22
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_HS~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_HS~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|vga_h_sync~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_HS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_HS~feeder .lut_mask = 16'hF0F0;
defparam \u_vga|video_vga_controller_0|VGA_HS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N23
dffeas \u_vga|video_vga_controller_0|VGA_HS (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_HS .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal4~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9] & (\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout  & 
// \u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout )))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [1]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [9]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~0_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~0_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal4~1 .lut_mask = 16'h4000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout  = \u_vga|video_vga_controller_0|VGA_Timing|line_counter [1] $ (VCC)
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11  = CARRY(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1])

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10 .lut_mask = 16'h33CC;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 )) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter 
// [2] & ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~11 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13 .lut_mask = 16'h5A5F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3] & !\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14 ))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~14 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15 .lut_mask = 16'hA50A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N13
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~15_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 )) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter 
// [4] & ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4]))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[3]~16 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17 .lut_mask = 16'h3C3F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N15
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~17_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5] & !\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18 ))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[4]~18 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19 .lut_mask = 16'hC30C;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N17
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~19_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 )) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter 
// [6] & ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[5]~20 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21 .lut_mask = 16'h3C3F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N19
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~21_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal3~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal3~0_combout  = ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]) # ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1]) # (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3])

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~0 .lut_mask = 16'hFFFD;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7] & !\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22 ))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[6]~22 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23 .lut_mask = 16'hC30C;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N21
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~23_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 )) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter 
// [8] & ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 ) # (GND)))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26  = CARRY((!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 ) # (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[7]~24 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25 .lut_mask = 16'h5A5F;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N23
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~25_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal3~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal3~1_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]) # ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7]) # ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~1 .lut_mask = 16'hFFEF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26  $ (GND))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26  & VCC))
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~28  = CARRY((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9] & !\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26 ))

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[8]~26 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27_combout ),
	.cout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~28 ));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27 .lut_mask = 16'hC30C;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~27_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29_combout  = \u_vga|video_vga_controller_0|VGA_Timing|line_counter [10] $ (\u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~28 )

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[9]~28 ),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29 .lut_mask = 16'h5A5A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X55_Y42_N27
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[10]~29_combout ),
	.asdata(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~_wirecell_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal3~0_combout ) # ((\u_vga|video_vga_controller_0|VGA_Timing|Equal3~1_combout ) # ((\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~0_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~1_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2 .lut_mask = 16'hFFEF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout  = (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout )

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout ),
	.datac(gnd),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12 .lut_mask = 16'h33FF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y42_N9
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[1]~10_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y42_N11
dffeas \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~13_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u_vga|video_vga_controller_0|VGA_Timing|line_counter[2]~12_combout ),
	.ena(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter[10]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|line_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5] & \u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 .lut_mask = 16'h1100;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal1~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1] & 
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter [7])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [8]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [4]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [1]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [7]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~0 .lut_mask = 16'h8000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N28
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout  & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9] & 
// (\u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout  & !\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~0_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 .lut_mask = 16'h0080;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & ((\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout  & 
// (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2])) # (!\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout  & ((\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ))))) # 
// (!\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (((\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~1_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2 .lut_mask = 16'h72F0;
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q  & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|early_vsync_pulse~q ),
	.datac(gnd),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0 .lut_mask = 16'hCC00;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N9
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout  = (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|vsync_pulse~q ),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0 .lut_mask = 16'h0FFF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N13
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_VS~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_VS~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_v_sync~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_VS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_VS~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_VS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N1
dffeas \u_vga|video_vga_controller_0|VGA_VS (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_VS .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal2~3 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & \u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5])

	.dataa(gnd),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~3 .lut_mask = 16'h3300;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (\u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout  & ((\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout 
// )))) # (!\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & ((\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ) # ((\u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout  & \u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout 
// ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~3_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 .lut_mask = 16'hDC50;
defparam \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N11
dffeas \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal1~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal1~1_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3] & (!\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6] & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5] & 
// \u_vga|video_vga_controller_0|VGA_Timing|line_counter [2])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [3]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [6]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [5]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~1 .lut_mask = 16'h2000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal1~1_combout  & (\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9] & (\u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout  & 
// !\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10])))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~1_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [9]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~0_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|line_counter [10]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2 .lut_mask = 16'h0080;
defparam \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & ((\u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout ) # 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q  & \u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout )))) # (!\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout  & (((\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q 
// ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|Equal4~1_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|Equal3~2_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 .lut_mask = 16'hF8D8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N13
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ) # (\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q )

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|hblanking_pulse~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vblanking_pulse~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0 .lut_mask = 16'hFFAA;
defparam \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y42_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0_combout  = (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0 .lut_mask = 16'h0FFF;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N7
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_blank (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_blank~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_blank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blank .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blank .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_BLANK~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_BLANK~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blank~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blank~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_BLANK~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_BLANK~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_BLANK~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N17
dffeas \u_vga|video_vga_controller_0|VGA_BLANK (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_BLANK .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[0]~19 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[0]~19_combout  = \u_vga|vga_face_0|pixel_index [0] $ (VCC)
// \u_vga|vga_face_0|pixel_index_next[0]~20  = CARRY(\u_vga|vga_face_0|pixel_index [0])

	.dataa(\u_vga|vga_face_0|pixel_index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index_next[0]~19_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[0]~20 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[0]~19 .lut_mask = 16'h55AA;
defparam \u_vga|vga_face_0|pixel_index_next[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N10
cycloneive_lcell_comb \u_vga|vga_face_0|Equal1~3 (
// Equation(s):
// \u_vga|vga_face_0|Equal1~3_combout  = (((!\u_vga|vga_face_0|pixel_index [4]) # (!\u_vga|vga_face_0|pixel_index [3])) # (!\u_vga|vga_face_0|pixel_index [2])) # (!\u_vga|vga_face_0|pixel_index [1])

	.dataa(\u_vga|vga_face_0|pixel_index [1]),
	.datab(\u_vga|vga_face_0|pixel_index [2]),
	.datac(\u_vga|vga_face_0|pixel_index [3]),
	.datad(\u_vga|vga_face_0|pixel_index [4]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal1~3 .lut_mask = 16'h7FFF;
defparam \u_vga|vga_face_0|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[5]~30 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[5]~30_combout  = (\u_vga|vga_face_0|pixel_index [5] & (!\u_vga|vga_face_0|pixel_index_next[4]~29 )) # (!\u_vga|vga_face_0|pixel_index [5] & ((\u_vga|vga_face_0|pixel_index_next[4]~29 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[5]~31  = CARRY((!\u_vga|vga_face_0|pixel_index_next[4]~29 ) # (!\u_vga|vga_face_0|pixel_index [5]))

	.dataa(\u_vga|vga_face_0|pixel_index [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[4]~29 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[5]~30_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[5]~31 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[5]~30 .lut_mask = 16'h5A5F;
defparam \u_vga|vga_face_0|pixel_index_next[5]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[6]~32 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[6]~32_combout  = (\u_vga|vga_face_0|pixel_index [6] & (\u_vga|vga_face_0|pixel_index_next[5]~31  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [6] & (!\u_vga|vga_face_0|pixel_index_next[5]~31  & VCC))
// \u_vga|vga_face_0|pixel_index_next[6]~33  = CARRY((\u_vga|vga_face_0|pixel_index [6] & !\u_vga|vga_face_0|pixel_index_next[5]~31 ))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[5]~31 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[6]~32_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[6]~33 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[6]~32 .lut_mask = 16'hC30C;
defparam \u_vga|vga_face_0|pixel_index_next[6]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N27
dffeas \u_vga|vga_face_0|pixel_index_next[6] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[6]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[6] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~6 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~6_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|pixel_index_next [6]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~6 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \u_vga|vga_face_0|pixel_index[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[6] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[7]~34 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[7]~34_combout  = (\u_vga|vga_face_0|pixel_index [7] & (!\u_vga|vga_face_0|pixel_index_next[6]~33 )) # (!\u_vga|vga_face_0|pixel_index [7] & ((\u_vga|vga_face_0|pixel_index_next[6]~33 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[7]~35  = CARRY((!\u_vga|vga_face_0|pixel_index_next[6]~33 ) # (!\u_vga|vga_face_0|pixel_index [7]))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[6]~33 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[7]~34_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[7]~35 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[7]~34 .lut_mask = 16'h3C3F;
defparam \u_vga|vga_face_0|pixel_index_next[7]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N29
dffeas \u_vga|vga_face_0|pixel_index_next[7] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[7]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[7] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~5 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~5_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|pixel_index_next [7]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~5 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \u_vga|vga_face_0|pixel_index[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[7] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[8]~36 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[8]~36_combout  = (\u_vga|vga_face_0|pixel_index [8] & (\u_vga|vga_face_0|pixel_index_next[7]~35  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [8] & (!\u_vga|vga_face_0|pixel_index_next[7]~35  & VCC))
// \u_vga|vga_face_0|pixel_index_next[8]~37  = CARRY((\u_vga|vga_face_0|pixel_index [8] & !\u_vga|vga_face_0|pixel_index_next[7]~35 ))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[7]~35 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[8]~36_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[8]~37 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[8]~36 .lut_mask = 16'hC30C;
defparam \u_vga|vga_face_0|pixel_index_next[8]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N31
dffeas \u_vga|vga_face_0|pixel_index_next[8] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[8]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[8] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~4 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~4_combout  = (\u_vga|vga_face_0|pixel_index_next [8] & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [8]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~4 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N9
dffeas \u_vga|vga_face_0|pixel_index[8] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[8] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[9]~38 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[9]~38_combout  = (\u_vga|vga_face_0|pixel_index [9] & (!\u_vga|vga_face_0|pixel_index_next[8]~37 )) # (!\u_vga|vga_face_0|pixel_index [9] & ((\u_vga|vga_face_0|pixel_index_next[8]~37 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[9]~39  = CARRY((!\u_vga|vga_face_0|pixel_index_next[8]~37 ) # (!\u_vga|vga_face_0|pixel_index [9]))

	.dataa(\u_vga|vga_face_0|pixel_index [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[8]~37 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[9]~38_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[9]~39 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[9]~38 .lut_mask = 16'h5A5F;
defparam \u_vga|vga_face_0|pixel_index_next[9]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N1
dffeas \u_vga|vga_face_0|pixel_index_next[9] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[9]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[9] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~3 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~3_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [9])

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~3 .lut_mask = 16'hA0A0;
defparam \u_vga|vga_face_0|pixel_index~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N3
dffeas \u_vga|vga_face_0|pixel_index[9] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[9] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[10]~40 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[10]~40_combout  = (\u_vga|vga_face_0|pixel_index [10] & (\u_vga|vga_face_0|pixel_index_next[9]~39  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [10] & (!\u_vga|vga_face_0|pixel_index_next[9]~39  & VCC))
// \u_vga|vga_face_0|pixel_index_next[10]~41  = CARRY((\u_vga|vga_face_0|pixel_index [10] & !\u_vga|vga_face_0|pixel_index_next[9]~39 ))

	.dataa(\u_vga|vga_face_0|pixel_index [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[9]~39 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[10]~40_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[10]~41 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[10]~40 .lut_mask = 16'hA50A;
defparam \u_vga|vga_face_0|pixel_index_next[10]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \u_vga|vga_face_0|pixel_index_next[10] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[10]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[10] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~13 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~13_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [10])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [10]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~13_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~13 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N23
dffeas \u_vga|vga_face_0|pixel_index[10] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[10] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N4
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[11]~42 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[11]~42_combout  = (\u_vga|vga_face_0|pixel_index [11] & (!\u_vga|vga_face_0|pixel_index_next[10]~41 )) # (!\u_vga|vga_face_0|pixel_index [11] & ((\u_vga|vga_face_0|pixel_index_next[10]~41 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[11]~43  = CARRY((!\u_vga|vga_face_0|pixel_index_next[10]~41 ) # (!\u_vga|vga_face_0|pixel_index [11]))

	.dataa(\u_vga|vga_face_0|pixel_index [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[10]~41 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[11]~42_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[11]~43 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[11]~42 .lut_mask = 16'h5A5F;
defparam \u_vga|vga_face_0|pixel_index_next[11]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N5
dffeas \u_vga|vga_face_0|pixel_index_next[11] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[11]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[11] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~2 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~2_combout  = (\u_vga|vga_face_0|pixel_index_next [11] & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [11]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~2 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N31
dffeas \u_vga|vga_face_0|pixel_index[11] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[11] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[12]~44 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[12]~44_combout  = (\u_vga|vga_face_0|pixel_index [12] & (\u_vga|vga_face_0|pixel_index_next[11]~43  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [12] & (!\u_vga|vga_face_0|pixel_index_next[11]~43  & VCC))
// \u_vga|vga_face_0|pixel_index_next[12]~45  = CARRY((\u_vga|vga_face_0|pixel_index [12] & !\u_vga|vga_face_0|pixel_index_next[11]~43 ))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[11]~43 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[12]~44_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[12]~45 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[12]~44 .lut_mask = 16'hC30C;
defparam \u_vga|vga_face_0|pixel_index_next[12]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N7
dffeas \u_vga|vga_face_0|pixel_index_next[12] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[12]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[12] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~12 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~12_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [12])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|pixel_index_next [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~12_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~12 .lut_mask = 16'hC0C0;
defparam \u_vga|vga_face_0|pixel_index~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \u_vga|vga_face_0|pixel_index[12] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[12] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[13]~46 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[13]~46_combout  = (\u_vga|vga_face_0|pixel_index [13] & (!\u_vga|vga_face_0|pixel_index_next[12]~45 )) # (!\u_vga|vga_face_0|pixel_index [13] & ((\u_vga|vga_face_0|pixel_index_next[12]~45 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[13]~47  = CARRY((!\u_vga|vga_face_0|pixel_index_next[12]~45 ) # (!\u_vga|vga_face_0|pixel_index [13]))

	.dataa(\u_vga|vga_face_0|pixel_index [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[12]~45 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[13]~46_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[13]~47 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[13]~46 .lut_mask = 16'h5A5F;
defparam \u_vga|vga_face_0|pixel_index_next[13]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N9
dffeas \u_vga|vga_face_0|pixel_index_next[13] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[13]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[13] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~1 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~1_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [13])

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~1 .lut_mask = 16'hA0A0;
defparam \u_vga|vga_face_0|pixel_index~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N17
dffeas \u_vga|vga_face_0|pixel_index[13] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[13] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[14]~48 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[14]~48_combout  = (\u_vga|vga_face_0|pixel_index [14] & (\u_vga|vga_face_0|pixel_index_next[13]~47  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [14] & (!\u_vga|vga_face_0|pixel_index_next[13]~47  & VCC))
// \u_vga|vga_face_0|pixel_index_next[14]~49  = CARRY((\u_vga|vga_face_0|pixel_index [14] & !\u_vga|vga_face_0|pixel_index_next[13]~47 ))

	.dataa(\u_vga|vga_face_0|pixel_index [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[13]~47 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[14]~48_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[14]~49 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[14]~48 .lut_mask = 16'hA50A;
defparam \u_vga|vga_face_0|pixel_index_next[14]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N11
dffeas \u_vga|vga_face_0|pixel_index_next[14] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[14]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[14] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~11 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~11_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [14])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [14]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~11 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N27
dffeas \u_vga|vga_face_0|pixel_index[14] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[14] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[15]~50 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[15]~50_combout  = (\u_vga|vga_face_0|pixel_index [15] & (!\u_vga|vga_face_0|pixel_index_next[14]~49 )) # (!\u_vga|vga_face_0|pixel_index [15] & ((\u_vga|vga_face_0|pixel_index_next[14]~49 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[15]~51  = CARRY((!\u_vga|vga_face_0|pixel_index_next[14]~49 ) # (!\u_vga|vga_face_0|pixel_index [15]))

	.dataa(\u_vga|vga_face_0|pixel_index [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[14]~49 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[15]~50_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[15]~51 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[15]~50 .lut_mask = 16'h5A5F;
defparam \u_vga|vga_face_0|pixel_index_next[15]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N13
dffeas \u_vga|vga_face_0|pixel_index_next[15] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[15]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[15] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~10 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~10_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|pixel_index_next [15]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~10 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N21
dffeas \u_vga|vga_face_0|pixel_index[15] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[15] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N14
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[16]~52 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[16]~52_combout  = (\u_vga|vga_face_0|pixel_index [16] & (\u_vga|vga_face_0|pixel_index_next[15]~51  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [16] & (!\u_vga|vga_face_0|pixel_index_next[15]~51  & VCC))
// \u_vga|vga_face_0|pixel_index_next[16]~53  = CARRY((\u_vga|vga_face_0|pixel_index [16] & !\u_vga|vga_face_0|pixel_index_next[15]~51 ))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[15]~51 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[16]~52_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[16]~53 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[16]~52 .lut_mask = 16'hC30C;
defparam \u_vga|vga_face_0|pixel_index_next[16]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N15
dffeas \u_vga|vga_face_0|pixel_index_next[16] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[16]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[16] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~0 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~0_combout  = (\u_vga|vga_face_0|pixel_index_next [16] & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [16]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~0 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N21
dffeas \u_vga|vga_face_0|pixel_index[16] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[16] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[17]~54 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[17]~54_combout  = (\u_vga|vga_face_0|pixel_index [17] & (!\u_vga|vga_face_0|pixel_index_next[16]~53 )) # (!\u_vga|vga_face_0|pixel_index [17] & ((\u_vga|vga_face_0|pixel_index_next[16]~53 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[17]~55  = CARRY((!\u_vga|vga_face_0|pixel_index_next[16]~53 ) # (!\u_vga|vga_face_0|pixel_index [17]))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[16]~53 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[17]~54_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[17]~55 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[17]~54 .lut_mask = 16'h3C3F;
defparam \u_vga|vga_face_0|pixel_index_next[17]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \u_vga|vga_face_0|pixel_index_next[17] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[17]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[17] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~9 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~9_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [17])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [17]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~9 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N25
dffeas \u_vga|vga_face_0|pixel_index[17] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[17] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[18]~56 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[18]~56_combout  = \u_vga|vga_face_0|pixel_index_next[17]~55  $ (!\u_vga|vga_face_0|pixel_index [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index [18]),
	.cin(\u_vga|vga_face_0|pixel_index_next[17]~55 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[18]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[18]~56 .lut_mask = 16'hF00F;
defparam \u_vga|vga_face_0|pixel_index_next[18]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \u_vga|vga_face_0|pixel_index_next[18] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[18]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[18] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~8 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~8_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|pixel_index_next [18]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~8 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y41_N11
dffeas \u_vga|vga_face_0|pixel_index[18] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[18] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~2 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~2_combout  = (!\u_vga|vga_face_0|pixel_index [14] & (!\u_vga|vga_face_0|pixel_index [17] & (!\u_vga|vga_face_0|pixel_index [18] & !\u_vga|vga_face_0|pixel_index [15])))

	.dataa(\u_vga|vga_face_0|pixel_index [14]),
	.datab(\u_vga|vga_face_0|pixel_index [17]),
	.datac(\u_vga|vga_face_0|pixel_index [18]),
	.datad(\u_vga|vga_face_0|pixel_index [15]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~2 .lut_mask = 16'h0001;
defparam \u_vga|vga_face_0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~3 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~3_combout  = (!\u_vga|vga_face_0|pixel_index [12] & !\u_vga|vga_face_0|pixel_index [10])

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [12]),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index [10]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~3 .lut_mask = 16'h0033;
defparam \u_vga|vga_face_0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \u_vga|vga_face_0|Equal1~1 (
// Equation(s):
// \u_vga|vga_face_0|Equal1~1_combout  = (((!\u_vga|vga_face_0|pixel_index [7]) # (!\u_vga|vga_face_0|pixel_index [8])) # (!\u_vga|vga_face_0|pixel_index [6])) # (!\u_vga|vga_face_0|pixel_index [5])

	.dataa(\u_vga|vga_face_0|pixel_index [5]),
	.datab(\u_vga|vga_face_0|pixel_index [6]),
	.datac(\u_vga|vga_face_0|pixel_index [8]),
	.datad(\u_vga|vga_face_0|pixel_index [7]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal1~1 .lut_mask = 16'h7FFF;
defparam \u_vga|vga_face_0|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \u_vga|vga_face_0|Equal1~0 (
// Equation(s):
// \u_vga|vga_face_0|Equal1~0_combout  = (((!\u_vga|vga_face_0|pixel_index [9]) # (!\u_vga|vga_face_0|pixel_index [16])) # (!\u_vga|vga_face_0|pixel_index [11])) # (!\u_vga|vga_face_0|pixel_index [13])

	.dataa(\u_vga|vga_face_0|pixel_index [13]),
	.datab(\u_vga|vga_face_0|pixel_index [11]),
	.datac(\u_vga|vga_face_0|pixel_index [16]),
	.datad(\u_vga|vga_face_0|pixel_index [9]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal1~0 .lut_mask = 16'h7FFF;
defparam \u_vga|vga_face_0|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \u_vga|vga_face_0|Equal1~2 (
// Equation(s):
// \u_vga|vga_face_0|Equal1~2_combout  = (((\u_vga|vga_face_0|Equal1~1_combout ) # (\u_vga|vga_face_0|Equal1~0_combout )) # (!\u_vga|vga_face_0|Equal0~3_combout )) # (!\u_vga|vga_face_0|Equal0~2_combout )

	.dataa(\u_vga|vga_face_0|Equal0~2_combout ),
	.datab(\u_vga|vga_face_0|Equal0~3_combout ),
	.datac(\u_vga|vga_face_0|Equal1~1_combout ),
	.datad(\u_vga|vga_face_0|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal1~2 .lut_mask = 16'hFFF7;
defparam \u_vga|vga_face_0|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[0]~21 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[0]~21_combout  = ((!\u_vga|vga_face_0|Equal1~3_combout  & (!\u_vga|vga_face_0|Equal1~2_combout  & \u_vga|vga_face_0|pixel_index [0]))) # (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 
// )

	.dataa(\u_vga|vga_face_0|Equal1~3_combout ),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|Equal1~2_combout ),
	.datad(\u_vga|vga_face_0|pixel_index [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[0]~21 .lut_mask = 16'h3733;
defparam \u_vga|vga_face_0|pixel_index_next[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N15
dffeas \u_vga|vga_face_0|pixel_index_next[0] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[0]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[0] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~14 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~14_combout  = (\u_vga|vga_face_0|pixel_index_next [0] & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [0]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~14_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~14 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N13
dffeas \u_vga|vga_face_0|pixel_index[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[0] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[1]~22 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[1]~22_combout  = (\u_vga|vga_face_0|pixel_index [1] & (!\u_vga|vga_face_0|pixel_index_next[0]~20 )) # (!\u_vga|vga_face_0|pixel_index [1] & ((\u_vga|vga_face_0|pixel_index_next[0]~20 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[1]~23  = CARRY((!\u_vga|vga_face_0|pixel_index_next[0]~20 ) # (!\u_vga|vga_face_0|pixel_index [1]))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[0]~20 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[1]~22_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[1]~23 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[1]~22 .lut_mask = 16'h3C3F;
defparam \u_vga|vga_face_0|pixel_index_next[1]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N17
dffeas \u_vga|vga_face_0|pixel_index_next[1] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[1]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[1] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~18 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~18_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [1])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~18_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~18 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N3
dffeas \u_vga|vga_face_0|pixel_index[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[1] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[2]~24 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[2]~24_combout  = (\u_vga|vga_face_0|pixel_index [2] & (\u_vga|vga_face_0|pixel_index_next[1]~23  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [2] & (!\u_vga|vga_face_0|pixel_index_next[1]~23  & VCC))
// \u_vga|vga_face_0|pixel_index_next[2]~25  = CARRY((\u_vga|vga_face_0|pixel_index [2] & !\u_vga|vga_face_0|pixel_index_next[1]~23 ))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[1]~23 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[2]~24_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[2]~25 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[2]~24 .lut_mask = 16'hC30C;
defparam \u_vga|vga_face_0|pixel_index_next[2]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N19
dffeas \u_vga|vga_face_0|pixel_index_next[2] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[2]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[2] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~17 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~17_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|pixel_index_next [2]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~17_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~17 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N7
dffeas \u_vga|vga_face_0|pixel_index[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[2] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[3]~26 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[3]~26_combout  = (\u_vga|vga_face_0|pixel_index [3] & (!\u_vga|vga_face_0|pixel_index_next[2]~25 )) # (!\u_vga|vga_face_0|pixel_index [3] & ((\u_vga|vga_face_0|pixel_index_next[2]~25 ) # (GND)))
// \u_vga|vga_face_0|pixel_index_next[3]~27  = CARRY((!\u_vga|vga_face_0|pixel_index_next[2]~25 ) # (!\u_vga|vga_face_0|pixel_index [3]))

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|pixel_index [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[2]~25 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[3]~26_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[3]~27 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[3]~26 .lut_mask = 16'h3C3F;
defparam \u_vga|vga_face_0|pixel_index_next[3]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \u_vga|vga_face_0|pixel_index_next[3] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[3]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[3] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~16 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~16_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [3])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [3]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~16_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~16 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N1
dffeas \u_vga|vga_face_0|pixel_index[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[3] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index_next[4]~28 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index_next[4]~28_combout  = (\u_vga|vga_face_0|pixel_index [4] & (\u_vga|vga_face_0|pixel_index_next[3]~27  $ (GND))) # (!\u_vga|vga_face_0|pixel_index [4] & (!\u_vga|vga_face_0|pixel_index_next[3]~27  & VCC))
// \u_vga|vga_face_0|pixel_index_next[4]~29  = CARRY((\u_vga|vga_face_0|pixel_index [4] & !\u_vga|vga_face_0|pixel_index_next[3]~27 ))

	.dataa(\u_vga|vga_face_0|pixel_index [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u_vga|vga_face_0|pixel_index_next[3]~27 ),
	.combout(\u_vga|vga_face_0|pixel_index_next[4]~28_combout ),
	.cout(\u_vga|vga_face_0|pixel_index_next[4]~29 ));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[4]~28 .lut_mask = 16'hA50A;
defparam \u_vga|vga_face_0|pixel_index_next[4]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X57_Y42_N23
dffeas \u_vga|vga_face_0|pixel_index_next[4] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[4]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[4] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~15 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~15_combout  = (\u_vga|vga_face_0|pixel_index_next [4] & \u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|pixel_index_next [4]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~15_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~15 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|pixel_index~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \u_vga|vga_face_0|pixel_index[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[4] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N25
dffeas \u_vga|vga_face_0|pixel_index_next[5] (
	.clk(!\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index_next[5]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u_vga|vga_face_0|pixel_index_next[0]~21_combout ),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index_next [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index_next[5] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index_next[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N10
cycloneive_lcell_comb \u_vga|vga_face_0|pixel_index~7 (
// Equation(s):
// \u_vga|vga_face_0|pixel_index~7_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & \u_vga|vga_face_0|pixel_index_next [5])

	.dataa(gnd),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [5]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|pixel_index~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index~7 .lut_mask = 16'hCC00;
defparam \u_vga|vga_face_0|pixel_index~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \u_vga|vga_face_0|pixel_index[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|pixel_index~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|pixel_index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|pixel_index[5] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|pixel_index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~1 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~1_combout  = (\u_vga|vga_face_0|pixel_index [5]) # ((\u_vga|vga_face_0|pixel_index [6]) # ((\u_vga|vga_face_0|pixel_index [8]) # (\u_vga|vga_face_0|pixel_index [7])))

	.dataa(\u_vga|vga_face_0|pixel_index [5]),
	.datab(\u_vga|vga_face_0|pixel_index [6]),
	.datac(\u_vga|vga_face_0|pixel_index [8]),
	.datad(\u_vga|vga_face_0|pixel_index [7]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~1 .lut_mask = 16'hFFFE;
defparam \u_vga|vga_face_0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~0 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~0_combout  = (\u_vga|vga_face_0|pixel_index [13]) # ((\u_vga|vga_face_0|pixel_index [11]) # ((\u_vga|vga_face_0|pixel_index [16]) # (\u_vga|vga_face_0|pixel_index [9])))

	.dataa(\u_vga|vga_face_0|pixel_index [13]),
	.datab(\u_vga|vga_face_0|pixel_index [11]),
	.datac(\u_vga|vga_face_0|pixel_index [16]),
	.datad(\u_vga|vga_face_0|pixel_index [9]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~0 .lut_mask = 16'hFFFE;
defparam \u_vga|vga_face_0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~4 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~4_combout  = (\u_vga|vga_face_0|Equal0~1_combout ) # ((\u_vga|vga_face_0|Equal0~0_combout ) # ((!\u_vga|vga_face_0|Equal0~3_combout ) # (!\u_vga|vga_face_0|Equal0~2_combout )))

	.dataa(\u_vga|vga_face_0|Equal0~1_combout ),
	.datab(\u_vga|vga_face_0|Equal0~0_combout ),
	.datac(\u_vga|vga_face_0|Equal0~2_combout ),
	.datad(\u_vga|vga_face_0|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~4 .lut_mask = 16'hEFFF;
defparam \u_vga|vga_face_0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N16
cycloneive_lcell_comb \u_vga|vga_face_0|Equal0~5 (
// Equation(s):
// \u_vga|vga_face_0|Equal0~5_combout  = (\u_vga|vga_face_0|pixel_index [1]) # ((\u_vga|vga_face_0|pixel_index [2]) # ((\u_vga|vga_face_0|pixel_index [3]) # (\u_vga|vga_face_0|pixel_index [4])))

	.dataa(\u_vga|vga_face_0|pixel_index [1]),
	.datab(\u_vga|vga_face_0|pixel_index [2]),
	.datac(\u_vga|vga_face_0|pixel_index [3]),
	.datad(\u_vga|vga_face_0|pixel_index [4]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|Equal0~5 .lut_mask = 16'hFFFE;
defparam \u_vga|vga_face_0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|ready~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|ready~0_combout  = (!\u_vga|video_vga_controller_0|s_mode~q  & ((\u_vga|vga_face_0|Equal0~4_combout ) # ((\u_vga|vga_face_0|pixel_index [0]) # (\u_vga|vga_face_0|Equal0~5_combout ))))

	.dataa(\u_vga|vga_face_0|Equal0~4_combout ),
	.datab(\u_vga|video_vga_controller_0|s_mode~q ),
	.datac(\u_vga|vga_face_0|pixel_index [0]),
	.datad(\u_vga|vga_face_0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|ready~0 .lut_mask = 16'h3332;
defparam \u_vga|video_vga_controller_0|ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y42_N4
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|always2~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|always2~2_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8] & (\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5] & (\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout  & 
// \u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout )))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [8]),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|pixel_counter [5]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|Equal2~2_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|Equal1~2_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|always2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|always2~2 .lut_mask = 16'h4000;
defparam \u_vga|video_vga_controller_0|VGA_Timing|always2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y42_N5
dffeas \u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|always2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|ns_mode~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|ns_mode~0_combout  = (!\u_vga|video_vga_controller_0|ready~0_combout  & ((\u_vga|video_vga_controller_0|s_mode~q  & ((!\u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame~q ))) # 
// (!\u_vga|video_vga_controller_0|s_mode~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ))))

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\u_vga|video_vga_controller_0|ready~0_combout ),
	.datac(\u_vga|video_vga_controller_0|s_mode~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|end_of_active_frame~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|ns_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|ns_mode~0 .lut_mask = 16'h0232;
defparam \u_vga|video_vga_controller_0|ns_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y42_N1
dffeas \u_vga|video_vga_controller_0|s_mode (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|ns_mode~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|s_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|s_mode .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|s_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \u_vga|vga_face_0|read_enable~0 (
// Equation(s):
// \u_vga|vga_face_0|read_enable~0_combout  = (\u_vga|video_vga_controller_0|s_mode~q  & (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q )) # (!\u_vga|video_vga_controller_0|s_mode~q  & (((\u_vga|vga_face_0|Equal0~5_combout ) # 
// (\u_vga|vga_face_0|pixel_index [0]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|vga_face_0|Equal0~5_combout ),
	.datac(\u_vga|vga_face_0|pixel_index [0]),
	.datad(\u_vga|video_vga_controller_0|s_mode~q ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|read_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|read_enable~0 .lut_mask = 16'h55FC;
defparam \u_vga|vga_face_0|read_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \u_vga|vga_face_0|read_enable (
// Equation(s):
// \u_vga|vga_face_0|read_enable~combout  = ((\u_vga|vga_face_0|read_enable~0_combout ) # ((\u_vga|vga_face_0|Equal0~4_combout  & !\u_vga|video_vga_controller_0|s_mode~q ))) # (!\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q 
// )

	.dataa(\u_vga|vga_face_0|Equal0~4_combout ),
	.datab(\u_vga|video_vga_controller_0|s_mode~q ),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|read_enable~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|read_enable~combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|read_enable .lut_mask = 16'hFF2F;
defparam \u_vga|vga_face_0|read_enable .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .mem_init3 = 2048'h0F00FD2600000000FFFFFCF8B9E9FEBFFF827E0066007B0000000003BFFFFFFF273A7FB4FFF07FC01E811FA000000000FFFFFFCEEFFCFEEFFF019F006E00E26B20000003BFFFFFF9C3FB3FD0FFE045C01E80396AC8000000FFFFFFFFABFC7EE7FF810700EA00BAEE20000003BFFFFFFFF2FF9FD1FFF110E01DC013BB08000000FFFFFFFFCEFC3ED7FFCC4380FB06C18E20000003BFFFFFF7FA3F8FF3FFFBB0E03DC0C82388000000FFFFFFFFFA3F3EC7FFCCC380FB411C0860000003BFFFFFFFFF3FE7F5FFFBA2E03CE02F02D8000000FFFFFFFFFE8F2EAFFFCC990037C7A638E0000003BFFFFFFFFFCFE7F1FFFBAA600C706D8E38000000FFFFFFFFFFB3FEAF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .mem_init2 = 2048'hFF4CAA00378415F9C0000003BFFFFFFFFFF37BF9FFF93A4004700FFFF8000000FFFFFFFFFEE8FEAFFF61A700170447E000000003BFFFFFFFFFFDFFD9FFF865C00441109D00000000FFFFFFFFFFFBBEAFFFFB2700130F800000000003BFFFFFFFFFFF4FDDFFFEEDC002C2C42020000000FFFFFFFFFFFEF28FFFFA27000313800000000003BFFFFFFFFFFFC6F5FFFECDC002C2680000000000FFFFFFFFFFFF2FCFFFE24300031F000000000003BFFFFFFFFFFFE441FFFA984003C9400000000000FFFEFFFFFFFF3067FF8D8F800321000000000003BFFFFFFFFFFFFE6FFFF172E003C5400000000000FFFEFFFFFFFF3A27FF94FFC00730000000000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFF775FFE43FF003E0000000000000FFFFFFFFFFFFFB4FFF2A61C00740C00000000003BFFFFFFFFFFFFFF5FFE29C7003C8300000000000FFFFFFFFFFFFFC77FF3589C01F64E327C0000003BFFFFFFFFFFFFE1AFFC8633802C117FFE0000000FFFFFFFFFFFFE7FFFF5585E01B803E3FE0000003BFFFFFFFFFFFFECEFFD5653C04C20FFFF0000000FFFFFFFFFFFFE427FEEB04E01BB03E7FE0000003BFFFFFFFFFFFFFFEFF9160BC05CE0FFFF0000000FFFFFFFFFFFFF72FFC9F08401BF83DFFE0000003BFFFFFFFFFFFFFFCFFAAC25805EE0FFFF0000000FFFFFFFFFFFFF3ABFD5701401A0FF1FFE0000003BFFFFFFFFFFFFFD5FF2BC29805F71FFFF0000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFA83F9556C70128FF17FE0000003BFFFFFFFFFFFFFC1FE505B3C04E39FFFF0000000FFFFFFFFFFFFFAC3FB436CB01267F17FF0000003BFFFFFFFFFFFFFC0FE545B9404A79FFFF8000000FFFFFFFFFFFFFF8FF32F60701073E3FFF8000003BFFFFFFFFFFFFFFBFED2DC1406BFDFFFFC000000FF7FFFFFFFFFFE27FCAF00D011DBC7FFFFFF0003BFFFFFFFFFFFFFF2FD1AA0260657FFFFFF800000FF7FFFFFFFFFFFD7F890E81C17D9CFFFFFFF0003BFFFFFFFFFFFFFFEFE13DE0B82B7FFFFFFC00000FFFFFFFFFFFFFFA7E26B3C2E1889CFFFFFFF0003BFFFFFFFFFFFFFF4FA97A58B823FFFFFFFC00000FFFFFFFFFFFFFF0FD61CC6FE1FBC9FFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder_combout  = \u_vga|vga_face_0|pixel_index_next [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [15]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder_combout  = \u_vga|vga_face_0|pixel_index_next [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|vga_face_0|pixel_index_next [14]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1 .lut_mask = 16'hF000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .mem_init3 = 2048'h1F00E28E0707FFFF98007001BFE1FA927C0A40038B603CA04580FFFFE6000C20FF8F5881F03B00085E00A64C8389FFFE78087183BFE9CA947C0740064AC03C93C0E27FFFBC020C60FF8F58A1E03D80321601AE2D070FFFFE600030C3BFFDCA843C07800E92906D89A5E37EFF18801C14FFA758A0F02FC0503C878426973FFFFF8701390BBFF8EAA49805C00CB7B061888FC7FEFFF1C01E40FFF75DA4F8AFE0253C0F0432373FFFFFC3A3194BBFF2EBAC1815E0143F81E08CBFC7FFFFF0E80652FFF70D6CFC1FE867B80F05BA7F3FFFFFE0238283BFF8E02D1807F2188F03E0ACEFCFFFFFF88C4020FFD90568F61FE941B80F05BA4F3FFFFFE0260003BFF9602D;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .mem_init2 = 2048'h1807FEE90E03E1A6E3CFFFFFFC0C4200FFF98568C61FFDF9B01F380A8F3FFFFFEE618003BFFC622D1D43FB3EC603CF3B73CFFFFFFFDCE400FFEF9560CB1FEE78B01C7B2FCF3FFFFFFFE61803BFFC722C1D43FB8E4C079E1B4BCFFFFFFFFCC200FFFFF560F38FFC7EA018FBF75F3FFFFFFF83E003BFFE7EAC1963FF2F68063E5DCFCFFFFFFFE1B000FFF5E5616387FEF76019F3F73F3FFFFFFF130003BFFA7DAC187FFFAF28067F7CD7CFFFFFFFC90000FFFDA7606387FEF7E019C1F33F7FFFFFFF208003BFFF65EC18F9FBBE1C02707EB7CFFFFFFFDE4000FFF9B7624787FEF8E00CC1FA8F7FFFFFFF4E2403BFFF54E818F1FFBCFC03307EBBCFFFFFFFC90900;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .mem_init1 = 2048'hFFFD7B40C787FEF8E00E49DBCF7FFFFFE601E603BFFECEE818E1FFBDFC0198377BCFFFFFFB8559C0FFFD3945C787FCD2800670DDEF3FFFFFF4180003BFFFBE6818E1FFB96101D8337FCFFFFFFD0C0000FFFCD82B870FFCD7386670DDEF3FFFFFB1960003BFFF8B0610E1FFB9239CC83367CFFFFFFC050000FFFFBC6F960FFCF57EF730F02F3FFFFFA1AC0003BFFFEB8E11C1FDB8CFDCCC3C27CFFFFFE47B0000FFFFAE7D940FF4F87FF620701B3FFFFFA1000003BFFFF18C1183FEBACFFCCC1C0ACF9FFFE8020000FFFFDF5B841FF4EA7FE620781A3E7FFF11300003BFFFFCE871A3FEBF0FFDCC0E0ACF9FFFC5C40000FFFFE753057FF5A6FFE66038283C7FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92 .mem_init0 = 2048'hD6580003BFFFED68E1AFFEB43FF9C80E0C0E9FFFFB960000FFFF7337017FF5F9FFE66038283C7FFB00C80003BFFFEEA4E12FFEBBBFF8CC020C071FFEE4320000FFFFF9F7007FF5E5FFF33000303CFFC07FC00003BFFFEF5EE00FFEBA7FFCEC0008061FF06FB00000FFFFFCFF4039F1EFFFF470007005FE034F000003BFFFFFBFE0077EBC7FFC9C000B017F8053C00000FFFFFEAFE719F9DBFFC500006804FE0E00000003BFFFFFC3F8C37EBFFFF960040801BF8380000000FFFFFE8FE719F8E3FF8AFC0068067C3A00000003BFFFFFFEF8C37EB1FFF15F0409019F0B80000000FFFFFCE2FFF9FEB3FF85FE006407F4F800000003BFFFFF9B3F7A7EB6FFE0DF80;
// synopsys translate_on

// Location: FF_X52_Y41_N11
dffeas \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|vga_face_0|pixel_index_next [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a80~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a92~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4 .lut_mask = 16'hC088;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .mem_init3 = 2048'hFFFFDBFFFFFF2F5FB1E4FFFFFFFF0000FFFFFFFFFFFE8FFFFFFCBA7E6717FFFFF87C0003BFFFFFFFFFFFDBFFFFFF265F99E4FFFFFFFF0000FFFFFFFFFFFEAFFF1FFCBA7E6791FFFFF87C0003BFFFFFFFFFFFD5FFFFFF264798AA7FFFFFFF0000FFFFFFFFFFFEDFFE2FFCBA3E62A1FFFFFFFC0403BFFFFFFFFFFFD5FFDFFFA04798A8FFFFFFFF0000FFFFFFFFFFFECFFE7FFE3A1F3291FFFFFFFC0003BFFFFFFFFFFFD9FFF3FF80E79866FFFFFFFF0000FFFFFFFFFFFEEFFE27FA13CF31D9FFFFFFFC0003BFFFFFFFFFFFD9FF01FFC0E39864FFFFFFFF0000FFFFFFFFFFFE67FC6BFB03E731C4FFFFFFFC0003BFFFFFFFFFFFD9FF7EFFC0F19845BFFFFFFF0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .mem_init2 = 2048'hFFFFFFFFFFFE67FDE5FB00713384FFFFDFFC0003BFFFFFFFFFFFD9FFA17FC07C1845FFFFFFFF0000FFFFFFFFFFFE6FFD83FB007C3397FFFF9FFC0003BFFFFFFFFFFFCDFFC8BFC01FB045FFFFFFFF0000FFFFFFFFFFFC7F81BCFB0707B11BFFFF3FFC0003BFFFFFFFFFFF8FFFE45F438EF056FFFFFFFF0000FFFFFFFFFFFD7FC8FF7B1FF8E16BFFFE7FFC0003BFFFFFFFFFFF8FFBE65F5C73905AFFFFFFFF0000FFFFFFFFFFFDFB73B67B31C70103FFFE7FFC0003BFFFFFFFFFFF8FF5EEDF5F23C0507FFFFFFF0000FFFFFFFFFFF67B4C73BB6421C611FFFCFFFC0003BFFFFFFFFFFFBFF13FFF5B91F0DC7FFFFFFF0000FFFFFFFFFFFD3BBE91BB6EE43601FFFD;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .mem_init1 = 2048'hFFFC0003BFFFFFFFFFFF9FF2E05FDAC318D4FFFFFFFF0000FFFFFFFFFFFDDB9C7E3B6ECF9E21FFF9FFFC0003BFFFFFFFFFFF8BFE1A8EDAFF8CDAFFFFFFFF0000FFFFFFFFFFFE5B95C1DB6BF0DE41FFFBFFFC0003BFFFFFFFFFFF93F81DBED7E464D67FFFFFFF8000FFFFFFFFFFFCCF887D1BD2A49F43FFF3FFFC0003BFFFFFFFFFFFB3E2021EECD3A6487FFFFFFF0000FFFFFFFFFFFC2F9A0ED8D5DD1A63FFF7FFFC0003BFFFFFFFFFFFAFE0ABEED8982648FFFFFFFF0000FFFFFFFFFFFCAF125EF8B4AA1A21FFEFFFF80003BFFFFFFFFFFFA7E451EEDABB6408EFFFFFFE0000FFFFFFFFFFFDAF9E26D8A2E43621BFCFFFF00003BFFFFFFFFFFF93E2AF36D832;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44 .mem_init0 = 2048'h64086FFFFFFC0000FFFFFFFFFFFEAFCA1118B0E83E31BF9FFFF00003BFFFFFFFFFFFEBE19F15DC12C48C6FFFFFFC0000FFFFFFFFFFFF2FE6FF9CBFC33E19BF1FFFF00003BFFFFFFFFFFFEBF14F093727C587EFFFFFFC0000FFFFFFFFFFFF6FF59C9C9F073E0FBF3FFFF00003BFFFFFFFFFFFA9F9FB8B24DFC583FFFFFFFC0000FFFFFFFFFFFE4FFA0CA69F1EFE0BBE7FFFF00003BFFFFFFFFFFF89FCBB8B9A2669807FFFFFFC0000FFFFFFFFFFFE47FACDA68F19FE57BE7FFFF00003BFFFFFFFFFFFA9FC330BCD41A985FFFFFFFC0000FFFFFFFFFFFF47FD059EDCD33E71BCFFFFF00003BFFFFFFFFFFFE1FF14FBF4E3D9977FFFFFF80000FFFFFFFFFFFF43FC;
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .mem_init3 = 2048'h449CDBB43EF7F9FFFFF00003BFFFFFFFFFFFE1FFE2031AEFB9B6FFFFFFF80000FFFFFFFFFFFF47FE7EDD534B1DF7F9FFFFF00003BFFFFFFFFFFF91FFFFC00DA07DB6FFFFFFC00000FFFFFFFFFFFCCFFFBE5D52671D9BF3FFFF000003BFFFFFFFFFFF83FFFFE00FA7D9FFFFFFFFC00000FFFFFFFFFFFC5FFFD73AF2730DFDC7FFFF000003BFFFFFFFFFFFC7FFFFE007CC19BC7FFFFFC00000FF7FFFFFFFFD3FFFE3AA7F030DF5C7FFFF800003BFFFFFFFFFFFC7FFFFE0C7EF19FD7FFFFFC00000FFFFFFFFFFFF3FFFF7E956E20CE1CFFFFF800003BFFFFFFFFFFF9FFFFFF1C3EF09BF7FFFFFC00000FFFFFFFFFFFE3FFFFAA133C60C4A8FFFFF800003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFBFFFFFF1C1CE0993BFFFFFC00000FFFFFFFFFFFD3FFFFF04D70E0C5E9FFFFF800003BFFFFFFFFFFF97FFFFFBC1C60992BFFFFFC00000FFFFFFFFFFFD3FFFFCDCA83E0C5C3FFFFF800003BFFFFFFFFFFFB7FFFFF981C6019EFFFFFFC00000FFFFFFFFFFFDFFFFFD3E407C0C5D3FFFFF800003BFFFFFFFFFFFA7FFFFF881C4019EEFFFFFC00000FDFFFFFFFFFD7FFFFC7E207C0C581FFFFF800003BFFFFFFFFFFFF7FFFFF881E401DE6FFFFFC00000FDFFFFFFFFFC5FFFFC7E307E0E581FFFFF800003BFFFFFFFFFFFD7FFFFF8838603D36FFFFFC00000FFFFFFFFFFFFDFFFFC1E187E0EF10FFFFF800003BFFFFFFFFFFFEFFFFFF0018E039B4FFFFFC00000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .mem_init1 = 2048'hFF7FFFFFFFFD5FFFFC1E187C0EB107FFFF800003BFFFFFFFFFFF3BFFFFF0010E03AB4FFFFFC00000FF7FFFFFFFFD5FFFFC18187E0E8147FFFF800003BFFFFFFFFFFF5BFFFFF0030E07A35FFFFFC00000FFFFFFFFFFFE4FFFF838187E1F49E3FFFF800003BFFFFFFFFFFF0BFFFFF0070F079377FFFFC00000FFFFFFFFFFFE2FFFF818187E0D4DF1FFFF800003BFFFFFFFFFFF2DFFFFF80F0F07D23FFFFFC00000FFDFFFFFFFFFAFFFFC18387E0D94F1FFFF800003BFFFFFFFFFFFF5FFFFFC0F8F07443FFFFFC00000FFEFFFFFFFFADFFFFC1C38FE0D9A99FFFF800003BFFFFFFFFFFE8DFFFFFC0F8F0745AFFFFF800000FFFFFFFFFFF39FFFFC1F70FE049B9C7F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32 .mem_init0 = 2048'hFF000003BFFFFFFFFFFE9BFFFFFC0F8F0165EFFE00000000FFFFFFFFFFFEA7FFFC0FF07C028F9E7000000003BFFFFFFFFFFF83FFFFFC0B8F0124EFFE00000000FFFBFFFFFFFE07FFFE0FE07C0A9F1E3000000003BFFFFFFFFFFFF5FFFFFC0B8F00A56FFE00000000FFFBFFFFFFFFDFFFFE0BF07C09991E1000000003BFFFFFFFFFFFDAFFFFFC0FCF02475FFE00000000FFFFFFFFFFFF7FFFFF09F83E1E311F1000000003BFFFFFFFFFFFDEFFFFF80FCF060A5FFE00000000FFFFFFFFFFFE07FFFF0FFC3C36381F8000000003BFFFFFFFFFFF91FFFFF807CF07880FFE00000000FFFEFFFFFFFE23FFFF0FFC3C30181F8800000003BFFFFFFFFFFF86FFFFF807CF;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a44~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a32~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1 .lut_mask = 16'hD800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .mem_init3 = 2048'h0C848FFE00000000FFFFFFFFFFFDDFFFFF0FFC3C2C113FC000000003BFFFFFFFFFFF837FFFF80FCF0B064FFE00000000FFFFFFFFFFFDEBFFFF8FFE3C50011FE000000003BFFFFFFFFFFF0F7FFFF80FCF17464FFE00000000FFFFFFFFFFFDEBFFFEC3FE1C50610FE000000003BFFFFFFFFFFFB5FFFFFC0FCF141ACFFE00000000FFFFDFFFFFFD35FFFE00FE38B07907D100000003BFFFFFFFFFFFA77FFFFC0FCF3C8841FE00000000FFFFFFFFFFFCF7FFFF807F39A82001F8A0000003BFFFFFFFFFFFEFBFFFFC0F8EE81F00FE00000000FFFFFFFFFFFEA1FFFF807E334C3101F800000003BFFFFFFFFFFFE47FFFFC0F9CD30900FE00000000FFFFFFFFFFF210FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFC07E73544101FC00000003BFFFFFFFFFFFD03FFFFC0F9C959C42FE00000000FFFFF7FFFFE7C1FFFFC07C7494C101FC20000003BFFFFFFFFFFFFA5FFFFC0F9D6D9C44FE00000000FFFFFBFFFFEFE8FFFFC07CEA34F101F800000003BFFFFFFFFFFFE61FFFFC0F1A8D1804FE00000000FFFFFBFFFFDF997FFFC078D5D16000F800000003BFFFFFFFFFFFFE2FFFFC0F37746C087C00000000FFFFFFFFFFF395BFFFE071A9D164007800000003BFFFFFFFFFFFFE8FFFFC0E2A7418000000000000FFFFFFFFFFFF853FFFE0E353E0F8003000000003BFFFFFFFFFFFF4FFFFE43CD4503C000000000000FFFFFFFFFFFFACAFFE0189A6A000000000000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'hFFFFE005FFC0664BD204200000000000FFFFFFFFFFFF940FFE1F64DFE3F0800000000003BFFFFFFFFFFFE38BF987D937FCDC000000000000FFFFFFFFC7FFBCAFC030D3BFF330C00020000003BFFFFFFFFFFFE510F00C34CFFECC000000000000FFFFFFFF87FFE7F788732F3FFA20000040000003BFFFFFFFFFFFFEC0431DC9CFFA28200000000000FFFFFFFF83FFE2003FE64C0FC280000000000003BFFFFFFFFFFFFD500FF9910F70E0000000000000FFFFFFFF01FFFF11CF1C4998CD00000000000003BFFFFFFFFFFFFC43F08F117F3200000000000000FFFFFFFF01FFF21F8099DB98D260000000000003BFFFFFFFFFFFFDC4F03676F734D8000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'hFFFFFFFF01FFF6739FBB238CE860000000000003BFFFFFFFFFFFFC8D73FE48FD2A00000000000000FFFFFFFF01FFF7BCCFE142652880000000000003BFFFFFFFFFFFFDD1987910D14A00000000000000FFFFFFFF01FFF54B70FBC2644800000000000003BFFFFFFFFFFFFD97E69EEA415600000000000000FFFFFFFF01FFF6B300E0F10E3000000000000003BFFFFFFFFFFFFEC0E13D5C4B8800000000000000FFFFFFFE03FFFF9781E87C4EF000000000000003BFFFFFFFFFFFFF78E52B479B8A00000000000000FFFFFFFC03FFED53EFCD1B084800000000000003BFFFFFFFFFFFF92A797B03230200000000000000FFFFFFFC6FFFC71D510E8E1880000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000003BFFFFFFFFFFFF8CF96F3D8062800000000000000FFFFFFF87FFFF75752FB7C054000000000000003BFFFFFFFFFFFFFFA88DE18013080000000000000FFFFFFF0FFFFFFC56D7C7889F400000000000003BFFFFFFFFFFFFEFEDF2EDC327600000000000000FFFFFFF1FFFFFFFCDC1A409FF800000000000003BFFFFFFFFFFFFE1F9A0618577E00000000000000FFFFFFE3FFFFFFFFE19B13F8F000000000000003BFFFFFFFFFFFFFD7FE22FA5E3000000000000000FFFFFFC3FFFFFFDFE79FA0B5F000000000000003BFFFFFFFFFFFFFE7FEFEB8057000000000000000FFFFFFC3FFFFFFFEEFFBA6EDE000000000000003BFFFFFFFFFFFFFF7DAC77DBB;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .mem_init2 = 2048'h6000000000000000FFFFFFC7FFFFFFFFEE0330C98000000000000003BFFFFFFFFFFFFFFFFC83FC906000000000000000FFFFFFCFFFFFFFFEF08F75810000000000000003BFFFFFFFFFFFFFFFFF938DA00000000000000000FFFFFFFFFFFFFFFEF6CF05800000000000000003BFFFFFFFFFFFFFFFFED1E4C00000000000000000FFFFFFFFFFFFFFFFF3015C000000000000000003BFFFFFFFFFFFFFFFFC7064000000000000000000FFFFFFFFFFFFFFFFE57460000000000000000003BFFFFFFFFFFFFFFFFFB179000000000000000000FFFFFFFFFFFFFFFF8C6000000000000000000003BFFFFFFFFFFFFFFFEF8004000000000000000000FFFFFEFFFF3FFFFE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h0D0000000000000000000003BFFFFFFFFFFFFFFF03FE00000000000000000000FFFFFCFFFF3FFFFC030000000000000000000003BFFFFFFFFFFFFFFF018000000000000000000000FFFFF9FFFF8FFFFC000000000000000000000003BFFFFFFFFFFFFFFF800000000000000000000000FFFFF9FFFFCFFFFC004000000000000000000003BFFFFFFFFFFFFFFF800000000000000000000000FFFFFBFFFFCFFFFC000000000000000000000003BFFFFFFFFFFFFFFF800000000000000000000000FFFFF7FFFFE7FFFC000000000000000000000003BFFFFFFFFFFFFFFF800000000000000000000000FFFFFFFFFFE7FFFC000000000000000000000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFF800000000000000000000000FFFFFFFFFFFFFFFF800000000000000000000003BFFFFFFFFFFFFFFF1F8000000000000000000000FFFFDFFFFFF9FFFC000000000000000000000003BFFFFFFFFFFFFFFE000000000000000000000000FFFF9FFFFFF8FFF0000000000000000000000003BFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFC4000000000000000000000000003BFFFFFFFFFFFF800000000000000000000000000FFFFFFFFFFFE4000000000000000000000000003BFFFFFFFFFFFF800000000000000000000000000FFFE7FFFFFFE2000000000000000000000000003BFFFFFFFFFFFFC00000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a20~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0 .lut_mask = 16'h00D8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N23
dffeas \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|vga_face_0|pixel_index_next [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_vga|vga_face_0|read_enable~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2 .lut_mask = 16'hFF0E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .mem_init3 = 2048'hFFFF0003BFFFFFFFFFFFFFECF8CA5EFDCD7FFFFFFFC00000FFFFFFFFFFFFFF9FD74673F697BE3FFFFFFF0003BFFFFFFFFFFFFFEDF4FC627EC66FFFFFFFFF0000FFFFFFFFFFFFFF83B8F199DF5BBE3FFFFFFF0003BFFFFFFFFFFFFFF4F57B957ED7EFFFFFFFFF8000FFFFFFFFFFFFFFDBF83CC40B47FE3FFFFFFF0003BFFFFFFFFFFFFFFEED6B9CB3C5FFFFFFFFFF8000FDFFFFFFFFFFFFDF7806760A0FFE1FFFFFFF0003BFFFFFFFFFFFFFFEF67B9CD345FFFFFFFFFF8000FFFFFFFFFFFFFF7B27C31B0A07FDDFFFFFFF0003BFFFFFFFFFFFFFFFD013E35B07FFFFFFFFFF8000FFFFFFFFFFFFFF3BDFF18D8005F9CFFFFFFF0003BFFFFFFFFFFFFFEECB08FB47;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .mem_init2 = 2048'h45BFFFFFFFFF8000FF7FFFFFFFFFFE76DFF8C4C507FBE7FFFFFF0003BFFFFFFFFFFFFFFEBB003C27C1FFFFFFFFFF8000FFFFFFFFFFFFFEF05FF8667107F3E7FFFFFF0003BFFFFFFFFFFFFFFE8A0018A1A1FFFFFFFFFF8000FFFFFFFFFFFFFFF11FFC333883F7F3FFFFFF0003BFFFFFFFFFFFFFFC02030798C57FFFFFFFFF8000FFFFFFFFFFFFFFE21FFE193C8FEFF9FFFFFF0003BFFFFFFFFFFFFFECC6071698457FFFFFFFFF8000FFFFFFFFFFFFFFE63FFF899C0FCFF8FFFFFF0003BFFFFFFFFFFFFFFDC0366C9215FFFFFFFFFF8000FFFFFFFFFFFFFFFE38FFC99E0FFFFCFFFFFF0003BFFFFFFFFFFFFFFFC07E509035FFFFFFFFFF8000FFFFFFFFFFFFFFFC;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .mem_init1 = 2048'h007FCB9E6FFFFEFFFFFE0003BFFFFFFFFFFFFFFF98FC0E862DFFFFFFFFFF8000FFFFFFFFFFFFFFF8003F960CAF7FFE7FFFFE0003BFFFFFFFFFFFFFFF47FC3F932DFFFFFFFFFF8000FFFFFFFFFFFFDFF8001FA80CAF7FFF3FFFFE0003BFFFFFFFFFFFFFFE47FEBF5175FFFFFFFFFF8000FFFFFFFFFFFFFFE00F0F510C0FFFFFBFFFFE0003BFFFFFFFFFFFFFFA07FCB05175FFFFFFFFFF8000FFFFFFFFFFFFFFC08790A00407FFFFFFFFFE0003BFFFFFFFFFFFFFF807F1D0013DFFFFFFFFFF8000FFFFFFFFFFFFFFC3C39E400455FFFFDFFFFC0003BFFFFFFFFFFFFFF867F1B801BBFFFFFFFFFF8000FFFFFFFFFFFFFF83DBBC800657FFFFEFFFFC0003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68 .mem_init0 = 2048'hFFFFFFF067F98C00BBFFFFFFFFFF0000FFFFFFFFFFFFFF87D3B180022FFFFFFFFFFC0003BFFFFFFFFFFFFFF0E3F9C6008DFFFFFFFFFF0000FFFFFFFFFFFFFF87C991800237FFFFF7FFFC0003BFFFFFFFFFFFFFF1EDFD7A014CFFFFFFFFFF0000FFFFFFFFFFFFFF0FDFE9F0031BFFFFFBFFFC0003BFFFFFFFFFFFFFE1EDFC7A0345FFFFFFFFFF0000FFFFFFFFFFFFFF0FE0F608E1C7FFFFFBFFFC0003BFFFFFFFFFFFFFE3D0FC9421A2FFFFFFFFFF0000FFFFFFFFFFFFFF0FEDF1DBB1C3FFFFFFFFFC0003BFFFFFFFFFFFFFE3D2FC9071A17FFFFFFFFF0000FFFFFFFFFFFFFF6FAA309639F5FFFFFEFFFC0003BFFFFFFFFFFFFFEBF8FC13E1747FFFFFFFFF0000;
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFF7FA547ABB8FDFFFFFEFFFC0003BFFFFFFFFFFFFFEBE6C20A60D6FFFFFFFFFF0000FFFFFFFFFFFFFF7F22979778FFFFFFFF7FFC0803BFFFFFFFFFFFFFEBE54098C71E7FFFFFFFFF0000FFFFFFFFFFFFFF7F31CDCEF8F9FFFFFF3FFC1003BFFFFFFFFFFFFFCFF7DFF508FEBFFFFFFFFF0000FFFFFFFFFFFFFF7F31049CF8F8FFFFFFBFFC0003BFFFFFFFFFFFFFDFF42651346E3FFFFFFFFF0000FFFFFFFFFFFFFF7F387283C87AFFFFFFDFFC0003BFFFFFFFFFFFFFDFF80340CC6E3FFFFFFFFF8000FFFFFFFFFFFFFF3F9832CF807AFFFFFFCFFC0003BFFFFFFFFFFFFFCFDC05B8786C7FFFFFFFFF8000FFFFFFFFFFFFFF3F9C0DFF007EFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFC0003BFFFFFFFFFFFFFC7D675ECF865FFFFFFFFFF8000FFFFFFFFFFFFFF7FDE3607007ECFFFFFFFF80003BFFFFFFFFFFFFFD7D7F209C6F7F3FFFFFFFFF000FFFFFFFFC7FFFEFFCE07CE00798FFFFFFFF06003BFFFFFFFFFFFFEDFFFBE7386F623FFFFFFFFF800FFFFFFFF83FFFEFFCF08BE007187FFFFFFF02003BFFFFFFFFFFFFFFFEB8E470F6C21FFFFFFFFF800FFFFFFFFA3FFFEFFD7886C84718FFFFFFFE02003BFFFFFFFFFFFFFBFEBEEC71F6C21FFFFFFFFF800FFFFFFFF21FFF8FFD7C84C8030CFFFFFFFE00003BFFFFFFFFFFFFF3FEDE2E67E4421FFFFFFFFFC00FFFFFFFF61FFF0FFDFC9783036EFFFFFFFC00003BFFFFFFFFFFFFEBFEBF324EC;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .mem_init1 = 2048'h04CFFFFFFFFFFC00FFFFFFFF2DFFE7FFDB86F07C34FFFFFFFFC01003BFFFFFFFFFFFFDBFF7F903CC049FFFFFFFFFFC00FFFFFFFF19FFEFFFDF2718FE39FFFFFFFFC00003BFFFFFFFFFFFFBBFF6E53B88041FFFFFFFFFFC00FFFFFFFF01FFCFFFCD5E297E39FFFFFFFFE00003BFFFFFFFFFFFFBBFFEDE55988E1FFFFFFFFFFC00FFFFFFFF03FFDFFFCC3B6B7E186FFFFFFFC02003BFFFFFFFFFFFFFBFFAFFB1F3C67BFFFFFFFFF800FFFFFFFE07FFDFFFCDB52B6719EFFFFFFF800003BFFFFFFFFFFFF7BFFAD477D7C355FFFFFFFF0000FFFFFFFC6FFFBFFFE50A98C319CFFFFFFF800003BFFFFFFFFFFFF7FFF8FDDFE8E377FFFFFFFF0000FFFFFFFEFFFFBFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56 .mem_init0 = 2048'hE5BDF0830DBFFFFFFF040003BFFFFFFFFFFFEFFFFC7E93F06361FFFFFFFF0000FFFFFFFBFFFFFFFFF1F705318907FFFFFE0C0003BFFFFFFFFFFFEFFFFE3E03D36323BFFFFFFF0000FFFFFFF9FFFF7FFFF0FB0D79898FFFFFFE080003BFFFFFFFFFFFEFFFFF3E23E72123FFFFFFFF0000FFFFFFF3FFFF7FFFF8FA0D7C8D81FFFFFC1C0003BFFFFFFFFFFFEFFFFFFF2FAFA1205FFFFFFF0000FFFFFFE3FFFF1FFFFCFA1D7CCD63FFFFF83C0003BFFFFFFFFFFFC3FFFFFF2F9CB129FFFFFFFF0000FFFFFFC7FFFF0FFFFFFE3D7CCDE7FFFFF83C0003BFFFFFFFFFFFD3FFFFFF2F4CB1ACFFFFFFFF0000FFFFFFCFFFFF8FFFFFFCBD7ECFB7FFFFF87C0003BFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N18
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & !\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1])

	.dataa(gnd),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0 .lut_mask = 16'h0C0C;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a68~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a56~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3 .lut_mask = 16'hA0C0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .mem_init2 = 2048'h5E0FFC029C000004015543FFFFFFFFFFFFFBCF0D6AAFAAAAFFAAAAAAAAAAAAAAAAA95551555A5016C4643FF07A7000001005550FFFFFFFFFFFFFBF3022AABEAAAFFAAAAAAAAAAAAAAAAA95551555A501530FCC03AD4000050155403FCCFFFFFFFFFF0FB96AAAAAAAFFAAAAAAAAAAAAAAAAA95555555A5016C5783F300A84000010055503CF33FFFFFFFFFCFFE2AABAAAABFAEAAAAAAAAAAAAAAA95555555A501530FCC04AD4000050150000C000FFC3FFFF03FA96AAAAAAAFFBEAAAAAAAAAAAAAAA95555555A5016C5483B000E85000050054100C0033FC3FFFFC3FE92AAAAAAAFFAEAAAAAAAAAAAABAA95555555A501500FCC04E9400015005000000003F003;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .mem_init1 = 2048'hFFF000E46AAAAAAAFEAAAAAAAAAAAAAAAAA95551555A5016C54C3B0153B500005005400000003FC0FFFF030291AAAAAAABEAEAAAAAAAAAAAAAAA95551555A501554FC010380003140050040000000CC0FCF100345AAAAAAAAAAAAAAAAAAAAAAEAAAA5455555A501AC5503F0143F4000C50014010000000030FC3040385AAAAAAAAAAAAAAAAAAAAAAEAAAA5455555A501564FC014380003040050000000000CC0FCF140345AAAAAAAAAAAAAAAAAAAAAAFAAAA5455555A501AF5543C0043F4000C50014000000000030FC3C40081AAAAAAAAAAAAAAAAAAAAAAFAAAA5555555A501574FC014380000000050000000000CC0FCF140045AAAAAAAAAAAAAAAAAAAAAAE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116 .mem_init0 = 2048'hAA9A5555565A901AC5593C0053B4000000014000000000030FC3C50085AAAAAAAAAAAAAAAAAAAAAAFAA9A5555565A501548FC05428400C000050000000000CC3FCF001085AAAAAAAAAAAAAAAAAAAAAAAAA9A95555A5A901AC55D3C0050A500F000014000000000033FCFC401C5AAAAAAAAAAAAAAAAAAAAAAAAA9A95555A5A90154CF00402840FC000050000000000CCFF0F005096AAAAAA9555AAAAAAAAAAA9AAAAA95555A56941AC5523C0100A503F000010000000000033FCFC041C5AAAAAA9655AAAAAAAAAAA9AAAAA95555A56901540F0040284FFC000145000000000CCFF0FC14356AAAAAA955555AAAAAAAAA5AAAAA95555A55541AC5533C0103A13FF0;
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .mem_init3 = 2048'h03400001738860007FC00001801FF3F9FB0088E11300002BCE0B8001FFF0000E007F8FECBC60117402400001F38360003FFF0001801FE3F9E30088C31200002FCE36F800FFFE0004017F8F6CBD60151862C00001F3C6FE003FFF8001004FE3DBE78080C31000002FDE663F807FFFE002007F8724BD60041862000003FBC98FC01FFFF000800FE3C9FFC3C1C11000013FFFC70DF03FCFF983002F8724BCF8483826000147FFB1E3380FFFFF60C00BE1C8FB83C9C91000013FFF988FBE07FFF9E3003F8620BEF0783922000047FFF2233F81FFFFF8C00FC1C8F50FC9FB1000007FBF174387F7FFFFF3C03F9FE8BF61DB7F5200005FEFE45063E8FFFFFCE00FC1FA;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .mem_init2 = 2048'hF18E89FA383000FF373E5980FFFFFFFDC03B9FE8BEA1DB5F4606001FEEC657603FFFFFFE700FC7FAF18E88FA302000FFE27218000FFE7FFDE01F98E8BEA1D15E4606003FFCCC160007FFFFFF7407C63AFD8E88F0780001FFE84D260001FF7FFDF01F18E8BF33D55E4E00007FFE15ED80007FDFFF3C07C63AFB9EA8F038000FFFC888040300FFFC7DF80F0DE8BFB3C51C0F00017FFA304080403FFF9F7E03C27AFF9EA8E003802FFFD1501301401FFC3FFC0F0F78BF33C43C005007FFF6267400200FFF0FFF03C3DEF41EA8E00E003FFFB26119E0020FFC1FFC0F9878BEE7C73C1FC007FFF654FE780003FF0FFF03E21EF21EA9E000007FBFB66FCCC80807FE0F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .mem_init1 = 2048'hFC07FE38BE23C73C00000FEFF489FD920201FF83FF01F79EF01EA9E1E0007F3BEC9FE03A4803FE81FC07FE38BE63C53C3C201FEFED9BFF8E8200FFC07F01FF8EF89EA1F9F001FC036F78E01040003FE0FC03DE00BF57D47D3E205F82FBD61F4410000FF83F00F7C4F3BEA1F9F001F00350307B1700001FE03C039F20BE17D47F3E007E00DA5C1F6D000003FC0F00F7C8F23EA3E1E003E002D0E07A9D80001FF01C001F68BE67D47C3C007C004C481F62E00003FC070007DAF43FA3E3C003C00089C37E1A00001DF01E001FCFBE47D478780078003531CF428000077C078007FBFDBFEBE3E0078020FEC01BB8C0003DFC0E001CC1BF87DE787C00E0442F31C78A;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104 .mem_init0 = 2048'h70000F7D078007F1FDBFEBE7F8060FF847800BD000007DF60F001DC7BF97DF78FE01C06E01F042D600000F7D83C003F0FCFEEAE7F804FFFC420108094000EDFF8F00038FBFFFDF5CFF019FFF0000413A48003B7FC3C001E3FE7EFAE7F805FFFC5E010888A0037DFF83C0038FBFCFDFD5BF11BFFF09C0600D00005F7DE0F004E3FEFEEAE7F81DFFF867813B04000C7FFE00C002D3BFDFDED9FF053FFE19F06ED500019FFF903006F4FF33EAC3F82F06730F80391C1018FFFE4000085BBFFE5E9A7E03F9CE5BF04E848C063FFF98000696FF836AD3F01C001EBF80631C2DE7FFFF90003833BFE47E9A7E0940059BF00AA68238FFFFE4000E0CFF477AD3F00C0039;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a116~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a104~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~0 .lut_mask = 16'h00B8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~1_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_red~0_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~0_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~1 .lut_mask = 16'h080A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_red~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~4_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~2_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result8w~3_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~1_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~2 .lut_mask = 16'hFE00;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_red[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[0]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[0]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [0]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[0]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N1
dffeas \u_vga|video_vga_controller_0|VGA_R[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000FFF93833870000000000000003800000000000001FDA3C0C1FE08000000000000000000000000000FFFC87E7070200000000000003800000000000001FD9C0E0C0A08000000000000000000000000000FFFECE0E070200000000000003800000000000003FC800E5F8600000000000000000000000000000FFFE071C070200000000000003800000000000003FCBD861CC700000000000000000000000000000FFFF8300378000000000000003800000000000003FCFFC60FC700000000000000000000000000000FFFFC3007F8000000000000003800000000000003FEFFE2078704000000000000000000000000000FFFFF100FF80000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000003800000000000003FEF8E30F8784000000000000000000000000000FFFFF8F8FF8000000000000003800000000000003FEF8C31C0784000000000000000000000000001FFFFF8F1FF8100000000000003800000000000013FE7C06380784000000000000000000000000001FFFFF0C1FF8100000000000003800000000000003FF7F06700F04000000000000000000000000001FFEFF083FF8100000000000003800000000000007FF7F0E700F04000000000000000000000000007FFEFF083FFC10000000000000380000000000000FFF3FCC601F8400000000000000000000000000FFFE7F187FFC10000000000000380000000000001FFF1FDC413;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .mem_init1 = 2048'hF8000000000000000000000000001FFFE7F70FFFC10000000000000380000000000003FFF9FC0033F8000000000000000000000000001FFFE39007FFC00000000000000380000000000007FFF9FC3877F8000000000000000000000000003FFFF34826FFC08000000000000380000000000007FFF9F59C67F0200000000000000000000000003FFFF36C64FFE0D000000000000380000000000007FFFDD5DC0FF8140000000000000000000000003FFFF30664E7E0300000000000038000000000000FFFFDEE5C0FFC0A0000000000000000000000007FFFFBF307C3E0200000000000038000000000000FFFFFFE6018FC0C0000000000000000000000007FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57 .mem_init0 = 2048'hFBF10F83F0500000000000038000000000001FFFFFFF2C107C1C0000000000000000000000007FFFFFF9FB01F0F00000000000038000000000001FFFFFFFBC307C1E000000000000000000000000FFFFFFFDF301F0780000000000038000000000001FFFFFFFBC203E1E000000000000000000000000FFFFFFFCF300F0780000000000038000000000001FFFFFFFB0603E1E000000000000000000000000FFFFFFFCE300F0F80000000000038000000000003FFFFFFFB0433E1F000000000000000000000000FFFFFFFCC300F07C0000000000038000000000003FFFFFFFB0C33E1F000000000000000000000000FFFFFFFEC300F07C00000000000380000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .mem_init3 = 2048'h000000038000000000000007FC0260FC33800000000000000000000000000013E00783F1E8000000000000038000000000000003F8007C7E3A000000000000000000000000000007C701E1D8E0000000000000038000000000000000F8841E7E3900000000000000000000000000000787C0F808F0000000000000038000000000000001F0941F333800000000000000000000000000000787F87809F0000000000000038000000000000001E1841F13380000000000000000000000000000079FFC1C09F0000000000000038000000000000000E7EC039B7A0000000000000000000000000000073FFE0E01F0000000000000038000000000000001E7F70387;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .mem_init2 = 2048'h3800000000000000000000000000000F3FFF0704F0000000000000038000000000000001C7FFC0C7BC00000000000000000000000000000FBFFF8780F0000000000000038000000000000001F7FFE0C19C00000000000000000000000000000EFFFFC3C070000000000000038000000000000003FFFFF8E0D800000000000000000000000000001DFFFFE1C0700000000000000380000000000000033FFFF8E058000000000000000000000000000019FFFFF1E0700000000000000380000000000000023FFFF0E208000000000000000000000000000001FFFFF1E0700000000000000380000000000000003FFFE0E028000000000000000000000000000003;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .mem_init1 = 2048'hFFFFF3E0100000000000000380000000000000007FFFCEF820000000000000000000000000000007FFFFE7F090000000000000038000000000000000BFFFBFFC20000000000000000000000000000007FFFFCFF090000000000000038000000000000001BFFD3FFE7000000000000000000000000000001FFFFF9EF010000000000000038000000000000005FFFF3FFE7000000000000000000000000000003FFFEF3FF810000000000000038000000000000007FFFE1FFE3800000000000000000000000000003FFFE07FF840000000000000038000000000000007FFFE3FFE3A00000000000000000000000000007FE7C0FFF8400000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69 .mem_init0 = 2048'h0000000FFFFE0FFF3A00000000000000000000000000007FE7C1FFFC2800000000000003800000000000000FFFFE07FF0E00000000000000000000000000007FEBE1FFFC3800000000000003800000000000000FF3FE83FF8C0000000000000000000000000000FFEDF1FFFC1000000000000003800000000000001FF5FF83FF850000000000000000000000000000FFF5F80F1E0400000000000003800000000000001FE7FFE7DFC30000000000000000000000000000FFF6FE1C0E0400000000000003800000000000001FE4FFE78FC00000000000000000000000000000FFF2FF18060000000000000003800000000000001FC37FE41F4000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a57~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a69~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3 .lut_mask = 16'hC088;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .mem_init3 = 2048'hF3FF02EA0000000000000002C0000087FFFC81FF8DFF8640000000038000000078000035FFFFA03FE27EE0B00000000000000000B00000D7FFFEE0FF8DFF1B00000000038000000014000011FFFF9A3FE27FC7A000000000000000002C0000DFFFFE78FF09FF6E00000000038000000007000011FFFFDF1FE03FEA8000000000000000000B0000FFFFFF7C7F08F99000000000038000000003400031FFFFDF1FC03F2C000000000000000000034000EFFFFF7C7F08BE4000000000038000000000500033FFFFCD1FC11FB800000000000000000000D010AFFFFF26FFC03E8000000000038000000000140037FFFFCD9FF18FA0000000000000000000002400AF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .mem_init2 = 2048'hFFFF35FFC07A0000000000038000000000058437FFFFCDBFF98E80000000000000000000000D00AFFFFE38FFE0F80000000000038000000000014017FFFF863FF9BF000000000000000000000002C0AFFFFC38FFE0F40000000000038000000000005013FFFF0E3FFD3F000000000000000000000000BCAFFFFC38FFF0F00000000000038000000000001733FFFF0E3FFD3E00000000000000000000000034EFFFFC7CFFF0E80000000000038000000000000693FFFF1FBFFC3A00000000000000000000000006DFFFF1F07FF0E0000000000003800000000000003DFFFE7D1FFC3C00000000000000000000000002EFFFE7003FF4D000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .mem_init1 = 2048'h000000A9FFF8C00FFC1400000000000000000000000000B7FFCC603FF4C000000000000380000000000000EFFFFB1C0FFC380000000000000000000000000387FFD9F83FECA00000000000038000000000000005FFF37F07FC28000000000000000000000000039FFF99FC1FEC800000000000038000000000000013FFE67B03F830000000000000000000000000005FFF33FC1FECC00000000000038000000000000051FFE67F83F9200000000000000000000000000057FF27FE3FEC400000000000038000000000000031FFCCFFC7F9300000000000000000000000000157FE67FF3FED800000000000038000000000000018FFCDFF47F910000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000F7FE659F0FED00000000000003800000000000002CFF9C67E3F9200000000000000000000000000077FC639F8FEC80000000000003800000000000001CFF9867F3F94000000000000000000000000000FBFC4F9FCFEF00000000000003800000000000000FFF1AE3F3FB20000000000000000000000000003BF0CFFFCFEE00000000000003800000000000001FFE12BFF1FBC0000000000000000000000000007BF0E0FFC3E9000000000000038000000000000007FC1C1FF87FC0000000000000000000000000000BF0743FE1E4000000000000038000000000000005FC17C5F87F80000000000000000000000000000BE01F07F1E2000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .mem_init3 = 2048'hC0FF038D07F8000067FF8FA1800818F000048007C89FC0E0C5FF000019FFF3C8000043800002002E41FF07CE03F6000187F78E83800808F000000007F93FC0F3A0FD800043FDF3A0006043800001003F89FE0FEE87F000019FFFCFC3800008E000002007916F81F9E5FC8000E77FE3F0002043800010801C837807E797C0000078FFC683800C08E00002100FD04F81F8CFF800000E3FE1A0000047800010407E83F007F337C000003C5FE403800008E000020807107E00FCCFF800000F17F900003007000000307E87F0067B3FC000001FDFF803800600E00000040F20FC00DCDFF000000773BE000000070008000EF887F0067B0FC000001FDE7003800000E0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .mem_init2 = 2048'h0000031FA1FC01DED3F0000003F3BE0000180700380001FC8FE03FFB4FC000001198E003800300E00100043EA1FC0FC753F0000000231C00000007003000007D8FE07CDF4FC00000001CC803800000E00100000E23F81FE763F0000000033200000C07000000007D9FE0FC0FDFC00000007F8003800180E00100002E27F83FA3E7F00000001E600000020700800000F51FE1FC0F9FC0000000FFC003800001E00000002E67F87F83EFF000000036F00000040701800000F51FE1FE0F9F80000000EC80038000C1E00000043F43FC7F81AFF000000021600000030701800000F21FF0FE06AF80000000C80003800020E00000003D43FC3F81ABF0000000360000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .mem_init1 = 2048'h00008303000000F21FF07E27AF800000198C0003800050E00000003D43FE1FC8EBF00000047E000000014102000000FA7FF87F23AFC000000B180003800030600000003DDFFE1FCCEBF0000002FE00000000E024000000FAFFF87F23AFC000004F50000380001C060000003D9FFF0FCCF3F0000003E4000000006060100000F8FFF83F0FEFC000005EE000038000040E0000023CBFFF0FC3F3F000001BC8000000001060100008FDFFF83F8FCFC000005D8000038000020C0000013CBFFF0FE3F7F0600017E0000000000840000008EDFFF83F87CFC18000E9000003800005080020013C7FFE0FF1F7F060003BC0000000000C40010009E5FFF87FC7DFC38000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93 .mem_init0 = 2048'h3A000003800000880020013F7FFE0FF1F5F160000480000000000600010009E3FFF87FC7DFC38004C8000003800000400020013B7FFF0FFDF5F8E0011600000000000300000009FBFFFC3FFFD7C3003F50000003800000200000013AFFFF0FFFF1F9E00FB40000000000018000000DFBFFF87FFF97FA01FE400000038000001000000138FFFF1FFFF1FE807F90000000000000B0000005DFFFF9FFFF87FB01FB000000038000001400000138FFFE7FFBF3FE407EC000000000000028000004C7FFF303FF87F983EE000000038000000B00000136FFFE60FBF3FE60FA800000000000000B00000087FFF901FF8FF80BA8000000038000000240000137FFFF607F;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N28
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a81~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a93~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4 .lut_mask = 16'hA088;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .mem_init3 = 2048'h0000000173809FFF803FFFFE7FE00C000300E0E00000002BCE0C7FFE000FFFF1FF80700380601C7C00000001F3839FFFC000FFFE7FE01C000B00E0C00000002FCE3807FF0001FFFBFE80708380601C1800000001F3C701FFC0007FFEFFB01C200B80E0C00000002FDE78007F80001FFDFF8078C380601C1800000003FBCE003FE0000FFF7FF01C300BC0A1C00000013FFFF8000FC030067CFFC078C38178143800000147FFBE0007F000009F3FF01E310F80A1C80000013FFFFF0001F800061CFFC079C78170143900000047FFFFC0007E0000073FF03E310500A1F80000007FBFEF80000800000C3FC0600781E0147F1000005FEFFEE000170000031FF03E01;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .mem_init2 = 2048'h0180E1F8000000FF3FF66000000000023FC0600780A0145F0000001FEFF85800000000018FF038010180E0F8000000FFFFCE1C00000180021FE0670780A01C5E0000003FFFFF0700000000008BF839C10180E0F0000001FFF7FF0400000080020FE0E70780301C5E0000007FFDF3C10000002000C3F839C10580E0F000000FFFF79986000000038207F0F20780301C1C0000017FFDFE40800000006081FC3D810580E0E003802FFFEF30D200000003C003F0F08780B01C3C005007FFF9E63440000000F000FC3C210600E0E00E003FFFCE607900000003E003F0678780A01C3C1FC007FFF9CC1E40000000F000FC1DE10200E1E000007FFFCE203CF0000001F0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .mem_init1 = 2048'h03F801C780601C3C00000FFFFB980D9C0000007C00FE08610000E1E000007FFF9C40183C0000017E03F801C780601C3C00001FFFF398078F0000003F80FE00710280E1F80001FFFF9FC70C120000001F03FC21FF80101C7D00005FFFE7C1E34480000007C0FF083B0280E1F80001FFFFBE0F85120000001FC3FC60DF80501C7F00007FFFE7F3E1E440000003F0FF08370300E3E00003FFFF3F9F80990000000FE3FFE09780401C7C00007FFFE7C7E0A240000003F8FFF8250000E3E00003FFFF743C82188000000FE1FFE03380601C7800007FFFCEEE300220000003F87FF8040000E3E00007FFDF7E3FE1B880000003F1FFE33F80001C780000FFBBDF4E380A;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105 .mem_init0 = 2048'h20000002F87FF80E0100E3E00007F007C67FF0D040000009F0FFE23980201C780001FF91F00FBC16100000027C3FFC0E0080E3E000070003CDFEF0694000100070FFFC7B80201C7C0001E000F07FBE1A400004003C3FFE1E0000E3E000060003C1FEF038000080007C3FFC7780101CF40011C000FB3F9E0D080020021F0FFB1D0000E3E0001E0007C07EC31C20038001FF3FFD3380101CF80005C001FE0F90C7080060006FCFF90C00C0E3C0000C000F807FC31020070001BFFFF7BB80001CF800038001F40FB0C78801C00067FFF96E00C063C0002E000FA07F831A301800006FFFC7D380181CF800058003E00FF0E7840700001BFFF1F4004063C00036001F;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~3 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~3_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a117 ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a105~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a117 ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~3 .lut_mask = 16'h00E2;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N4
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~4 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~4_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_red~3_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~3_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~4 .lut_mask = 16'h080A;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .mem_init3 = 2048'h63811C73C0F40000000000038000000000000FFFFDFCE37F86370000000000000000000000003FFFA1C19CC7E1F40000000000038000000000001FFFFFFFF1C00237000000000000000000000000BFFFD1C19D1FE1DC0000000000038000000000000FFFFFFFF038267E0000000000000000000000003FFFE8E4BEF3F1F80000000000038000000000004FFFFFFFF80FE63E0000000000000000000000017FFFF4643D03F1F80000000000038000000000004FFFFFFFF80FE67F0000000000000000000000037FFFFC261203F0F80000000000038000000000004FFFFFFFFC0FF63D0000000000000000000000037FFFFF664807F07200000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .mem_init2 = 2048'h00006FFFFFFFFE0FF61D8000000000000000000000007FFFFDC7700FF0660000000000038000000000006FFFFFFFFE07F61D8000000000000000000000007FFFFEC7203FF0640000000000038000000000004FFFFFFFFE07FE19800000000000000000000000BFFFFE07807FF0640000000000038000000000004FFFFFFFFE07FE19800000000000000000000000BFFFFF87C07FF0600000000000038000000000005FFFFFFFFE07FE19000000000000000000000001BFFFFF87C07FF0600000000000038000000000007FFFFFFFFC07FC19000000000000000000000003BFFFFFE7E07FF0C800000000000380000000000067FFFFFFFE0FFC11000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .mem_init1 = 2048'h0000000000033FFFFFE7E07FF0C800000000000380000000000067FFFFFFFE0FFC310000000000000000000000033FFFFFE7E07FF0C800000000000380000000000007FFFFFFFC0FF8310000000000000000000000013FFFFFC7E07FE18000000000000380000000000007FFFFFFF80FF8210000000000000000000000011FFFFFE7E07FF18000000000000380000000000023FFFFFFF00FF8600000000000000000000000009FFFFFE7C07FF10800000000000380000000000093FFFFFFF00FF8620000000000000000000000004FFFFFE3C0FFF10C0000000000038000000000009BFFFFFFF00FF8620000000000000000000000024FFFFFE080FFF90C0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33 .mem_init0 = 2048'h0000000380000000000049FFFFFFF00FFE420000000000000000000000016FFFFFF0007FFB1C00000000000380000000000039FFFFFFF40FFE43000000000000000000000000EFFFFFF0007FF30C0000000000038000000000003DFFFFFFF40FFEC3000000000000000000000000F7FFFFF4007FF2080000000000038000000000001FFFFFFFF00FFC8300000000000000000000000077FFFFF6003FE4000000000000038000000000001FFFFFFFF00FF88200000000000000000000000047FFFFF0003FC40000000000000380000000000018FFFFFFF80FF90000000000000000000000000067FFFFF0003FC4000000000000038000000000000EFFFFFFF80F;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .mem_init3 = 2048'h000037FFFFFFB0C03E1F000000000000000000000001FFFFFFFEC60078FC00000000000380000000000037FFFFFFB9C01E1F000000000000000000000001DFFFFFFEC600787C0000000000038000000000003BFFFFFFB9C01F17000000000000000000000001EFFFDFFEC6007C5C0000000000038000000000003BFFFFFF3FC01F17800000000000000000000001FFFF8FFCC6003C6C0000000000038000000000003FFFFFFF3FE01F99800000000000000000000001FFFFCFFCEFC03E640000000000038000000000003FFFFFFF7FE01F99800000000000000000000001FFFF87FDFFE03E610000000000038000000000003FFF81FF7FF01F98C00000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .mem_init2 = 2048'h000000000001FFFE03FDFFF03C610000000000038000000000003FFFC0FF7FFC1F98800000000000000000000001FFFE01FDFFFC3C620000000000038000000000003FFFF07F7FFFBF98800000000000000000000003FFFE3DFDF8FFBE660000000000038000000000007FFFF83FFC71FF89800000000000000000000003FF873EFDE007FE060000000000038000000000007FFFF83FE0007F818000000000000000000000037FB03EFDC000FE0E0000000000038000000000007FFBF03FE31C3F838000000000000000000000017F9C7F7D8400380E0000000000038000000000004FF8D83FE37E0F0B8000000000000000000000027FDF0F7D8E04081E0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .mem_init1 = 2048'h000000038000000000004FFA043F623C07030000000000000000000000027FEE917D8E0F801E0000000000038000000000005FFA029F62000307000000000000000000000001FFE750BD8FFFC03E0000000000038000000000007FFC77AF673C630F800000000000000000000003FFF2ECBD1F1B803E0000000000038000000000007FFC55EF4F37E187800000000000000000000003DFE37E7D1AC3041E00000000000380000000000073FEC83F6FBBE1878000000000000000000000031FE39E5D3AE6041C00000000000380000000000043FF605F6DD8C3878000000000000000000000029FE7C67D3CEC081C00000000000380000000000057FF308F6FD1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45 .mem_init0 = 2048'h03870000000000000000000000009FF3E0BD3F18000C00000000000380000000000027FE1F0E6FEE03030000000000000000000000011FFB00B93FC3000400000000000380000000000027FE7F0627E002008000000000000000000000011FF903B91F07000200000000000380000000000027FE478437C002008000000000000000000000003FFC839B1F1E000200000000000380000000000007FF278413E666008000000000000000000000003FFC839B0FF8005200000000000380000000000007FFDF0409BFE6048000000000000000000000003FFE43831F30C0740000000000038000000000000FFFE404069FC6160000000000000000000000003FFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a33~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a45~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1 .lut_mask = 16'hC0A0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .mem_init3 = 2048'hF100000000000000000000000001FBFFFFF0003FC8080000000000038000000000002FFFFFFFF00FF200000000000000000000000001DBFFFFF0003F98180000000000038000000000002BFFFFFFF00FE600000000000000000000000001DBFFFFFC001F98180000000000038000000000003B7FFFFFF00FE604000000000000000000000001CFFFFFFF003F3818000000000003800000000000397FFFFFF00FCE860000000000000000000000000DFFFFFF803E300000000000000380000000000021FFFFFFF00F0E160000000000000000000000001DFFFFFF803C740000000000000380000000000023BFFFFFF01F1D000000000000000000000000008FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFF807C643000000000000380000000000003BFFFFFF01F19800000000000000000000000008EFFFFFF8078E43000000000000380000000000011FFFFFFF01E718000000000000000000000000046FFFFFF80F3C40000000000000380000000000009FFFFFFF01CF10000000000000000000000000027FFFFFF80E6203000000000000380000000000009DFFFFFF03B880C0000000000000000000000002B7FFFFF81CE2000000000000003800000000000095FFFFFF03388000000000000000000000000002B7FFFFF039C0060000000000003800000000000016FFFFFC0E7881800000000000000000000000023FFFFFE0E3840C000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .mem_init1 = 2048'h000004EFFFFF878C0A3000000000000000000000000003BFFFE078E000C00000000000038000000000000177FFF81E3800300000000000000000000000001D5FFFC0E3C00000000000000003800000000000032FFFF038F00000000000000000000000000000072FF783CFC0018000000000000380000000000002DBFCE1F1F000400000000000000000000000000B6FC0078FF00080000000000003800000000000006DF001E1F000200000000000000000000000000B76001F8E600100000000000003800000000000014E000FE1800100000000000000000000000000066800FE1C600A00000000000003800000000000014A003F87000280000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000004081FFC3C701C00000000000003800000000000008103FF8F02170000000000000000000000000002840FE67DF8D00000000000000380000000000000548079DF0E3400000000000000000000000000015700FC7DF9A8000000000000038000000000000038E01F0D8E2A00000000000000000000000000006F00F8FEF1D000000000000003800000000000000BE13E7F847000000000000000000000000000008F81F1FFB1A0000000000000038000000000000013E52C7FE45800000000000000000000000000006FFFF1FBF6C000000000000003800000000000000DFFFC3FFCA00000000000000000000000000000036FF0FFE580000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000003800000000000000459CC1FF9600000000000000000000000000000196F007FFF000000000000000380000000000000034FE01FFF800000000000000000000000000000073F847FFC00000000000000038000000000000000C7F0DFFF000000000000000000000000000000001FE24FF40000000000000003800000000000000003F81FBD000000000000000000000000000000000E631CE80000000000000003800000000000000003DCFDBA000000000000000000000000000000000867BF90000000000000000380000000000000000300FFEC000000000000000000000000000000000803B9A00000000000000003800000000000000003007E68;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .mem_init2 = 2048'h0000000000000000000000000000000008033E40000000000000000380000000000000000103FFB000000000000000000000000000000000048F7C800000000000000003800000000000000001138F600000000000000000000000000000000004CF0380000000000000000380000000000000000091E3C00000000000000000000000000000000002013C000000000000000003800000000000000000419C0000000000000000000000000000000000018FE00000000000000000038000000000000000003F78000000000000000000000000000000000000600000000000000000000380000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N20
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a21~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a9~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0 .lut_mask = 16'h0A0C;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N16
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2 .lut_mask = 16'hFF0E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~5 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~5_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_red~4_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~3_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~4_combout ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~4_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result9w~2_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~5 .lut_mask = 16'hF0E0;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y43_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_red[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[1]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[1]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[1]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N17
dffeas \u_vga|video_vga_controller_0|VGA_R[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFEFFC38003FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC7FF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78070001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE3F00C0407FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300E0001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF05F8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81C0001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF81FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF80FC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC078003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .mem_init2 = 2048'hFFFFFFFC7FFFFFFFFFFFFFFFFFFFC0F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC1C0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF8380003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF8700003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF0700003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF0600003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE0400;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .mem_init1 = 2048'h003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE3800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB02000007FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEE1C00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF906000003FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEE1C00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF86018001FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF9C000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003C001FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF80070003FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58 .mem_init0 = 2048'hFFFE007C000FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE000FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00F8001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE0007FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC01FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0007FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC01FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0007FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC03FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC03FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF0003FFFFFFFFFFFC7FFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .mem_init3 = 2048'hFFFFFFFC7FFFFFFFFFFFFFFAFFFD80FC027FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF803F00BFFFFFFFFFFFFFC7FFFFFFFFFFFFFFCFFFF807E02FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01D807FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFE07E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00080FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFE03303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80080FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFE01303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0080FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFC1B01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFC07;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .mem_init2 = 2048'h03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8040FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF0783FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF0183FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF00C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF0043FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF0203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFF0023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .mem_init1 = 2048'hFFFFFC000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF10023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8008FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00023FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0008FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00073FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFE0003BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80004FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC00039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004FFFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70 .mem_init0 = 2048'hFFFFFFFFFFFFF00039FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000027FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFF8000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FE000037FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFC000DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE000017FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFBFFFC0004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF00003FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF9FFF80002FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFE00003FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF9FFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFE00003FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCFFF80080FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N4
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a58~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a70~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3 .lut_mask = 16'hCA00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .mem_init3 = 2048'hFFFFFFFE8C7F00000000000000000000F4FF1F1FFFFFFFD431F0000000000000000000007E9FE383FFFFFFFE0C7C00000000000000000000F4FF1F3FFFFFFFD031C0000000000000000000007E9FE3E7FFFFFFFE0C3800000000000000000000F47F1F3FFFFFFFD02180000000000000000000007E9FE3E7FFFFFFFC043000000000000000000000F43F1E3FFFFFFEC00000000000000000000000007E87E3C7FFFFFEB8004000000000000000000000F47F1E37FFFFFEC00000000000000000000000007E8FE3C6FFFFFFB8000000000000000000000000FEFF1E07FFFFFF804018000000000000000000007E9FE380EFFFFFA0100300000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .mem_init2 = 2048'hFA7F1E07FFFFFF00C015800000000000000000007FDFE3A0FFFFFFE01004A0000000000000000000FA7F1F07FFFFFF000023E00000000000000000007FDFE3A1FFFFFFC0000478000000000000000000FA7F1F0FFFFFFE000021F80000000000000000007F4FE3A1FFFFFF8000087E000000000000000000FA7F1F0FFFFFF0000046F80000000000000000007F4FE3E3FFFFFE8000099F000000000000000000FA7F1F1FFC7FD00000CF6C0000000000000000007F4FE3C3FFAFF8000011DB800000000000000000FBFF1F1FF1FFC00001DFA60000000000000000007F5FE3C3E03FF8000033E9800000000000000000FFFF1E1FFFFF8000019FD30000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .mem_init1 = 2048'h000000007FDFE3C3FFFFF0000077F6600000000000000000FDFF1E1FFFFF800003BFEFC000000000000000007FDFE3C3FFFFE0000077FA700000000000000000FD7F1E07FFFE000000BFF7EC00000000000000007FAFE382FFFFA000002FFDBB0000000000000000FD7F1E07FFFE0000017FFAEC00000000000000007FAFE380FFFF8000002FFE9B8000000000000000FDFF1C1FFFFC0000017FFD6600000000000000007FBFE383FFFF8000001FFF5D8000000000000000FEFF1C1FFFFC000002FFFCE700000000000000007FBFE387FFFF8000005FFFBDC000000000000000FEFF1C1FFFF8000003FFFEC700000000000000027FDFE387FFFF000000BFFFD5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106 .mem_init0 = 2048'hC000000000000000FEFF1C1FFFF800003DFFFF6F80000000000000047FDFE387FFFE00000F7FFFF9E000000000000001FFFF1C1FFFF800003BFFFFB680000000000000007FDFE383FFFE00000EFFFFEDB000000000000000FF7F1C1FFFF8000037FFFFD7C0000000000000087FFFE30BFFEE000006FFFFF6F000000000000002FF7F1C1FFFE000002FFFFCEBC0000000000000047FFFE307FFFA000005FFFF3AF000000000000001FF7F1C3FFFF000005FFFFCE7C0000000000000147FEFE307FFFC00000BFFFF397000000000000005FF7F9C3FFFF000001FFFFCE3C00000000000002C7FEFE307FFFE000017FFFF18F80000000000000BFFFF9C3FFFF80000;
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .mem_init2 = 2048'hF95001540155555555555400000000000000105000000000000000000000000000000000000000003FE54005400555555555555000000000000000454000000000000000000000000000000000000000FD5011540155555555555540110000000000500000000000000000000000000000000000000000003FE54045501555555555555410440000000001000000000000000000000000000000000000000000FD5011550155555555555551555001400005400000000000000000000000000000000000000000003FF54055501555555555555515544014000014000000000000000000000000000000000000000000FE501155015555555555555555540554;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .mem_init1 = 2048'h0005550000000000000000000000000000000000000000003FF54055540555555555555555554015000054540000000000000000000000000000000000000000FE5015554155545555555555555551150105554000000000000000000000000000000000000000003FF94055540555515555555555555554501455540000000000000000000000000000000000000000FE5015554155545555555555555551150105554000000000000000000000000000000000000000002FF94155540555515555555555555554501415550000000000000000000000000000000000000000FE50155541555555555555555555511501055550000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000003FF94155540555555555555555555554501415550000000000000000000000000000000000000000FF5015554155515555555555555551140105555000000000000000000000000000000000000000003FF94155550555055555555555555554401015550000000000000000000000000000000000000000FF5055554155015555555555555551100505555000000000000000000000000000000000000000003FFD4155550554055555555555555554401015550000000000000000000000000000000000000000FF9055554150015555555555555551100501554000000000000000000000000000000000000000003FFD415554054005;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~6 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~6_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a106~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a118~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~6 .lut_mask = 16'h00CA;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~7 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~7_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_red~6_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~6_combout ),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~7 .lut_mask = 16'h4050;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .mem_init3 = 2048'h01FDFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFC00FF7FFFFFFFFFFFC7FFFFFFFFFFFD0FFFFFFFFF003FDFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFC01FF7FFFFFFFFFFFC7FFFFFFFFFFFD0FFFFFFFFF007FDFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFE01FF7FFFFFFFFFFFC7FFFFFFFFFFFC0FFFFFFFFF007FDFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFC03FF7FFFFFFFFFFFC7FFFFFFFFFFFC0FFFFFFFFF00F7DFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFC03FEFFFFFFFFFFFFC7FFFFFFFFFFFC07FFFFFFFF00FEDFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFC07BEFFFFFFFFFFFFC7FFFFFFFFFFFC07FFFFFFFE01EFBFFFFFFFFFFFFFFFFFFFFFFFF01FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFF807BEFFFFFFFFFFFFC7FFFFFFFFFFFE07FFFFFFFE01E7BFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFF80FBEFFFFFFFFFFFFC7FFFFFFFFFFFE03FFFFFFFE07E7BFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFF03FBEFFFFFFFFFFFFC7FFFFFFFFFFFF03FFFFFFFE0FEFBFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFF07FFEFFFFFFFFFFFFC7FFFFFFFFFFFF03FFFFFFFC3FFFBFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFE0FFFDFFFFFFFFFFFFC7FFFFFFFFFFFF03FFFFFFFC3FFF7FFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFC1FFFDFFFFFFFFFFFFC7FFFFFFFFFFFF81FFFFFFF07FFF7FFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFF03FFFBFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .mem_init1 = 2048'hFFFFF81FFFFFF80FFDEFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFF80FFFFBFFFFFFFFFFFFC7FFFFFFFFFFFFD0FFFFFE03FFFEFFFFFFFFFFFFFFFFFFFFFFFFFEC3FFFFF03FFFF7FFFFFFFFFFFFC7FFFFFFFFFFFFD07FFFFC0FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF71FFFFC0FFFFF7FFFFFFFFFFFFC7FFFFFFFFFFFFCC7FFFE01FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF31FFFF80FFFFE7FFFFFFFFFFFFC7FFFFFFFFFFFFE63FFFE01FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF30FFFE00FFFFCFFFFFFFFFFFFFC7FFFFFFFFFFFFE41FFF001FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFA07FF001FFFF9FFFFFFFFFFFFFC7FFFFFFFFFFFFE41FFC007FFFE7FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22 .mem_init0 = 2048'hFFFFFFFFFFFFF807E0003FFFFBFFFFFFFFFFFFFC7FFFFFFFFFFFFF00FC000FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFC83F0187FFFF7FFFFFFFFFFFFFC7FFFFFFFFFFFFF907F861FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE40FF007FFFE7FFFFFFFFFFFFFC7FFFFFFFFFFFFFD81FE00FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFF60FF00FFFFCFFFFFFFFFFFFFFC7FFFFFFFFFFFFFE81EC07FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF007E01FFFF9FFFFFFFFFFFFFFC7FFFFFFFFFFFFFE01AD07FFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFF800001FBFE3FFFFFFFFFFFFFFC7FFFFFFFFFFFFFF000003FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE08000FFFC7FFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .mem_init3 = 2048'hFFFFFFFC7FFFFFFFFFFFFFF820001FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE080007FFCFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC30001FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C0047FFBFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF3800DFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0024FF3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC001FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0031FE7FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC00FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007BF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC00FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003BF9FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC007FE7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0033E3FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE03FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88F7C7FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE138F1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8CF007FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF11E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0103FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC087FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N30
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a10~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0 .lut_mask = 16'h0A0C;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .mem_init3 = 2048'h807E1FF000F3FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFC7F8036FFFFFFFFFFFFFFFFFFFFFFFFFFFFC03E1FC001F3FFFFFFFFFFFC7FFFFFFFFFFFEFFFFFFFFE000036FFFFFFFFFFFFFFFFFFFFFFFF7FFFE03E1F0001DBFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFC0007EFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01F3E0C01FBFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFF0003EFFFFFFFFFFFFFFFFFFFFFFFEFFFFF81FBCFC01FBFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFCFFFFF81F91FC00FBFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFC1F87F80079FFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .mem_init2 = 2048'hFFFF9FFFFFFFFFF0001F7FFFFFFFFFFFFFFFFFFFFFFEFFFFFE3F8FF0007DFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF8001F7FFFFFFFFFFFFFFFFFFFFFFEFFFFFF3FDFC0007FFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF8001F7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF80007FFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF8001F7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF80007BFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF80007BFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF8000FBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF0001FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .mem_init1 = 2048'hFFFFFFFFFFFCFFFFFFFFFF8000FBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF8000FBFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF8001FBFFFFFFFFFFFC7FFFFFFFFFFFBFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF8001FBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFFF0007EFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFF8001FBFFFFFFFFFFFC7FFFFFFFFFFF0FFFFFFFFFF0007EFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFF0001FBFFFFFFFFFFFC7FFFFFFFFFFF07FFFFFFFFF0007EFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFF0001FBFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34 .mem_init0 = 2048'hFFFFFFFC7FFFFFFFFFFF87FFFFFFFFF0007EFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFFF8003FBFFFFFFFFFFFC7FFFFFFFFFFFC7FFFFFFFFF0007EFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF8003FBFFFFFFFFFFFC7FFFFFFFFFFFC3FFFFFFFFF000FEFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFF8003FFFFFFFFFFFFFC7FFFFFFFFFFFE1FFFFFFFFF000FEFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC007F7FFFFFFFFFFFC7FFFFFFFFFFFE1FFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFC007F7FFFFFFFFFFFC7FFFFFFFFFFFE7FFFFFFFFF001FDFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFC007F7FFFFFFFFFFFC7FFFFFFFFFFFF1FFFFFFFFF0;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .mem_init3 = 2048'hFFFFFFFFFFFFC03FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC03FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC03FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC03FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFC003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFC01FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FC003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF801FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FC003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF800FE0007FFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFE000FC003FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF8003E0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003C001FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF800040007FFFFFFFFFFFFFFFFFFFFFFFFFFFC3FE00004001FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC1FE00000001FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFCFC1FE00000001FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF830000007FFFFFFFFFFFFFFFFFFFFFFFFFE380FE04000001FFFFFFFFFFFC7FFFFFFFFFFFFFFFE7FF830000087FFFFFFFFFFFFFFFFFFFFFFFFFE000FE0E040001FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .mem_init1 = 2048'hFFFFFFFC7FFFFFFFFFFFFFFDC3FF820000007FFFFFFFFFFFFFFFFFFFFFFFFFF0F0FE0E0F8001FFFFFFFFFFFC7FFFFFFFFFFFFFFDD97F820000007FFFFFFFFFFFFFFFFFFFFFFFFFF9B07E0FFFC001FFFFFFFFFFFC7FFFFFFFFFFFFFFF9C5F873C60007FFFFFFFFFFFFFFFFFFFFFFFFFFC9C7E1FFF8001FFFFFFFFFFFC7FFFFFFFFFFFFFFF9C1F8F2FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFC7E3E1F3F0001FFFFFFFFFFFC7FFFFFFFFFFFFFFF081F8FA7E0007FFFFFFFFFFFFFFFFFFFFFFFFFFC1E3E3F1E0003FFFFFFFFFFFC7FFFFFFFFFFFFFFF803F8FE7C0007FFFFFFFFFFFFFFFFFFFFFFF7FF8063E3F1C0003FFFFFFFFFFFC7FFFFFFFFFFFEFFFC07F8FEF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46 .mem_init0 = 2048'h0000FFFFFFFFFFFFFFFFFFFFFFFF7FFC007E3FF80003FFFFFFFFFFFC7FFFFFFFFFFFDFFFE0FF8FFE0000FFFFFFFFFFFFFFFFFFFFFFFEFFFC007E3FC30003FFFFFFFFFFFC7FFFFFFFFFFFDFFF80FFC7E000007FFFFFFFFFFFFFFFFFFFFFFEFFFE007E1F070001FFFFFFFFFFFC7FFFFFFFFFFFDFFF807FC7C000007FFFFFFFFFFFFFFFFFFFFFFFFFFF007C1F1E0001FFFFFFFFFFFC7FFFFFFFFFFFFFFFC07FE3E660007FFFFFFFFFFFFFFFFFFFFFFFFFFF007C0FF80051FFFFFFFFFFFC7FFFFFFFFFFFFFFFE0FFF1FFE0047FFFFFFFFFFFFFFFFFFFFFFFFFFF807C1FF00073FFFFFFFFFFFC7FFFFFFFFFFFFFFFFBFFF8FFC016FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N8
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a34~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a46~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1 .lut_mask = 16'hC0A0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N2
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2 .lut_mask = 16'hFF0E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .mem_init3 = 2048'h02000019FFFFFFFFFFFFFFFCFFFFFF6FFFFF00000800013FFFFFFFFC7FFFFFFFBFFFFFCFFFFFC0000300006FFFFFFFFFFFFFFFFF3FFFFF2FFFFF0000080006FFFFFFFFFC7FFFFFFFE7FFFFEBFFFFE0000300009FFFFFFFFFFFFFFFFFCFFFFF2FFFFF80000C0019FFFFFFFFFC7FFFFFFFFBFFFFEBFFFFE0000100067FFFFFFFFFFFFFFFFFF3FFFF2FFFFF80000C004FFFFFFFFFFC7FFFFFFFFC7FFFCBFFFFE00001001BFFFFFFFFFFFFFFFFFFFC7FFF3FFFFF80000C013FFFFFFFFFFC7FFFFFFFFF9FFFCBFFFFF000010067FFFFFFFFFFFFFFFFFFFF1FFF7FFFFFC00004027FFFFFFFFFFC7FFFFFFFFFE7FFCBFFFFF00001009FFFFFFFFFFFFFFFFFFFFFC7FF7F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .mem_init2 = 2048'hFFFFC0000405FFFFFFFFFFFC7FFFFFFFFFF9FFCBFFFFF00001017FFFFFFFFFFFFFFFFFFFFFF1FF7FFFFFC0000403FFFFFFFFFFFC7FFFFFFFFFFE7FEBFFFFF8000101FFFFFFFFFFFFFFFFFFFFFFFCFF7FFFFFC000040BFFFFFFFFFFFC7FFFFFFFFFFF9FEBFFFFF0000100FFFFFFFFFFFFFFFFFFFFFFFF3F7FFFFFC0000407FFFFFFFFFFFC7FFFFFFFFFFFE7CBFFFFF0000103FFFFFFFFFFFFFFFFFFFFFFFFC73FFFFF80000417FFFFFFFFFFFC7FFFFFFFFFFFF8EBFFFFE0000105FFFFFFFFFFFFFFFFFFFFFFFFFB2FFFFE0000040FFFFFFFFFFFFC7FFFFFFFFFFFFF47FFFF80000107FFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF80000002FFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .mem_init1 = 2048'hFFFFFF47FFFF0000010BFFFFFFFFFFFFFFFFFFFFFFFFFD1FFFF06000001FFFFFFFFFFFFC7FFFFFFFFFFFFF41FFFC1C00010FFFFFFFFFFFFFFFFFFFFFFFFFFD1FFFE1F800085FFFFFFFFFFFFC7FFFFFFFFFFFFFA1FFFC7F000117FFFFFFFFFFFFFFFFFFFFFFFFFD07FFE1FC00083FFFFFFFFFFFFC7FFFFFFFFFFFFFA3FFF87F00011FFFFFFFFFFFFFFFFFFFFFFFFFFE87FFC3FC00083FFFFFFFFFFFFC7FFFFFFFFFFFFFA3FFF87F80000FFFFFFFFFFFFFFFFFFFFFFFFFFE87FFC7FE0008BFFFFFFFFFFFFC7FFFFFFFFFFFFFE3FFF0FFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFE87FF87FF0008FFFFFFFFFFFFFC7FFFFFFFFFFFFFC3FFF1FFC0002FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82 .mem_init0 = 2048'hFFFFFFFFFFFFFF87FF85FF00087FFFFFFFFFFFFC7FFFFFFFFFFFFFD3FFE07FE0003FFFFFFFFFFFFFFFFFFFFFFFFFFF07FF83FF80097FFFFFFFFFFFFC7FFFFFFFFFFFFFF3FFE07FF0001FFFFFFFFFFFFFFFFFFFFFFFFFFF4FFF8FFFC009FFFFFFFFFFFFFC7FFFFFFFFFFFFFE0FFE2FFF0025FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFF0FFFC008FFFFFFFFFFFFFC7FFFFFFFFFFFFFE8FFE2BFF0027FFFFFFFFFFFFFFFFFFFFFFFFFFFAFFF00FFC00AFFFFFFFFFFFFFC7FFFFFFFFFFFFFF0FFE01FF8023FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF803FE009FFFFFFFFFFFFFC7FFFFFFFFFFFFFFEFFE805F802FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE007F00DFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_first_bit_number = 10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .mem_init3 = 2048'hBFFFFC71F80000000000005E7FFFE70FFFFF000027FFFF1F7A00000000000017FFBFBC7FFFFC00113FFFF830FC0000000000003C7FFFF70FFFFF800027FFFF0C3F0000000000000FFFBFBC7FFFFE00017FFFF010F8000000000000BC7FF7F71FFFFFC0004FFFFE063A0000000000002FFFFFBC7FFFFF00227FFFF818E80000000000017C7FF7F71FFFFFE0004FFFFE07100000000000005FFFDFB87FFFFF80027FFFF80C48000000000002FC7FFBF71FFFFFF0088FFFFF0310000000000000BFFFDFF8FFFFFFC0027FFFF80440000000000005FC7FFBFF1FFFFFF8009FFFFF03100000000000017FFFEFF8FFFFFFF0047FFFF8047000000000018BFC7FFDFF1F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .mem_init2 = 2048'hFFFFFC009FFFFE011C000000000000FFFFEFF8FFFFFFFE047FFFC00470000000000717FC7FFDFF1FFEFFFFC19FFFF0009C000000000001FFFFF7F8FFFFFFFF847FFF800070000000000327FC7FFEFF1FFEFFFFF11FFFE0008C000000000009FFFFF7F8FFFFFFFF847FFF00006000000000005FFC7FFEFF1FFEFFFFD11FFFC00008000000000017FFFFFBF8FFFFFFFF0CFFFE0000200000000000BFFC7FFF7E1FFFFFFFD11FFF80000800000000002FFFFFF9F8FFFFFFFF0CFFFE00002000000000127FFC7FFF7E1FFFFFFFC13FFF8000480000000000DFFFFFFDF8FFFFFFFF09FFFF0001300000000035FFFC7FFFBF1FFFFFFFC33FFFC0004C00000000017FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .mem_init1 = 2048'hFFFEFCFFFFFFFF09FFFF800030000000007BFFFC7FFF9F1FFFFFFFC33FFFE0000C0000000002FFFFFFFE7EFFFFFFFF09FFFF80003000000000F7FFFC7FFFDF9FFFFFFFC33FFFE0000C0000000005FFFFFFFF7FDFFFFFFF09FFFF80003000000000CFFFFC7FFFEFF9FFFFFFC37FFFF000040000000013FFFFFFFFBF9FEFFFFF0BFFFFC00030000000019FFFFC7FFFF7F1FFFFFFC27FFFF000040000000027FFFFFFFFDF9FEFFFFF0BFFFFC00010000000037FFFFC7FFFFBF3FFFFFFC27FFFF00004000000005FFFFFFFFFEFBFFFFFFF1BFFFFC0001000000004FFFFFC7FFFF9F7FFDFFFC2FFFFF0000400000000BFFFFFFFFFF7BFFEFFFE13FFFF800010000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94 .mem_init0 = 2048'h09FFFFFC7FFFFEF7FFDFFFC2FFFFF00006000000027FFFFFFFFFFBFFFEFFFE17FFFF80001000000027FFFFFC7FFFFF7FFFDFFFC6FFFFF000060000000DFFFFFFFFFFFDFFFFFFFE17FFFFC00018000000CFFFFFFC7FFFFFBFFFFFFFC7FFFFF0000200000013FFFFFFFFFFFEFFFFFFFE17FFFF8000180000013FFFFFFC7FFFFFDFFFFFFFC5FFFFE000020000004FFFFFFFFFFFFF3FFFFFFE37FFFE000008000006FFFFFFFC7FFFFFE7FFFFFFC5FFFF800002000001BFFFFFFFFFFFFFCFFFFFFF2FFFFC000008000019FFFFFFFC7FFFFFF3FFFFFFCDFFFF8000020000067FFFFFFFFFFFFFF3FFFFFF6FFFFE000008000067FFFFFFFC7FFFFFFC7FFFFFCDFFFF8000;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a82~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a94~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4 .lut_mask = 16'hC808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~8 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~8_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_red~7_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~3_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~7_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result10w~4_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~8 .lut_mask = 16'hCCC8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y48_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_red[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[2]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[2]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[2]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N1
dffeas \u_vga|video_vga_controller_0|VGA_R[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .mem_init3 = 2048'hFC000007FFFFFFFFFFFFFFFF0000001FFFFFFFFFF00000FFFFFFFFFE7FFFFFFFC0000003FFFFFFFFFC00001FFFFFFFFFFFFFFFFFC000001FFFFFFFFFF00001FFFFFFFFFE7FFFFFFFF8000007FFFFFFFFFC00007FFFFFFFFFFFFFFFFFF000001FFFFFFFFFF00007FFFFFFFFFE7FFFFFFFFC000007FFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFF0003FFFFFFFFFFE7FFFFFFFFF800007FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFF80001FFFFFFFFFF000FFFFFFFFFFFE7FFFFFFFFFE00007FFFFFFFFFE001FFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFF801FFFFFFFFFFFE7FFFFFFFFFF80007FFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFF8001F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .mem_init2 = 2048'hFFFFFFFFF803FFFFFFFFFFFE7FFFFFFFFFFE0007FFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFF807FFFFFFFFFFFE7FFFFFFFFFFF8007FFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFF807FFFFFFFFFFFE7FFFFFFFFFFFE007FFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFFFF807FFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFFFFF07FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFF81FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFF81FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .mem_init1 = 2048'hFFFFFF83FFFFFFFFFE07FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFF9FFFF83FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFFE3FFFE07FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFE07FFF03FFFFFFFFFFFFE7FFFFFFFFFFFFFC3FFFF80FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFE03FFF07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFF80FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFC03FFF07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFF807FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF801FFF07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFF003FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF800FFF07FFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFFE003FFE1FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83 .mem_init0 = 2048'hFFFFFFFFFFFFFF0FFFFA00FFF0FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFFF801FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFC007FF0FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFFF800FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFF0003FF0FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFFD000FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF0003FF1FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFFD400FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF003FF1FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFFE007FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFC01FF3FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFFFA07FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF80FF3FFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .mem_init3 = 2048'h7FFFFFFE000000000000003E7FF00000000000001FFFFFFF800000000000000FFFC0000000000000FFFFFFFF000000000000007E7FF00000000000001FFFFFFFC00000000000001FFFC0000000000000FFFFFFFF000000000000007E7FF80000000000003FFFFFFFC00000000000001FFFC0000000000001FFFFFFFF00000000000000FE7FF80000000000003FFFFFFFE00000000000003FFFE0000000000001FFFFFFFF80000000000001FE7FFC0000000000007FFFFFFFE00000000000007FFFE0000000000001FFFFFFFF80000000000003FE7FFC0000000000007FFFFFFFE0000000000000FFFFF0000000000003FFFFFFFF80000000000007FE7FFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .mem_init2 = 2048'h000000007FFFFFFFE0000000000001FFFFF0000000000003FFFFFFFF8000000000000FFE7FFE0000000000007FFFFFFFE0000000000003FFFFF8000000000003FFFFFFFF8000000000001FFE7FFF000000000000FFFFFFFFF0000000000007FFFFF8000000000003FFFFFFFF8000000000003FFE7FFF000000000000FFFFFFFFF000000000000FFFFFFC000000000003FFFFFFFFC000000000007FFE7FFF800000000000FFFFFFFFF000000000001FFFFFFE000000000003FFFFFFFFC00000000001FFFE7FFF800000000000FFFFFFFFF000000000003FFFFFFE000000000007FFFFFFFFC00000000003FFFE7FFFC00000000000FFFFFFFFF00000000000FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .mem_init1 = 2048'hFFFF000000000007FFFFFFFFC00000000007FFFE7FFFE00000000000FFFFFFFFF00000000001FFFFFFFF800000000007FFFFFFFFC0000000000FFFFE7FFFE00000000000FFFFFFFFF00000000003FFFFFFFF800000000007FFFFFFFFC0000000003FFFFE7FFFF00000000000FFFFFFFFF8000000000FFFFFFFFFC00000000007FFFFFFFFC0000000007FFFFE7FFFF80000000001FFFFFFFFF8000000001FFFFFFFFFE00000000007FFFFFFFFE000000000FFFFFE7FFFFC0000000001FFFFFFFFF8000000003FFFFFFFFFF00000000007FFFFFFFFE000000003FFFFFE7FFFFE0000000001FFFFFFFFF8000000007FFFFFFFFFF8000000000FFFFFFFFFE0000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95 .mem_init0 = 2048'h07FFFFFE7FFFFF0000000001FFFFFFFFF800000001FFFFFFFFFFFC000000000FFFFFFFFFE00000001FFFFFFE7FFFFF8000000001FFFFFFFFF800000003FFFFFFFFFFFE000000000FFFFFFFFFE00000003FFFFFFE7FFFFFC000000001FFFFFFFFFC0000000FFFFFFFFFFFFF000000000FFFFFFFFFE0000000FFFFFFFE7FFFFFE000000003FFFFFFFFFC0000003FFFFFFFFFFFFFC00000000FFFFFFFFFF0000001FFFFFFFE7FFFFFF800000003FFFFFFFFFC0000007FFFFFFFFFFFFFF00000001FFFFFFFFFF0000007FFFFFFFE7FFFFFFC00000003FFFFFFFFFC000001FFFFFFFFFFFFFFFC0000001FFFFFFFFFF000001FFFFFFFFE7FFFFFFF80000003FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N6
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a83~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a95~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4 .lut_mask = 16'hC808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .mem_init2 = 2048'hFC000000000000000008000000000000000000007F00000000000000000300000000000000000000FC00000000000000001C000000000000000000007F00000000000000000380000000000000000000FC00000000000000001E000000000000000000007F80000000000000000780000000000000000000FC00000000000000003F000000000000000000007F800000000000000007E0000000000000000000FC00000000000000003F800000000000000000007F80000000000000000FE0000000000000000000FC00000000000000003FC00000000000000000007F80000000000000000FF0000000000000000000FC00000000000000007FE00000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .mem_init1 = 2048'h000000007F80000000000000000FF8000000000000000000FE00000000000000007FF00000000000000000007F80000000000000000FFC000000000000000000FE00000000000000007FF80000000000000000007FC0000000000000001FFE000000000000000000FE0000000000000000FFFC0000000000000000007FC0000000000000001FFF000000000000000000FE0000000000000000FFFE0000000000000000007FC0000000000000003FFF800000000000000000FF0000000000000001FFFF0000000000000000007FC0000000000000003FFFC00000000000000000FF0000000000000001FFFF0000000000000000007FE0000000000000007FFFE0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107 .mem_init0 = 2048'h0000000000000000FF0000000000000003FFFF8000000000000000027FE000000000000000FFFFE00000000000000000FF0000000000000007FFFFC000000000000000067FE000000000000001FFFFF00000000000000001FF800000000000000FFFFFE000000000000000067FE000000000000001FFFFF80000000000000001FF800000000000001FFFFFF0000000000000000E7FE000000000000003FFFFFC0000000000000003FF800000000000003FFFFFF8000000000000000E7FF000000000000007FFFFFE0000000000000003FF800000000000007FFFFFFC000000000000001E7FF00000000000000FFFFFFF0000000000000007FF80000000000000;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~9 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~9_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a119 ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a107~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a119 ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~9 .lut_mask = 16'h00CA;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N10
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~10 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~10_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_red~9_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~9_combout ),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~10 .lut_mask = 16'h4050;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFA07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .mem_init2 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFBFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFDFFFFFF03FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FF7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF81FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE27FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFCCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFE4FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N20
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a59~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a71~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3 .lut_mask = 16'hA808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .mem_init3 = 2048'hFFFFE00FFF0FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF807FC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFE0FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFE27FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35 .mem_init0 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFCFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FBFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .mem_init1 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF1F07FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFE7FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF0003FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFE3FFF8C39FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFE0007FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFE3FFF0C01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFE000FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF7FFF0401FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFC001FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC003FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03CFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F8FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0E1FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC199FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFAFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE001FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFF8FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF003FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N6
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a35~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a47~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1 .lut_mask = 16'hC0A0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .mem_init3 = 2048'hFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFF801FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .mem_init1 = 2048'hFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFC0000FFFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFF00000FFFFFFFFFFFFFE7FFFFFFFFFFFFF3FFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF00001FFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFF00003FFFFFFFFFFFFFE7FFFFFFFFFFFFFBFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFE00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFBFFFFFF80001FFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF80000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFEFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF80001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFE7FFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF00003FFFFFFFFFFFFFFE7FFFFFFFFFFFFFF7FFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0401FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFF;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8007FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF2001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB00FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE01FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8407FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC407FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF801F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC1FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7083FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEC70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF30FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N12
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a23~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a11~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0 .lut_mask = 16'h0A0C;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y43_N0
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2 .lut_mask = 16'hCFCE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y48_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_red~11 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_red~11_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_red~10_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~4_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~10_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~3_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result11w~2_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~11 .lut_mask = 16'hCCC8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y48_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_red[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_red~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_red[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N17
dffeas \u_vga|video_vga_controller_0|VGA_R[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y69_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[4]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[4]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [0]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[4]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y69_N27
dffeas \u_vga|video_vga_controller_0|VGA_R[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[4] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y46_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[5]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[5]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[5]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y46_N27
dffeas \u_vga|video_vga_controller_0|VGA_R[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[5] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y48_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_R[6]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_R[6]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_red [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_R[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[6]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_R[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y48_N19
dffeas \u_vga|video_vga_controller_0|VGA_R[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_R[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[6] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y72_N3
dffeas \u_vga|video_vga_controller_0|VGA_R[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_red [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_R[7] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_R[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFE3818002F1A04FF97FFFFF800000FFFFFFCFFFFF6C3E0C8345318FE47FFFF8000003BFFFFFFFFFFFE581C000D940C7B8DFFFFF800000FFFFFFFFFFFF7C7EE483653184E27FFFF8000003BFFFFFFFFFFFE58000007F6067BD1FFFFF800000FFFFFFFFFFFF74FC85837D19C6F87FFFFE000003BFFFFFFFFFFFE7A01C003F70609F9FFFFF800000FFFFFFFFFFFF5CF0B983FB0CC2AC7FFFFE000003BFFFFFFFFFFFED201A003F78E0899FFFFF800000FFFFFFFFFFFF09E1A191FBE462A47FFFFE000003BFFFFFFFFFFFE930F1003F3CF0439FFFFF800000FFFFFFFFFFFFA1C32193F83462BCFFFFDE000003BFFFFFFFFFFFF1309E81BF3C3042BFFFFF800000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFA4C64793F818633CFFFFDE000003BFFFFFFFFFFFF133D461FF8FE0C2BFFFFF800000FFFFFFFFFFFFB80E9B97FF8C633C7FFF9E000003BFFFFFFFFFFFF703E721FFC1E0C29FFFFF800000FFFFFFFFFFFF107CBC87FF83E1267FFF3F000003BFFFFFFFFFFFF203E3C1FC76005B8FFFFF800000FFFFFFFFFFFF00B8A247F1FC41567FFE3F800003BFFFFFFFFFFFE00FEBB13B02C0551FFFFFC00000FFFFFFFFFFFF60D3A847E023013E7FFC7F800003BFFFFFFFFFFFC00DE5B123A2384D1FFFFFC00000FFFFFFFFFFF6E0866DC7EC70E72CFFFC7F800003BFFFFFFFFFFFF8012991E1913DDAFFFFFFC00000FFFFFFFFFFFF60B09F07CEF23F34FFF8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .mem_init1 = 2048'hFF800003BFFFFFFFFFFF98129361E3910FCADFFFFFC00000FFFFFFFFFFFDE888D0A7CCE7DF1C7FF9FF800003BFFFFFFFFFFF8B185A69A283A7C7DFFFFFC00000FFFFFFFFFFFC689C4762CC78CE6D7FF1FF880003BFFFFFFFFFFFDF1E6098AD9877DBDFFFFFC00000FFFFFFFFFFFFE894DEC093448F7C3FF3FF800003BFFFFFFFFFFFF41979B888A9B65F4FFFFFC00000FFFFFFFFFFFF88DAC54892311F7E2FE3FF800003BFFFFFFFFFFFE412982A2266227F0FFFFF800000FFFFFFFFFFFEC0CA793921141FFC27C7F8800003BFFFFFFFFFFFFC1D57172AC246778FFFFC000000FFFFFFFFFFFF5068B93F21181FDC378FF0C00003BFFFFFFFFFFFCC1E96D5A8DB;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40 .mem_init0 = 2048'h27778FFFFC100000FFFFFFFFFFFF5017CEFF37101FFC278BE0C00003BFFFFFFFFFFF941CA748A8E7C7FFABFFFC100000FFFFFFFFFFFCF0090CF73E01BFFCED1FE0C00003BFFFFFFFFFFF941DDE7AC92EC7FCA7FFF0380000FFFFFFFFFFFCB00271713CF33FE0EE1FE0C00003BFFFFFFFFFFFF406E776D59FD7F82FFFF0380000FFFFFFFFFFFDB016F1693C0C7FE2CE3FE0C00003BFFFFFFFFFFF660276742C6267F83FFFF0380000FFFFFFFFFFFCB815F94D3FF9FEC0CE7FE0C00003BFFFFFFFFFFF0E03BCF43541AFF0BFFFF0380000FFFFFFFFFFFCB81319593C1B7E12E8FFE0C00003BFFFFFFFFFFF1E08DE0CC4C3CF813FFFF0300000FFFFFFFFFFFCBC18;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .mem_init3 = 2048'hF96339267E14E8FFE0000003BFFFFFFFFFFF1E00177EF2EFBF87BFFFF0000000FFFFFFFFFFFCBC1D6123B34C7E10F1FFE0000003BFFFFFFFFFFF1E000E1F99A13F913FFFF0000000FFFFFFFFFFFC301E2184A1677C45F1FFE0000003BFFFFFFFFFFF7C03830F0C2EFF903FFFF0000000FFFFFFFFFFFDA00C0845237E7C45A3FFE0000003BFFFFFFFFFFF7803C3CE0F11BF817FFFF0000000FF7FFFFFFFFFC01F0C13BB027C0987FFE0000003BFFFFFFFFFFF2003E1C406181F837FFFF0000000FFFFFFFFFFFE401F9412F2C67E0983FFE0000003BFFFFFFFFFFF2003F1C0C6187F8BBFFFF0000000FFFFFFFFFFFE401F0C11438C7E3A8BFFE0000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .mem_init2 = 2048'hFFFF4003F1E0C318FD8FBFFFF0000000FDFFFFFFFFFF4007190526183E3A1FFFE0000003BFFFFFFFFFFFC003F1E0C330FD8EBFFFF0000000FFFFFFFFFFFEC00F9F65F0F83F3C1FFFC0000003BFFFFFFFFFFFE803F1E08339F9E6EFFFF0000000FFFFFFFFFFFE800F9DE643F03FBD07FF80000003BFFFFFFFFFFFF803E1E00739D9E6C6FFE0000000FDFFFFFFFFFE100F0C864FC03FA8000000000003BFFFFFFFFFFFAA07E0E00719F1E2600000000000FDFFFFFFFFFF80070E6623C03FA8000000000003BFFFFFFFFFFF2B07F0F00711F1EB400000000000FFFFFFFFFFFC203F062233C03F29000000000003BFFFFFFFFFFF1107F0700E71F3EB400000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'hFF7FFFFFFFFCA03B872A33803F49000000000003BFFFFFFFFFFF4407F07C0E70F343400000000000FF7FFFFFFFFAA07DC73A33C03F49400000000003BFFFFFFFFFFFA407F07C1E707F53540000000000FFBFFFFFFFF9D07FC63833C03E28C00000000003BFFFFFFFFFFFF207F07C1E707FDB140000000000FFDFFFFFFFF9D07E463873E03EA8D10000000003BFFFFFFFFFFF9A07F07E1E707FAB300000000000FFCFFFFFFFFA407E063FE3C03EE4C00000000003BFFFFFFFFFFF8A47F07E3E707FA8300000000000FFEFFFFFFFF5297F0E3FE3C03E54800000000003BFFFFFFFFFFE3647F87C3E306FB9A00000000000FFFFFFFFFFF058FF0C3FE7C005538000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000003BFFFFFFFFFFE2C07F03C3F30619DE00000000000FFFFFFFFFFF5187F8C1FC7C00557000000000003BFFFFFFFFFFEA803F83C3F30315CE00000000000FFFBFFFFFFFFE07F8E1F87C02D5D000000000003BFFFFFFFFFFFDF03F83C3F303D45400000000000FFFBFFFFFFFE507FC71FC3C03A1D400000000003BFFFFFFFFFFFEB03FC3C3F303E81400000000000FFFFFFFFFFFEFCFFC79FC3C03980400000000003BFFFFFFFFFFF8E03FC3C3E303E63400000000000FFFEFFFFFFFFB4FFE78FE3C03588000000000003BFFFFFFFFFFFA303F83C3E300F60020000000000FFFEFFFFFFFD707FE78FE3C03398000000000003BFFFFFFFFFFFE600E0783E30;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a40~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a28~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1 .lut_mask = 16'hAC00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000003BFFFFFFFFFFFF9C269CC2FF9E000000000000000FFFFFFF87FFFF628A584A3FF0000000000000003BFFFFFFFFFFFFEC2F521E7FFC000000000000000FFFFFFF0FFFFFBCADA8107360000000000000003BFFFFFFFFFFFFEF8A0D327C98400000000000000FFFFFFF0FFFFF8F323F5B7240000000000000003BFFFFFFFFFFFFE1E257DA7C90000000000000000FFFFFFE1FFFFF8D01EE4EF000000000000000003BFFFFFFFFFFFFFD485DD05D80000000000000000FFFFFFC3FFFFFF0012706F600000000000000003BFFFFFFFFFFFFFC0810103DC0000000000000000FFFFFFC3FFFFFB041004CEE80000000000000003BFFFFFFFFFFFFFC0830083BA;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .mem_init2 = 2048'h2000000000000000FFFFFFC7FFFFFF84009CCD810000000000000003BFFFFFFFFFFFFFE0813721302000000000000000FFFFFFCFFFFFFF060CF3E1800000000000000003BFFFFFFFFFFFFFE0812E7D200000000000000000FFFFFFFFFFFFFF0602FBC5800000000000000003BFFFFFFFFFFFFFE00057E6C00000000000000000FFFFFFFFFFFFFF0783017C000000000000000003BFFFFFFFFFFFFFE0F061A4000000000000000000FFFFFFFFFFFFFF07E17020000000000000000003BFFFFFFFFFFFFFE074B1F8000000000000000000FFFFFFFFFFFFFF07807CC0800000000000000003BFFFFFFFFFFFFE00600000040000000000000000FFFFFEFFFF3FC201;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .mem_init1 = 2048'h000000000000000000000003BFFFFFFFFFFFFE00000000000000000000000000FFFFFCFFFE1FC000000000000000000000000003BFFFFFFEFFFFFC00000000000000000000000000FFFFF9FFFF0BC000000000000000000000000003BFFFFFFEFFFFF800000000000000000000000000FFFFF9FFFF8FC000000000000000000000000003BFFFFFFEFFFFF800000000000000000000000000FFFFF3FFFFC7C000000000000000000000000003BFFFFFFEFFFFF800000000000000000000000000FFFFF7FFFFC3C000000000000000000000000003BFFFFFFEFFFFF800000000000000000000000000FFFFE7FFFFA3C000000000000000000000000003BFFFFFFE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFF800000000000000000000000000FFFFFFFFFFFBC038000000000000000000000003BFFFFFFFFFEFF800000000000000000000000000FFFFDFFFFFF88000000000000000000000000003BFFFFFFFFFE7F800000000000000000000000000FFFF9FFFFFC00000000000000000000000000003BFFFFFFFFFC00000000000000000000000000000FFFFBFFFFE000000000000000000000000000003BFFFFFFFFFC00000000000000000000000000000FFFF7EFFFE100000000000000000000000000003BFFFFFFFFFC00000000000000000000000000000FFFE7EFFFE000000000000000000000000000003BFFFFFFBFFC00000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .mem_init3 = 2048'h0DF0000000000000FFFF7FFFFFFC487FE78FF1C02BD8000000000003BFFFFFFFFFFFFE8040783E300AF0400000000000FFFFFFFFFFFC2C7FE3CFF0E047D9000000000003BFFFFFFFFFFF2F2000783E30FBF4400000000000FFFFBFFFFFFC68BFE3CFF8E3D781000000000003BFFFFFFFFFFF8D1000F81E30F7EE000000000000FFFFDFFFFFFDFABFE3CFF8E3D3A0000000000003BFFFFFFFFFFF971003F81C30F770400000000000FFFFFFFFFFFD56CFC3C3F8E3B2D8000000000003BFFFFFFFFFFF9BD003FC3C30ECA2000000000000FFFFFFFFFFFF454783C1F0C76BC0000000000003BFFFFFFFFFFF989001FC3871D8F0000000000000FFFFF7FFFFFEE300;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .mem_init2 = 2048'h03C1E1C649B1000000000003BFFFFFFFFFFFAC6000FC7861926C400000000000FFFFF7FFFFFEB00003C1C18C8931000000000003BFFFFFFFFFFFC36000FC78636262400000000000FFFFFBFFFFFF118003E1C30A0338000000000003BFFFFFFFFFFFEA10007C706282C2000000000000FFFFF9FFFFDFE04003E383148E00000000000003BFFFFFFFFFFFF038007C70E72380000000000000FFFFFDFFFFBFE56003E38338AE60000000000003BFFFFFFFFFFFF0C8007CF0EA2308000000000000FFFFFEFFFFBFB1E003E787519F60000000000003BFFFFFFFFFFFEB6D0074E3D46FD0000000000000FFFFFFFFFFFF0230070739A1DEC0000000000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFE3CE00C0DCC86F30000000000000FFFFFFFFFFFFBF721E1E46491CC0000000000003BFFFFFFFFFFFE44E878713330300000000000000FFFFFFFFC7FF8A3E303191CC0140000000000003BFFFFFFFFFFFE2CB4C0C6CF30030000000000000FFFFFFFF83FF040FE07667C00080000000000003BFFFFFFFFFFFF38DF81DD9F00020000000000000FFFFFFFF83FF63F71DE647E00280000000000003BFFFFFFFFFFFFD2F8FF910F000A0000000000000FFFFFFFF01FEFEE87F1C46E32500000000000003BFFFFFFFFFFF9C3C1BCF3900C940000000000000FFFFFFFF01FCF3A0C059C4E71E00000000000003BFFFFFFFFFFF9DB910167100C798000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFE01FCE59EC0FBBCF30800000000000003BFFFFFFFFFFFBCB2D87F6F02F600000000000000FFFFFFFF00FFF24BA3047D9AE800000000000003BFFFFFFFFFFFFDAE6660AF8EAA00000000000000FFFFFFFF01FFE4ACBE20BF59E800000000000003BFFFFFFFFFFFFD881BCEB5CEFE00000000000000FFFFFFFF01FFF68CFE371FF1D000000000000003BFFFFFFFFFFFFFCF1E8523C46800000000000000FFFFFFFE01FFF8B8421581B1A000000000020003BFFFFFFFFFFFFF131085B03C7800000000000000FFFFFFFC03FFE86C1036E4E3C000000000000003BFFFFFFFFFFFF90DA68CBC1CF200000000000000FFFFFFFC0FFFE632AFE375E780000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a16~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0 .lut_mask = 16'h00E2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~0_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2 .lut_mask = 16'hFF54;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .mem_init3 = 2048'h03400001739C60007FC00001801FE3DBFC0088E11300002BCE4B8001FFF0000E007F8F6DBE00117402400001F399E0003FFF0001801FE3DBF40088C31200002FCE36F800FFFE0004017F8F2DBF00151862C00001F386FE003FFF8001004FE3DBFC0080C31000002FDE647F807FFFE002007F872CBE00041862000003FB891FE01FFFF000800FE3CBF803C1C11000013FFEC78CF07FFFF183002F8724BE80483826000147FF91A33C1FFFFF60C00BE1C8F803C9C91000013FFEDD80BF0FFFF9C3003F8620BF80783922000047FF96A01F87FFFF70C00FC1CAF40FC9FB1000007FBF854187FFFFFFF3C03F97E8BF01DB7F5200005FEFB45061FFFFFEFCE00FC1EA;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .mem_init2 = 2048'hF00E89FA383000FF37335980FFFEFFFDC03B9FE8BE81DB5F4606001FEEE1D6603FFFFE7E700FC7FAFC0E88FA302000FFE74F18000FFFFFFDE01F98E8BF01D15E4606003FFCCBC60003FFFF7F7407C63AFA1E88F0780001FFE05AB60001FFF8FDF01F18F8BFA3D55E4E00007FFC928500007FFFFF3C07C63AFA1EA8F038000FFFC0D1C20100FFF83DF80F09F8BF83C51C0F00017FF83E10C0001FFF1F7E03C23EFC3EA8E003802FFFD1E7F500001FF81FFC0F0B78BF47C43C005007FFF0394D002007FF0FFF03C2DEF83EA8E00E003FFFF31FE560020FFC0FFC0F8878BFC7C73C1FC007FFF45BE5D00003FF07FF03E21EFA3EA9E000007FFFA61FE0480807FC07;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .mem_init1 = 2048'hFC07FC39BF07C73C00000FEFF497F0520200FF03FF01F71EFE3EA9E1E0007F3FAD3F90380803FE01FC07FE39BF47C53C3C201FEFEDA7F00A8200FF807F01FF8EFD3EA1F9F000FC176FB0103000003FC0FC03DE01BFC7D47D3E205F87EBEC110410000FC03F00F780FB3EA1F9F001F00351E00F9700001FE03C039E21BF2FD47F3E007E00DA280065400007F80F00F788F93EA3E1E003E002D6C03C9D80001FE01C001E69BF67D47C3C007C005DB00BA6E00003FC0700079AFC3FA3E3C003E0008F803D7A00001FE01E001EC7BFA7D4787800780035500F908000077C078007D3FCBFEBE3E0078020FC009AF8C0003DF41E001CC1BF97DE787C0070002C0026CE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100 .mem_init0 = 2048'h70000F7D078003F1FD7FEBE7F8070FF04000833800007DFE0F0035C7BF9FDF78FE00C1EE024822F640000F7FC3C001F1FEFEFAE7F806FFF05C0009D94000FDFF8F00038FBFEFDF5CFF019FFE0988026F48003F7FE3C000E3FE7EFAE7F805FFF8600008FCA0037DFF83C0238FBFDFDF55BF11BFFF0C0C003300007F7FE1F000E3FFBF7AE7F81DFF7148203BDC800CFBFE40C022D3BFCFDBD9FF05BFFE1E0805D938019F7FB87002B4FF3F7AC3F81D005730003B063019FBFF4000281BBFFFEB5A7E03F00B5C0007C39C033F7F9A000216FFBF5AD3F015000EC0003B044FE7FBFFF8007833BFE7EB1A7E09C0059C000FE11338FEFFFE001E0CFF5F5AD3F00C0038;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .mem_init2 = 2048'h5E03C0029C000004015543FFFFFFFFFFFFFBCF0D6AAFAAAAFFAAAAAAAAAAAAAAAAA95551555A5016C5640F307A7000001005550FFFFFFFFFFFFFBF3022AABEAAAFFAAAAAAAAAAAAAAAAA95551555A5015343C003AD4000050155403FCCFFFFFFFFFF0FB96AAAAAAAFFAAAAAAAAAAAAAAAAA95555555A5016C5780F000A84000010055503CF33FFFFFFFFFCFFE2AABAAAABFAEAAAAAAAAAAAAAAA95555555A5015343C004AD4000050150000C000FFC3FFFF03FA96AAAAAAAFFBEAAAAAAAAAAAAAAA95555556A5016C5490C000E85000050054100C0033FC3FFFFC3FE92AAAAAAAFFAEAAAAAAAAAAAABAA95555555A50150430004E9400015005000000003F003;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFF000E46AAAAAAAFEAAAAAAAAAAAAAAAAA95551555A5016C54D0C0153B500005005400000003FC0FFFF030292AAAAAAABEAEAAAAAAAAAAAAAAA95551555A50156430010380003140050040000000CC0FCF100345AAAAAAAAAAAAAAAAAAAAAAEAAAA5555555A501AC5510C0143F4000C50014010000000030FC3040395AAAAAAAAAAAAAAAAAAAAAAEAAAA5555555A50156430014380003040050000000000CC0FCF140345AAAAAAAAAAAAAAAAAAAAAAFAAAA55555A5A501AC5550C0043F4000C50014000000000030FC3C40085AAAAAAAAAAAAAAAAAAAAAAFAAAA5555565A50157830014380000000050000000000CC0FCF140045AAAAAAAAAAAAAAAAAAAAAAE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112 .mem_init0 = 2048'hAA9A55555A5A901BC5590C0053B4000000014000000000030FC3C40085AAAAAAAAAAAAAAAAAAAAAAFAA9A55555A5A9015483001428400C000050000000000CC3FCF001095AAAAAAAAAAAAAAAAAAAAAAAAA9A95555A5A901BC55D0C0050A500F000014000000000033FC3C410C5AAAAAAAAAAAAAAAAAAAAAAAAA9A95555A5A90154C300002840FC000050000000000CCFF0F015096AAAAAA9555AAAAAAAAAAA9AAAAA95555A56941BC5520C0100A503F000010000000000033FCFC051D5AAAAAA9655AAAAAAAAAAA9AAAAA95555A5690155000000284FFC000145000000000CCFF0F01435AAAAAAA955555AAAAAAAAA5AAAAA95556A55945BC553000103A13FF0;
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a100~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a112~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~0 .lut_mask = 16'h00CA;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y48_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~1_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_green~0_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~0_combout ),
	.datac(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~1 .lut_mask = 16'h4050;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .mem_init3 = 2048'hFF800003BFFFFFFFFFFFFFEB0378624F037FFFFFFFFFC000FDFFFFFFFFFFFF803CE31C0C1FBE3FFFFF800003BFFFFFFFFFFFFFEA0B373DA5C16FFFFFFFFF0000FFFFFFFFFFFFFF8C581CC6040FFF3FFFFF800003BFFFFFFFFFFFFFF00F039E81C1FFFFFFFFC00000FFFFFFFFFFFFFF80180673241FFE3FFFFF800003BFFFFFFFFFFFFFF316029ACEE3FFFFFFFFC00000FDFFFFFFFFFFFFD083C319B217FEBFFFFF800003BFFFFFFFFFFFFFFF0A13804683FFFFFFFFC00000FFFFFFFFFFFFFFF05FF1CD8207FDDFFFFF800003BFFFFFFFFFFFFFFF3C03E34003BFFFFFFFC00000FFFFFFFFFFFFFF7D5FF8E4C217FDEFFFFF800003BFFFFFFFFFFFFFFF1F08FB41;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .mem_init2 = 2048'h033FFFFFFFC00000FF7FFFFFFFFFFFF91F3C66C117FBEFFFFF800003BFFFFFFFFFFFFFFE4301F921E3FFFFFFFFC00000FFFFFFFFFFFFFFFE1F0C327993F3F7FFFF800003BFFFFFFFFFFFFFFFC300F8A0A3FFFFFFFFC00000FFFFFFFFFFFFFFFC1F06333C97FFF3FFFF800003BFFFFFFFFFFFFFFF8662F8B813FFFFFFFFC00000FFFFFFFFFFFFFFFC3F07193C97EFF9FFFF800003BFFFFFFFFFFFFFFF4662E91051FFFFFFFFC00000FFFFFFFFFFFFFFFA9983C93E17FFF9FFFF800003BFFFFFFFFFFFFFFEC001917611FFFFFFFFC00000FFFFFFFFFFFFFFF70043C91E17FFFCFFFF800003BFFFFFFFFFFFFFFDE201EFF033FFFFFFFFC00000FFFFFFFFFFFFFFE7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .mem_init1 = 2048'h0323CB1E57FFFC7FFF800003BFFFFFFFFFFFFFFDE242B17E23FFFFFFFFC00000FFFFFFFFFFFFFFE107D3D41C97FFFE387F800003BFFFFFFFFFFFFFF866D040672BFFFFFFFFC00000FFFFFFFFFFFFFFE123EFA98CB37FFE3FFF800003BFFFFFFFFFFFFFF867D404A73BFFFFFFFFC00000FFFFFFFFFFFFFFF0619747CC37FFFF3FFF800003BFFFFFFFFFFFFFFC67F49D8F63FFFFFFFFC00000FFFFFFFFFFFFFFF020C4DFEC17FFFFFFFF800003BFFFFFFFFFFFFFFC0764CFFF23FFFFFFFFC00000FFFFFFFFFFFFFFF1B0D8BFFC05FFFFCFFF800003BFFFFFFFFFFFFFF80B34CFFF37FFFFFFFFC00000FFFFFFFFFFFFFFFBB8DE7FF40BFFFFCFEF800003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFA623643FF75FFFFFFFFC00000FFFFFFFFFFFFFFFFA450FFE413FFFFE7EF800003BFFFFFFFFFFFFFFE6A1A79FFA2FFFFFFFFC00000FFFFFFFFFFFFFFFFA829FFE60BFFFFF3EF800003BFFFFFFFFFFFFFFFFDC5FDFC80FFFFFFFFC00000FFFFFFFFFFFFFFFF8AD987F207FFFFF3EF800003BFFFFFFFFFFFFFFFD5C59CFC42FFFFFFFFC00000FFFFFFFFFFFFFFFF9EEA73F309FFFFFBEF800003BFFFFFFFFFFFFFFFDFCD5BFD417FFFFFFFC00000FFFFFFFFFFFFFFFF126CF31B7DFFFFFFFF800003BFFFFFFFFFFFFFFBECFC57FF807FFFFFFFC00000FFFFFFFFFFFFFFFF06864C9BB97FFFFEFF800003BFFFFFFFFFFFFFFB831BD4FEA7DFFFFFFFC00000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF0AF9D7BDFBFFFFFEEF800003BFFFFFFFFFFFFFFF9D3D043F77DFFFFFFFC00000FFFFFFFFFFFFFFFF2C39697DFFFFFFFF6F800003BFFFFFFFFFFFFFFF9ABF8FC0577FFFFFFFC00000FFFFFFFFFFFFFFBF27043375FDFFFFFF3F800003BFFFFFFFFFFFFFFEC8716F66D7BFFFFFFFC00000FFFFFFFFFFFFFFBFB38464F5FEFFFFFF9F800003BFFFFFFFFFFFFFFCC8C16E77173FFFFFFFC00000FFFFFFFFFFFFFFFFB8B278FFFEFFFFFF8F800003BFFFFFFFFFFFFFFCEFF91FA793FFFFFFFFC00000FFFFFFFFFFFFFFFD984967FFFCFFFFFFCF800003BFFFFFFFFFFFFFFDE3FFA2C79BFFFFFFFFC00000FFFFFFFFFFFFFFFF940F1FFDFDFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .mem_init2 = 2048'hFF800003BFFFFFFFFFFFFFFDE86DD38719FFFFFFFFC00000FFFFFFFFFFFFFFFF96117F99FDFFFFFFFF800003BFFFFFFFFFFFFFFFCB7A367909BFFFFFFFC00000FFFFFFFFC7FFFDFF82749F99F3FFFFFFFF800003BFFFFFFFFFFFFFBFC3E22C790AFFFFFFFFC00000FFFFFFFFD3FFFDFFCB762321F2FFFFFFDF800003BFFFFFFFFFFFFF3FD33638F098DFFFFFBFC00000FFFFFFFFB3FFF1FFD5B74601F3FFFFFFFF800003BFFFFFFFFFFFFC3FD79238F0981FFFFFFFC00000FFFFFFFF21FFF7FFDFB78601F77FFFFFFF800003BFFFFFFFFFFFFDFFD1D2D981FC1FFFFFFFC00000FFFFFFFF61FFFFFFDAB28E01F77FFFFFFF800003BFFFFFFFFFFFFF7FC7EB1B01;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .mem_init1 = 2048'hFC9FFFFFFFC00000FFFFFFFF2FFFF3FFD7FD0E61F67FFFFFFF800003BFFFFFFFFFFFFE7FECEFFC33FCFFFFFFFFC00000FFFFFFFF19FFF3F1D1907661F87FFFFFFF800003BFFFFFFFFFFFFD7FE15FC477FC7FFFFFFFC00000FFFFFFFF01FFE3E0D2209770F93FFFFFFF800003BFFFFFFFFFFFFD4FF5212A67FE6FFFFFFFC00000FFFFFFFF03FFE3E0D2449738F91FFFFFFF800003BFFFFFFFFFFFF840F4004E0E7E57FFFFFFC00000FFFFFFFE07FFC3804ACBC73CF98BFFFFFF800003BFFFFFFFFFFFF8E0795788203F7A7FFFFFC00000FFFFFFFC6FFFC3806A756B7CFDD3FFFFFF000003BFFFFFFFFFFFF8603B7CA8173F70FFFFFFC00000FFFFFFFE7FFFC300;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52 .mem_init0 = 2048'h2F8A36CE7FB7FFFFFF000003BFFFFFFFFFFFF0001D496C0F1F6BFFFFFFC00000FFFFFFFAFFFF860626F0E6C67DADFFFFFE000003BFFFFFFFFFFFF0810C42FC299F69FFFFFFC00000FFFFFFF1FFFF84031604CA833DE1FFFFFE000003BFFFFFFFFFFFF1830642DC109F7A7FFFFFC00000FFFFFFF3FFFFF4001889C2833DE9FFFFFC100003BFFFFFFFFFFFF40303C2D050CDFC7FFFFFC00000FFFFFFE3FFFFF8000F89F3131D85FFFC78000003BFFFFFFFFFFFFF030382D06049B07FFFFFC00000FFFFFFC3FFFFCC00038963319C83FFFFF8000003BFFFFFFFFFFFF3000002F0A049B17FFFFFC00000FFFFFFC7FFFFCC08018B45399FC1FFFFF0000003BFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a64~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a52~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3 .lut_mask = 16'hA0C0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .mem_init3 = 2048'h049BFD2600000000FFFFFDFAB9E9FEC403F27E003B6FFB0000000003BFFFFFFF073A7FA9007F7FC00DD9FFA000000000FFFFFBCEDFFCFE9003EDBF0033E7E22A00000003BFFFFFFBC3FB3FA9007F07C00DD9FD6A88000000FFFFFFFFABFC7E9003EC070837E4AACC00000003BFFFFFFFF2FF9FA3007FB1E00CF933BB00000000FFFFFFFFCEFC3EA803FE438817E7C08E20000003BFFFFFFFFA3F8FAD007FB0E204FDCA2380000000FFFFFFFFFA3F3E2803FECB8817E12C0060000003BFFFFFFFFF3FE7E9007FA2E204F92B02D8000000FFFFFFFFFE8F2E1800FE9B8013C7A418E0000003BFFFFFFFFFCFE7EA003F8A6007F8648638000000FFFFFFFFFFB3EE10;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .mem_init2 = 2048'h01FCAB0013C45C01E0000003BFFFFFFFFFF37BEE003F93E007F0002850000000FFFFFFFFFEE8FE1801F9A70013847FF1E0000003BFFFFFFFFFFDFFEA001F35E003E112FD30000000FFFFFFFFFFFBBE7001FBB700058FBFF3E0000003BFFFFFFFFFFF4FEA001F65E003E2EF6FF8000000FFFFFFFFFFFEF230007B27000DD3BFE7E0000003BFFFFFFFFFFFC6EA001F6DE003626BFFF0000000FFFFFFFFFFFF1E2000FA63800D9F1FC7E0000003BFFFFFFFFFFFE47E001EC8600259CFFFF0000000FFFFFFFFFFFF305800E4C38009A11FC7E0000003BFFFFFFFFFFFFEF0003930E002254FFFF0000000FFFFFFFFFFFF3AD800D07F8000B01D8FE0000003BFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .mem_init1 = 2048'hFFFFFF7A003A9FF002202FFFF0000000FFFFFFFFFFFFFBA009CA03C00140DF1FE0000003BFFFFFFFFFFFFF6A0035C1F003283FFFF0000000FFFFFFFFFFFFFD0811A4F9C00164FF3FFFF80003BFFFFFFFFFFFFF350072B63803413FFFFFFE0000FFFFFFFFFFFFE6C001148580050C3F7FFFFC0003BFFFFFFFFFFFFFD10068B1700368FFFFFFFF0000FFFFFFFFFFFFECD80354CDC015B83F7FFFFC0003BFFFFFFFFFFFFFEB004D39B00244FFFFFFFF0000FFFFFFFFFFFFFF5802E9FAC01D583DFFFFFC0003BFFFFFFFFFFFFF8900503E78066EFFFFFFFF0000FFFFFFFFFFFFFFB006A889C01D4FF9FFFFFC0003BFFFFFFFFFFFFFDE00AA22180457FFFFFFFF0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76 .mem_init0 = 2048'hFFFFFFFFFFFFFAB004681C701C0FF17FFFFC0003BFFFFFFFFFFFFFCE01AA231C0563FFFFFFFF0000FFFFFFFFFFFFFADC0CD11EB01F07F3FFFFFE0003BFFFFFFFFFFFFFC7012C23B40523FFFFFFFF8000FFFFFFFFFFFFFF8C09408EE016C3E7FFFFFF0003BFFFFFFFFFFFFFFA0324239001B7FFFFFFFF8000FF7FFFFFFFFFFE2017609FF01453E7FFF8000003BFFFFFFFFFFFFFF903D537F401D7FFFFFC7F8000FF7FFFFFFFFFFFC01B4E3FD007DBEFFFFF000003BFFFFFFFFFFFFFFE00DBC7B401B3FFFFFFFF8000FFFFFFFFFFFFFFA01F11C3D0029FFFFFFF800003BFFFFFFFFFFFFFF704E39A780137FFFFFFFFC000FFFFFFFFFFFFFF302D4E782817BE9FFF;
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_first_bit_number = 4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .mem_init3 = 2048'hE0007B820607FBFFB80C7001BFE3AB127C0AC003B4001EE16181FFFFEE021C00FFED5A81F03B0008A080F2C0838DFFFFF8087183BFE9AB147C07400434301CE000E37EFFFF021C60FF9F58A1E03F806BA000E641071FFFFE7E0070D3BFFFEB043C07800A6C003DD060C3FEFF9FC21C14FF9F58A0F02FC011E101E661073FFFFFC7A0390BBFFBEFA49805C00A48403D9821CFFEFFF1E03E42FFEFBDA4F8AFE042C303C271B73FFFFFCFE1194BBFFBE7AC18158014C860F8881CC7FEFFF1FD3E72FFFFBD60FC1FC0EC43E78261273FFFFFF3238283BFF9D7AD1807F61160F9F08C5CCFFFFFFFDC6020FFD79D60F61FE94467C78471473FFFFFFE260003BFF9F32D;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .mem_init2 = 2048'h1807FEE8E8F0E08440CFFFFFFFCC4240FFFF9D60C61FDDE667873C71473FFFFFFF718003BFFCF22D1D43FB3968F1E70401CFFFFFFFDDE400FFFBF560CB1FFE464F8E78890F3FFFFFFFE61803BFFCFEAC1D43FF81B9F1CF1A13CFFFFFFFFCC200FFFBF560F39FFCC75F8C78281F3FFFFFFF83E003BFFEFEAC1963FFA093F31F0A37CFFFFFFFE19000FFF9F76163AFCECBBFC9FD2CDF3FFFFFFF930003BFFEBEEC187FF9B897FB3F032FCFFFFFFFEB0000FFF8F760638FCEC89FC8FD84DE7FFFFFFF200003BFFFFCEC18F9F9B1E7FB3F212FDFFFFFFFDEC000FFFFF7624787FE811FCCCC84F67FFFFFFF4E2603BFFF1ECC18F1FFB183F9B82085DFFFFFFFC90900;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFD7B64C787FE871FE67882F67FFFFFEE012603BFFF8ECC38E1FFB203F9982083DFFFFFFF8559C0FFFC38C1C78FFC8F7FF3708B867FFFFFF4180003BFFFBE1838E1FFB20FFCC83043DFFFFFFD0C0000FFFCD8C9C70FF4C87FF330C1867FFFFFF1940003BFFF8B1878E1FFB2DFFECC30799FFFFFFC050000FFFFBE03C60FFCDADFF330E1A67FFFFFA1AC0003BFFFEB90F1C1FFB97BFEEC387C9FFFFFE47B0000FFFFA717D40FFCD7CFF320E1E07FFFFFA1000003BFFFF1E8F183FFB131F6CC38741FFFFFF8000000FFFFDBCFC41FFC95C7F62040707FFFFF51100003BFFFFCE8F1A3FFB2B0FEC818161FFFFFD5840000FFFFE7BFC57FF589C3F66000587FFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88 .mem_init0 = 2048'hD6580003BFFFED67F1AFFEA2F0FEC800120FFFFFFB860000FFFF7ABFC17FF585C3F36000083FDFFB00C00003BFFFEEB7F82FFEB5707EC800060FFFFEE4100000FFFFF9FFC07FF59A03FB3000083FFFC07E800003BFFFEF5FF80FFEB4407E6C00060FFFF86FA00000FFFFFE3FC039FBBA03B27000083FFE434E000003BFFFFFBFF8077EA3807E9C00040FFF9043C00000FFFFFFEFE719FBA603F50400123FFE0E00000003BFFFFFC3F8C37EA0807E6100068FFF8180000000FFFFFF8BE719FB9403C4FC00127FFC3A00000003BFFFFFF6F8C37EAE80795F80068BFF8380000000FFFFFCE6FFF9FFCC03E7FE001A7FFCF800000003BFFFFFFA3F7A7FAA007C9F80;
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a76~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a88~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4 .lut_mask = 16'hC088;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_green~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~2_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~3_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result4w~4_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~2 .lut_mask = 16'hCCC8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y46_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_green[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N16
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[0]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[0]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [0]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[0]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y46_N17
dffeas \u_vga|video_vga_controller_0|VGA_G[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .mem_init3 = 2048'h0000000173809FFF803FFFFE7FE01C200000E0E00000002BCE0C7FFE000FFFF1FF80708380001C7C00000001F3811FFFC000FFFE7FE01C200800E0C00000002FCE3807FF0001FFFBFE8070C380001C1800000001F38701FFC0007FFEFFB01C200800E0C00000002FDE78007F80001FFDFF8078C381001C1800000003FB8E001FE0000FFF7FF01C300C00A1C00000013FFEF8000F80000E7CFFC078C38100143800000147FF9E0003E000009F3FF01E310C00A1C80000013FFEFA0000F000063CFFC079C78100143900000047FF9F40007800008F3FF03E310400A1F80000007FBFEF80000000000C3FC068078180147F1000005FEFBEE000000001031FF03E11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .mem_init2 = 2048'h0000E1F8000000FF3FF76000000100023FC060078080145F0000001FEFF9D800000001818FF038010000E0F8000000FFFFC11C00000000021FE0670780001C5E0000003FFFFCC700000000808BF839C10400E0F0000001FFFFE58400000007020FE0E70780201C5E0000007FFFF1418000000000C3F839C10400E0F000000FFFFFCE4200000007C207F0F60780001C1C0000017FFFF1F080000000E081FC3DC10600E0E003802FFFEF9F3000000007E003F0F48780801C3C005007FFFFFFFC40000000F000FC3D210200E0E00E003FFFCF7F8180000003F003F0778780801C3C1FC007FFFBC7FC60000000F800FC1DE10200E1E000007FFFDE3FD070000003F8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .mem_init1 = 2048'h03F803C780401C3C00000FFFFB8FFC1C000000FC00FE08E10000E1E000007FFFDD3F883C000001FE03F801C780401C3C00001FFFF3BFF60F0000007F80FE00710200E1F80000FFFF9F701C320000003F03FC21FF80001C7D00005FFFF7EC13048000003FC0FF087F0200E1F80001FFFFBFE009920000001FC3FC61DF80401C7F00007FFFE7D801E400000007F0FF08770100E3E00003FFFF38403C990000001FE3FFE19780401C7C00007FFFE6700B2640000003F8FFF8650000E3E00003FFFF73803F788000001FE1FFE13B80201C7800007FFFCEB00F9220000003F87FF82C0100E3E00007FFDF7F001FF88000000BE1FFE33F80001C7800007FFFDF0007CE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101 .mem_init0 = 2048'h20000002F87FFC0E0180E3E00007F00FC6000FF840000001F0FFCA3980201C780000FE11F24003F6500000003C3FFE0E0080E3E00007000FD0000FB94000000070FFFC7B80301C7C0001E001F98003FF400000001C3FFF1E0000E3E000060007E0000FCC000080007C3FDC7780101C740011C000FF0001FF080000001E0FFF1D004063E0001E000FC8003CE420030001BF3FDD33800018F80005C001F800053F08006000478FFD4C00C063C0001E000FB0003CF220060000BFFFD7FB8000087800038001F000073C8800C00065FFFDEE00C043C00026001FE0003CFA1018000007FF87D38018087800058003E4000F1E8407000001FFE1F4004043C00036001F;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~3 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~3_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a113 ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a101~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a113 ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~3 .lut_mask = 16'h5404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~4 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~4_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_green~3_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~3_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~4 .lut_mask = 16'h0A02;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .mem_init3 = 2048'h0EF000000000000000000000000183FFF80FFE0033C0000000000003800000000000557FFF803FC00CF0000000000000000000000001E7FFFC0FFF0077C0000000000003800000000000147FFF803FC0FDF0000000000000000000000001A7FFFC0FFF03E798000000000003800000000000347FFF001FC0F9E000000000000000000000000135FFFC0FFF03E79800000000000380000000000026FFFC001FC0F9F600000000000000000000000153FFFC03FF03C7D80000000000038000000000003A3FFC003FC0F1F600000000000000000000000142FFFC01FF078FC0000000000003800000000000383FFE003F81E1F000000000000000000000000060FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .mem_init2 = 2048'hFC01FE078F800000000000038000000000002C5FFF007F81E3E0000000000000000000000000B0FFFC01FE0F0F00000000000003800000000000161FFF007F8383E2000000000000000000000000517FFC01FC0C0F08000000000003800000000000020FFF807F8303C2000000000000000000000000413FFC03FC188E300000000000038000000000000827FF807F04238C000000000000000000000000441FFC03FC208E0000000000000380000000000008A7FF80FF0C2300000000000000000000000000109FFC07F8619F600000000000038000000000000A02FF80FC1867D8000000000000000000000000208FF807C1C19E0000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000711FF00E0F067000000000000000000000000002C4DE01F87891CC000000000000380000000000005097807E3C303300000000000000000000000001E21C03E1E0C004000000000000380000000000001C0B00F8F030030000000000000000000000000072000787800010000000000000380000000000003E4001E1E0000400000000000000000000000000A901DF87800008000000000000380000000000000420FFE1F0000200000000000000000000000000B987FE07803210000000000000380000000000001721FF03E00C8400000000000000000000000000788FF81F807060000000000000380000000000001711FE07E00C180000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17 .mem_init0 = 2048'h0000000000000596FF03C0031C0000000000000380000000000000B3DF807000C30000000000000000000000000002CFBCF880621000000000000003800000000000007AE79F3000940000000000000000000000000001EBBFD8C0E008000000000000038000000000000030FBF0B80082000000000000000000000000000063FFC7E00010000000000000038000000000000004FFF9DC00100000000000000000000000000000A7FFE67E00A0000000000200038000000000000010FFF9CFC028000000000000000000000000000043EFC71F01400000000000000380000000000000087970C3E050000000000000000000000000000021C0038E0280000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000003800000000000000430003000A0000000000000000000000000000031C284DC050000000000000003800000000000000338C1F8014000000000000000000000000000000DE507F8CA00000000000000038000000000000000E721F836800000000000000000000000000000033C07F8D4000000000000000380000000000000002681F835000000000000000000000000000000001007F0E8000000000000000380000000000000000601F83A000000000000000000000000000000001807F0D0000000000000000380000000000000000201FC34000000000000000000000000000000001807F1A0000000000000000380000000000000000200FC68;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000089FF340000000000000000380000000000000000037FE900000000000000000000000000000000008FFFC8000000000000000038000000000000000013FFF600000000000000000000000000000000004FFC380000000000000000380000000000000000097E1C00000000000000000000000000000000002011C000000000000000003800000000000000000401C0000000000000000000000000000000000018FE00000000000000000038000000000000000003FF80000000000000000000000000000000000007CC000000000000000000380000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a17~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0 .lut_mask = 16'h2320;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .mem_init3 = 2048'h0000107FFFFCBF9F8FF8000000000000000000000000A3FFFF7A7CFE0FE0000000000003800000000000147FFFFE9F3F07F8800000000000000000000000B3FF1F7A7CFE07E2000000000003800000000000147FFFFEBF1F87FD800000000000000000000000B3FF0E7A7CFE07FA000000000003800000000000167FE3FEBF0F80FF00000000000000000000000093FF367AF8FF03BE00000000000380000000000014FFE1FEBF0700EF000000000000000000000000C7FE367AF81F83BE00000000000380000000000010FF00FEBF03006500000000000000000000000047FC3A7AF80F83A600000000000380000000000008FF1E7EBF03C065000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000043F87C7AF80783A600000000000380000000000008FC1B1EBF8000E500000000000000000000000047F0E67AFF8383A600000000000380000000000008FC089EBFC000E50000000000000000000000006F80C27AFF8001BC0000000000038000000000000DFC045EBFFE007D0000000000000000000000007F38C13AFFFC01EC0000000000038000000000000FF00C6E3CFFC07B0000000000000000000000001F6FC93AFFFF01CC0000000000038000000000000FF40E6E3C63F8730000000000000000000000009F218CBAF3FFE7DC00000000000380000000000037F7364EBC81FDF6C000000000000000000000019F20FEBAF1FDFFD40000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .mem_init1 = 2048'h0000000380000000000037E5982EBC81FFF6C000000000000000000000019F114E1AF3F83FFC00000000000380000000000027E5CC06BD83DFFFC000000000000000000000001F11695AF3803FED00000000000380000000000003E59496B0A78FFBC000000000000000000000001F19719AE0447FFC00000000000380000000000003E2ABF6B09A0E7F4000000000000000000000001F1C8092E0F0FFFC00000000000380000000000003E317C4B2DC1E7F000000000000000000000000DF0C40A3C1F3FFFE0000000000038000000000003BE198B1B21E3E77000000000000000000000001CF8CC0A5C1F7FFDE0000000000038000000000003BE0D9B1301E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41 .mem_init0 = 2048'hFF77000000000000000000000001CFE5F1A5C00FFFFE00000000000380000000000033E0C7393001FFFF000000000000000000000001CFF3F3A5C1FE7FFE00000000000380000000000033E19E0B101EFFFF0000000000000000000000018FFA8F25C3FCFFFE00000000000380000000000073F8BF0F187FEFFF0000000000000000000000018FFB8F2DC3F3FFFC00000000000380000000000061FC5E0FC81D9FFF00000000000000000000000087F94729C007FFFE00000000000380000000000001FC2C0FC6401FFF00000000000000000000000087FDA73DC0077FEA00000000000380000000000011FF11FFF9403FFF80000000000000000000000083FE;
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .mem_init3 = 2048'hA71DC11E7FE800000000000380000000000011FFE77FFC807FF880000000000000000000000083FE5F1DC33C7FEC00000000000380000000000011FFF01F9E3EFFEE0000000000000000000000008FFFAF9EC0E07FB800000000000380000000000073FFFC0F0FCFFFEE0000000000000000000000019FFFDFDE41007FB800000000000380000000000077FFFC0E0FE1BFFF000000000000000000000003BFFFE7CA46FC7FF00000000000038000000000006FFFFE0407E01FFD0000000000000000000000033FFFE3CB49F87FF00000000000038000000000006FFFFE0007E07FF58000000000000000000000033FFFF5C9F7F07FC200000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .mem_init2 = 2048'h00002FFFFE0003E0FDF18000000000000000000000023FFFE3D9AFE03FC20000000000038000000000002FFFFE0003C0FDF1800000000000000000000002BFFFE2598F003FC400000000000380000000000007FFFE0003C1F9F9800000000000000000000002BFFFE1187C003FC400000000000380000000000017FFFE0007C1D9F9800000000000000000000002BFFFF0F870003FC000000000000380000000000057FFFF0007E1F1F90000000000000000000000023FFFF0783C003FC000000000000380000000000057FFFF0007E1F1F10000000000000000000000039FFFF8383C003FC000000000000380000000000077FFFF800F81F3F1000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .mem_init1 = 2048'h0000000000039FFFF8383C003F8000000000000380000000000023FFFF800F80F3710000000000000000000000019FFFF8383C003F80000000000003800000000000A3FFFF801F807F61000000000000000000000000CFFFF8383C003FA0000000000003800000000000F1FFFF801F807FE9000000000000000000000000CFFFF8387C003F20000000000003800000000000B9FFFF801F807FC9000000000000000000000000CFFFF83FFC003F6800000000000380000000000099FFFF803F807FCA00000000000000000000000567FFF03FFC003F48000000000003800000000000ADFFFF803FC06FDA00000000000000000000000237FFF03FF800064C0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29 .mem_init0 = 2048'h0000000380000000000065FFFFC03FC061DA00000000000000000000000037FFF01FF800064C00000000000380000000000005FFFFC03FC0319B00000000000000000000000117FFF01FF8002E4C00000000000380000000000022FFFFC03FC03D8300000000000000000000000087FFF81FFC003C0C00000000000380000000000030FFFFC03FC03F030000000000000000000000008BFFF81FFC003D8000000000000380000000000010FFFFC03FC03F630000000000000000000000018BFFF80FFC00398000000000000380000000000035FFFFC03FC00E600000000000000000000000018BFFF80FFC003B8000000000000380000000000071FFFF803FC0;
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a41~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1 .lut_mask = 16'h8C80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~0_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~1_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2 .lut_mask = 16'hDDDC;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .mem_init3 = 2048'h20007C7D07F8000047F38FA18008487000048007FC001F1FC1FE000011FDE3E8000243800002002EE000FC3E03F2000007F78E838008487000000005CC001F1FA0FC800000FDE3A0006043800001002E6000F83E87E0000181FF8FC38000086000002003FC003E0FA0FC0000603DE3F0000043800010805D6001F81E87C00000385FC683800C08E00002100B98003E07E1F000000E1FC1A0001007800010405C4003FC0EB7C00000301FE403800000E000026807D800FF07CCF800000E02C1000030070000001076C007FC1E27C000000CDFF803800620E0000004065001FF038CF0000000239E000008070008000EFEE007F80E07C0000001DE7003800000E0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .mem_init2 = 2048'h0000031F5800FF0390F000000033BE0000180700380021FAE007C00E07C000000088E003800300E00100043FD801F803D1F0000000221C00000407003000007AC00F80064FC00000001CC803800000E00100000F9801F019D3F000000003320000080700000000FAC00F80275FC00000007F8003800180E00100002EB003E009D7F00000001E600000060700800030FE800E01235FC00000007FC003800040E00000063EB003C000C7F000000014F00000010701800030FD800F01835F80000000EC80038000C0E00000063EA003C020C7E000000021E00000030701800000F5000F00835F80000000C80003800060C00000003EC001C0206FE0000000360000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .mem_init1 = 2048'h00008303000000F5000780815F800000118C0003800010C00000003F4001E0206BE00000007E000000004006000000F5000380882F8000000B180003800030000000003F4000F0302BE0000002FE00000000E006000008F20003C0C02F8000000F50000380001C000000003F4000F0300BE0000003E400000000600C000000F22003C0E02F8000005EE00003800004000000003DC400F0380BE000001BC8000000001808100000FA3003C0E02F8000005D800003800002080000003D8E08F03803E0000007E0000000000C50000000F83807C0402F800000A9000003800005080020003C8F00F01803E000002BC0000000000C00010009EC3C0780000F800000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89 .mem_init0 = 2048'h3A000003800000800020013C8F00F00007F000000480000000000700010009E43C0380001FC00004C8000003800000400020013E0F80F00007F000011600000000000300000009E1FC03C0001FC0003F50000003800000200000013F3F80700007F00007B400000000000140000005E1FC4380001FC001BE40000003800000100000013B7F80E00005F0006F90000000000000B0000005F9FC06040015C001FB0000000380000014000001387F8081000570007EC00000000000002C000005DBFC06FC00158003EE0000000380000003000001387F819F800574007A800000000000000B000001CBFC06FE00158003A800000003800000034000003CFF80DF80;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .mem_init3 = 2048'h076402EA0000000000000002C00000C3FC037E003490064000000003800000005800003EFF805FC00F2600B00000000000000000A00000C7FC013F003C181B0000000003800000001400003EFF8027C00F2603A000000000000000002C0000C7FC0087003C1B6E0000000003800000000700003EFF8021E00E06CA8000000000000000000B0000D7FC0083801C18900000000003800000000340003CFF8020E006022E000000000000000000034000D7FC008B801C1E6000000000038000000000500038FF8032E00606B800000000000000000000D010F7FF00DB80183E8000000000038000000000140039FFC012600607A0000000000000000000002410FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .mem_init2 = 2048'hFE00CB00183A0000000000038000000000058439FFC01BE0060E80000000000000000000000D00F7FE01C70018780000000000038000000000014039FFE039E0021F000000000000000000000002C0DFFE03C7000C740000000000038000000000005039FFE079E0021F000000000000000000000000BCDFFF83C7000C300000000000038000000000001739FFE071E0021E00000000000000000000000014DFFF0383800C6800000000000380000000000006ADFFE0F060022A0000000000000000000000000687FF0703800C60000000000003800000000000002DFFC1C0E0021C0000000000000000000000000237FF1C7F800C5000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .mem_init1 = 2048'h000000A3FFC31FF002140000000000000000000000000017F613FFC00CC00000000000038000000000000065FFC6FFF00318000000000000000000000000028FEE3707C00CA00000000000038000000000000020FF84C1F80328000000000000000000000000039FFE27038008800000000000038000000000000002FF8CC0F003180000000000000000000000000087FC6703C018C00000000000038000000000000050FF89C07003200000000000000000000000000007FCCE01C010400000000000038000000000000030FF99C03807300000000000000000000000000147F8CF00C010C00000000000038000000000000012FF33C0380710000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000C7F88F00F011000000000000038000000000000022FE33C03C0620000000000000000000000000006BF09E00701180000000000003800000000000001BFE37C00C064000000000000000000000000000FBF19F00201180000000000003800000000000000FFC37C0080220000000000000000000000000003BE7BF003012000000000000038000000000000016FDE7C00C0240000000000000000000000000007BEF8FC03001000000000000038000000000000007FDE3F80C02C0000000000000000000000000000BEFE1FC3006000000000000038000000000000006F9FC1F840280000000000000000000000000003BCDF07FD812000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a89~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a77~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4 .lut_mask = 16'h8A80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000C7E187DFA00000000000003800000000000000038FE07FF3F8000000000000000000000000000000E0170FDFE0000000000000380000000000000003C80F03F1F8000000000000000000000000000400607C0FDFE0000000000000380000000000000013F8E70619F000000000000000000000000000040030783FDFC0000000000000380000000000000033FFE70709F00000000000000000000000000000000C387FFFC0000000000000380000000000000033FFE20201FC0000000000000000000000000000200719FFFFC00000000000003800000000000000233FE3D001FC000000000000000000000000000000811FFFDFD000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .mem_init2 = 2048'h000000038000000000000002387E1C009FC00000000000000000000000000000081E7F99FD000000000000038000000000000000187C38068FC000000000000000000000000000000C7B1F99FF000000000000038000000000000000187C30068F80000000000000000000000000000004793F21FF0000000000000380000000000000001838200F9F80000000000000000000000000000012387E01FE0000000000000380000000000000001C1C200F9F8000000000000000000000000000001838FE01FE0000000000000380000000000000001C1CE07FFF8000000000000000000000000000001938FE01FE0000000000000380000000000000800A0DE0FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .mem_init1 = 2048'hFF800000000000000000000000000C001C75FE01FE0000000000000380000000000001800A0C03FFFFE00000000000000000000000000C0E1CF78E01FE000000000000038000000000000380071C03FFFFE00000000000000000000000001C1F1E970F00FF8000000000000380000000000003B0072BC9FFFFC00000000000000000000000001C1F1ED70F00FF4000000000000380000000000007BF072A6DFE7FC00000000000000000000000003C7F8EB35F00FFA0000000000003800000000000071F83122BD03FF00000000000000000000000003C7F8E799B00FFD0000000000003800000000000079FC30137F03FF40000000000000000000000003CFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53 .mem_init0 = 2048'hCE0CF6307FA00000000000038000000000000FFFE135BFE01FEA00000000000000000000000079FFC606E6387FA80000000000038000000000000F7FF03CBFE61FEA0000000000000000000000007BFFE6F6CE7C3FE80000000000038000000000000E7FF83C9FCF1FF80000000000000000000000000BFFE072CE7C3FE00000000000038000000000000BFFFC3C9FCF0DFC00000000000000000000000007FFF072FEFC1F8400000000000380000000000000FFFC7C9FDF89F100000000000000000000000003FFFC727EFE1F8400000000000380000000000000FFFFFCBF9F89F000000000000000000000000003FFFE727CFE1FC400000000000380000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_first_bit_number = 5;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .mem_init3 = 2048'h000000038000000000000004FB7F83B301800000000000000000000000000013DCFC1FFC10000000000000038000000000000001F337C1DBC300000000000000000000000000000B981F07FC04000000000000038000000000000000F703E0FFC1000000000000000000000000000007980783FC08000000000000038000000000000000E602E4FDE20000000000000000000000000000070003E1FE00000000000000038000000000000000EA13FC7D820000000000000000000000000000074001F1FE00000000000000038000000000000000D803FC7F820000000000000000000000000000024000F8FE00000000000000038000000000000000D808FC7E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .mem_init2 = 2048'h8200000000000000000000000000000600C078FF000000000000000380000000000000018001FE3E6200000000000000000000000000000000F03C7F800000000000000380000000000000000000FF3F6200000000000000000000000000000000F83C3F800000000000000380000000000000000060FF3FF200000000000000000000000000000000F81E3F800000000000000380000000000000004060EE1FB0000000000000000000000000000002807C0E3F80000000000000038000000000000000C0019E79F0000000000000000000000000000007003C0E1F80000000000000038000000000000001E201F07FD2000000000000000000000000000007;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .mem_init1 = 2048'h031C0C1FC0000000000000038000000000000001E203C07FD200000000000000000000000000000107CC181F4000000000000003800000000000000060038067DA00000000000000000000000000000123E0318F60000000000000038000000000000000600784A7CA00000000000000000000000000000061F067CFE000000000000003800000000000000060071D8F9A00000000000000000000000000000020FC9FEFE000000000000003800000000000000000870FFFDA00000000000000000000000000000030E73FFFE000000000000003800000000000000008C70FFFCE00000000000000000000000000000038E07FF7E80000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65 .mem_init0 = 2048'h0000000001C783FF8E0000000000000000000000000000003C60FFE7F800000000000003800000000000000009E381FFDC0000000000000000000000000000003431FFE7F00000000000000380000000000000001C3981FCFC000000000000000000000000000000121187F3F40000000000000380000000000000001A39E0FC7F000000000000000000000000000000140C03F3FC000000000000038000000000000000173163FC7E0000000000000000000000000000001B0F03FBF8000000000000038000000000000000370067FE3E0000000000000000000000000000000A878F7BF80000000000000380000000000000003B83E7FE3F80000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a53~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a65~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3 .lut_mask = 16'hA808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~5 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~5_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_green~4_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3_combout ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~4_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~2_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~4_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result5w~3_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~5 .lut_mask = 16'hAAA8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N1
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_green[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N1
dffeas \u_vga|video_vga_controller_0|VGA_G[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .mem_init3 = 2048'h9FFF8001F80000000000005E7FFFF78FFFFF000013FFE0007E00000000000017FFBFBC7FFFFC00119FFF0000FC0000000000003C7FFFF78FFFFF800223FFE0003F0000000000000FFFBFBC7FFFFE00111FFF0000F8000000000000BC7FF7F79FFFFFC00423FFC0003F0000000000002FFFDFBC7FFFFF00231FFE0000F80000000000017C7FF7F71FFFFFE00447FFC0003E0000000000005FFFDFF87FFFFF80223FFC0000C8000000000002FC7FFBFF1FFFFFF00847FF000013000000000000BFFFDFF8FFFFFFE0023FF8000058000000000005FC7FFBFF1FFFFFF808CFFE0000130000000000017FFFEFF8FFFFFFF0021FF800007800000000018BFC7FFDFF1F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .mem_init2 = 2048'hFFFFFC00C7FF00001F000000000000FFFFEFF8FFFFFFFE061FF8000078000000000717FC7FFDFF1FFEFFFFC0C7FE00001E000000000001FFFFF7F8FFFFFFFF863FF0000070000000000327FC7FFEFF1FFEFFFFF087FE00181C000000000009FFFFF3F8FFFFFFFF063FF000206000000000005FFC7FFEFF1FFEFFFFD18FFC000818000000000017FFFFFBF8FFFFFFFF067FF00120600000000000BFFC7FFF7F1FFFFFFFC18FFC00000800000000002FFFFFFDF8FFFFFFFF047FF001806000000000127FFC7FFF7F1FFFFFFFC19FFC00200800000000005FFFFFFDF8FFFFFFFF0CFFF00080600000000035FFFC7FFFBF3FFFFFFFC1BFFE00200800000000017FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .mem_init1 = 2048'hFFFEFCFFFFFFFF0CFFF8008060000000007BFFFC7FFFDF3FFFFFFFC13FFE00200C0000000002FFFFFFFF7FFFFFFFFF0CFFFC00883000000000F7FFFC7FFFDFFFFFFFFFC13FFF00300C0000000005FFFFFFFF7FFFFFFFFF09FFFC00C03000000000CFFFFC7FFFEFFFFFFFFFC13FFF00300C0000000013FFFFFFFFBFFFFFFFFF09FFFC00E030000000019FFFFC7FFFF7FFFFFFFFC33FFF00380C0000000027FFFFFFFFDFFFEFFFFF09FFFC00E030000000037FFFFC7FFFFBF7FFFFFFC37FFF003804000000005FFFFFFFFFEFBFFFFFFF0BFFF800403000000004FFFFFC7FFFF9F7FFDFFFC27FFF00180400000000BFFFFFFFFFF7FFFEFFFE1BFFF8000010000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90 .mem_init0 = 2048'h09FFFFFC7FFFFEFFFFDFFFC27FFF000004000000027FFFFFFFFFFBFFFEFFFE13FFFC00001000000027FFFFFC7FFFFF7FFFDFFFC2FFFF0000040000000DFFFFFFFFFFFDFFFFFFFE17FFFC000010000000CFFFFFFC7FFFFFBFFFFFFFC2FFFF80000400000013FFFFFFFFFFFE7FFFFFFE17FFFC0000100000013FFFFFFC7FFFFFDFFFFFFFC6FFFF0000060000004FFFFFFFFFFFFF3FFFFFFE17FFF8040018000006FFFFFFFC7FFFFFE7FFFFFFC5FFFF010006000001BFFFFFFFFFFFFFCFFFFFFE37FFF8FC0018000019FFFFFFFC7FFFFFFBFFFFFFC5FFFE1F80060000067FFFFFFFFFFFFFF3FFFFFE27FFF8FE0018000067FFFFFFFC7FFFFFFC7FFFFFC5FFFF1F80;
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .mem_init3 = 2048'h06000019FFFFFFFFFFFFFFFCFFFFFF2FFFFC7E003800013FFFFFFFFC7FFFFFFF9FFFFFC5FFFF9FC00E00006FFFFFFFFFFFFFFFFF3FFFFF2FFFFE3F00380006FFFFFFFFFC7FFFFFFFE7FFFFC5FFFFC7C00E00009FFFFFFFFFFFFFFFFFCFFFFF2FFFFF0700380019FFFFFFFFFC7FFFFFFFFBFFFFC5FFFFC1E00F00067FFFFFFFFFFFFFFFFFF3FFFF2FFFFF038018004FFFFFFFFFFC7FFFFFFFFC7FFFC7FFFFC0E0070019FFFFFFFFFFFFFFFFFFFC7FFF2FFFFF0B8018011FFFFFFFFFFC7FFFFFFFFF9FFFC3FFFFC2E0070067FFFFFFFFFFFFFFFFFFFF1FFF2FFFFF1B801C027FFFFFFFFFFC7FFFFFFFFFE7FFC3FFFFE26007009FFFFFFFFFFFFFFFFFFFFFC7FF2F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .mem_init2 = 2048'hFFFF0B001C05FFFFFFFFFFFC7FFFFFFFFFF9FFC3FFFFE3E007017FFFFFFFFFFFFFFFFFFFFFF1FF2FFFFE07001C03FFFFFFFFFFFC7FFFFFFFFFFE7FC3FFFFC1E00301FFFFFFFFFFFFFFFFFFFFFFFCFF2FFFFC0700080BFFFFFFFFFFFC7FFFFFFFFFFF9FC3FFFF81E00300FFFFFFFFFFFFFFFFFFFFFFFF3F2FFFFC07000807FFFFFFFFFFFC7FFFFFFFFFFFE7C3FFFF81E00303FFFFFFFFFFFFFFFFFFFFFFFFE72FFFFC03800817FFFFFFFFFFFC7FFFFFFFFFFFF8C7FFFF00600305FFFFFFFFFFFFFFFFFFFFFFFFFB2FFFF80380080FFFFFFFFFFFFC7FFFFFFFFFFFFF47FFFE00E00307FFFFFFFFFFFFFFFFFFFFFFFFFF1FFFE07F80082FFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .mem_init1 = 2048'hFFFFFF45FFFC1FF0030BFFFFFFFFFFFFFFFFFFFFFFFFFD1FFFE3FFC0081FFFFFFFFFFFFC7FFFFFFFFFFFFFC1FFF8FFF0020FFFFFFFFFFFFFFFFFFFFFFFFFFD17FFC7FFC0085FFFFFFFFFFFFC7FFFFFFFFFFFFF81FFF8FFF80217FFFFFFFFFFFFFFFFFFFFFFFFFD07FFC7FF80083FFFFFFFFFFFFC7FFFFFFFFFFFFFA3FFF0FFF00217FFFFFFFFFFFFFFFFFFFFFFFFFE07FF87FFC0183FFFFFFFFFFFFC7FFFFFFFFFFFFFA3FFF1FFF0020FFFFFFFFFFFFFFFFFFFFFFFFFFE87FF0FFFC018BFFFFFFFFFFFFC7FFFFFFFFFFFFFE3FFE1FFF8060FFFFFFFFFFFFFFFFFFFFFFFFFFE87FF0FFFC018BFFFFFFFFFFFFC7FFFFFFFFFFFFFC1FFC3FFF8062FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78 .mem_init0 = 2048'hFFFFFFFFFFFFFF87FF0FFFF0187FFFFFFFFFFFFC7FFFFFFFFFFFFFD1FFC3FFFC063FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF1FFFF0187FFFFFFFFFFFFC7FFFFFFFFFFFFFF0FFC7FFFC061FFFFFFFFFFFFFFFFFFFFFFFFFFF4FFE1FFFE0197FFFFFFFFFFFFC7FFFFFFFFFFFFFE0FFC7FFF8025FFFFFFFFFFFFFFFFFFFFFFFFFFF8FF83FFFF018FFFFFFFFFFFFFC7FFFFFFFFFFFFFE8FE07FFFC027FFFFFFFFFFFFFFFFFFFFFFFFFFFAFF00FFFF00AFFFFFFFFFFFFFC7FFFFFFFFFFFFFF0FE03FFFC023FFFFFFFFFFFFFFFFFFFFFFFFFFFDFF001FFF00BFFFFFFFFFFFFFC7FFFFFFFFFFFFFFCFE001FFC02FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF2007FF81DFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a90~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a78~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4 .lut_mask = 16'hD080;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .mem_init3 = 2048'hFFFFFFFE8C7F00000000000000000000F7FF1F1FFFFFFFD431F0000000000000000000007EFFE383FFFFFFFE0C7E00000000000000000000F7FF1F3FFFFFFFD031C0000000000000000000007EFFE3E7FFFFFFFE0C7800000000000000000000F7FF1F3FFFFFFFD02180000000000000000000007EFFE3E7FFFFFFFC047000000000000000000000F7FF1E3FFFFFFEC00100000000000000000000007EFFE3C7FFFFFEB8006000000000000000000000F7FF1E37FFFFFEC00100000000000000000000007EFFE3C6FFFFFFB8006000000000000000000000FFFF1E07FFFFFF804018000000000000000000007EFFE380EFFFFFA0104300000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .mem_init2 = 2048'hFBFF1E07FFFFFF00C014800000000000000000007FFFE3A0FFFFFFE0100520000000000000000000FBFF1F07FFFFFF000022E00000000000000000007F7FE3A1FFFFFFC00004B8000000000000000000FBFF1F0FFFFFFE000021780000000000000000007F5FE3A1FFFFFF8000087E000000000000000000FBFF1F0FFFFFF0000000BC0000000000000000007F7FE3E3FFFFFE8000082F000000000000000000FBFF1F1FFC7FD00000404E0000000000000000007F7FE3C3FFAFF800000813800000000000000000FFFF1F1FF1FFC00000C03E0000000000000000007F7FE3C3E03FF80000300B800000000000000000FFFF1E1FFFFF800001801F8000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .mem_init1 = 2048'h000000007FFFE3C3FFFFF000007007E00000000000000000FDFF1E1FFFFF800002806FC000000000000000007FFFE3C3FFFFE00000500BF00000000000000000FDFF1E07FFFF0000008FE7CC00000000000000007FBFE382FFFFA0000003EDFB0000000000000000FDFF1E07FFFE0000009FF26C00000000000000007FBFE380FFFF80000027FE9B8000000000000000FFFF1C1FFFFC0000013FC16600000000000000007FBFE383FFFF8000002FF4598000000000000000FEFF1C1FFFFC0000017FC18700000000000000007FFFE387FFFF8000004FF02DC000000000000000FEFF1C1FFFF8000002FFE08700000000000000027FDFE387FFFF800000BFF811;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102 .mem_init0 = 2048'hC000000000000000FEFF1C1FFFF800003DFFF04780000000000000047FDFE387FFFF00000D3FFC19A000000000000001FFFF1C1FFFF800002BFFF02680000000000000007FDFE383FFFE0000077FFC08B000000000000000FF7F1C1FFFF8000017FFF013C0000000000000087FFFE38BFFEE000002FFFE04F000000000000002FF7F9C1FFFE0000027FFC00BC0000000000000047FEFE707FFFA000005FFFA02F000000000000001FF7F9C3FFFE000006FFFC005C0000000000000147FEFF787FFFC00000BFFF8017000000000000005FF7FBC3FFFF800005FFFC003E00000000000002C7FEFF787FFFE000013FFF000F80000000000000BFFFFBC3FFFF80000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .mem_init2 = 2048'hF95415540155555555555400000000000000105000000000000000000000000000000000000000003FE55045400555555555555000000000000000454000000000000000000000000000000000000000FD5415540155555555555540110000000000500000000000000000000000000000000000000000003FE55055501555555555555410440000000001000000000000000000000000000000000000000000FD5415550155555555555551555001400005400000000000000000000000000000000000000000003FF55155501555555555555515544014000014000000000000000000000000000000000000000000FE545555015555555555555555540554;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .mem_init1 = 2048'h0005550000000000000000000000000000000000000000003FF55155540555555555555555554015000054540000000000000000000000000000000000000000FE5455554155545555555555555551150105554000000000000000000000000000000000000000003FF95155540555515555555555555554501455540000000000000000000000000000000000000000FE5455554155545555555555555551150105554000000000000000000000000000000000000000003FF95155540555515555555555555554501415550000000000000000000000000000000000000000FE54555541555555555555555555511501055550000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000003FF95155540555555555555555555554501415550000000000000000000000000000000000000000FF5455554155515555555555555551140105555000000000000000000000000000000000000000003FF95155550555055555555555555554401415550000000000000000000000000000000000000000FF5455554155015555555555555551100505555000000000000000000000000000000000000000003FFD5155550554055555555555555554401015550000000000000000000000000000000000000000FF9555554150015555555555555551100505554000000000000000000000000000000000000000003FFD555554054005;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~6 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~6_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a102~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a114~portadataout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~6 .lut_mask = 16'h5404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~7 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~7_combout  = (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_green~6_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datac(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~6_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~7 .lut_mask = 16'h2022;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .mem_init3 = 2048'h0F0DFFFFFFFFFFFFFFFFFFFFFFFE07FFFFF000003C37FFFFFFFFFFFC7FFFFFFFFFFF84FFFFFFC0000F0DFFFFFFFFFFFFFFFFFFFFFFFE23FFFFF000007837FFFFFFFFFFFC7FFFFFFFFFFFC4FFFFFFC000FE0DFFFFFFFFFFFFFFFFFFFFFFFE23FFFFF00003F877FFFFFFFFFFFC7FFFFFFFFFFFC4FFFFFFE000FE1DFFFFFFFFFFFFFFFFFFFFFFFE33FFFFF00003F877FFFFFFFFFFFC7FFFFFFFFFFFC67FFFFFE000FE0DFFFFFFFFFFFFFFFFFFFFFFFE51FFFFFC0003F837FFFFFFFFFFFC7FFFFFFFFFFFDA7FFFFFC000FE0DFFFFFFFFFFFFFFFFFFFFFFFE41FFFFFE0007F02FFFFFFFFFFFFC7FFFFFFFFFFFD87FFFFFC001FE0BFFFFFFFFFFFFFFFFFFFFFFFF61FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFE0007F06FFFFFFFFFFFFC7FFFFFFFFFFFCC3FFFFF8001FC1BFFFFFFFFFFFFFFFFFFFFFFFF31FFFFFE000FF0EFFFFFFFFFFFFC7FFFFFFFFFFFE63FFFFF8003FC19FFFFFFFFFFFFFFFFFFFFFFFF90FFFFFE000FF0E7FFFFFFFFFFFC7FFFFFFFFFFFF23FFFFF8003FC39FFFFFFFFFFFFFFFFFFFFFFFF80FFFFFC001F71EFFFFFFFFFFFFC7FFFFFFFFFFFF01FFFFF8007DC7BFFFFFFFFFFFFFFFFFFFFFFFF84FFFFFC003F71DFFFFFFFFFFFFC7FFFFFFFFFFFF09FFFFF000FDCF7FFFFFFFFFFFFFFFFFFFFFFFFD07FFFF8007E60DFFFFFFFFFFFFC7FFFFFFFFFFFF21FFFFF001F9837FFFFFFFFFFFFFFFFFFFFFFFFC07FFFF801FE61BFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2048'hFFFFFB0FFFFF00FF98EFFFFFFFFFFFFFFFFFFFFFFFFFCC3FFFE007F6E3BFFFFFFFFFFFFC7FFFFFFFFFFFF907FFF803FCFCEFFFFFFFFFFFFFFFFFFFFFFFFFEE1FFFC01FF3FF3FFFFFFFFFFFFC7FFFFFFFFFFFFDC7FFF00FFCFFEFFFFFFFFFFFFFFFFFFFFFFFFFF71FFF807FFFFF7FFFFFFFFFFFFC7FFFFFFFFFFFFDE3FFE01FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF38FE2007FFFFE7FFFFFFFFFFFFC7FFFFFFFFFFFFE61F0001FFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF38780007FFCDCFFFFFFFFFFFFFC7FFFFFFFFFFFFE71E0003FFF373FFFFFFFFFFFFFFFFFFFFFFFFFFB870001FFF8FDFFFFFFFFFFFFFC7FFFFFFFFFFFFE70E0007FFF3F7FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'hFFFFFFFFFFFFF9910003FFFCFBFFFFFFFFFFFFFC7FFFFFFFFFFFFF3220007FFF3EFFFFFFFFFFFFFFFFFFFFFFFFFFFCC84000FFFDF7FFFFFFFFFFFFFC7FFFFFFFFFFFFFBA18003FFF7DFFFFFFFFFFFFFFFFFFFFFFFFFFFEE84000FFFFE7FFFFFFFFFFFFFC7FFFFFFFFFFFFFD80400BFFF79FFFFFFFFFFFFFFFFFFFFFFFFFFFF600007FFFFCFFFFFFFFFFFFFFC7FFFFFFFFFFFFFEC0001FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFF200007FFFF9FFFFFFFFFFDFFFC7FFFFFFFFFFFFFE00001FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFF3FFFFFFFFFFFFFFC7FFFFFFFFFFFFFF00000FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFE7FFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .mem_init3 = 2048'hFFFFFFFC7FFFFFFFFFFFFFF800003FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00084FFFCFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC0001FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFF9FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF1801FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC007FFF3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFD801FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFE7FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF801FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFCFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC01FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FF9FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFC00FFE7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF09FFF3FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE37FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFC7FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFE3FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFC07FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF17E03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0103FFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF833FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a6~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0 .lut_mask = 16'h00AC;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .mem_init3 = 2048'hFFFFFFFFFFFF3F800FF8FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFC7C000FE3FFFFFFFFFFFC7FFFFFFFFFFFFBFFFFFF1F0007F87FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFC7C0007E1FFFFFFFFFFFC7FFFFFFFFFFFFBFFFFFF3F0007FD7FFFFFFFFFFFFFFFFFFFFFFFCFFFFFFC7C0007F9FFFFFFFFFFFC7FFFFFFFFFFFF9FFFFFF3F0000FF7FFFFFFFFFFFFFFFFFFFFFFFEFFFCFFCF80003BDFFFFFFFFFFFC7FFFFFFFFFFFFBFFFFFF3F0000EF7FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFCF80003BDFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF3F0000677FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FCF80003BDFFFFFFFFFFFC7FFFFFFFFFFFFFFFE1FF3F0000677FFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF83FCF80003BDFFFFFFFFFFFC7FFFFFFFFFFFFFFFE0FF3F8000E77FFFFFFFFFFFFFFFFFFFFFFFFFFF01FCFF8003BDFFFFFFFFFFFC7FFFFFFFFFFFFFFFF07F3FC000E77FFFFFFFFFFFFFFFFFFFFFFFFFFF01FCFF8001BDFFFFFFFFFFFC7FFFFFFFFFFFFFFFF83F3FFE007F7FFFFFFFFFFFFFFFFFFFFFFFFFC700FCFFFC01FDFFFFFFFFFFFC7FFFFFFFFFFFFFFFF01FBFFFC07F7FFFFFFFFFFFFFFFFFFFFFFFFF8008FCFFFF01FDFFFFFFFFFFFC7FFFFFFFFFFFFFFBF01FBFE3F87F7FFFFFFFFFFFFFFFFFFFFFFF7FC00C7CFFFFE7FDFFFFFFFFFFFC7FFFFFFFFFFFCFF8C03F3F81FDFEBFFFFFFFFFFFFFFFFFFFFFFE7FC0FE7CFFFFFFF5FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .mem_init1 = 2048'hFFFFFFFC7FFFFFFFFFFFCFF8581F3F81FFFEBFFFFFFFFFFFFFFFFFFFFFFE7FE1BE7CFFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFDFF8141F3F83FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFE19F3CFFFFFFECFFFFFFFFFFFC7FFFFFFFFFFFFFF81C8F3FBFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFE18FBCFFBBFFFDFFFFFFFFFFFC7FFFFFFFFFFFFFFC37EF3FA7FE7F3FFFFFFFFFFFFFFFFFFFFFFFFFE0FFBCFF0FFFFDFFFFFFFFFFFC7FFFFFFFFFFFFFFC1FDF3DE3FE7F7FFFFFFFFFFFFFFFFFFFFFFF3FF07F9DFE0FFFFDFFFFFFFFFFFC7FFFFFFFFFFFC7FE1F8E3DE1FE777FFFFFFFFFFFFFFFFFFFFFFE3FF0FF99FE0FFFDDFFFFFFFFFFFC7FFFFFFFFFFFC7FF1F8E3FE1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42 .mem_init0 = 2048'hFF777FFFFFFFFFFFFFFFFFFFFFFE3FF9FF99FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFCFFF07063FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE3FFDFF99FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFCFFE1E041FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFCFF19FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFF8FFF3F001FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFCFF11FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFF9FFF9E000FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFE7F11FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFFFFFCC0007BFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFE3F01FFFF7FF9FFFFFFFFFFFC7FFFFFFFFFFFEFFFE00001BFFFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFF;
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .mem_init3 = 2048'h3F01FEFE7FFBFFFFFFFFFFFC7FFFFFFFFFFFEFFFF88000FFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFF9F01FCFC7FFBFFFFFFFFFFFC7FFFFFFFFFFFEFFFFFE0603FFFFEFFFFFFFFFFFFFFFFFFFFFFFF7FFFCF80FFE07FFBFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFF0F00FFFFEFFFFFFFFFFFFFFFFFFFFFFFE7FFFEFC07F007FFBFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFF1F001BFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFF7C47E007FFBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFBF8001FFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFBC478007FFBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFF8007FFF7FFFFFFFFFFFFFFFFFFFFFFCFFFFF9C670007FF9FFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .mem_init2 = 2048'hFFFF9FFFFFFFFC00FDFF7FFFFFFFFFFFFFFFFFFFFFFCFFFFFDC620003FF9FFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFC00FDFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFC4600003FFFFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFFC01F9FF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFE0780003FFFFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFF801D9FF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFF0780003FFBFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFF801F1FFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF87C0003FFBFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFF801F1FFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFC7C0003FFBFFFFFFFFFFFC7FFFFFFFFFFF8FFFFFFFF001F3FFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .mem_init1 = 2048'hFFFFFFFFFFFC7FFFFFC7C0003FFBFFFFFFFFFFFC7FFFFFFFFFFF9FFFFFFFF000F37FFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFC7C0003FFBFFFFFFFFFFFC7FFFFFFFFFFF1FFFFFFFE0007F7FFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFC7C0003FDBFFFFFFFFFFFC7FFFFFFFFFFF4FFFFFFFE0007FF7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFC780003FDBFFFFFFFFFFFC7FFFFFFFFFFF07FFFFFFE0007FF7FFFFFFFFFFFFFFFFFFFFFFFC3FFFFFC000003F9BFFFFFFFFFFFC7FFFFFFFFFFF07FFFFFFC0007FF6FFFFFFFFFFFFFFFFFFFFFFF91FFFFFC000003FBBFFFFFFFFFFFC7FFFFFFFFFFF23FFFFFFC0006FE6FFFFFFFFFFFFFFFFFFFFFFFC0FFFFFC0000007BBFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30 .mem_init0 = 2048'hFFFFFFFC7FFFFFFFFFFFA3FFFFFFC00061E6FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFE0000007BBFFFFFFFFFFFC7FFFFFFFFFFFC3FFFFFFC00031E6FFFFFFFFFFFFFFFFFFFFFFFE0FFFFFE000002FBBFFFFFFFFFFFC7FFFFFFFFFFFC1FFFFFFC0003DFEFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFE000003FFBFFFFFFFFFFFC7FFFFFFFFFFFC1FFFFFFC0003FFEFFFFFFFFFFFFFFFFFFFFFFFF07FFFFE000003E77FFFFFFFFFFFC7FFFFFFFFFFFE1FFFFFFC0003F9EFFFFFFFFFFFFFFFFFFFFFFFE07FFFFF000003E77FFFFFFFFFFFC7FFFFFFFFFFFC0FFFFFFC0000F9DFFFFFFFFFFFFFFFFFFFFFFFE07FFFFF000003C77FFFFFFFFFFFC7FFFFFFFFFFF80FFFFFFC000;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a42~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a30~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1 .lut_mask = 16'h8C80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~1_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2 .lut_mask = 16'hF5F4;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFF0001FFDF9FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC18007FF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0017FFDFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC080FFFF1F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFDFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC0007F9F9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFDFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC0007F8F9F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03FFFFFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC0003FDF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFDFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFCC003FFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFFDFCFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .mem_init2 = 2048'hFFFFFFFC7FFFFFFFFFFFFFFFC7801FFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07F99FCFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE7803FFF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801F99FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE7803FFF8FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803F21FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE7C03FFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC07E01FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE3E03FFF9FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C0FE01FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE3E0FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C0FE01FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF1F1FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .mem_init1 = 2048'hFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE385FE01FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF1F1FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE307FE01FEFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8E1FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE107FF00FF7FFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8C5F7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE147FF00FF3FFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8C473FE7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF103BF00FF9FFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCEC37F03FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF181FB00FFCFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFCFE3FF03FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54 .mem_init0 = 2048'hF1F0F6007FAFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFEFE3FE01FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8E6007FA7FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF3FE01FE9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9F8CE003FE7FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF1FC01FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCE003FE7FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF1FC00DFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFE001F83FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF1FC009F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E001F83FFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF3F8009F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7C001FC3FFFFFFFFFFFC7FFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_first_bit_number = 6;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .mem_init3 = 2048'hFFFFFFFC7FFFFFFFFFFFFFFAFC8003FF027FFFFFFFFFFFFFFFFFFFFFFFFFFFE7E3001FFC1BFFFFFFFFFFFFFC7FFFFFFFFFFFFFFCFCC801FFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E7E007FC03FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF8FC00FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F803FC07FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF9FD00FFE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC01FE0FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF5EC007F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE01FE0FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE7FC007F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF00FE0FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE7F7007F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .mem_init2 = 2048'h81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80FF0FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFE003FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07F8FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFF003FE1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03F8FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF9F003FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03F8FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFBF9F101FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFF03F8FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF3FFE607FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFF01F8FFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE1DFE007FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .mem_init1 = 2048'hFCFFF01FCFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE1DFC007FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF83FE01FCFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF9FFC0067F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEDC1FC18FEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF9FF804A7F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0F87CFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF9FF81D8FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF031FEFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFF80FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF003FFFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF7F80FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7007FF7E7FFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66 .mem_init0 = 2048'hFFFFFFFFFFF803FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC380FFE7F7FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFF7FC01FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3C1FFE7F7FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE3FE01FCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1E187F3F3FFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE1FE00FC7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5F003F3FBFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFE6FE83FC7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2F003FBFBFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC6FF87FE3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2780FFBFBFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFC37C07FE3F7FFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a54~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a66~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3 .lut_mask = 16'hA808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~8 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~8_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_green~7_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~4_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~7_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result6w~3_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~8 .lut_mask = 16'hCCC8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y43_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_green[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[2]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[2]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[2]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N3
dffeas \u_vga|video_vga_controller_0|VGA_G[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .mem_init2 = 2048'hFC000000000000000008000000000000000000007F00000000000000000200000000000000000000FC00000000000000001C000000000000000000007F80000000000000000300000000000000000000FC00000000000000001E000000000000000000007F80000000000000000780000000000000000000FC00000000000000003F000000000000000000007F800000000000000007C0000000000000000000FC00000000000000003F800000000000000000007F800000000000000007E0000000000000000000FC00000000000000003FC00000000000000000007F80000000000000000FF0000000000000000000FC00000000000000007FE00000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .mem_init1 = 2048'h000000007F80000000000000000FF8000000000000000000FE00000000000000007FF00000000000000000007F80000000000000000FFC000000000000000000FE00000000000000007FF80000000000000000007FC0000000000000001FFE000000000000000000FE00000000000000007FFC0000000000000000007FC0000000000000001FFF000000000000000000FE0000000000000000FFFE0000000000000000007FC0000000000000001FFF800000000000000000FF0000000000000000FFFE0000000000000000007FC0000000000000003FFFC00000000000000000FF0000000000000001FFFF0000000000000000007FE0000000000000007FFFE0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103 .mem_init0 = 2048'h0000000000000000FF0000000000000003FFFF8000000000000000027FE000000000000000FFFFE00000000000000000FF0000000000000007FFFFC000000000000000067FE000000000000000FFFFF00000000000000001FF800000000000000FFFFFE000000000000000067FE000000000000001FFFFF80000000000000001FF800000000000001FFFFFF0000000000000000E7FF000000000000003FFFFFC0000000000000003FF800000000000001FFFFFF8000000000000000E7FF000000000000007FFFFFE0000000000000003FF800000000000003FFFFFFC000000000000001E7FF00000000000000FFFFFFF0000000000000007FF80000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~9 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~9_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a115 )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a115 ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a103~portadataout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~9 .lut_mask = 16'h2320;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N6
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~10 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~10_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_green~9_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~9_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~10 .lut_mask = 16'h4404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFE00207FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFE7FF800C0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE800203FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF7F0000E0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000203FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000203FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000203FFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .mem_init2 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFE000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF806603FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE06601FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000707FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0DE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC000607FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .mem_init1 = 2048'h007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA01FE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FE01FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FF00FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800FF00FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF8001803FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FF007FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC00FC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE04FF003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC00FC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55 .mem_init0 = 2048'hFFFF09FF805FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01FE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19FF805FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01FE017FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31FFC01FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE03FE007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31FFC01FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE03FF203FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFE07FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE03FF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFE07FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC07FF60FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFE03FFFFFFFFFFFFE7FFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFDFFFFFC00FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003E7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE003CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC03FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .mem_init2 = 2048'h7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFE00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .mem_init1 = 2048'hFFFFFFE03FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF9807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE701FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFB5807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8301FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE27007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0101FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80081FFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67 .mem_init0 = 2048'hFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00180FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00180FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE0303FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE780C0FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFC0C07FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF9FFFC0381FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFC0407FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF9FFF801C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF00407FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFCFFF801C0FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N14
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a55~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a67~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3 .lut_mask = 16'hC808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .mem_init3 = 2048'hFFFFFFFFFFFFC07FF007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF01FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFE0FFF807FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF81FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0FFF802FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFF807FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0FFFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFC43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0FFFF10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFC43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0FFFF98FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFC43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0FFFF98FFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF07FFFC43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC07FFF18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFC43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC03FFF18FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FFE43FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC001FF80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FE03FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0003F80FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF0000FE03FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01C0780FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF00001803FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC07E02017FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF0000000BFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .mem_init1 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFE7FFC07E00017FFFFFFFFFFFFFFFFFFFFFFFFFFE01FF00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE3FFC07C00007FFFFFFFFFFFFFFFFFFFFFFFFFFE00FF00000013FFFFFFFFFFFE7FFFFFFFFFFFFFFFE37FC04000047FFFFFFFFFFFFFFFFFFFFFFFFFFE007F00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC01FC0400180FFFFFFFFFFFFFFFFFFFFFFFFFFFF007F00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE03FC0000180FFFFFFFFFFFFFFFFFFFFFFFFFFFF807E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE07FC0000188FFFFFFFFFFFFFFFFFFFFFFFFFFFF007E00000023FFFFFFFFFFFE7FFFFFFFFFFFFFFFE07FC000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43 .mem_init0 = 2048'h0088FFFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFF8FFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE1FFE0010000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FE00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC0FFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF00FE00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE1FFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF80FE00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFF3FFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0FE00008007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .mem_init3 = 2048'hC0FE00018007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FE00038007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF07F001F8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF03F80FF8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE4000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF83F81FF8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F87FF8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3F8FFF8007FFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .mem_init2 = 2048'hFFFFFFFFFFFFFFFF0200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FDFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF0200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE0600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE2600FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE0E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE0E00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFE0C00FFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF0C80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFDFFFFFFFFFFF9001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31 .mem_init0 = 2048'hFFFFFFFE7FFFFFFFFFFFDFFFFFFFFFFF9E01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFCE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC201FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N26
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a43~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a31~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1 .lut_mask = 16'h8C80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .mem_init3 = 2048'hF003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF800FFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFC000FFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFC000FFFFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFC000FFFFFFFFFFFFE7FFFFFFFFFFFE5FFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFF8001FFFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFF9FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFF8001FFFFFFFFFFFFE7FFFFFFFFFFFF3FFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF0001FFFFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF0001FFFFFFFFFFFFE7FFFFFFFFFFFFDFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFC0003FFFFFFFFFFFFE7FFFFFFFFFFFFF7FFFFFFFF0000FFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF80003FFFFFFFFFFFFE7FFFFFFFFFFFFDFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00007FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .mem_init1 = 2048'hFFFFFCFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFF800007FFFFFFFFFFFFE7FFFFFFFFFFFFEFFFFFFFC00001FFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFE00000FFFFFFFFFFFFFE7FFFFFFFFFFFFE3FFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFF800000FFFFFFFFFFFFFE7FFFFFFFFFFFFE1FFFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF800001FFFFFFFFFFFFFE7FFFFFFFFFFFFF9FFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFF800003FFFFFFFFFFFFFE7FFFFFFFFFFFFF8FFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFE000003FFFFFFFFFFFFFE7FFFFFFFFFFFFF8FFFFF800000FFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19 .mem_init0 = 2048'hFFFFFFFFFFFFFE6FFFFC000007FFFFFFFFFFFFFE7FFFFFFFFFFFFFCDFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFF37FFFF00000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFC5FFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFF00001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFE7FFFF400007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF800003FFFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF800007FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B0003FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80007FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF001F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N24
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a19~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a7~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0 .lut_mask = 16'h2320;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N4
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2 .lut_mask = 16'hF3F2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .mem_init3 = 2048'h7FFFFFFE000000000000003E7FF00000000000000FFFFFFF800000000000000FFFC00000000000007FFFFFFF000000000000007E7FF00000000000001FFFFFFFC00000000000001FFFC0000000000000FFFFFFFF000000000000007E7FF80000000000001FFFFFFFC00000000000001FFFE0000000000000FFFFFFFF00000000000000FE7FF80000000000003FFFFFFFC00000000000003FFFE0000000000001FFFFFFFF00000000000001FE7FFC0000000000003FFFFFFFE00000000000007FFFE0000000000001FFFFFFFF80000000000003FE7FFC0000000000003FFFFFFFE0000000000000FFFFF0000000000001FFFFFFFF80000000000007FE7FFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .mem_init2 = 2048'h000000003FFFFFFFE0000000000001FFFFF0000000000001FFFFFFFF8000000000000FFE7FFE0000000000003FFFFFFFE0000000000003FFFFF8000000000001FFFFFFFF8000000000001FFE7FFF0000000000007FFFFFE7E0000000000007FFFFFC000000000001FFFFFFDF8000000000003FFE7FFF0000000000007FFFFFF7E000000000000FFFFFFC000000000001FFFFFEDF8000000000007FFE7FFF8000000000007FFFFFFFF000000000001FFFFFFE000000000003FFFFFE7F800000000001FFFE7FFF8000000000007FFFFFDFF000000000003FFFFFFE000000000003FFFFFF7F800000000003FFFE7FFFC000000000007FFFFFDFF00000000000FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .mem_init1 = 2048'hFFFF000000000003FFFFFF7F800000000007FFFE7FFFE00000000000FFFFFFDFF00000000001FFFFFFFF800000000003FFFFFF77C0000000000FFFFE7FFFE00000000000FFFFFFCFF00000000003FFFFFFFF800000000007FFFFFF3FC0000000003FFFFE7FFFF00000000000FFFFFFCFF0000000000FFFFFFFFFC00000000007FFFFFF1FC0000000007FFFFE7FFFF80000000000FFFFFFC7F0000000001FFFFFFFFFE00000000007FFFFFF1FC000000000FFFFFE7FFFFC0000000000FFFFFFC7F8000000003FFFFFFFFFF00000000007FFFFFFBFC000000003FFFFFE7FFFFE0000000001FFFFFFE7F8000000007FFFFFFFFFF80000000007FFFFFFFFE0000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91 .mem_init0 = 2048'h07FFFFFE7FFFFF0000000001FFFFFFFFF800000001FFFFFFFFFFFC000000000FFFFFFFFFE00000001FFFFFFE7FFFFF8000000001FFFFFFFFF800000003FFFFFFFFFFFE000000000FFFFFFFFFE00000003FFFFFFE7FFFFFC000000001FFFFFFFFF80000000FFFFFFFFFFFFF800000000FFFFFFFFFE0000000FFFFFFFE7FFFFFE000000001FFFFFFFFF80000003FFFFFFFFFFFFFC00000000FFFFFFBFFE0000001FFFFFFFE7FFFFFF800000003FFFFFEFFF80000007FFFFFFFFFFFFFF00000000FFFFF03FFE0000007FFFFFFFE7FFFFFFC00000003FFFFE07FF8000001FFFFFFFFFFFFFFFC0000001FFFFF01FFE000001FFFFFFFFE7FFFFFFF80000003FFFFE07F;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .mem_init3 = 2048'hF8000007FFFFFFFFFFFFFFFF0000001FFFFF81FFC00000FFFFFFFFFE7FFFFFFFE0000003FFFFE03FF000001FFFFFFFFFFFFFFFFFC000001FFFFFC0FFC00001FFFFFFFFFE7FFFFFFFF8000003FFFFF83FF000007FFFFFFFFFFFFFFFFFF000001FFFFFF8FFC00007FFFFFFFFFE7FFFFFFFFC000003FFFFFE1FF00001FFFFFFFFFFFFFFFFFFFC00001FFFFFFC7FE0003FFFFFFFFFFE7FFFFFFFFF800003FFFFFF1FF80007FFFFFFFFFFFFFFFFFFFF80001FFFFFF47FE000FFFFFFFFFFFE7FFFFFFFFFE00007FFFFFD1FF8001FFFFFFFFFFFFFFFFFFFFFE0001FFFFFE47FE001FFFFFFFFFFFE7FFFFFFFFFF80007FFFFFD9FF8007FFFFFFFFFFFFFFFFFFFFFF8001F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .mem_init2 = 2048'hFFFFF4FFE003FFFFFFFFFFFE7FFFFFFFFFFE0007FFFFFC1FF800FFFFFFFFFFFFFFFFFFFFFFFE001FFFFFF8FFE007FFFFFFFFFFFE7FFFFFFFFFFF8007FFFFFE1FFC00FFFFFFFFFFFFFFFFFFFFFFFF001FFFFFF8FFF007FFFFFFFFFFFE7FFFFFFFFFFFE007FFFFFE1FFC01FFFFFFFFFFFFFFFFFFFFFFFFC01FFFFFF8FFF00FFFFFFFFFFFFE7FFFFFFFFFFFF807FFFFFE1FFC01FFFFFFFFFFFFFFFFFFFFFFFFF81FFFFFFC7FF00FFFFFFFFFFFFE7FFFFFFFFFFFFF03FFFFFF9FFC03FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFFC7FF01FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFFFF1FFC03FFFFFFFFFFFFFFFFFFFFFFFFFC0FFFFF807FF01FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .mem_init1 = 2048'hFFFFFF83FFFFE00FFC07FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFC003FF03FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFF000FFC07FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF8003FF03FFFFFFFFFFFFE7FFFFFFFFFFFFFC3FFFF0007FC0FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF8007FF07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFF000FFC0FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF8003FE07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFE000FFC1FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF0003FE07FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFE0007F81FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF0003FE07FFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFFC0007F81FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79 .mem_init0 = 2048'hFFFFFFFFFFFFFF0FFFF0000FE0FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFFC0003F81FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFE0000FE0FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFF80003F83FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFE0001FE0FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFF80007FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC0000FE1FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFF80003FC3FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFF0000FF1FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFC0003FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFE000FF1FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFFE003FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF8007E3FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N16
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a91~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4 .lut_mask = 16'h8A80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_green~11 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_green~11_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_green~10_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4_combout ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~10_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~3_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result7w~4_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~11 .lut_mask = 16'hAAA8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N1
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_green[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_green~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_green[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[3]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[3]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[3]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N1
dffeas \u_vga|video_vga_controller_0|VGA_G[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y46_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[4]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[4]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [0]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[4]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y46_N3
dffeas \u_vga|video_vga_controller_0|VGA_G[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[4] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y72_N29
dffeas \u_vga|video_vga_controller_0|VGA_G[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[5] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y72_N14
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[6]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[6]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[6]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y72_N15
dffeas \u_vga|video_vga_controller_0|VGA_G[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[6] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y69_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_G[7]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_G[7]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_green [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_green [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_G[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[7]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_G[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y69_N3
dffeas \u_vga|video_vga_controller_0|VGA_G[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_G[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_G [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_G[7] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_G[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .mem_init3 = 2048'h921D7FFFFFFFFFFFFFFFFFFFFFFC963FE6300E3FD469FFFFFFFFFFEDBFFFFFFFFFFFF90000E3C1CFD5587FFFFFFFFFFFFFFFFFFFFFFCD23FE6300E1FD1797FFFFFFFFFFDBFFFFFFFFFFFB48001E3C1DFE5587FFFFFFFFFFFFFFFFFFFFFFC821FE6100F1CB0597FFFFFFFFFBDBFFFFFFFFFFFB28003E3C3DF2414FFFFFFFFFFFFFFFFFFFFFFFD840FE618071C20437FFBFFFFFFBDBFFFFFFFFFFFA94003E1C79F2814FFFFFFFFFFFFFFFFFFFFFFFD6307C61C0F3C685BFFFFFFFFFFFDBFFFFFFFFFFF9C0007E1C79F18027FFFFFFFFFFFFFFFFFFFFFFF3901871C1E384841FFFFFFFFFFFDBFFFFFFFFFFF966007E1C79E12317FFFFFFFFFFFFFFFFFFFFFFED000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .mem_init2 = 2048'h0F1E3E3884F1FFFFFFFFFEFDBFFFFFFFFFFFEA2007E1C79E63247FFFFFFFFFFFFFFFFFFFFFFE03800F0E3E7B14B3FFFFFFFFFFFDBFFFFFFFFFFFC29003F1C79EC522FFFFFFFFFFFFFFFFFFFFFFFF2AE01F9E3C7491B3FFFFFFFFF9FDBFFFFFFFFFFFEFF807F18F9D34E2FFFFFFFFFFFFFFFFFFFFFFFFDF701F9E3C69D383FFFFBFFFFBFDBFFFFFFFFFFFF38C03F18F9A70F0FFFFFFFFFFFFFFFFFFFFFFFFB6BE3F9E3C51D7A7FFFFFFFFF7FDBFFFFFFFFFFFF42D03F1871455E9FFFFFFFFFFFFFFFFFFFFFFFFB63FBF0C18A39767FFFFFFFFF7FFBFFFFFFFFFFF7ABFC7C19E28D4D1FFFFFFFFFFFFFFFFFFFFFFFDB8BFFE5CE74F96C7FFFFFFFFFFFFBFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .mem_init1 = 2048'hFFFFB327FF9791B3D5B1FFFFFFFFFFFFFFFFFFFFFFFDD48FFCF8999F94F7FFFFFFFFFFFFBFFFFFFFFFFFF493FC3C26C7F70DFFFFFFFFFFFFFFFFFFFFFFFFF0AFC0E7263F9D27FFFFFFFCFFFFBFFFFFFFFFFFFA10F839CB0FFF3DFFFFFFFFFFFFFFFFFFFFFFFFE3F71FCCDC3FFC87FFFFFFF87FFFBFFFFFFFFFFFFF4047F33741FF23FFFFFFFFFFFFFFFFFFFFF7FFE4003F999C06BE8FFFFFFFF27FFFBFFFFFFFFFFFFCF61DE67701EFA3FFFFFFFFFFFFFFFFFFFFF3FFF813C0739847B50FFFFFFFE23FFFBFFFFFFFFFFFFE13F0107761E541FFFFFFFFFFFFFFFFFFFFF3FFF01F8183D9656F7FFFFFFFE43FFFBFFFFFFFFFFFFEB4F068F67D2BBFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12 .mem_init0 = 2048'hFFFFFFFFEFFFF553DF963867157FFFFFFFE03FFFBFFFFFFFFFFFFE8F7BF6C87DC53FFFFFFFFFFFFFFFFFFFFFBFFFFE3DE7E94096CDFFFFFFFFE33FFFBFFFFFFFFFFFFFA2387911317C7FFFFFFFFFFFFFFFFFFFFFBFFFFCCCFCF9E4A6ABFFFFFFFFE13FFFBFFFFFFFFFFFFFA89FDEEDB1AAFFFFFFFFFFFFFFFFFFFFFF87FFFEC472F476CE53FFFFFFFFE03FFFBFFFFFFFFFFFFFCF0C253BB3B8FFFFFFFFFFFFFFFFFFFFFF07FFFFAC00AD7F0D23FFFFFFFFC07FFFBFFFFFFFFFFFFFC7002D5DE27AFFFFFFFFFFFFFFFFFFFFFF4FFFFF6C3025318BCBFFFFFFFFC07FFFBFFFFFFFFFFFFFCD89C9A7F0F2FFFFFFFFFFFFFFFFFFFFFFFFFFFF3047E6F1878BFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'hFF85FFFFBFFFFFFFFFFFFFC242D1D871E1FFFFFFFFFFFFFFFFFFFFFFFFFFFF0907CF77EF07FFFFFFFF0FFFFFBFFFFFFFFFFFFFF2D9F8587FC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFCADF8867F6BFFFFFFFFF1FFFFFBFFFFFFFFFFFFFFCBFD01CF9BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3AFC44DE4FFFFFFFFFE3FFFFFBFFFFFFFFFFFFFFF65D91C2D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BE6C0C00FFFFFFFFFC7FFFFDBFFFFFFFFFFFFFFF849D092A3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18211F75FFFFFFFFFC7FFFFDBFFFFFFFFFFFFFFF85016F7D7FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFC11051AEDFFFFFFFFF87FFFFDBFFFFFFFFFFFFFFF8320822B;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h7FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFE01DCCDCDFFFFFFFFF8FFFFFDBFFFFFFFFFFFFFFF833703327FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE4D71C199FFFFFFFFF9FFFFFDBFFFFFFFFFFFFFFFF82E71277FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2F0E51DFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFF97FA687BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE313583CFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFC21A407BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF078603BFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFC21F93CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07C15FBFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFF8005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'hFC813FFFFFFFFFFFFFFFE7FFBFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFCFFFFFFFFDFFFE2FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFE7FFFFFFFBFFFF1FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFF7FFFFFFF7FFFF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF8FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FBFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFBFFFFFF3FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFE7FFFFF1FFFFFF1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFEFFFFFFE3FFFFE3FFFFFF83BFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFF1FFFF87FFFFFFC3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFBFFFFFFF9FFFFC7FFFFFF43BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0 .lut_mask = 16'h2320;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFDE03FFA245FB65E7FFFFFFFFFFFFFFFFFFFFFF3D501E1C8BA867119FFFFF9FFFFFDBFFFFFFFFFFEC3E03FFA26BF3F56FFFFFFFFFFFFFFFFFFFFFFF3C30111C8BAC6331BFFFFFFFFFFFDBFFFFFFFFFFECA607C6A209FBF473FFFFFFFFFFFFFFFFFFFFFF3830361C092C63B0CFFFFFFFFFFFDBFFFFFFFFFFFCAE3FEF2C0CF9F71BFFFFFFFFFFFFFFFFFFFFFFBB70359C002633954FFFFFFFFFFFDBFFFFFFFFFFFD7E7F3F2C0C71F5BBFFFFFFFFFFFFFFFFFFFFFFF378E4FC006133D58FFFFFFFFFFFDBFFFFFFFFFFFC7FF0DF0C0C71F0CBFFFFFFFFFFFFFFFFFFFFFFE57BCC3D007DB1D70FFFFFFFFFFFDBFFFFFFFFFFFCEFF6370C0F31F1DBFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .mem_init2 = 2048'hFFFFFFFFFFFE57FDD9D0026FB872FFFFFFFFFFFDBFFFFFFFFFFFCBFE6EB84038383D3FFFFFFFFFFFFFFFFFFFFFFE6FF93EC0C0603872FFFFFFFFFFFDBFFFFFFFFFFFCDFC1758000EF01D3FFFFFFFFFFFFFFFFFFFFFFE7F234740C23E385AFFFFFFFFFBFDBFFFFFFFFFFFCFF00A3A4388F0BC5FFFFFFFFFFFFFFFFFFFFFFF7E6F50C88E01FABAFFFFFFFFFDFDBFFFFFFFFFFFEFE04A42427F10E65FFFFFFFFFFFFFFFFFFFFFFFFE8D5DE89FFC7230FFFFFFFFFFFDBFFFFFFFFFFFDDEA12C24C5DC08EFFFFFFFFFFFFFFFFFFFFFFFC2733CE28138F1010FFFFFFFFFEFDBFFFFFFFFFFF3C6EF96E5C42F005FFFFFFFFFFFFFFFFFFFFFFFDA3400028120FC003FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .mem_init1 = 2048'hFFFFFFFDBFFFFFFFFFFF9C6D468E1D43F8097FFFFFFFFFFFFFFFFFFFFFFD237077E9164820237FFFFFFFFFFDBFFFFFFFFFFF8C65A91F5DCB48085FFFFFFFFFFFFFFFFFFFFFFC632B189F12F330137FFFFFFFFFBDBFFFFFFFFFFF9C65EE67D49989245FFFFFFFFFFFFFFFFFFFFFFEC334117F7346E2217FFFFFFFFFBDBFFFFFFFFFFFF4E5BAC7F2A94D88DFFFFFFFFFFFFFFFFFFFFFFF03B550BF6E1DE6227FFFFFFFFFFDBFFFFFFFFFFFE4EBAF65DE66DD881FFFFFFFFFFFFFFFFFFFFFFED394A6D4CD4A64227FFFFFFFFFEDBFFFFFFFFFFFDC618C2CD6C39B8C9FFFFFFFFFFFFFFFFFFFFFFE53C5A6D0C10440347FFFFFFFFFE5BFFFFFFFFFFFCC61483A5702;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36 .mem_init0 = 2048'h9B8FBFFFFFFFFFFFFFFFFFFFFFFF53B83080C04BC034FFFFFFFFFFF5BFFFFFFFFFFFD46158D757023B8DBFFFFFFFFFFFFFFFFFFFFFFF9397F10883C7C064FFFFFFFFFFFDBFFFFFFFFFFF967280CD30233A18BFFFFFFFFFFFFFFFFFFFFFFFBF889F0EC60FC040FFFFFFFFFFFBBFFFFFFFFFFFA6791CC9AA583218BFFFFFFFFFFFFFFFFFFFFFFD3F8B4EB6CF3B0042FFFFFFFFFFFFBFFFFFFFFFFFA72D8CCBD42DD6113FFFFFFFFFFFFFFFFFFFFFFC3F8406A6CF060010FFFFFFFFFFFFBFFFFFFFFFFF8734D10BEAEC5406BFFFFFFFFFFFFFFFFFFFFFFCBF83E6E6C0CC8016FFFFFFFFFFFDBFFFFFFFFFFF972320F33B7C20073FFFFFFFFFFFFFFFFFFFFFFCBF8A;
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .mem_init3 = 2048'h16DEC3D98014FFFFFFFFFFFDBFFFFFFFFFFF1F33C8810D404006FFFFFFFFFFFFFFFFFFFFFFFC3E4D8E5C47668015FFFFFFFFFFFDBFFFFFFFFFFF273BF9E0465FC0167FFFFFFFFFFFFFFFFFFFFFFD3F4C9F5B4EB881CDFFFFFFFFFFFDBFFFFFFFFFFF67187E38E3D100127FFFFFFFFFFFFFFFFFFFFFFF3FCC4FBBC2818149FFFFFFFFFFFDBFFFFFFFFFFF3F001E39F06E4003FFFFFFFFFFFFFFFFFFFFFFFABD802BFA46FD8109FFFFFFFFFFFDBFFFFFFFFFFF3F00031FF9E7E002FFFFFFFFFFFFFFFFFFFFFFF881C019ED3E198037FFFFFFFFFFFDBFFFFFFFFFFF7A00031F79E7800CFFFFFFFFFFFFFFFFFFFFFFF9C0C036EDAC3B8037FFFFFFFFFFFDBFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFF4800019F38E7000CFFFFFFFFFFFFFFFFFFFFFFF8C0403B2EE8E780A6FFFFFFFFFFFDBFFFFFFFFFFF680001CF7CC7000CFFFFFFFFFFFFFFFFFFFFFFF9C020338E1F878126FFFFFFFFFFFDBFFFFFFFFFFF580001CF7CC60021FFFFFFFFFFFFFFFFFFFFFFFD00001A9F7C0F01257FFFFFFFFFFDBFFFFFFFFFFF480001C7F8C60029FFFFFFFFFFFFFFFFFFFFFFFCE000197DB03F81257FFFFFFFFFFDBFFFFFFFFFFF400001C7F8C60048FFFFFFFFFFFFFFFFFFFFFFFDE0061C9DD87F8161FFFFFFFFFFFDBFFFFFFFFFFF600181C7F8CE044C7FFFFFFFFFFFFFFFFFFFFFFD60130C5DCC7F8059FFFFFFFFFFFDBFFFFFFFFFFF6401C1C7F18E0C957FFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFA50398E55CC7F82F9EFFFFFFFFFFDBFFFFFFFFFFFD403E1C3F18F0C9D7FFFFFFFFFFFFFFFFFFFFFFAD0398C47EC7F80B9EFFFFFFFFFFDBFFFFFFFFFFF9A03E1C3F18F01AD7FFFFFFFFFFFFFFFFFFFFFF9C87C8C47CC3F84B1FFFFFFFFFFFDBFFFFFFFFFFFDA03E0C3E18F81A57FFFFFFFFFFFFFFFFFFFFFF8287C0C43CC3F8579FFFFFFFFFFFDBFFFFFFFFFFFEC01E0C3E18F81557FFFFFFFFFFFFFFFFFFFFFFAAC7C0C419C3F896DFFFFFFFFFFFDBFFFFFFFFFFF9501E0C3E18F81567FFFFFFFFFFFFFFFFFFFFFFD5C7E18C81C3F8D27FFFFFFFFFFFDBFFFFFFFFFFE6901C0E3C18F83407FFFFFFFFFFFFFFFFFFFFFF9A0FF19CC187F99A3FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFDBFFFFFFFFFFE730180E3C08F8E6BFFFFFFFFFFFFFFFFFFFFFFFDC07F19EC387F9AB3FFFFFFFFFFFFBFFFFFFFFFFF9D018073C08F8EBA7FFFFFFFFFFFFFFFFFFFFFFE3C7F9C60387F9AE7FFFFFFFFFFFFBFFFFFFFFFFF83C0E0F3C0CF82BA7FFFFFFFFFFFFFFFFFFFFFFFAE7FDC20387F85EDFFFFFFFFFFFBBFFFFFFFFFFF94C0F0F3C0CF817D7FFFFFFFFFFFFFFFFFFFFFFF367FCC201C7F07EDFFFFFFFFFFFDBFFFFFFFFFFFB58060F3C0CF81FD7FFFFFFFFFFFFFFFFFFFFFFF4A7FCC301C7FCA65FFFFFFFFFFF5BFFFFFFFFFFFBC8040E3C1CF809F7FFFFFFFFFFFFFFFFFFFFFFCEA3FEE301C3FC869FFFFFFFFFFEDBFFFFFFFFFFFD9E000E3C1CF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N8
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a36~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a24~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1 .lut_mask = 16'hAC00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~1_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2 .lut_mask = 16'hCCFE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .mem_init3 = 2048'hFFFFFFFD3FFFFFFFFFFFFFFB888846FDF77FFFFFFFFFFFFFFFFFFFFFFFFFFFC0574339F7EFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFA9CFC227EB77FFFFFFFFFFFFFFFFFFFFFFFFFFFCC55F9CDDBF3FFFFFFFFFFFFFDBFFFFFFFFFFFFFFD15FF157EBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4B80C640BEFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFF1DFBB4B31FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4F803364BE7FFFFFFFFFFFFFDBFFFFFFFFFFFFFEF23FB9FBB47FFFFFFFFFFFFFFFFFFFFFFFFFFFFF560C3934DEFFFFFFFFFFFFFFDBFFFFFFFFFFFFFEE38FB9CFF6FEFFFFFFFFFFFFFFFFFFFFFFFFFFFDDC1F1993DE7FFFFFFFFFFFFFDBFFFFFFFFFFFFFF358FF844F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .mem_init2 = 2048'hCFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE7F8CDBE77FFFFFFFFFFFFFDBFFFFFFFFFFFFFC778FF16DE8BFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDE7FCCC8677FFFFFFFFFFFFFDBFFFFFFFFFFFFFCFB8FF075F4BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE3ECC4C377FFFFFFFFFFFFFDBFFFFFFFFFFFFFFF79DD07C7EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE0CCE6C3F7FFFFFFFFFFFFFDBFFFFFFFFFFFFFFE99DD06EFA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF4606C7241F7FFFFFFFFFFFFFDBFFFFFFFFFFFFFFD0FFE0CA9C9FFFFFFFFFFFFFFFFFFFFFFFFFFFF387FB43641B7FFFFFFFFFFFFFDBFFFFFFFFFFFFFED0FFE228FD9FFFFFFFFFFFFFFFFFFFFFFFFFFFF68;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .mem_init1 = 2048'h385C34E137FFFFFFFFFFFFFFBFFFFFFFFFFFFFFA033DFB83DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC083C6BE377FFFFFFFFFFFFFFBFFFFFFFFFFFFFFB043BC31983FFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0CDCD42657FFFFFFFFFFFFFBBFFFFFFFFFFFFFFB802B001181FFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0C68900657FFFFFFFFFFFFF9BFFFFFFFFFFFFFFB808ADC110FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8F77A007C7FFFFFFFFFFFFF5BFFFFFFFFFFFFFF9E5CACF018FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE787278006C7FFFFFFFFFFFFEDBFFFFFFFFFFFFFF9E4CA4F818FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC797AB3806FFFFFFFFFFFFFFEDBFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60 .mem_init0 = 2048'hFFFFFFF9F5EB41F989FFFFFFFFFFFFFFFFFFFFFFFFFFFFC69BAE7C03E7FFFFFFFFFFFFFDBFFFFFFFFFFFFFF1E5F5BDFC8AFFFFFFFFFFFFFFFFFFFFFFFFFFFF84D7DC0003EBFFFFFFFFFFFFBDBFFFFFFFFFFFFFF1EE3A0278DEFFFFFFFFFFFFFFFFFFFFFFFFFFFF80DD267009F7FFFFFFFFFFFFBDBFFFFFFFFFFFFFE07539723B7CFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C11518018BFFFFFFFFFFFFBDBFFFFFFFFFFFFFE0C8399431BD7FFFFFFFFFFFFFFFFFFFFFFFFFFF80ED09CCE185FFFFFFFFFFFFFDBFFFFFFFFFFFFFE4EF385431B87FFFFFFFFFFFFFFFFFFFFFFFFFFF00ED065B60C1FFFFFFFFFFFEFDBFFFFFFFFFFFFFC0E0D9D321F9FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFF40F329D44009FFFFFFFFFFFFFDBFFFFFFFFFFFFFC07EDC09E6D9FFFFFFFFFFFFFFFFFFFFFFFFFFFF40F5A85AC81FFFFFFFFFFFFFFDBFFFFFFFFFFFFFE87A7E8B175B7FFFFFFFFFFFFFFFFFFFFFFFFFFFE0D2C424880DFFFFFFFFFFFBFDBFFFFFFFFFFFFFF8581AB8F8EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE8C90443080BFFFFFFFFFFFFFDBFFFFFFFFFFFFFFB69FE988C683FFFFFFFFFFFFFFFFFFFFFFFFFFFF868C6670802FFFFFFFFFFF7FDBFFFFFFFFFFFEFF32DEDE0792CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6426780000FFFFFFFFFFFFFDBFFFFFFFFFFFCFF703FADD1924FFFFFFFFFFFFFFFFFFFFFFFFFFDF9F6212600204FFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFDBFFFFFFFFFFFCFF6486DCC1926FFFFFFFFFFFFFFFFFFFFFFFFFFFFBF6A08804203FFFFFFFFFFFFFDBFFFFFFFFFFFCFA64BEC5185F6BFFFFFFFFFFFFFFFFFFFFFFFFFFCFF5548C4C612FFFFFFFFF8FFFDBFFFFFFFFFFFCF2432A21784F71FFFFFFFFFFFFFFFFFFFFFFFFFFCFF05149CCE18FFFFFFFFF27FFDBFFFFFFFFFFFCF2430922F8CF75FFFFFFFFFFFFFFFFFFFFFF7FFF0FF0E94697E197FFFFFFFF27FFDBFFFFFFFFFFFCE3C34D12B1D671FFFFFFFFFFFFFFFFFFFFFFFFFF4FF2055497E197FFFFFFFF43FFDBFFFFFFFFFFFCEBF22692B7F070FFFFFFFFFFFFFFFFFFFFFFFFFFEFFAC57D15E097FFFFFFFE43FFDBFFFFFFFFFFFFFBF282CCC6E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .mem_init1 = 2048'h076FFFFFFFFFFFFFFFFFFFFFFFFFF3FFA880911E087FFFFFFFE5BFFDBFFFFFFFFFFFFE7F3316B9CC037FFFFFFFFFFFFFFFFFFFFFBFFFF3FFAA7F091E01DFFFFFFFE33FFDBFFFFFFFFFFFFC7F1628398C0317FFFFFFFFFFFFFFFFFFFFFFFFE3FFAFFA689F053FFFFFFFE03FFDBFFFFFFFFFFFFC7F0E90D59C0137FFFFFFFFFFFFFFFFFFFFCFFFE7FFADBF6887041FFFFFFFE07FFDBFFFFFFFFFFFFCFFCAFFB1F081BFFFFFFFFFFFFFFFFFFFFFCFFFE4F9D5113087074BFFFFFFC07FFDBFFFFFFFFFFFE8FEECA877D7C09AFFFFFFFFFFFFFFFFFFFFFFFFE4F0D08EA483C1D3FFFFFFC4FFFDBFFFFFFFFFFFF8F0E4E3DFCFE07CFFFFFFFFFFFFFFFFFFFFFFFFC7F0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48 .mem_init0 = 2048'hD0754933C1F3FFFFFFFFFFFDBFFFFFFFFFFFF9E073BC01E8E0BAFFFFFFFFFFFFFFFFFFFFFFFFCFF0680B1939C2EBFFFFFF7FFFFDBFFFFFFFFFFFF3C039BD43D060BCFFFFFFFFFFFFFFFFFFFFFFFFFBF02DF6317CE263FFFFFF7FFFFDBFFFFFFFFFFFFFC01833E3E760BE7FFFFFFFFFFFFFFFFFFFFFFFFF7037C4F17CE279FFFFFFFFFFFDBFFFFFFFFFFFFBC01E62F3A7329D7FFFFFFFFFFFFFFFFFFFFFFECF34324CE8CCE375FFFFFC7FFFFDBFFFFFFFFFFFF1E03EE2EF1FB6DE7FFFFFFFFFFFFFFFFFFFFFFEA7818CC8D8CE637BFFFFFCFFFFFDBFFFFFFFFFFFFDE03FF26E5FB65F7FFFFFFFFFFFFFFFFFFFFFFEB301C3C8FAC6737DFFFFF9FFFFFDBFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N28
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a60~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a48~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3 .lut_mask = 16'hB800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .mem_init3 = 2048'hFE80F83DFFFFFFFFFFFFFFFFDFBE028E2787FF9FEA004343FFFFFFFDBFFFFFFF13E7C07881F09FE7FD8008A0FFFFFFFFFFFFFFFFE637808F07827F97EA00C27F7FFFFFFDBFFFFFFFC485E06081F07FE0FDC0309FFFFFFFFFFFFFFFFFF903809787C1BF87EA0033FF7FFFFFFDBFFFFF7F7920F061F1F04FF0FDC002BFFFFFFFFFFFFFFFFFE903C0978FC13FC36F02D7FFFFFFFFFDBFFFFFFFFDC07067F1F817F8F8C008FFFFFFFFFFFFFFFEFFEE42C0278FC13EC367C31FBFFFFFFFFDBFFFFFFFF9507867F3F87FF8FCC007EFFFFFFFFFFFFFFFFFF310C02F8FC15FE3E7C67FFFFFFFFFFDBFFFFFFFF8781869F1F865F8FDF07FFFFFFFFFFFFFFFFFFFE1CDC02F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .mem_init2 = 2048'h83E15FF7E382FFFFFFFFFFFDBFFFFFFFFC6E7869F0786FFDFDD03FFFFFFFFFFFFFFFFFFFB791022FC1E358FFF30FFFFFFFFFFFBDBFFFFFFFFC674069F07CCA3FFDC0FFFFFFFFFFFFFFFFFFFEFF84002FC1F248FFF71FFFFFFFFFFFBDBFFFFF907BB1F06DF03E9B3BFFC5FFFFFFFFFFFFFFFFFFF1FE41D82F81F4CDEFF51AFFFFFFFFFFDDBFFFFF803F985E75F03E933BFE4E9FFFFFFFFFFFFFFFFFE1FF01D90FE3C4DFEFF527FFFFFFFFFFFDBFFFFF807FE03895F038B3FBF24BBFFFFFFFFFFFFFFFFFE1FE3FF27FBF8B3EEFE337FFFFFFFFFFFDBFFFFF807FC7FEF5F8736FFBFA0DFFFFFFFFFFFFFFFFFFC7FE3FF857FFB580EFF11FFFFFFFFFFFFDBFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFC3FFB9FBE5701BFA23FFFFFFFFFFFFFFFFFFCFFFFFFF3FFFA4F86FF14FFFFFFFFFFFFDBFFFFFFFFCFFFF6BFFEABE1BFF0BFFFFFFFFFFFFFFFFFFDFFFFFFE47FB15047FF17FFFFFFFFFFFFB3FFFFFFFFFFFFF96FFC9611FFF43FFFFFFFFFFFFFBFFFFFFFFFFFDC7BF4F307FF59FFFFFFFFFFFFF3FFFFFFFFFFFFFE1F3D56C9FFC47FFFFFFFFFFFFFFFFFFFFFFFFFC1FEEEB027FFDBFFFFFFFFFFFFF3FFFFFFFFFFFFFC9F1D2409FFC4FFFFFFFFFFFFFFFFFFFFFFFFFFE37E297017FFDFFFFFFFFFFFFFD3FFFFFFFFFFFFFF870AFC04FFC6FFFFFFFFFFFFFFFFFFFCFFFFFFFB7CD57077FFC3FFFFFFFFFFFFD3FFFFFFFFFFFFFDE7915C49FFD6FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFF8FFFFFFA9FC90F683FFCBFFFFFFFFFFFFD3FFFFFFFFFFFFFC77955DE6FFD6FFFFFFFFFFFFFFFFFFFCFFFFFFF9F8B2F6CDFF67FFFFFFFFFFFFD3FFFFFFFFFFFFFD3FA53DB97FD3FFFFFFFFFFFFFFFFFFFFFFFFFFF93B33F605FF67FFFFFFFFFFFFD3FFFFFFFFFFFFFEAFEDBC807FDBFFFFFFFFFFFFFFFFFFFFFFFFFFF6B38BF005FF5FFFFFFFFFFFFFD3FFFFFFFFFFFFFE17D1AE027FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFCB2090FC1FF7FFFFFFFFFFFFFD3FFFFFFFFFFFFFFDEE13DF0BFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFA320E3062FB0FFFFFFFFFFFFFD3FFFFFFFFFFFFFF3EE07908FEF3FFFFFFFFFFFFFFFFFFFFFFFFFFF90721CE3FFF7FFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .mem_init3 = 2048'h900FC48EC781CFE000000019BFCE0567DFFDA001B401F09178C063F800000406FF70A77FFFC7000CD00F8C40ABC09FE000001095BFD6156FFFF8A00D2403E190427033F800000426FB70A77FFFC2C06B300F0D2103801FC0000001FFBF72156FFFF850002403E32860E003F80000003FFBC8A37FFFC04019A01F0D2183179FC00001003FBF76156FF7F8380ACC07C30830E5E3F80000004FFFC8A37F87E00042E01F0531C31FFFE0000282FFBFFD145FF7F81C14C803C10410E7F7F800000077FFC8F35F83E048E8E00C05BB010FFFF0000202FDBFFF1DD7F7F80F01680301E45043EFF8000000BFFFE4FB7F83E0186C600C39BBC10F7FF80004057DBFFE9FD7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .mem_init2 = 2048'hF6FC0008E8038F725043CFFE0000005FFFC46FFFBDE00E62601C720F430F7FF8000983FDBFFB9DDFE4FC018968079E7B4443CFFE000000FFFFD06BFFB5F01A264218C32F031F7FF8000ADE7DBFFB0DDFE4BC0649684718FB40C3CFFE001004FFFFE00BFF0CF00E664719837F1F1F7FF8000DEEFDBFFF815FE4BE01CD60C670FDD4C7CFFE00003ABFFFEA1AFF1C70022F4F1303F75F1F7FF800129AFDBFFD0257E49E004C15C6E0FDFFC7CFFF800145BFFFE2529EBE7802EC8F1B01F35F1F7FFC002EBEFD3FF80A57E5DE005CD1C2E0FCFFC3CFFF80080FBFFFE6489DAFF802C00F1981FBFF3F7FFC004AFFFD3FF8AB17E7DE0057E3C260FEFFC7CFFFC001BFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .mem_init1 = 2048'hFFEEC8BF2EF803461F0C81FDF73F7FFE0089FFFD3FFDA917EFDE005B63E333FF63CFCFFFC8047FFFFFE68EBA6EF8024F3F8443FDE73F7FFF606FFFFD3FFCC197EF9E005A2FE193FF23CFDFFFD807FFFFFFE787F46FF8027D7FE473FC873FFFFF01EFFFFC3FFCF9EFC9BE005A8FF9997FA3CFDFFFC433FFFFFFFFA3DC6BB002787FE463FE873EFFFF035FFFFC3FFFFCFBC9760059DFFD987FAFCF9FFFC047FFFFFFFF11806BF8025ACFE4E1FE2F3C7FFE00BFFFFDBFFFC473886E00591FFD987F8FC79FFF80AFFFFFFFFEE0A46A7802D6DFE4C3FC3A3C7FFE017FFFFDBFFFBB178ADF005B3FFD10FF06C61FFFC0DFFFFFFFFED8ACFEDC0289DFE4CFFD38387FE3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84 .mem_init0 = 2048'h167FFFFDBFFF98971BDB0052BFF913FF62441FF0C77FFFFFFFFECCC8FECC02C9DFE4CF7F18387C0021FFFFFDBFFFF95B1F938055FFF99BDFE2041F0004FFFFFFFFFFD608FEC602F5CFE64F7F08107C004FFFFFFDBFFFF0231FB080547FF899CFD6041F003FFFFFFFFFFFFB00FFE602BB0FE5C73FE800FC02DFFFFFFDBFFFFE501FFCC05373FD31CFF4003F00D7FFFFFFFFFFFDE3BFE602A30FC27F3FE004FC087FFFFFFDBFFFFF34E5AC8131C3F91FC7FE813B039FFFFFFFFFFFFFEB3FF602B30F8A8F3FE2046031FFFFFFFDBFFFFFF167BD807DC3F321E7FE81980A7FFFFFFFFFFFFFA61FBE029A078C873FE203E063FFFFFFFDBFFFFFF447F7807EC1F161E7;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N30
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a72~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a84~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4 .lut_mask = 16'hA808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .mem_init2 = 2048'h52500053ED55551555565400000000C00F3C00016ABFFFFFFFFFFFFFFFFFEBFFFFF95555655A955BC57540014F855554545559400000000300FCC00026ABFFFFFFFFFFFFFFFFFEBFFFFF95555555A95553501154E25455595555540000000000000C03FD6AAFFFFFFFFFFFFFFFFFEBFFFEF95555556A955BC54940455FC9511465555550000000000000C03F26AAFFFFFFFFFFFFFFFFFEBFFFEFA5555556A95554501154F29411595555554000000000000100F96AAFFFFFFFFFFFFFFBFFEAFFFEFE5555A96A955BC54D404553C9110565555554000000000000003FE6AAFFFFFFFFFFFFFFBFFEAFFFEFE5555A96A955555011553E5440595555555000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .mem_init1 = 2048'h000501396AAFFFFFFFFFFFFFFFFFEAFFFEFE55556A6A955BC54D404557C91105655555550100000000001413D6AABFFFFFFFFFFFFFFFFEAFFFEFE5555696A955565015550D5440195555555010000000000551096AABFFFFFFFFFFFFFFFFFABFBEFE95556A5A945BC555414554C55101A55655554140000000001514D5AABFFFFFFFFFFFFFFFFFABFBEBE95556A5A945579055550D5440155555555410000000000155096AABFFFAFFFFFFAFFFFFFABFFFBE95556A5A945BC559415554C55501555655554140000000001554D5AAAFFFEFFFFFFAAFFFFFEBFBEBF95556A5A945579055593D5540155555555414000000000155496AABFFEAFFBFFFABFFFFFABF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108 .mem_init0 = 2048'hFFAB95556AAA945BC5594155A4F55501555655554140000000001554D5AAAFFEABFFFFFAAFFFFFEBFFFAF95556A9A94554D055593D5400155555555415540000000155596AAAFEAAAAAAAEABFFFFFAAFFFEB95556AAAA55BC55E415564F55000555555554155500000001555D5AAAFFAAAAAABEAABFFFFEAFFFEBA5556AAA95555105555395001455555555415550000000155496AAAAAAAAAAAAAAABFFFFEAFFFEBA555AA9AA55BC553415554F54004155555554155500000001555D5AAAAAAAAAAAAAAABFFFFAABFFEBA555AA9AA55555055553950014555555554155500000001554AABFEAAAAAAAAAAAAAFFFFFAAFFFAA555AA5AA55BC554415554F540C5;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFF9FC0003FC18000000FE03F0FC30FF4FE7C5FFFFE600000E707E0000010B03C3F063DBE9FAF8BFFFF9800003D41F8000000000F0FC38F7CFE7C5EFFFFE00008DFE0E000000010BE1F003DAF9FDF8BFFFFF800003AF87E000000002F8F800FFCFF7E1EFFFFC00008B67E0000000000BE1E0239BE9FFFC79FFFF80000279F80000000002F8F800EF83F3E16FFFFC00000563DC0030000001E3E0239BF87F786DFFFF800020BA3F040E00000278780CEF4FF1C17FFFF9000047F1FF8000080001FBE0039BF0FB782EFFFE400001FE7EE0000000007E7800AF2FF14077FFF10001CC05B9F002000001F9C003BBE9FE780EFFFE600011793E7C000000007E7800E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .mem_init2 = 2048'hFAFB14077FFE38001CE5C583F82000000FCC003BBE9E6682EFFFC6000320B761FC18000003F3800EFE717407FFFE100015CB0B2FFFE0001807CE003BBF1E6680FFFFC680054B63EDFFF8000001F3800EFA737C07FFF8102077D9B07FBFF8001003EC003BBFCE7F81DFFF821E0CD38C4FE7F0000000FB800EFCF37C0FFEFC007067F9CB7FFFFC000003E40031BF4C7B81DFEF001E1DFE565FFFFF000000F9800CFDE37E0F380C00FC4760E447FFFE000001F60031BFDC7B81BF02001F19FA0591FFFF8000007D000CFBE1BE0D803C00FE4621E57BF3DF000000F20031BF9C7B81A003003F81C8259EFA0FC000003D000CFDE1FC0DFFFE01FF4C43E177D90FC000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .mem_init1 = 2048'h00700031BF5C3B93BFFF807FD198605D6203E000001C000CFFE17C8FFFFC0FFFA90FD897C807F80000700811BF9C3B93FFFF017FF221F125F201FC00001C0204FFE17C823FF81FFF5FFED849C000FE0000380801BFBC3B9047FE07EFEBF7D01BF0007F00001E0000FCC17C873FF83E1F58BC7F6DC0003F0000380001BFF83B90C7FE0783FF1F9E5930000F80000E0000FDC178073FF07C02D2FE7A2780003F00003C0021BF982B10E7FE0F80DE2F9FAFA00007E0000F0008FFC15C5FFFF1F002BFFE4D0640003FC0003C0003BFB82B13EFFE1E00D53F9187D0000FF0000F0000FA495CDEFFF3C0027CFC7287C0007FC0003E0001BE782B139FFE78008EB788C0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96 .mem_init0 = 2048'hD0001FF0000F8000FA41548E7FF3010049C01304000067C0003F000FBE682B939FFE604000F04450B00019F0010F8003FE81158A0FB26FA07E81F1C4C001C7C0000C000FBEC020B1C1EECDEC0DB06628E80031F000030043FF01119F0F16FFE02403FAE3A0030FE00004010DBFF02123E1E6BFFC0E007E94B00043F000030042FF81119F8FC4FFF51B87FD5D800C4FE000000005BFE02163E1E8BFFF0E70FE99780193F800000005FECC159FDFE1F47F6887EC8DF0104FE000000017BEF1A167FBFCBFDDC660FA26740613F800000005FE78953EDFC1802E9807C485CFC20FE00000001DBFD70567DBF2B00ED700F8A0B37043F800000007FEB8873EFFC90036;
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a108~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a96~portadataout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0 .lut_mask = 16'h2320;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~0_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1 .lut_mask = 16'h4404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y48_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~2_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~3_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result0w~4_combout ),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~1_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2 .lut_mask = 16'hFE00;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y48_N3
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N5
dffeas \u_vga|video_vga_controller_0|VGA_B[0] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[0] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .mem_init3 = 2048'h0000000000000000FB6E183FF8000000000000018000000000000000463E0E19E7800000000000000000000000000000F9906237FE00000000000001800000000000000043C0F000E7800000000000000000000000000000DCC7C477FE0000000000000180000000000000004004E0F877000000000000000000000000000000CE0780F7FC0000000000000180000000000000004000E0FC770000000000000000000000000000006F0780F7FC0000000000000180000000000010000011C0797380000000000000000000000000000067C787FFFC0000000000000180000000000030002C04E0197BC0000000000000000000000000200063E39FFFFC000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .mem_init2 = 2048'h0000000180000000000030006781F01979C0000000000000000000000000000063F0FFFFFF0000000000000180000000000030006781E18179C0000000000000000000000000000071B0FBFFEF00000000000001800000000000300026C3E78078C0000000000000000000000000000031E4E3FFE700000000000001800000000000300024E3CF807880000000000000000000000000000038E4877FE600000000000001800000000000300020E1CF00F88000000000000000000000000000003865877FE60000000000000180000000000030003271CF00F880000000000000000000000000000034670F5FF600000000000001800000000000000032310C11;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .mem_init1 = 2048'hF8E00000000000000000000000000C0034F70F1FF6000000000000018000000000000180391AB833FCE00000000000000000000000000C003688071FFF80000000000001800000000000038019343873FCE00000000000000000000000001C003368679FFB80000000000001800000000000038009B51C63FED0000000000000000000000000180033686787FB4000000000000180000000000003000DD5DC0FFE6800000000000000000000000018061B866F87F9E000000000000180000000000007010FBA5C0FFF70000000000000000000000000180F1EF71F83FFD0000000000001800000000000070F0782601FFFF8000000000000000000000000380F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49 .mem_init0 = 2048'h1E79BF03FFE0000000000001800000000000061F8381BE18FF7A000000000000000000000000300F8E0DFF01FDE80000000000018000000000000C3FC181BC307F7E000000000000000000000000000FCF04FF00FDE8000000000001800000000000003FE00DBC207F7C000000000000000000000000008FC736FF00FDF0000000000001800000000000003FE01CBC603F7D00000000000000000000000000CBC236F630FCF4000000000001800000000000001FC01CB0C03F3F000000000000000000000000207E7032E6307CFC0000000000018000000000000C1FC00CB1C03FBE00000000000000000000000030FE3C32C6387CF800000000000180000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000001000000000000000473FF8703FD8000000000000000000000000000139FFC3E0FF000000000000001800000000000000167FFC381FD00000000000000000000000000000B9DFE0E27F0000000000000018000000000000001E7FFE181FD000000000000000000000000000003380F87F7E8000000000000018000000000000000EFFBC0CCFE0000000000000000000000000000037803C7B7E0000000000000018000000000000010CBFBE3C4FE0000000000000000000000000000026003E3B3E8000000000000018000000000000010D8FBE0C0FE100000000000000000000000000022C001E1C3E000000000000001800000000000000C98FFF870;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .mem_init2 = 2048'h7E100000000000000000000000000000E000F1C1E0000000000000018000000000000038B8FFE8E07A000000000000000000000000000041E000F0F9E000000000000001800000000000003038FFF8603A000000000000000000000000000003E010F8FCE000000000000001800000000000000079FDF8F81A000000000000000000000000000003E030F8FC60000000000000018000000000000000F9FDF8F018000000000000000000000000000007E0107C7E60000000000000018000000000000001FFFFF0F0180000000000000000000000000000CFFF88387E60000000000000018000000000000011FFFFC2F00800000000000000000000000000008F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .mem_init1 = 2048'hFFC038FE60000000000000038000000000000003FF3E3FFC0E00000000000000000000000000000FFFE073FC20000000000000038000000000000003FC3C7FFE0A00000000000000000000000000000FFF30E7F820000000000000038000000000000003F82C7FFE0800000000000000000000000000000FFF98DFF820000000000000018000000000000003F80CE3FE0600000000000000000000000000000FFF8F3FF820000000000000018000000000000001FC0CF0FE06000000000000000000000000000007FFC0FFF820000000000000018000000000000001FC0C707E06000000000000000000000000000007EFCBC7F8180000000000000180000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000001FC0C7E0606000000000000000000000000000006E7CF83FC18000000000000018000000000000001FC063E0304000000000000000000000000000004E3EFFFFC10000000000000018000000000000001F203838702000000000000000000000000000000EF37FFFE04000000000000018000000000000000650183C783000000000000000000000000000000F5191FFE7C000000000000018000000000000000EF01E7CFC2000000000000000000000000000000F60E0F1E78000000000000018000000000000004C80067CFC6000000000000000000000000000000F7879C1F38000000000000018000000000000000C741E4DFC780000000000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a49~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a61~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3 .lut_mask = 16'hA808;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .mem_init3 = 2048'h000000000000BFFFFFFFFFFFFFF03CF008006040000000000004FFFFFFFFFFFFFFC0F9C380000C08000000000001BFFFFFFFFFFFFFF03C70880060410000000008181FFFFFFFFFFFFFE0FFC390001C0800000000000307FFFFFFFFFFFFF07FF00800600100000000083801FFFFFFFFFFFFE1FDC781001C00600000000006007FFFFFFFFFFFF07FF10C006001000000000078003FFCFFFFFFFFC1FDC781001C0020000000020E000FFF1FFFFFFFF87F31040060000000000004780007FFFF7FFFFFC1FFC781805C0000000000001E0001FFFFFFFFFFF87FF100006800000000001CEF8000FFDFFFFFFFE3FFC780800C0000000000011D60003FFFFFFFFFF87FF1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .mem_init2 = 2048'h00046800000000001CF3F80007DFFFFFFFF3FFC780818D02000000000339F80003E7FFFFFFFC7FF1000E6800000000001DC10C00001FFFE7FFF1FFC780018D0000000000077CE3000007FFFFFFFC7FF1040C6000000000207FE482000007FFEFFFF3FFC780019C000000001E0FF04080000FFFFFFFFC7FF1060C6000000000707FE642000003FFFFFFFBFFCF808398000000001E1FF1B0000000FFFFFFFE7FF3061C6000000000FC7F1F21000001FFFFFFF9FFCF808398000000001F1FFDF44000007FFFFFFEFFF3021EE000000000FE7E5F81800000FFFFFFFDFFCF80C398000000003F8FC7FC2000003FFFFFFEFFF3001EE000000001FF7C7FD07800003FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .mem_init1 = 2048'hFFFFFFCF8043D8100000007FDF87EC1E00001FFFFFFFFFF3001E608000000FFFD93FC014000007FFFFFFF7EF8003D8100000017FFE3FF705000003FFFFFFFDFB021E6081C0001FFFBF3ED402000001FFFFFFF7FF8043D810380007FFF7FFD300800000FFFFFFFFFF013E6080C0003FFFBFFC7900000000FFFFFFFFFF8047D810380007FFE7CF9FC04000007FFFFFFFFF013E6000C0007FFF3C7E7E01000000FFFFFFFFDF8027C81018000FFFE7FF9F220000001FFFFFFFF7003E40400001FFFF73FE7F008000003FFFFFFFFF8027C81010001FFFEE9F9F822000000FFFFFFFFF05B640C10003FFFFFFFC7F808000003FFFFFFFFF8187C81060007FFFFFB78FC0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97 .mem_init0 = 2048'h0000000FFFFFFFFF04BE48818003FEFFCFC01FC04000183FFFFFFFF981B7C81060007FBFF0F047F01000060FFEFFFFFE00FE0985F003905FF281FFA04000383FFFFFFFFB811FC3303E00F213FDB067F840000E0FFFFFFFBE007E0980F007001FE403FDD00000F01FFFFFFEF5801FC2201E00C003FD007F7C08003C0FFFFFFFBC007E09807007000FDB87F8E42003B01FFFFFFFE1800FC2601E00C001F870FF3F08006C07FFFFFFFC01F309802002000FF887F870200FB01FFFFFFFF3810E42600400C003F260FF1D0001EC07FFFFFFFC014709012032001FF807F87A103DF01FFFFFFFF18038E260240CC002E700FF1F840FBC07FFFFFFFC01071B0100320017;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a109 ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a97~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a109 ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3 .lut_mask = 16'h3210;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~3_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4 .lut_mask = 16'h4404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .mem_init3 = 2048'hA1C303C7FFE800000000000180000000000010CC0FFEF1803FF880000000000000000000000081BED1C1871EFFE800000000000180000000000030C401FFF8603FE800000000000000000000000180BF30C58E78FE3000000000000180000000000070E7803FFC1EFFEC000000000000000000000003803F98658181FEB000000000000180000000000070FFE03FFF8FFFFD800000000000000000000003827FC4240201FEF000000000000180000000000070FFFC1FFE07FFFD800000000000000000000003BE3FEA2645E1FFC600000000000180000000000035FFFC1F7E07FFF1800000000000000000000002BF3FC7265BC3FFC600000000000180000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .mem_init2 = 2048'h000027FFFE1F3F07FFF1800000000000000000000002BFBFC1E76707FFC600000000000180000000000007FFFE0F7F07FFF1800000000000000000000003BFDFC2C78007FFC600000000000180000000000017FFFE0F7F07FFF8800000000000000000000003BFFFE307800FFFC400000000000180000000000017FFFE07FF07FFF08000000000000000000000025FFFE185C03FFFC400000000000180000000000017FFFE07FF07FFF18000000000000000000000025FFFE0E5E07FFF8000000000000180000000000017FFFE07FF0FFFF5000000000000000000000002DFFFF065F07FFF9000000000000180000000000013FFFE07FE0FFFE5000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .mem_init1 = 2048'h000000000001CFFFF06DF07FFF30000000000001800000000000B3FFFE03FE0FFFED000000000000000000000001CFFFF07FF07FFF30000000000001800000000000B9FFFE03FE0FFFCD000000000000000000000000C7FFF07FF03FFF30000000000001800000000000F9FFFF03FE0FFFCD000000000000000000000000E7FFF07FF03FFE70000000000001800000000000DDFFFF03FE0FFF9D00000000000000000000000063FFF07FE03FFE600000000000018000000000008CFFFF03FE0FFF9C00000000000000000000000533FFE0F7E03FFE68000000000001800000000000E4FFFF03FE0FFF9A00000000000000000000000397FFE1F3E07FFEEC0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25 .mem_init0 = 2048'h0000000180000000000036FFFF03FF0FFFB8000000000000000000000000D7FFE1F3C07FFCEC0000000000038000000000001AFFFF83FF0FFF390000000000000000000000012BFFE07FC07FFCEC000000000003800000000000203FFF03FF0FFF3900000000000000000000000129FFE03FC07FF9EC000000000003800000000000243FFF03FF0FFE7F000000000000000000000001B9FFF03FE07FFBEC000000000001800000000000257FFF03FF0FFEFF000000000000000000000001C1FFF03FE07FF3E4000000000001800000000000297FFF03FE0FFEFF00000000000000000000000161FFF03FE03FF3E0000000000001800000000000681FFF03FE0F;
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000C1FC004BBC03FBE00000000000000000000000C70FE1E32C6787EF80000000000018000000000010E1FC004B9803FBE80000000000000000000000C70FE0E32C6383CFA0000000000018000000000010E1F8394BF803FBF80000000000000000000000C30FC6E3AEE383CFE0000000000018000000000000E1C010C7FC01F9F00000000000000000000000430FC763AFE1C3EEE0000000000018000000000000618000C7FC01FBD0000000000000000000000003070783AFE0C3EE600000000000180000000000006000C0E7FC01FE90000000000000000000000001040F83AFFC41EE600000000000180000000000006007F0E7FF01FF8000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .mem_init2 = 2048'h0000000000001001E43AFFE03FE400000000000180000000000002007186FFF83FD80000000000000000000000000001C23AFFE03FE4000000000001800000000000000018C6BFFEFFF80000000000000000000000000023813AFDFE3FE400000000000180000000000000000C64FC77FFD9400000000000000000000000005F91B2F1FFFF4400000000000180000000000000000C2CFC00FFD940000000000000000000000080C39C92E003FFCC000000000001800000000000120E1C2CF03E3FF1C0000000000000000000000098500E92E070FFCC0000000000018000000000003389E620E0C30FF3C000000000000000000000011C60FE92E1F03FDF0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .mem_init1 = 2048'h000000018000000000003388DCA0A0C307F7C000000000000000000000019C616953E1F01FDF00000000000180000000000023806D91E0CB87F7C000000000000000000000001C3271C5E1030FFF00000000000180000000000003841BF160A607DFC000000000000000000000001C3970A580461FFD00000000000180000000000003062931429A43FFC000000000000000000000001C3990258CFC1FFC000000000001800000000000030A30316EDCC3FF000000000000000000000000CC18C6650DB99FFC0000000000018000000000001B811059661FA7FF000000000000000000000000CC09C66501F3BFFE0000000000018000000000003B81908B671E;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37 .mem_init0 = 2048'h67FF000000000000000000000001CC4DC02500443FFE00000000000180000000000033819FCE6701C7FF0000000000000000000000018C6500AD00383FFE00000000000180000000000031833FC6201FC7FF000000000000000000000001807200AB01F03FFE0000000000038000000000002181A3C6323FCFFF0000000000000000000000010072819B00C0FFFC00000000000380000000000020D1D3C418100FFE0000000000000000000000000079419B0001FFEE00000000000380000000000000C8FF040CEC4FF9000000000000000000000000807D41DB00C3FFEE00000000000180000000000010DC300CC27C1FF9800000000000000000000000807C;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a25~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a37~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1 .lut_mask = 16'hC840;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .mem_init3 = 2048'h0000000380000000000000043211E000A0000000000000000000000000000010C0CF8805000000000000000380000000000000033019E0014000000000000000000000000000000DE00F980A00000000000000038000000000000000F821E00680000000000000000000000000000003B007B014000000000000000380000000000000006601E01500000000000000000000000000000001B00FF0E8000000000000000180000000000000000601F01A000000000000000000000000000000001006E0D00000000000000001800000000000000006019014000000000000000000000000000000001906E1A0000000000000000180000000000000000220FC68;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .mem_init2 = 2048'h0000000000000000000000000000000009DFF340000000000000000180000000000000000237FC900000000000000000000000000000000009FFFC8000000000000000018000000000000000013FFF600000000000000000000000000000000004FFE3000000000000000001800000000000000001BFE18000000000000000000000000000000000021338000000000000000001800000000000000000401C00000000000000000000000000000000000187E00000000000000000018000000000000000003FF80000000000000000000000000000000000007C0000000000000000000180000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000003800000000000000000000000000000000000000000000000000000000000000000000000000000038000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .mem_init3 = 2048'hFCFD00000000000000000000000135FFF83FF03FE7E00000000000018000000000004C7FFF03FE0FF9F800000000000000000000000135FFF83FF01FE7E000000000000180000000000000FFFE03FE1FF9F800000000000000000000000135FFF81FF01FC7C000000000000180000000000006FFFC03FC1FF9F000000000000000000000000131FFF81FF81FC7D80000000000018000000000000EBFFC01F81FF1F200000000000000000000000172FFF81FF03F8FD80000000000018000000000003E3FF801F81FE1F60000000000000000000000017AFFF81FE03F8FC00000000000018000000000003E5FF801F81FE3F000000000000000000000000070FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .mem_init2 = 2048'hF01FC03F0BC00000000000018000000000002E5FF801F81F82E0000000000000000000000000B37FF00FC07C1B80000000000001800000000000168FFC01F81F06E20000000000000000000000007B1FE01FC0789F8000000000000180000000000007E7F801F01E37E20000000000000000000000005E0FE01FC071DFB00000000000018000000000000BA3FC01F01C73FC0000000000000000000000001681C01FC061DF800000000000018000000000000C82FC01F81877E00000000000000000000000001680400FE0C39F600000000000038000000000008A903801E030F7D80000000000000000000000023800005F078F9E0000000000000380000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .mem_init1 = 2048'h000047300017E1C3F7800000000000000000000000020CC000FF1E1F9CC00000000000038000000000000598003FC707F7300000000000000000000000001EA000F8383F9C0000000000000380000000000001D0003E0C0FFF3000000000000000000000000004D01FF0E03FFD0000000000000380000000000003A407FC3801FF400000000000000000000000000E903FE1E006BC8000000000000380000000000000921FF87801EF200000000000000000000000000B8BFF83E007B1000000000000038000000000000171FFE07861EC400000000000000000000000000797FE03E10766000000000000038000000000000075FF88F87DE980000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000005D7E007C007080000000000000380000000000000BEFC00F07DC20000000000000000000000000002FBF81180661400000000000003800000000000007AFF862031C00000000000000000000000000001ABFF018046080000000000000380000000000000107FE0F03182000000000000000000000000000023FF07800E10000000000000038000000000000004FFD9C433800000000000000000000000000000A3FF4E000CA0000000000000038000000000000014FFD1820228000000000000000000000000000043CFC60E09400000000000000380000000000000087031C0005000000000000000000000000000002180070E0280000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a13~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0 .lut_mask = 16'h00CA;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~1_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~0_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2 .lut_mask = 16'hF0FE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .mem_init3 = 2048'h300FF87D07FE301FFFFFFFA18029E2602006C005FC01FF0FC0FF9C07FFFFFBE8008F1B00003A002EB00FF03E03FF601FFFFFEF818021E26000074005CC03FE0FA07FCC07FFFFFBE004EF1B00003C002E700FF11E83FFE03FFFFFFFC3808DE2600007A009BC03FC27A0FFFC07FFFFFFF004171B00003F005D601FF11E83E8603FFFFFFF838085E2600807D00B9C07FC07E0FA1C07FFFFFFA000371B00781FA05C601FF90E83E0001FFFFEFD038002E3400807E807D803FE03C0F80807FFFFFF0000070B207C1F9076600FF98401F0000FFFFE78018006E2C80807F4165803FE63807C1007FFFFFE00001B03007C1FEFF6E00FC18481F08007FFFC7001800160C8;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .mem_init2 = 2048'h0803FDFF5803F071807C3001FFFFFC00002397007A1FF07AE01F820003F08007FFF8E001800762C01803FE0FD807E078907C3001FFFFF800002F93007A0FE43AC01F032043E08007FFF8C8018004F2C01843F98FD807E0F890FC3001FFEFF0000013F300F30FF07AC01E03705FE08007FFFD80018001FE401841FE0FD00780FC14F83001FFFFE0000017E200E38FFC3AC01C03F05FE08007FFFEC0018002FC481861FF8EB00700FC17F830007FFEF0000019A261C187FCF9801C01F05FE08003FFEC8001000734481821FF9EB00300FC17FC30007FF72000001AB063C007FCF5001E01F85FC08003FFCC0001000774081821FF9EA00380FE17F830003FFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .mem_init1 = 2048'h0011B043C107FC75000F01FC5FC08001FF8C0001000216081021FF9E2003C3FF0BF0300037FF0000001870478107FC75000783FC4FC080009F08000100030E081061FF9F6001E3FF0BF0200027F600000018B80F8007FC77000783FC2FC00000FF40000000031E103041FF9F4001E17F8BF020003BE0000000007C0F840FFC72000783FE2FC10000FE400000000007003081FF9D4001E07F8BF060003FF000000000BE1F8407FC72300701FE2FC38001FC800001800033807181FF9D8001E07F8BF860007FE000000001171B8407FCFA200703FC2FC38001F9000001800041E07100FF9D8001E0FF03F9E0003EC0000000012B130023FCEC20070FFD2FC7801C;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85 .mem_init0 = 2048'hFA000001800065E0E004FF9C8001E3FF67FBE00F3C000000000135370033FCEC20070F7F0FC783FFC8000001800006E4E00C7F9E8001E3DFE7FBE0FFF600000000002AF70039FCE430078F7F1FEF83FF6000000180000F7CE00F7F9F0000E1CFD7FBE0FFF40000000000057F0019FCE0F006073FFFFF03FF40000001800001BFE0033F9B0C01C1CFF5FFC0FF90000000000002BC4019FCF8F0047F3FF7FB03FD00000001800000D718437FB93C019FC7FD7EC4FEC00000000000002CC009FCF8F00CFF3FF5FB9FE4000000018000000598427FB93C03BFE7FD7E67FB000000000000004BE041FCD9F80EFF3FF5FC1F30000000018000000978087FB83E01BFE7;
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .mem_init3 = 2048'hFD7F07E80000000000000002E041FCC9D806FF9FF5FFBE4000000001800000005C183FBE7E00DFE7FF7FF7B00000000000000000B9C87EC8F8037F97F5FF3B000000000180000000177A1FBE7E005FE0FF3FCEC000000000000000002EFC7EC078013F87F5FFE600000000018000008085DF0FBE0E006FF0FF3FFB8000000000000000000DFC3EC07001BFC3F4FD90000000000180000000017F8FBE0E0027F8FE3FEC000000000000000100137D3ED07001BFC3FC3E40000000000180000000067F87BE0C006FF8FE3F900000000000000000000C5F3ED070019FE3FC3F000000000001800000000793E7B80E0077F8FE0FA00000000000000000001E163ED0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .mem_init2 = 2048'h7C019FF7F87E00000000000180000000039487B80F8077FDFE2E800000000000000000004865FCD03E039FFFF8F8000000000001800000000399FFB80F80F3FFFE3E0000000000000000000100797ED03E038FFFFCF40000000000018000006F844E5FBC0FC0E3FBFE3D0000000000000000000E01BE9ED07E070FEFFCF10000000000018000007FC06797AC0FC0E3FBFE3E6000000000000000001E00FE12D01C071FEFFCF00000000000018000007F801FC2CC0FC0C3FBF23A4000000000000000001E01C006A0400C3FEFECE00000000000018000007F8038002807838FFBFA3C0000000000000000003801C000B00039FFEFFCF000000000000180000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .mem_init1 = 2048'h003C00E204067FFBFA140000000000000000003000000088003707EFFCC00000000000018000000003000064000CC1FBFF380000000000000000002000000388042603FFFCA00000000000030000000000000002000D80FFFF280000000000000400000000000198406C33FFF88000000000000300000000000000120C198C7FFF30000000000000000000000000004010CC01FFF0C000000000000300000000000000700E1B807FFF2000000000000000000000000001401CD800FFF04000000000000100000000000000308F36003FFF300000000000000000003000000140319806FFF1800000000000010000000000000012862604BFFE00000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000070000000E8319060FFF100000000000001000000000000002B86661C5FFE20000000000000000000300000002873B0603FF080000000000001000000000000001F0464180FFE4000000000000000000000000000E843A0603FF100000000000001000000000000001F00EC080FFE200000000000000000000000000030CF20003FF200000000000001000000000000000E81ED000FFC400000000000000000000000000070CF1F003FF100000000000001000000000000000613E3E007FEC00000000000000000000000000008CF03F81FF400000000000001000000000000000613F81F03FC80000000000000000000000000001B9FE0FC0FF2000000;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a85~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4 .lut_mask = 16'h8C80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~3_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~4_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result1w~4_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5 .lut_mask = 16'hCCC8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N9
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N8
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[1]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[1]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[1]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N9
dffeas \u_vga|video_vga_controller_0|VGA_B[1] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[1] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],\u_vga|vga_face_0|pixel_index_next [5],
\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_last_address = 4095;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_b_address_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .port_b_data_width = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .mem_init2 = 2048'hFD5555540155555555555555555555155041555400000000000000000000000000000000000000003FE55555501555555555555555555554550115554000000000000000000000000000000000000000FD5555550555555555555555555555555551540000000000000000000000000000000000000000003FF55555501555555555555555555555555515404000000000000000000000000000000000000000FE5555550555555555555555555555555555550000000000000000000000000000000000000000003FF55555541555555555555555555555555555400000000000000000000000000000000000000000FE555555415555555555555555555555;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .mem_init1 = 2048'h5555554000000000000000000000000000000000000000003FF55555541555555555555555555555555555540000000000000000000000000000000000000000FE5555555155555555555555555555555555555000000000000000000000000000000000000000003FF95555551555555555555555555555555555550000000000000000000000000000000000000000FE5555555155555555555555555555555555555000000000000000000000000000000000000000003FF95555551555555555555555555555555555550000000000000000000000000000000000000000FE55555541555555555555555555555555555550000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000003FF95555550555555555555555555555555555550000000000000000000000000000000000000000FF5555554155555555555555555555555555555000000000000000000000000000000000000000003FF95555550555555555555555555555555555550000000000000000000000000000000000000000FF9555554155555555555555555555555555555000000000000000000000000000000000000000003FFD5555550555555555555555555555555555550000000000000000000000000000000000000000FF9555554155555555555555555555555555555000000000000000000000000000000000000000003FFE555555055515;
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .mem_init3 = 2048'hFFFFFFFFFFFF00000000000000000000F7FF9FBFFFFFFFFFFFF8000000000000000000007EFFF3F7FFFFFFFFFFFE00000000000000000000F7FF9FBFFFFFFFFFF7E0000000000000000000007EFFE3F7FFFFFFFFFFFC00000000000000000000F7FF9FFFFFFFFFFFF7C0000000000000000000007EFFE3FFFFFFFFFFFFF800000000000000000000F7FF9FFFFFFFFFFFFF80000000000000000000007EFFE3FFFFFFFFFFFDF000000000000000000000FFFF9FFFFFFFFFFFFB80000000000000000000007EFFE3FFFFFFFFFFFFE000000000000000000000FBFF9FFFFFFFFFFFE318000000000000000000007FFFF3FFFFFFFFFFFEE200000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .mem_init2 = 2048'hFBFF9FFFFFFFFFFFE314000000000000000000007FFFF3FDFFFFFFFFFCC500000000000000000000FBFF9FFFFFFFFFFFE222F00000000000000000007F7FF3FFFFFFFFFFF8849C000000000000000000FBFF9FFFFFFFFFDF80217C0000000000000000007F7FE3FFFFFFFFE1F0087F000000000000000000FBFF9FFFFFFFFF8F8020BC0000000000000000007F7FE7FFFFFFFFE1E0082F800000000000000000FBFF9FFFFFFFFF0380C05E0000000000000000007F7FE7FFFFFFFFE0E0081B800000000000000000FFFF1FFFFFFFFF0181C03E0000000000000000007F7FE7FFFFFFFFC070300BC00000000000000000FDFF1FFFFFFFFE0083C01F8000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .mem_init1 = 2048'h000000007FFFE7EFFFFFFF80207017E00000000000000000FDFF9F7FFFFFF00006802FE800000000000000007FBFE7EFFFFFFE8001D00AFA0000000000000000FDFF9F7FFFFFE000008127FC00000000000000007FBFE7EFFFFFF80000102DFF0000000000000000FFFF9F7FFFFFC000008382FE00000000000000007FBFE7EFFFFFF800002060BF8000000000000000FFFF9FFFFFFF8000010183FE00000000000000007FFFF7EFFFFFF0000020605DC000000000000000FEFFBFBFFFFE0000010181FF00000000000000007FFFF7EFFFFFE0000040603DC000000000000000FEFFBF3FFFFC0000020380FF00000000000000027FDFF7EFFFFF80000008701F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98 .mem_init0 = 2048'hE000000000000000FFFFBF7FFFFC0000343FE07F80000000000000047FDFF7EFFFFF80000F8FB81FE000000000000001FFFFFE7FFFFC0000097E003F80000000000000007FFFFFCFFFFF0000034F980FB000000000000000FF7FFE7FFFF8000013FC001FC00000000000000A7FFFFFDFFFFF000002FF8007F000000000000003FF7FFE7FFFF800003478000BC0000000000000167FEFFF9FFFFF0000058F0002F000000000000001FF7FFE7FFFFC000027780007C00000000000001C7FEFFF9FFFFF0000099F0001F800000000000007FFFFFEFFFFFC000047F80003E00000000000002E7FEFFF9FFFFF000110FF0000F80000000000000BFFBFFCFFFFFC0008;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a110~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a98~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6 .lut_mask = 16'h00AC;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datab(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~6_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7 .lut_mask = 16'h4404;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .mem_init3 = 2048'hFFFFFFFEFFFFFFFFFFFFFFFAFC0007FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFE7E0003FFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFFFCF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E2000FFFF7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFEF80001FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F007FFE7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF00400FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FC07FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF40403FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFC03FFE7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFE70400FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFE01FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFE700007F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .mem_init2 = 2048'hFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF01FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC70000FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1FFF00FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC700007FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF00FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF860200FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FFF00FFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF060200FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF81FFF807FEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE000000FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0007FC07FEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE000002FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .mem_init1 = 2048'h003FC0FFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00C03FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001F83FFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC03C07FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000F07FFEFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC07D07FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000071FFFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFC07F0FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE03F0FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFEFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFE03F07FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000BFFFFF7FFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62 .mem_init0 = 2048'hFFFFFFFE03F07FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000FFFFFF7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFE03F83FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000FFFFFF7FFFFFFFFFFFFFE7FFFFFFFFFFFFFFE01FC03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0CC7FFFFF3FFFFFFFFFFFFFE7FFFFFFFFFFFFFFF84FE03FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF04E11FFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF0EFE07FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF06F00FFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFFFB0EFF87FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07781FFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF073E07FFFF7FFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .mem_init3 = 2048'hFFFFFFFFFFFFFFFF03101FFFFBFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF87800FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01807DFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF83C0FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF20C7FBFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF8000FF07FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3007FFFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF8000FF03FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9007FFFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC001FF86FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9807FFFFFDFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC000FFE6FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C03FFFFFDFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .mem_init2 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFF8001FFE6FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9C00FFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFF8001FE7EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E00FFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC103F87FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE04FFFFFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC303F07FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC704FF7FFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC301F0FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC785FF7FFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC181F0FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC387FF5FFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC1C1F3FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .mem_init1 = 2048'hFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC307FF1FFEFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFC0E347FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC10FFF1FFF7FFFFFFFFFFFFE7FFFFFFFFFFFFFFFE0C1C7FFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC06F9F9FFF7FFFFFFFFFFFFE7FFFFFFFFFFFFFFFF051E3FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC06F9F87FF3FFFFFFFFFFFFE7FFFFFFFFFFFFFFFF011E3FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0079F87FFDFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF04463FFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFE107FF83FFCFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF87C7FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50 .mem_init0 = 2048'hE181FF03FFEFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC7E3FF8FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F1FF01FFE7FFFFFFFFFFFE7FFFFFFFFFFFFFFFFE7E3FF07FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F8FF00FFE7FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE3FE07FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F8FF00FFF7FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF3FE03FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF8FE00FFF3FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF3FC03FFEFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFCFE007FFBFFFFFFFFFFFE7FFFFFFFFFFFF3FFFFFF3FC03FFEFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFCFE007FFBFFFFFFFFFFFE7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a62~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3 .lut_mask = 16'hD080;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .mem_init3 = 2048'hFFFFFFFC7FFFFFFFFFFFFFF80211FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000CFFFFCFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC0019FFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFF9FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF0001FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC4007FFF3FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF9801FFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE400FFFE7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF801FFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE007FFCFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF801FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE107FF9FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC20FFE7;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1DFFF3FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC37FF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFC7FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFE3FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE0FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFE3FE07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1307FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .mem_init3 = 2048'hFF00FFFFFFFFFFFFFFFFFFFFFFFE33FFFFC0003FF817FFFFFFFFFFFE7FFFFFFFFFFF8CFFFFFC000FFE05FFFFFFFFFFFFFFFFFFFFFFFE33FFFFC0001FF817FFFFFFFFFFFE7FFFFFFFFFFFC47FFFFC001FFE05FFFFFFFFFFFFFFFFFFFFFFFE33FFFFE0001FF837FFFFFFFFFFFE7FFFFFFFFFFFC67FFFFC001FFE0DFFFFFFFFFFFFFFFFFFFFFFFE33FFFFE0001FF837FFFFFFFFFFFE7FFFFFFFFFFFCE7FFFFE001FFE0DFFFFFFFFFFFFFFFFFFFFFFFE71FFFFE0003FF037FFFFFFFFFFFE7FFFFFFFFFFFDE7FFFFE001FFE0DFFFFFFFFFFFFFFFFFFFFFFFE79FFFFE0003FF02FFFFFFFFFFFFE7FFFFFFFFFFFDE3FFFFE001FFC0BFFFFFFFFFFFFFFFFFFFFFFFF71FF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .mem_init2 = 2048'hFFE0003FF02FFFFFFFFFFFFE7FFFFFFFFFFFCE3FFFFE001FFC1BFFFFFFFFFFFFFFFFFFFFFFFF32FFFFF0007FE06FFFFFFFFFFFFE7FFFFFFFFFFFE6BFFFFE001FF819FFFFFFFFFFFFFFFFFFFFFFFFBAFFFFE0007F606FFFFFFFFFFFFE7FFFFFFFFFFFF7DFFFFE001FC819FFFFFFFFFFFFFFFFFFFFFFFF9EFFFFE0007E206FFFFFFFFFFFFE7FFFFFFFFFFFF39FFFFE001F8C0BFFFFFFFFFFFFFFFFFFFFFFFFD67FFFE0007E205FFFFFFFFFFFFE7FFFFFFFFFFFF49FFFFE001F8817FFFFFFFFFFFFFFFFFFFFFFFFD67FFFF000FC60DFFFFFFFFFFFFC7FFFFFFFFFFFF28FFFFE003F0837FFFFFFFFFFFFFFFFFFFFFFFFD87FFFA007F061BFFFFFFFFFFFFC7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .mem_init1 = 2048'hFFFFFB2FFFE801FC086FFFFFFFFFFFFFFFFFFFFFFFFFECBFFF001FE063BFFFFFFFFFFFFC7FFFFFFFFFFFF997FFC007F808EFFFFFFFFFFFFFFFFFFFFFFFFFEE9FFF003FC0637FFFFFFFFFFFFC7FFFFFFFFFFFFDD7FFC00FF000EFFFFFFFFFFFFFFFFFFFFFFFFFF7CFE000FFC0037FFFFFFFFFFFFC7FFFFFFFFFFFFDE3F8003FFE00DFFFFFFFFFFFFFFFFFFFFFFFFFF78FC001FFF9427FFFFFFFFFFFFC7FFFFFFFFFFFFEF1E0007FFE109FFFFFFFFFFFFFFFFFFFFFFFFFF3840003FFF84CFFFFFFFFFFFFFC7FFFFFFFFFFFFE7000007F9E133FFFFFFFFFFFFFFFFFFFFFFFFFFB900003FEF89DFFFFFFFFFFFFFC7FFFFFFFFFFFFF740008FF82177FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14 .mem_init0 = 2048'hFFFFFFFFFFFFF9D00007FFF8FBFFFFFFFFFFFFFC7FFFFFFFFFFFFF3E0000FF823EFFFFFFFFFFFFFFFFFFFFFFFFFFFCF80001FFF9F3FFFFFFFFFFFFFC7FFFFFFFFFFFFFBA00003FCE3DFFFFFFFFFFFFFFFFFFFFFFFFFFFEE80001FFF9E7FFFFFFFFFFFFFC7FFFFFFFFFFFFFD80000FFCE79FFFFFFFFFFFFFFFFFFFFFFFFFFFF600007FFF1CFFFFFFFFFFFFFFC7FFFFFFFFFFFFFEC0001FFCC77FFFFFFFFFFFFFFFFFFFFFFFFFFFF20000FFFF39FFFFFFFFFFFFFFC7FFFFFFFFFFFFFE40001FFFDE7FFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFF73FFFFFFFFFFFFFFC7FFFFFFFFFFFFFF00001FFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFE7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a14~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0 .lut_mask = 16'h3210;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFF3FFFFFF3FC03FFEFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFCFE007FFBFFFFFFFFFFFE7FFFFFFFFFFFF1FFFFFF3F803FFE7FFFFFFFFFFFFFFFFFFFFFFF8FFFFFFCFE003FF9FFFFFFFFFFFE7FFFFFFFFFFFF1FFFFFF3F803FFF7FFFFFFFFFFFFFFFFFFFFFFFCFFF9FFCFE003FFDFFFFFFFFFFFE7FFFFFFFFFFFF1FFFFFF7FC01FFF7FFFFFFFFFFFFFFFFFFFFFFFCFFF8FFCFE003FFDFFFFFFFFFFFE7FFFFFFFFFFFF9FFFFFF7FC01FFF7FFFFFFFFFFFFFFFFFFFFFFFCFFF87FCFE003FFDFFFFFFFFFFFE7FFFFFFFFFFFF9FFF3FF7FC01FEF7FFFFFFFFFFFFFFFFFFFFFFFEFFF07FCFFC01FFDFFFFFFFFFFFE7FFFFFFFFFFFF9FF80FF7FF01FFF7FFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .mem_init2 = 2048'hFFFFFFFFFFFFEFFE03FCFFE03FFDFFFFFFFFFFFE7FFFFFFFFFFFFDFF807F7FF83FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFE01FCFFE03FFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFE03F3FFEFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFDC00FCFFFE3FFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFF01F7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF80107CFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFFFFFF01F7FFFFFFF3FFFFFFFFFFFFFFFFFFFFFFF7F001C7CFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFEFF1E01F7FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF7F900E7CFFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFCFF0001F7FC3FFFFBFFFFFFFFFFFFFFFFFFFFFFE7F80FE7CFFFFFFFEFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .mem_init1 = 2048'hFFFFFFFE7FFFFFFFFFFFCFF01C9F3FC3FFFFBFFFFFFFFFFFFFFFFFFFFFFE7F819F3DFFFFFFFEFFFFFFFFFFFE7FFFFFFFFFFFDFF8358E7FCBFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC38FB9FFFCFFFEFFFFFFFFFFFE7FFFFFFFFFFFFFF817EE7FBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC18F99FFB9FFFCFFFFFFFFFFFE7FFFFFFFFFFFFFF837EE7DA7BFFFBFFFFFFFFFFFFFFFFFFFFFFFFFC1EF99F303FFFDFFFFFFFFFFFE7FFFFFFFFFFFFFF43FEE71E33FFF7FFFFFFFFFFFFFFFFFFFFFFF3FE0F9D9F207FFFDFFFFFFFFFFFE7FFFFFFFFFFFE7FE1FC679E07FFF7FFFFFFFFFFFFFFFFFFFFFFF3FF1F9D9FE0FFFFDFFFFFFFFFFFE7FFFFFFFFFFFC7FE1F8478E1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38 .mem_init0 = 2048'hFFFF7FFFFFFFFFFFFFFFFFFFFFFE3FF1FF99FFBFFFFDFFFFFFFFFFFE7FFFFFFFFFFFCFFE1FC078FFFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FF9FF91FFFFFFFDFFFFFFFFFFFE7FFFFFFFFFFFCFFC3FC03FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFE7FFCFF93FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFDFFE3FC03DFFFFFF7FFFFFFFFFFFFFFFFFFFFFFEFFFCFF83FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFDFFE1FC01FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFE7F83FFFFFFFDFFFFFFFFFFFC7FFFFFFFFFFFFFFF1F000F13BFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFE7FC3FF3FFFFDFFFFFFFFFFFE7FFFFFFFFFFFEFFFC0000383FFFF7FFFFFFFFFFFFFFFFFFFFFFF7FFF;
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .mem_init3 = 2048'h3FC3FC3FFFFBFFFFFFFFFFFE7FFFFFFFFFFFEFFFF00001FFFFFE7FFFFFFFFFFFFFFFFFFFFFFF7FFF1FC1F8FEFFFBFFFFFFFFFFFE7FFFFFFFFFFFCFFFFE00007FFFFEFFFFFFFFFFFFFFFFFFFFFFFE7FFFDFC1F1F8FFFBFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFC0001FFFFEFFFFFFFFFFFFFFFFFFFFFFFC7FFFEFE1FF81FFFBFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFC0000FFFFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFF7E07E01FFFBFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFE00007FFFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFF3E07C01FFFDFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFE08007FFFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFBE07803FFFDFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .mem_init2 = 2048'hFFFF9FFFFFE0C007FFFF7FFFFFFFFFFFFFFFFFFFFFFC7FFFFDE06007FFFDFFFFFFFFFFFE7FFFFFFFFFFF9FFFFFF08007FFFF7FFFFFFFFFFFFFFFFFFFFFFD7FFFFCC00007FFFDFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFF08007FFFF7FFFFFFFFFFFFFFFFFFFFFFD7FFFFC00000FFFFFFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFF80007FFFF7FFFFFFFFFFFFFFFFFFFFFFC3FFFFE02003FFFFFFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFF80007FFFF7FFFFFFFFFFFFFFFFFFFFFFC3FFFFF02007FFFFBFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFF8000FFFFBFFFFFFFFFFFFFFFFFFFFFFFC3FFFFF82007FFFEBFFFFFFFFFFFE7FFFFFFFFFFF8FFFFFF8000FFFFBFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .mem_init1 = 2048'hFFFFFFFFFFFC3FFFFF82007FFFCBFFFFFFFFFFFE7FFFFFFFFFFF0FFFFFFC000FFFF3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFF80007FFFCBFFFFFFFFFFFE7FFFFFFFFFFF07FFFFFC000FFFF3FFFFFFFFFFFFFFFFFFFFFFFC3FFFFF80003FFFCBFFFFFFFFFFFE7FFFFFFFFFFF47FFFFFC000FFFF3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFF80003FFF8BFFFFFFFFFFFE7FFFFFFFFFFF43FFFFFC000FFFE3FFFFFFFFFFFFFFFFFFFFFFFC1FFFFF80003FFF9BFFFFFFFFFFFE7FFFFFFFFFFF03FFFFFC000FFFE2FFFFFFFFFFFFFFFFFFFFFFF90FFFFF00003FFF9BFFFFFFFFFFFE7FFFFFFFFFFF63FFFFFC000FFFE6FFFFFFFFFFFFFFFFFFFFFFFD8FFFFE00007FFF1BFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26 .mem_init0 = 2048'hFFFFFFFE7FFFFFFFFFFFB1FFFFFC000FFFC6FFFFFFFFFFFFFFFFFFFFFFFECFFFFE00007FFF1BFFFFFFFFFFFC7FFFFFFFFFFFD9FFFFFC000FFFC6FFFFFFFFFFFFFFFFFFFFFFFE27FFFF80007FFF1BFFFFFFFFFFFC7FFFFFFFFFFFC1FFFFFC000FFFC6FFFFFFFFFFFFFFFFFFFFFFFE27FFFFC0007FFE1BFFFFFFFFFFFC7FFFFFFFFFFFC5FFFFFC000FFF82FFFFFFFFFFFFFFFFFFFFFFFE37FFFFC0007FFC1BFFFFFFFFFFFE7FFFFFFFFFFFC4FFFFFC000FFF02FFFFFFFFFFFFFFFFFFFFFFFE47FFFFC0007FFC13FFFFFFFFFFFE7FFFFFFFFFFFC8FFFFFC000FFF02FFFFFFFFFFFFFFFFFFFFFFFE67FFFFC0003FFC17FFFFFFFFFFFE7FFFFFFFFFFF88FFFFFC000F;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a38~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a26~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1 .lut_mask = 16'hD800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2 .lut_mask = 16'hF0FE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .mem_init3 = 2048'hFE00001BFFFFFFFFFFFFFFFCFFFFFF27FFF8FF9FF800013FFFFFFFFE7FFFFFFF9FFFFFC5FFFF1FE7FE00006FFFFFFFFFFFFFFFFF3FFFFF27FFFC7F97F80006FFFFFFFFFE7FFFFFFFE7FFFFC5FFFF9FE0FE0001BFFFFFFFFFFFFFFFFFCFFFFF2FFFFE3F87F80011FFFFFFFFFE7FFFFFFFF9FFFFC5FFFF8FF0FE00067FFFFFFFFFFFFFFFFFF1FFFF2FFFFE3FC3F8004FFFFFFFFFFE7FFFFFFFFE7FFFC5FFFFC7F8FF001BFFFFFFFFFFFFFFFFFFFC7FFF2FFFFE3FC3F8013FFFFFFFFFFE7FFFFFFFFF9FFFC5FFFF8FF8FF004FFFFFFFFFFFFFFFFFFFFF9FFF2FFFFE1FE3F802FFFFFFFFFFFE7FFFFFFFFFE3FFC3FFFF87F8FF009FFFFFFFFFFFFFFFFFFFFFE7FF2F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .mem_init2 = 2048'hFFFE1FF7FC05FFFFFFFFFFFE7FFFFFFFFFF8FFC3FFFF87FDFF017FFFFFFFFFFFFFFFFFFFFFF9FF2FFFFC1FFFFC03FFFFFFFFFFFE7FFFFFFFFFFE7FC3FFFF03FFFF00FFFFFFFFFFFFFFFFFFFFFFFE7F2FFFFC0FFFF80BFFFFFFFFFFFE7FFFFFFFFFFF9FC7FFFF03FBFF02FFFFFFFFFFFFFFFFFFFFFFFF1F2FFFF80FEFF807FFFFFFFFFFFE7FFFFFFFFFFFE7C7FFFF03FBFF03FFFFFFFFFFFFFFFFFFFFFFFFE32FFFF81FEFF81FFFFFFFFFFFFE7FFFFFFFFFFFFCE7FFFF03FBF305FFFFFFFFFFFFFFFFFFFFFFFFFB0FFFF03FEFE80FFFFFFFFFFFFE7FFFFFFFFFFFFF47FFFC0FFBFB07FFFFFFFFFFFFFFFFFFFFFFFFFD1FFFC1FFEFF82FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .mem_init1 = 2048'hFFFFFF45FFF87FFBFB0BFFFFFFFFFFFFFFFFFFFFFFFFFD17FFC7FFEFF81FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFF0FFFBFE0FFFFFFFFFFFFFFFFFFFFFFFFFFD17FFC7FFFFF85FFFFFFFFFFFFCFFFFFFFFFFFFFFA3FFF1FFFFFE17FFFFFFFFFFFFFFFFFFFFFFFFFF07FF8FCFFFF83FFFFFFFFFFFFCFFFFFFFFFFFFFFA3FFE1F3FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFE87FF0FFFFFF83FFFFFFFFFFFFCFFFFFFFFFFFFFFA3FFE3FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFE87FF1FFFFFF8BFFFFFFFFFFFFEFFFFFFFFFFFFFFE3FFC7FFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFE87FE1FF9FFF8FFFFFFFFFFFFFEFFFFFFFFFFFFFFC1FFC7FB7FFE3FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74 .mem_init0 = 2048'hFFFFFFFFFFFFFF8FFE1F9FFFF87FFFFFFFFFFFFEFFFFFFFFFFFFFFD0FF87E3BFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFF4FFC3F9FFFF97FFFFFFFFFFFFEFFFFFFFFFFFFFFF0FF87E7FFFE1FFFFFFFFFFFFFFFFFFFFFFFFFFF4FFC3F9FFFF9FFFFFFFFFFFFFEFFFFFFFFFFFFFFE0FF0FF7FFFE5FFFFFFFFFFFFFFFFFFFFFFFFFFF8FF03FFFFFF8FFFFFFFFFFFFFEFFFFFFFFFFFFFFF8FE0FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFAFF01FFFFFFAFFFFFFFFFFFFFEFFFFFFFFFFFFFFF0FC03FFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFDFF003FFFFF9FFFFFFFFFFFFFEFFFFFFFFFFFFFFFCFC001FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000FFFFFDFFFFFF;
// synopsys translate_on

// Location: M9K_X78_Y42_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_first_bit_number = 2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .mem_init3 = 2048'h8FF00001F80000000000005E7FFFFF9FFFFF000213FE00007F00000000000017FFBFFCFFFFFC00118FF00000FC0000000000003E7FF7FF9FFFFF800223FC00003F8000000000000FFFBFFCFFFFFF00110FF00100FC000000000000BC7FF7FF9FFFFFC00663FC00203F0000000000002FFFDFFCFFFFFF80231FE00100FC0000000000017C7FFFFF9FFFFFE00443F800003F0000000000005FFFDFFCFFFFFFC0221FE00100FC000000000102FC7FFBFFBFFFFFF00847FC00001F000000000000BFFFEFFCFFFFFFE0021FF001807E000000000185FE7FFBFF3FFFFFF808C7FC00601F8000000000017FFFEFFCFFFFFFF0021FF00180FE00000000038BFE7FFDFF3F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .mem_init2 = 2048'hFFFFFE00C7FC00701F800000000002FFFFF7F8FFFFFFFF861FE002007C000000000717FE7FFDFF3FFFFFFFF0C7F800781F800000000005FFFFF7FCFFFFFFFFC63FE003207C000000000727FE7FFEFF3FFFFFFFF0C7F800F81F00000000000BFFFFFBFCFFFFFFFF863FE003706000000000025FFE7FFEFFBFFFFFFFF0CFF800FC1B000000000017FFFFFBFDFFFFFFFFC63FE003F0600000000001BFFE7FFF7FBFFFFFFFF18FF800FC1800000000002FFFFFFDFDFFFFFFFF047FE001F06000000000127FFEFFFFBFBFFFFFFFE18FFC00FC1800000000009FFFFFFCFFFFFFFFFF0CFFE001F8600000000035FFFEFFFFBFFFFFFFFFE19FFC00FE1800000000017FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .mem_init1 = 2048'hFFFEFFFFFFFFFF8CFFF001FC60000000007BFFFEFFFFDFFFFFFFFFE11FFC03FF0C0000000002FFFFFFFF7FFFFFFFFF8CFFF803FC7000000000E7FFFEFFFFEFFFFFFFFFE11FFE03FF0C000000000DFFFFFFFF3FFFFFFFFF8CFFF803FC3000000000DFFFFFFFFFEFFFFFFFFFE13FFE017F8C0000000017FFFFFFFFBFFFFFFFFF89FFF803FE30000000013FFFFFFFFFF7FFFFFFFFE33FFE007F8C000000002FFFFFFFFFDFFFFFFFFF89FFF801FE30000000027FFFFE7FFFFBFFFFFFFFE37FFE007F8C000000005FFFFFFFFFE7FFFFFFFF09FFF803FC3000000004FFFFFE7FFFFDFFFFFFFFE37FFE00FF0400000001BFFFFFFFFFF3FFFFFFFF1BFFF80FFD30000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86 .mem_init0 = 2048'h09FFFFFE7FFFFEFFFFFFFFE27FFE03FF6400000002FFFFFFFFFFF9FFFFFFFF1BFFF80F7F1000000027FFFFFE7FFFFF7FFFFFFFE27FFE03DFE40000000DFFFFFFFFFFFCFFFFFFFF13FFF80F7F10000000DFFFFFFE7FFFFFBFFFFFFFE2FFFF01CFD400000013FFFFFFFFFFFE7FFFFFFF17FFF8073FF00000013FFFFFFE7FFFFFDFFFFFFFE6FFFE01CFF60000004FFFFFFFFFFFFF3FFFFFFF17FFF87F3FF8000004FFFFFFFE7FFFFFE7FFFFFFC4FFFE1FC7FE000001BFFFFFFFFFFFFFCFFFFFFF17FFF0FF3FF8000013FFFFFFFE7FFFFFF9FFFFFFC4FFFC3FE7FE000006FFFFFFFFFFFFFFF3FFFFFF37FFF0FF3FF80000EFFFFFFFFE7FFFFFFE7FFFFFC5FFFE3FE7;
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a74~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a86~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4 .lut_mask = 16'hC840;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4_combout ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~7_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~3_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result2w~4_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8 .lut_mask = 16'hAAA8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y46_N19
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N26
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[2]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[2]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[2]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N27
dffeas \u_vga|video_vga_controller_0|VGA_B[2] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[2] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000F8000000000000000000000000000000000000007F00000000000000000000000000000000000000FC000000000000000000000000000000000000007F00000000000000000000000000000000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .mem_init2 = 2048'hFC000000000000000008000000000000000000007F00000000000000000200000000000000000000FC00000000000000001C000000000000000000007F80000000000000000300000000000000000000FC00000000000000001E000000000000000000007F80000000000000000780000000000000000000FC00000000000000001F000000000000000000007F800000000000000007C0000000000000000000FC00000000000000003F800000000000000000007F800000000000000007E0000000000000000000FC00000000000000003FC00000000000000000007F80000000000000000FF0000000000000000000FE00000000000000003FE00000000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .mem_init1 = 2048'h000000007F80000000000000000FF8000000000000000000FE00000000000000007FF00000000000000000007FC0000000000000000FFC000000000000000000FE00000000000000007FF80000000000000000007FC0000000000000000FFE000000000000000000FE00000000000000007FFC0000000000000000007FC0000000000000001FFF000000000000000000FE0000000000000000FFFC0000000000000000007FC0000000000000001FFF800000000000000000FF0000000000000000FFFE0000000000000000007FC0000000000000003FFFC00000000000000000FF0000000000000001FFFF0000000000000000007FE0000000000000007FFFE0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99 .mem_init0 = 2048'h0000000000000000FF0000000000000003FFFF8000000000000000027FE0000000000000007FFFE00000000000000000FF0000000000000007FFFFC000000000000000067FE000000000000000FFFFF00000000000000001FF800000000000000FFFFFE000000000000000067FE000000000000001FFFFF80000000000000001FF800000000000000FFFFFF0000000000000000E7FF000000000000003FFFFFC0000000000000003FF800000000000001FFFFFF8000000000000000E7FF000000000000007FFFFFE0000000000000003FF800000000000003FFFFFFC000000000000001E7FF00000000000000FFFFFFF0000000000000007FFC0000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N30
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a111 )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a111 ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a99~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9 .lut_mask = 16'h00B8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N22
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10_combout  = (!\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q  & (\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q  & 
// ((\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9_combout ) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~9_combout ),
	.datab(\u_vga|video_vga_controller_0|VGA_Timing|blanking_pulse~q ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datad(\u_vga|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10 .lut_mask = 16'h2300;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .mem_init3 = 2048'h7FFFFFFE000000000000003E7FF00000000000000FFFFFFF800000000000000FFFC00000000000007FFFFFFF000000000000007E7FF80000000000001FFFFFFFC00000000000001FFFC0000000000000FFFFFEFF000000000000007E7FF80000000000001FFFFFDFC00000000000001FFFE0000000000000FFFFFEFF00000000000000FE7FF80000000000003FFFFFFFC00000000000003FFFE0000000000001FFFFFEFF00000000000001FE7FFC0000000000003FFFFFFFE00000000000007FFFF0000000000001FFFFFE7F80000000000003FE7FFC0000000000003FFFFF9FE0000000000000FFFFF0000000000001FFFFFE7F00000000000007FE7FFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .mem_init2 = 2048'h000000003FFFFF8FE0000000000001FFFFF8000000000001FFFFFDFF8000000000000FFE7FFE0000000000003FFFFF87E0000000000003FFFFF8000000000001FFFFFCDF8000000000001FFE7FFF0000000000003FFFFF07E0000000000007FFFFFC000000000001FFFFFC8F8000000000003FFE7FFF0000000000003FFFFF03E000000000000FFFFFFC000000000001FFFFFC0F8000000000007FFE7FFF8000000000007FFFFF03E000000000001FFFFFFE000000000003FFFFFE0F800000000001FFFE7FFFC000000000007FFFFF03E000000000007FFFFFFF000000000003FFFFFE07800000000003FFFE7FFFC000000000007FFFFF01E00000000000FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .mem_init1 = 2048'hFFFF000000000003FFFFFE03800000000007FFFE7FFFE00000000000FFFFFC00F00000000001FFFFFFFF800000000003FFFFFC0380000000001FFFFE7FFFF00000000000FFFFFC00F00000000003FFFFFFFFC00000000003FFFFFC03C0000000003FFFFE7FFFF00000000000FFFFFE8070000000000FFFFFFFFFC00000000007FFFFFC01C000000000FFFFFE7FFFF80000000000FFFFFF8070000000001FFFFFFFFFE00000000007FFFFFE01C000000001FFFFFE7FFFFC0000000000FFFFFF8070000000003FFFFFFFFFF80000000007FFFFFC03C000000003FFFFFE7FFFFE0000000000FFFFFF00F8000000007FFFFFFFFFFC0000000007FFFFF002C0000000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87 .mem_init0 = 2048'h07FFFFFE7FFFFF0000000001FFFFFC009800000001FFFFFFFFFFFE0000000007FFFFF080E00000001FFFFFFE7FFFFF8000000001FFFFFC201800000003FFFFFFFFFFFF000000000FFFFFF080E00000003FFFFFFE7FFFFFC000000001FFFFFE30280000000FFFFFFFFFFFFF800000000FFFFFF8C000000000FFFFFFFE7FFFFFE000000001FFFFFE30080000003FFFFFFFFFFFFFC00000000FFFFF80C000000003FFFFFFFE7FFFFFF800000003FFFFE038000000007FFFFFFFFFFFFFF00000000FFFFF00C00000000FFFFFFFFE7FFFFFFE00000003FFFFC01800000001FFFFFFFFFFFFFFFC0000000FFFFF00C00000001FFFFFFFFE7FFFFFFF80000003FFFFC018;
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000007FFFFFFFFFFFFFFFF0000001FFFFF0060000000FFFFFFFFFE7FFFFFFFE0000003FFFFE0180000001FFFFFFFFFFFFFFFFFC000001FFFFF8068000001FFFFFFFFFE7FFFFFFFF8000003FFFFE01F0000007FFFFFFFFFFFFFFFFFF000001FFFFFC07800000FFFFFFFFFFE7FFFFFFFFE000003FFFFF00F000001FFFFFFFFFFFFFFFFFFFE00001FFFFFC03C00003FFFFFFFFFFE7FFFFFFFFF800003FFFFF807000007FFFFFFFFFFFFFFFFFFFF80001FFFFFC03C0000FFFFFFFFFFFE7FFFFFFFFFE00003FFFFF00700003FFFFFFFFFFFFFFFFFFFFFE0001FFFFFE01C0001FFFFFFFFFFFE7FFFFFFFFFFC0007FFFFF80700007FFFFFFFFFFFFFFFFFFFFFF8001F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .mem_init2 = 2048'hFFFFE0080003FFFFFFFFFFFE7FFFFFFFFFFF0007FFFFF8020000FFFFFFFFFFFFFFFFFFFFFFFE001FFFFFE0000007FFFFFFFFFFFE7FFFFFFFFFFF8007FFFFFC000001FFFFFFFFFFFFFFFFFFFFFFFF801FFFFFF0000007FFFFFFFFFFFE7FFFFFFFFFFFE003FFFFFC040001FFFFFFFFFFFFFFFFFFFFFFFFE01FFFFFF010000FFFFFFFFFFFFE7FFFFFFFFFFFF803FFFFFC040001FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFE010000FFFFFFFFFFFFE7FFFFFFFFFFFFF03FFFFFC040C03FFFFFFFFFFFFFFFFFFFFFFFFFC1FFFFFC010101FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFFF0040403FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFE0010001FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .mem_init1 = 2048'hFFFFFF83FFFF80040407FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF80010003FFFFFFFFFFFFE7FFFFFFFFFFFFF83FFFF00040007FFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF80000003FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFF00000007FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFF00000007FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFE00000007FFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFE00000007FFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFF80000001FFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75 .mem_init0 = 2048'hFFFFFFFFFFFFFF07FFE0000000FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFC0000000FFFFFFFFFFFFFE7FFFFFFFFFFFFFE1FFF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFF87FFC0000000FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFC0000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFF1FFF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFE0000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFC000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFF9FFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF000003FFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N14
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a87~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a75~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~1_combout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6 .lut_mask = 16'hB800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .mem_init3 = 2048'hC03C00000007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E00010007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE03E00070007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E007E0007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF81F81FE0007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F83FE0003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1F87FC0003FFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .mem_init2 = 2048'hFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1F9FF80003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFEFFFFFF3FFFF80003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF00003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFE7FFFFFFFFFFFBFFFFFFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFC00007FFFFFFFFFFFE7FFFFFFFFFFF9FFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF800007FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'hFFFFFFFE7FFFFFFFFFFFCFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFE7FFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFF800007FFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF80000FFFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFC0000FFFFFFFFFFFFE7FFFFFFFFFFFF7FFFFFFFFF0;
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFFFFFC03FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC07FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFC007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC07FC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF803FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF803FE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF803FE010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF003FE003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800FE000FFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFF001FC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF8007C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FC003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0010000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001C003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FF00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFEFF1FF00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF803C00007FFFFFFFFFFFFFFFFFFFFFFFFFFF01FF00000001FFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .mem_init1 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFE37FC03C00007FFFFFFFFFFFFFFFFFFFFFFFFFFE00FE00000001FFFFFFFFFFFE7FFFFFFFFFFFFFFFC27F803400007FFFFFFFFFFFFFFFFFFFFFFFFFFC007E00000001FFFFFFFFFFFE7FFFFFFFFFFFFFFFE01F804000007FFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC01F804000007FFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC01F80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF003E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE03F80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE003E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE07F8000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39 .mem_init0 = 2048'h0000FFFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE03F80000000FFFFFFFFFFFFFFFFFFFFFFFFFFFE007E00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC03FC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF007C00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFC03FC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF007C00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE03FE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF807C00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFE0FFF0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF803C00000003FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N10
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a39~portadataout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3 .lut_mask = 16'hCA00;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFDEE00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF300003FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFE60000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8007FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFDF001F;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2000FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFECFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .mem_init3 = 2048'h0003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFC0000FFFFFFFFFFFFE7FFFFFFFFFFFF3FFFFFFFFF00003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE0000FFFFFFFFFFFFE7FFFFFFFFFFFFBFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE0000FFFFFFFFFFFFE7FFFFFFFFFFFF9FFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFE0000FFFFFFFFFFFFE7FFFFFFFFFFFF1FFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFC0000FFFFFFFFFFFFE7FFFFFFFFFFFE1FFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFF87FFFFFFFFC0001FFFFFFFFFFFFE7FFFFFFFFFFFE1FFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFF8FFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .mem_init2 = 2048'hFFFFFFC0001FFFFFFFFFFFFE7FFFFFFFFFFFF1FFFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFCDFFFFFFFF80001FFFFFFFFFFFFE7FFFFFFFFFFFF97FFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFC5FFFFFFFF80001FFFFFFFFFFFFE7FFFFFFFFFFFF83FFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFE1FFFFFFFF80001FFFFFFFFFFFFE7FFFFFFFFFFFFC7FFFFFFFE00007FFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFF80003FFFFFFFFFFFFE7FFFFFFFFFFFFB7FFFFFFFE0000FFFFFFFFFFFFFFFFFFFFFFFFFE9FFFFFFFF00003FFFFFFFFFFFFE7FFFFFFFFFFFFD7FFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFF800007FFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .mem_init1 = 2048'hFFFFFCDFFFFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFF37FFFFFE000007FFFFFFFFFFFFE7FFFFFFFFFFFFE6FFFFFF800001FFFFFFFFFFFFFFFFFFFFFFFFFF17FFFFFC00000FFFFFFFFFFFFFE7FFFFFFFFFFFFE2FFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFF83FFFFF000000FFFFFFFFFFFFFE7FFFFFFFFFFFFE1FFFFFC000003FFFFFFFFFFFFFFFFFFFFFFFFFF87FFFFE000001FFFFFFFFFFFFFE7FFFFFFFFFFFFF0FFFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFC000003FFFFFFFFFFFFFE7FFFFFFFFFFFFF8FFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFC6FFFFC000003FFFFFFFFFFFFFE7FFFFFFFFFFFFF8BFFF7000000FFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15 .mem_init0 = 2048'hFFFFFFFFFFFFFE2FFFF8000007FFFFFFFFFFFFFE7FFFFFFFFFFFFFC1FFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFE00000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFC5FFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFF17FFFE00001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFE7FFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFF800003FFFFFFFFFFFFFFE7FFFFFFFFFFFFFF3FFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFF000007FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFBFFFE00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001FFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N8
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2_combout  = (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15~portadataout ))) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3~portadataout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a15~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2 .lut_mask = 16'h00E2;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N26
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]) # ((!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2] & 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2_combout ))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~3_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [3]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~2_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4 .lut_mask = 16'hCCFE;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .mem_init3 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFDFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF80;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .mem_init2 = 2048'h03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF8007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF801FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFD0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .mem_init1 = 2048'hFFFFFF001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF400000FFFFFFFFFFFFFFE7FFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63 .mem_init0 = 2048'hFFFFFFFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC00003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F800000FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFBFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEE00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF1FFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF1FFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFE00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF8FFF80000FFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u_vga|vga_face_0|read_enable~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\u_vga|vga_face_0|pixel_index_next [12],\u_vga|vga_face_0|pixel_index_next [11],\u_vga|vga_face_0|pixel_index_next [10],\u_vga|vga_face_0|pixel_index_next [9],\u_vga|vga_face_0|pixel_index_next [8],\u_vga|vga_face_0|pixel_index_next [7],\u_vga|vga_face_0|pixel_index_next [6],
\u_vga|vga_face_0|pixel_index_next [5],\u_vga|vga_face_0|pixel_index_next [4],\u_vga|vga_face_0|pixel_index_next [3],\u_vga|vga_face_0|pixel_index_next [2],\u_vga|vga_face_0|pixel_index_next [1],\u_vga|vga_face_0|pixel_index_next [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .clk0_input_clock_enable = "ena0";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .init_file = "stewart.mif";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 76800;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 12;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFCFFE00007FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFF87FF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F800003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFC3F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .mem_init2 = 2048'hFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB008001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA008001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800A001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .mem_init1 = 2048'h003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800E001FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E000FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90006000FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEE0000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90007800FFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFEE0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80078003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8007C003FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFF80000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51 .mem_init0 = 2048'hFFFE00FC001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC0070007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00FE001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC00F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF001FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01F8003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC01FC003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF000FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC03FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8007FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFC03FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FF8007FFFFFFFFFFFE7FFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N12
cycloneive_lcell_comb \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5 (
// Equation(s):
// \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5_combout  = (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & 
// (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63~portadataout )) # (!\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0] & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51~portadataout )))))

	.dataa(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~0_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|address_reg_a [0]),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a63~portadataout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|ram_block1a51~portadataout ),
	.cin(gnd),
	.combout(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5 .lut_mask = 16'hA280;
defparam \u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N24
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11 (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11_combout  = (\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10_combout  & ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6_combout ) # 
// ((\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4_combout ) # (\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5_combout ))))

	.dataa(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~10_combout ),
	.datab(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~6_combout ),
	.datac(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~4_combout ),
	.datad(\u_vga|vga_face_0|stewart_rtl_0|auto_generated|mux2|muxlut_result3w~5_combout ),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11 .lut_mask = 16'hAAA8;
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N25
dffeas \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_Timing|vga_blue[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N2
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[3]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[3]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[3]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N3
dffeas \u_vga|video_vga_controller_0|VGA_B[3] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[3] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N7
dffeas \u_vga|video_vga_controller_0|VGA_B[4] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[4] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y69_N0
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[5]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[5]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [1]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[5]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y69_N1
dffeas \u_vga|video_vga_controller_0|VGA_B[5] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[5] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y69_N20
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[6]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[6]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [2]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[6]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y69_N21
dffeas \u_vga|video_vga_controller_0|VGA_B[6] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[6] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y41_N28
cycloneive_lcell_comb \u_vga|video_vga_controller_0|VGA_B[7]~feeder (
// Equation(s):
// \u_vga|video_vga_controller_0|VGA_B[7]~feeder_combout  = \u_vga|video_vga_controller_0|VGA_Timing|vga_blue [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u_vga|video_vga_controller_0|VGA_Timing|vga_blue [3]),
	.cin(gnd),
	.combout(\u_vga|video_vga_controller_0|VGA_B[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[7]~feeder .lut_mask = 16'hFF00;
defparam \u_vga|video_vga_controller_0|VGA_B[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y41_N29
dffeas \u_vga|video_vga_controller_0|VGA_B[7] (
	.clk(\u_vga|video_pll_0|video_pll|PLL_for_DE_Series_Boards|auto_generated|clk[1]~clkctrl_outclk ),
	.d(\u_vga|video_vga_controller_0|VGA_B[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_vga|video_vga_controller_0|VGA_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_vga|video_vga_controller_0|VGA_B[7] .is_wysiwyg = "true";
defparam \u_vga|video_vga_controller_0|VGA_B[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y11_N8
cycloneive_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N1
cycloneive_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N22
cycloneive_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y16_N8
cycloneive_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y4_N15
cycloneive_io_ibuf \SW[10]~input (
	.i(SW[10]),
	.ibar(gnd),
	.o(\SW[10]~input_o ));
// synopsys translate_off
defparam \SW[10]~input .bus_hold = "false";
defparam \SW[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \SW[11]~input (
	.i(SW[11]),
	.ibar(gnd),
	.o(\SW[11]~input_o ));
// synopsys translate_off
defparam \SW[11]~input .bus_hold = "false";
defparam \SW[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \SW[12]~input (
	.i(SW[12]),
	.ibar(gnd),
	.o(\SW[12]~input_o ));
// synopsys translate_off
defparam \SW[12]~input .bus_hold = "false";
defparam \SW[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \SW[13]~input (
	.i(SW[13]),
	.ibar(gnd),
	.o(\SW[13]~input_o ));
// synopsys translate_off
defparam \SW[13]~input .bus_hold = "false";
defparam \SW[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \SW[14]~input (
	.i(SW[14]),
	.ibar(gnd),
	.o(\SW[14]~input_o ));
// synopsys translate_off
defparam \SW[14]~input .bus_hold = "false";
defparam \SW[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \SW[15]~input (
	.i(SW[15]),
	.ibar(gnd),
	.o(\SW[15]~input_o ));
// synopsys translate_off
defparam \SW[15]~input .bus_hold = "false";
defparam \SW[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N1
cycloneive_io_ibuf \SW[16]~input (
	.i(SW[16]),
	.ibar(gnd),
	.o(\SW[16]~input_o ));
// synopsys translate_off
defparam \SW[16]~input .bus_hold = "false";
defparam \SW[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \SW[17]~input (
	.i(SW[17]),
	.ibar(gnd),
	.o(\SW[17]~input_o ));
// synopsys translate_off
defparam \SW[17]~input .bus_hold = "false";
defparam \SW[17]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
