0.7
2020.2
May 22 2024
19:03:11
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/baudrate_gen.v,1733294346,verilog,,C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart.v,,baudrate_gen,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/system.v,1733294130,verilog,,,,system,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart.v,1733294142,verilog,,C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_rx.v,,uart,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_rx.v,1733293604,verilog,,C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_tx.v,,uart_rx,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/uart_tx.v,1733293604,verilog,,C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/vga_sync.v,,uart_tx,,,,,,,,
C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/vga_sync.v,1733293604,verilog,,C:/Users/Vivobook/github/hw-syn-lab-final-project/final_project/final_project.srcs/sources_1/new/system.v,,vga;vga_sync,,,,,,,,
