Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 21 15:43:50 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_uart_fifo_timing_summary_routed.rpt -pb top_uart_fifo_timing_summary_routed.pb -rpx top_uart_fifo_timing_summary_routed.rpx -warn_on_violation
| Design       : top_uart_fifo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (91)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (14)
5. checking no_input_delay (7)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (91)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_BAUD_Tick_Gen/tick_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/bit_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_UART/U_UART_RX/tick_count_reg_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (14)
-------------------------------------------------
 There are 14 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.765        0.000                      0                  602        0.080        0.000                      0                  602        3.750        0.000                       0                   287  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.943        0.000                      0                  455        0.080        0.000                      0                  455        3.750        0.000                       0                   287  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.765        0.000                      0                  147        0.526        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 1.088ns (26.972%)  route 2.946ns (73.028%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          1.040     8.979    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     9.103 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.103    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[14]_i_1__0_n_0
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.435    14.776    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.031    15.046    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.949ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.966ns (24.653%)  route 2.952ns (75.347%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.556     5.077    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/clk
    SLICE_X49Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y28         FDCE (Prop_fdce_C_Q)         0.419     5.496 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.875     6.371    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[12]
    SLICE_X49Y28         LUT4 (Prop_lut4_I0_O)        0.299     6.670 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_5/O
                         net (fo=1, routed)           0.403     7.073    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_5_n_0
    SLICE_X49Y27         LUT5 (Prop_lut5_I4_O)        0.124     7.197 f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_4/O
                         net (fo=1, routed)           0.263     7.460    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_4_n_0
    SLICE_X49Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.584 r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter[16]_i_2/O
                         net (fo=17, routed)          1.411     8.996    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk
    SLICE_X46Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.437    14.778    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/clk
    SLICE_X46Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X46Y30         FDCE (Setup_fdce_C_D)       -0.058    14.945    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -8.996    
  -------------------------------------------------------------------
                         slack                                  5.949    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 1.116ns (27.475%)  route 2.946ns (72.525%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          1.040     8.979    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.152     9.131 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.131    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[17]_i_1__0_n_0
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.435    14.776    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.075    15.090    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.088ns (28.137%)  route 2.779ns (71.863%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.873     8.812    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.936 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[15]_i_1__0/O
                         net (fo=1, routed)           0.000     8.936    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[15]_i_1__0_n_0
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.435    14.776    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.031    15.046    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.088ns (28.091%)  route 2.785ns (71.909%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.880     8.818    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.942 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[6]_i_1__3/O
                         net (fo=1, routed)           0.000     8.942    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[6]_i_1__3_n_0
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.432    14.773    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[6]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.031    15.065    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                          -8.942    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 1.088ns (28.105%)  route 2.783ns (71.895%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.878     8.816    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.124     8.940 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[4]_i_1__9/O
                         net (fo=1, routed)           0.000     8.940    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[4]_i_1__9_n_0
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.432    14.773    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[4]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.029    15.063    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.125ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.117ns (28.672%)  route 2.779ns (71.328%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.873     8.812    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y28         LUT3 (Prop_lut3_I0_O)        0.153     8.965 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[16]_i_1__0/O
                         net (fo=1, routed)           0.000     8.965    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[16]_i_1__0_n_0
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.435    14.776    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y28         FDCE (Setup_fdce_C_D)        0.075    15.090    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                          -8.965    
  -------------------------------------------------------------------
                         slack                                  6.125    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.901ns  (logic 1.116ns (28.607%)  route 2.785ns (71.393%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.880     8.818    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.152     8.970 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[9]_i_1__1/O
                         net (fo=1, routed)           0.000     8.970    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[9]_i_1__1_n_0
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.432    14.773    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[9]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.075    15.109    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.140ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.116ns (28.621%)  route 2.783ns (71.379%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.548     5.069    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDCE (Prop_fdce_C_Q)         0.419     5.488 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[8]/Q
                         net (fo=2, routed)           0.690     6.178    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg_n_0_[8]
    SLICE_X43Y26         LUT4 (Prop_lut4_I3_O)        0.297     6.475 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7/O
                         net (fo=1, routed)           0.641     7.116    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_7_n_0
    SLICE_X43Y27         LUT6 (Prop_lut6_I5_O)        0.124     7.240 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5/O
                         net (fo=1, routed)           0.575     7.815    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_5_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.939 f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3/O
                         net (fo=20, routed)          0.878     8.816    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[19]_i_3_n_0
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.152     8.968 r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[5]_i_1__7/O
                         net (fo=1, routed)           0.000     8.968    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg[5]_i_1__7_n_0
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.432    14.773    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/clk
    SLICE_X43Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[5]/C
                         clock pessimism              0.296    15.069    
                         clock uncertainty           -0.035    15.034    
    SLICE_X43Y26         FDCE (Setup_fdce_C_D)        0.075    15.109    U_STOPWATCH_WATCH/U_stopwatch_dp/U_CLK_Div/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.968    
  -------------------------------------------------------------------
                         slack                                  6.140    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.869ns (48.472%)  route 1.987ns (51.528%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.549     5.070    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk
    SLICE_X47Y26         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y26         FDCE (Prop_fdce_C_Q)         0.456     5.526 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[1]/Q
                         net (fo=2, routed)           0.861     6.388    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg_n_0_[1]
    SLICE_X46Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.025 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.025    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry_n_0
    SLICE_X46Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.142 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.142    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__0_n_0
    SLICE_X46Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.259 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.259    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__1_n_0
    SLICE_X46Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.478 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__2/O[0]
                         net (fo=1, routed)           1.125     8.603    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next0_carry__2_n_7
    SLICE_X47Y28         LUT2 (Prop_lut2_I1_O)        0.323     8.926 r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.926    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_next[13]
    SLICE_X47Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.436    14.777    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/clk
    SLICE_X47Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[13]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X47Y28         FDCE (Setup_fdce_C_D)        0.075    15.091    U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                  6.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMS32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMS32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.283     1.861    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X38Y30         RAMS32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.822     1.949    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X38Y30         RAMS32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.471    
    SLICE_X38Y30         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.781    FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.275     1.854    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.823     1.950    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X42Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.862%)  route 0.275ns (66.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.554     1.437    FIFO_RX/U_FIFO_CU/clk
    SLICE_X40Y29         FDCE                                         r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.275     1.854    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/ADDRD0
    SLICE_X42Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.823     1.950    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X42Y30         RAMD32                                       r  FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.498     1.452    
    SLICE_X42Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.762    FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y31   FIFO_RX/U_FIFO_CU/empty_reg_reg_inv/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X39Y31   FIFO_RX/U_FIFO_CU/full_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y30   FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y30   FIFO_RX/U_FIFO_CU/rptr_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y30   FIFO_RX/U_FIFO_CU/rptr_reg_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X40Y30   FIFO_RX/U_FIFO_CU/rptr_reg_reg[3]/C
Min Period        n/a     FDPE/C      n/a            1.000         10.000      9.000      SLICE_X38Y29   FIFO_TX/U_FIFO_CU/empty_reg_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y28   U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X47Y28   U_STOPWATCH_WATCH/U_clock_dp/U_CLK_Div/count_reg_reg[13]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y30   FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.718ns (15.099%)  route 4.037ns (84.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.788     9.837    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y30         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.718ns (15.099%)  route 4.037ns (84.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.788     9.837    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y30         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.718ns (15.099%)  route 4.037ns (84.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.788     9.837    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y30         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.755ns  (logic 0.718ns (15.099%)  route 4.037ns (84.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.788     9.837    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y30         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y30         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.837    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.714ns  (logic 0.718ns (15.231%)  route 3.996ns (84.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.746     9.795    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y28         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y28         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X51Y28         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_clk_reg
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  4.806    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 0.718ns (15.246%)  route 3.991ns (84.754%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.742     9.791    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X52Y30         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X52Y30         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.319    14.688    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.718ns (15.559%)  route 3.897ns (84.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.647     9.696    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y29         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y29         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.718ns (15.559%)  route 3.897ns (84.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.647     9.696    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y29         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y29         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 0.718ns (15.559%)  route 3.897ns (84.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.647     9.696    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/AR[0]
    SLICE_X51Y29         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.441    14.782    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/clk
    SLICE_X51Y29         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[7]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X51Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.602    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Dot_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.696    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 0.718ns (15.788%)  route 3.830ns (84.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.560     5.081    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X39Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[2]/Q
                         net (fo=3, routed)           1.250     6.750    U_STOPWATCH_WATCH/db_reset/q_next[1]
    SLICE_X39Y35         LUT6 (Prop_lut6_I4_O)        0.299     7.049 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         2.580     9.629    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/AR[0]
    SLICE_X49Y29         FDCE                                         f  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         1.440    14.781    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/clk
    SLICE_X49Y29         FDCE                                         r  U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.260    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y29         FDCE (Recov_fdce_C_CLR)     -0.405    14.601    U_STOPWATCH_WATCH/U_fnd_ctrl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.601    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.529%)  route 0.260ns (55.471%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.166     1.911    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X41Y35         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X41Y35         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X41Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.209ns (44.119%)  route 0.265ns (55.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.171     1.916    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/AR[0]
    SLICE_X40Y35         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/clk
    SLICE_X40Y35         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.757%)  route 0.330ns (61.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.236     1.981    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X41Y36         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X41Y36         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X41Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.305%)  route 0.337ns (61.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.242     1.988    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X38Y36         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.827     1.954    U_STOPWATCH_WATCH/U_clock_dp/U_sec/clk
    SLICE_X38Y36         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.305%)  route 0.337ns (61.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.242     1.988    U_STOPWATCH_WATCH/U_clock_dp/U_sec/AR[0]
    SLICE_X38Y36         FDCE                                         f  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.827     1.954    U_STOPWATCH_WATCH/U_clock_dp/U_sec/clk
    SLICE_X38Y36         FDCE                                         r  U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X38Y36         FDCE (Remov_fdce_C_CLR)     -0.067     1.390    U_STOPWATCH_WATCH/U_clock_dp/U_sec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.447%)  route 0.335ns (61.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.240     1.986    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/AR[0]
    SLICE_X40Y36         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/clk
    SLICE_X40Y36         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[0]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X40Y36         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Sec/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.750%)  route 0.360ns (63.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.266     2.011    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X42Y35         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X42Y35         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.750%)  route 0.360ns (63.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.266     2.011    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X42Y35         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X42Y35         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.209ns (36.750%)  route 0.360ns (63.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.266     2.011    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X42Y35         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.828     1.955    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X42Y35         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X42Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.209ns (38.412%)  route 0.335ns (61.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.559     1.442    U_STOPWATCH_WATCH/db_reset/clk
    SLICE_X38Y35         FDRE                                         r  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDRE (Prop_fdre_C_Q)         0.164     1.606 f  U_STOPWATCH_WATCH/db_reset/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.094     1.700    U_STOPWATCH_WATCH/db_reset/q_reg_reg_n_0_[0]
    SLICE_X39Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.745 f  U_STOPWATCH_WATCH/db_reset/FSM_onehot_state[2]_i_2/O
                         net (fo=150, routed)         0.241     1.986    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/AR[0]
    SLICE_X41Y34         FDCE                                         f  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=286, routed)         0.827     1.954    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/clk
    SLICE_X41Y34         FDCE                                         r  U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]/C
                         clock pessimism             -0.478     1.476    
    SLICE_X41Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.384    U_STOPWATCH_WATCH/U_stopwatch_dp/U_Time_Msec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.602    





