E:/Verilog2023/B_ICC2012_preliminary_all_cell/flash_a.v {0 {vlog -work work -stats=none E:/Verilog2023/B_ICC2012_preliminary_all_cell/flash_a.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flash_a
** Error: E:/Verilog2023/B_ICC2012_preliminary_all_cell/flash_a.v(126): (vlog-2163) Macro `F_MEM is undefined.
-- Compiling module BUFFER

} {4.0 5.0} {}} E:/Verilog2023/B_ICC2012_preliminary_all_cell/flash_b.v {1 {vlog -work work -stats=none E:/Verilog2023/B_ICC2012_preliminary_all_cell/flash_b.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flash_b

Top level modules:
	flash_b

} {} {}} E:/Verilog2023/B_ICC2012_preliminary_all_cell/testfixture.v {0 {vlog -work work -stats=none E:/Verilog2023/B_ICC2012_preliminary_all_cell/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module flash_a
** Error: ** while parsing file included at E:/Verilog2023/B_ICC2012_preliminary_all_cell/testfixture.v(5)
** at ./flash_a.v(126): (vlog-2163) Macro `F_MEM is undefined.
-- Compiling module BUFFER
-- Compiling module flash_b
-- Compiling module test
** Error: E:/Verilog2023/B_ICC2012_preliminary_all_cell/testfixture.v(92): (vlog-2163) Macro `EXPECT is undefined.

} {4.0 5.0 9.0 10.0} {}} E:/Verilog2023/B_ICC2012_preliminary_all_cell/NFC.v {1 {vlog -work work -stats=none E:/Verilog2023/B_ICC2012_preliminary_all_cell/NFC.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module NFC

Top level modules:
	NFC

} {} {}}
