# system info ed_sim on 2024.07.08.10:57:36
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1720410964
#
#
# Files generated for ed_sim on 2024.07.08.10:57:36
files:
filepath,kind,attributes,module,is_top
simulation/ed_sim.v,VERILOG,,ed_sim,true
simulation/submodules/ed_sim_ed_sim.v,VERILOG,,ed_sim_ed_sim,false
simulation/submodules/ed_sim_ed_sim_emif_ed.v,VERILOG,,ed_sim_ed_sim_emif_ed,false
simulation/submodules/altera_mem_if_checker_no_ifdef_params.sv,SYSTEM_VERILOG,,altera_mem_if_checker_no_ifdef_params,false
simulation/submodules/alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en,false
simulation/submodules/alt_mem_if_common_ddr_mem_model_mem_if_dm_pins_en.sv,SYSTEM_VERILOG,,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
simulation/submodules/ed_sim_ed_sim_emif_ed_emif.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif,false
simulation/submodules/ed_sim_ed_sim_emif_ed_tg.v,VERILOG,,ed_sim_ed_sim_emif_ed_tg,false
simulation/submodules/sdc_params.tcl,OTHER,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/ed_sim_ed_sim_emif_ed_emif_phy.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_ac.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_addr_cmd.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_clk_reset.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_defines.iv,VERILOG_INCLUDE,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_delay.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_dp_io.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_dqs_offset.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_mimic.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_mimic_debug.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_mux.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_pll.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_postamble.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_rdata_valid.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_read_dp.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_read_dp_group.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_reset_pipe.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_seq_wrapper.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_write_dp.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_write_dp_fr.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_constants_pkg.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_record_pkg.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_regs_pkg.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_addr_cmd_pkg.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_iram_addr_pkg.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_admin.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_ctrl.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_dgrb.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_dgwb.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_iram_ram.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_iram.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_mmi.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/alt_mem_phy_seq.vhd,VHDL,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/memphy_pins.tcl,OTHER,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/memphy_report_timing.tcl,OTHER,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/memphy_report_timing_core.tcl,OTHER,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/memphy_timing.sdc,SDC,,ed_sim_ed_sim_emif_ed_emif_phy,false
simulation/submodules/ed_sim_ed_sim_emif_ed_emif_ctl.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_ctl,false
simulation/submodules/ed_sim_ed_sim_emif_ed_emif_status_bridge.v,VERILOG,,ed_sim_ed_sim_emif_ed_emif_status_bridge,false
simulation/submodules/driver_definitions.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/burst_boundary_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/lfsr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/lfsr_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/rand_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/rand_burstcount_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/rand_num_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/rand_seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/reset_sync.v,VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/scfifo_wrapper.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/seq_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/template_addr_gen.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/template_stage.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/driver_csr.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/avalon_traffic_gen_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/block_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/driver_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/driver_fsm_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/read_compare_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
simulation/submodules/single_rw_stage_avl_use_be_avl_use_burstbegin.sv,SYSTEM_VERILOG,,driver_avl_use_be_avl_use_burstbegin,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
ed_sim.ed_sim,ed_sim_ed_sim
ed_sim.ed_sim.emif_ed,ed_sim_ed_sim_emif_ed
ed_sim.ed_sim.emif_ed.emif,ed_sim_ed_sim_emif_ed_emif
ed_sim.ed_sim.emif_ed.emif.phy,ed_sim_ed_sim_emif_ed_emif_phy
ed_sim.ed_sim.emif_ed.emif.ctl,ed_sim_ed_sim_emif_ed_emif_ctl
ed_sim.ed_sim.emif_ed.emif.status_bridge,ed_sim_ed_sim_emif_ed_emif_status_bridge
ed_sim.ed_sim.emif_ed.tg,ed_sim_ed_sim_emif_ed_tg
ed_sim.ed_sim.emif_ed.tg.traffic_generator_0,driver_avl_use_be_avl_use_burstbegin
ed_sim.ed_sim.sim_checker,altera_mem_if_checker_no_ifdef_params
ed_sim.ed_sim.mem_model,alt_mem_if_ddr2_mem_model_top_mem_if_dm_pins_en
ed_sim.ed_sim.ref_clk,altera_avalon_clock_source
ed_sim.ed_sim.global_reset,altera_avalon_reset_source
