library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity LUT_Sim is
-- Port ( );
end LUT_Sim;
architecture Behavioral of LUT_Sim is
component LUT_16_7
 Port ( address : in STD_LOGIC_VECTOR (3 downto 0);
 data : out STD_LOGIC_VECTOR (6 downto 0));
end component;
signal address : STD_LOGIC_VECTOR (3 downto 0);
signal data : STD_LOGIC_VECTOR (6 downto 0);
begin
UUT: LUT_16_7
port map(
 address => address,
 data => data
 );
process begin 
--11 0011 0101 0001 1110
 address <="1110";
 wait for 50 ns;
 
 address <="0001";
 wait for 50 ns;
 
 address <="0101";
 wait for 50 ns;
 
 address <="0011";
 wait for 50 ns;
 
end process;
end Behavioral;