{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 03 15:44:46 2018 " "Info: Processing started: Sun Jun 03 15:44:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off USB2_SDRAM_Project -c USB2_SDRAM_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "USB2_SDRAM_Project EP4CE10F17C8 " "Info: Selected device EP4CE10F17C8 for design \"USB2_SDRAM_Project\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] 9 4 0 0 " "Info: Implementing clock multiplication of 9, clock division of 4, and phase shift of 0 degrees (0 ps) for CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] 3 8 0 0 " "Info: Implementing clock multiplication of 3, clock division of 8, and phase shift of 0 degrees (0 ps) for CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"FIFO_16Bit_2K:U5\|FIFO_Core:U0\|dcfifo:dcfifo_component\|dcfifo_d7n1:auto_generated\|altsyncram_gm31:fifo_ram\|ram_block11a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_gm31.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/altsyncram_gm31.tdf" 37 2 0 } } { "db/dcfifo_d7n1.tdf" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/dcfifo_d7n1.tdf" 62 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "FIFO_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_Core.vhd" 104 0 0 } } { "FIFO_16Bit_2K.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/FIFO_16Bit_2K.vhd" 54 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 581 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 0 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Info: Device EP4CE6F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Info: Device EP4CE15F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Info: Device EP4CE22F17C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3043 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3045 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3047 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3049 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[6\]\|combout " "Warning: Node \"Check_Led\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[7\]\|combout " "Warning: Node \"Check_Led\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[2\]\|combout " "Warning: Node \"Check_Led\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[3\]\|combout " "Warning: Node \"Check_Led\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[5\]\|combout " "Warning: Node \"Check_Led\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[4\]\|combout " "Warning: Node \"Check_Led\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[1\]\|combout " "Warning: Node \"Check_Led\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Check_Led\[0\]\|combout " "Warning: Node \"Check_Led\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[0\]~latch\|combout " "Warning: Node \"CPU_Read_1\[0\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[0\]\|combout " "Warning: Node \"CPU_Read_1_t\[0\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[1\]~latch\|combout " "Warning: Node \"CPU_Read_1\[1\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[1\]\|combout " "Warning: Node \"CPU_Read_1_t\[1\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[2\]~latch\|combout " "Warning: Node \"CPU_Read_1\[2\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[2\]\|combout " "Warning: Node \"CPU_Read_1_t\[2\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[3\]~latch\|combout " "Warning: Node \"CPU_Read_1\[3\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[3\]\|combout " "Warning: Node \"CPU_Read_1_t\[3\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[4\]~latch\|combout " "Warning: Node \"CPU_Read_1\[4\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[4\]\|combout " "Warning: Node \"CPU_Read_1_t\[4\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[5\]~latch\|combout " "Warning: Node \"CPU_Read_1\[5\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[5\]\|combout " "Warning: Node \"CPU_Read_1_t\[5\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[6\]~latch\|combout " "Warning: Node \"CPU_Read_1\[6\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[6\]\|combout " "Warning: Node \"CPU_Read_1_t\[6\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1\[7\]~latch\|combout " "Warning: Node \"CPU_Read_1\[7\]~latch\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 394 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_Read_1_t\[7\]\|combout " "Warning: Node \"CPU_Read_1_t\[7\]\|combout\" is a latch" {  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_d7n1 " "Info: Entity dcfifo_d7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED" "*rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Warning: Ignored filter: *rs_dgwp\|dffpipe_re9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } {  } 0 0 "Ignored filter: %1!s! could not be matched with a %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON" "set_false_path Argument <to> is not an object ID " "Warning: Ignored set_false_path: Argument <to> is not an object ID" {  } {  } 0 0 "Ignored %1!s!: %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "USB2_SDRAM_Project.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'USB2_SDRAM_Project.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -rise_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -fall_to \[get_clocks \{CLK48M\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -rise_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_WR\}\] -fall_to \[get_clocks \{CPU_Set\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -rise_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CPU_Set\}\] -fall_to \[get_clocks \{CPU_RD\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -rise_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK48M\}\] -fall_to \[get_clocks \{LED_Check:U9\|Low_Clk_Counter\[19\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info: Assuming a default timing requirement" {  } {  } 0 0 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Info: Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833       CLK48M " "Info:   20.833       CLK48M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       CPU_RD " "Info:    1.000       CPU_RD" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      CPU_Set " "Info:    1.000      CPU_Set" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       CPU_WR " "Info:    1.000       CPU_WR" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LED_Check:U9\|Low_Clk_Counter\[19\] " "Info:    1.000 LED_Check:U9\|Low_Clk_Counter\[19\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:    9.259 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  55.554 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   55.554 U0\|U0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK48M~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLK48M~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 3016 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 644 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 80 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLKGen:U0|PLL_Core:U0|altpll:altpll_component|PLL_Core_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 644 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LED_Check:U9\|Low_Clk_Counter\[19\]  " "Info: Automatically promoted node LED_Check:U9\|Low_Clk_Counter\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED_Check:U9\|Low_Clk_Counter\[19\]~55 " "Info: Destination node LED_Check:U9\|Low_Clk_Counter\[19\]~55" {  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 17 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Check:U9|Low_Clk_Counter[19]~55 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1385 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "LEDCheck.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/LEDCheck.vhd" 17 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED_Check:U9|Low_Clk_Counter[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 254 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Check_Led\[7\]~1  " "Info: Automatically promoted node Check_Led\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Check_Led[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1661 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CPU_Read_1_t\[7\]~1  " "Info: Automatically promoted node CPU_Read_1_t\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 411 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Read_1_t[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 1867 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "resetn_t  " "Info: Automatically promoted node resetn_t " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Controller:U3\|Empty " "Info: Destination node SDRAM_Controller:U3\|Empty" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U3|Empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 352 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SDRAM_Controller:U4\|Empty " "Info: Destination node SDRAM_Controller:U4\|Empty" {  } { { "SDRAM_Controller.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/SDRAM_Controller.vhd" 19 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_Controller:U4|Empty } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 902 5593 6598 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 243 -1 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetn_t } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 761 5593 6598 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[0\] CLK0~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK0~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 43 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[0\] CLK1~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 56 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1 clk\[1\] IFCLK~output " "Warning: PLL \"CLKGen:U0\|PLL_Core:U0\|altpll:altpll_component\|PLL_Core_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"IFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_core_altpll.v" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/db/pll_core_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL_Core.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/PLL_Core.vhd" 146 0 0 } } { "CLKGen.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/CLKGen.vhd" 33 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 484 0 0 } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 20 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Info: Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "66 Cyclone IV E " "Warning: 66 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGB 3.3-V LVTTL L9 " "Info: Pin FLAGB uses I/O standard 3.3-V LVTTL at L9" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { FLAGB } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGB" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 19 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAGB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 194 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Laser_On 3.3-V LVTTL N14 " "Info: Pin Laser_On uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Laser_On } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Laser_On" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 32 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Laser_On } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 199 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Encode_A 3.3-V LVTTL L1 " "Info: Pin Encode_A uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Encode_A } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Encode_A" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 39 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Encode_A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 203 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Encode_B 3.3-V LVTTL K2 " "Info: Pin Encode_B uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { Encode_B } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Encode_B" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 40 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Encode_B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 204 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[0\] 3.3-V LVTTL K16 " "Info: Pin CPU_Data\[0\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 86 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[1\] 3.3-V LVTTL L15 " "Info: Pin CPU_Data\[1\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 87 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[2\] 3.3-V LVTTL L16 " "Info: Pin CPU_Data\[2\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 88 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[3\] 3.3-V LVTTL L14 " "Info: Pin CPU_Data\[3\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 89 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[4\] 3.3-V LVTTL N15 " "Info: Pin CPU_Data\[4\] uses I/O standard 3.3-V LVTTL at N15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 90 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[5\] 3.3-V LVTTL N16 " "Info: Pin CPU_Data\[5\] uses I/O standard 3.3-V LVTTL at N16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 91 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[6\] 3.3-V LVTTL P15 " "Info: Pin CPU_Data\[6\] uses I/O standard 3.3-V LVTTL at P15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 92 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Data\[7\] 3.3-V LVTTL P16 " "Info: Pin CPU_Data\[7\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Data[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Data\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 26 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 93 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[0\] 3.3-V LVTTL L2 " "Info: Pin DQ0\[0\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 141 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[1\] 3.3-V LVTTL L4 " "Info: Pin DQ0\[1\] uses I/O standard 3.3-V LVTTL at L4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 142 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[2\] 3.3-V LVTTL N3 " "Info: Pin DQ0\[2\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 143 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[3\] 3.3-V LVTTL N1 " "Info: Pin DQ0\[3\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 144 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[4\] 3.3-V LVTTL N5 " "Info: Pin DQ0\[4\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 145 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[5\] 3.3-V LVTTL N2 " "Info: Pin DQ0\[5\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 146 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[6\] 3.3-V LVTTL P1 " "Info: Pin DQ0\[6\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 147 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[7\] 3.3-V LVTTL P2 " "Info: Pin DQ0\[7\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 148 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[8\] 3.3-V LVTTL R6 " "Info: Pin DQ0\[8\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 149 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[9\] 3.3-V LVTTL T6 " "Info: Pin DQ0\[9\] uses I/O standard 3.3-V LVTTL at T6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 150 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[10\] 3.3-V LVTTL R5 " "Info: Pin DQ0\[10\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 151 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[11\] 3.3-V LVTTL T5 " "Info: Pin DQ0\[11\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 152 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[12\] 3.3-V LVTTL R4 " "Info: Pin DQ0\[12\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 153 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[13\] 3.3-V LVTTL T4 " "Info: Pin DQ0\[13\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 154 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[14\] 3.3-V LVTTL R3 " "Info: Pin DQ0\[14\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 155 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ0\[15\] 3.3-V LVTTL T3 " "Info: Pin DQ0\[15\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ0[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ0\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 53 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 156 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[0\] 3.3-V LVTTL B3 " "Info: Pin DQ1\[0\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 172 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[1\] 3.3-V LVTTL A3 " "Info: Pin DQ1\[1\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 173 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[2\] 3.3-V LVTTL B4 " "Info: Pin DQ1\[2\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 174 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[3\] 3.3-V LVTTL A4 " "Info: Pin DQ1\[3\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 175 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[4\] 3.3-V LVTTL B5 " "Info: Pin DQ1\[4\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 176 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[5\] 3.3-V LVTTL A5 " "Info: Pin DQ1\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 177 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[6\] 3.3-V LVTTL B6 " "Info: Pin DQ1\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 178 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[7\] 3.3-V LVTTL A6 " "Info: Pin DQ1\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 179 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[8\] 3.3-V LVTTL D1 " "Info: Pin DQ1\[8\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 180 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[9\] 3.3-V LVTTL F3 " "Info: Pin DQ1\[9\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 181 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[10\] 3.3-V LVTTL F1 " "Info: Pin DQ1\[10\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 182 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[11\] 3.3-V LVTTL F2 " "Info: Pin DQ1\[11\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 183 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[12\] 3.3-V LVTTL G1 " "Info: Pin DQ1\[12\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 184 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[13\] 3.3-V LVTTL G2 " "Info: Pin DQ1\[13\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 185 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[14\] 3.3-V LVTTL J1 " "Info: Pin DQ1\[14\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 186 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DQ1\[15\] 3.3-V LVTTL J2 " "Info: Pin DQ1\[15\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DQ1[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DQ1\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 66 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DQ1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 187 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGC 3.3-V LVTTL N12 " "Info: Pin FLAGC uses I/O standard 3.3-V LVTTL at N12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { FLAGC } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGC" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 18 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FLAGC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 193 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESETn 3.3-V LVTTL N13 " "Info: Pin RESETn uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { RESETn } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESETn" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 9 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 188 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK48M 3.3-V LVTTL E1 " "Info: Pin CLK48M uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CLK48M } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK48M" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 10 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK48M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 189 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_Set 3.3-V LVTTL N11 " "Info: Pin CPU_Set uses I/O standard 3.3-V LVTTL at N11" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_Set } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_Set" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 29 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_Set } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 198 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_RD 3.3-V LVTTL D15 " "Info: Pin CPU_RD uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_RD } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_RD" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 28 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_RD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 197 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[0\] 3.3-V LVTTL D14 " "Info: Pin DATAIN\[0\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[0] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[0\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 94 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[1\] 3.3-V LVTTL F15 " "Info: Pin DATAIN\[1\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[1] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[1\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 95 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[2\] 3.3-V LVTTL F16 " "Info: Pin DATAIN\[2\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[2] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[2\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 96 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[3\] 3.3-V LVTTL G15 " "Info: Pin DATAIN\[3\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[3] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[3\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 97 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[4\] 3.3-V LVTTL G16 " "Info: Pin DATAIN\[4\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[4] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[4\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 98 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[5\] 3.3-V LVTTL J15 " "Info: Pin DATAIN\[5\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[5] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[5\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 99 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[6\] 3.3-V LVTTL J16 " "Info: Pin DATAIN\[6\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[6] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[6\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 100 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[7\] 3.3-V LVTTL K15 " "Info: Pin DATAIN\[7\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[7] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[7\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 101 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[8\] 3.3-V LVTTL P14 " "Info: Pin DATAIN\[8\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[8] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[8\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 102 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[9\] 3.3-V LVTTL R16 " "Info: Pin DATAIN\[9\] uses I/O standard 3.3-V LVTTL at R16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[9] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[9\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 103 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[10\] 3.3-V LVTTL T15 " "Info: Pin DATAIN\[10\] uses I/O standard 3.3-V LVTTL at T15" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[10] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[10\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 104 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[11\] 3.3-V LVTTL R14 " "Info: Pin DATAIN\[11\] uses I/O standard 3.3-V LVTTL at R14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[11] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[11\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 105 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[12\] 3.3-V LVTTL T14 " "Info: Pin DATAIN\[12\] uses I/O standard 3.3-V LVTTL at T14" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[12] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[12\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 106 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[13\] 3.3-V LVTTL R13 " "Info: Pin DATAIN\[13\] uses I/O standard 3.3-V LVTTL at R13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[13] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[13\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 107 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[14\] 3.3-V LVTTL T13 " "Info: Pin DATAIN\[14\] uses I/O standard 3.3-V LVTTL at T13" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[14] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[14\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 108 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DATAIN\[15\] 3.3-V LVTTL R12 " "Info: Pin DATAIN\[15\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { DATAIN[15] } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATAIN\[15\]" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 23 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATAIN[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 109 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPU_WR 3.3-V LVTTL D16 " "Info: Pin CPU_WR uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/11.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/11.0/quartus/bin64/pin_planner.ppl" { CPU_WR } } } { "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/11.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CPU_WR" } } } } { "USB2_SDRAM_Project.vhd" "" { Text "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.vhd" 27 0 0 } } { "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CPU_WR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/myfile/CTS1000/FPGA/FPGA_V21/" { { 0 { 0 ""} 0 196 5593 6598 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.fit.smsg " "Info: Generated suppressed messages file E:/myfile/CTS1000/FPGA/FPGA_V21/USB2_SDRAM_Project.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Info: Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 03 15:44:55 2018 " "Info: Processing ended: Sun Jun 03 15:44:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
