#summary Architecture specific notes for IvyBridge

= Introduction =

Intel IvyBridge processors support the Architectural Performance Monitoring Version 3.

It has the following support for performance monitoring:

 * Four general purpose performance counter registers (48 bit wide)
 * Three fixed function performance counter registers (48 bit wide)
   * INSTRUCTIONS RETIRED ANY
   * CPU CLK UNHALTED CORE
   * CPU CLK UNHALTED REF
 * Most events can be measured per SMT thread 
 * Uncore Performance Monitoring support.

Similar to Intel SandyBridge, IvyBridge implements HPM using PCI config address space.
Unfortunatly this mapped memory is accessible by root only on Linux. Therefore to use Uncore
performamce monitoring from user space you have to use the accessDaemon. Note that you can switch between 
direct access and accessDaemon on the command line with the -M option.

= Performance groups =

For an exact documentation of the performance groups call likwid-perfctr with the -g GROUP_TAG -H switch. This will output a detailed documentation of the performance group.

Supported Groups: 

BRANCH: Branch prediction miss rate/ratio<br>
CLOCK: Power and Energy consumption<br>
DATA: Load to store ratio<br>
ENERGY: Power and Energy consumption<br>
FLOPS_AVX: Packed AVX MFlops/s<br>
FLOPS_DP: Double Precision MFlops/s<br>
FLOPS_SP: Single Precision MFlops/s<br>
L2: L2 cache bandwidth in MBytes/s<br>
L2CACHE: L2 cache miss rate/ratio<br>
L3: L3 cache bandwidth in MBytes/s<br>
MEM: Main memory bandwidth in MBytes/s<br>
MEM_DP: Power and Energy consumption<br>
MEM_SP: Power and Energy consumption<br>
TLB: TLB miss rate/ratio<br>

= Counters =

3 Fixed Counters: FIXC0, FIXC1, FIXC2.

4 General Purpose Counters: PMC0, PMC1, PMC2, PMC3.

4 RAPL energy Counters: PWR0, PWR1, PWR2, PWR3.

Many Uncore counters :-).

= Events =

This architecture has 537 events.
For a recent list of supported events execute likwid-perfctr with the -e switch.

Event tags (tag, id, umask, counters):

TEMP_CORE, 0x0, 0x0, TMP0 <br>
PWR_PKG_ENERGY, 0x0, 0x0, PWR0 <br>
PWR_PP0_ENERGY, 0x0, 0x0, PWR1 <br>
PWR_DRAM_ENERGY, 0x0, 0x0, PWR3 <br>
INSTR_RETIRED_ANY, 0x0, 0x0, FIXC0 <br>
CPU_CLK_UNHALTED_CORE, 0x0, 0x0, FIXC1 <br>
CPU_CLK_UNHALTED_REF, 0x0, 0x0, FIXC2 <br>
LD_BLOCKS_STORE_FORWARD, 0x3, 0x2, PMC <br>
MISALIGN_MEM_REF_LOADS, 0x5, 0x1, PMC <br>
MISALIGN_MEM_REF_STORES, 0x5, 0x2, PMC <br>
MISALIGN_MEM_REF_ANY, 0x5, 0x3, PMC <br>
LD_BLOCKS_PARTIAL_ADDRESS_ALIAS, 0x7, 0x1, PMC <br>
DTLB_LOAD_MISSES_CAUSES_A_WALK, 0x8, 0x81, PMC <br>
DTLB_LOAD_MISSES_WALK_COMPLETED, 0x8, 0x82, PMC <br>
DTLB_LOAD_MISSES_WALK_DURATION, 0x8, 0x84, PMC <br>
UOPS_ISSUED_ANY, 0xE, 0x1, PMC <br>
UOPS_ISSUED_FLAGS_MERGE, 0xE, 0x10, PMC <br>
UOPS_ISSUED_SLOW_LEA, 0xE, 0x20, PMC <br>
UOPS_ISSUED_SINGLE_MUL, 0xE, 0x40, PMC <br>
FP_COMP_OPS_EXE_X87, 0x10, 0x1, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE, 0x10, 0x10, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE, 0x10, 0x20, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_PACKED_SINGLE, 0x10, 0x40, PMC <br>
FP_COMP_OPS_EXE_SSE_FP_SCALAR_DOUBLE, 0x10, 0x80, PMC <br>
SIMD_FP_256_PACKED_SINGLE, 0x11, 0x1, PMC <br>
SIMD_FP_256_PACKED_DOUBLE, 0x11, 0x2, PMC <br>
ARITH_FPU_DIV_ACTIVE, 0x14, 0x1, PMC <br>
ARITH_NUM_DIV, 0x14, 0x1, PMC <br>
L2_RQSTS_ALL_DEM_AND_DATA_RD_HIT, 0x24, 0x1, PMC <br>
L2_RQSTS_ALL_DEM_AND_DATA_RD, 0x24, 0x3, PMC <br>
L2_RQSTS_RFO_HITS, 0x24, 0x4, PMC <br>
L2_RQSTS_RFO_MISS, 0x24, 0x8, PMC <br>
L2_RQSTS_RFO_ANY, 0x24, 0xC, PMC <br>
L2_RQSTS_CODE_RD_HITS, 0x24, 0x10, PMC <br>
L2_RQSTS_CODE_RD_MISS, 0x24, 0x20, PMC <br>
L2_RQSTS_ALL_CODE_CODE_RD, 0x24, 0x30, PMC <br>
L2_RQSTS_PF_HIT, 0x24, 0x40, PMC <br>
L2_RQSTS_PF_MISS, 0x24, 0x80, PMC <br>
L2_RQSTS_ALL_PF, 0x24, 0xC0, PMC <br>
L2_RQSTS_MISS, 0x24, 0xAA, PMC <br>
L2_STORE_LOCK_RQSTS_MISS, 0x27, 0x1, PMC <br>
L2_STORE_LOCK_RQSTS_HIT_M, 0x27, 0x8, PMC <br>
L2_STORE_LOCK_RQSTS_ALL, 0x27, 0xF, PMC <br>
L1D_WB_RQST_HIT_E, 0x28, 0x4, PMC <br>
L1D_WB_RQST_HIT_M, 0x28, 0x8, PMC <br>
L1D_WB_RQST_ALL, 0x28, 0xF, PMC <br>
L3_LAT_CACHE_REFERENCE, 0x2E, 0x4F, PMC <br>
L3_LAT_CACHE_MISS, 0x2E, 0x41, PMC <br>
CPU_CLOCK_UNHALTED_THREAD_P, 0x3C, 0x0, PMC <br>
CPU_CLOCK_UNHALTED_REF_P, 0x3C, 0x1, PMC <br>
L1D_PEND_MISS_PENDING, 0x48, 0x1, PMC1 <br>
DTLB_STORE_MISSES_MISS_CAUSES_A_WALK, 0x49, 0x1, PMC <br>
DTLB_STORE_MISSES_WALK_COMPLETED, 0x49, 0x2, PMC <br>
DTLB_STORE_MISSES_WALK_DURATION, 0x49, 0x4, PMC <br>
DTLB_STORE_MISSES_STLB_HIT, 0x49, 0x10, PMC <br>
LOAD_HIT_PRE_SW_PF, 0x4C, 0x1, PMC <br>
LOAD_HIT_PRE_HW_PF, 0x4C, 0x2, PMC <br>
L1D_REPLACEMENT, 0x51, 0x1, PMC <br>
L1D_M_EVICT, 0x51, 0x4, PMC <br>
MOVE_ELIMINATION_INT_NOT_ELIMINATED, 0x58, 0x4, PMC <br>
MOVE_ELIMINATION_SIMD_NOT_ELIMINATED, 0x58, 0x8, PMC <br>
MOVE_ELIMINATION_INT_ELIMINATED, 0x58, 0x1, PMC <br>
MOVE_ELIMINATION_SIMD_ELIMINATED, 0x58, 0x2, PMC <br>
CPL_CYCLES_RING0, 0x5C, 0x1, PMC <br>
CPL_CYCLES_RING123, 0x5C, 0x2, PMC <br>
RS_EVENTS_EMPTY_CYCLES, 0x5E, 0x1, PMC <br>
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD, 0x60, 0x1, PMC <br>
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_CODE_RD, 0x60, 0x2, PMC <br>
OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO, 0x60, 0x4, PMC <br>
OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD, 0x60, 0x8, PMC <br>
CACHE_LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION, 0x63, 0x1, PMC <br>
CACHE_LOCK_CYCLES_CACHE_LOCK_DURATION, 0x63, 0x2, PMC <br>
IDQ_EMPTY, 0x79, 0x2, PMC <br>
IDQ_MITE_UOPS, 0x79, 0x4, PMC <br>
IDQ_DSB_UOPS, 0x79, 0x8, PMC <br>
IDQ_MS_DSB_UOPS, 0x79, 0x10, PMC <br>
IDQ_MS_MITE_UOPS, 0x79, 0x20, PMC <br>
IDQ_MS_UOPS, 0x79, 0x30, PMC <br>
IDQ_ALL_DSB_CYCLES_ANY_UOPS, 0x79, 0x18, PMC <br>
IDQ_ALL_DSB_CYCLES_4_UOPS, 0x79, 0x18, PMC <br>
IDQ_ALL_MITE_CYCLES_4_UOPS, 0x79, 0x24, PMC <br>
IDQ_ALL_MITE_CYCLES_4_UOPS, 0x79, 0x24, PMC <br>
IDQ_ALL_MITE_ALL_UOPS, 0x79, 0x3C, PMC <br>
ICACHE_MISSES, 0x80, 0x2, PMC <br>
ITLB_MISSES_CAUSES_A_WALK, 0x85, 0x1, PMC <br>
ITLB_MISSES_WALK_COMPLETED, 0x85, 0x2, PMC <br>
ITLB_MISSES_WALK_DURATION, 0x85, 0x4, PMC <br>
ITLB_MISSES_STLB_HIT, 0x85, 0x10, PMC <br>
ILD_STALL_LCP, 0x87, 0x1, PMC <br>
ILD_STALL_IQ_FULL, 0x87, 0x4, PMC <br>
BR_INST_EXEC_COND_TAKEN, 0x88, 0x81, PMC <br>
BR_INST_EXEC_COND_NON_TAKEN, 0x88, 0x41, PMC <br>
BR_INST_EXEC_DIRECT_JMP_TAKEN, 0x88, 0x82, PMC <br>
BR_INST_EXEC_DIRECT_JMP_NON_TAKEN, 0x88, 0x42, PMC <br>
BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET_TAKEN, 0x88, 0x84, PMC <br>
BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET_NON_TAKEN, 0x88, 0x44, PMC <br>
BR_INST_EXEC_RETURN_NEAR_TAKEN, 0x88, 0x88, PMC <br>
BR_INST_EXEC_RETURN_NEAR_NON_TAKEN, 0x88, 0x48, PMC <br>
BR_INST_EXEC_DIRECT_NEAR_CALL_TAKEN, 0x88, 0x90, PMC <br>
BR_INST_EXEC_DIRECT_NEAR_CALL_NON_TAKEN, 0x88, 0x50, PMC <br>
BR_INST_EXEC_INDIRECT_NEAR_CALL_TAKEN, 0x88, 0xA0, PMC <br>
BR_INST_EXEC_INDIRECT_NEAR_CALL_NON_TAKEN, 0x88, 0x60, PMC <br>
BR_INST_EXEC_ALL_BRANCHES, 0x88, 0xFF, PMC <br>
BR_MISP_EXEC_COND_TAKEN, 0x89, 0x81, PMC <br>
BR_MISP_EXEC_COND_NON_TAKEN, 0x89, 0x41, PMC <br>
BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET_TAKEN, 0x89, 0x84, PMC <br>
BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET_NON_TAKEN, 0x89, 0x44, PMC <br>
BR_MISP_EXEC_RETURN_NEAR_TAKEN, 0x89, 0x88, PMC <br>
BR_MISP_EXEC_RETURN_NEAR_NON_TAKEN, 0x89, 0x48, PMC <br>
BR_MISP_EXEC_DIRECT_NEAR_CALL_TAKEN, 0x89, 0x90, PMC <br>
BR_MISP_EXEC_DIRECT_NEAR_CALL_NON_TAKEN, 0x89, 0x50, PMC <br>
BR_MISP_EXEC_INDIRECT_NEAR_CALL_TAKEN, 0x89, 0xA0, PMC <br>
BR_MISP_EXEC_INDIRECT_NEAR_CALL_NON_TAKEN, 0x89, 0x60, PMC <br>
BR_MISP_EXEC_ALL_BRANCHES, 0x89, 0xFF, PMC <br>
IDQ_UOPS_NOT_DELIVERED_CORE, 0x9C, 0x1, PMC <br>
UOPS_DISPATCHED_PORT_PORT_0, 0xA1, 0x1, PMC <br>
UOPS_DISPATCHED_PORT_PORT_1, 0xA1, 0x2, PMC <br>
UOPS_DISPATCHED_PORT_PORT_2_LD, 0xA1, 0x4, PMC <br>
UOPS_DISPATCHED_PORT_PORT_2_STA, 0xA1, 0x8, PMC <br>
UOPS_DISPATCHED_PORT_PORT_2, 0xA1, 0xC, PMC <br>
UOPS_DISPATCHED_PORT_PORT_3_LD, 0xA1, 0x10, PMC <br>
UOPS_DISPATCHED_PORT_PORT_3_STA, 0xA1, 0x20, PMC <br>
UOPS_DISPATCHED_PORT_PORT_3, 0xA1, 0x30, PMC <br>
UOPS_DISPATCHED_PORT_PORT_4, 0xA1, 0x40, PMC <br>
UOPS_DISPATCHED_PORT_PORT_5, 0xA1, 0x80, PMC <br>
RESOURCE_STALLS_ANY, 0xA2, 0x1, PMC <br>
RESOURCE_STALLS_RS, 0xA2, 0x4, PMC <br>
RESOURCE_STALLS_B, 0xA2, 0x8, PMC <br>
RESOURCE_STALLS_ROB, 0xA2, 0x10, PMC <br>
CYCLE_ACTIVITY_CYCLES_L2_PENDING, 0xA3, 0x1, PMC <br>
CYCLE_ACTIVITY_CYCLES_LDM_PENDING, 0xA3, 0x2, PMC <br>
CYCLE_ACTIVITY_L1D_PENDING, 0xA3, 0x8, PMC <br>
CYCLE_ACTIVITY_CYCLES_NO_EXECUTE, 0xA3, 0x4, PMC <br>
DSB2MITE_SWITCHES_COUNT, 0xAB, 0x1, PMC <br>
DSB2MITE_SWITCHES_PENALTY_CYCLES, 0xAB, 0x2, PMC <br>
DSB_FILL_EXCEED_DSB_LINES, 0xAC, 0x8, PMC <br>
ITLB_ITLB_FLUSH, 0xAE, 0x1, PMC <br>
OFFCORE_REQUESTS_DEMAND_DATA_RD, 0xB0, 0x1, PMC <br>
OFFCORE_REQUESTS_DEMAND_CODE_RD, 0xB0, 0x2, PMC <br>
OFFCORE_REQUESTS_DEMAND_RFO, 0xB0, 0x4, PMC <br>
OFFCORE_REQUESTS_ALL_DATA_RD, 0xB0, 0x8, PMC <br>
UOPS_EXECUTED_THREAD, 0xB1, 0x1, PMC <br>
UOPS_EXECUTED_CORE, 0xB1, 0x2, PMC <br>
TLB_FLUSH_DTLB_THREAD, 0xBD, 0x1, PMC <br>
TLB_FLUSH_STLB_ANY, 0xBD, 0x20, PMC <br>
INST_RETIRED_ANY_P, 0xC0, 0x0, PMC1 <br>
INST_RETIRED_ALL, 0xC0, 0x1, PMC1 <br>
OTHER_ASSISTS_AVX_STORE, 0xC1, 0x8, PMC <br>
OTHER_ASSISTS_AVX_TO_SSE, 0xC1, 0x10, PMC <br>
OTHER_ASSISTS_SSE_TO_AVX, 0xC1, 0x20, PMC <br>
UOPS_RETIRED_ALL, 0xC2, 0x1, PMC <br>
UOPS_RETIRED_RETIRE_SLOTS, 0xC2, 0x2, PMC <br>
MACHINE_CLEARS_MEMORY_ORDERING, 0xC3, 0x2, PMC <br>
MACHINE_CLEARS_SMC, 0xC3, 0x4, PMC <br>
MACHINE_CLEARS_MASKMOV, 0xC3, 0x20, PMC <br>
BR_INST_RETIRED_ALL_BRANCHES, 0xC4, 0x0, PMC <br>
BR_INST_RETIRED_CONDITIONAL, 0xC4, 0x1, PMC <br>
BR_INST_RETIRED_NEAR_CALL, 0xC4, 0x2, PMC <br>
BR_INST_RETIRED_ALL_BRANCHES, 0xC4, 0x4, PMC <br>
BR_INST_RETIRED_NEAR_RETURN, 0xC4, 0x8, PMC <br>
BR_INST_RETIRED_NOT_TAKEN, 0xC4, 0x10, PMC <br>
BR_INST_RETIRED_NEAR_TAKEN, 0xC4, 0x20, PMC <br>
BR_INST_RETIRED_FAR_BRANCH, 0xC4, 0x40, PMC <br>
BR_MISP_RETIRED_ALL_BRANCHES, 0xC5, 0x0, PMC <br>
BR_MISP_RETIRED_CONDITIONAL, 0xC5, 0x1, PMC <br>
BR_MISP_RETIRED_NEAR_CALL, 0xC5, 0x2, PMC <br>
BR_MISP_RETIRED_ALL_BRANCHES, 0xC5, 0x4, PMC <br>
BR_MISP_RETIRED_NOT_TAKEN, 0xC5, 0x10, PMC <br>
BR_MISP_RETIRED_TAKEN, 0xC5, 0x20, PMC <br>
FP_ASSIST_X87_OUTPUT, 0xCA, 0x2, PMC <br>
FP_ASSIST_X87_INPUT, 0xCA, 0x4, PMC <br>
FP_ASSIST_SIMD_OUTPUT, 0xCA, 0x8, PMC <br>
FP_ASSIST_SIMD_INPUT, 0xCA, 0x10, PMC <br>
FP_ASSIST_ANY, 0xCA, 0x1E, PMC <br>
ROB_MISC_EVENT_LBR_INSERTS, 0xCC, 0x20, PMC <br>
MEM_UOP_RETIRED_LOADS, 0xD0, 0x81, PMC <br>
MEM_UOP_RETIRED_STORES, 0xD0, 0x82, PMC <br>
MEM_UOP_RETIRED_LOADS_STLB_MISS, 0xD0, 0x11, PMC <br>
MEM_UOP_RETIRED_STORES_STLB_MISS, 0xD0, 0x12, PMC <br>
MEM_UOP_RETIRED_LOADS_LOCK, 0xD0, 0x21, PMC <br>
MEM_UOP_RETIRED_STORES_LOCK, 0xD0, 0x22, PMC <br>
MEM_UOP_RETIRED_LOADS_SPLIT, 0xD0, 0x41, PMC <br>
MEM_UOP_RETIRED_STORES_SPLIT, 0xD0, 0x42, PMC <br>
MEMLOAD_UOPS_RETIRED_L1_HIT, 0xD1, 0x1, PMC <br>
MEMLOAD_UOPS_RETIRED_L2_HIT, 0xD1, 0x2, PMC <br>
MEMLOAD_UOPS_RETIRED_LLC_HIT, 0xD1, 0x4, PMC <br>
MEMLOAD_UOPS_RETIRED_LLC_MISS, 0xD1, 0x20, PMC <br>
MEMLOAD_UOPS_RETIRED_HIT_LFB, 0xD1, 0x40, PMC <br>
MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_MISS, 0xD2, 0x1, PMC <br>
MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HIT, 0xD2, 0x2, PMC <br>
MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_HITM, 0xD2, 0x4, PMC <br>
MEM_LOAD_UOPS_LLC_HIT_RETIRED_XSNP_NONE, 0xD2, 0x8, PMC <br>
MEM_LOAD_UOPS_LLC_MISS_RETIRED_LOCAL_DRAM, 0xD3, 0x1, PMC <br>
BACLEARS_ANY, 0xE6, 0x1F, PMC <br>
L2_TRANS_DEMAND_DATA_RD, 0xF0, 0x1, PMC <br>
L2_TRANS_RFO, 0xF0, 0x2, PMC <br>
L2_TRANS_CODE_RD, 0xF0, 0x4, PMC <br>
L2_TRANS_ALL_PREF, 0xF0, 0x8, PMC <br>
L2_TRANS_L1D_WB, 0xF0, 0x10, PMC <br>
L2_TRANS_L2_FILL, 0xF0, 0x20, PMC <br>
L2_TRANS_L2_WB, 0xF0, 0x40, PMC <br>
L2_TRANS_ALL_REQUESTS, 0xF0, 0x80, PMC <br>
L2_LINES_IN_I, 0xF1, 0x1, PMC <br>
L2_LINES_IN_S, 0xF1, 0x2, PMC <br>
L2_LINES_IN_E, 0xF1, 0x4, PMC <br>
L2_LINES_IN_ALL, 0xF1, 0x7, PMC <br>
L2_LINES_OUT_DEMAND_CLEAN, 0xF2, 0x1, PMC <br>
L2_LINES_OUT_DEMAND_DIRTY, 0xF2, 0x2, PMC <br>
L2_LINES_OUT_PF_CLEAN, 0xF2, 0x4, PMC <br>
L2_LINES_OUT_PF_DIRTY, 0xF2, 0x8, PMC <br>
L2_LINES_OUT_DIRTY_ALL, 0xF2, 0xA, PMC <br>
MEM_LOAD_UOPS_LLC_MISS_RETIRED_LOCAL_DRAM, 0xD3, 0x3, PMC <br>
MEM_LOAD_UOPS_LLC_MISS_RETIRED_REMOTE_DRAM, 0xD3, 0xC, PMC <br>
MEM_LOAD_UOPS_LLC_MISS_RETIRED_REMOTE_HITM, 0xD3, 0x10, PMC <br>
MEM_LOAD_UOPS_LLC_MISS_RETIRED_REMOTE_FWD, 0xD3, 0x20, PMC <br>
CBO_CLOCKTICKS, 0x0, 0x0, CBOX <br>
COUNTER0_OCCUPANCY, 0x1F, 0x0, CBOX <br>
LLC_LOOKUP_DATA_READ, 0x34, 0x3, CBOX0|CBOX1 <br>
LLC_LOOKUP_WRITE, 0x34, 0x5, CBOX0|CBOX1 <br>
LLC_LOOKUP_REMOTE_SNOOP, 0x34, 0x9, CBOX0|CBOX1 <br>
LLC_LOOKUP_ANY, 0x34, 0x11, CBOX0|CBOX1 <br>
LLC_LOOKUP_NID, 0x34, 0x41, CBOX0|CBOX1 <br>
LLC_VICTIMS_M_STATE, 0x37, 0x1, CBOX0|CBOX1 <br>
LLC_VICTIMS_E_STATE, 0x37, 0x2, CBOX0|CBOX1 <br>
LLC_VICTIMS_S_STATE, 0x37, 0x4, CBOX0|CBOX1 <br>
LLC_VICTIMS_MISS, 0x37, 0x8, CBOX0|CBOX1 <br>
LLC_VICTIMS_NID, 0x37, 0x40, CBOX0|CBOX1 <br>
CBO_MISC_RSPI_WAS_FSE, 0x39, 0x1, CBOX0|CBOX1 <br>
CBO_MISC_WC_ALIASING, 0x39, 0x2, CBOX0|CBOX1 <br>
CBO_MISC_STARTED, 0x39, 0x4, CBOX0|CBOX1 <br>
CBO_MISC_RFO_HIT_S, 0x39, 0x8, CBOX0|CBOX1 <br>
RING_AD_USED_0_UP_EVEN, 0x1B, 0x1, CBOX2|CBOX3 <br>
RING_AD_USED_0_UP_ODD, 0x1B, 0x2, CBOX2|CBOX3 <br>
RING_AD_USED_0_DOWN_EVEN, 0x1B, 0x4, CBOX2|CBOX3 <br>
RING_AD_USED_0_DOWN_ODD, 0x1B, 0x8, CBOX2|CBOX3 <br>
RING_AD_USED_1_UP_EVEN, 0x1B, 0x10, CBOX2|CBOX3 <br>
RING_AD_USED_1_UP_ODD, 0x1B, 0x20, CBOX2|CBOX3 <br>
RING_AD_USED_1_DOWN_EVEN, 0x1B, 0x40, CBOX2|CBOX3 <br>
RING_AD_USED_1_DOWN_ODD, 0x1B, 0x80, CBOX2|CBOX3 <br>
RING_AD_USED_DOWN, 0x1B, 0xCC, CBOX2|CBOX3 <br>
RING_AD_USED_UP, 0x1B, 0x33, CBOX2|CBOX3 <br>
RING_AK_USED_0_UP_EVEN, 0x1C, 0x1, CBOX2|CBOX3 <br>
RING_AK_USED_0_UP_ODD, 0x1C, 0x2, CBOX2|CBOX3 <br>
RING_AK_USED_0_DOWN_EVEN, 0x1C, 0x4, CBOX2|CBOX3 <br>
RING_AK_USED_0_DOWN_ODD, 0x1C, 0x8, CBOX2|CBOX3 <br>
RING_AK_USED_1_UP_EVEN, 0x1C, 0x10, CBOX2|CBOX3 <br>
RING_AK_USED_1_UP_ODD, 0x1C, 0x20, CBOX2|CBOX3 <br>
RING_AK_USED_1_DOWN_EVEN, 0x1C, 0x40, CBOX2|CBOX3 <br>
RING_AK_USED_1_DOWN_ODD, 0x1C, 0x80, CBOX2|CBOX3 <br>
RING_AK_USED_DOWN, 0x1C, 0xCC, CBOX2|CBOX3 <br>
RING_AK_USED_UP, 0x1C, 0x33, CBOX2|CBOX3 <br>
RING_BL_USED_0_UP_EVEN, 0x1D, 0x1, CBOX2|CBOX3 <br>
RING_BL_USED_0_UP_ODD, 0x1D, 0x2, CBOX2|CBOX3 <br>
RING_BL_USED_0_DOWN_EVEN, 0x1D, 0x4, CBOX2|CBOX3 <br>
RING_BL_USED_0_DOWN_ODD, 0x1D, 0x8, CBOX2|CBOX3 <br>
RING_BL_USED_1_UP_EVEN, 0x1D, 0x10, CBOX2|CBOX3 <br>
RING_BL_USED_1_UP_ODD, 0x1D, 0x20, CBOX2|CBOX3 <br>
RING_BL_USED_1_DOWN_EVEN, 0x1D, 0x40, CBOX2|CBOX3 <br>
RING_BL_USED_1_DOWN_ODD, 0x1D, 0x80, CBOX2|CBOX3 <br>
RING_BL_USED_DOWN, 0x1D, 0xCC, CBOX2|CBOX3 <br>
RING_BL_USED_UP, 0x1D, 0x33, CBOX2|CBOX3 <br>
RING_BOUNCES_AK_IRQ, 0x5, 0x2, CBOX0|CBOX1 <br>
RING_BOUNCES_AK_CORE, 0x5, 0x4, CBOX0|CBOX1 <br>
RING_BOUNCES_BL_CORE, 0x5, 0x8, CBOX0|CBOX1 <br>
RING_BOUNCES_IV_CORE, 0x5, 0x1, CBOX0|CBOX1 <br>
RING_IV_USED_ANY, 0x1E, 0xF, CBOX2|CBOX3 <br>
RING_IV_USED_UP, 0x1E, 0x33, CBOX2|CBOX3 <br>
RING_IV_USED_DOWN, 0x1E, 0xCC, CBOX2|CBOX3 <br>
RING_SRC_THRTL, 0x7, 0x0, CBOX0|CBOX1 <br>
RXR_EXT_STARVED_IRQ, 0x12, 0x1, CBOX0|CBOX1 <br>
RXR_EXT_STARVED_IPQ, 0x12, 0x2, CBOX0|CBOX1 <br>
RXR_EXT_STARVED_PRQ, 0x12, 0x4, CBOX0|CBOX1 <br>
RXR_EXT_STARVED_ISMQ_BIDS, 0x12, 0x8, CBOX0|CBOX1 <br>
RXR_INSERTS_IRQ, 0x13, 0x1, CBOX0|CBOX1 <br>
RXR_INSERTS_IRQ_REJECTED, 0x13, 0x2, CBOX0|CBOX1 <br>
RXR_INSERTS_IPQ, 0x13, 0x4, CBOX0|CBOX1 <br>
RXR_INSERTS_VFIFO, 0x13, 0x10, CBOX0|CBOX1 <br>
RXR_IPQ_RETRY_ANY, 0x31, 0x1, CBOX0|CBOX1 <br>
RXR_IPQ_RETRY_FULL, 0x31, 0x2, CBOX0|CBOX1 <br>
RXR_IPQ_RETRY_ADDR_CONFLICT, 0x31, 0x4, CBOX0|CBOX1 <br>
RXR_IPQ_RETRY_QPI_CREDITS, 0x31, 0x10, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_ANY, 0x32, 0x1, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_FULL, 0x32, 0x2, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_ADDR_CONFLICT, 0x32, 0x4, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_RTID, 0x32, 0x8, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_QPI_CREDITS, 0x32, 0x10, CBOX0|CBOX1 <br>
RXR_IRQ_RETRY_HO_CREDITS, 0x32, 0x20, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_ANY, 0x33, 0x1, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_FULL, 0x33, 0x2, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_RTID, 0x33, 0x8, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_QPI_CREDITS, 0x33, 0x10, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_HO_CREDITS, 0x33, 0x20, CBOX0|CBOX1 <br>
RXR_ISMQ_RETRY_WB_CREDITS, 0x33, 0x80, CBOX0|CBOX1 <br>
RXR_OCCUPANCY_IRQ, 0x11, 0x1, CBOX0 <br>
RXR_OCCUPANCY_IRQ_REJECTED, 0x11, 0x2, CBOX0 <br>
RXR_OCCUPANCY_IPQ, 0x11, 0x4, CBOX0 <br>
RXR_OCCUPANCY_VIFO, 0x11, 0x10, CBOX0 <br>
TOR_INSERTS_OPCODE, 0x35, 0x1, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_OPCODE, 0x35, 0x3, CBOX0|CBOX1 <br>
TOR_INSERTS_EVICTION, 0x35, 0x4, CBOX0|CBOX1 <br>
TOR_INSERTS_ALL, 0x35, 0x8, CBOX0|CBOX1 <br>
TOR_INSERTS_WB, 0x35, 0x10, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_ALL, 0x35, 0xA, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_LOCAL, 0x35, 0x2A, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_LOCAL_OPCODE, 0x35, 0x23, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_OPCODE, 0x35, 0x41, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_EVICTION, 0x35, 0x44, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_ALL, 0x35, 0x48, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_WB, 0x35, 0x50, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_MISS_OPCODE, 0x35, 0x43, CBOX0|CBOX1 <br>
TOR_INSERTS_NID_MISS_ALL, 0x35, 0x4A, CBOX0|CBOX1 <br>
TOR_INSERTS_REMOTE_OPCODE, 0x35, 0x81, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_REMOTE_OPCODE, 0x35, 0x83, CBOX0|CBOX1 <br>
TOR_INSERTS_REMOTE, 0x35, 0x88, CBOX0|CBOX1 <br>
TOR_INSERTS_MISS_REMOTE, 0x35, 0x8A, CBOX0|CBOX1 <br>
TOR_OCCUPANCY_OPCODE, 0x36, 0x1, CBOX0 <br>
TOR_OCCUPANCY_MISS_OPCODE, 0x36, 0x3, CBOX0 <br>
TOR_OCCUPANCY_EVICTION, 0x36, 0x4, CBOX0 <br>
TOR_OCCUPANCY_ALL, 0x36, 0x8, CBOX0 <br>
TOR_OCCUPANCY_MISS_ALL, 0x36, 0xA, CBOX0 <br>
TOR_OCCUPANCY_WB, 0x36, 0x10, CBOX0 <br>
TOR_OCCUPANCY_LOCAL_OPCODE, 0x36, 0x21, CBOX0 <br>
TOR_OCCUPANCY_MISS_LOCAL_OPCODE, 0x36, 0x23, CBOX0 <br>
TOR_OCCUPANCY_LOCAL, 0x36, 0x28, CBOX0 <br>
TOR_OCCUPANCY_MISS_LOCAL, 0x36, 0x2A, CBOX0 <br>
TOR_OCCUPANCY_NID_OPCODE, 0x36, 0x41, CBOX0 <br>
TOR_OCCUPANCY_NID_EVICTION, 0x36, 0x44, CBOX0 <br>
TOR_OCCUPANCY_NID_ALL, 0x36, 0x48, CBOX0 <br>
TOR_OCCUPANCY_NID_MISS_OPCODE, 0x36, 0x43, CBOX0 <br>
TOR_OCCUPANCY_NID_MISS_ALL, 0x36, 0x4A, CBOX0 <br>
TOR_OCCUPANCY_NID_WB, 0x36, 0x50, CBOX0 <br>
TOR_OCCUPANCY_REMOTE_OPCODE, 0x36, 0x81, CBOX0 <br>
TOR_OCCUPANCY_MISS_REMOTE_OPCODE, 0x36, 0x83, CBOX0 <br>
TOR_OCCUPANCY_REMOTE, 0x36, 0x88, CBOX0 <br>
TOR_OCCUPANCY_MISS_REMOTE, 0x36, 0x8A, CBOX0 <br>
TXR_ADS_USED_AD, 0x4, 0x1, CBOX0|CBOX1 <br>
TXR_ADS_USED_AK, 0x4, 0x2, CBOX0|CBOX1 <br>
TXR_ADS_USED_BL, 0x4, 0x4, CBOX0|CBOX1 <br>
TXR_INSERTS_AD_CACHE, 0x2, 0x1, CBOX0|CBOX1 <br>
TXR_INSERTS_AK_CACHE, 0x2, 0x2, CBOX0|CBOX1 <br>
TXR_INSERTS_BL_CACHE, 0x2, 0x4, CBOX0|CBOX1 <br>
TXR_INSERTS_IV_CACHE, 0x2, 0x8, CBOX0|CBOX1 <br>
TXR_INSERTS_AD_CORE, 0x2, 0x10, CBOX0|CBOX1 <br>
TXR_INSERTS_AK_CORE, 0x2, 0x20, CBOX0|CBOX1 <br>
TXR_INSERTS_BL_CORE, 0x2, 0x40, CBOX0|CBOX1 <br>
DRAM_CLOCKTICKS, 0x0, 0x0, MBOX <br>
ACT_COUNT_RD, 0x1, 0x1, MBOX <br>
ACT_COUNT_WR, 0x1, 0x2, MBOX <br>
ACT_COUNT_BYP, 0x1, 0x8, MBOX <br>
BYP_CMDS_ACT, 0xA1, 0x1, MBOX <br>
BYP_CMDS_CAS, 0xA1, 0x2, MBOX <br>
BYP_CMDS_PRE, 0xA1, 0x4, MBOX <br>
CAS_COUNT_RD_REG, 0x4, 0x1, MBOX <br>
CAS_COUNT_RD_UNDERFILL, 0x4, 0x2, MBOX <br>
CAS_COUNT_RD, 0x4, 0x3, MBOX <br>
CAS_COUNT_WR_WMM, 0x4, 0x4, MBOX <br>
CAS_COUNT_WR_RMM, 0x4, 0x8, MBOX <br>
CAS_COUNT_WR, 0x4, 0xC, MBOX <br>
CAS_COUNT_ALL, 0x4, 0xF, MBOX <br>
CAS_COUNT_RD_WMM, 0x4, 0x1, MBOX <br>
CAS_COUNT_RD_RMM, 0x4, 0x2, MBOX <br>
DRAM_PRE_ALL, 0x6, 0x0, MBOX <br>
DRAM_REFRESH_PANIC, 0x5, 0x2, MBOX <br>
DRAM_REFRESH_HIGH, 0x5, 0x4, MBOX <br>
ECC_CORRECTABLE_ERRORS, 0x9, 0x0, MBOX <br>
MAJOR_MODES_READ, 0x7, 0x1, MBOX <br>
MAJOR_MODES_WRITE, 0x7, 0x2, MBOX <br>
MAJOR_MODES_PARTIAL, 0x7, 0x4, MBOX <br>
MAJOR_MODES_ISOCH, 0x7, 0x8, MBOX <br>
POWER_CHANNEL_DLLOFF, 0x84, 0x0, MBOX <br>
POWER_CHANNEL_PPD, 0x85, 0x0, MBOX <br>
POWER_CKE_CYCLES_RANK0, 0x83, 0x1, MBOX <br>
POWER_CKE_CYCLES_RANK1, 0x83, 0x2, MBOX <br>
POWER_CKE_CYCLES_RANK2, 0x83, 0x4, MBOX <br>
POWER_CKE_CYCLES_RANK3, 0x83, 0x8, MBOX <br>
POWER_CKE_CYCLES_RANK4, 0x83, 0x10, MBOX <br>
POWER_CKE_CYCLES_RANK5, 0x83, 0x20, MBOX <br>
POWER_CKE_CYCLES_RANK6, 0x83, 0x40, MBOX <br>
POWER_CKE_CYCLES_RANK7, 0x83, 0x80, MBOX <br>
POWER_CRITICAL_THROTTLE_CYCLES, 0x86, 0x0, MBOX <br>
POWER_PCU_THROTTLING, 0x42, 0x0, MBOX <br>
POWER_SELF_REFRESH, 0x43, 0x0, MBOX <br>
POWER_THROTTLE_CYCLES_RANK0, 0x41, 0x1, MBOX <br>
POWER_THROTTLE_CYCLES_RANK1, 0x41, 0x2, MBOX <br>
POWER_THROTTLE_CYCLES_RANK2, 0x41, 0x4, MBOX <br>
POWER_THROTTLE_CYCLES_RANK3, 0x41, 0x8, MBOX <br>
POWER_THROTTLE_CYCLES_RANK4, 0x41, 0x10, MBOX <br>
POWER_THROTTLE_CYCLES_RANK5, 0x41, 0x20, MBOX <br>
POWER_THROTTLE_CYCLES_RANK6, 0x41, 0x40, MBOX <br>
POWER_THROTTLE_CYCLES_RANK7, 0x41, 0x80, MBOX <br>
PREEMPTION_RD_PREEMPT_RD, 0x8, 0x1, MBOX <br>
PREEMPTION_RD_PREEMPT_WR, 0x8, 0x2, MBOX <br>
PRE_COUNT_PAGE_MISS, 0x2, 0x1, MBOX <br>
PRE_COUNT_PAGE_CLOSE, 0x2, 0x2, MBOX <br>
RD_CAS_PRIO_LOW, 0xA0, 0x1, MBOX <br>
RD_CAS_PRIO_MED, 0xA0, 0x2, MBOX <br>
RD_CAS_PRIO_HIGH, 0xA0, 0x4, MBOX <br>
RD_CAS_PRIO_PANIC, 0xA0, 0x8, MBOX <br>
RD_CAS_RANK0_BANK0, 0xB0, 0x1, MBOX <br>
RD_CAS_RANK0_BANK1, 0xB0, 0x2, MBOX <br>
RD_CAS_RANK0_BANK2, 0xB0, 0x4, MBOX <br>
RD_CAS_RANK0_BANK3, 0xB0, 0x8, MBOX <br>
RD_CAS_RANK0_BANK4, 0xB0, 0x10, MBOX <br>
RD_CAS_RANK0_BANK5, 0xB0, 0x20, MBOX <br>
RD_CAS_RANK0_BANK6, 0xB0, 0x40, MBOX <br>
RD_CAS_RANK0_BANK7, 0xB0, 0x80, MBOX <br>
RD_CAS_RANK1_BANK0, 0xB1, 0x1, MBOX <br>
RD_CAS_RANK1_BANK1, 0xB1, 0x2, MBOX <br>
RD_CAS_RANK1_BANK2, 0xB1, 0x4, MBOX <br>
RD_CAS_RANK1_BANK3, 0xB1, 0x8, MBOX <br>
RD_CAS_RANK1_BANK4, 0xB1, 0x10, MBOX <br>
RD_CAS_RANK1_BANK5, 0xB1, 0x20, MBOX <br>
RD_CAS_RANK1_BANK6, 0xB1, 0x40, MBOX <br>
RD_CAS_RANK1_BANK7, 0xB1, 0x80, MBOX <br>
RD_CAS_RANK2_BANK0, 0xB2, 0x1, MBOX <br>
RD_CAS_RANK2_BANK1, 0xB2, 0x2, MBOX <br>
RD_CAS_RANK2_BANK2, 0xB2, 0x4, MBOX <br>
RD_CAS_RANK2_BANK3, 0xB2, 0x8, MBOX <br>
RD_CAS_RANK2_BANK4, 0xB2, 0x10, MBOX <br>
RD_CAS_RANK2_BANK5, 0xB2, 0x20, MBOX <br>
RD_CAS_RANK2_BANK6, 0xB2, 0x40, MBOX <br>
RD_CAS_RANK2_BANK7, 0xB2, 0x80, MBOX <br>
RD_CAS_RANK3_BANK0, 0xB3, 0x1, MBOX <br>
RD_CAS_RANK3_BANK1, 0xB3, 0x2, MBOX <br>
RD_CAS_RANK3_BANK2, 0xB3, 0x4, MBOX <br>
RD_CAS_RANK3_BANK3, 0xB3, 0x8, MBOX <br>
RD_CAS_RANK3_BANK4, 0xB3, 0x10, MBOX <br>
RD_CAS_RANK3_BANK5, 0xB3, 0x20, MBOX <br>
RD_CAS_RANK3_BANK6, 0xB3, 0x40, MBOX <br>
RD_CAS_RANK3_BANK7, 0xB3, 0x80, MBOX <br>
RD_CAS_RANK4_BANK0, 0xB4, 0x1, MBOX <br>
RD_CAS_RANK4_BANK1, 0xB4, 0x2, MBOX <br>
RD_CAS_RANK4_BANK2, 0xB4, 0x4, MBOX <br>
RD_CAS_RANK4_BANK3, 0xB4, 0x8, MBOX <br>
RD_CAS_RANK4_BANK4, 0xB4, 0x10, MBOX <br>
RD_CAS_RANK4_BANK5, 0xB4, 0x20, MBOX <br>
RD_CAS_RANK4_BANK6, 0xB4, 0x40, MBOX <br>
RD_CAS_RANK4_BANK7, 0xB4, 0x80, MBOX <br>
RD_CAS_RANK5_BANK0, 0xB5, 0x1, MBOX <br>
RD_CAS_RANK5_BANK1, 0xB5, 0x2, MBOX <br>
RD_CAS_RANK5_BANK2, 0xB5, 0x4, MBOX <br>
RD_CAS_RANK5_BANK3, 0xB5, 0x8, MBOX <br>
RD_CAS_RANK5_BANK4, 0xB5, 0x10, MBOX <br>
RD_CAS_RANK5_BANK5, 0xB5, 0x20, MBOX <br>
RD_CAS_RANK5_BANK6, 0xB5, 0x40, MBOX <br>
RD_CAS_RANK5_BANK7, 0xB5, 0x80, MBOX <br>
RD_CAS_RANK6_BANK0, 0xB6, 0x1, MBOX <br>
RD_CAS_RANK6_BANK1, 0xB6, 0x2, MBOX <br>
RD_CAS_RANK6_BANK2, 0xB6, 0x4, MBOX <br>
RD_CAS_RANK6_BANK3, 0xB6, 0x8, MBOX <br>
RD_CAS_RANK6_BANK4, 0xB6, 0x10, MBOX <br>
RD_CAS_RANK6_BANK5, 0xB6, 0x20, MBOX <br>
RD_CAS_RANK6_BANK6, 0xB6, 0x40, MBOX <br>
RD_CAS_RANK6_BANK7, 0xB6, 0x80, MBOX <br>
RD_CAS_RANK7_BANK0, 0xB7, 0x1, MBOX <br>
RD_CAS_RANK7_BANK1, 0xB7, 0x2, MBOX <br>
RD_CAS_RANK7_BANK2, 0xB7, 0x4, MBOX <br>
RD_CAS_RANK7_BANK3, 0xB7, 0x8, MBOX <br>
RD_CAS_RANK7_BANK4, 0xB7, 0x10, MBOX <br>
RD_CAS_RANK7_BANK5, 0xB7, 0x20, MBOX <br>
RD_CAS_RANK7_BANK6, 0xB7, 0x40, MBOX <br>
RD_CAS_RANK7_BANK7, 0xB7, 0x80, MBOX <br>
RPQ_CYCLES_NE, 0x11, 0x0, MBOX <br>
RPQ_INSERTS, 0x10, 0x0, MBOX <br>
VMSE_MXB_WR_OCCUPANCY, 0x91, 0x0, MBOX <br>
VMSE_WR_PUSH, 0x90, 0x0, MBOX <br>
WMM_TO_RMM, 0xC0, 0x0, MBOX <br>
WPQ_CYCLES_FULL, 0x22, 0x0, MBOX <br>
WPQ_CYCLES_NE, 0x21, 0x0, MBOX <br>
WPQ_INSERTS, 0x20, 0x0, MBOX <br>
WPQ_READ_HIT, 0x23, 0x0, MBOX <br>
WPQ_WRITE_HIT, 0x24, 0x0, MBOX <br>
WRONG_MM, 0xC1, 0x0, MBOX <br>
WR_CAS_RANK0_BANK0, 0xB8, 0x1, MBOX <br>
WR_CAS_RANK0_BANK1, 0xB8, 0x2, MBOX <br>
WR_CAS_RANK0_BANK2, 0xB8, 0x4, MBOX <br>
WR_CAS_RANK0_BANK3, 0xB8, 0x8, MBOX <br>
WR_CAS_RANK0_BANK4, 0xB8, 0x10, MBOX <br>
WR_CAS_RANK0_BANK5, 0xB8, 0x20, MBOX <br>
WR_CAS_RANK0_BANK6, 0xB8, 0x40, MBOX <br>
WR_CAS_RANK0_BANK7, 0xB8, 0x80, MBOX <br>
WR_CAS_RANK1_BANK0, 0xB9, 0x1, MBOX <br>
WR_CAS_RANK1_BANK1, 0xB9, 0x2, MBOX <br>
WR_CAS_RANK1_BANK2, 0xB9, 0x4, MBOX <br>
WR_CAS_RANK1_BANK3, 0xB9, 0x8, MBOX <br>
WR_CAS_RANK1_BANK4, 0xB9, 0x10, MBOX <br>
WR_CAS_RANK1_BANK5, 0xB9, 0x20, MBOX <br>
WR_CAS_RANK1_BANK6, 0xB9, 0x40, MBOX <br>
WR_CAS_RANK1_BANK7, 0xB9, 0x80, MBOX <br>
WR_CAS_RANK2_BANK0, 0xBA, 0x1, MBOX <br>
WR_CAS_RANK2_BANK1, 0xBA, 0x2, MBOX <br>
WR_CAS_RANK2_BANK2, 0xBA, 0x4, MBOX <br>
WR_CAS_RANK2_BANK3, 0xBA, 0x8, MBOX <br>
WR_CAS_RANK2_BANK4, 0xBA, 0x10, MBOX <br>
WR_CAS_RANK2_BANK5, 0xBA, 0x20, MBOX <br>
WR_CAS_RANK2_BANK6, 0xBA, 0x40, MBOX <br>
WR_CAS_RANK2_BANK7, 0xBA, 0x80, MBOX <br>
WR_CAS_RANK3_BANK0, 0xBB, 0x1, MBOX <br>
WR_CAS_RANK3_BANK1, 0xBB, 0x2, MBOX <br>
WR_CAS_RANK3_BANK2, 0xBB, 0x4, MBOX <br>
WR_CAS_RANK3_BANK3, 0xBB, 0x8, MBOX <br>
WR_CAS_RANK3_BANK4, 0xBB, 0x10, MBOX <br>
WR_CAS_RANK3_BANK5, 0xBB, 0x20, MBOX <br>
WR_CAS_RANK3_BANK6, 0xBB, 0x40, MBOX <br>
WR_CAS_RANK3_BANK7, 0xBB, 0x80, MBOX <br>
WR_CAS_RANK4_BANK0, 0xBC, 0x1, MBOX <br>
WR_CAS_RANK4_BANK1, 0xBC, 0x2, MBOX <br>
WR_CAS_RANK4_BANK2, 0xBC, 0x4, MBOX <br>
WR_CAS_RANK4_BANK3, 0xBC, 0x8, MBOX <br>
WR_CAS_RANK4_BANK4, 0xBC, 0x10, MBOX <br>
WR_CAS_RANK4_BANK5, 0xBC, 0x20, MBOX <br>
WR_CAS_RANK4_BANK6, 0xBC, 0x40, MBOX <br>
WR_CAS_RANK4_BANK7, 0xBC, 0x80, MBOX <br>
WR_CAS_RANK5_BANK0, 0xBD, 0x1, MBOX <br>
WR_CAS_RANK5_BANK1, 0xBD, 0x2, MBOX <br>
WR_CAS_RANK5_BANK2, 0xBD, 0x4, MBOX <br>
WR_CAS_RANK5_BANK3, 0xBD, 0x8, MBOX <br>
WR_CAS_RANK5_BANK4, 0xBD, 0x10, MBOX <br>
WR_CAS_RANK5_BANK5, 0xBD, 0x20, MBOX <br>
WR_CAS_RANK5_BANK6, 0xBD, 0x40, MBOX <br>
WR_CAS_RANK5_BANK7, 0xBD, 0x80, MBOX <br>
WR_CAS_RANK6_BANK0, 0xBE, 0x1, MBOX <br>
WR_CAS_RANK6_BANK1, 0xBE, 0x2, MBOX <br>
WR_CAS_RANK6_BANK2, 0xBE, 0x4, MBOX <br>
WR_CAS_RANK6_BANK3, 0xBE, 0x8, MBOX <br>
WR_CAS_RANK6_BANK4, 0xBE, 0x10, MBOX <br>
WR_CAS_RANK6_BANK5, 0xBE, 0x20, MBOX <br>
WR_CAS_RANK6_BANK6, 0xBE, 0x40, MBOX <br>
WR_CAS_RANK6_BANK7, 0xBE, 0x80, MBOX <br>
WR_CAS_RANK7_BANK0, 0xBF, 0x1, MBOX <br>
WR_CAS_RANK7_BANK1, 0xBF, 0x2, MBOX <br>
WR_CAS_RANK7_BANK2, 0xBF, 0x4, MBOX <br>
WR_CAS_RANK7_BANK3, 0xBF, 0x8, MBOX <br>
WR_CAS_RANK7_BANK4, 0xBF, 0x10, MBOX <br>
WR_CAS_RANK7_BANK5, 0xBF, 0x20, MBOX <br>
WR_CAS_RANK7_BANK6, 0xBF, 0x40, MBOX <br>
WR_CAS_RANK7_BANK7, 0xBF, 0x80, MBOX <br>
