//! **************************************************************************
// Written by: Map M.81d on Mon Sep 14 15:24:09 2015
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "UART_Rx" LOCATE = SITE "H13" LEVEL 1;
COMP "UART_Tx" LOCATE = SITE "H14" LEVEL 1;
COMP "reset" LOCATE = SITE "H18" LEVEL 1;
COMP "clk" LOCATE = SITE "K15" LEVEL 1;
COMP "leds<0>" LOCATE = SITE "J13" LEVEL 1;
COMP "leds<1>" LOCATE = SITE "K14" LEVEL 1;
COMP "leds<2>" LOCATE = SITE "U17" LEVEL 1;
COMP "leds<3>" LOCATE = SITE "U18" LEVEL 1;
PIN
        InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP sys_clk_pin = BEL "RPNC/a_7" BEL "RPNC/a_6" BEL "RPNC/a_5" BEL
        "RPNC/a_4" BEL "RPNC/a_3" BEL "RPNC/a_2" BEL "RPNC/a_1" BEL "RPNC/a_0"
        BEL "RPNC/b_7" BEL "RPNC/b_6" BEL "RPNC/b_5" BEL "RPNC/b_4" BEL
        "RPNC/b_3" BEL "RPNC/b_2" BEL "RPNC/b_1" BEL "RPNC/b_0" BEL
        "RPNC/control/state_31" BEL "RPNC/control/state_30" BEL
        "RPNC/control/state_29" BEL "RPNC/control/state_28" BEL
        "RPNC/control/state_27" BEL "RPNC/control/state_26" BEL
        "RPNC/control/state_25" BEL "RPNC/control/state_24" BEL
        "RPNC/control/state_23" BEL "RPNC/control/state_22" BEL
        "RPNC/control/state_21" BEL "RPNC/control/state_20" BEL
        "RPNC/control/state_19" BEL "RPNC/control/state_18" BEL
        "RPNC/control/state_17" BEL "RPNC/control/state_16" BEL
        "RPNC/control/state_15" BEL "RPNC/control/state_14" BEL
        "RPNC/control/state_13" BEL "RPNC/control/state_12" BEL
        "RPNC/control/state_11" BEL "RPNC/control/state_10" BEL
        "RPNC/control/state_9" BEL "RPNC/control/state_8" BEL
        "RPNC/control/state_7" BEL "RPNC/control/state_6" BEL
        "RPNC/control/state_5" BEL "RPNC/control/state_4" BEL
        "RPNC/control/state_3" BEL "RPNC/control/state_2" BEL
        "RPNC/control/state_1" BEL "RPNC/control/state_0" BEL
        "RPNC/stack/stack_ptr_3" BEL "RPNC/stack/stack_ptr_2" BEL
        "RPNC/stack/stack_ptr_1" BEL "RPNC/stack/stack_ptr_0" BEL
        "RPNC/stack/register_file/regFile_0_7" BEL
        "RPNC/stack/register_file/regFile_0_6" BEL
        "RPNC/stack/register_file/regFile_0_5" BEL
        "RPNC/stack/register_file/regFile_0_4" BEL
        "RPNC/stack/register_file/regFile_0_3" BEL
        "RPNC/stack/register_file/regFile_0_2" BEL
        "RPNC/stack/register_file/regFile_0_1" BEL
        "RPNC/stack/register_file/regFile_0_0" BEL
        "RPNC/stack/register_file/regFile_15_7" BEL
        "RPNC/stack/register_file/regFile_15_6" BEL
        "RPNC/stack/register_file/regFile_15_5" BEL
        "RPNC/stack/register_file/regFile_15_4" BEL
        "RPNC/stack/register_file/regFile_15_3" BEL
        "RPNC/stack/register_file/regFile_15_2" BEL
        "RPNC/stack/register_file/regFile_15_1" BEL
        "RPNC/stack/register_file/regFile_15_0" BEL
        "RPNC/stack/register_file/regFile_14_7" BEL
        "RPNC/stack/register_file/regFile_14_6" BEL
        "RPNC/stack/register_file/regFile_14_5" BEL
        "RPNC/stack/register_file/regFile_14_4" BEL
        "RPNC/stack/register_file/regFile_14_3" BEL
        "RPNC/stack/register_file/regFile_14_2" BEL
        "RPNC/stack/register_file/regFile_14_1" BEL
        "RPNC/stack/register_file/regFile_14_0" BEL
        "RPNC/stack/register_file/regFile_13_7" BEL
        "RPNC/stack/register_file/regFile_13_6" BEL
        "RPNC/stack/register_file/regFile_13_5" BEL
        "RPNC/stack/register_file/regFile_13_4" BEL
        "RPNC/stack/register_file/regFile_13_3" BEL
        "RPNC/stack/register_file/regFile_13_2" BEL
        "RPNC/stack/register_file/regFile_13_1" BEL
        "RPNC/stack/register_file/regFile_13_0" BEL
        "RPNC/stack/register_file/regFile_11_7" BEL
        "RPNC/stack/register_file/regFile_11_6" BEL
        "RPNC/stack/register_file/regFile_11_5" BEL
        "RPNC/stack/register_file/regFile_11_4" BEL
        "RPNC/stack/register_file/regFile_11_3" BEL
        "RPNC/stack/register_file/regFile_11_2" BEL
        "RPNC/stack/register_file/regFile_11_1" BEL
        "RPNC/stack/register_file/regFile_11_0" BEL
        "RPNC/stack/register_file/regFile_10_7" BEL
        "RPNC/stack/register_file/regFile_10_6" BEL
        "RPNC/stack/register_file/regFile_10_5" BEL
        "RPNC/stack/register_file/regFile_10_4" BEL
        "RPNC/stack/register_file/regFile_10_3" BEL
        "RPNC/stack/register_file/regFile_10_2" BEL
        "RPNC/stack/register_file/regFile_10_1" BEL
        "RPNC/stack/register_file/regFile_10_0" BEL
        "RPNC/stack/register_file/regFile_12_7" BEL
        "RPNC/stack/register_file/regFile_12_6" BEL
        "RPNC/stack/register_file/regFile_12_5" BEL
        "RPNC/stack/register_file/regFile_12_4" BEL
        "RPNC/stack/register_file/regFile_12_3" BEL
        "RPNC/stack/register_file/regFile_12_2" BEL
        "RPNC/stack/register_file/regFile_12_1" BEL
        "RPNC/stack/register_file/regFile_12_0" BEL
        "RPNC/stack/register_file/regFile_9_7" BEL
        "RPNC/stack/register_file/regFile_9_6" BEL
        "RPNC/stack/register_file/regFile_9_5" BEL
        "RPNC/stack/register_file/regFile_9_4" BEL
        "RPNC/stack/register_file/regFile_9_3" BEL
        "RPNC/stack/register_file/regFile_9_2" BEL
        "RPNC/stack/register_file/regFile_9_1" BEL
        "RPNC/stack/register_file/regFile_9_0" BEL
        "RPNC/stack/register_file/regFile_8_7" BEL
        "RPNC/stack/register_file/regFile_8_6" BEL
        "RPNC/stack/register_file/regFile_8_5" BEL
        "RPNC/stack/register_file/regFile_8_4" BEL
        "RPNC/stack/register_file/regFile_8_3" BEL
        "RPNC/stack/register_file/regFile_8_2" BEL
        "RPNC/stack/register_file/regFile_8_1" BEL
        "RPNC/stack/register_file/regFile_8_0" BEL
        "RPNC/stack/register_file/regFile_7_7" BEL
        "RPNC/stack/register_file/regFile_7_6" BEL
        "RPNC/stack/register_file/regFile_7_5" BEL
        "RPNC/stack/register_file/regFile_7_4" BEL
        "RPNC/stack/register_file/regFile_7_3" BEL
        "RPNC/stack/register_file/regFile_7_2" BEL
        "RPNC/stack/register_file/regFile_7_1" BEL
        "RPNC/stack/register_file/regFile_7_0" BEL
        "RPNC/stack/register_file/regFile_6_7" BEL
        "RPNC/stack/register_file/regFile_6_6" BEL
        "RPNC/stack/register_file/regFile_6_5" BEL
        "RPNC/stack/register_file/regFile_6_4" BEL
        "RPNC/stack/register_file/regFile_6_3" BEL
        "RPNC/stack/register_file/regFile_6_2" BEL
        "RPNC/stack/register_file/regFile_6_1" BEL
        "RPNC/stack/register_file/regFile_6_0" BEL
        "RPNC/stack/register_file/regFile_5_7" BEL
        "RPNC/stack/register_file/regFile_5_6" BEL
        "RPNC/stack/register_file/regFile_5_5" BEL
        "RPNC/stack/register_file/regFile_5_4" BEL
        "RPNC/stack/register_file/regFile_5_3" BEL
        "RPNC/stack/register_file/regFile_5_2" BEL
        "RPNC/stack/register_file/regFile_5_1" BEL
        "RPNC/stack/register_file/regFile_5_0" BEL
        "RPNC/stack/register_file/regFile_4_7" BEL
        "RPNC/stack/register_file/regFile_4_6" BEL
        "RPNC/stack/register_file/regFile_4_5" BEL
        "RPNC/stack/register_file/regFile_4_4" BEL
        "RPNC/stack/register_file/regFile_4_3" BEL
        "RPNC/stack/register_file/regFile_4_2" BEL
        "RPNC/stack/register_file/regFile_4_1" BEL
        "RPNC/stack/register_file/regFile_4_0" BEL
        "RPNC/stack/register_file/regFile_2_7" BEL
        "RPNC/stack/register_file/regFile_2_6" BEL
        "RPNC/stack/register_file/regFile_2_5" BEL
        "RPNC/stack/register_file/regFile_2_4" BEL
        "RPNC/stack/register_file/regFile_2_3" BEL
        "RPNC/stack/register_file/regFile_2_2" BEL
        "RPNC/stack/register_file/regFile_2_1" BEL
        "RPNC/stack/register_file/regFile_2_0" BEL
        "RPNC/stack/register_file/regFile_1_7" BEL
        "RPNC/stack/register_file/regFile_1_6" BEL
        "RPNC/stack/register_file/regFile_1_5" BEL
        "RPNC/stack/register_file/regFile_1_4" BEL
        "RPNC/stack/register_file/regFile_1_3" BEL
        "RPNC/stack/register_file/regFile_1_2" BEL
        "RPNC/stack/register_file/regFile_1_1" BEL
        "RPNC/stack/register_file/regFile_1_0" BEL
        "RPNC/stack/register_file/regFile_3_7" BEL
        "RPNC/stack/register_file/regFile_3_6" BEL
        "RPNC/stack/register_file/regFile_3_5" BEL
        "RPNC/stack/register_file/regFile_3_4" BEL
        "RPNC/stack/register_file/regFile_3_3" BEL
        "RPNC/stack/register_file/regFile_3_2" BEL
        "RPNC/stack/register_file/regFile_3_1" BEL
        "RPNC/stack/register_file/regFile_3_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_15" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_14" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_13" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_12" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_11" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_10" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_9" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_8" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_7" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_6" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_5" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_4" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/counter_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/bg/ce16" BEL
        "InstrBufferInst/currentReadAddr_7" BEL
        "InstrBufferInst/currentReadAddr_6" BEL
        "InstrBufferInst/currentReadAddr_5" BEL
        "InstrBufferInst/currentReadAddr_4" BEL
        "InstrBufferInst/currentReadAddr_3" BEL
        "InstrBufferInst/currentReadAddr_2" BEL
        "InstrBufferInst/currentReadAddr_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/txSm_FSM_FFd1" BEL
        "InstrBufferInst/UARTHandlerInst/up/txSm_FSM_FFd2" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/binByteCount_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/txSm_FSM_FFd3" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd1" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd2" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd3" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd4" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/txData_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_15" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_14" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_13" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_12" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_11" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_10" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_9" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_8" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntAddress_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_15" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_14" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_13" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_12" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_11" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_10" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_9" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_8" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrParam_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDoneS" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDataS_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/readDone" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/dataParam_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/addrAutoInc" BEL
        "InstrBufferInst/UARTHandlerInst/up/sendStatFlag" BEL
        "InstrBufferInst/UARTHandlerInst/up/writeOp" BEL
        "InstrBufferInst/UARTHandlerInst/up/readOp" BEL
        "InstrBufferInst/UARTHandlerInst/up/sTxBusy" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/count16_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/count16_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/count16_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/count16_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/bitCount_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/bitCount_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/bitCount_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/bitCount_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/serOut" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_8" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_7" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_6" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_5" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_4" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/dataBuf_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/bitCount_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/bitCount_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/bitCount_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/bitCount_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/count16_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/count16_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/count16_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/count16_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_7" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_6" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_5" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_4" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxData_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_7" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_6" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_5" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_4" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_3" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_2" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/dataBuf_0" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/newRxData" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/inSync_1" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/inSync_0" BEL
        "RPNC/control/push" BEL "RPNC/control/a_wen" BEL "RPNC/control/pop"
        BEL "RPNC/control/b_wen" BEL "RPNC/control/read" BEL
        "InstrBufferInst/RPNCResetSignal" BEL
        "InstrBufferInst/UARTHandlerInst/up/newTxData" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntRead" BEL
        "InstrBufferInst/UARTHandlerInst/up/iReadReq" BEL
        "InstrBufferInst/UARTHandlerInst/up/binWriteOp" BEL
        "InstrBufferInst/UARTHandlerInst/up/binReadOp" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ut/iTxBusy" BEL
        "InstrBufferInst/UARTHandlerInst/ut/ur/rxBusy" BEL
        "RPNC/control/stack_src" BEL "RPNC/control/alu_sel" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_7" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_6" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_5" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_4" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_3" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_2" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/intWrData_0" BEL
        "InstrBufferInst/remainingInstructions_7" BEL
        "InstrBufferInst/remainingInstructions_6" BEL
        "InstrBufferInst/remainingInstructions_5" BEL
        "InstrBufferInst/remainingInstructions_4" BEL
        "InstrBufferInst/remainingInstructions_3" BEL
        "InstrBufferInst/remainingInstructions_2" BEL
        "InstrBufferInst/remainingInstructions_1" BEL
        "InstrBufferInst/remainingInstructions_0" BEL
        "InstrBufferInst/currentReadAddr_0" BEL
        "InstrBufferInst/UARTHandlerInst/up/iIntWrite" BEL
        "InstrBufferInst/UARTHandlerInst/up/iWriteReq" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd3_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd1_1" BEL
        "InstrBufferInst/UARTHandlerInst/up/mainSm_FSM_FFd2_1" BEL
        "clk_BUFGP/BUFG" PIN
        "InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "InstrBufferInst/RPNDataMemInst/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
PIN reset_pins<0> = BEL "reset" PINNAME PAD;
PIN "reset_pins<0>" TIG;
SCHEMATIC END;

