# NeuroCache_Simulator
Designed a high-performance, configurable cache simulator in C++ for the Shakti RISC-V core. Supports tuning of cache parameters, replacement policies, and trace-based analysis. Integrated ML models (ANNs, SNNs) for adaptive cache management. Enabled architectural insights for embedded systems.
