// Seed: 1190167243
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    output wor id_2,
    output tri0 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input tri0 id_7,
    output supply1 id_8,
    output supply0 id_9,
    input uwire id_10
);
  wire id_12;
  assign module_1.id_5 = 0;
  wire id_13;
  wire [1 : -1] id_14;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    output tri0 id_6,
    output supply1 id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_2,
      id_3,
      id_3,
      id_6,
      id_1,
      id_7,
      id_2,
      id_1
  );
endmodule
