// Seed: 3981750230
module module_0 (
    output wire id_0,
    input tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    output tri id_4,
    input wire id_5,
    output wire id_6,
    output wor id_7
);
endmodule
module module_1 (
    output tri id_0
    , id_4,
    input supply1 id_1,
    output wor id_2
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0
  );
  assign id_0 = id_1;
endmodule
module module_2 (
    output uwire id_0,
    input supply1 id_1
    , id_7,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    output tri0 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_3,
      id_1,
      id_0,
      id_1,
      id_5,
      id_5
  );
  generate
    for (id_9 = -1 >> id_3; (-1); id_9 = id_8 ^ 1'b0) begin : LABEL_0
      assign id_7 = -1 ? 1 : id_1 ? id_2 : {1{id_8}};
    end
  endgenerate
endmodule
