set projDir "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/vivado"
set projName "HoneyCombs"
set topName top
set device xc7a35tftg256-1
if {[file exists "$projDir/$projName"]} { file delete -force "$projDir/$projName" }
create_project $projName "$projDir/$projName" -part $device
set_property design_mode RTL [get_filesets sources_1]
set verilogSources [list "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/au_top_0.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/prealpha_1.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/reset_conditioner_2.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/pc_3.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/control_unit_4.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/instruction_memory_unit_5.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/regfile_6.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/data_memory_7.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/alu_8.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/joystick_regulator_9.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/button_regulator_10.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_printer_11.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/mux2_12.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/pc_incrementer_16_13.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/adder16_14.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/regfile_base_15.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/shifter16_16.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/and16_17.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/mux4_18.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_regulator_19.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/joystick_mapper_20.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_regulator_21.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/buffer_22.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/counter_23.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/counter_24.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/grid_selector_25.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/full_adder_26.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_conditioner_27.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/half_adder_28.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_conditioner_29.v" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/verilog/input_pipeline_30.v" ]
import_files -fileset [get_filesets sources_1] -force -norecurse $verilogSources
set xdcSources [list "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/work/constraint/custom.xdc" "C:/Users/USER/Documents/GitHub/naffins/50.002-HoneyCombs/HoneyCombs/constraint/custom.xdc" ]
read_xdc $xdcSources
set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
update_compile_order -fileset sources_1
launch_runs -runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
