yaml_version: 6

project:
  title:       "I2C to SPI Bridge"
  author:      "vermiscore"
  discord:     ""
  description: "I2C peripheral to SPI master bridge. Accepts I2C write transactions at address 0x28 and translates them to SPI bus transactions."
  language:    "Verilog"
  clock_hz:    10000000
  tiles:       "1x1"

  source_files:
    - project.v
    - i2c_peripheral.v
    - spi_master.v
    - bridge_ctrl.v

  top_module: "tt_um_vermiscore_i2c_spi_bridge"

  pinout:
    ui_in[0]: "i2c_scl_in"
    ui_in[1]: "i2c_sda_in"
    ui_in[2]: "spi_miso"
    ui_in[3]: ""
    ui_in[4]: ""
    ui_in[5]: ""
    ui_in[6]: ""
    ui_in[7]: ""
    uo_out[0]: "i2c_scl_oe"
    uo_out[1]: "i2c_sda_oe"
    uo_out[2]: "spi_sck"
    uo_out[3]: "spi_mosi"
    uo_out[4]: "spi_cs_n"
    uo_out[5]: ""
    uo_out[6]: ""
    uo_out[7]: ""
    uio[0]: ""
    uio[1]: ""
    uio[2]: ""
    uio[3]: ""
    uio[4]: ""
    uio[5]: ""
    uio[6]: ""
    uio[7]: ""
