Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Dec 10 04:13:04 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_35_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.228ns  (logic 0.891ns (27.602%)  route 2.337ns (72.398%))
  Logic Levels:           10  (CARRY8=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.568ns = ( 6.568 - 4.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.221ns (routing 1.167ns, distribution 1.054ns)
  Clock Net Delay (Destination): 1.921ns (routing 1.060ns, distribution 0.861ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21267, routed)       2.221     3.158    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X108Y326       FDCE                                         r  Delay1No8_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y326       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.237 r  Delay1No8_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.672     3.909    Delay1No8_instance/Q[1]
    SLICE_X101Y355       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.098     4.007 r  Delay1No8_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.009     4.016    Sum10_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X101Y355       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     4.206 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.232    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X101Y356       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.247 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.273    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X101Y357       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.325 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.350     4.675    Delay1No8_instance/CO[0]
    SLICE_X103Y358       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     4.725 f  Delay1No8_instance/shiftedFracY_d1[49]_i_7/O
                         net (fo=2, routed)           0.164     4.889    Delay1No8_instance/Sum10_0_impl_instance/FPAddSubOp_instance/expDiff__26[4]
    SLICE_X103Y356       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     4.986 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.246     5.232    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X102Y356       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     5.284 f  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=33, routed)          0.203     5.487    Delay1No8_instance/shiftVal__5[0]
    SLICE_X99Y356        LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.109     5.596 r  Delay1No8_instance/shiftedFracY_d1[41]_i_2__0/O
                         net (fo=2, routed)           0.278     5.874    Delay1No8_instance/shiftedFracY_d1[41]_i_2__0_n_0
    SLICE_X101Y359       LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.973 r  Delay1No8_instance/shiftedFracY_d1[41]_i_1__0/O
                         net (fo=2, routed)           0.313     6.286    Delay1No8_instance/level4__0[7]
    SLICE_X98Y353        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.336 r  Delay1No8_instance/shiftedFracY_d1[25]_i_1__0/O
                         net (fo=1, routed)           0.050     6.386    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[14]
    SLICE_X98Y353        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=21267, routed)       1.921     6.568    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X98Y353        FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]/C
                         clock pessimism              0.447     7.015    
                         clock uncertainty           -0.035     6.979    
    SLICE_X98Y353        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     7.004    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[25]
  -------------------------------------------------------------------
                         required time                          7.004    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  0.618    




