#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Nov 23 22:48:07 2024
# Process ID         : 36212
# Current directory  : /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1
# Command line       : vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file           : /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper.vdi
# Journal file       : /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/vivado.jou
# Running On         : AB-UB24Vivado
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.1 LTS
# Processor Detail   : Intel(R) Core(TM) i7-10700K CPU @ 3.80GHz
# CPU Frequency      : 3791.994 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 16768 MB
# Swap memory        : 0 MB
# Total Virtual      : 16768 MB
# Available Virtual  : 13502 MB
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/andrew/eclypse-z7-notes/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top system_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1572.301 ; gain = 0.000 ; free physical = 7386 ; free virtual = 12358
INFO: [Netlist 29-17] Analyzing 1968 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0_board.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2327.316 ; gain = 602.734 ; free physical = 6774 ; free virtual = 11759
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_pll_0_0/system_pll_0_0.xdc] for cell 'system_i/pll_0/inst'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_ps_0_0/system_ps_0_0.xdc] for cell 'system_i/ps_0/inst'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0_board.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc:50]
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_rst_0_0/system_rst_0_0.xdc] for cell 'system_i/rst_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_0/rx_0/fir_0/U0'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_0/rx_0/fir_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_0/tx_0/fir_0/U0'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_0/tx_0/fir_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_2/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_1/rx_0/fir_0/U0'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_2/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_1/rx_0/fir_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_3/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_1/tx_0/fir_0/U0'
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.gen/sources_1/bd/system/ip/system_fir_0_3/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/trx_1/tx_0/fir_0/U0'
Parsing XDC File [/home/andrew/eclypse-z7-notes/cfg/clocks.xdc]
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/cfg/clocks.xdc]
Parsing XDC File [/home/andrew/eclypse-z7-notes/cfg/ports.xdc]
Finished Parsing XDC File [/home/andrew/eclypse-z7-notes/cfg/ports.xdc]
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 3 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2327.316 ; gain = 0.000 ; free physical = 6773 ; free virtual = 11760
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 20 instances

14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2327.316 ; gain = 951.336 ; free physical = 6773 ; free virtual = 11760
Command: opt_design -directive ExploreWithRemap
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: ExploreWithRemap
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors, 27 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2330.285 ; gain = 2.969 ; free physical = 6737 ; free virtual = 11724

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1e73d69b2

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2573.184 ; gain = 0.000 ; free physical = 6478 ; free virtual = 11466

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1e73d69b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2573.184 ; gain = 0.000 ; free physical = 6478 ; free virtual = 11466
Phase 1 Initialization | Checksum: 1e73d69b2

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2573.184 ; gain = 0.000 ; free physical = 6478 ; free virtual = 11466

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 1e73d69b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6448 ; free virtual = 11435

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1e73d69b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6440 ; free virtual = 11427
Phase 2 Timer Update And Timing Data Collection | Checksum: 1e73d69b2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6440 ; free virtual = 11427

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 92 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1b3c12450

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6440 ; free virtual = 11427
Retarget | Checksum: 1b3c12450
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 260 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1fca70a5f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6440 ; free virtual = 11427
Constant propagation | Checksum: 1fca70a5f
INFO: [Opt 31-389] Phase Constant propagation created 3926 cells and removed 4356 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2637.996 ; gain = 0.000 ; free physical = 6440 ; free virtual = 11427
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2637.996 ; gain = 0.000 ; free physical = 6440 ; free virtual = 11427
Phase 5 Sweep | Checksum: 1ecfe8dee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.996 ; gain = 64.812 ; free physical = 6440 ; free virtual = 11427
Sweep | Checksum: 1ecfe8dee
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 218 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1ecfe8dee

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2670.012 ; gain = 96.828 ; free physical = 6440 ; free virtual = 11427
BUFG optimization | Checksum: 1ecfe8dee
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 162ec4c02

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2670.012 ; gain = 96.828 ; free physical = 6440 ; free virtual = 11427
Shift Register Optimization | Checksum: 162ec4c02
INFO: [Opt 31-389] Phase Shift Register Optimization created 454 cells and removed 908 cells
INFO: [Opt 31-1555] control_set_opt supports Versal devices only, and device 7z020 is unsupported

Phase 8 Remap
Phase 8 Remap | Checksum: 12da078e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059
Remap | Checksum: 12da078e6
INFO: [Opt 31-389] Phase Remap created 433 cells and removed 688 cells

Phase 9 Post Processing Netlist
Phase 9 Post Processing Netlist | Checksum: 1437f3dcb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059
Post Processing Netlist | Checksum: 1437f3dcb
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 10 Finalization

Phase 10.1 Finalizing Design Cores and Updating Shapes
Phase 10.1 Finalizing Design Cores and Updating Shapes | Checksum: 1aa3cb5fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059

Phase 10.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2981.980 ; gain = 0.000 ; free physical = 6039 ; free virtual = 11059
Phase 10.2 Verifying Netlist Connectivity | Checksum: 1aa3cb5fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059
Phase 10 Finalization | Checksum: 1aa3cb5fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |             260  |                                              1  |
|  Constant propagation         |            3926  |            4356  |                                              0  |
|  Sweep                        |               0  |             218  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |             454  |             908  |                                              0  |
|  Remap                        |             433  |             688  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aa3cb5fa

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2981.980 ; gain = 408.797 ; free physical = 6039 ; free virtual = 11059

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2981.980 ; gain = 0.000 ; free physical = 6039 ; free virtual = 11059
Ending Netlist Obfuscation Task | Checksum: 1aa3cb5fa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2981.980 ; gain = 0.000 ; free physical = 6039 ; free virtual = 11059
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2981.980 ; gain = 654.664 ; free physical = 6039 ; free virtual = 11059
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.762 ; gain = 2.969 ; free physical = 6029 ; free virtual = 11051
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3008.762 ; gain = 0.000 ; free physical = 6029 ; free virtual = 11051
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3022.418 ; gain = 16.625 ; free physical = 6001 ; free virtual = 11028
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3022.418 ; gain = 13.656 ; free physical = 5993 ; free virtual = 11021
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.418 ; gain = 0.000 ; free physical = 5993 ; free virtual = 11021
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3022.418 ; gain = 0.000 ; free physical = 5991 ; free virtual = 11020
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3022.418 ; gain = 16.625 ; free physical = 5991 ; free virtual = 11020
INFO: [Common 17-1381] The checkpoint '/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Vivado_Tcl 4-2302] The placer was invoked with the 'Explore' directive.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3130.711 ; gain = 0.000 ; free physical = 5936 ; free virtual = 10965
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 153f0b1fe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3130.711 ; gain = 0.000 ; free physical = 5936 ; free virtual = 10966
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3130.711 ; gain = 0.000 ; free physical = 5936 ; free virtual = 10966

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 458a1c8e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3162.727 ; gain = 32.016 ; free physical = 5942 ; free virtual = 10975

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e9acc0cc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3201.770 ; gain = 71.059 ; free physical = 5892 ; free virtual = 10926

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e9acc0cc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 3201.770 ; gain = 71.059 ; free physical = 5892 ; free virtual = 10926
Phase 1 Placer Initialization | Checksum: e9acc0cc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 3201.770 ; gain = 71.059 ; free physical = 5892 ; free virtual = 10926

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16f1a67d2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5890 ; free virtual = 10925

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1b65795eb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5889 ; free virtual = 10925

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1b65795eb

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5889 ; free virtual = 10925

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 19b40514c

Time (s): cpu = 00:01:02 ; elapsed = 00:00:34 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5903 ; free virtual = 10939

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 12ce9bdab

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5903 ; free virtual = 10939

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 995 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 447 nets or LUTs. Breaked 0 LUT, combined 447 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3202.770 ; gain = 0.000 ; free physical = 5900 ; free virtual = 10939

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            447  |                   447  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            447  |                   447  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: db21bf94

Time (s): cpu = 00:01:16 ; elapsed = 00:00:42 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5900 ; free virtual = 10939
Phase 2.5 Global Place Phase2 | Checksum: 17ae5b5bc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939
Phase 2 Global Placement | Checksum: 17ae5b5bc

Time (s): cpu = 00:01:17 ; elapsed = 00:00:43 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18aff3244

Time (s): cpu = 00:01:26 ; elapsed = 00:00:46 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 113e1dee2

Time (s): cpu = 00:01:39 ; elapsed = 00:00:54 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 10b16c55b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19df8f57b

Time (s): cpu = 00:01:39 ; elapsed = 00:00:55 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5899 ; free virtual = 10939

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12f6939b3

Time (s): cpu = 00:01:49 ; elapsed = 00:01:11 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5896 ; free virtual = 10936

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 13b51e8be

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5896 ; free virtual = 10936

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1627da255

Time (s): cpu = 00:01:50 ; elapsed = 00:01:13 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5896 ; free virtual = 10936
Phase 3 Detail Placement | Checksum: 1627da255

Time (s): cpu = 00:01:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3202.770 ; gain = 72.059 ; free physical = 5896 ; free virtual = 10936

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17419f908

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.337 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12441b4c8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10920
INFO: [Place 46-33] Processed net system_i/trx_0/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_0/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_1/rx_0/cic_0/U0/i_synth/decimator.decimation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_1/rx_0/cic_1/U0/i_synth/decimator.decimation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_0/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_0/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_1/tx_0/cic_0/U0/i_synth/interpolator.interpolation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/trx_1/tx_0/cic_1/U0/i_synth/interpolator.interpolation_filter/sclr_int, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 8 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 8, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 14684e595

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10920
Phase 4.1.1.1 BUFG Insertion | Checksum: 17419f908

Time (s): cpu = 00:02:12 ; elapsed = 00:01:25 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.337. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1737c991a

Time (s): cpu = 00:02:12 ; elapsed = 00:01:25 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920

Time (s): cpu = 00:02:12 ; elapsed = 00:01:25 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920
Phase 4.1 Post Commit Optimization | Checksum: 1737c991a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1737c991a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:26 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1737c991a

Time (s): cpu = 00:02:13 ; elapsed = 00:01:27 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920
Phase 4.3 Placer Reporting | Checksum: 1737c991a

Time (s): cpu = 00:02:14 ; elapsed = 00:01:27 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5880 ; free virtual = 10920

Time (s): cpu = 00:02:14 ; elapsed = 00:01:27 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 133d74e69

Time (s): cpu = 00:02:14 ; elapsed = 00:01:28 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920
Ending Placer Task | Checksum: b09396e8

Time (s): cpu = 00:02:14 ; elapsed = 00:01:28 . Memory (MB): peak = 3225.566 ; gain = 94.855 ; free physical = 5880 ; free virtual = 10920
83 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:19 ; elapsed = 00:01:30 . Memory (MB): peak = 3225.566 ; gain = 179.137 ; free physical = 5880 ; free virtual = 10920
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5887 ; free virtual = 10927
INFO: [Vivado 12-24828] Executing command : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5879 ; free virtual = 10919
INFO: [Vivado 12-24828] Executing command : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5867 ; free virtual = 10916
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5823 ; free virtual = 10902
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5823 ; free virtual = 10902
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5815 ; free virtual = 10894
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5815 ; free virtual = 10896
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5807 ; free virtual = 10888
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5807 ; free virtual = 10888
INFO: [Common 17-1381] The checkpoint '/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5809 ; free virtual = 10859
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore

Starting Initial Update Timing Task

Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10879
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.337 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3225.566 ; gain = 0.000 ; free physical = 5828 ; free virtual = 10879
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3250.363 ; gain = 15.891 ; free physical = 5813 ; free virtual = 10873
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3250.363 ; gain = 15.891 ; free physical = 5776 ; free virtual = 10865
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3250.363 ; gain = 0.000 ; free physical = 5776 ; free virtual = 10865
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3250.363 ; gain = 0.000 ; free physical = 5776 ; free virtual = 10865
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.363 ; gain = 0.000 ; free physical = 5768 ; free virtual = 10859
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3250.363 ; gain = 0.000 ; free physical = 5768 ; free virtual = 10860
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3250.363 ; gain = 15.891 ; free physical = 5768 ; free virtual = 10860
INFO: [Common 17-1381] The checkpoint '/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
Command: route_design -directive NoTimingRelaxation -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 902ad54c ConstDB: 0 ShapeSum: a6f4eac RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 2f9512bb | NumContArr: a4d8aea | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 1bf3492df

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3359.824 ; gain = 109.461 ; free physical = 5695 ; free virtual = 10757

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1bf3492df

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3359.824 ; gain = 109.461 ; free physical = 5695 ; free virtual = 10757

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1bf3492df

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 3360.824 ; gain = 110.461 ; free physical = 5695 ; free virtual = 10757
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20d2e6eb2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 3395.840 ; gain = 145.477 ; free physical = 5663 ; free virtual = 10725
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.299  | TNS=0.000  | WHS=-0.356 | THS=-775.441|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 28748
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 28748
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26dff6c72

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10710

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 26dff6c72

Time (s): cpu = 00:00:53 ; elapsed = 00:00:29 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10710

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20451f4b4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10710
Phase 4 Initial Routing | Checksum: 20451f4b4

Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10710

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1857
 Number of Nodes with overlaps = 473
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.316  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1ec7c0ef5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711
Phase 5 Rip-up And Reroute | Checksum: 1ec7c0ef5

Time (s): cpu = 00:01:19 ; elapsed = 00:00:46 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 6 Delay and Skew Optimization

Phase 6.1 TNS Cleanup

Phase 6.1.1 Delay CleanUp

Phase 6.1.1.1 Update Timing
Phase 6.1.1.1 Update Timing | Checksum: 2014adccf

Time (s): cpu = 00:01:22 ; elapsed = 00:00:48 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.452  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1.1 Delay CleanUp | Checksum: 2014adccf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711
Phase 6.1 TNS Cleanup | Checksum: 2014adccf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2014adccf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711
Phase 6 Delay and Skew Optimization | Checksum: 2014adccf

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.452  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 137167cd6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711
Phase 7 Post Hold Fix | Checksum: 137167cd6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.69825 %
  Global Horizontal Routing Utilization  = 5.94126 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 137167cd6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 137167cd6

Time (s): cpu = 00:01:27 ; elapsed = 00:00:50 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 187df3085

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 187df3085

Time (s): cpu = 00:01:30 ; elapsed = 00:00:52 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5648 ; free virtual = 10711

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.452  | TNS=0.000  | WHS=0.014  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 1a9a49fad

Time (s): cpu = 00:01:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5649 ; free virtual = 10711
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 55.66 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1774b9014

Time (s): cpu = 00:01:46 ; elapsed = 00:00:56 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5649 ; free virtual = 10711
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1774b9014

Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5649 ; free virtual = 10711

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:47 ; elapsed = 00:00:57 . Memory (MB): peak = 3405.262 ; gain = 154.898 ; free physical = 5649 ; free virtual = 10711
INFO: [Vivado 12-24828] Executing command : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:09 . Memory (MB): peak = 3412.199 ; gain = 3.969 ; free physical = 5637 ; free virtual = 10699
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3412.199 ; gain = 0.000 ; free physical = 5639 ; free virtual = 10702
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
128 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 3487.070 ; gain = 81.809 ; free physical = 5619 ; free virtual = 10698
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5616 ; free virtual = 10704
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10704
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10704
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10709
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10710
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10711
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5587 ; free virtual = 10711
INFO: [Common 17-1381] The checkpoint '/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode 
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.452 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
138 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_postroute_physopted.rpt -pb system_wrapper_bus_skew_postroute_physopted.pb -rpx system_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5575 ; free virtual = 10676
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5551 ; free virtual = 10680
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5551 ; free virtual = 10680
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5551 ; free virtual = 10685
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5543 ; free virtual = 10679
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5543 ; free virtual = 10679
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3487.070 ; gain = 0.000 ; free physical = 5543 ; free virtual = 10680
INFO: [Common 17-1381] The checkpoint '/home/andrew/eclypse-z7-notes/tmp/sdr_transceiver.runs/impl_1/system_wrapper_postroute_physopt.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 22:52:07 2024...
