==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.4
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'complexAdder/adder.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 26.68 seconds; current memory usage: 81.1 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'TopAdder' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'TopAdder' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.098 seconds; current memory usage: 82.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'TopAdder' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.099 seconds; current memory usage: 82.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'TopAdder' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'TopAdder/output_M_real' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TopAdder/output_M_imag' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TopAdder/input1_M_real' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TopAdder/input1_M_imag' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TopAdder/input2_M_real' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'TopAdder/input2_M_imag' to 's_axilite & ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'TopAdder' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'TopAdder_dadd_64ns_64ns_64_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'TopAdder'.
@I [HLS-111] Elapsed time: 0.163 seconds; current memory usage: 82.1 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'TopAdder'.
@I [WVHDL-304] Generating RTL VHDL for 'TopAdder'.
@I [WVLOG-307] Generating RTL Verilog for 'TopAdder'.
@I [HLS-112] Total elapsed time: 28.672 seconds; peak memory usage: 82.2 MB.
