Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: user_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "user_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "user_logic"
Output Format                      : NGC
Target Device                      : xc3s1000-5-ft256

---- Source Options
Top Module Name                    : user_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/divisor_frecuencia.vhd" in Library work.
Architecture divisor1_arch of Entity divisor1 is up to date.
Compiling vhdl file "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/debouncer.vhd" in Library work.
Architecture debouncerarch of Entity debouncer is up to date.
Compiling vhdl file "C:/software/electronica/xilinx/14.1/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/pro.vhd" in Library work.
Architecture behavioral of Entity pro is up to date.
Compiling vhdl file "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd" in Library my_plb_peripheral_v1_00_a.
Architecture imp of Entity user_logic is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <user_logic> in library <my_plb_peripheral_v1_00_a> (architecture <imp>) with generics.
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <pro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <divisor1> in library <work> (architecture <divisor1_arch>).

Analyzing hierarchy for entity <debouncer> in library <work> (architecture <debouncerarch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <user_logic> in library <my_plb_peripheral_v1_00_a> (Architecture <imp>).
	C_NUM_REG = 1
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing Entity <pro> in library <work> (Architecture <behavioral>).
Entity <pro> analyzed. Unit <pro> generated.

Analyzing Entity <divisor1> in library <work> (Architecture <divisor1_arch>).
Entity <divisor1> analyzed. Unit <divisor1> generated.

Analyzing Entity <debouncer> in library <work> (Architecture <debouncerarch>).
Entity <debouncer> analyzed. Unit <debouncer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor1>.
    Related source file is "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/divisor_frecuencia.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 27-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor1> synthesized.


Synthesizing Unit <debouncer>.
    Related source file is "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/debouncer.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <aux1>.
    Found 22-bit up counter for signal <count>.
    Found 1-bit register for signal <xSync>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <pro>.
    Related source file is "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/pro.vhd".
WARNING:Xst:646 - Signal <intermedia> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flanco_subida> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <flanco_bajada> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <current>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_final                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | inicial                                        |
    | Power Up State     | inicial                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
Unit <pro> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "C:/hlocal/p2/pcores/my_plb_peripheral_v1_00_a/hdl/vhdl/user_logic.vhd".
    Found 32-bit register for signal <slv_reg0>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <user_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 22-bit up counter                                     : 1
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 35
 1-bit register                                        : 35

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <C2/current/FSM> on signal <current[1:3]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 inicial   | 000
 car_ama   | 001
 parpadeo  | 110
 car_rojo  | 011
 car_verde | 010
-----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <C2/mape2/state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1290 - Hierarchical block <mape2> is unconnected in block <C2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Counters                                             : 3
 22-bit up counter                                     : 1
 27-bit up counter                                     : 1
 32-bit up counter                                     : 1
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <user_logic> ...

Optimizing unit <debouncer> ...
WARNING:Xst:2677 - Node <C2/mape2/state_FSM_FFd2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/state_FSM_FFd1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_21> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_20> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_18> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_17> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_19> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_15> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_14> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_16> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_12> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_11> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_13> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_9> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_8> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_10> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_6> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_5> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_7> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_3> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_2> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_4> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_0> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/count_1> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/xSync> of sequential type is unconnected in block <user_logic>.
WARNING:Xst:2677 - Node <C2/mape2/aux1> of sequential type is unconnected in block <user_logic>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block user_logic, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 95
 Flip-Flops                                            : 95

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : user_logic.ngr
Top Level Output File Name         : user_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 80

Cell Usage :
# BELS                             : 284
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 57
#      LUT2                        : 68
#      LUT3                        : 5
#      LUT4                        : 16
#      MUXCY                       : 72
#      VCC                         : 1
#      XORCY                       : 59
# FlipFlops/Latches                : 95
#      FDC                         : 30
#      FDE                         : 1
#      FDR                         : 32
#      FDRE                        : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 79
#      IBUF                        : 39
#      OBUF                        : 40
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-5 

 Number of Slices:                       81  out of   7680     1%  
 Number of Slice Flip Flops:             63  out of  15360     0%  
 Number of 4 input LUTs:                151  out of  15360     0%  
 Number of IOs:                          80
 Number of bonded IOBs:                  80  out of    173    46%  
    IOB Flip Flops:                      32
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Clk                         | BUFGP                  | 60    |
C2/mape1/clk_aux1                  | BUFG                   | 35    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Bus2IP_Reset                       | IBUF                   | 30    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.532ns (Maximum Frequency: 153.093MHz)
   Minimum input arrival time before clock: 4.420ns
   Maximum output required time after clock: 7.975ns
   Maximum combinational path delay: 8.659ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Bus2IP_Clk'
  Clock period: 6.532ns (frequency: 153.093MHz)
  Total number of paths / destination ports: 1135 / 29
-------------------------------------------------------------------------
Delay:               6.532ns (Levels of Logic = 9)
  Source:            C2/mape1/cuenta_7 (FF)
  Destination:       C2/mape1/clk_aux (FF)
  Source Clock:      Bus2IP_Clk rising
  Destination Clock: Bus2IP_Clk rising

  Data Path: C2/mape1/cuenta_7 to C2/mape1/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.626   1.040  C2/mape1/cuenta_7 (C2/mape1/cuenta_7)
     LUT3:I0->O            1   0.479   0.000  C2/mape1/cuenta_cmp_eq0000_wg_lut<0> (C2/mape1/cuenta_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<0> (C2/mape1/cuenta_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<1> (C2/mape1/cuenta_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<2> (C2/mape1/cuenta_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<3> (C2/mape1/cuenta_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<4> (C2/mape1/cuenta_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  C2/mape1/cuenta_cmp_eq0000_wg_cy<5> (C2/mape1/cuenta_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          28   0.265   1.726  C2/mape1/cuenta_cmp_eq0000_wg_cy<6> (C2/mape1/cuenta_cmp_eq0000)
     LUT2:I1->O            1   0.479   0.681  C2/mape1/clk_aux_and00001 (C2/mape1/clk_aux_and0000)
     FDE:CE                    0.524          C2/mape1/clk_aux
    ----------------------------------------
    Total                      6.532ns (3.085ns logic, 3.447ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'C2/mape1/clk_aux1'
  Clock period: 5.152ns (frequency: 194.101MHz)
  Total number of paths / destination ports: 632 / 67
-------------------------------------------------------------------------
Delay:               5.152ns (Levels of Logic = 32)
  Source:            C2/cuenta_1 (FF)
  Destination:       C2/cuenta_31 (FF)
  Source Clock:      C2/mape1/clk_aux1 rising
  Destination Clock: C2/mape1/clk_aux1 rising

  Data Path: C2/cuenta_1 to C2/cuenta_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  C2/cuenta_1 (C2/cuenta_1)
     LUT1:I0->O            1   0.479   0.000  C2/Mcount_cuenta_cy<1>_rt (C2/Mcount_cuenta_cy<1>_rt)
     MUXCY:S->O            1   0.435   0.000  C2/Mcount_cuenta_cy<1> (C2/Mcount_cuenta_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<2> (C2/Mcount_cuenta_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<3> (C2/Mcount_cuenta_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<4> (C2/Mcount_cuenta_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<5> (C2/Mcount_cuenta_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<6> (C2/Mcount_cuenta_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<7> (C2/Mcount_cuenta_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<8> (C2/Mcount_cuenta_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<9> (C2/Mcount_cuenta_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<10> (C2/Mcount_cuenta_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<11> (C2/Mcount_cuenta_cy<11>)
     MUXCY:CI->O           1   0.055   0.000  C2/Mcount_cuenta_cy<12> (C2/Mcount_cuenta_cy<12>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<13> (C2/Mcount_cuenta_cy<13>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<14> (C2/Mcount_cuenta_cy<14>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<15> (C2/Mcount_cuenta_cy<15>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<16> (C2/Mcount_cuenta_cy<16>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<17> (C2/Mcount_cuenta_cy<17>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<18> (C2/Mcount_cuenta_cy<18>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<19> (C2/Mcount_cuenta_cy<19>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<20> (C2/Mcount_cuenta_cy<20>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<21> (C2/Mcount_cuenta_cy<21>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<22> (C2/Mcount_cuenta_cy<22>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<23> (C2/Mcount_cuenta_cy<23>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<24> (C2/Mcount_cuenta_cy<24>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<25> (C2/Mcount_cuenta_cy<25>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<26> (C2/Mcount_cuenta_cy<26>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<27> (C2/Mcount_cuenta_cy<27>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<28> (C2/Mcount_cuenta_cy<28>)
     MUXCY:CI->O           1   0.056   0.000  C2/Mcount_cuenta_cy<29> (C2/Mcount_cuenta_cy<29>)
     MUXCY:CI->O           0   0.056   0.000  C2/Mcount_cuenta_cy<30> (C2/Mcount_cuenta_cy<30>)
     XORCY:CI->O           1   0.786   0.000  C2/Mcount_cuenta_xor<31> (Result<31>)
     FDR:D                     0.176          C2/cuenta_31
    ----------------------------------------
    Total                      5.152ns (4.112ns logic, 1.040ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 129 / 97
-------------------------------------------------------------------------
Offset:              4.420ns (Levels of Logic = 2)
  Source:            Bus2IP_Reset (PAD)
  Destination:       C2/mape1/clk_aux (FF)
  Destination Clock: Bus2IP_Clk rising

  Data Path: Bus2IP_Reset to C2/mape1/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            63   0.715   2.021  Bus2IP_Reset_IBUF (Bus2IP_Reset_IBUF)
     LUT2:I0->O            1   0.479   0.681  C2/mape1/clk_aux_and00001 (C2/mape1/clk_aux_and0000)
     FDE:CE                    0.524          C2/mape1/clk_aux
    ----------------------------------------
    Total                      4.420ns (1.718ns logic, 2.702ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'C2/mape1/clk_aux1'
  Total number of paths / destination ports: 13 / 5
-------------------------------------------------------------------------
Offset:              7.975ns (Levels of Logic = 2)
  Source:            C2/current_FSM_FFd2 (FF)
  Destination:       leds_pin2<0> (PAD)
  Source Clock:      C2/mape1/clk_aux1 rising

  Data Path: C2/current_FSM_FFd2 to leds_pin2<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.626   1.216  C2/current_FSM_FFd2 (C2/current_FSM_FFd2)
     LUT2:I0->O            2   0.479   0.745  C2/current_FSM_FFd1-In11 (leds_pin2_0_OBUF)
     OBUF:I->O                 4.909          leds_pin2_0_OBUF (leds_pin2<0>)
    ----------------------------------------
    Total                      7.975ns (6.014ns logic, 1.961ns route)
                                       (75.4% logic, 24.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Bus2IP_Clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              7.610ns (Levels of Logic = 2)
  Source:            slv_reg0_31 (FF)
  Destination:       IP2Bus_Data<31> (PAD)
  Source Clock:      Bus2IP_Clk rising

  Data Path: slv_reg0_31 to IP2Bus_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.626   0.915  slv_reg0_31 (slv_reg0_31)
     LUT2:I1->O            1   0.479   0.681  IP2Bus_Data<31>1 (IP2Bus_Data_31_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_31_OBUF (IP2Bus_Data<31>)
    ----------------------------------------
    Total                      7.610ns (6.014ns logic, 1.596ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Delay:               8.659ns (Levels of Logic = 3)
  Source:            Bus2IP_RdCE<0> (PAD)
  Destination:       IP2Bus_Data<0> (PAD)

  Data Path: Bus2IP_RdCE<0> to IP2Bus_Data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.715   1.875  Bus2IP_RdCE_0_IBUF (IP2Bus_RdAck_OBUF)
     LUT2:I0->O            1   0.479   0.681  IP2Bus_Data<9>1 (IP2Bus_Data_9_OBUF)
     OBUF:I->O                 4.909          IP2Bus_Data_9_OBUF (IP2Bus_Data<9>)
    ----------------------------------------
    Total                      8.659ns (6.103ns logic, 2.556ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.74 secs
 
--> 

Total memory usage is 262832 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    0 (   0 filtered)

