#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 17:57:27 2024
# Process ID: 18848
# Current directory: X:/EC311-Project/test_code/Kelsey
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13956 X:\EC311-Project\test_code\Kelsey\displayMonday.xpr
# Log file: X:/EC311-Project/test_code/Kelsey/vivado.log
# Journal file: X:/EC311-Project/test_code/Kelsey\vivado.jou
# Running On        :ECE-PHO115-22
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i7-12700K
# CPU Frequency     :3610 MHz
# CPU Physical cores:12
# CPU Logical cores :20
# Host memory       :16853 MB
# Swap memory       :2550 MB
# Total Virtual     :19403 MB
# Available Virtual :7970 MB
#-----------------------------------------------------------
start_gui
open_project X:/EC311-Project/test_code/Kelsey/displayMonday.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'X:/ec311/displayMonday' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'X:/EC311-Project/test_code/Kelsey/displayMonday.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'X:/EC311-Project/test_code/Kelsey/displayMonday.ip_user_files'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/EC311-Project/test_code/Kelsey/displayMonday.srcs/sources_1/new/letters.v', nor could it be found using path 'X:/ec311/displayMonday/displayMonday.srcs/sources_1/new/letters.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/EC311-Project/test_code/Kelsey/displayMonday.srcs/sim_1/new/vgaTB.v', nor could it be found using path 'X:/ec311/displayMonday/displayMonday.srcs/sim_1/new/vgaTB.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'X:/EC311-Project/test_code/Kelsey/displayMonday.srcs/utils_1/imports/synth_1/vga_top.dcp', nor could it be found using path 'X:/ec311/displayMonday/displayMonday.srcs/utils_1/imports/synth_1/vga_top.dcp'.
WARNING: [Project 1-865] Could not find the file X:/EC311-Project/test_code/Kelsey/displayMonday.srcs/utils_1/imports/synth_1/vga_top.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1652.297 ; gain = 390.879
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'vga_top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'X:/EC311-Project/test_code/Kelsey/displayMonday.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'X:/EC311-Project/test_code/Kelsey/displayMonday.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj vga_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311-Project/test_code/Kelsey/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311-Project/test_code/Kelsey/vga_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_controller_ONE
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311-Project/test_code/Kelsey/vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "X:/EC311-Project/test_code/Kelsey/displayMonday.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'X:/EC311-Project/test_code/Kelsey/displayMonday.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_top_behav xil_defaultlib.vga_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_top_behav xil_defaultlib.vga_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_divider
Compiling module xil_defaultlib.vga_controller_ONE
Compiling module xil_defaultlib.vga_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'X:/EC311-Project/test_code/Kelsey/displayMonday.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_top_behav -key {Behavioral:sim_1:Functional:vga_top} -tclbatch {vga_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source vga_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1714.078 ; gain = 56.570
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Sat Dec  7 17:59:51 2024] Launched synth_1...
Run output will be captured here: X:/EC311-Project/test_code/Kelsey/displayMonday.runs/synth_1/runme.log
[Sat Dec  7 17:59:51 2024] Launched impl_1...
Run output will be captured here: X:/EC311-Project/test_code/Kelsey/displayMonday.runs/impl_1/runme.log
