{
  "design": {
    "design_info": {
      "boundary_crc": "0x97DF3F774B7E1D5A",
      "device": "xczu3eg-sbva484-1-i",
      "name": "UART_TEST",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": ""
    },
    "ports": {
      "PL_CLK": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "UART_TEST_zynq_ultra_ps_e_0_0_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "99999001"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "UART_TEST_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x00000002"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x20000000"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "0"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40"
            }
          },
          "interface_ports": {
            "M_AXI_HPM0_LPD": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x80000000",
                "maximum": "0x9FFFFFFF"
              }
            }
          }
        }
      }
    },
    "nets": {
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "PL_CLK",
          "zynq_ultra_ps_e_0/maxihpm0_lpd_aclk"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "40"
          }
        }
      }
    }
  }
}