# 100daysofRTL
Every Day I will be uploading an RTL code with Synthesized Design and TB for RISC CPU Design
