{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 12 21:20:10 2018 " "Info: Processing started: Thu Apr 12 21:20:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } } { "c:/users/lab7/desktop/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/lab7/desktop/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Instr_Reg:inst_reg\|Instr20_16\[1\] memory Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 83.0 MHz 12.048 ns Internal " "Info: Clock \"clock\" has Internal fmax of 83.0 MHz between source register \"Instr_Reg:inst_reg\|Instr20_16\[1\]\" and destination memory \"Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5\" (period= 12.048 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.810 ns + Longest register memory " "Info: + Longest register to memory delay is 11.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 1 REG LCFF_X51_Y34_N11 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y34_N11; Fanout = 47; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.545 ns) 1.757 ns Banco_reg:BancoDeRegistradores\|Mux63~2 2 COMB LCCOMB_X51_Y34_N0 1 " "Info: 2: + IC(1.212 ns) + CELL(0.545 ns) = 1.757 ns; Loc. = LCCOMB_X51_Y34_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.178 ns) 3.391 ns Banco_reg:BancoDeRegistradores\|Mux63~3 3 COMB LCCOMB_X51_Y33_N8 1 " "Info: 3: + IC(1.456 ns) + CELL(0.178 ns) = 3.391 ns; Loc. = LCCOMB_X51_Y33_N8; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~3'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.178 ns) 4.379 ns Banco_reg:BancoDeRegistradores\|Mux63~6 4 COMB LCCOMB_X54_Y33_N0 1 " "Info: 4: + IC(0.810 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X54_Y33_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~6'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 4.864 ns Banco_reg:BancoDeRegistradores\|Mux63~9 5 COMB LCCOMB_X54_Y33_N18 1 " "Info: 5: + IC(0.307 ns) + CELL(0.178 ns) = 4.864 ns; Loc. = LCCOMB_X54_Y33_N18; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.178 ns) 5.882 ns Banco_reg:BancoDeRegistradores\|Mux63~20 6 COMB LCCOMB_X53_Y32_N26 3 " "Info: 6: + IC(0.840 ns) + CELL(0.178 ns) = 5.882 ns; Loc. = LCCOMB_X53_Y32_N26; Fanout = 3; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~20'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 6.362 ns Ula32:ULA\|Mux63~0 7 COMB LCCOMB_X53_Y32_N20 3 " "Info: 7: + IC(0.302 ns) + CELL(0.178 ns) = 6.362 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux63~0'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.544 ns) 7.233 ns Ula32:ULA\|carry_temp\[1\]~2 8 COMB LCCOMB_X53_Y32_N22 3 " "Info: 8: + IC(0.327 ns) + CELL(0.544 ns) = 7.233 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.178 ns) 7.720 ns Ula32:ULA\|Mux28~2 9 COMB LCCOMB_X53_Y32_N16 2 " "Info: 9: + IC(0.309 ns) + CELL(0.178 ns) = 7.720 ns; Loc. = LCCOMB_X53_Y32_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|Mux28~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.487 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.322 ns) 8.355 ns mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~8 10 COMB LCCOMB_X53_Y32_N6 1 " "Info: 10: + IC(0.313 ns) + CELL(0.322 ns) = 8.355 ns; Loc. = LCCOMB_X53_Y32_N6; Fanout = 1; COMB Node = 'mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~8'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.635 ns" { Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.178 ns) 8.827 ns mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~5 11 COMB LCCOMB_X53_Y32_N14 7 " "Info: 11: + IC(0.294 ns) + CELL(0.178 ns) = 8.827 ns; Loc. = LCCOMB_X53_Y32_N14; Fanout = 7; COMB Node = 'mux2entradas32bits_real:IouDMux\|saidaMux\[3\]~5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.472 ns" { mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.497 ns) + CELL(0.178 ns) 9.502 ns Memoria:Memory\|Add4~2 12 COMB LCCOMB_X54_Y32_N10 3 " "Info: 12: + IC(0.497 ns) + CELL(0.178 ns) = 9.502 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Memoria:Memory\|Add4~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.545 ns) 10.373 ns Memoria:Memory\|Add4~4 13 COMB LCCOMB_X54_Y32_N20 1 " "Info: 13: + IC(0.326 ns) + CELL(0.545 ns) = 10.373 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 1; COMB Node = 'Memoria:Memory\|Add4~4'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 } "NODE_NAME" } } { "Memoria.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Memoria.vhd" 110 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.159 ns) 11.810 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 14 MEM M4K_X55_Y34 8 " "Info: 14: + IC(1.278 ns) + CELL(0.159 ns) = 11.810 ns; Loc. = M4K_X55_Y34; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.539 ns ( 29.97 % ) " "Info: Total cell delay = 3.539 ns ( 29.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.271 ns ( 70.03 % ) " "Info: Total interconnect delay = 8.271 ns ( 70.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux63~2 {} Banco_reg:BancoDeRegistradores|Mux63~3 {} Banco_reg:BancoDeRegistradores|Mux63~6 {} Banco_reg:BancoDeRegistradores|Mux63~9 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux28~2 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~8 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~5 {} Memoria:Memory|Add4~2 {} Memoria:Memory|Add4~4 {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 1.212ns 1.456ns 0.810ns 0.307ns 0.840ns 0.302ns 0.327ns 0.309ns 0.313ns 0.294ns 0.497ns 0.326ns 1.278ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.322ns 0.178ns 0.178ns 0.545ns 0.159ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.079 ns - Smallest " "Info: - Smallest clock skew is 0.079 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.117 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 362 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 362; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.747 ns) 3.117 ns Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X55_Y34 8 " "Info: 3: + IC(1.220 ns) + CELL(0.747 ns) = 3.117 ns; Loc. = M4K_X55_Y34; Fanout = 8; MEM Node = 'Memoria:Memory\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.967 ns" { clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.773 ns ( 56.88 % ) " "Info: Total cell delay = 1.773 ns ( 56.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.344 ns ( 43.12 % ) " "Info: Total interconnect delay = 1.344 ns ( 43.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.220ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.038 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 362 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 362; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.602 ns) 3.038 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 3 REG LCFF_X51_Y34_N11 47 " "Info: 3: + IC(1.286 ns) + CELL(0.602 ns) = 3.038 ns; Loc. = LCFF_X51_Y34_N11; Fanout = 47; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.59 % ) " "Info: Total cell delay = 1.628 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.410 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.410 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.286ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.220ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.286ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.040 ns + " "Info: + Micro setup delay of destination is 0.040 ns" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/Users/lab7/Desktop/projeto/db/altsyncram_e1a1.tdf" 37 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.810 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux28~2 mux2entradas32bits_real:IouDMux|saidaMux[3]~8 mux2entradas32bits_real:IouDMux|saidaMux[3]~5 Memoria:Memory|Add4~2 Memoria:Memory|Add4~4 Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "11.810 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux63~2 {} Banco_reg:BancoDeRegistradores|Mux63~3 {} Banco_reg:BancoDeRegistradores|Mux63~6 {} Banco_reg:BancoDeRegistradores|Mux63~9 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux28~2 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~8 {} mux2entradas32bits_real:IouDMux|saidaMux[3]~5 {} Memoria:Memory|Add4~2 {} Memoria:Memory|Add4~4 {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 1.212ns 1.456ns 0.810ns 0.307ns 0.840ns 0.302ns 0.327ns 0.309ns 0.313ns 0.294ns 0.497ns 0.326ns 1.278ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.322ns 0.178ns 0.178ns 0.545ns 0.159ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.117 ns" { clock clock~clkctrl Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.117 ns" { clock {} clock~combout {} clock~clkctrl {} Memoria:Memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.124ns 1.220ns } { 0.000ns 1.026ns 0.000ns 0.747ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.286ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "controlador:ctrl\|state\[3\] reset clock 2.240 ns register " "Info: tsu for register \"controlador:ctrl\|state\[3\]\" (data pin = \"reset\", clock pin = \"clock\") is 2.240 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.349 ns + Longest pin register " "Info: + Longest pin to register delay is 5.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.665 ns) + CELL(0.458 ns) 4.149 ns controlador:ctrl\|state~9 2 COMB LCCOMB_X57_Y33_N22 1 " "Info: 2: + IC(2.665 ns) + CELL(0.458 ns) = 4.149 ns; Loc. = LCCOMB_X57_Y33_N22; Fanout = 1; COMB Node = 'controlador:ctrl\|state~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.123 ns" { reset controlador:ctrl|state~9 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.322 ns) 5.253 ns controlador:ctrl\|state~10 3 COMB LCCOMB_X58_Y33_N30 1 " "Info: 3: + IC(0.782 ns) + CELL(0.322 ns) = 5.253 ns; Loc. = LCCOMB_X58_Y33_N30; Fanout = 1; COMB Node = 'controlador:ctrl\|state~10'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.104 ns" { controlador:ctrl|state~9 controlador:ctrl|state~10 } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.349 ns controlador:ctrl\|state\[3\] 4 REG LCFF_X58_Y33_N31 17 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 5.349 ns; Loc. = LCFF_X58_Y33_N31; Fanout = 17; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.902 ns ( 35.56 % ) " "Info: Total cell delay = 1.902 ns ( 35.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.447 ns ( 64.44 % ) " "Info: Total interconnect delay = 3.447 ns ( 64.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { reset controlador:ctrl|state~9 controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { reset {} reset~combout {} controlador:ctrl|state~9 {} controlador:ctrl|state~10 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.665ns 0.782ns 0.000ns } { 0.000ns 1.026ns 0.458ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.071 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 362 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 362; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.602 ns) 3.071 ns controlador:ctrl\|state\[3\] 3 REG LCFF_X58_Y33_N31 17 " "Info: 3: + IC(1.319 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X58_Y33_N31; Fanout = 17; REG Node = 'controlador:ctrl\|state\[3\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.01 % ) " "Info: Total cell delay = 1.628 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.443 ns ( 46.99 % ) " "Info: Total interconnect delay = 1.443 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.319ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { reset controlador:ctrl|state~9 controlador:ctrl|state~10 controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { reset {} reset~combout {} controlador:ctrl|state~9 {} controlador:ctrl|state~10 {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 2.665ns 0.782ns 0.000ns } { 0.000ns 1.026ns 0.458ns 0.322ns 0.096ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clock clock~clkctrl controlador:ctrl|state[3] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[3] {} } { 0.000ns 0.000ns 0.124ns 1.319ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock DadoASerEscrito\[2\] Instr_Reg:inst_reg\|Instr20_16\[1\] 22.130 ns register " "Info: tco from clock \"clock\" to destination pin \"DadoASerEscrito\[2\]\" through register \"Instr_Reg:inst_reg\|Instr20_16\[1\]\" is 22.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.038 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 362 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 362; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.602 ns) 3.038 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 3 REG LCFF_X51_Y34_N11 47 " "Info: 3: + IC(1.286 ns) + CELL(0.602 ns) = 3.038 ns; Loc. = LCFF_X51_Y34_N11; Fanout = 47; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.888 ns" { clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.59 % ) " "Info: Total cell delay = 1.628 ns ( 53.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.410 ns ( 46.41 % ) " "Info: Total interconnect delay = 1.410 ns ( 46.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.286ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.815 ns + Longest register pin " "Info: + Longest register to pin delay is 18.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Instr_Reg:inst_reg\|Instr20_16\[1\] 1 REG LCFF_X51_Y34_N11 47 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y34_N11; Fanout = 47; REG Node = 'Instr_Reg:inst_reg\|Instr20_16\[1\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.545 ns) 1.757 ns Banco_reg:BancoDeRegistradores\|Mux63~2 2 COMB LCCOMB_X51_Y34_N0 1 " "Info: 2: + IC(1.212 ns) + CELL(0.545 ns) = 1.757 ns; Loc. = LCCOMB_X51_Y34_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.178 ns) 3.391 ns Banco_reg:BancoDeRegistradores\|Mux63~3 3 COMB LCCOMB_X51_Y33_N8 1 " "Info: 3: + IC(1.456 ns) + CELL(0.178 ns) = 3.391 ns; Loc. = LCCOMB_X51_Y33_N8; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~3'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.178 ns) 4.379 ns Banco_reg:BancoDeRegistradores\|Mux63~6 4 COMB LCCOMB_X54_Y33_N0 1 " "Info: 4: + IC(0.810 ns) + CELL(0.178 ns) = 4.379 ns; Loc. = LCCOMB_X54_Y33_N0; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~6'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.988 ns" { Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 4.864 ns Banco_reg:BancoDeRegistradores\|Mux63~9 5 COMB LCCOMB_X54_Y33_N18 1 " "Info: 5: + IC(0.307 ns) + CELL(0.178 ns) = 4.864 ns; Loc. = LCCOMB_X54_Y33_N18; Fanout = 1; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~9'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.178 ns) 5.882 ns Banco_reg:BancoDeRegistradores\|Mux63~20 6 COMB LCCOMB_X53_Y32_N26 3 " "Info: 6: + IC(0.840 ns) + CELL(0.178 ns) = 5.882 ns; Loc. = LCCOMB_X53_Y32_N26; Fanout = 3; COMB Node = 'Banco_reg:BancoDeRegistradores\|Mux63~20'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 } "NODE_NAME" } } { "Banco_reg.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/Banco_reg.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 6.362 ns Ula32:ULA\|Mux63~0 7 COMB LCCOMB_X53_Y32_N20 3 " "Info: 7: + IC(0.302 ns) + CELL(0.178 ns) = 6.362 ns; Loc. = LCCOMB_X53_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|Mux63~0'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.480 ns" { Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.327 ns) + CELL(0.544 ns) 7.233 ns Ula32:ULA\|carry_temp\[1\]~2 8 COMB LCCOMB_X53_Y32_N22 3 " "Info: 8: + IC(0.327 ns) + CELL(0.544 ns) = 7.233 ns; Loc. = LCCOMB_X53_Y32_N22; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[1\]~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.871 ns" { Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.178 ns) 7.949 ns Ula32:ULA\|Mux29~0 9 COMB LCCOMB_X54_Y32_N26 36 " "Info: 9: + IC(0.538 ns) + CELL(0.178 ns) = 7.949 ns; Loc. = LCCOMB_X54_Y32_N26; Fanout = 36; COMB Node = 'Ula32:ULA\|Mux29~0'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux29~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/lab7/Desktop/projeto/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.174 ns) + CELL(0.521 ns) 10.644 ns mux2entradas32bits_real:DadoASerEscritoSelection\|saidaMux\[2\]~2 10 COMB LCCOMB_X49_Y33_N8 1 " "Info: 10: + IC(2.174 ns) + CELL(0.521 ns) = 10.644 ns; Loc. = LCCOMB_X49_Y33_N8; Fanout = 1; COMB Node = 'mux2entradas32bits_real:DadoASerEscritoSelection\|saidaMux\[2\]~2'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.695 ns" { Ula32:ULA|Mux29~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 } "NODE_NAME" } } { "mux2entradas32bits_real.sv" "" { Text "C:/Users/lab7/Desktop/projeto/mux2entradas32bits_real.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.165 ns) + CELL(3.006 ns) 18.815 ns DadoASerEscrito\[2\] 11 PIN PIN_AH15 0 " "Info: 11: + IC(5.165 ns) + CELL(3.006 ns) = 18.815 ns; Loc. = PIN_AH15; Fanout = 0; PIN Node = 'DadoASerEscrito\[2\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.171 ns" { mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 DadoASerEscrito[2] } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.684 ns ( 30.21 % ) " "Info: Total cell delay = 5.684 ns ( 30.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.131 ns ( 69.79 % ) " "Info: Total interconnect delay = 13.131 ns ( 69.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.815 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux29~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 DadoASerEscrito[2] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "18.815 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux63~2 {} Banco_reg:BancoDeRegistradores|Mux63~3 {} Banco_reg:BancoDeRegistradores|Mux63~6 {} Banco_reg:BancoDeRegistradores|Mux63~9 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux29~0 {} mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 {} DadoASerEscrito[2] {} } { 0.000ns 1.212ns 1.456ns 0.810ns 0.307ns 0.840ns 0.302ns 0.327ns 0.538ns 2.174ns 5.165ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.521ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { clock clock~clkctrl Instr_Reg:inst_reg|Instr20_16[1] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { clock {} clock~combout {} clock~clkctrl {} Instr_Reg:inst_reg|Instr20_16[1] {} } { 0.000ns 0.000ns 0.124ns 1.286ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.815 ns" { Instr_Reg:inst_reg|Instr20_16[1] Banco_reg:BancoDeRegistradores|Mux63~2 Banco_reg:BancoDeRegistradores|Mux63~3 Banco_reg:BancoDeRegistradores|Mux63~6 Banco_reg:BancoDeRegistradores|Mux63~9 Banco_reg:BancoDeRegistradores|Mux63~20 Ula32:ULA|Mux63~0 Ula32:ULA|carry_temp[1]~2 Ula32:ULA|Mux29~0 mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 DadoASerEscrito[2] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "18.815 ns" { Instr_Reg:inst_reg|Instr20_16[1] {} Banco_reg:BancoDeRegistradores|Mux63~2 {} Banco_reg:BancoDeRegistradores|Mux63~3 {} Banco_reg:BancoDeRegistradores|Mux63~6 {} Banco_reg:BancoDeRegistradores|Mux63~9 {} Banco_reg:BancoDeRegistradores|Mux63~20 {} Ula32:ULA|Mux63~0 {} Ula32:ULA|carry_temp[1]~2 {} Ula32:ULA|Mux29~0 {} mux2entradas32bits_real:DadoASerEscritoSelection|saidaMux[2]~2 {} DadoASerEscrito[2] {} } { 0.000ns 1.212ns 1.456ns 0.810ns 0.307ns 0.840ns 0.302ns 0.327ns 0.538ns 2.174ns 5.165ns } { 0.000ns 0.545ns 0.178ns 0.178ns 0.178ns 0.178ns 0.178ns 0.544ns 0.178ns 0.521ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlador:ctrl\|state\[0\] reset clock -0.920 ns register " "Info: th for register \"controlador:ctrl\|state\[0\]\" (data pin = \"reset\", clock pin = \"clock\") is -0.920 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.071 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.124 ns) + CELL(0.000 ns) 1.150 ns clock~clkctrl 2 COMB CLKCTRL_G3 362 " "Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 362; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { clock clock~clkctrl } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.602 ns) 3.071 ns controlador:ctrl\|state\[0\] 3 REG LCFF_X58_Y33_N1 17 " "Info: 3: + IC(1.319 ns) + CELL(0.602 ns) = 3.071 ns; Loc. = LCFF_X58_Y33_N1; Fanout = 17; REG Node = 'controlador:ctrl\|state\[0\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.921 ns" { clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 53.01 % ) " "Info: Total cell delay = 1.628 ns ( 53.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.443 ns ( 46.99 % ) " "Info: Total interconnect delay = 1.443 ns ( 46.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clock clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 0.124ns 1.319ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.277 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_T3 6 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 6; PIN Node = 'reset'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lab7/Desktop/projeto/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.671 ns) + CELL(0.580 ns) 4.277 ns controlador:ctrl\|state\[0\] 2 REG LCFF_X58_Y33_N1 17 " "Info: 2: + IC(2.671 ns) + CELL(0.580 ns) = 4.277 ns; Loc. = LCFF_X58_Y33_N1; Fanout = 17; REG Node = 'controlador:ctrl\|state\[0\]'" {  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.251 ns" { reset controlador:ctrl|state[0] } "NODE_NAME" } } { "controlador.sv" "" { Text "C:/Users/lab7/Desktop/projeto/controlador.sv" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.606 ns ( 37.55 % ) " "Info: Total cell delay = 1.606 ns ( 37.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.671 ns ( 62.45 % ) " "Info: Total interconnect delay = 2.671 ns ( 62.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { reset controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.277 ns" { reset {} reset~combout {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 2.671ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { clock clock~clkctrl controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { clock {} clock~combout {} clock~clkctrl {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 0.124ns 1.319ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/lab7/desktop/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.277 ns" { reset controlador:ctrl|state[0] } "NODE_NAME" } } { "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/lab7/desktop/quartus/quartus/bin/Technology_Viewer.qrui" "4.277 ns" { reset {} reset~combout {} controlador:ctrl|state[0] {} } { 0.000ns 0.000ns 2.671ns } { 0.000ns 1.026ns 0.580ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 12 21:20:11 2018 " "Info: Processing ended: Thu Apr 12 21:20:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
