// Seed: 1533824940
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  bit   id_5;
  logic id_6;
  assign id_5 = id_5;
  always_comb id_5 = -1;
  assign id_5 = id_4;
  assign id_5 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd64
) (
    _id_1,
    id_2
);
  output wire id_2;
  inout wire _id_1;
  reg [id_1 : id_1] id_3, id_4, id_5;
  parameter id_6 = 1'b0;
  wire id_7;
  final #1 if (1'b0);
  wire id_8;
  assign id_3 = id_3;
  logic id_9;
  logic id_10 = 1;
  assign id_5 = 1;
  wire id_11;
  wire id_12, id_13, id_14;
  logic id_15;
  ;
  always @(id_14) if (id_6 & id_6[""] ? -1 : -1) id_4 <= 1;
  module_0 modCall_1 (
      id_8,
      id_12,
      id_14
  );
endmodule
