## Case Study: The Emotion Engine of the Sony PlayStation 2

> ##案例研究：索尼 PlayStation 2 的情感引擎 2

Desktop computers and servers rely on the memory hierarchy to reduce average access time to relatively static data, but there are embedded applications where data are often a continuous stream. In such applications there is still spatial locality, but temporal locality is much more limited.

> 台式计算机和服务器依靠内存层次结构来减少对相对静态数据的平均访问时间，但是在某些嵌入式应用程序中，数据通常是连续的流。在这样的应用中，仍然存在空间位置，但是时间位置更加有限。

To give another look at memory performance beyond the desktop, this section examines the microprocessor at the heart of the Sony PlayStation 2. As we will see, the steady stream of graphics and audio demanded by electronic games leads to a different approach to memory design. The style is high bandwidth via many ded- icated independent memories.

> 为了让台式机以外的记忆性能再次查看，本节研究了 Sony PlayStation 2 的中心的微处理器 2。正如我们将看到的，电子游戏要求的稳定图形和音频流导致了一种不同的内存设计方法。通过许多推迟的独立记忆，该样式具有很高的带宽。

[Figure E.11](#_bookmark585) shows a block diagram of the Sony PlayStation 2 (PS2). Not sur- prisingly for a game machine, there are interfaces for video, sound, and a DVD player. Surprisingly, there are two standard computer I/O buses, USB and IEEE 1394, a PCMCIA slot as found in portable PCs, and a modem. These additions show that Sony had greater plans for the PS2 beyond traditional games. Although it appears that the I/O processor (IOP) simply handles the I/O devices and the game console, it includes a 34 MHz MIPS processor that also acts as the emulation com- puter to run games for earlier Sony PlayStations. It also connects to a standard PC audio card to provide the sound for the games.

> [图 E.11](#_ Bookmark585)显示了 Sony PlayStation 2(PS2)的框图。对于游戏机而言，没有挑剔的视频，声音和 DVD 播放器的接口。令人惊讶的是，有两台标准的计算机 I/O 总线，USB 和 IEEE 1394，一个在便携式 PC 中发现的 PCMCIA 插槽和一个调制解调器。这些增加表明，索尼对 PS2 的计划超出了传统游戏。尽管 I/O 处理器(IOP)似乎只能处理 I/O 设备和游戏机，但它包括一个 34 MHz MIPS 处理器，该处理器还充当仿真计算机，可以为较早的 Sony PlayStations 运行游戏。它还连接到标准的 PC 音频卡以提供游戏的声音。

![](./media/image609.png)

Figure E.11 Block diagram of the Sony PlayStation 2. The 10 DMA channels orchestrate the transfers between all the small memories on the chip, which when completed all head toward the Graphics Interface so as to be rendered by the Graphics Synthesizer. The Graphics Synthesizer uses DRAM on chip to provide an entire frame buffer plus graphics processors to perform the rendering desired based on the display commands given from the Emotion Engine. The embedded DRAM allows 1024-bit transfers between the pixel processors and the display buffer. The Superscalar CPU is a 64-bit MIPS III with two-instruction issue, and comes with a two-way, set associative, 16 KB instruction cache; a two-way, set associative, 8 KB data cache; and 16 KB of scratchpad memory. It has been extended with 128-bit SIMD instructions for multimedia applications (see [Section E.2](#signal-processing-and-embedded-applications-the-digital-signal-processor)). Vector Unit 0 is primarily a DSP-like coprocessor for the CPU (see [Section E.2](#signal-processing-and-embedded-applications-the-digital-signal-processor)), which can operate on 128-bit registers in SIMD manner between 8 bits and 32 bits per word. It has 4 KB of instruction memory and 4 KB of data memory. Vector Unit 1 has similar functions to VPU0, but it normally operates independently of the CPU and contains 16 KB of instruction memory and 16 KB of data memory. All three units can communicate over the 128-bit system bus, but there is also a 128-bit dedicated path between the CPU and VPU0 and a 128-bit dedicated path between VPU1 and the Graphics Interface. Although VPU0 and VPU1 have identical microarchitectures, the differences in memory size and units to which they have direct con- nections affect the roles that they take in a game. At 0.25-micron line widths, the Emotion Engine chip uses 13.5M transistors and is 225 mm<sup>2</sup>, and the Graphics Synthesizer is 279 mm<sup>2</sup>. To put this in perspective, the Alpha 21264 microprocessor in 0.25-micron technology is about 160 mm<sup>2</sup> and uses 15M transistors. (This figure is based on Figure 1 in “Sony’s Emotionally Charged Chip,” *Microprocessor Report* 13:5.)

> 图 E.11 索尼 PlayStation 2 的框图 2。10 个 DMA 通道协调芯片上所有小记忆之间的转移，当将所有芯片的所有小记忆都朝向图形界面时，以通过图形合成器呈现。图形合成器在芯片上使用 DRAM 来提供整个帧缓冲区加图形处理器，以根据情感引擎给出的显示命令执行所需的渲染。嵌入式 DRAM 允许像素处理器和显示缓冲区之间进行 1024 位转移。SuperScalar CPU 是一个 64 位 MIPS III，具有两种指导性问题，并带有双向，固定的关联，16 KB 指令缓存；一个双向，设置的关联，8 kb 数据缓存；和 16 kb 的 ScratchPad 内存。它已使用 128 位 SIMD 指令进行了多媒体应用程序(请参阅[E.2](＃signal Prococessing and embedded-applications-the-digital-Signal-Signal-Signal-Procespersor))。向量单元 0 主要是 CPU 的 DSP 样式协处理器(请参见[E.2](＃信号处理和 embedded-applications-the-digital-Signal-Signal-Signal-Signal Processors))，可以在 128 位上运行每个单词以 8 位和 32 位之间的 simd 登录方式。它具有 4 kb 的指令内存和 4 kb 的数据存储器。向量单元 1 具有与 VPU0 相似的功能，但通常与 CPU 独立运行，并包含 16 KB 的指令存储器和 16 KB 的数据存储器。这三个单元都可以通过 128 位系统总线进行通信，但是 CPU 和 VPU0 之间还有 128 位专用路径，以及 VPU1 和图形接口之间的 128 位专用路径。尽管 VPU0 和 VPU1 具有相同的微体系结构，但它们具有直接连接的内存大小和单位的差异会影响他们在游戏中所扮演的角色。在 0.25 微米线的宽度下，情感引擎芯片使用 1350 万晶体管，为 225 mm <sup> 2 </sup>，图形合成器为 279 mm <sup> 2 </sup>。简而言之，0.25 微米技术中的 Alpha 21264 微处理器约为 160 mm <sup> 2 </sup>，并使用 15m 的晶体管。(该数字基于“索尼的情感充电芯片”中的图 1， *微处理器报告 * 13：5。

Thus, one challenge for the memory system of this embedded application is to act as source or destination for the extensive number of I/O devices. The PS2 designers met this challenge with two PC800 (400 MHz) DRDRAM chips using two channels, offering 32 MB of storage and a peak memory bandwidth of 3.2 GB/sec.

> 因此，该嵌入式应用程序的存储系统的一个挑战是充当大量 I/O 设备的源或目的地。PS2 设计师使用两个通道使用两个 PC800(400 MHz)DRDRAM 芯片面对这一挑战，提供 32 MB 的存储空间和 3.2 GB/sec 的峰值存储器带宽。

What’s left in the figure are basically two big chips: the Graphics Synthesizer and the Emotion Engine.

> 该图中剩下的基本上是两个大芯片：图形合成器和情感引擎。

The Graphics Synthesizer takes rendering commands from the Emotion Engine in what are commonly called _display lists._ These are lists of 32-bit commands that tell the renderer what shape to use and where to place them, plus what colors and textures to fill them.

> 图形合成器在通常称为_display 列表中从情感引擎中获取渲染命令。

This chip also has the highest bandwidth portion of the memory system. By using embedded DRAM on the Graphics Synthesizer, the chip contains the full video buffer _and_ has a 2048-bit-wide interface so that pixel filling is not a bottle- neck. This embedded DRAM greatly reduces the bandwidth demands on the DRDRAM. It illustrates a common technique found in embedded applications: separate memories dedicated to individual functions to inexpensively achieve greater memory bandwidth for the entire system.

> 该芯片还具有内存系统的最高带宽部分。通过在图形合成器上使用嵌入式 DRAM，芯片包含完整的视频缓冲区_AND_具有 2048 位宽的接口，因此像素填充不是瓶颈。这种嵌入的 DRAM 大大降低了 DRDRAM 的带宽需求。它说明了在嵌入式应用程序中发现的一种常见技术：专门针对单个功能的单独记忆，以廉价地实现整个系统的更大内存带宽。

The remaining large chip is the Emotion Engine, and its job is to accept inputs from the IOP and create the display lists of a video game to enable 3D video trans- formations in real time. A major insight shaped the design of the Emotion Engine: Generally, in a racing car game there are foreground objects that are constantly changing and background objects that change less in reaction to the events, although the background can be most of the screen. This observation led to a split of responsibilities.

> 剩下的大芯片是情感引擎，其工作是接受 IOP 的输入，并创建视频游戏的显示列表，以实时启用 3D 视频传输。一个主要的见解塑造了情感引擎的设计：通常，在赛车游戏中，有前景的对象正在不断变化，而背景对象则对事件的反应较少，尽管背景可以是大部分屏幕。这一观察结果导致了一系列责任。

The CPU works with VPU0 as a tightly coupled coprocessor, in that every VPU0 instruction is a standard MIPS coprocessor instruction, and the addresses are generated by the MIPS CPU. VPU0 is called a vector processor, but it is similar to 128-bit SIMD extensions for multimedia found in several desktop processors (see Section E.2).

> CPU 可与 VPU0 一起用作紧密耦合的协处理器，因为每个 VPU0 指令都是标准 MIPS 协处理器指令，并且地址由 MIPS CPU 生成。VPU0 称为矢量处理器，但类似于在多个台式处理器中发现的多媒体的 128 位 SIMD 扩展(请参阅 E.2 节)。

VPU1, in contrast, fetches its own instructions and data and acts in parallel with CPU/VPU0, acting more like a traditional vector unit. With this split, the more flexible CPU/VPU0 handles the foreground action and the VPU1 handles the back- ground. Both deposit their resulting display lists into the Graphics Interface to send the lists to the Graphics Synthesizer.

> 相反，VPU1 获取自己的指示和数据，并与 CPU/VPU0 并行起作用，更像是传统的向量单元。通过这种拆分，更灵活的 CPU/VPU0 可以处理前景动作，而 VPU1 可以处理背景。两者都将其结果显示列表存入图形接口，以将列表发送到图形合成器。

Thus, the programmers of the Emotion Engine have three processor sets to choose from to implement their programs: the traditional 64-bit MIPS architecture including a floating-point unit, the MIPS architecture extended with multimedia instructions (VPU0), and an independent vector processor (VPU1). To accelerate MPEG decoding, there is another coprocessor (Image Processing Unit) that can act independent of the other two.

> 因此，情感引擎的程序员有三个处理器套件可供选择以实施其程序：传统的 64 位 MIPS 体系结构，包括浮点单元，MIPS 架构，使用多媒体说明(VPU0)和独立的矢量处理器扩展。(VPU1)。为了加速 MPEG 解码，还有另一个协处理器(图像处理单元)可以独立于其他两个。

With this split of function, the question then is how to connect the units together, how to make the data flow between units, and how to provide the memory bandwidth needed by all these units. As mentioned earlier, the Emo- tion Engine designers chose many dedicated memories. The CPU has a 16 KB scratch pad memory (SPRAM) in addition to a 16 KB instruction cache and an 8 KB data cache. VPU0 has a 4 KB instruction memory and a 4 KB data memory, and VPU1 has a 16 KB instruction memory and a 16 KB data mem- ory. Note that these are four _memories_, not caches of a larger memory else- where. In each memory the latency is just 1 clock cycle. VPU1 has more memory than VPU0 because it creates the bulk of the display lists and because it largely acts independently.

> 通过这种函数拆分，问题是如何将单元连接在一起，如何使单位之间的数据流以及如何提供所有这些单元所需的内存带宽。如前所述，情感引擎设计师选择了许多专门的记忆。除 16 KB 指令缓存和 8 KB 数据缓存外，CPU 具有 16 KB 的刮擦垫存储器(施加)。VPU0 具有 4 KB 的指令内存和 4 KB 数据存储器，VPU1 具有 16 KB 的指令存储器和 16 KB 数据 mem-Ory。请注意，这些是四个_memories_，而不是较大内存的缓存。在每个内存中，延迟仅为 1 个时钟周期。VPU1 比 VPU0 具有更多的内存，因为它创建了显示列表的大部分，并且因为它在很大程度上独立起作用。

The programmer organizes all memories as two double buffers, one pair for the incoming DMA data and one pair for the outgoing DMA data. The programmer then uses the various processors to transform the data from the input buffer to the output buffer. To keep the data flowing among the units, the programmer next sets up the 10 DMA channels, taking care to meet the real-time deadline for real- istic animation of 15 frames per second.

> 程序员将所有记忆组织为两个双重缓冲区，一对用于传入的 DMA 数据，一对用于即将发出的 DMA 数据。然后，程序员使用各种处理器将数据从输入缓冲区转换为输出缓冲区。为了保持数据之间的流动，程序员接下来设置了 10 个 DMA 频道，并注意满足每秒 15 帧的实时截止日期。

[Figure E.12](#_bookmark586) shows that this organization supports two main operating modes: serial, where CPU/VPU0 acts as a preprocessor on what to give VPU1 for it to create for the Graphics Interface using the scratchpad memory as the buffer, and parallel, where both the CPU/VPU0 and VPU1 create display lists. The display lists and the Graphics Synthesizer have multiple context identifiers to distinguish the parallel display lists to produce a coherent final image.

> [图 e.12](#_ bookmark586)表明，该组织支持两种主要操作模式：串行，其中 CPU/VPU0 充当预处理器，以提供 vpu1 的预处理，以便使用 scratchpad 存储器作为 buffer 为图形界面创建该图形界面，以创建图形界面和并行，其中 CPU/VPU0 和 VPU1 都创建显示列表。显示列表和图形合成器具有多个上下文标识符，可以区分并行的显示列表以产生连贯的最终图像。

All units in the Emotion Engine are linked by a common 150 MHz, 128-bit- wide bus. To offer greater bandwidth, there are also two dedicated buses: a 128-bit path between the CPU and VPU0 and a 128-bit path between VPU1 and the Graphics Interface. The programmer also chooses which bus to use when setting up the DMA channels.

> 情感引擎中的所有单元均由 150 MHz，128 位宽的巴士连接。为了提供更大的带宽，还有两个专用的总线：CPU 和 VPU0 之间的 128 位路径以及 VPU1 和图形接口之间的 128 位路径。程序员还选择在设置 DMA 频道时要使用的总线。

Looking at the big picture, if a server-oriented designer had been given the problem, we might see a single common bus with many local caches and cache- coherent mechanisms to keep data consistent. In contrast, the PlayStation 2 fol- lowed the tradition of embedded designers and has at least nine distinct memory modules. To keep the data flowing in real time from memory to the dis- play, the PS2 uses dedicated memories, dedicated buses, and DMA channels. Coherency is the responsibility of the programmer, and, given the continuous flow from main memory to the graphics interface and the real-time requirements, programmer-controlled coherency works well for this application.

> 看看大局，如果已经给出了面向服务器的设计师，我们可能会看到一个带有许多本地缓存和缓存机制的普通总线，以保持数据一致。相比之下，PlayStation 2 结束了嵌入式设计师的传统，并且至少具有九个不同的记忆模块。为了使数据实时从内存到播放，PS2 使用专用的内存，专用的总线和 DMA 频道。相干性是程序员的责任，并且鉴于从主内存到图形接口的连续流程以及实时要求，程序员控制的连贯性适用于此应用程序。

Figure E.12 Two modes of using Emotion Engine organization. The first mode divides the work between the two units and then allows the Graphics Interface to prop- erly merge the display lists. The second mode uses CPU/VPU0 as a filter of what to send to VPU1, which then does all the display lists. It is up to the programmer to choose between serial and parallel data flow. SPRAM is the scratchpad memory.

> 图 E.12 使用情感引擎组织的两种模式。第一个模式将工作划分在两个单元之间，然后允许图形接口合并显示列表。第二种模式使用 CPU/VPU0 作为发送到 VPU1 的过滤器，然后将其完成所有显示列表。由程序员在串行数据流和并行数据流之间进行选择。施加是 ScratchPad 内存。
