module mips_registers
( read_data_1, read_data_2, write_data, read_reg_1, read_reg_2, write_reg, signal_reg_write, clk );

	output reg [31:0] read_data_1, read_data_2;
	input [31:0] write_data;
	input [4:0] read_reg_1, read_reg_2, write_reg;
	input signal_reg_write, clk;
	
	reg [31:0] registers [31:0];
		
	//this module use behavioral verilog
	//for register & data memory part, use files
	//register.mem or register.txt (file extension does not important)
	
	//for memory file read & write using followings
	//$readmemb("registers.mem", registers);
	//$writememb("registers.mem", registers);
	
	
	//--- continuos assignment --- 
	//output data;
	//assign data = registers[adress];
	//--- non-blocking assignment ---
	//register data;
	always @(posedge clk) 
	begin	
		
		read_data_1<=registers[read_reg_1];		//read rs content
		read_data_2<=registers[read_reg_2];		//read rt content
	
	if(signal_reg_write)	// Write to file or not
		begin	
			registers[write_reg] <= write_data;	// result to mem 
			
		end
	
	//data <= registers[adress];
	
	
	end
	
endmodule