
final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e14  080001f4  080001f4  000011f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001dc  08009008  08009008  0000a008  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091e4  080091e4  0000b068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080091e4  080091e4  0000a1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091ec  080091ec  0000b068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091ec  080091ec  0000a1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080091f0  080091f0  0000a1f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080091f4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e8  20000068  0800925c  0000b068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000350  0800925c  0000b350  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000b068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019354  00000000  00000000  0000b09e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031d6  00000000  00000000  000243f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016b8  00000000  00000000  000275c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b0  00000000  00000000  00028c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002bf41  00000000  00000000  00029e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019d18  00000000  00000000  00055d71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d83f  00000000  00000000  0006fa89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018d2c8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006d64  00000000  00000000  0018d30c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00194070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	@ (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000068 	.word	0x20000068
 8000210:	00000000 	.word	0x00000000
 8000214:	08008ff0 	.word	0x08008ff0

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	@ (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	@ (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	@ (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	2000006c 	.word	0x2000006c
 8000230:	08008ff0 	.word	0x08008ff0

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295
 8000244:	f04f 30ff 	movne.w	r0, #4294967295
 8000248:	f000 b9b0 	b.w	80005ac <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000268:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800026a:	4688      	mov	r8, r1
 800026c:	4604      	mov	r4, r0
 800026e:	468e      	mov	lr, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14a      	bne.n	800030a <__udivmoddi4+0xa6>
 8000274:	428a      	cmp	r2, r1
 8000276:	4617      	mov	r7, r2
 8000278:	d95f      	bls.n	800033a <__udivmoddi4+0xd6>
 800027a:	fab2 f682 	clz	r6, r2
 800027e:	b14e      	cbz	r6, 8000294 <__udivmoddi4+0x30>
 8000280:	f1c6 0320 	rsb	r3, r6, #32
 8000284:	fa01 fe06 	lsl.w	lr, r1, r6
 8000288:	40b7      	lsls	r7, r6
 800028a:	40b4      	lsls	r4, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	ea43 0e0e 	orr.w	lr, r3, lr
 8000294:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000298:	fa1f fc87 	uxth.w	ip, r7
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fbbe f1f8 	udiv	r1, lr, r8
 80002a2:	fb08 ee11 	mls	lr, r8, r1, lr
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002ae:	429a      	cmp	r2, r3
 80002b0:	d907      	bls.n	80002c2 <__udivmoddi4+0x5e>
 80002b2:	18fb      	adds	r3, r7, r3
 80002b4:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b8:	d202      	bcs.n	80002c0 <__udivmoddi4+0x5c>
 80002ba:	429a      	cmp	r2, r3
 80002bc:	f200 8154 	bhi.w	8000568 <__udivmoddi4+0x304>
 80002c0:	4601      	mov	r1, r0
 80002c2:	1a9b      	subs	r3, r3, r2
 80002c4:	b2a2      	uxth	r2, r4
 80002c6:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ca:	fb08 3310 	mls	r3, r8, r0, r3
 80002ce:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80002d6:	4594      	cmp	ip, r2
 80002d8:	d90b      	bls.n	80002f2 <__udivmoddi4+0x8e>
 80002da:	18ba      	adds	r2, r7, r2
 80002dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80002e0:	bf2c      	ite	cs
 80002e2:	2401      	movcs	r4, #1
 80002e4:	2400      	movcc	r4, #0
 80002e6:	4594      	cmp	ip, r2
 80002e8:	d902      	bls.n	80002f0 <__udivmoddi4+0x8c>
 80002ea:	2c00      	cmp	r4, #0
 80002ec:	f000 813f 	beq.w	800056e <__udivmoddi4+0x30a>
 80002f0:	4618      	mov	r0, r3
 80002f2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f6:	eba2 020c 	sub.w	r2, r2, ip
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11d      	cbz	r5, 8000306 <__udivmoddi4+0xa2>
 80002fe:	40f2      	lsrs	r2, r6
 8000300:	2300      	movs	r3, #0
 8000302:	e9c5 2300 	strd	r2, r3, [r5]
 8000306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d905      	bls.n	800031a <__udivmoddi4+0xb6>
 800030e:	b10d      	cbz	r5, 8000314 <__udivmoddi4+0xb0>
 8000310:	e9c5 0100 	strd	r0, r1, [r5]
 8000314:	2100      	movs	r1, #0
 8000316:	4608      	mov	r0, r1
 8000318:	e7f5      	b.n	8000306 <__udivmoddi4+0xa2>
 800031a:	fab3 f183 	clz	r1, r3
 800031e:	2900      	cmp	r1, #0
 8000320:	d14e      	bne.n	80003c0 <__udivmoddi4+0x15c>
 8000322:	4543      	cmp	r3, r8
 8000324:	f0c0 8112 	bcc.w	800054c <__udivmoddi4+0x2e8>
 8000328:	4282      	cmp	r2, r0
 800032a:	f240 810f 	bls.w	800054c <__udivmoddi4+0x2e8>
 800032e:	4608      	mov	r0, r1
 8000330:	2d00      	cmp	r5, #0
 8000332:	d0e8      	beq.n	8000306 <__udivmoddi4+0xa2>
 8000334:	e9c5 4e00 	strd	r4, lr, [r5]
 8000338:	e7e5      	b.n	8000306 <__udivmoddi4+0xa2>
 800033a:	2a00      	cmp	r2, #0
 800033c:	f000 80ac 	beq.w	8000498 <__udivmoddi4+0x234>
 8000340:	fab2 f682 	clz	r6, r2
 8000344:	2e00      	cmp	r6, #0
 8000346:	f040 80bb 	bne.w	80004c0 <__udivmoddi4+0x25c>
 800034a:	1a8b      	subs	r3, r1, r2
 800034c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000350:	b2bc      	uxth	r4, r7
 8000352:	2101      	movs	r1, #1
 8000354:	0c02      	lsrs	r2, r0, #16
 8000356:	b280      	uxth	r0, r0
 8000358:	fbb3 fcfe 	udiv	ip, r3, lr
 800035c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000360:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000364:	fb04 f20c 	mul.w	r2, r4, ip
 8000368:	429a      	cmp	r2, r3
 800036a:	d90e      	bls.n	800038a <__udivmoddi4+0x126>
 800036c:	18fb      	adds	r3, r7, r3
 800036e:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000372:	bf2c      	ite	cs
 8000374:	f04f 0901 	movcs.w	r9, #1
 8000378:	f04f 0900 	movcc.w	r9, #0
 800037c:	429a      	cmp	r2, r3
 800037e:	d903      	bls.n	8000388 <__udivmoddi4+0x124>
 8000380:	f1b9 0f00 	cmp.w	r9, #0
 8000384:	f000 80ec 	beq.w	8000560 <__udivmoddi4+0x2fc>
 8000388:	46c4      	mov	ip, r8
 800038a:	1a9b      	subs	r3, r3, r2
 800038c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000390:	fb0e 3318 	mls	r3, lr, r8, r3
 8000394:	fb04 f408 	mul.w	r4, r4, r8
 8000398:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800039c:	4294      	cmp	r4, r2
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x154>
 80003a0:	18ba      	adds	r2, r7, r2
 80003a2:	f108 33ff 	add.w	r3, r8, #4294967295
 80003a6:	bf2c      	ite	cs
 80003a8:	2001      	movcs	r0, #1
 80003aa:	2000      	movcc	r0, #0
 80003ac:	4294      	cmp	r4, r2
 80003ae:	d902      	bls.n	80003b6 <__udivmoddi4+0x152>
 80003b0:	2800      	cmp	r0, #0
 80003b2:	f000 80d1 	beq.w	8000558 <__udivmoddi4+0x2f4>
 80003b6:	4698      	mov	r8, r3
 80003b8:	1b12      	subs	r2, r2, r4
 80003ba:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 80003be:	e79d      	b.n	80002fc <__udivmoddi4+0x98>
 80003c0:	f1c1 0620 	rsb	r6, r1, #32
 80003c4:	408b      	lsls	r3, r1
 80003c6:	fa08 f401 	lsl.w	r4, r8, r1
 80003ca:	fa00 f901 	lsl.w	r9, r0, r1
 80003ce:	fa22 f706 	lsr.w	r7, r2, r6
 80003d2:	fa28 f806 	lsr.w	r8, r8, r6
 80003d6:	408a      	lsls	r2, r1
 80003d8:	431f      	orrs	r7, r3
 80003da:	fa20 f306 	lsr.w	r3, r0, r6
 80003de:	0c38      	lsrs	r0, r7, #16
 80003e0:	4323      	orrs	r3, r4
 80003e2:	fa1f fc87 	uxth.w	ip, r7
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	fbb8 fef0 	udiv	lr, r8, r0
 80003ec:	fb00 881e 	mls	r8, r0, lr, r8
 80003f0:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 80003f4:	fb0e f80c 	mul.w	r8, lr, ip
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d90e      	bls.n	800041a <__udivmoddi4+0x1b6>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000402:	bf2c      	ite	cs
 8000404:	f04f 0b01 	movcs.w	fp, #1
 8000408:	f04f 0b00 	movcc.w	fp, #0
 800040c:	45a0      	cmp	r8, r4
 800040e:	d903      	bls.n	8000418 <__udivmoddi4+0x1b4>
 8000410:	f1bb 0f00 	cmp.w	fp, #0
 8000414:	f000 80b8 	beq.w	8000588 <__udivmoddi4+0x324>
 8000418:	46d6      	mov	lr, sl
 800041a:	eba4 0408 	sub.w	r4, r4, r8
 800041e:	fa1f f883 	uxth.w	r8, r3
 8000422:	fbb4 f3f0 	udiv	r3, r4, r0
 8000426:	fb00 4413 	mls	r4, r0, r3, r4
 800042a:	fb03 fc0c 	mul.w	ip, r3, ip
 800042e:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000432:	45a4      	cmp	ip, r4
 8000434:	d90e      	bls.n	8000454 <__udivmoddi4+0x1f0>
 8000436:	193c      	adds	r4, r7, r4
 8000438:	f103 30ff 	add.w	r0, r3, #4294967295
 800043c:	bf2c      	ite	cs
 800043e:	f04f 0801 	movcs.w	r8, #1
 8000442:	f04f 0800 	movcc.w	r8, #0
 8000446:	45a4      	cmp	ip, r4
 8000448:	d903      	bls.n	8000452 <__udivmoddi4+0x1ee>
 800044a:	f1b8 0f00 	cmp.w	r8, #0
 800044e:	f000 809f 	beq.w	8000590 <__udivmoddi4+0x32c>
 8000452:	4603      	mov	r3, r0
 8000454:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000458:	eba4 040c 	sub.w	r4, r4, ip
 800045c:	fba0 ec02 	umull	lr, ip, r0, r2
 8000460:	4564      	cmp	r4, ip
 8000462:	4673      	mov	r3, lr
 8000464:	46e0      	mov	r8, ip
 8000466:	d302      	bcc.n	800046e <__udivmoddi4+0x20a>
 8000468:	d107      	bne.n	800047a <__udivmoddi4+0x216>
 800046a:	45f1      	cmp	r9, lr
 800046c:	d205      	bcs.n	800047a <__udivmoddi4+0x216>
 800046e:	ebbe 0302 	subs.w	r3, lr, r2
 8000472:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000476:	3801      	subs	r0, #1
 8000478:	46e0      	mov	r8, ip
 800047a:	b15d      	cbz	r5, 8000494 <__udivmoddi4+0x230>
 800047c:	ebb9 0203 	subs.w	r2, r9, r3
 8000480:	eb64 0408 	sbc.w	r4, r4, r8
 8000484:	fa04 f606 	lsl.w	r6, r4, r6
 8000488:	fa22 f301 	lsr.w	r3, r2, r1
 800048c:	40cc      	lsrs	r4, r1
 800048e:	431e      	orrs	r6, r3
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e736      	b.n	8000306 <__udivmoddi4+0xa2>
 8000498:	fbb1 fcf2 	udiv	ip, r1, r2
 800049c:	0c01      	lsrs	r1, r0, #16
 800049e:	4614      	mov	r4, r2
 80004a0:	b280      	uxth	r0, r0
 80004a2:	4696      	mov	lr, r2
 80004a4:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004a8:	2620      	movs	r6, #32
 80004aa:	4690      	mov	r8, r2
 80004ac:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004b0:	4610      	mov	r0, r2
 80004b2:	fbb1 f1f2 	udiv	r1, r1, r2
 80004b6:	eba3 0308 	sub.w	r3, r3, r8
 80004ba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004be:	e74b      	b.n	8000358 <__udivmoddi4+0xf4>
 80004c0:	40b7      	lsls	r7, r6
 80004c2:	f1c6 0320 	rsb	r3, r6, #32
 80004c6:	fa01 f206 	lsl.w	r2, r1, r6
 80004ca:	fa21 f803 	lsr.w	r8, r1, r3
 80004ce:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004d2:	fa20 f303 	lsr.w	r3, r0, r3
 80004d6:	b2bc      	uxth	r4, r7
 80004d8:	40b0      	lsls	r0, r6
 80004da:	4313      	orrs	r3, r2
 80004dc:	0c02      	lsrs	r2, r0, #16
 80004de:	0c19      	lsrs	r1, r3, #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	fbb8 f9fe 	udiv	r9, r8, lr
 80004e6:	fb0e 8819 	mls	r8, lr, r9, r8
 80004ea:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ee:	fb09 f804 	mul.w	r8, r9, r4
 80004f2:	4588      	cmp	r8, r1
 80004f4:	d951      	bls.n	800059a <__udivmoddi4+0x336>
 80004f6:	1879      	adds	r1, r7, r1
 80004f8:	f109 3cff 	add.w	ip, r9, #4294967295
 80004fc:	bf2c      	ite	cs
 80004fe:	f04f 0a01 	movcs.w	sl, #1
 8000502:	f04f 0a00 	movcc.w	sl, #0
 8000506:	4588      	cmp	r8, r1
 8000508:	d902      	bls.n	8000510 <__udivmoddi4+0x2ac>
 800050a:	f1ba 0f00 	cmp.w	sl, #0
 800050e:	d031      	beq.n	8000574 <__udivmoddi4+0x310>
 8000510:	eba1 0108 	sub.w	r1, r1, r8
 8000514:	fbb1 f9fe 	udiv	r9, r1, lr
 8000518:	fb09 f804 	mul.w	r8, r9, r4
 800051c:	fb0e 1119 	mls	r1, lr, r9, r1
 8000520:	b29b      	uxth	r3, r3
 8000522:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000526:	4543      	cmp	r3, r8
 8000528:	d235      	bcs.n	8000596 <__udivmoddi4+0x332>
 800052a:	18fb      	adds	r3, r7, r3
 800052c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000530:	bf2c      	ite	cs
 8000532:	f04f 0a01 	movcs.w	sl, #1
 8000536:	f04f 0a00 	movcc.w	sl, #0
 800053a:	4543      	cmp	r3, r8
 800053c:	d2bb      	bcs.n	80004b6 <__udivmoddi4+0x252>
 800053e:	f1ba 0f00 	cmp.w	sl, #0
 8000542:	d1b8      	bne.n	80004b6 <__udivmoddi4+0x252>
 8000544:	f1a9 0102 	sub.w	r1, r9, #2
 8000548:	443b      	add	r3, r7
 800054a:	e7b4      	b.n	80004b6 <__udivmoddi4+0x252>
 800054c:	1a84      	subs	r4, r0, r2
 800054e:	eb68 0203 	sbc.w	r2, r8, r3
 8000552:	2001      	movs	r0, #1
 8000554:	4696      	mov	lr, r2
 8000556:	e6eb      	b.n	8000330 <__udivmoddi4+0xcc>
 8000558:	443a      	add	r2, r7
 800055a:	f1a8 0802 	sub.w	r8, r8, #2
 800055e:	e72b      	b.n	80003b8 <__udivmoddi4+0x154>
 8000560:	f1ac 0c02 	sub.w	ip, ip, #2
 8000564:	443b      	add	r3, r7
 8000566:	e710      	b.n	800038a <__udivmoddi4+0x126>
 8000568:	3902      	subs	r1, #2
 800056a:	443b      	add	r3, r7
 800056c:	e6a9      	b.n	80002c2 <__udivmoddi4+0x5e>
 800056e:	443a      	add	r2, r7
 8000570:	3802      	subs	r0, #2
 8000572:	e6be      	b.n	80002f2 <__udivmoddi4+0x8e>
 8000574:	eba7 0808 	sub.w	r8, r7, r8
 8000578:	f1a9 0c02 	sub.w	ip, r9, #2
 800057c:	4441      	add	r1, r8
 800057e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000582:	fb09 f804 	mul.w	r8, r9, r4
 8000586:	e7c9      	b.n	800051c <__udivmoddi4+0x2b8>
 8000588:	f1ae 0e02 	sub.w	lr, lr, #2
 800058c:	443c      	add	r4, r7
 800058e:	e744      	b.n	800041a <__udivmoddi4+0x1b6>
 8000590:	3b02      	subs	r3, #2
 8000592:	443c      	add	r4, r7
 8000594:	e75e      	b.n	8000454 <__udivmoddi4+0x1f0>
 8000596:	4649      	mov	r1, r9
 8000598:	e78d      	b.n	80004b6 <__udivmoddi4+0x252>
 800059a:	eba1 0108 	sub.w	r1, r1, r8
 800059e:	46cc      	mov	ip, r9
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7b8      	b.n	800051c <__udivmoddi4+0x2b8>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <LCD_Write4Bits>:
 * We use the fact that HAL treats 0 as GPIO_PIN_RESET
 * and any non-zero as GPIO_PIN_SET, so (nibble & mask)
 * is valid as GPIO_PinState.
 */
static void LCD_Write4Bits(uint8_t nibble)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	4603      	mov	r3, r0
 80005b8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_D4_GPIO_Port, LCD_D4_Pin, (nibble & 0x01));
 80005ba:	79fb      	ldrb	r3, [r7, #7]
 80005bc:	f003 0301 	and.w	r3, r3, #1
 80005c0:	b2db      	uxtb	r3, r3
 80005c2:	461a      	mov	r2, r3
 80005c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005c8:	4813      	ldr	r0, [pc, #76]	@ (8000618 <LCD_Write4Bits+0x68>)
 80005ca:	f003 f829 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_GPIO_Port, LCD_D5_Pin, (nibble & 0x02));
 80005ce:	79fb      	ldrb	r3, [r7, #7]
 80005d0:	f003 0302 	and.w	r3, r3, #2
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	461a      	mov	r2, r3
 80005d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80005dc:	480f      	ldr	r0, [pc, #60]	@ (800061c <LCD_Write4Bits+0x6c>)
 80005de:	f003 f81f 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_GPIO_Port, LCD_D6_Pin, (nibble & 0x04));
 80005e2:	79fb      	ldrb	r3, [r7, #7]
 80005e4:	f003 0304 	and.w	r3, r3, #4
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	461a      	mov	r2, r3
 80005ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80005f0:	480a      	ldr	r0, [pc, #40]	@ (800061c <LCD_Write4Bits+0x6c>)
 80005f2:	f003 f815 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_GPIO_Port, LCD_D7_Pin, (nibble & 0x08));
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	f003 0308 	and.w	r3, r3, #8
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	461a      	mov	r2, r3
 8000600:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000604:	4804      	ldr	r0, [pc, #16]	@ (8000618 <LCD_Write4Bits+0x68>)
 8000606:	f003 f80b 	bl	8003620 <HAL_GPIO_WritePin>

    LCD_PulseEnable();
 800060a:	f000 f809 	bl	8000620 <LCD_PulseEnable>
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	42021400 	.word	0x42021400
 800061c:	42021000 	.word	0x42021000

08000620 <LCD_PulseEnable>:

/*
 * Generate the Enable (E) pulse required by the LCD.
 */
static void LCD_PulseEnable(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000624:	2200      	movs	r2, #0
 8000626:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800062a:	480d      	ldr	r0, [pc, #52]	@ (8000660 <LCD_PulseEnable+0x40>)
 800062c:	f002 fff8 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000630:	2001      	movs	r0, #1
 8000632:	f001 f8cd 	bl	80017d0 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_SET);
 8000636:	2201      	movs	r2, #1
 8000638:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800063c:	4808      	ldr	r0, [pc, #32]	@ (8000660 <LCD_PulseEnable+0x40>)
 800063e:	f002 ffef 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000642:	2001      	movs	r0, #1
 8000644:	f001 f8c4 	bl	80017d0 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_GPIO_Port, LCD_E_Pin, GPIO_PIN_RESET);
 8000648:	2200      	movs	r2, #0
 800064a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800064e:	4804      	ldr	r0, [pc, #16]	@ (8000660 <LCD_PulseEnable+0x40>)
 8000650:	f002 ffe6 	bl	8003620 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000654:	2001      	movs	r0, #1
 8000656:	f001 f8bb 	bl	80017d0 <HAL_Delay>
}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	42020c00 	.word	0x42020c00

08000664 <LCD_Send>:
 * Sends a byte to the LCD (either command or data).
 * rs = GPIO_PIN_RESET → Command
 * rs = GPIO_PIN_SET   → Data
 */
static void LCD_Send(uint8_t value, GPIO_PinState rs)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b082      	sub	sp, #8
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	460a      	mov	r2, r1
 800066e:	71fb      	strb	r3, [r7, #7]
 8000670:	4613      	mov	r3, r2
 8000672:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LCD_RS_GPIO_Port, LCD_RS_Pin, rs);
 8000674:	79bb      	ldrb	r3, [r7, #6]
 8000676:	461a      	mov	r2, r3
 8000678:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800067c:	4809      	ldr	r0, [pc, #36]	@ (80006a4 <LCD_Send+0x40>)
 800067e:	f002 ffcf 	bl	8003620 <HAL_GPIO_WritePin>

    LCD_Write4Bits(value >> 4);   // upper nibble
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	091b      	lsrs	r3, r3, #4
 8000686:	b2db      	uxtb	r3, r3
 8000688:	4618      	mov	r0, r3
 800068a:	f7ff ff91 	bl	80005b0 <LCD_Write4Bits>
    LCD_Write4Bits(value & 0x0F); // lower nibble
 800068e:	79fb      	ldrb	r3, [r7, #7]
 8000690:	f003 030f 	and.w	r3, r3, #15
 8000694:	b2db      	uxtb	r3, r3
 8000696:	4618      	mov	r0, r3
 8000698:	f7ff ff8a 	bl	80005b0 <LCD_Write4Bits>
}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	42021400 	.word	0x42021400

080006a8 <LCD_Command>:

/*
 * Send command byte
 */
static void LCD_Command(uint8_t cmd)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
    LCD_Send(cmd, GPIO_PIN_RESET);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	2100      	movs	r1, #0
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff ffd4 	bl	8000664 <LCD_Send>

    // Clear and Home require a longer delay
    if (cmd == LCD_CMD_CLEAR_DISPLAY || cmd == LCD_CMD_RETURN_HOME)
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d002      	beq.n	80006c8 <LCD_Command+0x20>
 80006c2:	79fb      	ldrb	r3, [r7, #7]
 80006c4:	2b02      	cmp	r3, #2
 80006c6:	d102      	bne.n	80006ce <LCD_Command+0x26>
    {
        HAL_Delay(2);
 80006c8:	2002      	movs	r0, #2
 80006ca:	f001 f881 	bl	80017d0 <HAL_Delay>
    }
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <LCD_Data>:

/*
 * Send data byte (character)
 */
static void LCD_Data(uint8_t data)
{
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b082      	sub	sp, #8
 80006da:	af00      	add	r7, sp, #0
 80006dc:	4603      	mov	r3, r0
 80006de:	71fb      	strb	r3, [r7, #7]
    LCD_Send(data, GPIO_PIN_SET);
 80006e0:	79fb      	ldrb	r3, [r7, #7]
 80006e2:	2101      	movs	r1, #1
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff ffbd 	bl	8000664 <LCD_Send>
}
 80006ea:	bf00      	nop
 80006ec:	3708      	adds	r7, #8
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
	...

080006f4 <LCD_Init>:
/*
 * Initialize LCD in 4-bit mode.
 * Follows the timing requirements of the HD44780 datasheet.
 */
void LCD_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
    // Turn on backlight
    HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_SET);
 80006f8:	2201      	movs	r2, #1
 80006fa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80006fe:	4814      	ldr	r0, [pc, #80]	@ (8000750 <LCD_Init+0x5c>)
 8000700:	f002 ff8e 	bl	8003620 <HAL_GPIO_WritePin>

    HAL_Delay(50); // LCD power-on delay
 8000704:	2032      	movs	r0, #50	@ 0x32
 8000706:	f001 f863 	bl	80017d0 <HAL_Delay>

    // Initialization sequence for 4-bit mode
    LCD_Write4Bits(0x03);
 800070a:	2003      	movs	r0, #3
 800070c:	f7ff ff50 	bl	80005b0 <LCD_Write4Bits>
    HAL_Delay(5);
 8000710:	2005      	movs	r0, #5
 8000712:	f001 f85d 	bl	80017d0 <HAL_Delay>
    LCD_Write4Bits(0x03);
 8000716:	2003      	movs	r0, #3
 8000718:	f7ff ff4a 	bl	80005b0 <LCD_Write4Bits>
    HAL_Delay(5);
 800071c:	2005      	movs	r0, #5
 800071e:	f001 f857 	bl	80017d0 <HAL_Delay>
    LCD_Write4Bits(0x03);
 8000722:	2003      	movs	r0, #3
 8000724:	f7ff ff44 	bl	80005b0 <LCD_Write4Bits>
    HAL_Delay(1);
 8000728:	2001      	movs	r0, #1
 800072a:	f001 f851 	bl	80017d0 <HAL_Delay>
    LCD_Write4Bits(0x02); // switch to 4-bit mode
 800072e:	2002      	movs	r0, #2
 8000730:	f7ff ff3e 	bl	80005b0 <LCD_Write4Bits>

    // Configuration commands
    LCD_Command(LCD_CMD_FUNCTION_SET);
 8000734:	2028      	movs	r0, #40	@ 0x28
 8000736:	f7ff ffb7 	bl	80006a8 <LCD_Command>
    LCD_Command(LCD_CMD_DISPLAY_ON);
 800073a:	200c      	movs	r0, #12
 800073c:	f7ff ffb4 	bl	80006a8 <LCD_Command>
    LCD_Command(LCD_CMD_ENTRY_MODE_SET);
 8000740:	2006      	movs	r0, #6
 8000742:	f7ff ffb1 	bl	80006a8 <LCD_Command>
    LCD_Command(LCD_CMD_CLEAR_DISPLAY);
 8000746:	2001      	movs	r0, #1
 8000748:	f7ff ffae 	bl	80006a8 <LCD_Command>
}
 800074c:	bf00      	nop
 800074e:	bd80      	pop	{r7, pc}
 8000750:	42020c00 	.word	0x42020c00

08000754 <LCD_SetCursor>:
/*
 * Move cursor to (col, row)
 * LCD has 2 rows: row 0 starts at 0x00, row 1 at 0x40
 */
void LCD_SetCursor(uint8_t col, uint8_t row)
{
 8000754:	b580      	push	{r7, lr}
 8000756:	b082      	sub	sp, #8
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	460a      	mov	r2, r1
 800075e:	71fb      	strb	r3, [r7, #7]
 8000760:	4613      	mov	r3, r2
 8000762:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40};

    if (row > 1) row = 1;
 8000764:	79bb      	ldrb	r3, [r7, #6]
 8000766:	2b01      	cmp	r3, #1
 8000768:	d901      	bls.n	800076e <LCD_SetCursor+0x1a>
 800076a:	2301      	movs	r3, #1
 800076c:	71bb      	strb	r3, [r7, #6]

    LCD_Command(LCD_CMD_SET_DDRAM_ADDR | (col + row_offsets[row]));
 800076e:	79bb      	ldrb	r3, [r7, #6]
 8000770:	4a08      	ldr	r2, [pc, #32]	@ (8000794 <LCD_SetCursor+0x40>)
 8000772:	5cd2      	ldrb	r2, [r2, r3]
 8000774:	79fb      	ldrb	r3, [r7, #7]
 8000776:	4413      	add	r3, r2
 8000778:	b2db      	uxtb	r3, r3
 800077a:	b25b      	sxtb	r3, r3
 800077c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000780:	b25b      	sxtb	r3, r3
 8000782:	b2db      	uxtb	r3, r3
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ff8f 	bl	80006a8 <LCD_Command>
}
 800078a:	bf00      	nop
 800078c:	3708      	adds	r7, #8
 800078e:	46bd      	mov	sp, r7
 8000790:	bd80      	pop	{r7, pc}
 8000792:	bf00      	nop
 8000794:	08009070 	.word	0x08009070

08000798 <LCD_Print>:

/*
 * Print a null-terminated string
 */
void LCD_Print(const char *str)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
    while (*str)
 80007a0:	e006      	b.n	80007b0 <LCD_Print+0x18>
    {
        LCD_Data((uint8_t)*str++);
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	1c5a      	adds	r2, r3, #1
 80007a6:	607a      	str	r2, [r7, #4]
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ff93 	bl	80006d6 <LCD_Data>
    while (*str)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	d1f4      	bne.n	80007a2 <LCD_Print+0xa>
    }
}
 80007b8:	bf00      	nop
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <LCD_PrintAt>:
{
    LCD_Data((uint8_t)c);
}

void LCD_PrintAt(uint8_t col, uint8_t row, const char *str)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	b082      	sub	sp, #8
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	4603      	mov	r3, r0
 80007ca:	603a      	str	r2, [r7, #0]
 80007cc:	71fb      	strb	r3, [r7, #7]
 80007ce:	460b      	mov	r3, r1
 80007d0:	71bb      	strb	r3, [r7, #6]
    LCD_SetCursor(col, row);
 80007d2:	79ba      	ldrb	r2, [r7, #6]
 80007d4:	79fb      	ldrb	r3, [r7, #7]
 80007d6:	4611      	mov	r1, r2
 80007d8:	4618      	mov	r0, r3
 80007da:	f7ff ffbb 	bl	8000754 <LCD_SetCursor>
    LCD_Print(str);
 80007de:	6838      	ldr	r0, [r7, #0]
 80007e0:	f7ff ffda 	bl	8000798 <LCD_Print>
}
 80007e4:	bf00      	nop
 80007e6:	3708      	adds	r7, #8
 80007e8:	46bd      	mov	sp, r7
 80007ea:	bd80      	pop	{r7, pc}

080007ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	b088      	sub	sp, #32
 80007f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007f2:	f000 ff76 	bl	80016e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007f6:	f000 f937 	bl	8000a68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007fa:	f000 faab 	bl	8000d54 <MX_GPIO_Init>
  MX_ICACHE_Init();
 80007fe:	f000 f9fb 	bl	8000bf8 <MX_ICACHE_Init>
  MX_ADC1_Init();
 8000802:	f000 f983 	bl	8000b0c <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8000806:	f000 fa0b 	bl	8000c20 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 800080a:	f000 fa55 	bl	8000cb8 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 800080e:	f7ff ff71 	bl	80006f4 <LCD_Init>
  HAL_TIM_Base_Start(&htim2);
 8000812:	4885      	ldr	r0, [pc, #532]	@ (8000a28 <main+0x23c>)
 8000814:	f004 fd48 	bl	80052a8 <HAL_TIM_Base_Start>

  srand(__HAL_TIM_GET_COUNTER(&htim2));
 8000818:	4b83      	ldr	r3, [pc, #524]	@ (8000a28 <main+0x23c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800081e:	4618      	mov	r0, r3
 8000820:	f007 f96e 	bl	8007b00 <srand>

  uint32_t entryTime = 0;
 8000824:	2300      	movs	r3, #0
 8000826:	61fb      	str	r3, [r7, #28]
  uint32_t reactionStartTime = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	61bb      	str	r3, [r7, #24]
  uint16_t trialCount = 0;
 800082c:	2300      	movs	r3, #0
 800082e:	82fb      	strh	r3, [r7, #22]
  uint32_t lastRT = 0;
 8000830:	2300      	movs	r3, #0
 8000832:	60bb      	str	r3, [r7, #8]
  uint32_t bestRT = 9999999;
 8000834:	4b7d      	ldr	r3, [pc, #500]	@ (8000a2c <main+0x240>)
 8000836:	613b      	str	r3, [r7, #16]
  uint16_t randomDelay = 0;
 8000838:	2300      	movs	r3, #0
 800083a:	81fb      	strh	r3, [r7, #14]

  uint8_t upButtonPressed = 0;
 800083c:	2300      	movs	r3, #0
 800083e:	71fb      	strb	r3, [r7, #7]
  uint8_t isResultShown = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	737b      	strb	r3, [r7, #13]

  LCD_PrintAt(0, 0, "preess up");
 8000844:	4a7a      	ldr	r2, [pc, #488]	@ (8000a30 <main+0x244>)
 8000846:	2100      	movs	r1, #0
 8000848:	2000      	movs	r0, #0
 800084a:	f7ff ffba 	bl	80007c2 <LCD_PrintAt>
  printf("test\r\n");
 800084e:	4879      	ldr	r0, [pc, #484]	@ (8000a34 <main+0x248>)
 8000850:	f007 faec 	bl	8007e2c <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  upButtonPressed = checkUPButton();
 8000854:	f000 fc38 	bl	80010c8 <checkUPButton>
 8000858:	4603      	mov	r3, r0
 800085a:	71fb      	strb	r3, [r7, #7]

	  if(isRecived)
 800085c:	4b76      	ldr	r3, [pc, #472]	@ (8000a38 <main+0x24c>)
 800085e:	781b      	ldrb	r3, [r3, #0]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	2b00      	cmp	r3, #0
 8000864:	d025      	beq.n	80008b2 <main+0xc6>
	  {
		  isRecived = 0;
 8000866:	4b74      	ldr	r3, [pc, #464]	@ (8000a38 <main+0x24c>)
 8000868:	2200      	movs	r2, #0
 800086a:	701a      	strb	r2, [r3, #0]

		  if(ch != '\n' && ch != '\r')
 800086c:	4b73      	ldr	r3, [pc, #460]	@ (8000a3c <main+0x250>)
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b0a      	cmp	r3, #10
 8000872:	d00a      	beq.n	800088a <main+0x9e>
 8000874:	4b71      	ldr	r3, [pc, #452]	@ (8000a3c <main+0x250>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	2b0d      	cmp	r3, #13
 800087a:	d006      	beq.n	800088a <main+0x9e>
			  HAL_UART_Transmit(&hlpuart1, &ch ,1, HAL_MAX_DELAY);
 800087c:	f04f 33ff 	mov.w	r3, #4294967295
 8000880:	2201      	movs	r2, #1
 8000882:	496e      	ldr	r1, [pc, #440]	@ (8000a3c <main+0x250>)
 8000884:	486e      	ldr	r0, [pc, #440]	@ (8000a40 <main+0x254>)
 8000886:	f005 f85b 	bl	8005940 <HAL_UART_Transmit>

		  if(ch == 's' || ch == 'S')
 800088a:	4b6c      	ldr	r3, [pc, #432]	@ (8000a3c <main+0x250>)
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	2b73      	cmp	r3, #115	@ 0x73
 8000890:	d003      	beq.n	800089a <main+0xae>
 8000892:	4b6a      	ldr	r3, [pc, #424]	@ (8000a3c <main+0x250>)
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b53      	cmp	r3, #83	@ 0x53
 8000898:	d10b      	bne.n	80008b2 <main+0xc6>
			  printf("\r\nSTS %s %u %lu \r\n", getState(currentState), trialCount, bestRT);
 800089a:	4b6a      	ldr	r3, [pc, #424]	@ (8000a44 <main+0x258>)
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b2db      	uxtb	r3, r3
 80008a0:	4618      	mov	r0, r3
 80008a2:	f000 fb1b 	bl	8000edc <getState>
 80008a6:	4601      	mov	r1, r0
 80008a8:	8afa      	ldrh	r2, [r7, #22]
 80008aa:	693b      	ldr	r3, [r7, #16]
 80008ac:	4866      	ldr	r0, [pc, #408]	@ (8000a48 <main+0x25c>)
 80008ae:	f007 fa55 	bl	8007d5c <iprintf>
	  }

	  switch (currentState) {
 80008b2:	4b64      	ldr	r3, [pc, #400]	@ (8000a44 <main+0x258>)
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	2b03      	cmp	r3, #3
 80008ba:	f200 809a 	bhi.w	80009f2 <main+0x206>
 80008be:	a201      	add	r2, pc, #4	@ (adr r2, 80008c4 <main+0xd8>)
 80008c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c4:	080008d5 	.word	0x080008d5
 80008c8:	08000917 	.word	0x08000917
 80008cc:	0800099f 	.word	0x0800099f
 80008d0:	0800097f 	.word	0x0800097f
		  case WAIT:
			  upButtonPressed = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	71fb      	strb	r3, [r7, #7]
			  randomDelay = (rand() % 4000) + 1000;
 80008d8:	f007 f940 	bl	8007b5c <rand>
 80008dc:	4603      	mov	r3, r0
 80008de:	4a5b      	ldr	r2, [pc, #364]	@ (8000a4c <main+0x260>)
 80008e0:	fb82 1203 	smull	r1, r2, r2, r3
 80008e4:	1211      	asrs	r1, r2, #8
 80008e6:	17da      	asrs	r2, r3, #31
 80008e8:	1a8a      	subs	r2, r1, r2
 80008ea:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 80008ee:	fb01 f202 	mul.w	r2, r1, r2
 80008f2:	1a9a      	subs	r2, r3, r2
 80008f4:	b293      	uxth	r3, r2
 80008f6:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80008fa:	81fb      	strh	r3, [r7, #14]
			  entryTime = __HAL_TIM_GET_COUNTER(&htim2);
 80008fc:	4b4a      	ldr	r3, [pc, #296]	@ (8000a28 <main+0x23c>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000902:	61fb      	str	r3, [r7, #28]

			  LCD_PrintAt(0, 0, "WAIT...       ");
 8000904:	4a52      	ldr	r2, [pc, #328]	@ (8000a50 <main+0x264>)
 8000906:	2100      	movs	r1, #0
 8000908:	2000      	movs	r0, #0
 800090a:	f7ff ff5a 	bl	80007c2 <LCD_PrintAt>
			  currentState = DELAY;
 800090e:	4b4d      	ldr	r3, [pc, #308]	@ (8000a44 <main+0x258>)
 8000910:	2201      	movs	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
			  break;
 8000914:	e06d      	b.n	80009f2 <main+0x206>

		  case DELAY:

			  if (getDelta(entryTime) >= randomDelay)
 8000916:	69f8      	ldr	r0, [r7, #28]
 8000918:	f000 fb22 	bl	8000f60 <getDelta>
 800091c:	4602      	mov	r2, r0
 800091e:	89fb      	ldrh	r3, [r7, #14]
 8000920:	429a      	cmp	r2, r3
 8000922:	d319      	bcc.n	8000958 <main+0x16c>
			  {
				  reactionStartTime = __HAL_TIM_GET_COUNTER(&htim2);
 8000924:	4b40      	ldr	r3, [pc, #256]	@ (8000a28 <main+0x23c>)
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800092a:	61bb      	str	r3, [r7, #24]
				  LCD_PrintAt(0, 0, "PRESS!     ");
 800092c:	4a49      	ldr	r2, [pc, #292]	@ (8000a54 <main+0x268>)
 800092e:	2100      	movs	r1, #0
 8000930:	2000      	movs	r0, #0
 8000932:	f7ff ff46 	bl	80007c2 <LCD_PrintAt>

				  if (shortPressDetected)
 8000936:	4b48      	ldr	r3, [pc, #288]	@ (8000a58 <main+0x26c>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	b2db      	uxtb	r3, r3
 800093c:	2b00      	cmp	r3, #0
 800093e:	d053      	beq.n	80009e8 <main+0x1fc>
				  {
					  shortPressDetected = 0;
 8000940:	4b45      	ldr	r3, [pc, #276]	@ (8000a58 <main+0x26c>)
 8000942:	2200      	movs	r2, #0
 8000944:	701a      	strb	r2, [r3, #0]
					  trialCount++;
 8000946:	8afb      	ldrh	r3, [r7, #22]
 8000948:	3301      	adds	r3, #1
 800094a:	82fb      	strh	r3, [r7, #22]
					  currentState = RESULT;
 800094c:	4b3d      	ldr	r3, [pc, #244]	@ (8000a44 <main+0x258>)
 800094e:	2202      	movs	r2, #2
 8000950:	701a      	strb	r2, [r3, #0]
					  isResultShown = 0;
 8000952:	2300      	movs	r3, #0
 8000954:	737b      	strb	r3, [r7, #13]
					  isResultShown = 0;
				  }


			  }*/
			  break;
 8000956:	e047      	b.n	80009e8 <main+0x1fc>
			  else if (shortPressDetected)
 8000958:	4b3f      	ldr	r3, [pc, #252]	@ (8000a58 <main+0x26c>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d042      	beq.n	80009e8 <main+0x1fc>
				  shortPressDetected = 0;
 8000962:	4b3d      	ldr	r3, [pc, #244]	@ (8000a58 <main+0x26c>)
 8000964:	2200      	movs	r2, #0
 8000966:	701a      	strb	r2, [r3, #0]
				  entryTime = __HAL_TIM_GET_COUNTER(&htim2);
 8000968:	4b2f      	ldr	r3, [pc, #188]	@ (8000a28 <main+0x23c>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800096e:	61fb      	str	r3, [r7, #28]
				  currentState = TOO_SOON;
 8000970:	4b34      	ldr	r3, [pc, #208]	@ (8000a44 <main+0x258>)
 8000972:	2203      	movs	r2, #3
 8000974:	701a      	strb	r2, [r3, #0]
				  trialCount++;
 8000976:	8afb      	ldrh	r3, [r7, #22]
 8000978:	3301      	adds	r3, #1
 800097a:	82fb      	strh	r3, [r7, #22]
			  break;
 800097c:	e034      	b.n	80009e8 <main+0x1fc>
		  case TOO_SOON:
			  LCD_PrintAt(0, 0, "TOO SOON!  ");
 800097e:	4a37      	ldr	r2, [pc, #220]	@ (8000a5c <main+0x270>)
 8000980:	2100      	movs	r1, #0
 8000982:	2000      	movs	r0, #0
 8000984:	f7ff ff1d 	bl	80007c2 <LCD_PrintAt>
			  if (getDelta(entryTime) >= 500)
 8000988:	69f8      	ldr	r0, [r7, #28]
 800098a:	f000 fae9 	bl	8000f60 <getDelta>
 800098e:	4603      	mov	r3, r0
 8000990:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000994:	d32a      	bcc.n	80009ec <main+0x200>
			  {
				  currentState = WAIT;
 8000996:	4b2b      	ldr	r3, [pc, #172]	@ (8000a44 <main+0x258>)
 8000998:	2200      	movs	r2, #0
 800099a:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 800099c:	e026      	b.n	80009ec <main+0x200>
		  case RESULT:
			  if (!isResultShown)
 800099e:	7b7b      	ldrb	r3, [r7, #13]
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d116      	bne.n	80009d2 <main+0x1e6>
			  {
				  isResultShown = 1;
 80009a4:	2301      	movs	r3, #1
 80009a6:	737b      	strb	r3, [r7, #13]
				  uint32_t endTime = __HAL_TIM_GET_COUNTER(&htim2);
 80009a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <main+0x23c>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80009ae:	603b      	str	r3, [r7, #0]
				  lastRT = (endTime - reactionStartTime) / 10;
 80009b0:	683a      	ldr	r2, [r7, #0]
 80009b2:	69bb      	ldr	r3, [r7, #24]
 80009b4:	1ad3      	subs	r3, r2, r3
 80009b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000a60 <main+0x274>)
 80009b8:	fba2 2303 	umull	r2, r3, r2, r3
 80009bc:	08db      	lsrs	r3, r3, #3
 80009be:	60bb      	str	r3, [r7, #8]
				  if (lastRT < bestRT)
 80009c0:	68ba      	ldr	r2, [r7, #8]
 80009c2:	693b      	ldr	r3, [r7, #16]
 80009c4:	429a      	cmp	r2, r3
 80009c6:	d201      	bcs.n	80009cc <main+0x1e0>
					  bestRT = lastRT;
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	613b      	str	r3, [r7, #16]

				  RenderLCDResult(lastRT);
 80009cc:	68b8      	ldr	r0, [r7, #8]
 80009ce:	f000 fadf 	bl	8000f90 <RenderLCDResult>
				  //Send_UART_Status("RESULT", trialCount, bestRT);
			  }

			  if (upButtonPressed)
 80009d2:	79fb      	ldrb	r3, [r7, #7]
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d00b      	beq.n	80009f0 <main+0x204>
			  {
				  upButtonPressed = 0;
 80009d8:	2300      	movs	r3, #0
 80009da:	71fb      	strb	r3, [r7, #7]
				  isResultShown = 0;
 80009dc:	2300      	movs	r3, #0
 80009de:	737b      	strb	r3, [r7, #13]
				  currentState = WAIT;
 80009e0:	4b18      	ldr	r3, [pc, #96]	@ (8000a44 <main+0x258>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	701a      	strb	r2, [r3, #0]
			  }
			  break;
 80009e6:	e003      	b.n	80009f0 <main+0x204>
			  break;
 80009e8:	bf00      	nop
 80009ea:	e002      	b.n	80009f2 <main+0x206>
			  break;
 80009ec:	bf00      	nop
 80009ee:	e000      	b.n	80009f2 <main+0x206>
			  break;
 80009f0:	bf00      	nop
	  }


	  RenderTries(trialCount);
 80009f2:	8afb      	ldrh	r3, [r7, #22]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f000 fae3 	bl	8000fc0 <RenderTries>

	  if (longPressDetected)
 80009fa:	4b1a      	ldr	r3, [pc, #104]	@ (8000a64 <main+0x278>)
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	b2db      	uxtb	r3, r3
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d00b      	beq.n	8000a1c <main+0x230>
	  {
		  longPressDetected = 0;
 8000a04:	4b17      	ldr	r3, [pc, #92]	@ (8000a64 <main+0x278>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	701a      	strb	r2, [r3, #0]
		  trialCount = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	82fb      	strh	r3, [r7, #22]
		  lastRT = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	60bb      	str	r3, [r7, #8]
		  bestRT = 0;
 8000a12:	2300      	movs	r3, #0
 8000a14:	613b      	str	r3, [r7, #16]
		  currentState = WAIT;
 8000a16:	4b0b      	ldr	r3, [pc, #44]	@ (8000a44 <main+0x258>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_UART_Receive_IT(&hlpuart1, &ch, 1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	4907      	ldr	r1, [pc, #28]	@ (8000a3c <main+0x250>)
 8000a20:	4807      	ldr	r0, [pc, #28]	@ (8000a40 <main+0x254>)
 8000a22:	f005 f81b 	bl	8005a5c <HAL_UART_Receive_IT>
	  upButtonPressed = checkUPButton();
 8000a26:	e715      	b.n	8000854 <main+0x68>
 8000a28:	20000180 	.word	0x20000180
 8000a2c:	0098967f 	.word	0x0098967f
 8000a30:	08009008 	.word	0x08009008
 8000a34:	08009014 	.word	0x08009014
 8000a38:	200001f6 	.word	0x200001f6
 8000a3c:	200001f7 	.word	0x200001f7
 8000a40:	200000ec 	.word	0x200000ec
 8000a44:	200001cc 	.word	0x200001cc
 8000a48:	0800901c 	.word	0x0800901c
 8000a4c:	10624dd3 	.word	0x10624dd3
 8000a50:	08009030 	.word	0x08009030
 8000a54:	08009040 	.word	0x08009040
 8000a58:	200001f4 	.word	0x200001f4
 8000a5c:	0800904c 	.word	0x0800904c
 8000a60:	cccccccd 	.word	0xcccccccd
 8000a64:	200001f5 	.word	0x200001f5

08000a68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b098      	sub	sp, #96	@ 0x60
 8000a6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6e:	f107 0318 	add.w	r3, r7, #24
 8000a72:	2248      	movs	r2, #72	@ 0x48
 8000a74:	2100      	movs	r1, #0
 8000a76:	4618      	mov	r0, r3
 8000a78:	f007 faee 	bl	8008058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a7c:	1d3b      	adds	r3, r7, #4
 8000a7e:	2200      	movs	r2, #0
 8000a80:	601a      	str	r2, [r3, #0]
 8000a82:	605a      	str	r2, [r3, #4]
 8000a84:	609a      	str	r2, [r3, #8]
 8000a86:	60da      	str	r2, [r3, #12]
 8000a88:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000a8a:	2000      	movs	r0, #0
 8000a8c:	f002 fe44 	bl	8003718 <HAL_PWREx_ControlVoltageScaling>
 8000a90:	4603      	mov	r3, r0
 8000a92:	2b00      	cmp	r3, #0
 8000a94:	d001      	beq.n	8000a9a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000a96:	f000 fb45 	bl	8001124 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000a9a:	2310      	movs	r3, #16
 8000a9c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000aa6:	2360      	movs	r3, #96	@ 0x60
 8000aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLN = 55;
 8000ab6:	2337      	movs	r3, #55	@ 0x37
 8000ab8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000aba:	2307      	movs	r3, #7
 8000abc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac6:	f107 0318 	add.w	r3, r7, #24
 8000aca:	4618      	mov	r0, r3
 8000acc:	f002 fec4 	bl	8003858 <HAL_RCC_OscConfig>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ad6:	f000 fb25 	bl	8001124 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ada:	230f      	movs	r3, #15
 8000adc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2105      	movs	r1, #5
 8000af2:	4618      	mov	r0, r3
 8000af4:	f003 fb86 	bl	8004204 <HAL_RCC_ClockConfig>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000afe:	f000 fb11 	bl	8001124 <Error_Handler>
  }
}
 8000b02:	bf00      	nop
 8000b04:	3760      	adds	r7, #96	@ 0x60
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
	...

08000b0c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b08a      	sub	sp, #40	@ 0x28
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	2200      	movs	r2, #0
 8000b18:	601a      	str	r2, [r3, #0]
 8000b1a:	605a      	str	r2, [r3, #4]
 8000b1c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b1e:	1d3b      	adds	r3, r7, #4
 8000b20:	2200      	movs	r2, #0
 8000b22:	601a      	str	r2, [r3, #0]
 8000b24:	605a      	str	r2, [r3, #4]
 8000b26:	609a      	str	r2, [r3, #8]
 8000b28:	60da      	str	r2, [r3, #12]
 8000b2a:	611a      	str	r2, [r3, #16]
 8000b2c:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000b2e:	4b2f      	ldr	r3, [pc, #188]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b30:	4a2f      	ldr	r2, [pc, #188]	@ (8000bf0 <MX_ADC1_Init+0xe4>)
 8000b32:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b34:	4b2d      	ldr	r3, [pc, #180]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b3a:	4b2c      	ldr	r3, [pc, #176]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b40:	4b2a      	ldr	r3, [pc, #168]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000b46:	4b29      	ldr	r3, [pc, #164]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b4c:	4b27      	ldr	r3, [pc, #156]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b4e:	2204      	movs	r2, #4
 8000b50:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b52:	4b26      	ldr	r3, [pc, #152]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b58:	4b24      	ldr	r3, [pc, #144]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000b5e:	4b23      	ldr	r3, [pc, #140]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b64:	4b21      	ldr	r3, [pc, #132]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b66:	2200      	movs	r2, #0
 8000b68:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b72:	4b1e      	ldr	r3, [pc, #120]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000b78:	4b1c      	ldr	r3, [pc, #112]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000b80:	4b1a      	ldr	r3, [pc, #104]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000b86:	4b19      	ldr	r3, [pc, #100]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b8e:	4817      	ldr	r0, [pc, #92]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000b90:	f001 f886 	bl	8001ca0 <HAL_ADC_Init>
 8000b94:	4603      	mov	r3, r0
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d001      	beq.n	8000b9e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000b9a:	f000 fac3 	bl	8001124 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ba2:	f107 031c 	add.w	r3, r7, #28
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4810      	ldr	r0, [pc, #64]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000baa:	f002 f94b 	bl	8002e44 <HAL_ADCEx_MultiModeConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000bb4:	f000 fab6 	bl	8001124 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <MX_ADC1_Init+0xe8>)
 8000bba:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000bbc:	2306      	movs	r3, #6
 8000bbe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8000bc0:	2307      	movs	r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000bc4:	237f      	movs	r3, #127	@ 0x7f
 8000bc6:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000bc8:	2304      	movs	r3, #4
 8000bca:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	4805      	ldr	r0, [pc, #20]	@ (8000bec <MX_ADC1_Init+0xe0>)
 8000bd6:	f001 fb83 	bl	80022e0 <HAL_ADC_ConfigChannel>
 8000bda:	4603      	mov	r3, r0
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d001      	beq.n	8000be4 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000be0:	f000 faa0 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000be4:	bf00      	nop
 8000be6:	3728      	adds	r7, #40	@ 0x28
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000084 	.word	0x20000084
 8000bf0:	42028000 	.word	0x42028000
 8000bf4:	1d500080 	.word	0x1d500080

08000bf8 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000bfc:	2000      	movs	r0, #0
 8000bfe:	f002 fd4d 	bl	800369c <HAL_ICACHE_ConfigAssociativityMode>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000c08:	f000 fa8c 	bl	8001124 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000c0c:	f002 fd66 	bl	80036dc <HAL_ICACHE_Enable>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000c16:	f000 fa85 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000c24:	4b22      	ldr	r3, [pc, #136]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c26:	4a23      	ldr	r2, [pc, #140]	@ (8000cb4 <MX_LPUART1_UART_Init+0x94>)
 8000c28:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000c2a:	4b21      	ldr	r3, [pc, #132]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c2c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c30:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c32:	4b1f      	ldr	r3, [pc, #124]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000c38:	4b1d      	ldr	r3, [pc, #116]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c3a:	2200      	movs	r2, #0
 8000c3c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000c3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000c44:	4b1a      	ldr	r3, [pc, #104]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c46:	220c      	movs	r2, #12
 8000c48:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c4a:	4b19      	ldr	r3, [pc, #100]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c50:	4b17      	ldr	r3, [pc, #92]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c56:	4b16      	ldr	r3, [pc, #88]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c5c:	4b14      	ldr	r3, [pc, #80]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8000c62:	4b13      	ldr	r3, [pc, #76]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000c68:	4811      	ldr	r0, [pc, #68]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c6a:	f004 fe19 	bl	80058a0 <HAL_UART_Init>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d001      	beq.n	8000c78 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c74:	f000 fa56 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c78:	2100      	movs	r1, #0
 8000c7a:	480d      	ldr	r0, [pc, #52]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c7c:	f006 fe75 	bl	800796a <HAL_UARTEx_SetTxFifoThreshold>
 8000c80:	4603      	mov	r3, r0
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d001      	beq.n	8000c8a <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000c86:	f000 fa4d 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	4808      	ldr	r0, [pc, #32]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c8e:	f006 feaa 	bl	80079e6 <HAL_UARTEx_SetRxFifoThreshold>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000c98:	f000 fa44 	bl	8001124 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000c9c:	4804      	ldr	r0, [pc, #16]	@ (8000cb0 <MX_LPUART1_UART_Init+0x90>)
 8000c9e:	f006 fe2b 	bl	80078f8 <HAL_UARTEx_DisableFifoMode>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d001      	beq.n	8000cac <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000ca8:	f000 fa3c 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000cac:	bf00      	nop
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	200000ec 	.word	0x200000ec
 8000cb4:	40008000 	.word	0x40008000

08000cb8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b088      	sub	sp, #32
 8000cbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cbe:	f107 0310 	add.w	r3, r7, #16
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ccc:	1d3b      	adds	r3, r7, #4
 8000cce:	2200      	movs	r2, #0
 8000cd0:	601a      	str	r2, [r3, #0]
 8000cd2:	605a      	str	r2, [r3, #4]
 8000cd4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cd6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000cd8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cdc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 11000-1;
 8000cde:	4b1c      	ldr	r3, [pc, #112]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000ce0:	f642 22f7 	movw	r2, #10999	@ 0x2af7
 8000ce4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000cec:	4b18      	ldr	r3, [pc, #96]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000cee:	f04f 32ff 	mov.w	r2, #4294967295
 8000cf2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cf4:	4b16      	ldr	r3, [pc, #88]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cfa:	4b15      	ldr	r3, [pc, #84]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d00:	4813      	ldr	r0, [pc, #76]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000d02:	f004 fa79 	bl	80051f8 <HAL_TIM_Base_Init>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	d001      	beq.n	8000d10 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8000d0c:	f000 fa0a 	bl	8001124 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d14:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d16:	f107 0310 	add.w	r3, r7, #16
 8000d1a:	4619      	mov	r1, r3
 8000d1c:	480c      	ldr	r0, [pc, #48]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000d1e:	f004 fb2b 	bl	8005378 <HAL_TIM_ConfigClockSource>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d001      	beq.n	8000d2c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000d28:	f000 f9fc 	bl	8001124 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	4619      	mov	r1, r3
 8000d38:	4805      	ldr	r0, [pc, #20]	@ (8000d50 <MX_TIM2_Init+0x98>)
 8000d3a:	f004 fd29 	bl	8005790 <HAL_TIMEx_MasterConfigSynchronization>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000d44:	f000 f9ee 	bl	8001124 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d48:	bf00      	nop
 8000d4a:	3720      	adds	r7, #32
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000180 	.word	0x20000180

08000d54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b08c      	sub	sp, #48	@ 0x30
 8000d58:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5a:	f107 031c 	add.w	r3, r7, #28
 8000d5e:	2200      	movs	r2, #0
 8000d60:	601a      	str	r2, [r3, #0]
 8000d62:	605a      	str	r2, [r3, #4]
 8000d64:	609a      	str	r2, [r3, #8]
 8000d66:	60da      	str	r2, [r3, #12]
 8000d68:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d6a:	4b57      	ldr	r3, [pc, #348]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d6e:	4a56      	ldr	r2, [pc, #344]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d76:	4b54      	ldr	r3, [pc, #336]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	61bb      	str	r3, [r7, #24]
 8000d80:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	4b51      	ldr	r3, [pc, #324]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d86:	4a50      	ldr	r2, [pc, #320]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d88:	f043 0301 	orr.w	r3, r3, #1
 8000d8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d8e:	4b4e      	ldr	r3, [pc, #312]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d92:	f003 0301 	and.w	r3, r3, #1
 8000d96:	617b      	str	r3, [r7, #20]
 8000d98:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d9a:	4b4b      	ldr	r3, [pc, #300]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000d9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d9e:	4a4a      	ldr	r2, [pc, #296]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000da0:	f043 0320 	orr.w	r3, r3, #32
 8000da4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000da6:	4b48      	ldr	r3, [pc, #288]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000da8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000daa:	f003 0320 	and.w	r3, r3, #32
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000db2:	4b45      	ldr	r3, [pc, #276]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	4a44      	ldr	r2, [pc, #272]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000db8:	f043 0310 	orr.w	r3, r3, #16
 8000dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dbe:	4b42      	ldr	r3, [pc, #264]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	f003 0310 	and.w	r3, r3, #16
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dca:	4b3f      	ldr	r3, [pc, #252]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000dcc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dce:	4a3e      	ldr	r2, [pc, #248]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000dd0:	f043 0308 	orr.w	r3, r3, #8
 8000dd4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dd6:	4b3c      	ldr	r3, [pc, #240]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000dd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dda:	f003 0308 	and.w	r3, r3, #8
 8000dde:	60bb      	str	r3, [r7, #8]
 8000de0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000de2:	4b39      	ldr	r3, [pc, #228]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000de4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000de6:	4a38      	ldr	r2, [pc, #224]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000de8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000dec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dee:	4b36      	ldr	r3, [pc, #216]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000df2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000df6:	607b      	str	r3, [r7, #4]
 8000df8:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000dfa:	f002 fce9 	bl	80037d0 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dfe:	4b32      	ldr	r3, [pc, #200]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000e00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e02:	4a31      	ldr	r2, [pc, #196]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000e04:	f043 0302 	orr.w	r3, r3, #2
 8000e08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e0a:	4b2f      	ldr	r3, [pc, #188]	@ (8000ec8 <MX_GPIO_Init+0x174>)
 8000e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e0e:	f003 0302 	and.w	r3, r3, #2
 8000e12:	603b      	str	r3, [r7, #0]
 8000e14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, LCD_RS_Pin|LCD_D7_Pin|LCD_D4_Pin, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 41e0 	mov.w	r1, #28672	@ 0x7000
 8000e1c:	482b      	ldr	r0, [pc, #172]	@ (8000ecc <MX_GPIO_Init+0x178>)
 8000e1e:	f002 fbff 	bl	8003620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LCD_D6_Pin|LCD_D5_Pin, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 8000e28:	4829      	ldr	r0, [pc, #164]	@ (8000ed0 <MX_GPIO_Init+0x17c>)
 8000e2a:	f002 fbf9 	bl	8003620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LCD_BL_Pin|LCD_E_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 8000e34:	4827      	ldr	r0, [pc, #156]	@ (8000ed4 <MX_GPIO_Init+0x180>)
 8000e36:	f002 fbf3 	bl	8003620 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BLUE_BUTTON_Pin */
  GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 8000e3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000e40:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000e44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000e4a:	f107 031c 	add.w	r3, r7, #28
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4821      	ldr	r0, [pc, #132]	@ (8000ed8 <MX_GPIO_Init+0x184>)
 8000e52:	f002 fa65 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RS_Pin LCD_D7_Pin LCD_D4_Pin */
  GPIO_InitStruct.Pin = LCD_RS_Pin|LCD_D7_Pin|LCD_D4_Pin;
 8000e56:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000e5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e60:	2300      	movs	r3, #0
 8000e62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000e68:	f107 031c 	add.w	r3, r7, #28
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4817      	ldr	r0, [pc, #92]	@ (8000ecc <MX_GPIO_Init+0x178>)
 8000e70:	f002 fa56 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_D6_Pin LCD_D5_Pin */
  GPIO_InitStruct.Pin = LCD_D6_Pin|LCD_D5_Pin;
 8000e74:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8000e78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e82:	2300      	movs	r3, #0
 8000e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4810      	ldr	r0, [pc, #64]	@ (8000ed0 <MX_GPIO_Init+0x17c>)
 8000e8e:	f002 fa47 	bl	8003320 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BL_Pin LCD_E_Pin */
  GPIO_InitStruct.Pin = LCD_BL_Pin|LCD_E_Pin;
 8000e92:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e98:	2301      	movs	r3, #1
 8000e9a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea4:	f107 031c 	add.w	r3, r7, #28
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480a      	ldr	r0, [pc, #40]	@ (8000ed4 <MX_GPIO_Init+0x180>)
 8000eac:	f002 fa38 	bl	8003320 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI13_IRQn, 0, 0);
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	2100      	movs	r1, #0
 8000eb4:	2018      	movs	r0, #24
 8000eb6:	f002 f944 	bl	8003142 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI13_IRQn);
 8000eba:	2018      	movs	r0, #24
 8000ebc:	f002 f95b 	bl	8003176 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ec0:	bf00      	nop
 8000ec2:	3730      	adds	r7, #48	@ 0x30
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40021000 	.word	0x40021000
 8000ecc:	42021400 	.word	0x42021400
 8000ed0:	42021000 	.word	0x42021000
 8000ed4:	42020c00 	.word	0x42020c00
 8000ed8:	42020800 	.word	0x42020800

08000edc <getState>:

/* USER CODE BEGIN 4 */

const char* getState(State currState)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
	return (currState == RESULT) ? resultStr : waitStr;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	2b02      	cmp	r3, #2
 8000eea:	d101      	bne.n	8000ef0 <getState+0x14>
 8000eec:	4b04      	ldr	r3, [pc, #16]	@ (8000f00 <getState+0x24>)
 8000eee:	e000      	b.n	8000ef2 <getState+0x16>
 8000ef0:	4b04      	ldr	r3, [pc, #16]	@ (8000f04 <getState+0x28>)
}
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	370c      	adds	r7, #12
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	0800907c 	.word	0x0800907c
 8000f04:	08009074 	.word	0x08009074

08000f08 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a05      	ldr	r2, [pc, #20]	@ (8000f2c <HAL_UART_RxCpltCallback+0x24>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d102      	bne.n	8000f20 <HAL_UART_RxCpltCallback+0x18>
	{
		isRecived = 1;
 8000f1a:	4b05      	ldr	r3, [pc, #20]	@ (8000f30 <HAL_UART_RxCpltCallback+0x28>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
	}
}
 8000f20:	bf00      	nop
 8000f22:	370c      	adds	r7, #12
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr
 8000f2c:	40008000 	.word	0x40008000
 8000f30:	200001f6 	.word	0x200001f6

08000f34 <_write>:

int _write(int file, char *ptr, int len)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	60f8      	str	r0, [r7, #12]
 8000f3c:	60b9      	str	r1, [r7, #8]
 8000f3e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	b29a      	uxth	r2, r3
 8000f44:	f04f 33ff 	mov.w	r3, #4294967295
 8000f48:	68b9      	ldr	r1, [r7, #8]
 8000f4a:	4804      	ldr	r0, [pc, #16]	@ (8000f5c <_write+0x28>)
 8000f4c:	f004 fcf8 	bl	8005940 <HAL_UART_Transmit>
	return len;
 8000f50:	687b      	ldr	r3, [r7, #4]
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	200000ec 	.word	0x200000ec

08000f60 <getDelta>:

uint32_t getDelta(uint32_t startTime)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
	  return (__HAL_TIM_GET_COUNTER(&htim2) - startTime)/10;
 8000f68:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <getDelta+0x28>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	4a06      	ldr	r2, [pc, #24]	@ (8000f8c <getDelta+0x2c>)
 8000f74:	fba2 2303 	umull	r2, r3, r2, r3
 8000f78:	08db      	lsrs	r3, r3, #3
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	20000180 	.word	0x20000180
 8000f8c:	cccccccd 	.word	0xcccccccd

08000f90 <RenderLCDResult>:

void RenderLCDResult(uint32_t lastRT)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
	  snprintf(timeStr, MAX, "RT: %-10lu", lastRT);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	4a07      	ldr	r2, [pc, #28]	@ (8000fb8 <RenderLCDResult+0x28>)
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	4807      	ldr	r0, [pc, #28]	@ (8000fbc <RenderLCDResult+0x2c>)
 8000fa0:	f006 ff4c 	bl	8007e3c <sniprintf>
	  LCD_PrintAt(0, 0, timeStr);
 8000fa4:	4a05      	ldr	r2, [pc, #20]	@ (8000fbc <RenderLCDResult+0x2c>)
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	2000      	movs	r0, #0
 8000faa:	f7ff fc0a 	bl	80007c2 <LCD_PrintAt>
}
 8000fae:	bf00      	nop
 8000fb0:	3708      	adds	r7, #8
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	08009058 	.word	0x08009058
 8000fbc:	200001d0 	.word	0x200001d0

08000fc0 <RenderTries>:

void RenderTries(uint16_t trialCount)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	80fb      	strh	r3, [r7, #6]
	  snprintf(tryStr, MAX, "TRY: %-10u", trialCount);
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	4a06      	ldr	r2, [pc, #24]	@ (8000fe8 <RenderTries+0x28>)
 8000fce:	2110      	movs	r1, #16
 8000fd0:	4806      	ldr	r0, [pc, #24]	@ (8000fec <RenderTries+0x2c>)
 8000fd2:	f006 ff33 	bl	8007e3c <sniprintf>
	  LCD_PrintAt(0, 1, tryStr);
 8000fd6:	4a05      	ldr	r2, [pc, #20]	@ (8000fec <RenderTries+0x2c>)
 8000fd8:	2101      	movs	r1, #1
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f7ff fbf1 	bl	80007c2 <LCD_PrintAt>
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	08009064 	.word	0x08009064
 8000fec:	200001e0 	.word	0x200001e0

08000ff0 <HAL_GPIO_EXTI_Falling_Callback>:

void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 8000ffa:	88fb      	ldrh	r3, [r7, #6]
 8000ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001000:	d117      	bne.n	8001032 <HAL_GPIO_EXTI_Falling_Callback+0x42>
    	uint32_t riseTime = __HAL_TIM_GET_COUNTER(&htim2);
 8001002:	4b0f      	ldr	r3, [pc, #60]	@ (8001040 <HAL_GPIO_EXTI_Falling_Callback+0x50>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001008:	60fb      	str	r3, [r7, #12]
		uint32_t duration = (riseTime - pressMesureTime) / 10; // Convert 0.1ms to 1ms
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <HAL_GPIO_EXTI_Falling_Callback+0x54>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	4a0d      	ldr	r2, [pc, #52]	@ (8001048 <HAL_GPIO_EXTI_Falling_Callback+0x58>)
 8001014:	fba2 2303 	umull	r2, r3, r2, r3
 8001018:	08db      	lsrs	r3, r3, #3
 800101a:	60bb      	str	r3, [r7, #8]

		if (duration >= 500) {
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001022:	d303      	bcc.n	800102c <HAL_GPIO_EXTI_Falling_Callback+0x3c>
			longPressDetected = 1;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <HAL_GPIO_EXTI_Falling_Callback+0x5c>)
 8001026:	2201      	movs	r2, #1
 8001028:	701a      	strb	r2, [r3, #0]
		} else {
			shortPressDetected = 1;
		}
    }
}
 800102a:	e002      	b.n	8001032 <HAL_GPIO_EXTI_Falling_Callback+0x42>
			shortPressDetected = 1;
 800102c:	4b08      	ldr	r3, [pc, #32]	@ (8001050 <HAL_GPIO_EXTI_Falling_Callback+0x60>)
 800102e:	2201      	movs	r2, #1
 8001030:	701a      	strb	r2, [r3, #0]
}
 8001032:	bf00      	nop
 8001034:	3714      	adds	r7, #20
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop
 8001040:	20000180 	.word	0x20000180
 8001044:	200001f0 	.word	0x200001f0
 8001048:	cccccccd 	.word	0xcccccccd
 800104c:	200001f5 	.word	0x200001f5
 8001050:	200001f4 	.word	0x200001f4

08001054 <HAL_GPIO_EXTI_Rising_Callback>:

void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin) {
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0
 800105a:	4603      	mov	r3, r0
 800105c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {
 800105e:	88fb      	ldrh	r3, [r7, #6]
 8001060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001064:	d104      	bne.n	8001070 <HAL_GPIO_EXTI_Rising_Callback+0x1c>
        pressMesureTime = __HAL_TIM_GET_COUNTER(&htim2);
 8001066:	4b05      	ldr	r3, [pc, #20]	@ (800107c <HAL_GPIO_EXTI_Rising_Callback+0x28>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	4a04      	ldr	r2, [pc, #16]	@ (8001080 <HAL_GPIO_EXTI_Rising_Callback+0x2c>)
 800106e:	6013      	str	r3, [r2, #0]
    }
}
 8001070:	bf00      	nop
 8001072:	370c      	adds	r7, #12
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	20000180 	.word	0x20000180
 8001080:	200001f0 	.word	0x200001f0

08001084 <ADC_ReadOnce>:

static uint16_t ADC_ReadOnce(void)
{
 8001084:	b580      	push	{r7, lr}
 8001086:	b082      	sub	sp, #8
 8001088:	af00      	add	r7, sp, #0
	uint16_t value = 0;
 800108a:	2300      	movs	r3, #0
 800108c:	80fb      	strh	r3, [r7, #6]
	if (HAL_ADC_Start(&hadc1) == HAL_OK)
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <ADC_ReadOnce+0x40>)
 8001090:	f000 ff52 	bl	8001f38 <HAL_ADC_Start>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10e      	bne.n	80010b8 <ADC_ReadOnce+0x34>
	{
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK)
 800109a:	210a      	movs	r1, #10
 800109c:	4809      	ldr	r0, [pc, #36]	@ (80010c4 <ADC_ReadOnce+0x40>)
 800109e:	f001 f839 	bl	8002114 <HAL_ADC_PollForConversion>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d104      	bne.n	80010b2 <ADC_ReadOnce+0x2e>
		{
			value = (uint16_t)HAL_ADC_GetValue(&hadc1);
 80010a8:	4806      	ldr	r0, [pc, #24]	@ (80010c4 <ADC_ReadOnce+0x40>)
 80010aa:	f001 f90b 	bl	80022c4 <HAL_ADC_GetValue>
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
		}
		(void)HAL_ADC_Stop(&hadc1);
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <ADC_ReadOnce+0x40>)
 80010b4:	f000 fffa 	bl	80020ac <HAL_ADC_Stop>
	}
	return value;
 80010b8:	88fb      	ldrh	r3, [r7, #6]
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	20000084 	.word	0x20000084

080010c8 <checkUPButton>:

uint8_t checkUPButton(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
    static uint8_t upWasPressed = 0;

    uint32_t adcValue = ADC_ReadOnce();
 80010ce:	f7ff ffd9 	bl	8001084 <ADC_ReadOnce>
 80010d2:	4603      	mov	r3, r0
 80010d4:	607b      	str	r3, [r7, #4]


    uint8_t isCurrentlyUp = (adcValue > 400 && adcValue < 1100);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80010dc:	d906      	bls.n	80010ec <checkUPButton+0x24>
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	f240 424b 	movw	r2, #1099	@ 0x44b
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d801      	bhi.n	80010ec <checkUPButton+0x24>
 80010e8:	2301      	movs	r3, #1
 80010ea:	e000      	b.n	80010ee <checkUPButton+0x26>
 80010ec:	2300      	movs	r3, #0
 80010ee:	70fb      	strb	r3, [r7, #3]

    if (isCurrentlyUp && !upWasPressed)
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d008      	beq.n	8001108 <checkUPButton+0x40>
 80010f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001120 <checkUPButton+0x58>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d104      	bne.n	8001108 <checkUPButton+0x40>
    {
        upWasPressed = 1;
 80010fe:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <checkUPButton+0x58>)
 8001100:	2201      	movs	r2, #1
 8001102:	701a      	strb	r2, [r3, #0]
        return 1;
 8001104:	2301      	movs	r3, #1
 8001106:	e006      	b.n	8001116 <checkUPButton+0x4e>
    }
    else if (!isCurrentlyUp)
 8001108:	78fb      	ldrb	r3, [r7, #3]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d102      	bne.n	8001114 <checkUPButton+0x4c>
    {
        upWasPressed = 0;
 800110e:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <checkUPButton+0x58>)
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]
    }

    return 0;
 8001114:	2300      	movs	r3, #0
}
 8001116:	4618      	mov	r0, r3
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	200001f8 	.word	0x200001f8

08001124 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001128:	b672      	cpsid	i
}
 800112a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <Error_Handler+0x8>

08001130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001136:	4b0f      	ldr	r3, [pc, #60]	@ (8001174 <HAL_MspInit+0x44>)
 8001138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800113a:	4a0e      	ldr	r2, [pc, #56]	@ (8001174 <HAL_MspInit+0x44>)
 800113c:	f043 0301 	orr.w	r3, r3, #1
 8001140:	6613      	str	r3, [r2, #96]	@ 0x60
 8001142:	4b0c      	ldr	r3, [pc, #48]	@ (8001174 <HAL_MspInit+0x44>)
 8001144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	607b      	str	r3, [r7, #4]
 800114c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800114e:	4b09      	ldr	r3, [pc, #36]	@ (8001174 <HAL_MspInit+0x44>)
 8001150:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001152:	4a08      	ldr	r2, [pc, #32]	@ (8001174 <HAL_MspInit+0x44>)
 8001154:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001158:	6593      	str	r3, [r2, #88]	@ 0x58
 800115a:	4b06      	ldr	r3, [pc, #24]	@ (8001174 <HAL_MspInit+0x44>)
 800115c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001162:	603b      	str	r3, [r7, #0]
 8001164:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

    /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001166:	f002 fb43 	bl	80037f0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40021000 	.word	0x40021000

08001178 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b0ae      	sub	sp, #184	@ 0xb8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001180:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001190:	f107 0310 	add.w	r3, r7, #16
 8001194:	2294      	movs	r2, #148	@ 0x94
 8001196:	2100      	movs	r1, #0
 8001198:	4618      	mov	r0, r3
 800119a:	f006 ff5d 	bl	8008058 <memset>
  if(hadc->Instance==ADC1)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001220 <HAL_ADC_MspInit+0xa8>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d137      	bne.n	8001218 <HAL_ADC_MspInit+0xa0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80011a8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80011ac:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80011ae:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80011b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011b6:	f107 0310 	add.w	r3, r7, #16
 80011ba:	4618      	mov	r0, r3
 80011bc:	f003 fb06 	bl	80047cc <HAL_RCCEx_PeriphCLKConfig>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d001      	beq.n	80011ca <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80011c6:	f7ff ffad 	bl	8001124 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011ca:	4b16      	ldr	r3, [pc, #88]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ce:	4a15      	ldr	r2, [pc, #84]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011d0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80011d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d6:	4b13      	ldr	r3, [pc, #76]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	4b10      	ldr	r3, [pc, #64]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_ADC_MspInit+0xac>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	60bb      	str	r3, [r7, #8]
 80011f8:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = KEY_ADC_Pin;
 80011fa:	2304      	movs	r3, #4
 80011fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001200:	2303      	movs	r3, #3
 8001202:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(KEY_ADC_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001210:	4619      	mov	r1, r3
 8001212:	4805      	ldr	r0, [pc, #20]	@ (8001228 <HAL_ADC_MspInit+0xb0>)
 8001214:	f002 f884 	bl	8003320 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001218:	bf00      	nop
 800121a:	37b8      	adds	r7, #184	@ 0xb8
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	42028000 	.word	0x42028000
 8001224:	40021000 	.word	0x40021000
 8001228:	42020000 	.word	0x42020000

0800122c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b0ae      	sub	sp, #184	@ 0xb8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001234:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	605a      	str	r2, [r3, #4]
 800123e:	609a      	str	r2, [r3, #8]
 8001240:	60da      	str	r2, [r3, #12]
 8001242:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001244:	f107 0310 	add.w	r3, r7, #16
 8001248:	2294      	movs	r2, #148	@ 0x94
 800124a:	2100      	movs	r1, #0
 800124c:	4618      	mov	r0, r3
 800124e:	f006 ff03 	bl	8008058 <memset>
  if(huart->Instance==LPUART1)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	4a26      	ldr	r2, [pc, #152]	@ (80012f0 <HAL_UART_MspInit+0xc4>)
 8001258:	4293      	cmp	r3, r2
 800125a:	d145      	bne.n	80012e8 <HAL_UART_MspInit+0xbc>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800125c:	2320      	movs	r3, #32
 800125e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001260:	2300      	movs	r3, #0
 8001262:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001264:	f107 0310 	add.w	r3, r7, #16
 8001268:	4618      	mov	r0, r3
 800126a:	f003 faaf 	bl	80047cc <HAL_RCCEx_PeriphCLKConfig>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001274:	f7ff ff56 	bl	8001124 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001278:	4b1e      	ldr	r3, [pc, #120]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 800127a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800127c:	4a1d      	ldr	r2, [pc, #116]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 800127e:	f043 0301 	orr.w	r3, r3, #1
 8001282:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001284:	4b1b      	ldr	r3, [pc, #108]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 8001286:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001288:	f003 0301 	and.w	r3, r3, #1
 800128c:	60fb      	str	r3, [r7, #12]
 800128e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001290:	4b18      	ldr	r3, [pc, #96]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 8001292:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001294:	4a17      	ldr	r2, [pc, #92]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 8001296:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800129a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800129c:	4b15      	ldr	r3, [pc, #84]	@ (80012f4 <HAL_UART_MspInit+0xc8>)
 800129e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 80012a8:	f002 fa92 	bl	80037d0 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80012ac:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80012b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b4:	2302      	movs	r3, #2
 80012b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012c0:	2300      	movs	r3, #0
 80012c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80012c6:	2308      	movs	r3, #8
 80012c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80012cc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80012d0:	4619      	mov	r1, r3
 80012d2:	4809      	ldr	r0, [pc, #36]	@ (80012f8 <HAL_UART_MspInit+0xcc>)
 80012d4:	f002 f824 	bl	8003320 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 1, 0);
 80012d8:	2200      	movs	r2, #0
 80012da:	2101      	movs	r1, #1
 80012dc:	2042      	movs	r0, #66	@ 0x42
 80012de:	f001 ff30 	bl	8003142 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80012e2:	2042      	movs	r0, #66	@ 0x42
 80012e4:	f001 ff47 	bl	8003176 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80012e8:	bf00      	nop
 80012ea:	37b8      	adds	r7, #184	@ 0xb8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40008000 	.word	0x40008000
 80012f4:	40021000 	.word	0x40021000
 80012f8:	42021800 	.word	0x42021800

080012fc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800130c:	d10b      	bne.n	8001326 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800130e:	4b09      	ldr	r3, [pc, #36]	@ (8001334 <HAL_TIM_Base_MspInit+0x38>)
 8001310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001312:	4a08      	ldr	r2, [pc, #32]	@ (8001334 <HAL_TIM_Base_MspInit+0x38>)
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6593      	str	r3, [r2, #88]	@ 0x58
 800131a:	4b06      	ldr	r3, [pc, #24]	@ (8001334 <HAL_TIM_Base_MspInit+0x38>)
 800131c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131e:	f003 0301 	and.w	r3, r3, #1
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001326:	bf00      	nop
 8001328:	3714      	adds	r7, #20
 800132a:	46bd      	mov	sp, r7
 800132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001330:	4770      	bx	lr
 8001332:	bf00      	nop
 8001334:	40021000 	.word	0x40021000

08001338 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001338:	b480      	push	{r7}
 800133a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800133c:	bf00      	nop
 800133e:	e7fd      	b.n	800133c <NMI_Handler+0x4>

08001340 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001344:	bf00      	nop
 8001346:	e7fd      	b.n	8001344 <HardFault_Handler+0x4>

08001348 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800134c:	bf00      	nop
 800134e:	e7fd      	b.n	800134c <MemManage_Handler+0x4>

08001350 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001354:	bf00      	nop
 8001356:	e7fd      	b.n	8001354 <BusFault_Handler+0x4>

08001358 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800135c:	bf00      	nop
 800135e:	e7fd      	b.n	800135c <UsageFault_Handler+0x4>

08001360 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001364:	bf00      	nop
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr

0800136e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800136e:	b480      	push	{r7}
 8001370:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001372:	bf00      	nop
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001380:	bf00      	nop
 8001382:	46bd      	mov	sp, r7
 8001384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001388:	4770      	bx	lr

0800138a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800138e:	f000 f9ff 	bl	8001790 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}

08001396 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 8001396:	b580      	push	{r7, lr}
 8001398:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BLUE_BUTTON_Pin);
 800139a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800139e:	f002 f957 	bl	8003650 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 80013a2:	bf00      	nop
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt / LPUART1 wake-up interrupt through EXTI line 31.
  */
void LPUART1_IRQHandler(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80013ac:	4802      	ldr	r0, [pc, #8]	@ (80013b8 <LPUART1_IRQHandler+0x10>)
 80013ae:	f004 fba1 	bl	8005af4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80013b2:	bf00      	nop
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	200000ec 	.word	0x200000ec

080013bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return 1;
 80013c0:	2301      	movs	r3, #1
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	46bd      	mov	sp, r7
 80013c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ca:	4770      	bx	lr

080013cc <_kill>:

int _kill(int pid, int sig)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80013d6:	f006 fe8d 	bl	80080f4 <__errno>
 80013da:	4603      	mov	r3, r0
 80013dc:	2216      	movs	r2, #22
 80013de:	601a      	str	r2, [r3, #0]
  return -1;
 80013e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013e4:	4618      	mov	r0, r3
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}

080013ec <_exit>:

void _exit (int status)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b082      	sub	sp, #8
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013f4:	f04f 31ff 	mov.w	r1, #4294967295
 80013f8:	6878      	ldr	r0, [r7, #4]
 80013fa:	f7ff ffe7 	bl	80013cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80013fe:	bf00      	nop
 8001400:	e7fd      	b.n	80013fe <_exit+0x12>

08001402 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001402:	b580      	push	{r7, lr}
 8001404:	b086      	sub	sp, #24
 8001406:	af00      	add	r7, sp, #0
 8001408:	60f8      	str	r0, [r7, #12]
 800140a:	60b9      	str	r1, [r7, #8]
 800140c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140e:	2300      	movs	r3, #0
 8001410:	617b      	str	r3, [r7, #20]
 8001412:	e00a      	b.n	800142a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001414:	f3af 8000 	nop.w
 8001418:	4601      	mov	r1, r0
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	1c5a      	adds	r2, r3, #1
 800141e:	60ba      	str	r2, [r7, #8]
 8001420:	b2ca      	uxtb	r2, r1
 8001422:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001424:	697b      	ldr	r3, [r7, #20]
 8001426:	3301      	adds	r3, #1
 8001428:	617b      	str	r3, [r7, #20]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	429a      	cmp	r2, r3
 8001430:	dbf0      	blt.n	8001414 <_read+0x12>
  }

  return len;
 8001432:	687b      	ldr	r3, [r7, #4]
}
 8001434:	4618      	mov	r0, r3
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}

0800143c <_close>:
  }
  return len;
}

int _close(int file)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr

08001454 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001464:	605a      	str	r2, [r3, #4]
  return 0;
 8001466:	2300      	movs	r3, #0
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <_isatty>:

int _isatty(int file)
{
 8001474:	b480      	push	{r7}
 8001476:	b083      	sub	sp, #12
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800147c:	2301      	movs	r3, #1
}
 800147e:	4618      	mov	r0, r3
 8001480:	370c      	adds	r7, #12
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr

0800148a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800148a:	b480      	push	{r7}
 800148c:	b085      	sub	sp, #20
 800148e:	af00      	add	r7, sp, #0
 8001490:	60f8      	str	r0, [r7, #12]
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001496:	2300      	movs	r3, #0
}
 8001498:	4618      	mov	r0, r3
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014ac:	4a14      	ldr	r2, [pc, #80]	@ (8001500 <_sbrk+0x5c>)
 80014ae:	4b15      	ldr	r3, [pc, #84]	@ (8001504 <_sbrk+0x60>)
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014b4:	697b      	ldr	r3, [r7, #20]
 80014b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014b8:	4b13      	ldr	r3, [pc, #76]	@ (8001508 <_sbrk+0x64>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d102      	bne.n	80014c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014c0:	4b11      	ldr	r3, [pc, #68]	@ (8001508 <_sbrk+0x64>)
 80014c2:	4a12      	ldr	r2, [pc, #72]	@ (800150c <_sbrk+0x68>)
 80014c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014c6:	4b10      	ldr	r3, [pc, #64]	@ (8001508 <_sbrk+0x64>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	4413      	add	r3, r2
 80014ce:	693a      	ldr	r2, [r7, #16]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d207      	bcs.n	80014e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014d4:	f006 fe0e 	bl	80080f4 <__errno>
 80014d8:	4603      	mov	r3, r0
 80014da:	220c      	movs	r2, #12
 80014dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014de:	f04f 33ff 	mov.w	r3, #4294967295
 80014e2:	e009      	b.n	80014f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014e4:	4b08      	ldr	r3, [pc, #32]	@ (8001508 <_sbrk+0x64>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014ea:	4b07      	ldr	r3, [pc, #28]	@ (8001508 <_sbrk+0x64>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	4413      	add	r3, r2
 80014f2:	4a05      	ldr	r2, [pc, #20]	@ (8001508 <_sbrk+0x64>)
 80014f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014f6:	68fb      	ldr	r3, [r7, #12]
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3718      	adds	r7, #24
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20030000 	.word	0x20030000
 8001504:	00000400 	.word	0x00000400
 8001508:	200001fc 	.word	0x200001fc
 800150c:	20000350 	.word	0x20000350

08001510 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001510:	b480      	push	{r7}
 8001512:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001514:	4b06      	ldr	r3, [pc, #24]	@ (8001530 <SystemInit+0x20>)
 8001516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800151a:	4a05      	ldr	r2, [pc, #20]	@ (8001530 <SystemInit+0x20>)
 800151c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001520:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001524:	bf00      	nop
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	e000ed00 	.word	0xe000ed00

08001534 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001534:	b480      	push	{r7}
 8001536:	b087      	sub	sp, #28
 8001538:	af00      	add	r7, sp, #0
  uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;

  /* Get MSI Range frequency--------------------------------------------------*/
  if((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 800153a:	4b4f      	ldr	r3, [pc, #316]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0308 	and.w	r3, r3, #8
 8001542:	2b00      	cmp	r3, #0
 8001544:	d107      	bne.n	8001556 <SystemCoreClockUpdate+0x22>
  { /* MSISRANGE from RCC_CSR applies */
    msirange = (RCC->CSR & RCC_CSR_MSISRANGE) >> 8U;
 8001546:	4b4c      	ldr	r3, [pc, #304]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 8001548:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800154c:	0a1b      	lsrs	r3, r3, #8
 800154e:	f003 030f 	and.w	r3, r3, #15
 8001552:	617b      	str	r3, [r7, #20]
 8001554:	e005      	b.n	8001562 <SystemCoreClockUpdate+0x2e>
  }
  else
  { /* MSIRANGE from RCC_CR applies */
    msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 8001556:	4b48      	ldr	r3, [pc, #288]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	091b      	lsrs	r3, r3, #4
 800155c:	f003 030f 	and.w	r3, r3, #15
 8001560:	617b      	str	r3, [r7, #20]
  }
  /*MSI frequency range in HZ*/
  msirange = MSIRangeTable[msirange];
 8001562:	4a46      	ldr	r2, [pc, #280]	@ (800167c <SystemCoreClockUpdate+0x148>)
 8001564:	697b      	ldr	r3, [r7, #20]
 8001566:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800156a:	617b      	str	r3, [r7, #20]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800156c:	4b42      	ldr	r3, [pc, #264]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 800156e:	689b      	ldr	r3, [r3, #8]
 8001570:	f003 030c 	and.w	r3, r3, #12
 8001574:	2b0c      	cmp	r3, #12
 8001576:	d866      	bhi.n	8001646 <SystemCoreClockUpdate+0x112>
 8001578:	a201      	add	r2, pc, #4	@ (adr r2, 8001580 <SystemCoreClockUpdate+0x4c>)
 800157a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157e:	bf00      	nop
 8001580:	080015b5 	.word	0x080015b5
 8001584:	08001647 	.word	0x08001647
 8001588:	08001647 	.word	0x08001647
 800158c:	08001647 	.word	0x08001647
 8001590:	080015bd 	.word	0x080015bd
 8001594:	08001647 	.word	0x08001647
 8001598:	08001647 	.word	0x08001647
 800159c:	08001647 	.word	0x08001647
 80015a0:	080015c5 	.word	0x080015c5
 80015a4:	08001647 	.word	0x08001647
 80015a8:	08001647 	.word	0x08001647
 80015ac:	08001647 	.word	0x08001647
 80015b0:	080015cd 	.word	0x080015cd
  {
    case 0x00:  /* MSI used as system clock source */
      SystemCoreClock = msirange;
 80015b4:	4a32      	ldr	r2, [pc, #200]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 80015b6:	697b      	ldr	r3, [r7, #20]
 80015b8:	6013      	str	r3, [r2, #0]
      break;
 80015ba:	e048      	b.n	800164e <SystemCoreClockUpdate+0x11a>

    case 0x04:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 80015bc:	4b30      	ldr	r3, [pc, #192]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 80015be:	4a31      	ldr	r2, [pc, #196]	@ (8001684 <SystemCoreClockUpdate+0x150>)
 80015c0:	601a      	str	r2, [r3, #0]
      break;
 80015c2:	e044      	b.n	800164e <SystemCoreClockUpdate+0x11a>

    case 0x08:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 80015c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 80015c6:	4a30      	ldr	r2, [pc, #192]	@ (8001688 <SystemCoreClockUpdate+0x154>)
 80015c8:	601a      	str	r2, [r3, #0]
      break;
 80015ca:	e040      	b.n	800164e <SystemCoreClockUpdate+0x11a>

    case 0x0C:  /* PLL used as system clock  source */
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLR
         */
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80015cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	f003 0303 	and.w	r3, r3, #3
 80015d4:	60fb      	str	r3, [r7, #12]
      pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> 4U) + 1U ;
 80015d6:	4b28      	ldr	r3, [pc, #160]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 80015d8:	68db      	ldr	r3, [r3, #12]
 80015da:	091b      	lsrs	r3, r3, #4
 80015dc:	f003 030f 	and.w	r3, r3, #15
 80015e0:	3301      	adds	r3, #1
 80015e2:	60bb      	str	r3, [r7, #8]

      switch (pllsource)
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	2b02      	cmp	r3, #2
 80015e8:	d003      	beq.n	80015f2 <SystemCoreClockUpdate+0xbe>
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	2b03      	cmp	r3, #3
 80015ee:	d006      	beq.n	80015fe <SystemCoreClockUpdate+0xca>
 80015f0:	e00b      	b.n	800160a <SystemCoreClockUpdate+0xd6>
      {
        case 0x02:  /* HSI used as PLL clock source */
          pllvco = (HSI_VALUE / pllm);
 80015f2:	4a24      	ldr	r2, [pc, #144]	@ (8001684 <SystemCoreClockUpdate+0x150>)
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015fa:	613b      	str	r3, [r7, #16]
          break;
 80015fc:	e00b      	b.n	8001616 <SystemCoreClockUpdate+0xe2>

        case 0x03:  /* HSE used as PLL clock source */
          pllvco = (HSE_VALUE / pllm);
 80015fe:	4a22      	ldr	r2, [pc, #136]	@ (8001688 <SystemCoreClockUpdate+0x154>)
 8001600:	68bb      	ldr	r3, [r7, #8]
 8001602:	fbb2 f3f3 	udiv	r3, r2, r3
 8001606:	613b      	str	r3, [r7, #16]
          break;
 8001608:	e005      	b.n	8001616 <SystemCoreClockUpdate+0xe2>

        default:    /* MSI used as PLL clock source */
          pllvco = (msirange / pllm);
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001612:	613b      	str	r3, [r7, #16]
          break;
 8001614:	bf00      	nop
      }
      pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 8U);
 8001616:	4b18      	ldr	r3, [pc, #96]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	0a1b      	lsrs	r3, r3, #8
 800161c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001620:	693b      	ldr	r3, [r7, #16]
 8001622:	fb02 f303 	mul.w	r3, r2, r3
 8001626:	613b      	str	r3, [r7, #16]
      pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 25U) + 1U) * 2U;
 8001628:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 800162a:	68db      	ldr	r3, [r3, #12]
 800162c:	0e5b      	lsrs	r3, r3, #25
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	3301      	adds	r3, #1
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	607b      	str	r3, [r7, #4]
      SystemCoreClock = pllvco/pllr;
 8001638:	693a      	ldr	r2, [r7, #16]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001640:	4a0f      	ldr	r2, [pc, #60]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 8001642:	6013      	str	r3, [r2, #0]
      break;
 8001644:	e003      	b.n	800164e <SystemCoreClockUpdate+0x11a>

    default:
      SystemCoreClock = msirange;
 8001646:	4a0e      	ldr	r2, [pc, #56]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	6013      	str	r3, [r2, #0]
      break;
 800164c:	bf00      	nop
  }
  /* Compute HCLK clock frequency --------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U)];
 800164e:	4b0a      	ldr	r3, [pc, #40]	@ (8001678 <SystemCoreClockUpdate+0x144>)
 8001650:	689b      	ldr	r3, [r3, #8]
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	f003 030f 	and.w	r3, r3, #15
 8001658:	4a0c      	ldr	r2, [pc, #48]	@ (800168c <SystemCoreClockUpdate+0x158>)
 800165a:	5cd3      	ldrb	r3, [r2, r3]
 800165c:	603b      	str	r3, [r7, #0]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 800165e:	4b08      	ldr	r3, [pc, #32]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 8001660:	681a      	ldr	r2, [r3, #0]
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	fa22 f303 	lsr.w	r3, r2, r3
 8001668:	4a05      	ldr	r2, [pc, #20]	@ (8001680 <SystemCoreClockUpdate+0x14c>)
 800166a:	6013      	str	r3, [r2, #0]
}
 800166c:	bf00      	nop
 800166e:	371c      	adds	r7, #28
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	40021000 	.word	0x40021000
 800167c:	0800909c 	.word	0x0800909c
 8001680:	20000000 	.word	0x20000000
 8001684:	00f42400 	.word	0x00f42400
 8001688:	007a1200 	.word	0x007a1200
 800168c:	08009084 	.word	0x08009084

08001690 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8001690:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001694:	f7ff ff3c 	bl	8001510 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001698:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800169a:	e003      	b.n	80016a4 <LoopCopyDataInit>

0800169c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800169c:	4b0b      	ldr	r3, [pc, #44]	@ (80016cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800169e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80016a0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80016a2:	3104      	adds	r1, #4

080016a4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80016a4:	480a      	ldr	r0, [pc, #40]	@ (80016d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80016a6:	4b0b      	ldr	r3, [pc, #44]	@ (80016d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80016a8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80016aa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80016ac:	d3f6      	bcc.n	800169c <CopyDataInit>
	ldr	r2, =_sbss
 80016ae:	4a0a      	ldr	r2, [pc, #40]	@ (80016d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80016b0:	e002      	b.n	80016b8 <LoopFillZerobss>

080016b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80016b2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80016b4:	f842 3b04 	str.w	r3, [r2], #4

080016b8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80016b8:	4b08      	ldr	r3, [pc, #32]	@ (80016dc <LoopForever+0x16>)
	cmp	r2, r3
 80016ba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80016bc:	d3f9      	bcc.n	80016b2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016be:	f006 fd1f 	bl	8008100 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016c2:	f7ff f893 	bl	80007ec <main>

080016c6 <LoopForever>:

LoopForever:
    b LoopForever
 80016c6:	e7fe      	b.n	80016c6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80016c8:	20030000 	.word	0x20030000
	ldr	r3, =_sidata
 80016cc:	080091f4 	.word	0x080091f4
	ldr	r0, =_sdata
 80016d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80016d4:	20000068 	.word	0x20000068
	ldr	r2, =_sbss
 80016d8:	20000068 	.word	0x20000068
	ldr	r3, = _ebss
 80016dc:	20000350 	.word	0x20000350

080016e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016e0:	e7fe      	b.n	80016e0 <ADC1_2_IRQHandler>

080016e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016e2:	b580      	push	{r7, lr}
 80016e4:	b082      	sub	sp, #8
 80016e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016e8:	2300      	movs	r3, #0
 80016ea:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80016ec:	2004      	movs	r0, #4
 80016ee:	f001 fd1d 	bl	800312c <HAL_NVIC_SetPriorityGrouping>

  /* Insure time base clock coherency */
  SystemCoreClockUpdate();
 80016f2:	f7ff ff1f 	bl	8001534 <SystemCoreClockUpdate>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016f6:	2000      	movs	r0, #0
 80016f8:	f000 f80e 	bl	8001718 <HAL_InitTick>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d002      	beq.n	8001708 <HAL_Init+0x26>
  {
    status = HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	71fb      	strb	r3, [r7, #7]
 8001706:	e001      	b.n	800170c <HAL_Init+0x2a>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001708:	f7ff fd12 	bl	8001130 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800170c:	79fb      	ldrb	r3, [r7, #7]
}
 800170e:	4618      	mov	r0, r3
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}
	...

08001718 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001720:	2300      	movs	r3, #0
 8001722:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001724:	4b17      	ldr	r3, [pc, #92]	@ (8001784 <HAL_InitTick+0x6c>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d023      	beq.n	8001774 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800172c:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <HAL_InitTick+0x70>)
 800172e:	681a      	ldr	r2, [r3, #0]
 8001730:	4b14      	ldr	r3, [pc, #80]	@ (8001784 <HAL_InitTick+0x6c>)
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4619      	mov	r1, r3
 8001736:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800173a:	fbb3 f3f1 	udiv	r3, r3, r1
 800173e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001742:	4618      	mov	r0, r3
 8001744:	f001 fd25 	bl	8003192 <HAL_SYSTICK_Config>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d10f      	bne.n	800176e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b07      	cmp	r3, #7
 8001752:	d809      	bhi.n	8001768 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001754:	2200      	movs	r2, #0
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	f04f 30ff 	mov.w	r0, #4294967295
 800175c:	f001 fcf1 	bl	8003142 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001760:	4a0a      	ldr	r2, [pc, #40]	@ (800178c <HAL_InitTick+0x74>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6013      	str	r3, [r2, #0]
 8001766:	e007      	b.n	8001778 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	73fb      	strb	r3, [r7, #15]
 800176c:	e004      	b.n	8001778 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	73fb      	strb	r3, [r7, #15]
 8001772:	e001      	b.n	8001778 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001774:	2301      	movs	r3, #1
 8001776:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000008 	.word	0x20000008
 8001788:	20000000 	.word	0x20000000
 800178c:	20000004 	.word	0x20000004

08001790 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001790:	b480      	push	{r7}
 8001792:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_IncTick+0x20>)
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	461a      	mov	r2, r3
 800179a:	4b06      	ldr	r3, [pc, #24]	@ (80017b4 <HAL_IncTick+0x24>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	4413      	add	r3, r2
 80017a0:	4a04      	ldr	r2, [pc, #16]	@ (80017b4 <HAL_IncTick+0x24>)
 80017a2:	6013      	str	r3, [r2, #0]
}
 80017a4:	bf00      	nop
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000008 	.word	0x20000008
 80017b4:	20000200 	.word	0x20000200

080017b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  return uwTick;
 80017bc:	4b03      	ldr	r3, [pc, #12]	@ (80017cc <HAL_GetTick+0x14>)
 80017be:	681b      	ldr	r3, [r3, #0]
}
 80017c0:	4618      	mov	r0, r3
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr
 80017ca:	bf00      	nop
 80017cc:	20000200 	.word	0x20000200

080017d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b084      	sub	sp, #16
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d8:	f7ff ffee 	bl	80017b8 <HAL_GetTick>
 80017dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e8:	d005      	beq.n	80017f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001814 <HAL_Delay+0x44>)
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	461a      	mov	r2, r3
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	4413      	add	r3, r2
 80017f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017f6:	bf00      	nop
 80017f8:	f7ff ffde 	bl	80017b8 <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	68fa      	ldr	r2, [r7, #12]
 8001804:	429a      	cmp	r2, r3
 8001806:	d8f7      	bhi.n	80017f8 <HAL_Delay+0x28>
  {
  }
}
 8001808:	bf00      	nop
 800180a:	bf00      	nop
 800180c:	3710      	adds	r7, #16
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000008 	.word	0x20000008

08001818 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
 8001820:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	431a      	orrs	r2, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	609a      	str	r2, [r3, #8]
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800183e:	b480      	push	{r7}
 8001840:	b083      	sub	sp, #12
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
 8001846:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001850:	683b      	ldr	r3, [r7, #0]
 8001852:	431a      	orrs	r2, r3
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	609a      	str	r2, [r3, #8]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr

08001864 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001864:	b480      	push	{r7}
 8001866:	b083      	sub	sp, #12
 8001868:	af00      	add	r7, sp, #0
 800186a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001874:	4618      	mov	r0, r3
 8001876:	370c      	adds	r7, #12
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr

08001880 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001880:	b480      	push	{r7}
 8001882:	b087      	sub	sp, #28
 8001884:	af00      	add	r7, sp, #0
 8001886:	60f8      	str	r0, [r7, #12]
 8001888:	60b9      	str	r1, [r7, #8]
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	3360      	adds	r3, #96	@ 0x60
 8001892:	461a      	mov	r2, r3
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	4413      	add	r3, r2
 800189a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	4b08      	ldr	r3, [pc, #32]	@ (80018c4 <LL_ADC_SetOffset+0x44>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	687a      	ldr	r2, [r7, #4]
 80018a6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	430a      	orrs	r2, r1
 80018ae:	4313      	orrs	r3, r2
 80018b0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018b8:	bf00      	nop
 80018ba:	371c      	adds	r7, #28
 80018bc:	46bd      	mov	sp, r7
 80018be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c2:	4770      	bx	lr
 80018c4:	03fff000 	.word	0x03fff000

080018c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b085      	sub	sp, #20
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3360      	adds	r3, #96	@ 0x60
 80018d6:	461a      	mov	r2, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3714      	adds	r7, #20
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b087      	sub	sp, #28
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	3360      	adds	r3, #96	@ 0x60
 8001904:	461a      	mov	r2, r3
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4413      	add	r3, r2
 800190c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	431a      	orrs	r2, r3
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800191e:	bf00      	nop
 8001920:	371c      	adds	r7, #28
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr

0800192a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
 8001932:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	431a      	orrs	r2, r3
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	615a      	str	r2, [r3, #20]
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	68db      	ldr	r3, [r3, #12]
 800195c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001960:	2b00      	cmp	r3, #0
 8001962:	d101      	bne.n	8001968 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	370c      	adds	r7, #12
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr

08001976 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L5, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001976:	b480      	push	{r7}
 8001978:	b087      	sub	sp, #28
 800197a:	af00      	add	r7, sp, #0
 800197c:	60f8      	str	r0, [r7, #12]
 800197e:	60b9      	str	r1, [r7, #8]
 8001980:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	3330      	adds	r3, #48	@ 0x30
 8001986:	461a      	mov	r2, r3
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	0a1b      	lsrs	r3, r3, #8
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	f003 030c 	and.w	r3, r3, #12
 8001992:	4413      	add	r3, r2
 8001994:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001996:	697b      	ldr	r3, [r7, #20]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	f003 031f 	and.w	r3, r3, #31
 80019a0:	211f      	movs	r1, #31
 80019a2:	fa01 f303 	lsl.w	r3, r1, r3
 80019a6:	43db      	mvns	r3, r3
 80019a8:	401a      	ands	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	0e9b      	lsrs	r3, r3, #26
 80019ae:	f003 011f 	and.w	r1, r3, #31
 80019b2:	68bb      	ldr	r3, [r7, #8]
 80019b4:	f003 031f 	and.w	r3, r3, #31
 80019b8:	fa01 f303 	lsl.w	r3, r1, r3
 80019bc:	431a      	orrs	r2, r3
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019c2:	bf00      	nop
 80019c4:	371c      	adds	r7, #28
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr

080019ce <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019ce:	b480      	push	{r7}
 80019d0:	b087      	sub	sp, #28
 80019d2:	af00      	add	r7, sp, #0
 80019d4:	60f8      	str	r0, [r7, #12]
 80019d6:	60b9      	str	r1, [r7, #8]
 80019d8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3314      	adds	r3, #20
 80019de:	461a      	mov	r2, r3
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	0e5b      	lsrs	r3, r3, #25
 80019e4:	009b      	lsls	r3, r3, #2
 80019e6:	f003 0304 	and.w	r3, r3, #4
 80019ea:	4413      	add	r3, r2
 80019ec:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	68bb      	ldr	r3, [r7, #8]
 80019f4:	0d1b      	lsrs	r3, r3, #20
 80019f6:	f003 031f 	and.w	r3, r3, #31
 80019fa:	2107      	movs	r1, #7
 80019fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001a00:	43db      	mvns	r3, r3
 8001a02:	401a      	ands	r2, r3
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	0d1b      	lsrs	r3, r3, #20
 8001a08:	f003 031f 	and.w	r3, r3, #31
 8001a0c:	6879      	ldr	r1, [r7, #4]
 8001a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a12:	431a      	orrs	r2, r3
 8001a14:	697b      	ldr	r3, [r7, #20]
 8001a16:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a18:	bf00      	nop
 8001a1a:	371c      	adds	r7, #28
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr

08001a24 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a3c:	43db      	mvns	r3, r3
 8001a3e:	401a      	ands	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	f003 0318 	and.w	r3, r3, #24
 8001a46:	4908      	ldr	r1, [pc, #32]	@ (8001a68 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a48:	40d9      	lsrs	r1, r3
 8001a4a:	68bb      	ldr	r3, [r7, #8]
 8001a4c:	400b      	ands	r3, r1
 8001a4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a52:	431a      	orrs	r2, r3
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a5a:	bf00      	nop
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	0007ffff 	.word	0x0007ffff

08001a6c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f003 031f 	and.w	r3, r3, #31
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	370c      	adds	r7, #12
 8001a80:	46bd      	mov	sp, r7
 8001a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a86:	4770      	bx	lr

08001a88 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	b083      	sub	sp, #12
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b083      	sub	sp, #12
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	689b      	ldr	r3, [r3, #8]
 8001ab0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001ab4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6093      	str	r3, [r2, #8]
}
 8001abc:	bf00      	nop
 8001abe:	370c      	adds	r7, #12
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr

08001ac8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	b083      	sub	sp, #12
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ad8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001adc:	d101      	bne.n	8001ae2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e000      	b.n	8001ae4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001ae2:	2300      	movs	r3, #0
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	370c      	adds	r7, #12
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr

08001af0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001b00:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b04:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b0c:	bf00      	nop
 8001b0e:	370c      	adds	r7, #12
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001b2c:	d101      	bne.n	8001b32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e000      	b.n	8001b34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b32:	2300      	movs	r3, #0
}
 8001b34:	4618      	mov	r0, r3
 8001b36:	370c      	adds	r7, #12
 8001b38:	46bd      	mov	sp, r7
 8001b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b3e:	4770      	bx	lr

08001b40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b40:	b480      	push	{r7}
 8001b42:	b083      	sub	sp, #12
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	689b      	ldr	r3, [r3, #8]
 8001b4c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b50:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b54:	f043 0201 	orr.w	r2, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b5c:	bf00      	nop
 8001b5e:	370c      	adds	r7, #12
 8001b60:	46bd      	mov	sp, r7
 8001b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b66:	4770      	bx	lr

08001b68 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b083      	sub	sp, #12
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b78:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b7c:	f043 0202 	orr.w	r2, r3, #2
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b84:	bf00      	nop
 8001b86:	370c      	adds	r7, #12
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8e:	4770      	bx	lr

08001b90 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f003 0301 	and.w	r3, r3, #1
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d101      	bne.n	8001ba8 <LL_ADC_IsEnabled+0x18>
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e000      	b.n	8001baa <LL_ADC_IsEnabled+0x1a>
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	2b02      	cmp	r3, #2
 8001bc8:	d101      	bne.n	8001bce <LL_ADC_IsDisableOngoing+0x18>
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e000      	b.n	8001bd0 <LL_ADC_IsDisableOngoing+0x1a>
 8001bce:	2300      	movs	r3, #0
}
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001bec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bf0:	f043 0204 	orr.w	r2, r3, #4
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	689b      	ldr	r3, [r3, #8]
 8001c10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c14:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c18:	f043 0210 	orr.w	r2, r3, #16
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b083      	sub	sp, #12
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 0304 	and.w	r3, r3, #4
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d101      	bne.n	8001c44 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c40:	2301      	movs	r3, #1
 8001c42:	e000      	b.n	8001c46 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	370c      	adds	r7, #12
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001c52:	b480      	push	{r7}
 8001c54:	b083      	sub	sp, #12
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	689b      	ldr	r3, [r3, #8]
 8001c5e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001c62:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c66:	f043 0220 	orr.w	r2, r3, #32
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001c6e:	bf00      	nop
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr

08001c7a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b083      	sub	sp, #12
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 0308 	and.w	r3, r3, #8
 8001c8a:	2b08      	cmp	r3, #8
 8001c8c:	d101      	bne.n	8001c92 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	e000      	b.n	8001c94 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	370c      	adds	r7, #12
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b089      	sub	sp, #36	@ 0x24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d101      	bne.n	8001cba <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	e12e      	b.n	8001f18 <HAL_ADC_Init+0x278>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d109      	bne.n	8001cdc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001cc8:	6878      	ldr	r0, [r7, #4]
 8001cca:	f7ff fa55 	bl	8001178 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7ff fef1 	bl	8001ac8 <LL_ADC_IsDeepPowerDownEnabled>
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d004      	beq.n	8001cf6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f7ff fed7 	bl	8001aa4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f7ff ff0c 	bl	8001b18 <LL_ADC_IsInternalRegulatorEnabled>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d115      	bne.n	8001d32 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f7ff fef0 	bl	8001af0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001d10:	4b83      	ldr	r3, [pc, #524]	@ (8001f20 <HAL_ADC_Init+0x280>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	099b      	lsrs	r3, r3, #6
 8001d16:	4a83      	ldr	r2, [pc, #524]	@ (8001f24 <HAL_ADC_Init+0x284>)
 8001d18:	fba2 2303 	umull	r2, r3, r2, r3
 8001d1c:	099b      	lsrs	r3, r3, #6
 8001d1e:	3301      	adds	r3, #1
 8001d20:	005b      	lsls	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d24:	e002      	b.n	8001d2c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	3b01      	subs	r3, #1
 8001d2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f9      	bne.n	8001d26 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff feee 	bl	8001b18 <LL_ADC_IsInternalRegulatorEnabled>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d10d      	bne.n	8001d5e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	f043 0210 	orr.w	r2, r3, #16
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d52:	f043 0201 	orr.w	r2, r3, #1
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4618      	mov	r0, r3
 8001d64:	f7ff ff62 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8001d68:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d6e:	f003 0310 	and.w	r3, r3, #16
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	f040 80c7 	bne.w	8001f06 <HAL_ADC_Init+0x266>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d78:	697b      	ldr	r3, [r7, #20]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	f040 80c3 	bne.w	8001f06 <HAL_ADC_Init+0x266>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d84:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001d88:	f043 0202 	orr.w	r2, r3, #2
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff fefb 	bl	8001b90 <LL_ADC_IsEnabled>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d110      	bne.n	8001dc2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001da0:	4861      	ldr	r0, [pc, #388]	@ (8001f28 <HAL_ADC_Init+0x288>)
 8001da2:	f7ff fef5 	bl	8001b90 <LL_ADC_IsEnabled>
 8001da6:	4604      	mov	r4, r0
 8001da8:	4860      	ldr	r0, [pc, #384]	@ (8001f2c <HAL_ADC_Init+0x28c>)
 8001daa:	f7ff fef1 	bl	8001b90 <LL_ADC_IsEnabled>
 8001dae:	4603      	mov	r3, r0
 8001db0:	4323      	orrs	r3, r4
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d105      	bne.n	8001dc2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	685b      	ldr	r3, [r3, #4]
 8001dba:	4619      	mov	r1, r3
 8001dbc:	485c      	ldr	r0, [pc, #368]	@ (8001f30 <HAL_ADC_Init+0x290>)
 8001dbe:	f7ff fd2b 	bl	8001818 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	7e5b      	ldrb	r3, [r3, #25]
 8001dc6:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dcc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001dd2:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001dd8:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001de0:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001de2:	4313      	orrs	r3, r2
 8001de4:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d106      	bne.n	8001dfe <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001df4:	3b01      	subs	r3, #1
 8001df6:	045b      	lsls	r3, r3, #17
 8001df8:	69ba      	ldr	r2, [r7, #24]
 8001dfa:	4313      	orrs	r3, r2
 8001dfc:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d009      	beq.n	8001e1a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e0a:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e12:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e14:	69ba      	ldr	r2, [r7, #24]
 8001e16:	4313      	orrs	r3, r2
 8001e18:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	68da      	ldr	r2, [r3, #12]
 8001e20:	4b44      	ldr	r3, [pc, #272]	@ (8001f34 <HAL_ADC_Init+0x294>)
 8001e22:	4013      	ands	r3, r2
 8001e24:	687a      	ldr	r2, [r7, #4]
 8001e26:	6812      	ldr	r2, [r2, #0]
 8001e28:	69b9      	ldr	r1, [r7, #24]
 8001e2a:	430b      	orrs	r3, r1
 8001e2c:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	4618      	mov	r0, r3
 8001e34:	f7ff ff21 	bl	8001c7a <LL_ADC_INJ_IsConversionOngoing>
 8001e38:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e3a:	697b      	ldr	r3, [r7, #20]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d140      	bne.n	8001ec2 <HAL_ADC_Init+0x222>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d13d      	bne.n	8001ec2 <HAL_ADC_Init+0x222>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	7e1b      	ldrb	r3, [r3, #24]
 8001e4e:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e50:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001e58:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e68:	f023 0306 	bic.w	r3, r3, #6
 8001e6c:	687a      	ldr	r2, [r7, #4]
 8001e6e:	6812      	ldr	r2, [r2, #0]
 8001e70:	69b9      	ldr	r1, [r7, #24]
 8001e72:	430b      	orrs	r3, r1
 8001e74:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d118      	bne.n	8001eb2 <HAL_ADC_Init+0x212>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	691b      	ldr	r3, [r3, #16]
 8001e86:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001e8a:	f023 0304 	bic.w	r3, r3, #4
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001e96:	4311      	orrs	r1, r2
 8001e98:	687a      	ldr	r2, [r7, #4]
 8001e9a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001e9c:	4311      	orrs	r1, r2
 8001e9e:	687a      	ldr	r2, [r7, #4]
 8001ea0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	431a      	orrs	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0201 	orr.w	r2, r2, #1
 8001eae:	611a      	str	r2, [r3, #16]
 8001eb0:	e007      	b.n	8001ec2 <HAL_ADC_Init+0x222>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	691a      	ldr	r2, [r3, #16]
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f022 0201 	bic.w	r2, r2, #1
 8001ec0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d10c      	bne.n	8001ee4 <HAL_ADC_Init+0x244>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed0:	f023 010f 	bic.w	r1, r3, #15
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	69db      	ldr	r3, [r3, #28]
 8001ed8:	1e5a      	subs	r2, r3, #1
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	430a      	orrs	r2, r1
 8001ee0:	631a      	str	r2, [r3, #48]	@ 0x30
 8001ee2:	e007      	b.n	8001ef4 <HAL_ADC_Init+0x254>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f022 020f 	bic.w	r2, r2, #15
 8001ef2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef8:	f023 0303 	bic.w	r3, r3, #3
 8001efc:	f043 0201 	orr.w	r2, r3, #1
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	659a      	str	r2, [r3, #88]	@ 0x58
 8001f04:	e007      	b.n	8001f16 <HAL_ADC_Init+0x276>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f0a:	f043 0210 	orr.w	r2, r3, #16
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f16:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f18:	4618      	mov	r0, r3
 8001f1a:	3724      	adds	r7, #36	@ 0x24
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd90      	pop	{r4, r7, pc}
 8001f20:	20000000 	.word	0x20000000
 8001f24:	053e2d63 	.word	0x053e2d63
 8001f28:	42028000 	.word	0x42028000
 8001f2c:	42028100 	.word	0x42028100
 8001f30:	42028300 	.word	0x42028300
 8001f34:	fff0c007 	.word	0xfff0c007

08001f38 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b086      	sub	sp, #24
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f40:	4857      	ldr	r0, [pc, #348]	@ (80020a0 <HAL_ADC_Start+0x168>)
 8001f42:	f7ff fd93 	bl	8001a6c <LL_ADC_GetMultimode>
 8001f46:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7ff fe6d 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8001f52:	4603      	mov	r3, r0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f040 809c 	bne.w	8002092 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f60:	2b01      	cmp	r3, #1
 8001f62:	d101      	bne.n	8001f68 <HAL_ADC_Start+0x30>
 8001f64:	2302      	movs	r3, #2
 8001f66:	e097      	b.n	8002098 <HAL_ADC_Start+0x160>
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f000 fe5b 	bl	8002c2c <ADC_Enable>
 8001f76:	4603      	mov	r3, r0
 8001f78:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	f040 8083 	bne.w	8002088 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f86:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001f8a:	f023 0301 	bic.w	r3, r3, #1
 8001f8e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4a42      	ldr	r2, [pc, #264]	@ (80020a4 <HAL_ADC_Start+0x16c>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d002      	beq.n	8001fa6 <HAL_ADC_Start+0x6e>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	e000      	b.n	8001fa8 <HAL_ADC_Start+0x70>
 8001fa6:	4b40      	ldr	r3, [pc, #256]	@ (80020a8 <HAL_ADC_Start+0x170>)
 8001fa8:	687a      	ldr	r2, [r7, #4]
 8001faa:	6812      	ldr	r2, [r2, #0]
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d002      	beq.n	8001fb6 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d105      	bne.n	8001fc2 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fba:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fc6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001fce:	d106      	bne.n	8001fde <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fd4:	f023 0206 	bic.w	r2, r3, #6
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001fdc:	e002      	b.n	8001fe4 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	221c      	movs	r2, #28
 8001fea:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a2a      	ldr	r2, [pc, #168]	@ (80020a4 <HAL_ADC_Start+0x16c>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d002      	beq.n	8002004 <HAL_ADC_Start+0xcc>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	e000      	b.n	8002006 <HAL_ADC_Start+0xce>
 8002004:	4b28      	ldr	r3, [pc, #160]	@ (80020a8 <HAL_ADC_Start+0x170>)
 8002006:	687a      	ldr	r2, [r7, #4]
 8002008:	6812      	ldr	r2, [r2, #0]
 800200a:	4293      	cmp	r3, r2
 800200c:	d008      	beq.n	8002020 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d005      	beq.n	8002020 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	2b05      	cmp	r3, #5
 8002018:	d002      	beq.n	8002020 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	2b09      	cmp	r3, #9
 800201e:	d114      	bne.n	800204a <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002032:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002036:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff fdca 	bl	8001bdc <LL_ADC_REG_StartConversion>
 8002048:	e025      	b.n	8002096 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a12      	ldr	r2, [pc, #72]	@ (80020a4 <HAL_ADC_Start+0x16c>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d002      	beq.n	8002066 <HAL_ADC_Start+0x12e>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	e000      	b.n	8002068 <HAL_ADC_Start+0x130>
 8002066:	4b10      	ldr	r3, [pc, #64]	@ (80020a8 <HAL_ADC_Start+0x170>)
 8002068:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	68db      	ldr	r3, [r3, #12]
 800206e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002072:	2b00      	cmp	r3, #0
 8002074:	d00f      	beq.n	8002096 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800207a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800207e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	659a      	str	r2, [r3, #88]	@ 0x58
 8002086:	e006      	b.n	8002096 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8002090:	e001      	b.n	8002096 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002092:	2302      	movs	r3, #2
 8002094:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002096:	7dfb      	ldrb	r3, [r7, #23]
}
 8002098:	4618      	mov	r0, r3
 800209a:	3718      	adds	r7, #24
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	42028300 	.word	0x42028300
 80020a4:	42028100 	.word	0x42028100
 80020a8:	42028000 	.word	0x42028000

080020ac <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_ADC_Stop+0x16>
 80020be:	2302      	movs	r3, #2
 80020c0:	e023      	b.n	800210a <HAL_ADC_Stop+0x5e>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	2201      	movs	r2, #1
 80020c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80020ca:	2103      	movs	r1, #3
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 fcf1 	bl	8002ab4 <ADC_ConversionStop>
 80020d2:	4603      	mov	r3, r0
 80020d4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80020d6:	7bfb      	ldrb	r3, [r7, #15]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d111      	bne.n	8002100 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 fe2b 	bl	8002d38 <ADC_Disable>
 80020e2:	4603      	mov	r3, r0
 80020e4:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80020e6:	7bfb      	ldrb	r3, [r7, #15]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d109      	bne.n	8002100 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020f0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80020f4:	f023 0301 	bic.w	r3, r3, #1
 80020f8:	f043 0201 	orr.w	r2, r3, #1
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002108:	7bfb      	ldrb	r3, [r7, #15]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
	...

08002114 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800211e:	4866      	ldr	r0, [pc, #408]	@ (80022b8 <HAL_ADC_PollForConversion+0x1a4>)
 8002120:	f7ff fca4 	bl	8001a6c <LL_ADC_GetMultimode>
 8002124:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	695b      	ldr	r3, [r3, #20]
 800212a:	2b08      	cmp	r3, #8
 800212c:	d102      	bne.n	8002134 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800212e:	2308      	movs	r3, #8
 8002130:	61fb      	str	r3, [r7, #28]
 8002132:	e02a      	b.n	800218a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d005      	beq.n	8002146 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800213a:	697b      	ldr	r3, [r7, #20]
 800213c:	2b05      	cmp	r3, #5
 800213e:	d002      	beq.n	8002146 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	2b09      	cmp	r3, #9
 8002144:	d111      	bne.n	800216a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	f003 0301 	and.w	r3, r3, #1
 8002150:	2b00      	cmp	r3, #0
 8002152:	d007      	beq.n	8002164 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002160:	2301      	movs	r3, #1
 8002162:	e0a4      	b.n	80022ae <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002164:	2304      	movs	r3, #4
 8002166:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002168:	e00f      	b.n	800218a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800216a:	4853      	ldr	r0, [pc, #332]	@ (80022b8 <HAL_ADC_PollForConversion+0x1a4>)
 800216c:	f7ff fc8c 	bl	8001a88 <LL_ADC_GetMultiDMATransfer>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d007      	beq.n	8002186 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800217a:	f043 0220 	orr.w	r2, r3, #32
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e093      	b.n	80022ae <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002186:	2304      	movs	r3, #4
 8002188:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800218a:	f7ff fb15 	bl	80017b8 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002190:	e021      	b.n	80021d6 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002198:	d01d      	beq.n	80021d6 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800219a:	f7ff fb0d 	bl	80017b8 <HAL_GetTick>
 800219e:	4602      	mov	r2, r0
 80021a0:	693b      	ldr	r3, [r7, #16]
 80021a2:	1ad3      	subs	r3, r2, r3
 80021a4:	683a      	ldr	r2, [r7, #0]
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d302      	bcc.n	80021b0 <HAL_ADC_PollForConversion+0x9c>
 80021aa:	683b      	ldr	r3, [r7, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d112      	bne.n	80021d6 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	69fb      	ldr	r3, [r7, #28]
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d10b      	bne.n	80021d6 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	f043 0204 	orr.w	r2, r3, #4
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2200      	movs	r2, #0
 80021ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80021d2:	2303      	movs	r3, #3
 80021d4:	e06b      	b.n	80022ae <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	4013      	ands	r3, r2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0d6      	beq.n	8002192 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	4618      	mov	r0, r3
 80021f6:	f7ff fbab 	bl	8001950 <LL_ADC_REG_IsTriggerSourceSWStart>
 80021fa:	4603      	mov	r3, r0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d01c      	beq.n	800223a <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	7e5b      	ldrb	r3, [r3, #25]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d118      	bne.n	800223a <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b08      	cmp	r3, #8
 8002214:	d111      	bne.n	800223a <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002226:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d105      	bne.n	800223a <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002232:	f043 0201 	orr.w	r2, r3, #1
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	4a1f      	ldr	r2, [pc, #124]	@ (80022bc <HAL_ADC_PollForConversion+0x1a8>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d002      	beq.n	800224a <HAL_ADC_PollForConversion+0x136>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	e000      	b.n	800224c <HAL_ADC_PollForConversion+0x138>
 800224a:	4b1d      	ldr	r3, [pc, #116]	@ (80022c0 <HAL_ADC_PollForConversion+0x1ac>)
 800224c:	687a      	ldr	r2, [r7, #4]
 800224e:	6812      	ldr	r2, [r2, #0]
 8002250:	4293      	cmp	r3, r2
 8002252:	d008      	beq.n	8002266 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800225a:	697b      	ldr	r3, [r7, #20]
 800225c:	2b05      	cmp	r3, #5
 800225e:	d002      	beq.n	8002266 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	2b09      	cmp	r3, #9
 8002264:	d104      	bne.n	8002270 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	68db      	ldr	r3, [r3, #12]
 800226c:	61bb      	str	r3, [r7, #24]
 800226e:	e00c      	b.n	800228a <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4a11      	ldr	r2, [pc, #68]	@ (80022bc <HAL_ADC_PollForConversion+0x1a8>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d002      	beq.n	8002280 <HAL_ADC_PollForConversion+0x16c>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	e000      	b.n	8002282 <HAL_ADC_PollForConversion+0x16e>
 8002280:	4b0f      	ldr	r3, [pc, #60]	@ (80022c0 <HAL_ADC_PollForConversion+0x1ac>)
 8002282:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	2b08      	cmp	r3, #8
 800228e:	d104      	bne.n	800229a <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	2208      	movs	r2, #8
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	e008      	b.n	80022ac <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800229a:	69bb      	ldr	r3, [r7, #24]
 800229c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d103      	bne.n	80022ac <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	220c      	movs	r2, #12
 80022aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	3720      	adds	r7, #32
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	42028300 	.word	0x42028300
 80022bc:	42028100 	.word	0x42028100
 80022c0:	42028000 	.word	0x42028000

080022c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80022d2:	4618      	mov	r0, r3
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
	...

080022e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80022e0:	b590      	push	{r4, r7, lr}
 80022e2:	b0b7      	sub	sp, #220	@ 0xdc
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
 80022e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022ea:	2300      	movs	r3, #0
 80022ec:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d101      	bne.n	8002302 <HAL_ADC_ConfigChannel+0x22>
 80022fe:	2302      	movs	r3, #2
 8002300:	e3c1      	b.n	8002a86 <HAL_ADC_ConfigChannel+0x7a6>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff fc8c 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	f040 83a6 	bne.w	8002a68 <HAL_ADC_ConfigChannel+0x788>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6818      	ldr	r0, [r3, #0]
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	6859      	ldr	r1, [r3, #4]
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	461a      	mov	r2, r3
 800232a:	f7ff fb24 	bl	8001976 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f7ff fc7a 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8002338:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff fc9a 	bl	8001c7a <LL_ADC_INJ_IsConversionOngoing>
 8002346:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800234a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800234e:	2b00      	cmp	r3, #0
 8002350:	f040 81c1 	bne.w	80026d6 <HAL_ADC_ConfigChannel+0x3f6>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002354:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002358:	2b00      	cmp	r3, #0
 800235a:	f040 81bc 	bne.w	80026d6 <HAL_ADC_ConfigChannel+0x3f6>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	689b      	ldr	r3, [r3, #8]
 8002362:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002366:	d10f      	bne.n	8002388 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6818      	ldr	r0, [r3, #0]
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	2200      	movs	r2, #0
 8002372:	4619      	mov	r1, r3
 8002374:	f7ff fb2b 	bl	80019ce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff fad2 	bl	800192a <LL_ADC_SetSamplingTimeCommonConfig>
 8002386:	e00e      	b.n	80023a6 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6818      	ldr	r0, [r3, #0]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	6819      	ldr	r1, [r3, #0]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	689b      	ldr	r3, [r3, #8]
 8002394:	461a      	mov	r2, r3
 8002396:	f7ff fb1a 	bl	80019ce <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f7ff fac2 	bl	800192a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	695a      	ldr	r2, [r3, #20]
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
 80023b0:	08db      	lsrs	r3, r3, #3
 80023b2:	f003 0303 	and.w	r3, r3, #3
 80023b6:	005b      	lsls	r3, r3, #1
 80023b8:	fa02 f303 	lsl.w	r3, r2, r3
 80023bc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	691b      	ldr	r3, [r3, #16]
 80023c4:	2b04      	cmp	r3, #4
 80023c6:	d00a      	beq.n	80023de <HAL_ADC_ConfigChannel+0xfe>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6818      	ldr	r0, [r3, #0]
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	6919      	ldr	r1, [r3, #16]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80023d8:	f7ff fa52 	bl	8001880 <LL_ADC_SetOffset>
 80023dc:	e17b      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x3f6>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2100      	movs	r1, #0
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7ff fa6f 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80023ea:	4603      	mov	r3, r0
 80023ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d10a      	bne.n	800240a <HAL_ADC_ConfigChannel+0x12a>
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	2100      	movs	r1, #0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff fa64 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002400:	4603      	mov	r3, r0
 8002402:	0e9b      	lsrs	r3, r3, #26
 8002404:	f003 021f 	and.w	r2, r3, #31
 8002408:	e01e      	b.n	8002448 <HAL_ADC_ConfigChannel+0x168>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	2100      	movs	r1, #0
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff fa59 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002416:	4603      	mov	r3, r0
 8002418:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800241c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002420:	fa93 f3a3 	rbit	r3, r3
 8002424:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002428:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800242c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002430:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d101      	bne.n	800243c <HAL_ADC_ConfigChannel+0x15c>
  {
    return 32U;
 8002438:	2320      	movs	r3, #32
 800243a:	e004      	b.n	8002446 <HAL_ADC_ConfigChannel+0x166>
  }
  return __builtin_clz(value);
 800243c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002440:	fab3 f383 	clz	r3, r3
 8002444:	b2db      	uxtb	r3, r3
 8002446:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002450:	2b00      	cmp	r3, #0
 8002452:	d105      	bne.n	8002460 <HAL_ADC_ConfigChannel+0x180>
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	0e9b      	lsrs	r3, r3, #26
 800245a:	f003 031f 	and.w	r3, r3, #31
 800245e:	e018      	b.n	8002492 <HAL_ADC_ConfigChannel+0x1b2>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002468:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002474:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002478:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800247c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002480:	2b00      	cmp	r3, #0
 8002482:	d101      	bne.n	8002488 <HAL_ADC_ConfigChannel+0x1a8>
    return 32U;
 8002484:	2320      	movs	r3, #32
 8002486:	e004      	b.n	8002492 <HAL_ADC_ConfigChannel+0x1b2>
  return __builtin_clz(value);
 8002488:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800248c:	fab3 f383 	clz	r3, r3
 8002490:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002492:	429a      	cmp	r2, r3
 8002494:	d106      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x1c4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2200      	movs	r2, #0
 800249c:	2100      	movs	r1, #0
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fa28 	bl	80018f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2101      	movs	r1, #1
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7ff fa0c 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80024b0:	4603      	mov	r3, r0
 80024b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d10a      	bne.n	80024d0 <HAL_ADC_ConfigChannel+0x1f0>
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	2101      	movs	r1, #1
 80024c0:	4618      	mov	r0, r3
 80024c2:	f7ff fa01 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80024c6:	4603      	mov	r3, r0
 80024c8:	0e9b      	lsrs	r3, r3, #26
 80024ca:	f003 021f 	and.w	r2, r3, #31
 80024ce:	e01e      	b.n	800250e <HAL_ADC_ConfigChannel+0x22e>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2101      	movs	r1, #1
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff f9f6 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80024dc:	4603      	mov	r3, r0
 80024de:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80024e6:	fa93 f3a3 	rbit	r3, r3
 80024ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80024ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80024f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80024f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d101      	bne.n	8002502 <HAL_ADC_ConfigChannel+0x222>
    return 32U;
 80024fe:	2320      	movs	r3, #32
 8002500:	e004      	b.n	800250c <HAL_ADC_ConfigChannel+0x22c>
  return __builtin_clz(value);
 8002502:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002506:	fab3 f383 	clz	r3, r3
 800250a:	b2db      	uxtb	r3, r3
 800250c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002516:	2b00      	cmp	r3, #0
 8002518:	d105      	bne.n	8002526 <HAL_ADC_ConfigChannel+0x246>
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	0e9b      	lsrs	r3, r3, #26
 8002520:	f003 031f 	and.w	r3, r3, #31
 8002524:	e018      	b.n	8002558 <HAL_ADC_ConfigChannel+0x278>
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800252e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002532:	fa93 f3a3 	rbit	r3, r3
 8002536:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800253a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800253e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8002542:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_ADC_ConfigChannel+0x26e>
    return 32U;
 800254a:	2320      	movs	r3, #32
 800254c:	e004      	b.n	8002558 <HAL_ADC_ConfigChannel+0x278>
  return __builtin_clz(value);
 800254e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002552:	fab3 f383 	clz	r3, r3
 8002556:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002558:	429a      	cmp	r2, r3
 800255a:	d106      	bne.n	800256a <HAL_ADC_ConfigChannel+0x28a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2200      	movs	r2, #0
 8002562:	2101      	movs	r1, #1
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff f9c5 	bl	80018f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2102      	movs	r1, #2
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff f9a9 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002576:	4603      	mov	r3, r0
 8002578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10a      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x2b6>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2102      	movs	r1, #2
 8002586:	4618      	mov	r0, r3
 8002588:	f7ff f99e 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800258c:	4603      	mov	r3, r0
 800258e:	0e9b      	lsrs	r3, r3, #26
 8002590:	f003 021f 	and.w	r2, r3, #31
 8002594:	e01e      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x2f4>
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2102      	movs	r1, #2
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff f993 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80025a2:	4603      	mov	r3, r0
 80025a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80025ac:	fa93 f3a3 	rbit	r3, r3
 80025b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 80025b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80025b8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 80025bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <HAL_ADC_ConfigChannel+0x2e8>
    return 32U;
 80025c4:	2320      	movs	r3, #32
 80025c6:	e004      	b.n	80025d2 <HAL_ADC_ConfigChannel+0x2f2>
  return __builtin_clz(value);
 80025c8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025cc:	fab3 f383 	clz	r3, r3
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d105      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x30c>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	0e9b      	lsrs	r3, r3, #26
 80025e6:	f003 031f 	and.w	r3, r3, #31
 80025ea:	e016      	b.n	800261a <HAL_ADC_ConfigChannel+0x33a>
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80025f8:	fa93 f3a3 	rbit	r3, r3
 80025fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80025fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002600:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8002604:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002608:	2b00      	cmp	r3, #0
 800260a:	d101      	bne.n	8002610 <HAL_ADC_ConfigChannel+0x330>
    return 32U;
 800260c:	2320      	movs	r3, #32
 800260e:	e004      	b.n	800261a <HAL_ADC_ConfigChannel+0x33a>
  return __builtin_clz(value);
 8002610:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002614:	fab3 f383 	clz	r3, r3
 8002618:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800261a:	429a      	cmp	r2, r3
 800261c:	d106      	bne.n	800262c <HAL_ADC_ConfigChannel+0x34c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2200      	movs	r2, #0
 8002624:	2102      	movs	r1, #2
 8002626:	4618      	mov	r0, r3
 8002628:	f7ff f964 	bl	80018f4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2103      	movs	r1, #3
 8002632:	4618      	mov	r0, r3
 8002634:	f7ff f948 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002638:	4603      	mov	r3, r0
 800263a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800263e:	2b00      	cmp	r3, #0
 8002640:	d10a      	bne.n	8002658 <HAL_ADC_ConfigChannel+0x378>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2103      	movs	r1, #3
 8002648:	4618      	mov	r0, r3
 800264a:	f7ff f93d 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800264e:	4603      	mov	r3, r0
 8002650:	0e9b      	lsrs	r3, r3, #26
 8002652:	f003 021f 	and.w	r2, r3, #31
 8002656:	e017      	b.n	8002688 <HAL_ADC_ConfigChannel+0x3a8>
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2103      	movs	r1, #3
 800265e:	4618      	mov	r0, r3
 8002660:	f7ff f932 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002664:	4603      	mov	r3, r0
 8002666:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002668:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800266a:	fa93 f3a3 	rbit	r3, r3
 800266e:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002670:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002672:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002674:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002676:	2b00      	cmp	r3, #0
 8002678:	d101      	bne.n	800267e <HAL_ADC_ConfigChannel+0x39e>
    return 32U;
 800267a:	2320      	movs	r3, #32
 800267c:	e003      	b.n	8002686 <HAL_ADC_ConfigChannel+0x3a6>
  return __builtin_clz(value);
 800267e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002680:	fab3 f383 	clz	r3, r3
 8002684:	b2db      	uxtb	r3, r3
 8002686:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002690:	2b00      	cmp	r3, #0
 8002692:	d105      	bne.n	80026a0 <HAL_ADC_ConfigChannel+0x3c0>
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	0e9b      	lsrs	r3, r3, #26
 800269a:	f003 031f 	and.w	r3, r3, #31
 800269e:	e011      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3e4>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80026a8:	fa93 f3a3 	rbit	r3, r3
 80026ac:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80026ae:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026b0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80026b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d101      	bne.n	80026bc <HAL_ADC_ConfigChannel+0x3dc>
    return 32U;
 80026b8:	2320      	movs	r3, #32
 80026ba:	e003      	b.n	80026c4 <HAL_ADC_ConfigChannel+0x3e4>
  return __builtin_clz(value);
 80026bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80026be:	fab3 f383 	clz	r3, r3
 80026c2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d106      	bne.n	80026d6 <HAL_ADC_ConfigChannel+0x3f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	2200      	movs	r2, #0
 80026ce:	2103      	movs	r1, #3
 80026d0:	4618      	mov	r0, r3
 80026d2:	f7ff f90f 	bl	80018f4 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4618      	mov	r0, r3
 80026dc:	f7ff fa58 	bl	8001b90 <LL_ADC_IsEnabled>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	f040 81c9 	bne.w	8002a7a <HAL_ADC_ConfigChannel+0x79a>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6818      	ldr	r0, [r3, #0]
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	6819      	ldr	r1, [r3, #0]
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	68db      	ldr	r3, [r3, #12]
 80026f4:	461a      	mov	r2, r3
 80026f6:	f7ff f995 	bl	8001a24 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68db      	ldr	r3, [r3, #12]
 80026fe:	4a8f      	ldr	r2, [pc, #572]	@ (800293c <HAL_ADC_ConfigChannel+0x65c>)
 8002700:	4293      	cmp	r3, r2
 8002702:	f040 8131 	bne.w	8002968 <HAL_ADC_ConfigChannel+0x688>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10b      	bne.n	800272e <HAL_ADC_ConfigChannel+0x44e>
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	0e9b      	lsrs	r3, r3, #26
 800271c:	3301      	adds	r3, #1
 800271e:	f003 031f 	and.w	r3, r3, #31
 8002722:	2b09      	cmp	r3, #9
 8002724:	bf94      	ite	ls
 8002726:	2301      	movls	r3, #1
 8002728:	2300      	movhi	r3, #0
 800272a:	b2db      	uxtb	r3, r3
 800272c:	e019      	b.n	8002762 <HAL_ADC_ConfigChannel+0x482>
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002734:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002736:	fa93 f3a3 	rbit	r3, r3
 800273a:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800273c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800273e:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8002740:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_ConfigChannel+0x46a>
    return 32U;
 8002746:	2320      	movs	r3, #32
 8002748:	e003      	b.n	8002752 <HAL_ADC_ConfigChannel+0x472>
  return __builtin_clz(value);
 800274a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800274c:	fab3 f383 	clz	r3, r3
 8002750:	b2db      	uxtb	r3, r3
 8002752:	3301      	adds	r3, #1
 8002754:	f003 031f 	and.w	r3, r3, #31
 8002758:	2b09      	cmp	r3, #9
 800275a:	bf94      	ite	ls
 800275c:	2301      	movls	r3, #1
 800275e:	2300      	movhi	r3, #0
 8002760:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002762:	2b00      	cmp	r3, #0
 8002764:	d079      	beq.n	800285a <HAL_ADC_ConfigChannel+0x57a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800276e:	2b00      	cmp	r3, #0
 8002770:	d107      	bne.n	8002782 <HAL_ADC_ConfigChannel+0x4a2>
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	0e9b      	lsrs	r3, r3, #26
 8002778:	3301      	adds	r3, #1
 800277a:	069b      	lsls	r3, r3, #26
 800277c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002780:	e015      	b.n	80027ae <HAL_ADC_ConfigChannel+0x4ce>
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002788:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800278a:	fa93 f3a3 	rbit	r3, r3
 800278e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002792:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002794:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002796:	2b00      	cmp	r3, #0
 8002798:	d101      	bne.n	800279e <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800279a:	2320      	movs	r3, #32
 800279c:	e003      	b.n	80027a6 <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 800279e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027a0:	fab3 f383 	clz	r3, r3
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	3301      	adds	r3, #1
 80027a8:	069b      	lsls	r3, r3, #26
 80027aa:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_ADC_ConfigChannel+0x4ee>
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	0e9b      	lsrs	r3, r3, #26
 80027c0:	3301      	adds	r3, #1
 80027c2:	f003 031f 	and.w	r3, r3, #31
 80027c6:	2101      	movs	r1, #1
 80027c8:	fa01 f303 	lsl.w	r3, r1, r3
 80027cc:	e017      	b.n	80027fe <HAL_ADC_ConfigChannel+0x51e>
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027d6:	fa93 f3a3 	rbit	r3, r3
 80027da:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80027dc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80027de:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80027e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d101      	bne.n	80027ea <HAL_ADC_ConfigChannel+0x50a>
    return 32U;
 80027e6:	2320      	movs	r3, #32
 80027e8:	e003      	b.n	80027f2 <HAL_ADC_ConfigChannel+0x512>
  return __builtin_clz(value);
 80027ea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80027ec:	fab3 f383 	clz	r3, r3
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	3301      	adds	r3, #1
 80027f4:	f003 031f 	and.w	r3, r3, #31
 80027f8:	2101      	movs	r1, #1
 80027fa:	fa01 f303 	lsl.w	r3, r1, r3
 80027fe:	ea42 0103 	orr.w	r1, r2, r3
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800280a:	2b00      	cmp	r3, #0
 800280c:	d10a      	bne.n	8002824 <HAL_ADC_ConfigChannel+0x544>
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	0e9b      	lsrs	r3, r3, #26
 8002814:	3301      	adds	r3, #1
 8002816:	f003 021f 	and.w	r2, r3, #31
 800281a:	4613      	mov	r3, r2
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	4413      	add	r3, r2
 8002820:	051b      	lsls	r3, r3, #20
 8002822:	e018      	b.n	8002856 <HAL_ADC_ConfigChannel+0x576>
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800282c:	fa93 f3a3 	rbit	r3, r3
 8002830:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8002832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002834:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8002836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002838:	2b00      	cmp	r3, #0
 800283a:	d101      	bne.n	8002840 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800283c:	2320      	movs	r3, #32
 800283e:	e003      	b.n	8002848 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002840:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002842:	fab3 f383 	clz	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	3301      	adds	r3, #1
 800284a:	f003 021f 	and.w	r2, r3, #31
 800284e:	4613      	mov	r3, r2
 8002850:	005b      	lsls	r3, r3, #1
 8002852:	4413      	add	r3, r2
 8002854:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002856:	430b      	orrs	r3, r1
 8002858:	e081      	b.n	800295e <HAL_ADC_ConfigChannel+0x67e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002862:	2b00      	cmp	r3, #0
 8002864:	d107      	bne.n	8002876 <HAL_ADC_ConfigChannel+0x596>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	0e9b      	lsrs	r3, r3, #26
 800286c:	3301      	adds	r3, #1
 800286e:	069b      	lsls	r3, r3, #26
 8002870:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002874:	e015      	b.n	80028a2 <HAL_ADC_ConfigChannel+0x5c2>
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800287e:	fa93 f3a3 	rbit	r3, r3
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002886:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800288e:	2320      	movs	r3, #32
 8002890:	e003      	b.n	800289a <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 8002892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002894:	fab3 f383 	clz	r3, r3
 8002898:	b2db      	uxtb	r3, r3
 800289a:	3301      	adds	r3, #1
 800289c:	069b      	lsls	r3, r3, #26
 800289e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d109      	bne.n	80028c2 <HAL_ADC_ConfigChannel+0x5e2>
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	0e9b      	lsrs	r3, r3, #26
 80028b4:	3301      	adds	r3, #1
 80028b6:	f003 031f 	and.w	r3, r3, #31
 80028ba:	2101      	movs	r1, #1
 80028bc:	fa01 f303 	lsl.w	r3, r1, r3
 80028c0:	e017      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x612>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	fa93 f3a3 	rbit	r3, r3
 80028ce:	61fb      	str	r3, [r7, #28]
  return result;
 80028d0:	69fb      	ldr	r3, [r7, #28]
 80028d2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_ConfigChannel+0x5fe>
    return 32U;
 80028da:	2320      	movs	r3, #32
 80028dc:	e003      	b.n	80028e6 <HAL_ADC_ConfigChannel+0x606>
  return __builtin_clz(value);
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	3301      	adds	r3, #1
 80028e8:	f003 031f 	and.w	r3, r3, #31
 80028ec:	2101      	movs	r1, #1
 80028ee:	fa01 f303 	lsl.w	r3, r1, r3
 80028f2:	ea42 0103 	orr.w	r1, r2, r3
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d10d      	bne.n	800291e <HAL_ADC_ConfigChannel+0x63e>
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	0e9b      	lsrs	r3, r3, #26
 8002908:	3301      	adds	r3, #1
 800290a:	f003 021f 	and.w	r2, r3, #31
 800290e:	4613      	mov	r3, r2
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	4413      	add	r3, r2
 8002914:	3b1e      	subs	r3, #30
 8002916:	051b      	lsls	r3, r3, #20
 8002918:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800291c:	e01e      	b.n	800295c <HAL_ADC_ConfigChannel+0x67c>
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	fa93 f3a3 	rbit	r3, r3
 800292a:	613b      	str	r3, [r7, #16]
  return result;
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002930:	69bb      	ldr	r3, [r7, #24]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d104      	bne.n	8002940 <HAL_ADC_ConfigChannel+0x660>
    return 32U;
 8002936:	2320      	movs	r3, #32
 8002938:	e006      	b.n	8002948 <HAL_ADC_ConfigChannel+0x668>
 800293a:	bf00      	nop
 800293c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	fab3 f383 	clz	r3, r3
 8002946:	b2db      	uxtb	r3, r3
 8002948:	3301      	adds	r3, #1
 800294a:	f003 021f 	and.w	r2, r3, #31
 800294e:	4613      	mov	r3, r2
 8002950:	005b      	lsls	r3, r3, #1
 8002952:	4413      	add	r3, r2
 8002954:	3b1e      	subs	r3, #30
 8002956:	051b      	lsls	r3, r3, #20
 8002958:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800295c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800295e:	683a      	ldr	r2, [r7, #0]
 8002960:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002962:	4619      	mov	r1, r3
 8002964:	f7ff f833 	bl	80019ce <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	4b48      	ldr	r3, [pc, #288]	@ (8002a90 <HAL_ADC_ConfigChannel+0x7b0>)
 800296e:	4013      	ands	r3, r2
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 8082 	beq.w	8002a7a <HAL_ADC_ConfigChannel+0x79a>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002976:	4847      	ldr	r0, [pc, #284]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b4>)
 8002978:	f7fe ff74 	bl	8001864 <LL_ADC_GetCommonPathInternalCh>
 800297c:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002980:	4845      	ldr	r0, [pc, #276]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7b8>)
 8002982:	f7ff f905 	bl	8001b90 <LL_ADC_IsEnabled>
 8002986:	4604      	mov	r4, r0
 8002988:	4844      	ldr	r0, [pc, #272]	@ (8002a9c <HAL_ADC_ConfigChannel+0x7bc>)
 800298a:	f7ff f901 	bl	8001b90 <LL_ADC_IsEnabled>
 800298e:	4603      	mov	r3, r0
 8002990:	4323      	orrs	r3, r4
 8002992:	2b00      	cmp	r3, #0
 8002994:	d15e      	bne.n	8002a54 <HAL_ADC_ConfigChannel+0x774>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	4a41      	ldr	r2, [pc, #260]	@ (8002aa0 <HAL_ADC_ConfigChannel+0x7c0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d127      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x710>
              && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80029a0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d121      	bne.n	80029f0 <HAL_ADC_ConfigChannel+0x710>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a39      	ldr	r2, [pc, #228]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7b8>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d161      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80029b6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029be:	4619      	mov	r1, r3
 80029c0:	4834      	ldr	r0, [pc, #208]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b4>)
 80029c2:	f7fe ff3c 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                                 * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80029c6:	4b37      	ldr	r3, [pc, #220]	@ (8002aa4 <HAL_ADC_ConfigChannel+0x7c4>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	099b      	lsrs	r3, r3, #6
 80029cc:	4a36      	ldr	r2, [pc, #216]	@ (8002aa8 <HAL_ADC_ConfigChannel+0x7c8>)
 80029ce:	fba2 2303 	umull	r2, r3, r2, r3
 80029d2:	099b      	lsrs	r3, r3, #6
 80029d4:	1c5a      	adds	r2, r3, #1
 80029d6:	4613      	mov	r3, r2
 80029d8:	005b      	lsls	r3, r3, #1
 80029da:	4413      	add	r3, r2
 80029dc:	009b      	lsls	r3, r3, #2
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 80029de:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80029e0:	e002      	b.n	80029e8 <HAL_ADC_ConfigChannel+0x708>
              {
                wait_loop_index--;
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	3b01      	subs	r3, #1
 80029e6:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d1f9      	bne.n	80029e2 <HAL_ADC_ConfigChannel+0x702>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80029ee:	e044      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
              }
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4a2d      	ldr	r2, [pc, #180]	@ (8002aac <HAL_ADC_ConfigChannel+0x7cc>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d113      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x742>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80029fa:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80029fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d10d      	bne.n	8002a22 <HAL_ADC_ConfigChannel+0x742>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a23      	ldr	r2, [pc, #140]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7b8>)
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d134      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a14:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a18:	4619      	mov	r1, r3
 8002a1a:	481e      	ldr	r0, [pc, #120]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b4>)
 8002a1c:	f7fe ff0f 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a20:	e02b      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
                                             LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
            }
          }
          else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a22      	ldr	r2, [pc, #136]	@ (8002ab0 <HAL_ADC_ConfigChannel+0x7d0>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d126      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
                   && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002a2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d120      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a16      	ldr	r2, [pc, #88]	@ (8002a98 <HAL_ADC_ConfigChannel+0x7b8>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d11b      	bne.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a42:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a46:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4811      	ldr	r0, [pc, #68]	@ (8002a94 <HAL_ADC_ConfigChannel+0x7b4>)
 8002a4e:	f7fe fef6 	bl	800183e <LL_ADC_SetCommonPathInternalCh>
 8002a52:	e012      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a58:	f043 0220 	orr.w	r2, r3, #32
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	659a      	str	r2, [r3, #88]	@ 0x58

          tmp_hal_status = HAL_ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002a66:	e008      	b.n	8002a7a <HAL_ADC_ConfigChannel+0x79a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6c:	f043 0220 	orr.w	r2, r3, #32
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002a74:	2301      	movs	r3, #1
 8002a76:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002a82:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002a86:	4618      	mov	r0, r3
 8002a88:	37dc      	adds	r7, #220	@ 0xdc
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd90      	pop	{r4, r7, pc}
 8002a8e:	bf00      	nop
 8002a90:	80080000 	.word	0x80080000
 8002a94:	42028300 	.word	0x42028300
 8002a98:	42028000 	.word	0x42028000
 8002a9c:	42028100 	.word	0x42028100
 8002aa0:	c7520000 	.word	0xc7520000
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	053e2d63 	.word	0x053e2d63
 8002aac:	cb840000 	.word	0xcb840000
 8002ab0:	80000001 	.word	0x80000001

08002ab4 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b088      	sub	sp, #32
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
 8002abc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002abe:	2300      	movs	r3, #0
 8002ac0:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7ff f8ae 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8002ad0:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff f8cf 	bl	8001c7a <LL_ADC_INJ_IsConversionOngoing>
 8002adc:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d103      	bne.n	8002aec <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	f000 8098 	beq.w	8002c1c <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68db      	ldr	r3, [r3, #12]
 8002af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d02a      	beq.n	8002b50 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	7e5b      	ldrb	r3, [r3, #25]
 8002afe:	2b01      	cmp	r3, #1
 8002b00:	d126      	bne.n	8002b50 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	7e1b      	ldrb	r3, [r3, #24]
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d122      	bne.n	8002b50 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b0e:	e014      	b.n	8002b3a <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	4a45      	ldr	r2, [pc, #276]	@ (8002c28 <ADC_ConversionStop+0x174>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d90d      	bls.n	8002b34 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b1c:	f043 0210 	orr.w	r2, r3, #16
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b28:	f043 0201 	orr.w	r2, r3, #1
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e074      	b.n	8002c1e <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	3301      	adds	r3, #1
 8002b38:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b44:	2b40      	cmp	r3, #64	@ 0x40
 8002b46:	d1e3      	bne.n	8002b10 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	2240      	movs	r2, #64	@ 0x40
 8002b4e:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	d014      	beq.n	8002b80 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7ff f866 	bl	8001c2c <LL_ADC_REG_IsConversionOngoing>
 8002b60:	4603      	mov	r3, r0
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d00c      	beq.n	8002b80 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	f7ff f823 	bl	8001bb6 <LL_ADC_IsDisableOngoing>
 8002b70:	4603      	mov	r3, r0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d104      	bne.n	8002b80 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff f842 	bl	8001c04 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	2b01      	cmp	r3, #1
 8002b84:	d014      	beq.n	8002bb0 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f7ff f875 	bl	8001c7a <LL_ADC_INJ_IsConversionOngoing>
 8002b90:	4603      	mov	r3, r0
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d00c      	beq.n	8002bb0 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7ff f80b 	bl	8001bb6 <LL_ADC_IsDisableOngoing>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d104      	bne.n	8002bb0 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7ff f851 	bl	8001c52 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002bb0:	69bb      	ldr	r3, [r7, #24]
 8002bb2:	2b02      	cmp	r3, #2
 8002bb4:	d005      	beq.n	8002bc2 <ADC_ConversionStop+0x10e>
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	2b03      	cmp	r3, #3
 8002bba:	d105      	bne.n	8002bc8 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002bbc:	230c      	movs	r3, #12
 8002bbe:	617b      	str	r3, [r7, #20]
        break;
 8002bc0:	e005      	b.n	8002bce <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002bc2:	2308      	movs	r3, #8
 8002bc4:	617b      	str	r3, [r7, #20]
        break;
 8002bc6:	e002      	b.n	8002bce <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002bc8:	2304      	movs	r3, #4
 8002bca:	617b      	str	r3, [r7, #20]
        break;
 8002bcc:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002bce:	f7fe fdf3 	bl	80017b8 <HAL_GetTick>
 8002bd2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002bd4:	e01b      	b.n	8002c0e <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002bd6:	f7fe fdef 	bl	80017b8 <HAL_GetTick>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	1ad3      	subs	r3, r2, r3
 8002be0:	2b05      	cmp	r3, #5
 8002be2:	d914      	bls.n	8002c0e <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	689a      	ldr	r2, [r3, #8]
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	4013      	ands	r3, r2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00d      	beq.n	8002c0e <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf6:	f043 0210 	orr.w	r2, r3, #16
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c02:	f043 0201 	orr.w	r2, r3, #1
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e007      	b.n	8002c1e <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	697b      	ldr	r3, [r7, #20]
 8002c16:	4013      	ands	r3, r2
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d1dc      	bne.n	8002bd6 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3720      	adds	r7, #32
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	a33fffff 	.word	0xa33fffff

08002c2c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b084      	sub	sp, #16
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7fe ffa7 	bl	8001b90 <LL_ADC_IsEnabled>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d169      	bne.n	8002d1c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	689a      	ldr	r2, [r3, #8]
 8002c4e:	4b36      	ldr	r3, [pc, #216]	@ (8002d28 <ADC_Enable+0xfc>)
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d00d      	beq.n	8002c72 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c5a:	f043 0210 	orr.w	r2, r3, #16
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c66:	f043 0201 	orr.w	r2, r3, #1
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e055      	b.n	8002d1e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe ff62 	bl	8001b40 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c7c:	482b      	ldr	r0, [pc, #172]	@ (8002d2c <ADC_Enable+0x100>)
 8002c7e:	f7fe fdf1 	bl	8001864 <LL_ADC_GetCommonPathInternalCh>
 8002c82:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002c84:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d013      	beq.n	8002cb4 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c8c:	4b28      	ldr	r3, [pc, #160]	@ (8002d30 <ADC_Enable+0x104>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	099b      	lsrs	r3, r3, #6
 8002c92:	4a28      	ldr	r2, [pc, #160]	@ (8002d34 <ADC_Enable+0x108>)
 8002c94:	fba2 2303 	umull	r2, r3, r2, r3
 8002c98:	099b      	lsrs	r3, r3, #6
 8002c9a:	1c5a      	adds	r2, r3, #1
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	005b      	lsls	r3, r3, #1
 8002ca0:	4413      	add	r3, r2
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ca6:	e002      	b.n	8002cae <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	3b01      	subs	r3, #1
 8002cac:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002cae:	68bb      	ldr	r3, [r7, #8]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1f9      	bne.n	8002ca8 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002cb4:	f7fe fd80 	bl	80017b8 <HAL_GetTick>
 8002cb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002cba:	e028      	b.n	8002d0e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	f7fe ff65 	bl	8001b90 <LL_ADC_IsEnabled>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d104      	bne.n	8002cd6 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7fe ff35 	bl	8001b40 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cd6:	f7fe fd6f 	bl	80017b8 <HAL_GetTick>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	1ad3      	subs	r3, r2, r3
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d914      	bls.n	8002d0e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d00d      	beq.n	8002d0e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cf6:	f043 0210 	orr.w	r2, r3, #16
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d02:	f043 0201 	orr.w	r2, r3, #1
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e007      	b.n	8002d1e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0301 	and.w	r3, r3, #1
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d1cf      	bne.n	8002cbc <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	8000003f 	.word	0x8000003f
 8002d2c:	42028300 	.word	0x42028300
 8002d30:	20000000 	.word	0x20000000
 8002d34:	053e2d63 	.word	0x053e2d63

08002d38 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	b084      	sub	sp, #16
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7fe ff36 	bl	8001bb6 <LL_ADC_IsDisableOngoing>
 8002d4a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	4618      	mov	r0, r3
 8002d52:	f7fe ff1d 	bl	8001b90 <LL_ADC_IsEnabled>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d047      	beq.n	8002dec <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d144      	bne.n	8002dec <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 030d 	and.w	r3, r3, #13
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d10c      	bne.n	8002d8a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4618      	mov	r0, r3
 8002d76:	f7fe fef7 	bl	8001b68 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2203      	movs	r2, #3
 8002d80:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002d82:	f7fe fd19 	bl	80017b8 <HAL_GetTick>
 8002d86:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002d88:	e029      	b.n	8002dde <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8e:	f043 0210 	orr.w	r2, r3, #16
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d9a:	f043 0201 	orr.w	r2, r3, #1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e023      	b.n	8002dee <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002da6:	f7fe fd07 	bl	80017b8 <HAL_GetTick>
 8002daa:	4602      	mov	r2, r0
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	1ad3      	subs	r3, r2, r3
 8002db0:	2b02      	cmp	r3, #2
 8002db2:	d914      	bls.n	8002dde <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00d      	beq.n	8002dde <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc6:	f043 0210 	orr.w	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dd2:	f043 0201 	orr.w	r2, r3, #1
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e007      	b.n	8002dee <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1dc      	bne.n	8002da6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002dec:	2300      	movs	r3, #0
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3710      	adds	r7, #16
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}

08002df6 <LL_ADC_IsEnabled>:
{
 8002df6:	b480      	push	{r7}
 8002df8:	b083      	sub	sp, #12
 8002dfa:	af00      	add	r7, sp, #0
 8002dfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <LL_ADC_IsEnabled+0x18>
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e000      	b.n	8002e10 <LL_ADC_IsEnabled+0x1a>
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <LL_ADC_REG_IsConversionOngoing>:
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d101      	bne.n	8002e34 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002e30:	2301      	movs	r3, #1
 8002e32:	e000      	b.n	8002e36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002e34:	2300      	movs	r3, #0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002e44:	b590      	push	{r4, r7, lr}
 8002e46:	b0a1      	sub	sp, #132	@ 0x84
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
 8002e4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e4e:	2300      	movs	r3, #0
 8002e50:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e5a:	2b01      	cmp	r3, #1
 8002e5c:	d101      	bne.n	8002e62 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e089      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2201      	movs	r2, #1
 8002e66:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8002e6e:	2300      	movs	r3, #0
 8002e70:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	4a42      	ldr	r2, [pc, #264]	@ (8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d102      	bne.n	8002e82 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002e7c:	4b41      	ldr	r3, [pc, #260]	@ (8002f84 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002e7e:	60fb      	str	r3, [r7, #12]
 8002e80:	e001      	b.n	8002e86 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e90:	f043 0220 	orr.w	r2, r3, #32
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e068      	b.n	8002f76 <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f7ff ffb8 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8002eac:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	f7ff ffb2 	bl	8002e1c <LL_ADC_REG_IsConversionOngoing>
 8002eb8:	4603      	mov	r3, r0
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d14a      	bne.n	8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8002ebe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d147      	bne.n	8002f54 <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002ec4:	4b30      	ldr	r3, [pc, #192]	@ (8002f88 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002ec6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d027      	beq.n	8002f20 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002ed0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	6859      	ldr	r1, [r3, #4]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002ee2:	035b      	lsls	r3, r3, #13
 8002ee4:	430b      	orrs	r3, r1
 8002ee6:	431a      	orrs	r2, r3
 8002ee8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002eea:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002eec:	4824      	ldr	r0, [pc, #144]	@ (8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002eee:	f7ff ff82 	bl	8002df6 <LL_ADC_IsEnabled>
 8002ef2:	4604      	mov	r4, r0
 8002ef4:	4823      	ldr	r0, [pc, #140]	@ (8002f84 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002ef6:	f7ff ff7e 	bl	8002df6 <LL_ADC_IsEnabled>
 8002efa:	4603      	mov	r3, r0
 8002efc:	4323      	orrs	r3, r4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d132      	bne.n	8002f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002f02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f0a:	f023 030f 	bic.w	r3, r3, #15
 8002f0e:	683a      	ldr	r2, [r7, #0]
 8002f10:	6811      	ldr	r1, [r2, #0]
 8002f12:	683a      	ldr	r2, [r7, #0]
 8002f14:	6892      	ldr	r2, [r2, #8]
 8002f16:	430a      	orrs	r2, r1
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f1c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f1e:	e023      	b.n	8002f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002f20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002f28:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f2a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002f2c:	4814      	ldr	r0, [pc, #80]	@ (8002f80 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002f2e:	f7ff ff62 	bl	8002df6 <LL_ADC_IsEnabled>
 8002f32:	4604      	mov	r4, r0
 8002f34:	4813      	ldr	r0, [pc, #76]	@ (8002f84 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002f36:	f7ff ff5e 	bl	8002df6 <LL_ADC_IsEnabled>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	4323      	orrs	r3, r4
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d112      	bne.n	8002f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002f42:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f44:	689b      	ldr	r3, [r3, #8]
 8002f46:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002f4a:	f023 030f 	bic.w	r3, r3, #15
 8002f4e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8002f50:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f52:	e009      	b.n	8002f68 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f58:	f043 0220 	orr.w	r2, r3, #32
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8002f66:	e000      	b.n	8002f6a <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002f68:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f72:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3784      	adds	r7, #132	@ 0x84
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd90      	pop	{r4, r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	42028000 	.word	0x42028000
 8002f84:	42028100 	.word	0x42028100
 8002f88:	42028300 	.word	0x42028300

08002f8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f003 0307 	and.w	r3, r3, #7
 8002f9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f9c:	4b0c      	ldr	r3, [pc, #48]	@ (8002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fa2:	68ba      	ldr	r2, [r7, #8]
 8002fa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fa8:	4013      	ands	r3, r2
 8002faa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fb4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fbc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fbe:	4a04      	ldr	r2, [pc, #16]	@ (8002fd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	60d3      	str	r3, [r2, #12]
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fce:	4770      	bx	lr
 8002fd0:	e000ed00 	.word	0xe000ed00

08002fd4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fd8:	4b04      	ldr	r3, [pc, #16]	@ (8002fec <__NVIC_GetPriorityGrouping+0x18>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	0a1b      	lsrs	r3, r3, #8
 8002fde:	f003 0307 	and.w	r3, r3, #7
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	e000ed00 	.word	0xe000ed00

08002ff0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	db0b      	blt.n	800301a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003002:	79fb      	ldrb	r3, [r7, #7]
 8003004:	f003 021f 	and.w	r2, r3, #31
 8003008:	4907      	ldr	r1, [pc, #28]	@ (8003028 <__NVIC_EnableIRQ+0x38>)
 800300a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300e:	095b      	lsrs	r3, r3, #5
 8003010:	2001      	movs	r0, #1
 8003012:	fa00 f202 	lsl.w	r2, r0, r2
 8003016:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	e000e100 	.word	0xe000e100

0800302c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800302c:	b480      	push	{r7}
 800302e:	b083      	sub	sp, #12
 8003030:	af00      	add	r7, sp, #0
 8003032:	4603      	mov	r3, r0
 8003034:	6039      	str	r1, [r7, #0]
 8003036:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003038:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800303c:	2b00      	cmp	r3, #0
 800303e:	db0a      	blt.n	8003056 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003040:	683b      	ldr	r3, [r7, #0]
 8003042:	b2da      	uxtb	r2, r3
 8003044:	490c      	ldr	r1, [pc, #48]	@ (8003078 <__NVIC_SetPriority+0x4c>)
 8003046:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800304a:	0152      	lsls	r2, r2, #5
 800304c:	b2d2      	uxtb	r2, r2
 800304e:	440b      	add	r3, r1
 8003050:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003054:	e00a      	b.n	800306c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	b2da      	uxtb	r2, r3
 800305a:	4908      	ldr	r1, [pc, #32]	@ (800307c <__NVIC_SetPriority+0x50>)
 800305c:	79fb      	ldrb	r3, [r7, #7]
 800305e:	f003 030f 	and.w	r3, r3, #15
 8003062:	3b04      	subs	r3, #4
 8003064:	0152      	lsls	r2, r2, #5
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	440b      	add	r3, r1
 800306a:	761a      	strb	r2, [r3, #24]
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	e000e100 	.word	0xe000e100
 800307c:	e000ed00 	.word	0xe000ed00

08003080 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003080:	b480      	push	{r7}
 8003082:	b089      	sub	sp, #36	@ 0x24
 8003084:	af00      	add	r7, sp, #0
 8003086:	60f8      	str	r0, [r7, #12]
 8003088:	60b9      	str	r1, [r7, #8]
 800308a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f003 0307 	and.w	r3, r3, #7
 8003092:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003094:	69fb      	ldr	r3, [r7, #28]
 8003096:	f1c3 0307 	rsb	r3, r3, #7
 800309a:	2b03      	cmp	r3, #3
 800309c:	bf28      	it	cs
 800309e:	2303      	movcs	r3, #3
 80030a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	3303      	adds	r3, #3
 80030a6:	2b06      	cmp	r3, #6
 80030a8:	d902      	bls.n	80030b0 <NVIC_EncodePriority+0x30>
 80030aa:	69fb      	ldr	r3, [r7, #28]
 80030ac:	3b04      	subs	r3, #4
 80030ae:	e000      	b.n	80030b2 <NVIC_EncodePriority+0x32>
 80030b0:	2300      	movs	r3, #0
 80030b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030b4:	f04f 32ff 	mov.w	r2, #4294967295
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	fa02 f303 	lsl.w	r3, r2, r3
 80030be:	43da      	mvns	r2, r3
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	401a      	ands	r2, r3
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030c8:	f04f 31ff 	mov.w	r1, #4294967295
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	fa01 f303 	lsl.w	r3, r1, r3
 80030d2:	43d9      	mvns	r1, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030d8:	4313      	orrs	r3, r2
         );
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	@ 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
	...

080030e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b082      	sub	sp, #8
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3b01      	subs	r3, #1
 80030f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030f8:	d301      	bcc.n	80030fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030fa:	2301      	movs	r3, #1
 80030fc:	e00f      	b.n	800311e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030fe:	4a0a      	ldr	r2, [pc, #40]	@ (8003128 <SysTick_Config+0x40>)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	3b01      	subs	r3, #1
 8003104:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003106:	2107      	movs	r1, #7
 8003108:	f04f 30ff 	mov.w	r0, #4294967295
 800310c:	f7ff ff8e 	bl	800302c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003110:	4b05      	ldr	r3, [pc, #20]	@ (8003128 <SysTick_Config+0x40>)
 8003112:	2200      	movs	r2, #0
 8003114:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003116:	4b04      	ldr	r3, [pc, #16]	@ (8003128 <SysTick_Config+0x40>)
 8003118:	2207      	movs	r2, #7
 800311a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800311c:	2300      	movs	r3, #0
}
 800311e:	4618      	mov	r0, r3
 8003120:	3708      	adds	r7, #8
 8003122:	46bd      	mov	sp, r7
 8003124:	bd80      	pop	{r7, pc}
 8003126:	bf00      	nop
 8003128:	e000e010 	.word	0xe000e010

0800312c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7ff ff29 	bl	8002f8c <__NVIC_SetPriorityGrouping>
}
 800313a:	bf00      	nop
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 7
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b086      	sub	sp, #24
 8003146:	af00      	add	r7, sp, #0
 8003148:	4603      	mov	r3, r0
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	607a      	str	r2, [r7, #4]
 800314e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003150:	f7ff ff40 	bl	8002fd4 <__NVIC_GetPriorityGrouping>
 8003154:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	6978      	ldr	r0, [r7, #20]
 800315c:	f7ff ff90 	bl	8003080 <NVIC_EncodePriority>
 8003160:	4602      	mov	r2, r0
 8003162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003166:	4611      	mov	r1, r2
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff5f 	bl	800302c <__NVIC_SetPriority>
}
 800316e:	bf00      	nop
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}

08003176 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b082      	sub	sp, #8
 800317a:	af00      	add	r7, sp, #0
 800317c:	4603      	mov	r3, r0
 800317e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003180:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003184:	4618      	mov	r0, r3
 8003186:	f7ff ff33 	bl	8002ff0 <__NVIC_EnableIRQ>
}
 800318a:	bf00      	nop
 800318c:	3708      	adds	r7, #8
 800318e:	46bd      	mov	sp, r7
 8003190:	bd80      	pop	{r7, pc}

08003192 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003192:	b580      	push	{r7, lr}
 8003194:	b082      	sub	sp, #8
 8003196:	af00      	add	r7, sp, #0
 8003198:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800319a:	6878      	ldr	r0, [r7, #4]
 800319c:	f7ff ffa4 	bl	80030e8 <SysTick_Config>
 80031a0:	4603      	mov	r3, r0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}

080031aa <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80031aa:	b480      	push	{r7}
 80031ac:	b085      	sub	sp, #20
 80031ae:	af00      	add	r7, sp, #0
 80031b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031b2:	2300      	movs	r3, #0
 80031b4:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d008      	beq.n	80031d4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2204      	movs	r2, #4
 80031c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2200      	movs	r2, #0
 80031cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e040      	b.n	8003256 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f022 020e 	bic.w	r2, r2, #14
 80031e2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80031ee:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80031f2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f022 0201 	bic.w	r2, r2, #1
 8003202:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003208:	f003 021c 	and.w	r2, r3, #28
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003210:	2101      	movs	r1, #1
 8003212:	fa01 f202 	lsl.w	r2, r1, r2
 8003216:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321c:	687a      	ldr	r2, [r7, #4]
 800321e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8003220:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00c      	beq.n	8003244 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003234:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003238:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 8003242:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8003254:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003256:	4618      	mov	r0, r3
 8003258:	3714      	adds	r7, #20
 800325a:	46bd      	mov	sp, r7
 800325c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003260:	4770      	bx	lr

08003262 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b084      	sub	sp, #16
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003274:	b2db      	uxtb	r3, r3
 8003276:	2b02      	cmp	r3, #2
 8003278:	d005      	beq.n	8003286 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2204      	movs	r2, #4
 800327e:	645a      	str	r2, [r3, #68]	@ 0x44

    status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	73fb      	strb	r3, [r7, #15]
 8003284:	e047      	b.n	8003316 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f022 020e 	bic.w	r2, r2, #14
 8003294:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f022 0201 	bic.w	r2, r2, #1
 80032a4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ba:	f003 021c 	and.w	r2, r3, #28
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032c2:	2101      	movs	r1, #1
 80032c4:	fa01 f202 	lsl.w	r2, r1, r2
 80032c8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80032d2:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d00c      	beq.n	80032f6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032e6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80032ea:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6e52      	ldr	r2, [r2, #100]	@ 0x64
 80032f4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800330a:	2b00      	cmp	r3, #0
 800330c:	d003      	beq.n	8003316 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003312:	6878      	ldr	r0, [r7, #4]
 8003314:	4798      	blx	r3
    }
  }
  return status;
 8003316:	7bfb      	ldrb	r3, [r7, #15]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003320:	b480      	push	{r7}
 8003322:	b087      	sub	sp, #28
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  uint32_t position = 0U;
 800332a:	2300      	movs	r3, #0
 800332c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800332e:	e158      	b.n	80035e2 <HAL_GPIO_Init+0x2c2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	2101      	movs	r1, #1
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	fa01 f303 	lsl.w	r3, r1, r3
 800333c:	4013      	ands	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2b00      	cmp	r3, #0
 8003344:	f000 814a 	beq.w	80035dc <HAL_GPIO_Init+0x2bc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	2b01      	cmp	r3, #1
 8003352:	d005      	beq.n	8003360 <HAL_GPIO_Init+0x40>
 8003354:	683b      	ldr	r3, [r7, #0]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d130      	bne.n	80033c2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	005b      	lsls	r3, r3, #1
 800336a:	2203      	movs	r2, #3
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	4013      	ands	r3, r2
 8003376:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	68da      	ldr	r2, [r3, #12]
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	693a      	ldr	r2, [r7, #16]
 8003386:	4313      	orrs	r3, r2
 8003388:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003396:	2201      	movs	r2, #1
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	fa02 f303 	lsl.w	r3, r2, r3
 800339e:	43db      	mvns	r3, r3
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	4013      	ands	r3, r2
 80033a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	091b      	lsrs	r3, r3, #4
 80033ac:	f003 0201 	and.w	r2, r3, #1
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	693a      	ldr	r2, [r7, #16]
 80033c0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80033c2:	683b      	ldr	r3, [r7, #0]
 80033c4:	685b      	ldr	r3, [r3, #4]
 80033c6:	f003 0303 	and.w	r3, r3, #3
 80033ca:	2b03      	cmp	r3, #3
 80033cc:	d017      	beq.n	80033fe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	68db      	ldr	r3, [r3, #12]
 80033d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	005b      	lsls	r3, r3, #1
 80033d8:	2203      	movs	r2, #3
 80033da:	fa02 f303 	lsl.w	r3, r2, r3
 80033de:	43db      	mvns	r3, r3
 80033e0:	693a      	ldr	r2, [r7, #16]
 80033e2:	4013      	ands	r3, r2
 80033e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	689a      	ldr	r2, [r3, #8]
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	fa02 f303 	lsl.w	r3, r2, r3
 80033f2:	693a      	ldr	r2, [r7, #16]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f003 0303 	and.w	r3, r3, #3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d123      	bne.n	8003452 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	08da      	lsrs	r2, r3, #3
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	3208      	adds	r2, #8
 8003412:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003416:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << ((position & 0x07U) * 4U)) ;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	009b      	lsls	r3, r3, #2
 8003420:	220f      	movs	r2, #15
 8003422:	fa02 f303 	lsl.w	r3, r2, r3
 8003426:	43db      	mvns	r3, r3
 8003428:	693a      	ldr	r2, [r7, #16]
 800342a:	4013      	ands	r3, r2
 800342c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	691a      	ldr	r2, [r3, #16]
 8003432:	697b      	ldr	r3, [r7, #20]
 8003434:	f003 0307 	and.w	r3, r3, #7
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	fa02 f303 	lsl.w	r3, r2, r3
 800343e:	693a      	ldr	r2, [r7, #16]
 8003440:	4313      	orrs	r3, r2
 8003442:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	08da      	lsrs	r2, r3, #3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3208      	adds	r2, #8
 800344c:	6939      	ldr	r1, [r7, #16]
 800344e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	005b      	lsls	r3, r3, #1
 800345c:	2203      	movs	r2, #3
 800345e:	fa02 f303 	lsl.w	r3, r2, r3
 8003462:	43db      	mvns	r3, r3
 8003464:	693a      	ldr	r2, [r7, #16]
 8003466:	4013      	ands	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	685b      	ldr	r3, [r3, #4]
 800346e:	f003 0203 	and.w	r2, r3, #3
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	fa02 f303 	lsl.w	r3, r2, r3
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	693a      	ldr	r2, [r7, #16]
 8003484:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800348e:	2b00      	cmp	r3, #0
 8003490:	f000 80a4 	beq.w	80035dc <HAL_GPIO_Init+0x2bc>
      {
        temp = EXTI->EXTICR[position >> 2U];
 8003494:	4a5a      	ldr	r2, [pc, #360]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	089b      	lsrs	r3, r3, #2
 800349a:	3318      	adds	r3, #24
 800349c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034a0:	613b      	str	r3, [r7, #16]
        temp &= ~((0x0FU) << (8U * (position & 0x03U)));
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	220f      	movs	r2, #15
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	693a      	ldr	r2, [r7, #16]
 80034b4:	4013      	ands	r3, r2
 80034b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8U * (position & 0x03U)));
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	4a52      	ldr	r2, [pc, #328]	@ (8003604 <HAL_GPIO_Init+0x2e4>)
 80034bc:	4293      	cmp	r3, r2
 80034be:	d025      	beq.n	800350c <HAL_GPIO_Init+0x1ec>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	4a51      	ldr	r2, [pc, #324]	@ (8003608 <HAL_GPIO_Init+0x2e8>)
 80034c4:	4293      	cmp	r3, r2
 80034c6:	d01f      	beq.n	8003508 <HAL_GPIO_Init+0x1e8>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4a50      	ldr	r2, [pc, #320]	@ (800360c <HAL_GPIO_Init+0x2ec>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d019      	beq.n	8003504 <HAL_GPIO_Init+0x1e4>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	4a4f      	ldr	r2, [pc, #316]	@ (8003610 <HAL_GPIO_Init+0x2f0>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d013      	beq.n	8003500 <HAL_GPIO_Init+0x1e0>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	4a4e      	ldr	r2, [pc, #312]	@ (8003614 <HAL_GPIO_Init+0x2f4>)
 80034dc:	4293      	cmp	r3, r2
 80034de:	d00d      	beq.n	80034fc <HAL_GPIO_Init+0x1dc>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	4a4d      	ldr	r2, [pc, #308]	@ (8003618 <HAL_GPIO_Init+0x2f8>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d007      	beq.n	80034f8 <HAL_GPIO_Init+0x1d8>
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	4a4c      	ldr	r2, [pc, #304]	@ (800361c <HAL_GPIO_Init+0x2fc>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d101      	bne.n	80034f4 <HAL_GPIO_Init+0x1d4>
 80034f0:	2306      	movs	r3, #6
 80034f2:	e00c      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 80034f4:	2307      	movs	r3, #7
 80034f6:	e00a      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 80034f8:	2305      	movs	r3, #5
 80034fa:	e008      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 80034fc:	2304      	movs	r3, #4
 80034fe:	e006      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003500:	2303      	movs	r3, #3
 8003502:	e004      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003504:	2302      	movs	r3, #2
 8003506:	e002      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <HAL_GPIO_Init+0x1ee>
 800350c:	2300      	movs	r3, #0
 800350e:	697a      	ldr	r2, [r7, #20]
 8003510:	f002 0203 	and.w	r2, r2, #3
 8003514:	00d2      	lsls	r2, r2, #3
 8003516:	4093      	lsls	r3, r2
 8003518:	693a      	ldr	r2, [r7, #16]
 800351a:	4313      	orrs	r3, r2
 800351c:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2U] = temp;
 800351e:	4938      	ldr	r1, [pc, #224]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	089b      	lsrs	r3, r3, #2
 8003524:	3318      	adds	r3, #24
 8003526:	693a      	ldr	r2, [r7, #16]
 8003528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800352c:	4b34      	ldr	r3, [pc, #208]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	43db      	mvns	r3, r3
 8003536:	693a      	ldr	r2, [r7, #16]
 8003538:	4013      	ands	r3, r2
 800353a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	4313      	orrs	r3, r2
 800354e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003550:	4a2b      	ldr	r2, [pc, #172]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8003556:	4b2a      	ldr	r3, [pc, #168]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	43db      	mvns	r3, r3
 8003560:	693a      	ldr	r2, [r7, #16]
 8003562:	4013      	ands	r3, r2
 8003564:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	4313      	orrs	r3, r2
 8003578:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800357a:	4a21      	ldr	r2, [pc, #132]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 800357c:	693b      	ldr	r3, [r7, #16]
 800357e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003580:	4b1f      	ldr	r3, [pc, #124]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 8003582:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003586:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	43db      	mvns	r3, r3
 800358c:	693a      	ldr	r2, [r7, #16]
 800358e:	4013      	ands	r3, r2
 8003590:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d003      	beq.n	80035a6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800359e:	693a      	ldr	r2, [r7, #16]
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	4313      	orrs	r3, r2
 80035a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80035a6:	4a16      	ldr	r2, [pc, #88]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 80035ae:	4b14      	ldr	r3, [pc, #80]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 80035b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80035b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	43db      	mvns	r3, r3
 80035ba:	693a      	ldr	r2, [r7, #16]
 80035bc:	4013      	ands	r3, r2
 80035be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d003      	beq.n	80035d4 <HAL_GPIO_Init+0x2b4>
        {
          temp |= iocurrent;
 80035cc:	693a      	ldr	r2, [r7, #16]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	4313      	orrs	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80035d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003600 <HAL_GPIO_Init+0x2e0>)
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80035dc:	697b      	ldr	r3, [r7, #20]
 80035de:	3301      	adds	r3, #1
 80035e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	fa22 f303 	lsr.w	r3, r2, r3
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	f47f ae9f 	bne.w	8003330 <HAL_GPIO_Init+0x10>
  }
}
 80035f2:	bf00      	nop
 80035f4:	bf00      	nop
 80035f6:	371c      	adds	r7, #28
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	4002f400 	.word	0x4002f400
 8003604:	42020000 	.word	0x42020000
 8003608:	42020400 	.word	0x42020400
 800360c:	42020800 	.word	0x42020800
 8003610:	42020c00 	.word	0x42020c00
 8003614:	42021000 	.word	0x42021000
 8003618:	42021400 	.word	0x42021400
 800361c:	42021800 	.word	0x42021800

08003620 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	460b      	mov	r3, r1
 800362a:	807b      	strh	r3, [r7, #2]
 800362c:	4613      	mov	r3, r2
 800362e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003630:	787b      	ldrb	r3, [r7, #1]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003636:	887a      	ldrh	r2, [r7, #2]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800363c:	e002      	b.n	8003644 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800363e:	887a      	ldrh	r2, [r7, #2]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003644:	bf00      	nop
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
 8003656:	4603      	mov	r3, r0
 8003658:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 800365a:	4b0f      	ldr	r3, [pc, #60]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	88fb      	ldrh	r3, [r7, #6]
 8003660:	4013      	ands	r3, r2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d006      	beq.n	8003674 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8003666:	4a0c      	ldr	r2, [pc, #48]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003668:	88fb      	ldrh	r3, [r7, #6]
 800366a:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 800366c:	88fb      	ldrh	r3, [r7, #6]
 800366e:	4618      	mov	r0, r3
 8003670:	f7fd fcf0 	bl	8001054 <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8003674:	4b08      	ldr	r3, [pc, #32]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003676:	691a      	ldr	r2, [r3, #16]
 8003678:	88fb      	ldrh	r3, [r7, #6]
 800367a:	4013      	ands	r3, r2
 800367c:	2b00      	cmp	r3, #0
 800367e:	d006      	beq.n	800368e <HAL_GPIO_EXTI_IRQHandler+0x3e>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 8003680:	4a05      	ldr	r2, [pc, #20]	@ (8003698 <HAL_GPIO_EXTI_IRQHandler+0x48>)
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	6113      	str	r3, [r2, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8003686:	88fb      	ldrh	r3, [r7, #6]
 8003688:	4618      	mov	r0, r3
 800368a:	f7fd fcb1 	bl	8000ff0 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 800368e:	bf00      	nop
 8003690:	3708      	adds	r7, #8
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}
 8003696:	bf00      	nop
 8003698:	4002f400 	.word	0x4002f400

0800369c <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 800369c:	b480      	push	{r7}
 800369e:	b085      	sub	sp, #20
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80036a8:	4b0b      	ldr	r3, [pc, #44]	@ (80036d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0301 	and.w	r3, r3, #1
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d002      	beq.n	80036ba <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	73fb      	strb	r3, [r7, #15]
 80036b8:	e007      	b.n	80036ca <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80036ba:	4b07      	ldr	r3, [pc, #28]	@ (80036d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f023 0204 	bic.w	r2, r3, #4
 80036c2:	4905      	ldr	r1, [pc, #20]	@ (80036d8 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4313      	orrs	r3, r2
 80036c8:	600b      	str	r3, [r1, #0]
  }

  return status;
 80036ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr
 80036d8:	40030400 	.word	0x40030400

080036dc <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80036e0:	4b05      	ldr	r3, [pc, #20]	@ (80036f8 <HAL_ICACHE_Enable+0x1c>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a04      	ldr	r2, [pc, #16]	@ (80036f8 <HAL_ICACHE_Enable+0x1c>)
 80036e6:	f043 0301 	orr.w	r3, r3, #1
 80036ea:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80036ec:	2300      	movs	r3, #0
}
 80036ee:	4618      	mov	r0, r3
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	40030400 	.word	0x40030400

080036fc <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE0, PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036fc:	b480      	push	{r7}
 80036fe:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8003700:	4b04      	ldr	r3, [pc, #16]	@ (8003714 <HAL_PWREx_GetVoltageRange+0x18>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40007000 	.word	0x40007000

08003718 <HAL_PWREx_ControlVoltageScaling>:
  * @note  The VOS shall NOT be changed in LP Mode of if LP mode is asked.
  * @note  The function shall not be called in Low-power run mode (meaningless and misleading).
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  uint32_t vos_old = READ_BIT(PWR->CR1, PWR_CR1_VOS);
 8003720:	4b27      	ldr	r3, [pc, #156]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003728:	60bb      	str	r3, [r7, #8]

  /* VOS shall not be changed in LP Mode            */
  /* or if LP Mode is asked but not yet established */
  if (HAL_PWREx_SMPS_GetEffectiveMode() == PWR_SMPS_LOW_POWER)
 800372a:	f000 f871 	bl	8003810 <HAL_PWREx_SMPS_GetEffectiveMode>
 800372e:	4603      	mov	r3, r0
 8003730:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003734:	d101      	bne.n	800373a <HAL_PWREx_ControlVoltageScaling+0x22>
  {
    return HAL_ERROR;
 8003736:	2301      	movs	r3, #1
 8003738:	e03e      	b.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }
  if (READ_BIT(PWR->CR4, PWR_CR4_SMPSLPEN) == PWR_CR4_SMPSLPEN)
 800373a:	4b21      	ldr	r3, [pc, #132]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800373c:	68db      	ldr	r3, [r3, #12]
 800373e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003742:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003746:	d101      	bne.n	800374c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e035      	b.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800374c:	68ba      	ldr	r2, [r7, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	429a      	cmp	r2, r3
 8003752:	d101      	bne.n	8003758 <HAL_PWREx_ControlVoltageScaling+0x40>
  {
    return HAL_OK;
 8003754:	2300      	movs	r3, #0
 8003756:	e02f      	b.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8003758:	4b19      	ldr	r3, [pc, #100]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8003760:	4917      	ldr	r1, [pc, #92]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	4313      	orrs	r3, r2
 8003766:	600b      	str	r3, [r1, #0]

  /* Wait until VOSF is cleared */
  /* and at least one iteration loop */
  wait_loop_index = ((PWR_VOSF_SETTING_DELAY_VALUE * (SystemCoreClock / 100000U)) / 10U) + 1U;
 8003768:	4b16      	ldr	r3, [pc, #88]	@ (80037c4 <HAL_PWREx_ControlVoltageScaling+0xac>)
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	095b      	lsrs	r3, r3, #5
 800376e:	4a16      	ldr	r2, [pc, #88]	@ (80037c8 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8003770:	fba2 2303 	umull	r2, r3, r2, r3
 8003774:	09db      	lsrs	r3, r3, #7
 8003776:	2232      	movs	r2, #50	@ 0x32
 8003778:	fb02 f303 	mul.w	r3, r2, r3
 800377c:	4a13      	ldr	r2, [pc, #76]	@ (80037cc <HAL_PWREx_ControlVoltageScaling+0xb4>)
 800377e:	fba2 2303 	umull	r2, r3, r2, r3
 8003782:	08db      	lsrs	r3, r3, #3
 8003784:	3301      	adds	r3, #1
 8003786:	60fb      	str	r3, [r7, #12]

  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003788:	e002      	b.n	8003790 <HAL_PWREx_ControlVoltageScaling+0x78>
  {
    wait_loop_index--;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	3b01      	subs	r3, #1
 800378e:	60fb      	str	r3, [r7, #12]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003790:	4b0b      	ldr	r3, [pc, #44]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003792:	695b      	ldr	r3, [r3, #20]
 8003794:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003798:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800379c:	d102      	bne.n	80037a4 <HAL_PWREx_ControlVoltageScaling+0x8c>
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d1f2      	bne.n	800378a <HAL_PWREx_ControlVoltageScaling+0x72>
  }

  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80037a4:	4b06      	ldr	r3, [pc, #24]	@ (80037c0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80037a6:	695b      	ldr	r3, [r3, #20]
 80037a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037b0:	d101      	bne.n	80037b6 <HAL_PWREx_ControlVoltageScaling+0x9e>
  {
    return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e000      	b.n	80037b8 <HAL_PWREx_ControlVoltageScaling+0xa0>
  }

  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}
 80037c0:	40007000 	.word	0x40007000
 80037c4:	20000000 	.word	0x20000000
 80037c8:	0a7c5ac5 	.word	0x0a7c5ac5
 80037cc:	cccccccd 	.word	0xcccccccd

080037d0 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80037d0:	b480      	push	{r7}
 80037d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80037d4:	4b05      	ldr	r3, [pc, #20]	@ (80037ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	4a04      	ldr	r2, [pc, #16]	@ (80037ec <HAL_PWREx_EnableVddIO2+0x1c>)
 80037da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037de:	6053      	str	r3, [r2, #4]
}
 80037e0:	bf00      	nop
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40007000 	.word	0x40007000

080037f0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80037f0:	b480      	push	{r7}
 80037f2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80037f4:	4b05      	ldr	r3, [pc, #20]	@ (800380c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	4a04      	ldr	r2, [pc, #16]	@ (800380c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80037fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037fe:	6093      	str	r3, [r2, #8]
}
 8003800:	bf00      	nop
 8003802:	46bd      	mov	sp, r7
 8003804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	40007000 	.word	0x40007000

08003810 <HAL_PWREx_SMPS_GetEffectiveMode>:
  *         @arg @ref PWR_SMPS_HIGH_POWER    SMPS step down converter in high-power mode (default)
  *         @arg @ref PWR_SMPS_LOW_POWER     SMPS step down converter in low-power mode
  *         @arg @ref PWR_SMPS_BYPASS        SMPS step down converter in bypass mode
  */
uint32_t HAL_PWREx_SMPS_GetEffectiveMode(void)
{
 8003810:	b480      	push	{r7}
 8003812:	b083      	sub	sp, #12
 8003814:	af00      	add	r7, sp, #0
  uint32_t mode;
  uint32_t pwr_sr1;

  pwr_sr1 = READ_REG(PWR->SR1);
 8003816:	4b0f      	ldr	r3, [pc, #60]	@ (8003854 <HAL_PWREx_SMPS_GetEffectiveMode+0x44>)
 8003818:	691b      	ldr	r3, [r3, #16]
 800381a:	603b      	str	r3, [r7, #0]
  if (READ_BIT(pwr_sr1, PWR_SR1_SMPSBYPRDY) != 0U)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d003      	beq.n	800382e <HAL_PWREx_SMPS_GetEffectiveMode+0x1e>
  {
    mode = PWR_SMPS_BYPASS;
 8003826:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800382a:	607b      	str	r3, [r7, #4]
 800382c:	e00a      	b.n	8003844 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else if (READ_BIT(pwr_sr1, PWR_SR1_SMPSHPRDY) == 0U)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003834:	2b00      	cmp	r3, #0
 8003836:	d103      	bne.n	8003840 <HAL_PWREx_SMPS_GetEffectiveMode+0x30>
  {
    mode = PWR_SMPS_LOW_POWER;
 8003838:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800383c:	607b      	str	r3, [r7, #4]
 800383e:	e001      	b.n	8003844 <HAL_PWREx_SMPS_GetEffectiveMode+0x34>
  }
  else
  {
    mode = PWR_SMPS_HIGH_POWER;
 8003840:	2300      	movs	r3, #0
 8003842:	607b      	str	r3, [r7, #4]
  }

  return mode;
 8003844:	687b      	ldr	r3, [r7, #4]
}
 8003846:	4618      	mov	r0, r3
 8003848:	370c      	adds	r7, #12
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	40007000 	.word	0x40007000

08003858 <HAL_RCC_OscConfig>:
  *         and is updated by this function in case of simple MSI range update when MSI
  *         used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b088      	sub	sp, #32
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d102      	bne.n	800386c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	f000 bcc2 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800386c:	4b99      	ldr	r3, [pc, #612]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 030c 	and.w	r3, r3, #12
 8003874:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003876:	4b97      	ldr	r3, [pc, #604]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	f003 0303 	and.w	r3, r3, #3
 800387e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	f000 80e9 	beq.w	8003a60 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d006      	beq.n	80038a2 <HAL_RCC_OscConfig+0x4a>
 8003894:	69bb      	ldr	r3, [r7, #24]
 8003896:	2b0c      	cmp	r3, #12
 8003898:	f040 8083 	bne.w	80039a2 <HAL_RCC_OscConfig+0x14a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d17f      	bne.n	80039a2 <HAL_RCC_OscConfig+0x14a>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038a2:	4b8c      	ldr	r3, [pc, #560]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0302 	and.w	r3, r3, #2
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d006      	beq.n	80038bc <HAL_RCC_OscConfig+0x64>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69db      	ldr	r3, [r3, #28]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d102      	bne.n	80038bc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	f000 bc9a 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80038c0:	4b84      	ldr	r3, [pc, #528]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f003 0308 	and.w	r3, r3, #8
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <HAL_RCC_OscConfig+0x7e>
 80038cc:	4b81      	ldr	r3, [pc, #516]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038d4:	e005      	b.n	80038e2 <HAL_RCC_OscConfig+0x8a>
 80038d6:	4b7f      	ldr	r3, [pc, #508]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80038d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038dc:	091b      	lsrs	r3, r3, #4
 80038de:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038e2:	4293      	cmp	r3, r2
 80038e4:	d224      	bcs.n	8003930 <HAL_RCC_OscConfig+0xd8>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ea:	4618      	mov	r0, r3
 80038ec:	f000 fe9c 	bl	8004628 <RCC_SetFlashLatencyFromMSIRange>
 80038f0:	4603      	mov	r3, r0
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d002      	beq.n	80038fc <HAL_RCC_OscConfig+0xa4>
          {
            return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	f000 bc7a 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80038fc:	4b75      	ldr	r3, [pc, #468]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a74      	ldr	r2, [pc, #464]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003902:	f043 0308 	orr.w	r3, r3, #8
 8003906:	6013      	str	r3, [r2, #0]
 8003908:	4b72      	ldr	r3, [pc, #456]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003914:	496f      	ldr	r1, [pc, #444]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003916:	4313      	orrs	r3, r2
 8003918:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800391a:	4b6e      	ldr	r3, [pc, #440]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6a1b      	ldr	r3, [r3, #32]
 8003926:	021b      	lsls	r3, r3, #8
 8003928:	496a      	ldr	r1, [pc, #424]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800392a:	4313      	orrs	r3, r2
 800392c:	604b      	str	r3, [r1, #4]
 800392e:	e026      	b.n	800397e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003930:	4b68      	ldr	r3, [pc, #416]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a67      	ldr	r2, [pc, #412]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003936:	f043 0308 	orr.w	r3, r3, #8
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b65      	ldr	r3, [pc, #404]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003948:	4962      	ldr	r1, [pc, #392]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800394a:	4313      	orrs	r3, r2
 800394c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800394e:	4b61      	ldr	r3, [pc, #388]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	021b      	lsls	r3, r3, #8
 800395c:	495d      	ldr	r1, [pc, #372]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 800395e:	4313      	orrs	r3, r2
 8003960:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d10a      	bne.n	800397e <HAL_RCC_OscConfig+0x126>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396c:	4618      	mov	r0, r3
 800396e:	f000 fe5b 	bl	8004628 <RCC_SetFlashLatencyFromMSIRange>
 8003972:	4603      	mov	r3, r0
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	f000 bc39 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800397e:	f000 fe17 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 8003982:	4603      	mov	r3, r0
 8003984:	4a54      	ldr	r2, [pc, #336]	@ (8003ad8 <HAL_RCC_OscConfig+0x280>)
 8003986:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003988:	4b54      	ldr	r3, [pc, #336]	@ (8003adc <HAL_RCC_OscConfig+0x284>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4618      	mov	r0, r3
 800398e:	f7fd fec3 	bl	8001718 <HAL_InitTick>
 8003992:	4603      	mov	r3, r0
 8003994:	73fb      	strb	r3, [r7, #15]
        if (status != HAL_OK)
 8003996:	7bfb      	ldrb	r3, [r7, #15]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d060      	beq.n	8003a5e <HAL_RCC_OscConfig+0x206>
        {
          return status;
 800399c:	7bfb      	ldrb	r3, [r7, #15]
 800399e:	f000 bc27 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	69db      	ldr	r3, [r3, #28]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d039      	beq.n	8003a1e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80039aa:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a49      	ldr	r2, [pc, #292]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039b0:	f043 0301 	orr.w	r3, r3, #1
 80039b4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80039b6:	f7fd feff 	bl	80017b8 <HAL_GetTick>
 80039ba:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039bc:	e00f      	b.n	80039de <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80039be:	f7fd fefb 	bl	80017b8 <HAL_GetTick>
 80039c2:	4602      	mov	r2, r0
 80039c4:	693b      	ldr	r3, [r7, #16]
 80039c6:	1ad3      	subs	r3, r2, r3
 80039c8:	2b02      	cmp	r3, #2
 80039ca:	d908      	bls.n	80039de <HAL_RCC_OscConfig+0x186>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039cc:	4b41      	ldr	r3, [pc, #260]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f003 0302 	and.w	r3, r3, #2
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d102      	bne.n	80039de <HAL_RCC_OscConfig+0x186>
            {
              return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	f000 bc09 	b.w	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80039de:	4b3d      	ldr	r3, [pc, #244]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0302 	and.w	r3, r3, #2
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d0e9      	beq.n	80039be <HAL_RCC_OscConfig+0x166>
            }
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80039ea:	4b3a      	ldr	r3, [pc, #232]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a39      	ldr	r2, [pc, #228]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039f0:	f043 0308 	orr.w	r3, r3, #8
 80039f4:	6013      	str	r3, [r2, #0]
 80039f6:	4b37      	ldr	r3, [pc, #220]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a02:	4934      	ldr	r1, [pc, #208]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a04:	4313      	orrs	r3, r2
 8003a06:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a08:	4b32      	ldr	r3, [pc, #200]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6a1b      	ldr	r3, [r3, #32]
 8003a14:	021b      	lsls	r3, r3, #8
 8003a16:	492f      	ldr	r1, [pc, #188]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	604b      	str	r3, [r1, #4]
 8003a1c:	e020      	b.n	8003a60 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a1e:	4b2d      	ldr	r3, [pc, #180]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a2c      	ldr	r2, [pc, #176]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a24:	f023 0301 	bic.w	r3, r3, #1
 8003a28:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a2a:	f7fd fec5 	bl	80017b8 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a30:	e00e      	b.n	8003a50 <HAL_RCC_OscConfig+0x1f8>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a32:	f7fd fec1 	bl	80017b8 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d907      	bls.n	8003a50 <HAL_RCC_OscConfig+0x1f8>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a40:	4b24      	ldr	r3, [pc, #144]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0302 	and.w	r3, r3, #2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d001      	beq.n	8003a50 <HAL_RCC_OscConfig+0x1f8>
            {
              return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e3cf      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a50:	4b20      	ldr	r3, [pc, #128]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0302 	and.w	r3, r3, #2
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1ea      	bne.n	8003a32 <HAL_RCC_OscConfig+0x1da>
 8003a5c:	e000      	b.n	8003a60 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0301 	and.w	r3, r3, #1
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d07e      	beq.n	8003b6a <HAL_RCC_OscConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	2b08      	cmp	r3, #8
 8003a70:	d005      	beq.n	8003a7e <HAL_RCC_OscConfig+0x226>
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	2b0c      	cmp	r3, #12
 8003a76:	d10e      	bne.n	8003a96 <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2b03      	cmp	r3, #3
 8003a7c:	d10b      	bne.n	8003a96 <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a7e:	4b15      	ldr	r3, [pc, #84]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d06e      	beq.n	8003b68 <HAL_RCC_OscConfig+0x310>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	685b      	ldr	r3, [r3, #4]
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d16a      	bne.n	8003b68 <HAL_RCC_OscConfig+0x310>
      {
        return HAL_ERROR;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e3ac      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a9e:	d106      	bne.n	8003aae <HAL_RCC_OscConfig+0x256>
 8003aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003aa6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aaa:	6013      	str	r3, [r2, #0]
 8003aac:	e024      	b.n	8003af8 <HAL_RCC_OscConfig+0x2a0>
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685b      	ldr	r3, [r3, #4]
 8003ab2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003ab6:	d113      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x288>
 8003ab8:	4b06      	ldr	r3, [pc, #24]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	4a05      	ldr	r2, [pc, #20]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003abe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003ac2:	6013      	str	r3, [r2, #0]
 8003ac4:	4b03      	ldr	r3, [pc, #12]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a02      	ldr	r2, [pc, #8]	@ (8003ad4 <HAL_RCC_OscConfig+0x27c>)
 8003aca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ace:	6013      	str	r3, [r2, #0]
 8003ad0:	e012      	b.n	8003af8 <HAL_RCC_OscConfig+0x2a0>
 8003ad2:	bf00      	nop
 8003ad4:	40021000 	.word	0x40021000
 8003ad8:	20000000 	.word	0x20000000
 8003adc:	20000004 	.word	0x20000004
 8003ae0:	4b8b      	ldr	r3, [pc, #556]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a8a      	ldr	r2, [pc, #552]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003ae6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003aea:	6013      	str	r3, [r2, #0]
 8003aec:	4b88      	ldr	r3, [pc, #544]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4a87      	ldr	r2, [pc, #540]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003af2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003af6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d019      	beq.n	8003b34 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b00:	f7fd fe5a 	bl	80017b8 <HAL_GetTick>
 8003b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b06:	e00e      	b.n	8003b26 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b08:	f7fd fe56 	bl	80017b8 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	2b64      	cmp	r3, #100	@ 0x64
 8003b14:	d907      	bls.n	8003b26 <HAL_RCC_OscConfig+0x2ce>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b16:	4b7e      	ldr	r3, [pc, #504]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d101      	bne.n	8003b26 <HAL_RCC_OscConfig+0x2ce>
            {
              return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e364      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b26:	4b7a      	ldr	r3, [pc, #488]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0ea      	beq.n	8003b08 <HAL_RCC_OscConfig+0x2b0>
 8003b32:	e01a      	b.n	8003b6a <HAL_RCC_OscConfig+0x312>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b34:	f7fd fe40 	bl	80017b8 <HAL_GetTick>
 8003b38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b3a:	e00e      	b.n	8003b5a <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b3c:	f7fd fe3c 	bl	80017b8 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b64      	cmp	r3, #100	@ 0x64
 8003b48:	d907      	bls.n	8003b5a <HAL_RCC_OscConfig+0x302>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b4a:	4b71      	ldr	r3, [pc, #452]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d001      	beq.n	8003b5a <HAL_RCC_OscConfig+0x302>
            {
              return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e34a      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b5a:	4b6d      	ldr	r3, [pc, #436]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d1ea      	bne.n	8003b3c <HAL_RCC_OscConfig+0x2e4>
 8003b66:	e000      	b.n	8003b6a <HAL_RCC_OscConfig+0x312>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d06c      	beq.n	8003c50 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003b76:	69bb      	ldr	r3, [r7, #24]
 8003b78:	2b04      	cmp	r3, #4
 8003b7a:	d005      	beq.n	8003b88 <HAL_RCC_OscConfig+0x330>
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	2b0c      	cmp	r3, #12
 8003b80:	d119      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x35e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d116      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x35e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003b88:	4b61      	ldr	r3, [pc, #388]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d005      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x348>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	68db      	ldr	r3, [r3, #12]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d101      	bne.n	8003ba0 <HAL_RCC_OscConfig+0x348>
      {
        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e327      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ba0:	4b5b      	ldr	r3, [pc, #364]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	691b      	ldr	r3, [r3, #16]
 8003bac:	061b      	lsls	r3, r3, #24
 8003bae:	4958      	ldr	r1, [pc, #352]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	604b      	str	r3, [r1, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bb4:	e04c      	b.n	8003c50 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d029      	beq.n	8003c12 <HAL_RCC_OscConfig+0x3ba>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bbe:	4b54      	ldr	r3, [pc, #336]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4a53      	ldr	r2, [pc, #332]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003bc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bca:	f7fd fdf5 	bl	80017b8 <HAL_GetTick>
 8003bce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bd0:	e00e      	b.n	8003bf0 <HAL_RCC_OscConfig+0x398>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bd2:	f7fd fdf1 	bl	80017b8 <HAL_GetTick>
 8003bd6:	4602      	mov	r2, r0
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	1ad3      	subs	r3, r2, r3
 8003bdc:	2b02      	cmp	r3, #2
 8003bde:	d907      	bls.n	8003bf0 <HAL_RCC_OscConfig+0x398>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003be0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x398>
            {
              return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e2ff      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bf0:	4b47      	ldr	r3, [pc, #284]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d0ea      	beq.n	8003bd2 <HAL_RCC_OscConfig+0x37a>
            }
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bfc:	4b44      	ldr	r3, [pc, #272]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	061b      	lsls	r3, r3, #24
 8003c0a:	4941      	ldr	r1, [pc, #260]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	604b      	str	r3, [r1, #4]
 8003c10:	e01e      	b.n	8003c50 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c12:	4b3f      	ldr	r3, [pc, #252]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4a3e      	ldr	r2, [pc, #248]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c1e:	f7fd fdcb 	bl	80017b8 <HAL_GetTick>
 8003c22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c24:	e00e      	b.n	8003c44 <HAL_RCC_OscConfig+0x3ec>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c26:	f7fd fdc7 	bl	80017b8 <HAL_GetTick>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	1ad3      	subs	r3, r2, r3
 8003c30:	2b02      	cmp	r3, #2
 8003c32:	d907      	bls.n	8003c44 <HAL_RCC_OscConfig+0x3ec>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c34:	4b36      	ldr	r3, [pc, #216]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_OscConfig+0x3ec>
            {
              return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e2d5      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c44:	4b32      	ldr	r3, [pc, #200]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1ea      	bne.n	8003c26 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d062      	beq.n	8003d22 <HAL_RCC_OscConfig+0x4ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	695b      	ldr	r3, [r3, #20]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d038      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x47e>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	699b      	ldr	r3, [r3, #24]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d108      	bne.n	8003c7e <HAL_RCC_OscConfig+0x426>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003c6c:	4b28      	ldr	r3, [pc, #160]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c72:	4a27      	ldr	r2, [pc, #156]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c74:	f023 0310 	bic.w	r3, r3, #16
 8003c78:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003c7c:	e007      	b.n	8003c8e <HAL_RCC_OscConfig+0x436>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPRE);
 8003c7e:	4b24      	ldr	r3, [pc, #144]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c80:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c84:	4a22      	ldr	r2, [pc, #136]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c86:	f043 0310 	orr.w	r3, r3, #16
 8003c8a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c8e:	4b20      	ldr	r3, [pc, #128]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c94:	4a1e      	ldr	r2, [pc, #120]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003c96:	f043 0301 	orr.w	r3, r3, #1
 8003c9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c9e:	f7fd fd8b 	bl	80017b8 <HAL_GetTick>
 8003ca2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ca4:	e00f      	b.n	8003cc6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ca6:	f7fd fd87 	bl	80017b8 <HAL_GetTick>
 8003caa:	4602      	mov	r2, r0
 8003cac:	693b      	ldr	r3, [r7, #16]
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	2b07      	cmp	r3, #7
 8003cb2:	d908      	bls.n	8003cc6 <HAL_RCC_OscConfig+0x46e>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cb4:	4b16      	ldr	r3, [pc, #88]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x46e>
          {
            return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e294      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003cc6:	4b12      	ldr	r3, [pc, #72]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d0e8      	beq.n	8003ca6 <HAL_RCC_OscConfig+0x44e>
 8003cd4:	e025      	b.n	8003d22 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003cd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003cde:	f023 0301 	bic.w	r3, r3, #1
 8003ce2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ce6:	f7fd fd67 	bl	80017b8 <HAL_GetTick>
 8003cea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cec:	e012      	b.n	8003d14 <HAL_RCC_OscConfig+0x4bc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cee:	f7fd fd63 	bl	80017b8 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	693b      	ldr	r3, [r7, #16]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	2b07      	cmp	r3, #7
 8003cfa:	d90b      	bls.n	8003d14 <HAL_RCC_OscConfig+0x4bc>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cfc:	4b04      	ldr	r3, [pc, #16]	@ (8003d10 <HAL_RCC_OscConfig+0x4b8>)
 8003cfe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d02:	f003 0302 	and.w	r3, r3, #2
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d004      	beq.n	8003d14 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8003d0a:	2303      	movs	r3, #3
 8003d0c:	e270      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
 8003d0e:	bf00      	nop
 8003d10:	40021000 	.word	0x40021000
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003d14:	4ba8      	ldr	r3, [pc, #672]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003d16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d1e5      	bne.n	8003cee <HAL_RCC_OscConfig+0x496>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0304 	and.w	r3, r3, #4
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	f000 812d 	beq.w	8003f8a <HAL_RCC_OscConfig+0x732>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d30:	2300      	movs	r3, #0
 8003d32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003d34:	4ba0      	ldr	r3, [pc, #640]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003d36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d10d      	bne.n	8003d5c <HAL_RCC_OscConfig+0x504>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d40:	4b9d      	ldr	r3, [pc, #628]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d44:	4a9c      	ldr	r2, [pc, #624]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003d46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d4c:	4b9a      	ldr	r3, [pc, #616]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d54:	60bb      	str	r3, [r7, #8]
 8003d56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d5c:	4b97      	ldr	r3, [pc, #604]	@ (8003fbc <HAL_RCC_OscConfig+0x764>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d11e      	bne.n	8003da6 <HAL_RCC_OscConfig+0x54e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d68:	4b94      	ldr	r3, [pc, #592]	@ (8003fbc <HAL_RCC_OscConfig+0x764>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a93      	ldr	r2, [pc, #588]	@ (8003fbc <HAL_RCC_OscConfig+0x764>)
 8003d6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d74:	f7fd fd20 	bl	80017b8 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d7a:	e00e      	b.n	8003d9a <HAL_RCC_OscConfig+0x542>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d7c:	f7fd fd1c 	bl	80017b8 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d907      	bls.n	8003d9a <HAL_RCC_OscConfig+0x542>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d8a:	4b8c      	ldr	r3, [pc, #560]	@ (8003fbc <HAL_RCC_OscConfig+0x764>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d101      	bne.n	8003d9a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003d96:	2303      	movs	r3, #3
 8003d98:	e22a      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d9a:	4b88      	ldr	r3, [pc, #544]	@ (8003fbc <HAL_RCC_OscConfig+0x764>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d0ea      	beq.n	8003d7c <HAL_RCC_OscConfig+0x524>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d01f      	beq.n	8003df2 <HAL_RCC_OscConfig+0x59a>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 0304 	and.w	r3, r3, #4
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d010      	beq.n	8003de0 <HAL_RCC_OscConfig+0x588>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003dbe:	4b7e      	ldr	r3, [pc, #504]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc4:	4a7c      	ldr	r2, [pc, #496]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003dc6:	f043 0304 	orr.w	r3, r3, #4
 8003dca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003dce:	4b7a      	ldr	r3, [pc, #488]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd4:	4a78      	ldr	r2, [pc, #480]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003dd6:	f043 0301 	orr.w	r3, r3, #1
 8003dda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dde:	e018      	b.n	8003e12 <HAL_RCC_OscConfig+0x5ba>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003de0:	4b75      	ldr	r3, [pc, #468]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003de6:	4a74      	ldr	r2, [pc, #464]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003de8:	f043 0301 	orr.w	r3, r3, #1
 8003dec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003df0:	e00f      	b.n	8003e12 <HAL_RCC_OscConfig+0x5ba>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8003df2:	4b71      	ldr	r3, [pc, #452]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df8:	4a6f      	ldr	r2, [pc, #444]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003dfa:	f023 0301 	bic.w	r3, r3, #1
 8003dfe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8003e02:	4b6d      	ldr	r3, [pc, #436]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e08:	4a6b      	ldr	r2, [pc, #428]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e0a:	f023 0304 	bic.w	r3, r3, #4
 8003e0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d068      	beq.n	8003eec <HAL_RCC_OscConfig+0x694>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e1a:	f7fd fccd 	bl	80017b8 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e20:	e011      	b.n	8003e46 <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e22:	f7fd fcc9 	bl	80017b8 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d908      	bls.n	8003e46 <HAL_RCC_OscConfig+0x5ee>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e34:	4b60      	ldr	r3, [pc, #384]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e3a:	f003 0302 	and.w	r3, r3, #2
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d101      	bne.n	8003e46 <HAL_RCC_OscConfig+0x5ee>
          {
            return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e1d4      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003e46:	4b5c      	ldr	r3, [pc, #368]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0e6      	beq.n	8003e22 <HAL_RCC_OscConfig+0x5ca>
          }
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d022      	beq.n	8003ea6 <HAL_RCC_OscConfig+0x64e>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003e60:	4b55      	ldr	r3, [pc, #340]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e66:	4a54      	ldr	r2, [pc, #336]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003e70:	e011      	b.n	8003e96 <HAL_RCC_OscConfig+0x63e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e72:	f7fd fca1 	bl	80017b8 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d908      	bls.n	8003e96 <HAL_RCC_OscConfig+0x63e>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003e84:	4b4c      	ldr	r3, [pc, #304]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e8a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d101      	bne.n	8003e96 <HAL_RCC_OscConfig+0x63e>
            {
              return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e1ac      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003e96:	4b48      	ldr	r3, [pc, #288]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003e98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d0e6      	beq.n	8003e72 <HAL_RCC_OscConfig+0x61a>
 8003ea4:	e068      	b.n	8003f78 <HAL_RCC_OscConfig+0x720>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003ea6:	4b44      	ldr	r3, [pc, #272]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003eac:	4a42      	ldr	r2, [pc, #264]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003eae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003eb2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003eb6:	e011      	b.n	8003edc <HAL_RCC_OscConfig+0x684>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003eb8:	f7fd fc7e 	bl	80017b8 <HAL_GetTick>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	693b      	ldr	r3, [r7, #16]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d908      	bls.n	8003edc <HAL_RCC_OscConfig+0x684>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003eca:	4b3b      	ldr	r3, [pc, #236]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003ecc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ed0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d001      	beq.n	8003edc <HAL_RCC_OscConfig+0x684>
            {
              return HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	e189      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003edc:	4b36      	ldr	r3, [pc, #216]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003ede:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ee2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d1e6      	bne.n	8003eb8 <HAL_RCC_OscConfig+0x660>
 8003eea:	e045      	b.n	8003f78 <HAL_RCC_OscConfig+0x720>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eec:	f7fd fc64 	bl	80017b8 <HAL_GetTick>
 8003ef0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003ef2:	e011      	b.n	8003f18 <HAL_RCC_OscConfig+0x6c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef4:	f7fd fc60 	bl	80017b8 <HAL_GetTick>
 8003ef8:	4602      	mov	r2, r0
 8003efa:	693b      	ldr	r3, [r7, #16]
 8003efc:	1ad3      	subs	r3, r2, r3
 8003efe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f02:	4293      	cmp	r3, r2
 8003f04:	d908      	bls.n	8003f18 <HAL_RCC_OscConfig+0x6c0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f06:	4b2c      	ldr	r3, [pc, #176]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d001      	beq.n	8003f18 <HAL_RCC_OscConfig+0x6c0>
          {
            return HAL_TIMEOUT;
 8003f14:	2303      	movs	r3, #3
 8003f16:	e16b      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003f18:	4b27      	ldr	r3, [pc, #156]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f1e:	f003 0302 	and.w	r3, r3, #2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1e6      	bne.n	8003ef4 <HAL_RCC_OscConfig+0x69c>
          }
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8003f26:	4b24      	ldr	r3, [pc, #144]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d021      	beq.n	8003f78 <HAL_RCC_OscConfig+0x720>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003f34:	4b20      	ldr	r3, [pc, #128]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f3a:	4a1f      	ldr	r2, [pc, #124]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003f44:	e011      	b.n	8003f6a <HAL_RCC_OscConfig+0x712>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f46:	f7fd fc37 	bl	80017b8 <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d908      	bls.n	8003f6a <HAL_RCC_OscConfig+0x712>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003f58:	4b17      	ldr	r3, [pc, #92]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_RCC_OscConfig+0x712>
            {
              return HAL_TIMEOUT;
 8003f66:	2303      	movs	r3, #3
 8003f68:	e142      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003f6a:	4b13      	ldr	r3, [pc, #76]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003f70:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d1e6      	bne.n	8003f46 <HAL_RCC_OscConfig+0x6ee>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f78:	7ffb      	ldrb	r3, [r7, #31]
 8003f7a:	2b01      	cmp	r3, #1
 8003f7c:	d105      	bne.n	8003f8a <HAL_RCC_OscConfig+0x732>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f82:	4a0d      	ldr	r2, [pc, #52]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003f84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f88:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d04f      	beq.n	8004036 <HAL_RCC_OscConfig+0x7de>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d028      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x798>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003f9e:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003fa0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fa4:	4a04      	ldr	r2, [pc, #16]	@ (8003fb8 <HAL_RCC_OscConfig+0x760>)
 8003fa6:	f043 0301 	orr.w	r3, r3, #1
 8003faa:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fae:	f7fd fc03 	bl	80017b8 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fb4:	e014      	b.n	8003fe0 <HAL_RCC_OscConfig+0x788>
 8003fb6:	bf00      	nop
 8003fb8:	40021000 	.word	0x40021000
 8003fbc:	40007000 	.word	0x40007000
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003fc0:	f7fd fbfa 	bl	80017b8 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	d908      	bls.n	8003fe0 <HAL_RCC_OscConfig+0x788>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fce:	4b8a      	ldr	r3, [pc, #552]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8003fd0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e107      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003fe0:	4b85      	ldr	r3, [pc, #532]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8003fe2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0e8      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x768>
 8003fee:	e022      	b.n	8004036 <HAL_RCC_OscConfig+0x7de>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003ff0:	4b81      	ldr	r3, [pc, #516]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8003ff2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ff6:	4a80      	ldr	r2, [pc, #512]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8003ff8:	f023 0301 	bic.w	r3, r3, #1
 8003ffc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004000:	f7fd fbda 	bl	80017b8 <HAL_GetTick>
 8004004:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004006:	e00f      	b.n	8004028 <HAL_RCC_OscConfig+0x7d0>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004008:	f7fd fbd6 	bl	80017b8 <HAL_GetTick>
 800400c:	4602      	mov	r2, r0
 800400e:	693b      	ldr	r3, [r7, #16]
 8004010:	1ad3      	subs	r3, r2, r3
 8004012:	2b02      	cmp	r3, #2
 8004014:	d908      	bls.n	8004028 <HAL_RCC_OscConfig+0x7d0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004016:	4b78      	ldr	r3, [pc, #480]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004018:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800401c:	f003 0302 	and.w	r3, r3, #2
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <HAL_RCC_OscConfig+0x7d0>
          {
            return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e0e3      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004028:	4b73      	ldr	r3, [pc, #460]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800402a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1e8      	bne.n	8004008 <HAL_RCC_OscConfig+0x7b0>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800403a:	2b00      	cmp	r3, #0
 800403c:	f000 80d7 	beq.w	80041ee <HAL_RCC_OscConfig+0x996>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004040:	4b6d      	ldr	r3, [pc, #436]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004042:	689b      	ldr	r3, [r3, #8]
 8004044:	f003 030c 	and.w	r3, r3, #12
 8004048:	2b0c      	cmp	r3, #12
 800404a:	f000 8091 	beq.w	8004170 <HAL_RCC_OscConfig+0x918>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004052:	2b02      	cmp	r3, #2
 8004054:	d166      	bne.n	8004124 <HAL_RCC_OscConfig+0x8cc>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004056:	4b68      	ldr	r3, [pc, #416]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	4a67      	ldr	r2, [pc, #412]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800405c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004060:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004062:	f7fd fba9 	bl	80017b8 <HAL_GetTick>
 8004066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004068:	e00e      	b.n	8004088 <HAL_RCC_OscConfig+0x830>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800406a:	f7fd fba5 	bl	80017b8 <HAL_GetTick>
 800406e:	4602      	mov	r2, r0
 8004070:	693b      	ldr	r3, [r7, #16]
 8004072:	1ad3      	subs	r3, r2, r3
 8004074:	2b02      	cmp	r3, #2
 8004076:	d907      	bls.n	8004088 <HAL_RCC_OscConfig+0x830>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004078:	4b5f      	ldr	r3, [pc, #380]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <HAL_RCC_OscConfig+0x830>
            {
              return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e0b3      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004088:	4b5b      	ldr	r3, [pc, #364]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1ea      	bne.n	800406a <HAL_RCC_OscConfig+0x812>
            }
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004094:	4b58      	ldr	r3, [pc, #352]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004096:	68da      	ldr	r2, [r3, #12]
 8004098:	4b58      	ldr	r3, [pc, #352]	@ (80041fc <HAL_RCC_OscConfig+0x9a4>)
 800409a:	4013      	ands	r3, r2
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80040a4:	3a01      	subs	r2, #1
 80040a6:	0112      	lsls	r2, r2, #4
 80040a8:	4311      	orrs	r1, r2
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80040ae:	0212      	lsls	r2, r2, #8
 80040b0:	4311      	orrs	r1, r2
 80040b2:	687a      	ldr	r2, [r7, #4]
 80040b4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80040b6:	0852      	lsrs	r2, r2, #1
 80040b8:	3a01      	subs	r2, #1
 80040ba:	0552      	lsls	r2, r2, #21
 80040bc:	4311      	orrs	r1, r2
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80040c2:	0852      	lsrs	r2, r2, #1
 80040c4:	3a01      	subs	r2, #1
 80040c6:	0652      	lsls	r2, r2, #25
 80040c8:	4311      	orrs	r1, r2
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80040ce:	06d2      	lsls	r2, r2, #27
 80040d0:	430a      	orrs	r2, r1
 80040d2:	4949      	ldr	r1, [pc, #292]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 80040d4:	4313      	orrs	r3, r2
 80040d6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040d8:	4b47      	ldr	r3, [pc, #284]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	4a46      	ldr	r2, [pc, #280]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 80040de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040e2:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80040e4:	4b44      	ldr	r3, [pc, #272]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	4a43      	ldr	r2, [pc, #268]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 80040ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80040ee:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f0:	f7fd fb62 	bl	80017b8 <HAL_GetTick>
 80040f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80040f6:	e00e      	b.n	8004116 <HAL_RCC_OscConfig+0x8be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040f8:	f7fd fb5e 	bl	80017b8 <HAL_GetTick>
 80040fc:	4602      	mov	r2, r0
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	1ad3      	subs	r3, r2, r3
 8004102:	2b02      	cmp	r3, #2
 8004104:	d907      	bls.n	8004116 <HAL_RCC_OscConfig+0x8be>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004106:	4b3c      	ldr	r3, [pc, #240]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <HAL_RCC_OscConfig+0x8be>
            {
              return HAL_TIMEOUT;
 8004112:	2303      	movs	r3, #3
 8004114:	e06c      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004116:	4b38      	ldr	r3, [pc, #224]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800411e:	2b00      	cmp	r3, #0
 8004120:	d0ea      	beq.n	80040f8 <HAL_RCC_OscConfig+0x8a0>
 8004122:	e064      	b.n	80041ee <HAL_RCC_OscConfig+0x996>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004124:	4b34      	ldr	r3, [pc, #208]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a33      	ldr	r2, [pc, #204]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800412a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800412e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004130:	f7fd fb42 	bl	80017b8 <HAL_GetTick>
 8004134:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004136:	e00e      	b.n	8004156 <HAL_RCC_OscConfig+0x8fe>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004138:	f7fd fb3e 	bl	80017b8 <HAL_GetTick>
 800413c:	4602      	mov	r2, r0
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	1ad3      	subs	r3, r2, r3
 8004142:	2b02      	cmp	r3, #2
 8004144:	d907      	bls.n	8004156 <HAL_RCC_OscConfig+0x8fe>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004146:	4b2c      	ldr	r3, [pc, #176]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <HAL_RCC_OscConfig+0x8fe>
            {
              return HAL_TIMEOUT;
 8004152:	2303      	movs	r3, #3
 8004154:	e04c      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004156:	4b28      	ldr	r3, [pc, #160]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1ea      	bne.n	8004138 <HAL_RCC_OscConfig+0x8e0>
            }
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004162:	4b25      	ldr	r3, [pc, #148]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004164:	68da      	ldr	r2, [r3, #12]
 8004166:	4924      	ldr	r1, [pc, #144]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 8004168:	4b25      	ldr	r3, [pc, #148]	@ (8004200 <HAL_RCC_OscConfig+0x9a8>)
 800416a:	4013      	ands	r3, r2
 800416c:	60cb      	str	r3, [r1, #12]
 800416e:	e03e      	b.n	80041ee <HAL_RCC_OscConfig+0x996>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_OFF)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004174:	2b01      	cmp	r3, #1
 8004176:	d101      	bne.n	800417c <HAL_RCC_OscConfig+0x924>
      {
        return HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	e039      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800417c:	4b1e      	ldr	r3, [pc, #120]	@ (80041f8 <HAL_RCC_OscConfig+0x9a0>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 0203 	and.w	r2, r3, #3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800418c:	429a      	cmp	r2, r3
 800418e:	d12c      	bne.n	80041ea <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800419a:	3b01      	subs	r3, #1
 800419c:	011b      	lsls	r3, r3, #4
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800419e:	429a      	cmp	r2, r3
 80041a0:	d123      	bne.n	80041ea <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041ac:	021b      	lsls	r3, r3, #8
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d11b      	bne.n	80041ea <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041bc:	06db      	lsls	r3, r3, #27
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80041be:	429a      	cmp	r2, r3
 80041c0:	d113      	bne.n	80041ea <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041cc:	085b      	lsrs	r3, r3, #1
 80041ce:	3b01      	subs	r3, #1
 80041d0:	055b      	lsls	r3, r3, #21
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d109      	bne.n	80041ea <HAL_RCC_OscConfig+0x992>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	3b01      	subs	r3, #1
 80041e4:	065b      	lsls	r3, r3, #25
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041e6:	429a      	cmp	r2, r3
 80041e8:	d001      	beq.n	80041ee <HAL_RCC_OscConfig+0x996>
        {
          return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e000      	b.n	80041f0 <HAL_RCC_OscConfig+0x998>
        }
      }
    }
  }

  return HAL_OK;
 80041ee:	2300      	movs	r3, #0
}
 80041f0:	4618      	mov	r0, r3
 80041f2:	3720      	adds	r7, #32
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}
 80041f8:	40021000 	.word	0x40021000
 80041fc:	019f800c 	.word	0x019f800c
 8004200:	feeefffc 	.word	0xfeeefffc

08004204 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b086      	sub	sp, #24
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
 800420c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e11c      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800421c:	4b90      	ldr	r3, [pc, #576]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f003 030f 	and.w	r3, r3, #15
 8004224:	683a      	ldr	r2, [r7, #0]
 8004226:	429a      	cmp	r2, r3
 8004228:	d910      	bls.n	800424c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800422a:	4b8d      	ldr	r3, [pc, #564]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f023 020f 	bic.w	r2, r3, #15
 8004232:	498b      	ldr	r1, [pc, #556]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	4313      	orrs	r3, r2
 8004238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800423a:	4b89      	ldr	r3, [pc, #548]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f003 030f 	and.w	r3, r3, #15
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	429a      	cmp	r2, r3
 8004246:	d001      	beq.n	800424c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004248:	2301      	movs	r3, #1
 800424a:	e104      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d010      	beq.n	800427a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689a      	ldr	r2, [r3, #8]
 800425c:	4b81      	ldr	r3, [pc, #516]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800425e:	689b      	ldr	r3, [r3, #8]
 8004260:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004264:	429a      	cmp	r2, r3
 8004266:	d908      	bls.n	800427a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004268:	4b7e      	ldr	r3, [pc, #504]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800426a:	689b      	ldr	r3, [r3, #8]
 800426c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	689b      	ldr	r3, [r3, #8]
 8004274:	497b      	ldr	r1, [pc, #492]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004276:	4313      	orrs	r3, r2
 8004278:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 8085 	beq.w	8004392 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b03      	cmp	r3, #3
 800428e:	d11f      	bne.n	80042d0 <HAL_RCC_ClockConfig+0xcc>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004290:	4b74      	ldr	r3, [pc, #464]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004298:	2b00      	cmp	r3, #0
 800429a:	d101      	bne.n	80042a0 <HAL_RCC_ClockConfig+0x9c>
      {
        return HAL_ERROR;
 800429c:	2301      	movs	r3, #1
 800429e:	e0da      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
      }

      /* Transition state management when selecting PLL as SYSCLK source and */
      /* target frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80042a0:	f000 fa26 	bl	80046f0 <RCC_GetSysClockFreqFromPLLSource>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if (pllfreq > 80000000U)
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	4a6f      	ldr	r2, [pc, #444]	@ (8004468 <HAL_RCC_ClockConfig+0x264>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d947      	bls.n	800433e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80042ae:	4b6d      	ldr	r3, [pc, #436]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d141      	bne.n	800433e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80042ba:	4b6a      	ldr	r3, [pc, #424]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80042c2:	4a68      	ldr	r2, [pc, #416]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80042c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80042ca:	2380      	movs	r3, #128	@ 0x80
 80042cc:	617b      	str	r3, [r7, #20]
 80042ce:	e036      	b.n	800433e <HAL_RCC_ClockConfig+0x13a>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d107      	bne.n	80042e8 <HAL_RCC_ClockConfig+0xe4>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80042d8:	4b62      	ldr	r3, [pc, #392]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d115      	bne.n	8004310 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e0b6      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d107      	bne.n	8004300 <HAL_RCC_ClockConfig+0xfc>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80042f0:	4b5c      	ldr	r3, [pc, #368]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	f003 0302 	and.w	r3, r3, #2
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d109      	bne.n	8004310 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 80042fc:	2301      	movs	r3, #1
 80042fe:	e0aa      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004300:	4b58      	ldr	r3, [pc, #352]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004308:	2b00      	cmp	r3, #0
 800430a:	d101      	bne.n	8004310 <HAL_RCC_ClockConfig+0x10c>
        {
          return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e0a2      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
        }
      }

      /* Transition state management when when going down from PLL used as */
      /* SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004310:	f000 f8b0 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8004314:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if (pllfreq > 80000000U)
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	4a53      	ldr	r2, [pc, #332]	@ (8004468 <HAL_RCC_ClockConfig+0x264>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d90f      	bls.n	800433e <HAL_RCC_ClockConfig+0x13a>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800431e:	4b51      	ldr	r3, [pc, #324]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d109      	bne.n	800433e <HAL_RCC_ClockConfig+0x13a>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800432a:	4b4e      	ldr	r3, [pc, #312]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004332:	4a4c      	ldr	r2, [pc, #304]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004334:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004338:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800433a:	2380      	movs	r3, #128	@ 0x80
 800433c:	617b      	str	r3, [r7, #20]
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800433e:	4b49      	ldr	r3, [pc, #292]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004340:	689b      	ldr	r3, [r3, #8]
 8004342:	f023 0203 	bic.w	r2, r3, #3
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	4946      	ldr	r1, [pc, #280]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800434c:	4313      	orrs	r3, r2
 800434e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004350:	f7fd fa32 	bl	80017b8 <HAL_GetTick>
 8004354:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004356:	e013      	b.n	8004380 <HAL_RCC_ClockConfig+0x17c>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004358:	f7fd fa2e 	bl	80017b8 <HAL_GetTick>
 800435c:	4602      	mov	r2, r0
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004366:	4293      	cmp	r3, r2
 8004368:	d90a      	bls.n	8004380 <HAL_RCC_ClockConfig+0x17c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800436a:	4b3e      	ldr	r3, [pc, #248]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800436c:	689b      	ldr	r3, [r3, #8]
 800436e:	f003 020c 	and.w	r2, r3, #12
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	009b      	lsls	r3, r3, #2
 8004378:	429a      	cmp	r2, r3
 800437a:	d001      	beq.n	8004380 <HAL_RCC_ClockConfig+0x17c>
        {
          return HAL_TIMEOUT;
 800437c:	2303      	movs	r3, #3
 800437e:	e06a      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004380:	4b38      	ldr	r3, [pc, #224]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 020c 	and.w	r2, r3, #12
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	009b      	lsls	r3, r3, #2
 800438e:	429a      	cmp	r2, r3
 8004390:	d1e2      	bne.n	8004358 <HAL_RCC_ClockConfig+0x154>
      }
    }
  }

  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b80      	cmp	r3, #128	@ 0x80
 8004396:	d105      	bne.n	80043a4 <HAL_RCC_ClockConfig+0x1a0>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004398:	4b32      	ldr	r3, [pc, #200]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	4a31      	ldr	r2, [pc, #196]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800439e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043a2:	6093      	str	r3, [r2, #8]
  }

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 0302 	and.w	r3, r3, #2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d010      	beq.n	80043d2 <HAL_RCC_ClockConfig+0x1ce>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	689a      	ldr	r2, [r3, #8]
 80043b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043bc:	429a      	cmp	r2, r3
 80043be:	d208      	bcs.n	80043d2 <HAL_RCC_ClockConfig+0x1ce>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043c0:	4b28      	ldr	r3, [pc, #160]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	4925      	ldr	r1, [pc, #148]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 80043ce:	4313      	orrs	r3, r2
 80043d0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80043d2:	4b23      	ldr	r3, [pc, #140]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 030f 	and.w	r3, r3, #15
 80043da:	683a      	ldr	r2, [r7, #0]
 80043dc:	429a      	cmp	r2, r3
 80043de:	d210      	bcs.n	8004402 <HAL_RCC_ClockConfig+0x1fe>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80043e0:	4b1f      	ldr	r3, [pc, #124]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f023 020f 	bic.w	r2, r3, #15
 80043e8:	491d      	ldr	r1, [pc, #116]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	4313      	orrs	r3, r2
 80043ee:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80043f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004460 <HAL_RCC_ClockConfig+0x25c>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 030f 	and.w	r3, r3, #15
 80043f8:	683a      	ldr	r2, [r7, #0]
 80043fa:	429a      	cmp	r2, r3
 80043fc:	d001      	beq.n	8004402 <HAL_RCC_ClockConfig+0x1fe>
    {
      return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e029      	b.n	8004456 <HAL_RCC_ClockConfig+0x252>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 0304 	and.w	r3, r3, #4
 800440a:	2b00      	cmp	r3, #0
 800440c:	d008      	beq.n	8004420 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800440e:	4b15      	ldr	r3, [pc, #84]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	68db      	ldr	r3, [r3, #12]
 800441a:	4912      	ldr	r1, [pc, #72]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800441c:	4313      	orrs	r3, r2
 800441e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f003 0308 	and.w	r3, r3, #8
 8004428:	2b00      	cmp	r3, #0
 800442a:	d009      	beq.n	8004440 <HAL_RCC_ClockConfig+0x23c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800442c:	4b0d      	ldr	r3, [pc, #52]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800442e:	689b      	ldr	r3, [r3, #8]
 8004430:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	490a      	ldr	r1, [pc, #40]	@ (8004464 <HAL_RCC_ClockConfig+0x260>)
 800443c:	4313      	orrs	r3, r2
 800443e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8004440:	f000 f8b6 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 8004444:	4603      	mov	r3, r0
 8004446:	4a09      	ldr	r2, [pc, #36]	@ (800446c <HAL_RCC_ClockConfig+0x268>)
 8004448:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800444a:	4b09      	ldr	r3, [pc, #36]	@ (8004470 <HAL_RCC_ClockConfig+0x26c>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f7fd f962 	bl	8001718 <HAL_InitTick>
 8004454:	4603      	mov	r3, r0
}
 8004456:	4618      	mov	r0, r3
 8004458:	3718      	adds	r7, #24
 800445a:	46bd      	mov	sp, r7
 800445c:	bd80      	pop	{r7, pc}
 800445e:	bf00      	nop
 8004460:	40022000 	.word	0x40022000
 8004464:	40021000 	.word	0x40021000
 8004468:	04c4b400 	.word	0x04c4b400
 800446c:	20000000 	.word	0x20000000
 8004470:	20000004 	.word	0x20000004

08004474 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004474:	b480      	push	{r7}
 8004476:	b089      	sub	sp, #36	@ 0x24
 8004478:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800447a:	2300      	movs	r3, #0
 800447c:	61fb      	str	r3, [r7, #28]
 800447e:	2300      	movs	r3, #0
 8004480:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004482:	4b47      	ldr	r3, [pc, #284]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f003 030c 	and.w	r3, r3, #12
 800448a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800448c:	4b44      	ldr	r3, [pc, #272]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f003 0303 	and.w	r3, r3, #3
 8004494:	60fb      	str	r3, [r7, #12]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d005      	beq.n	80044a8 <HAL_RCC_GetSysClockFreq+0x34>
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	2b0c      	cmp	r3, #12
 80044a0:	d121      	bne.n	80044e6 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b01      	cmp	r3, #1
 80044a6:	d11e      	bne.n	80044e6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80044a8:	4b3d      	ldr	r3, [pc, #244]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f003 0308 	and.w	r3, r3, #8
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d107      	bne.n	80044c4 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80044b4:	4b3a      	ldr	r3, [pc, #232]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80044b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80044ba:	0a1b      	lsrs	r3, r3, #8
 80044bc:	f003 030f 	and.w	r3, r3, #15
 80044c0:	61fb      	str	r3, [r7, #28]
 80044c2:	e005      	b.n	80044d0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80044c4:	4b36      	ldr	r3, [pc, #216]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	091b      	lsrs	r3, r3, #4
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in Hz*/
    msirange = MSIRangeTable[msirange];
 80044d0:	4a34      	ldr	r2, [pc, #208]	@ (80045a4 <HAL_RCC_GetSysClockFreq+0x130>)
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044d8:	61fb      	str	r3, [r7, #28]

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d10d      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80044e0:	69fb      	ldr	r3, [r7, #28]
 80044e2:	61bb      	str	r3, [r7, #24]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80044e4:	e00a      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b04      	cmp	r3, #4
 80044ea:	d102      	bne.n	80044f2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80044ec:	4b2e      	ldr	r3, [pc, #184]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x134>)
 80044ee:	61bb      	str	r3, [r7, #24]
 80044f0:	e004      	b.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	2b08      	cmp	r3, #8
 80044f6:	d101      	bne.n	80044fc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80044f8:	4b2c      	ldr	r3, [pc, #176]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x138>)
 80044fa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	2b0c      	cmp	r3, #12
 8004500:	d146      	bne.n	8004590 <HAL_RCC_GetSysClockFreq+0x11c>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8004502:	4b27      	ldr	r3, [pc, #156]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f003 0303 	and.w	r3, r3, #3
 800450a:	60bb      	str	r3, [r7, #8]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800450c:	4b24      	ldr	r3, [pc, #144]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	091b      	lsrs	r3, r3, #4
 8004512:	f003 030f 	and.w	r3, r3, #15
 8004516:	3301      	adds	r3, #1
 8004518:	607b      	str	r3, [r7, #4]

    switch (pllsource)
 800451a:	68bb      	ldr	r3, [r7, #8]
 800451c:	2b02      	cmp	r3, #2
 800451e:	d003      	beq.n	8004528 <HAL_RCC_GetSysClockFreq+0xb4>
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	2b03      	cmp	r3, #3
 8004524:	d00d      	beq.n	8004542 <HAL_RCC_GetSysClockFreq+0xce>
 8004526:	e019      	b.n	800455c <HAL_RCC_GetSysClockFreq+0xe8>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004528:	4a1f      	ldr	r2, [pc, #124]	@ (80045a8 <HAL_RCC_GetSysClockFreq+0x134>)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004530:	4a1b      	ldr	r2, [pc, #108]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004532:	68d2      	ldr	r2, [r2, #12]
 8004534:	0a12      	lsrs	r2, r2, #8
 8004536:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	617b      	str	r3, [r7, #20]
        break;
 8004540:	e019      	b.n	8004576 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004542:	4a1a      	ldr	r2, [pc, #104]	@ (80045ac <HAL_RCC_GetSysClockFreq+0x138>)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	fbb2 f3f3 	udiv	r3, r2, r3
 800454a:	4a15      	ldr	r2, [pc, #84]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 800454c:	68d2      	ldr	r2, [r2, #12]
 800454e:	0a12      	lsrs	r2, r2, #8
 8004550:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004554:	fb02 f303 	mul.w	r3, r2, r3
 8004558:	617b      	str	r3, [r7, #20]
        break;
 800455a:	e00c      	b.n	8004576 <HAL_RCC_GetSysClockFreq+0x102>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = (msirange / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800455c:	69fa      	ldr	r2, [r7, #28]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	fbb2 f3f3 	udiv	r3, r2, r3
 8004564:	4a0e      	ldr	r2, [pc, #56]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004566:	68d2      	ldr	r2, [r2, #12]
 8004568:	0a12      	lsrs	r2, r2, #8
 800456a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	617b      	str	r3, [r7, #20]
        break;
 8004574:	bf00      	nop
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8004576:	4b0a      	ldr	r3, [pc, #40]	@ (80045a0 <HAL_RCC_GetSysClockFreq+0x12c>)
 8004578:	68db      	ldr	r3, [r3, #12]
 800457a:	0e5b      	lsrs	r3, r3, #25
 800457c:	f003 0303 	and.w	r3, r3, #3
 8004580:	3301      	adds	r3, #1
 8004582:	005b      	lsls	r3, r3, #1
 8004584:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	fbb2 f3f3 	udiv	r3, r2, r3
 800458e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004590:	69bb      	ldr	r3, [r7, #24]
}
 8004592:	4618      	mov	r0, r3
 8004594:	3724      	adds	r7, #36	@ 0x24
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
 800459e:	bf00      	nop
 80045a0:	40021000 	.word	0x40021000
 80045a4:	0800909c 	.word	0x0800909c
 80045a8:	00f42400 	.word	0x00f42400
 80045ac:	007a1200 	.word	0x007a1200

080045b0 <HAL_RCC_GetHCLKFreq>:
  * @note   Each time HCLK changes, this function must be called to update the
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	af00      	add	r7, sp, #0
  return (HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]);
 80045b4:	f7ff ff5e 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80045b8:	4602      	mov	r2, r0
 80045ba:	4b05      	ldr	r3, [pc, #20]	@ (80045d0 <HAL_RCC_GetHCLKFreq+0x20>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	091b      	lsrs	r3, r3, #4
 80045c0:	f003 030f 	and.w	r3, r3, #15
 80045c4:	4903      	ldr	r1, [pc, #12]	@ (80045d4 <HAL_RCC_GetHCLKFreq+0x24>)
 80045c6:	5ccb      	ldrb	r3, [r1, r3]
 80045c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40021000 	.word	0x40021000
 80045d4:	08009084 	.word	0x08009084

080045d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80045dc:	f7ff ffe8 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 80045e0:	4602      	mov	r2, r0
 80045e2:	4b05      	ldr	r3, [pc, #20]	@ (80045f8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	0a1b      	lsrs	r3, r3, #8
 80045e8:	f003 0307 	and.w	r3, r3, #7
 80045ec:	4903      	ldr	r1, [pc, #12]	@ (80045fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80045ee:	5ccb      	ldrb	r3, [r1, r3]
 80045f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	40021000 	.word	0x40021000
 80045fc:	08009094 	.word	0x08009094

08004600 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004600:	b580      	push	{r7, lr}
 8004602:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004604:	f7ff ffd4 	bl	80045b0 <HAL_RCC_GetHCLKFreq>
 8004608:	4602      	mov	r2, r0
 800460a:	4b05      	ldr	r3, [pc, #20]	@ (8004620 <HAL_RCC_GetPCLK2Freq+0x20>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	0adb      	lsrs	r3, r3, #11
 8004610:	f003 0307 	and.w	r3, r3, #7
 8004614:	4903      	ldr	r1, [pc, #12]	@ (8004624 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004616:	5ccb      	ldrb	r3, [r1, r3]
 8004618:	fa22 f303 	lsr.w	r3, r2, r3
}
 800461c:	4618      	mov	r0, r3
 800461e:	bd80      	pop	{r7, pc}
 8004620:	40021000 	.word	0x40021000
 8004624:	08009094 	.word	0x08009094

08004628 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b086      	sub	sp, #24
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004630:	2300      	movs	r3, #0
 8004632:	617b      	str	r3, [r7, #20]
  uint32_t vos;

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004634:	4b2c      	ldr	r3, [pc, #176]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d003      	beq.n	8004648 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004640:	f7ff f85c 	bl	80036fc <HAL_PWREx_GetVoltageRange>
 8004644:	6138      	str	r0, [r7, #16]
 8004646:	e014      	b.n	8004672 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004648:	4b27      	ldr	r3, [pc, #156]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800464a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800464c:	4a26      	ldr	r2, [pc, #152]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800464e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004652:	6593      	str	r3, [r2, #88]	@ 0x58
 8004654:	4b24      	ldr	r3, [pc, #144]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004656:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004660:	f7ff f84c 	bl	80036fc <HAL_PWREx_GetVoltageRange>
 8004664:	6138      	str	r0, [r7, #16]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004666:	4b20      	ldr	r3, [pc, #128]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 8004668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466a:	4a1f      	ldr	r2, [pc, #124]	@ (80046e8 <RCC_SetFlashLatencyFromMSIRange+0xc0>)
 800466c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004670:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE0) || (vos == PWR_REGULATOR_VOLTAGE_SCALE1))
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d003      	beq.n	8004680 <RCC_SetFlashLatencyFromMSIRange+0x58>
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800467e:	d10b      	bne.n	8004698 <RCC_SetFlashLatencyFromMSIRange+0x70>
  {
    if (msirange > RCC_MSIRANGE_8)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2b80      	cmp	r3, #128	@ 0x80
 8004684:	d919      	bls.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_10)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	2ba0      	cmp	r3, #160	@ 0xa0
 800468a:	d902      	bls.n	8004692 <RCC_SetFlashLatencyFromMSIRange+0x6a>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800468c:	2302      	movs	r3, #2
 800468e:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8004690:	e013      	b.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004692:	2301      	movs	r3, #1
 8004694:	617b      	str	r3, [r7, #20]
    if (msirange > RCC_MSIRANGE_8)
 8004696:	e010      	b.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange > RCC_MSIRANGE_8)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b80      	cmp	r3, #128	@ 0x80
 800469c:	d902      	bls.n	80046a4 <RCC_SetFlashLatencyFromMSIRange+0x7c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800469e:	2303      	movs	r3, #3
 80046a0:	617b      	str	r3, [r7, #20]
 80046a2:	e00a      	b.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
    }
    else
    {
      if (msirange == RCC_MSIRANGE_8)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2b80      	cmp	r3, #128	@ 0x80
 80046a8:	d102      	bne.n	80046b0 <RCC_SetFlashLatencyFromMSIRange+0x88>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80046aa:	2302      	movs	r3, #2
 80046ac:	617b      	str	r3, [r7, #20]
 80046ae:	e004      	b.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
      }
      else if (msirange == RCC_MSIRANGE_7)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2b70      	cmp	r3, #112	@ 0x70
 80046b4:	d101      	bne.n	80046ba <RCC_SetFlashLatencyFromMSIRange+0x92>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80046b6:	2301      	movs	r3, #1
 80046b8:	617b      	str	r3, [r7, #20]
        /* MSI < 8Mhz default FLASH_LATENCY_0 0WS */
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80046ba:	4b0c      	ldr	r3, [pc, #48]	@ (80046ec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f023 020f 	bic.w	r2, r3, #15
 80046c2:	490a      	ldr	r1, [pc, #40]	@ (80046ec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80046ca:	4b08      	ldr	r3, [pc, #32]	@ (80046ec <RCC_SetFlashLatencyFromMSIRange+0xc4>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f003 030f 	and.w	r3, r3, #15
 80046d2:	697a      	ldr	r2, [r7, #20]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d001      	beq.n	80046dc <RCC_SetFlashLatencyFromMSIRange+0xb4>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <RCC_SetFlashLatencyFromMSIRange+0xb6>
  }

  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	40021000 	.word	0x40021000
 80046ec:	40022000 	.word	0x40022000

080046f0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b087      	sub	sp, #28
 80046f4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;    /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80046f6:	4b31      	ldr	r3, [pc, #196]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	f003 0303 	and.w	r3, r3, #3
 80046fe:	60fb      	str	r3, [r7, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004700:	4b2e      	ldr	r3, [pc, #184]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	f003 030f 	and.w	r3, r3, #15
 800470a:	3301      	adds	r3, #1
 800470c:	60bb      	str	r3, [r7, #8]

  switch (pllsource)
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2b03      	cmp	r3, #3
 8004712:	d015      	beq.n	8004740 <RCC_GetSysClockFreqFromPLLSource+0x50>
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2b03      	cmp	r3, #3
 8004718:	d839      	bhi.n	800478e <RCC_GetSysClockFreqFromPLLSource+0x9e>
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d01c      	beq.n	800475a <RCC_GetSysClockFreqFromPLLSource+0x6a>
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2b02      	cmp	r3, #2
 8004724:	d133      	bne.n	800478e <RCC_GetSysClockFreqFromPLLSource+0x9e>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004726:	4a26      	ldr	r2, [pc, #152]	@ (80047c0 <RCC_GetSysClockFreqFromPLLSource+0xd0>)
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	fbb2 f3f3 	udiv	r3, r2, r3
 800472e:	4a23      	ldr	r2, [pc, #140]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004730:	68d2      	ldr	r2, [r2, #12]
 8004732:	0a12      	lsrs	r2, r2, #8
 8004734:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004738:	fb02 f303 	mul.w	r3, r2, r3
 800473c:	613b      	str	r3, [r7, #16]
      break;
 800473e:	e029      	b.n	8004794 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004740:	4a20      	ldr	r2, [pc, #128]	@ (80047c4 <RCC_GetSysClockFreqFromPLLSource+0xd4>)
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	fbb2 f3f3 	udiv	r3, r2, r3
 8004748:	4a1c      	ldr	r2, [pc, #112]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800474a:	68d2      	ldr	r2, [r2, #12]
 800474c:	0a12      	lsrs	r2, r2, #8
 800474e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004752:	fb02 f303 	mul.w	r3, r2, r3
 8004756:	613b      	str	r3, [r7, #16]
      break;
 8004758:	e01c      	b.n	8004794 <RCC_GetSysClockFreqFromPLLSource+0xa4>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      /* Get MSI range source */
      if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800475a:	4b18      	ldr	r3, [pc, #96]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d107      	bne.n	8004776 <RCC_GetSysClockFreqFromPLLSource+0x86>
      { /* MSISRANGE from RCC_CSR applies */
        msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004766:	4b15      	ldr	r3, [pc, #84]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004768:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800476c:	0a1b      	lsrs	r3, r3, #8
 800476e:	f003 030f 	and.w	r3, r3, #15
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	e005      	b.n	8004782 <RCC_GetSysClockFreqFromPLLSource+0x92>
      }
      else
      { /* MSIRANGE from RCC_CR applies */
        msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004776:	4b11      	ldr	r3, [pc, #68]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	091b      	lsrs	r3, r3, #4
 800477c:	f003 030f 	and.w	r3, r3, #15
 8004780:	617b      	str	r3, [r7, #20]
      }
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[msirange];
 8004782:	4a11      	ldr	r2, [pc, #68]	@ (80047c8 <RCC_GetSysClockFreqFromPLLSource+0xd8>)
 8004784:	697b      	ldr	r3, [r7, #20]
 8004786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800478a:	613b      	str	r3, [r7, #16]
        break;
 800478c:	e002      	b.n	8004794 <RCC_GetSysClockFreqFromPLLSource+0xa4>
    default:
      /* unexpected */
      pllvco = 0;
 800478e:	2300      	movs	r3, #0
 8004790:	613b      	str	r3, [r7, #16]
      break;
 8004792:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U) * 2U;
 8004794:	4b09      	ldr	r3, [pc, #36]	@ (80047bc <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	0e5b      	lsrs	r3, r3, #25
 800479a:	f003 0303 	and.w	r3, r3, #3
 800479e:	3301      	adds	r3, #1
 80047a0:	005b      	lsls	r3, r3, #1
 80047a2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ac:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80047ae:	683b      	ldr	r3, [r7, #0]
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	371c      	adds	r7, #28
 80047b4:	46bd      	mov	sp, r7
 80047b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ba:	4770      	bx	lr
 80047bc:	40021000 	.word	0x40021000
 80047c0:	00f42400 	.word	0x00f42400
 80047c4:	007a1200 	.word	0x007a1200
 80047c8:	0800909c 	.word	0x0800909c

080047cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b088      	sub	sp, #32
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047d4:	2300      	movs	r3, #0
 80047d6:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047d8:	2300      	movs	r3, #0
 80047da:	77bb      	strb	r3, [r7, #30]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d040      	beq.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80047ec:	2b80      	cmp	r3, #128	@ 0x80
 80047ee:	d02a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80047f0:	2b80      	cmp	r3, #128	@ 0x80
 80047f2:	d825      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80047f4:	2b60      	cmp	r3, #96	@ 0x60
 80047f6:	d026      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80047f8:	2b60      	cmp	r3, #96	@ 0x60
 80047fa:	d821      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80047fc:	2b40      	cmp	r3, #64	@ 0x40
 80047fe:	d006      	beq.n	800480e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004800:	2b40      	cmp	r3, #64	@ 0x40
 8004802:	d81d      	bhi.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004804:	2b00      	cmp	r3, #0
 8004806:	d009      	beq.n	800481c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004808:	2b20      	cmp	r3, #32
 800480a:	d010      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x62>
 800480c:	e018      	b.n	8004840 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800480e:	4b8f      	ldr	r3, [pc, #572]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004810:	68db      	ldr	r3, [r3, #12]
 8004812:	4a8e      	ldr	r2, [pc, #568]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	60d3      	str	r3, [r2, #12]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800481a:	e015      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	3304      	adds	r3, #4
 8004820:	2100      	movs	r1, #0
 8004822:	4618      	mov	r0, r3
 8004824:	f000 fb56 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004828:	4603      	mov	r3, r0
 800482a:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800482c:	e00c      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x7c>

      case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
        /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	3320      	adds	r3, #32
 8004832:	2100      	movs	r1, #0
 8004834:	4618      	mov	r0, r3
 8004836:	f000 fc33 	bl	80050a0 <RCCEx_PLLSAI2_Config>
 800483a:	4603      	mov	r3, r0
 800483c:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800483e:	e003      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004840:	2301      	movs	r3, #1
 8004842:	77fb      	strb	r3, [r7, #31]
        break;
 8004844:	e000      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x7c>
        break;
 8004846:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004848:	7ffb      	ldrb	r3, [r7, #31]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10b      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800484e:	4b7f      	ldr	r3, [pc, #508]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004850:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004854:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800485c:	497b      	ldr	r1, [pc, #492]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800485e:	4313      	orrs	r3, r2
 8004860:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004864:	e001      	b.n	800486a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004866:	7ffb      	ldrb	r3, [r7, #31]
 8004868:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d047      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800487a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800487e:	d030      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004880:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004884:	d82a      	bhi.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004886:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800488a:	d02a      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800488c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004890:	d824      	bhi.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004896:	d008      	beq.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800489c:	d81e      	bhi.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x110>
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d00a      	beq.n	80048b8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80048a2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048a6:	d010      	beq.n	80048ca <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80048a8:	e018      	b.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
      case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048aa:	4b68      	ldr	r3, [pc, #416]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	4a67      	ldr	r2, [pc, #412]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b4:	60d3      	str	r3, [r2, #12]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80048b6:	e015      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	3304      	adds	r3, #4
 80048bc:	2100      	movs	r1, #0
 80048be:	4618      	mov	r0, r3
 80048c0:	f000 fb08 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 80048c4:	4603      	mov	r3, r0
 80048c6:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80048c8:	e00c      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x118>

      case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
        /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
        ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	3320      	adds	r3, #32
 80048ce:	2100      	movs	r1, #0
 80048d0:	4618      	mov	r0, r3
 80048d2:	f000 fbe5 	bl	80050a0 <RCCEx_PLLSAI2_Config>
 80048d6:	4603      	mov	r3, r0
 80048d8:	77fb      	strb	r3, [r7, #31]
        /* SAI2 clock source config set later after clock selection check */
        break;
 80048da:	e003      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	77fb      	strb	r3, [r7, #31]
        break;
 80048e0:	e000      	b.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0x118>
        break;
 80048e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048e4:	7ffb      	ldrb	r3, [r7, #31]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d10b      	bne.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048ea:	4b58      	ldr	r3, [pc, #352]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048ec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048f0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80048f8:	4954      	ldr	r1, [pc, #336]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80048fa:	4313      	orrs	r3, r2
 80048fc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004900:	e001      	b.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004902:	7ffb      	ldrb	r3, [r7, #31]
 8004904:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80ab 	beq.w	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004914:	2300      	movs	r3, #0
 8004916:	75fb      	strb	r3, [r7, #23]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004918:	4b4c      	ldr	r3, [pc, #304]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800491a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800491c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004920:	2b00      	cmp	r3, #0
 8004922:	d10d      	bne.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004924:	4b49      	ldr	r3, [pc, #292]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004926:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004928:	4a48      	ldr	r2, [pc, #288]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800492a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800492e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004930:	4b46      	ldr	r3, [pc, #280]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004932:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004934:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004938:	60fb      	str	r3, [r7, #12]
 800493a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800493c:	2301      	movs	r3, #1
 800493e:	75fb      	strb	r3, [r7, #23]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004940:	4b43      	ldr	r3, [pc, #268]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4a42      	ldr	r2, [pc, #264]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004946:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800494a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800494c:	f7fc ff34 	bl	80017b8 <HAL_GetTick>
 8004950:	6138      	str	r0, [r7, #16]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004952:	e00f      	b.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004954:	f7fc ff30 	bl	80017b8 <HAL_GetTick>
 8004958:	4602      	mov	r2, r0
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	1ad3      	subs	r3, r2, r3
 800495e:	2b02      	cmp	r3, #2
 8004960:	d908      	bls.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004962:	4b3b      	ldr	r3, [pc, #236]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800496a:	2b00      	cmp	r3, #0
 800496c:	d109      	bne.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
        {
          ret = HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	77fb      	strb	r3, [r7, #31]
        }
        break;
 8004972:	e006      	b.n	8004982 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004974:	4b36      	ldr	r3, [pc, #216]	@ (8004a50 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800497c:	2b00      	cmp	r3, #0
 800497e:	d0e9      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x188>
 8004980:	e000      	b.n	8004984 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
        break;
 8004982:	bf00      	nop
      }
    }

    if (ret == HAL_OK)
 8004984:	7ffb      	ldrb	r3, [r7, #31]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d164      	bne.n	8004a54 <HAL_RCCEx_PeriphCLKConfig+0x288>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800498a:	4b30      	ldr	r3, [pc, #192]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800498c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004990:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004994:	61bb      	str	r3, [r7, #24]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004996:	69bb      	ldr	r3, [r7, #24]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d01f      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x210>
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d019      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x210>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80049a8:	4b28      	ldr	r3, [pc, #160]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b2:	61bb      	str	r3, [r7, #24]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80049b4:	4b25      	ldr	r3, [pc, #148]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ba:	4a24      	ldr	r2, [pc, #144]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80049c4:	4b21      	ldr	r3, [pc, #132]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ca:	4a20      	ldr	r2, [pc, #128]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80049d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80049d4:	4a1d      	ldr	r2, [pc, #116]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80049dc:	69bb      	ldr	r3, [r7, #24]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d01f      	beq.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049e6:	f7fc fee7 	bl	80017b8 <HAL_GetTick>
 80049ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ec:	e012      	b.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ee:	f7fc fee3 	bl	80017b8 <HAL_GetTick>
 80049f2:	4602      	mov	r2, r0
 80049f4:	693b      	ldr	r3, [r7, #16]
 80049f6:	1ad3      	subs	r3, r2, r3
 80049f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d909      	bls.n	8004a14 <HAL_RCCEx_PeriphCLKConfig+0x248>
          {
            /* New check to avoid false timeout detection in case of preemption */
            if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a00:	4b12      	ldr	r3, [pc, #72]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a06:	f003 0302 	and.w	r3, r3, #2
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10a      	bne.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x258>
            {
              ret = HAL_TIMEOUT;
 8004a0e:	2303      	movs	r3, #3
 8004a10:	77fb      	strb	r3, [r7, #31]
            }
            break;
 8004a12:	e007      	b.n	8004a24 <HAL_RCCEx_PeriphCLKConfig+0x258>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a14:	4b0d      	ldr	r3, [pc, #52]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d0e5      	beq.n	80049ee <HAL_RCCEx_PeriphCLKConfig+0x222>
 8004a22:	e000      	b.n	8004a26 <HAL_RCCEx_PeriphCLKConfig+0x25a>
            break;
 8004a24:	bf00      	nop
          }
        }
      }

      if (ret == HAL_OK)
 8004a26:	7ffb      	ldrb	r3, [r7, #31]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10c      	bne.n	8004a46 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a2c:	4b07      	ldr	r3, [pc, #28]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a32:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a3c:	4903      	ldr	r1, [pc, #12]	@ (8004a4c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004a44:	e008      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004a46:	7ffb      	ldrb	r3, [r7, #31]
 8004a48:	77bb      	strb	r3, [r7, #30]
 8004a4a:	e005      	b.n	8004a58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
 8004a4c:	40021000 	.word	0x40021000
 8004a50:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a54:	7ffb      	ldrb	r3, [r7, #31]
 8004a56:	77bb      	strb	r3, [r7, #30]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a58:	7dfb      	ldrb	r3, [r7, #23]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d105      	bne.n	8004a6a <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a5e:	4b9c      	ldr	r3, [pc, #624]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a62:	4a9b      	ldr	r2, [pc, #620]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a68:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d00a      	beq.n	8004a8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a76:	4b96      	ldr	r3, [pc, #600]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7c:	f023 0203 	bic.w	r2, r3, #3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a84:	4992      	ldr	r1, [pc, #584]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a86:	4313      	orrs	r3, r2
 8004a88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f003 0302 	and.w	r3, r3, #2
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d00a      	beq.n	8004aae <HAL_RCCEx_PeriphCLKConfig+0x2e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a98:	4b8d      	ldr	r3, [pc, #564]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a9e:	f023 020c 	bic.w	r2, r3, #12
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa6:	498a      	ldr	r1, [pc, #552]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0304 	and.w	r3, r3, #4
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00a      	beq.n	8004ad0 <HAL_RCCEx_PeriphCLKConfig+0x304>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004aba:	4b85      	ldr	r3, [pc, #532]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ac0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ac8:	4981      	ldr	r1, [pc, #516]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004aca:	4313      	orrs	r3, r2
 8004acc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0308 	and.w	r3, r3, #8
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d00a      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0x326>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004adc:	4b7c      	ldr	r3, [pc, #496]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004aea:	4979      	ldr	r1, [pc, #484]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f003 0310 	and.w	r3, r3, #16
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00a      	beq.n	8004b14 <HAL_RCCEx_PeriphCLKConfig+0x348>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004afe:	4b74      	ldr	r3, [pc, #464]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b0c:	4970      	ldr	r1, [pc, #448]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b0e:	4313      	orrs	r3, r2
 8004b10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f003 0320 	and.w	r3, r3, #32
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b20:	4b6b      	ldr	r3, [pc, #428]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b26:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b2e:	4968      	ldr	r1, [pc, #416]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b30:	4313      	orrs	r3, r2
 8004b32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d00a      	beq.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x38c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004b42:	4b63      	ldr	r3, [pc, #396]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b48:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b50:	495f      	ldr	r1, [pc, #380]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b52:	4313      	orrs	r3, r2
 8004b54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d00a      	beq.n	8004b7a <HAL_RCCEx_PeriphCLKConfig+0x3ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b64:	4b5a      	ldr	r3, [pc, #360]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b72:	4957      	ldr	r1, [pc, #348]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b74:	4313      	orrs	r3, r2
 8004b76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d00a      	beq.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8004b86:	4b52      	ldr	r3, [pc, #328]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004b94:	494e      	ldr	r1, [pc, #312]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004b96:	4313      	orrs	r3, r2
 8004b98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == (RCC_PERIPHCLK_FDCAN))
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d031      	beq.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLK(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN kernel clock source */
    switch (PeriphClkInit->FdcanClockSelection)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bac:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bb0:	d00e      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004bb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004bb6:	d814      	bhi.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d015      	beq.n	8004be8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004bbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004bc0:	d10f      	bne.n	8004be2 <HAL_RCCEx_PeriphCLKConfig+0x416>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN kernel clock*/
        /* Enable PLL48M1CLK output clock generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bc2:	4b43      	ldr	r3, [pc, #268]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	4a42      	ldr	r2, [pc, #264]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bc8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bcc:	60d3      	str	r3, [r2, #12]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004bce:	e00c      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x41e>

      case RCC_FDCANCLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for FDCAN kernel clock*/
        /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	3304      	adds	r3, #4
 8004bd4:	2100      	movs	r1, #0
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	f000 f97c 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	77fb      	strb	r3, [r7, #31]
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8004be0:	e003      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x41e>

      default:
        ret = HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	77fb      	strb	r3, [r7, #31]
        break;
 8004be6:	e000      	b.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0x41e>
        break;
 8004be8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004bea:	7ffb      	ldrb	r3, [r7, #31]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d10b      	bne.n	8004c08 <HAL_RCCEx_PeriphCLKConfig+0x43c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004bf0:	4b37      	ldr	r3, [pc, #220]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004bfe:	4934      	ldr	r1, [pc, #208]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004c06:	e001      	b.n	8004c0c <HAL_RCCEx_PeriphCLKConfig+0x440>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c08:	7ffb      	ldrb	r3, [r7, #31]
 8004c0a:	77bb      	strb	r3, [r7, #30]
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00a      	beq.n	8004c2e <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c18:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c26:	492a      	ldr	r1, [pc, #168]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c28:	4313      	orrs	r3, r2
 8004c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00a      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c3a:	4b25      	ldr	r3, [pc, #148]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c40:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c48:	4921      	ldr	r1, [pc, #132]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c5c:	4b1c      	ldr	r3, [pc, #112]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c62:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c6a:	4919      	ldr	r1, [pc, #100]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d00a      	beq.n	8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c7e:	4b14      	ldr	r3, [pc, #80]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c80:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c84:	f023 0203 	bic.w	r2, r3, #3
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8c:	4910      	ldr	r1, [pc, #64]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004c8e:	4313      	orrs	r3, r2
 8004c90:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d02b      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ca6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cae:	4908      	ldr	r1, [pc, #32]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004cb0:	4313      	orrs	r3, r2
 8004cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cbe:	d109      	bne.n	8004cd4 <HAL_RCCEx_PeriphCLKConfig+0x508>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cc0:	4b03      	ldr	r3, [pc, #12]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004cc2:	68db      	ldr	r3, [r3, #12]
 8004cc4:	4a02      	ldr	r2, [pc, #8]	@ (8004cd0 <HAL_RCCEx_PeriphCLKConfig+0x504>)
 8004cc6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cca:	60d3      	str	r3, [r2, #12]
 8004ccc:	e014      	b.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 8004cce:	bf00      	nop
 8004cd0:	40021000 	.word	0x40021000
    }
    else
    {
      if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cdc:	d10c      	bne.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	3304      	adds	r3, #4
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f000 f8f5 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004cea:	4603      	mov	r3, r0
 8004cec:	77fb      	strb	r3, [r7, #31]

        if (ret != HAL_OK)
 8004cee:	7ffb      	ldrb	r3, [r7, #31]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d001      	beq.n	8004cf8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
        {
          /* set overall return value */
          status = ret;
 8004cf4:	7ffb      	ldrb	r3, [r7, #31]
 8004cf6:	77bb      	strb	r3, [r7, #30]
  }

#endif /* USB */

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d04a      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d08:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d0c:	d108      	bne.n	8004d20 <HAL_RCCEx_PeriphCLKConfig+0x554>
 8004d0e:	4b70      	ldr	r3, [pc, #448]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d14:	4a6e      	ldr	r2, [pc, #440]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d1a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004d1e:	e012      	b.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8004d20:	4b6b      	ldr	r3, [pc, #428]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d2e:	4968      	ldr	r1, [pc, #416]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004d36:	4b66      	ldr	r3, [pc, #408]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d3c:	4a64      	ldr	r2, [pc, #400]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d3e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d42:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d4a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d4e:	d10d      	bne.n	8004d6c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	3304      	adds	r3, #4
 8004d54:	2101      	movs	r1, #1
 8004d56:	4618      	mov	r0, r3
 8004d58:	f000 f8bc 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004d60:	7ffb      	ldrb	r3, [r7, #31]
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d019      	beq.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      {
        /* set overall return value */
        status = ret;
 8004d66:	7ffb      	ldrb	r3, [r7, #31]
 8004d68:	77bb      	strb	r3, [r7, #30]
 8004d6a:	e016      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
      }
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d70:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d74:	d106      	bne.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d76:	4b56      	ldr	r3, [pc, #344]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d78:	68db      	ldr	r3, [r3, #12]
 8004d7a:	4a55      	ldr	r2, [pc, #340]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d80:	60d3      	str	r3, [r2, #12]
 8004d82:	e00a      	b.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    }
    else if (PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP)
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d8c:	d105      	bne.n	8004d9a <HAL_RCCEx_PeriphCLKConfig+0x5ce>
    {
      /* Enable PLLSAI3CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d8e:	4b50      	ldr	r3, [pc, #320]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d90:	68db      	ldr	r3, [r3, #12]
 8004d92:	4a4f      	ldr	r2, [pc, #316]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004d94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d98:	60d3      	str	r3, [r2, #12]
      /* Nothing to do */
    }
  }

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d028      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004da6:	4b4a      	ldr	r3, [pc, #296]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dac:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db4:	4946      	ldr	r1, [pc, #280]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004db6:	4313      	orrs	r3, r2
 8004db8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dc0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dc4:	d106      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x608>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004dc6:	4b42      	ldr	r3, [pc, #264]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	4a41      	ldr	r2, [pc, #260]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004dcc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dd0:	60d3      	str	r3, [r2, #12]
 8004dd2:	e011      	b.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    }
    else if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dd8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ddc:	d10c      	bne.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	3304      	adds	r3, #4
 8004de2:	2101      	movs	r1, #1
 8004de4:	4618      	mov	r0, r3
 8004de6:	f000 f875 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004dea:	4603      	mov	r3, r0
 8004dec:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004dee:	7ffb      	ldrb	r3, [r7, #31]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d001      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x62c>
      {
        /* set overall return value */
        status = ret;
 8004df4:	7ffb      	ldrb	r3, [r7, #31]
 8004df6:	77bb      	strb	r3, [r7, #30]
      /* Nothing to do */
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d01e      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x676>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e04:	4b32      	ldr	r3, [pc, #200]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e0a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e14:	492e      	ldr	r1, [pc, #184]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e16:	4313      	orrs	r3, r2
 8004e18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e22:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e26:	d10c      	bne.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x676>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	3304      	adds	r3, #4
 8004e2c:	2102      	movs	r1, #2
 8004e2e:	4618      	mov	r0, r3
 8004e30:	f000 f850 	bl	8004ed4 <RCCEx_PLLSAI1_Config>
 8004e34:	4603      	mov	r3, r0
 8004e36:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 8004e38:	7ffb      	ldrb	r3, [r7, #31]
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d001      	beq.n	8004e42 <HAL_RCCEx_PeriphCLKConfig+0x676>
      {
        /* set overall return value */
        status = ret;
 8004e3e:	7ffb      	ldrb	r3, [r7, #31]
 8004e40:	77bb      	strb	r3, [r7, #30]
      }
    }
  }

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d00b      	beq.n	8004e66 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e4e:	4b20      	ldr	r3, [pc, #128]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e54:	f023 0204 	bic.w	r2, r3, #4
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e5e:	491c      	ldr	r1, [pc, #112]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e60:	4313      	orrs	r3, r2
 8004e62:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00b      	beq.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x6be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e72:	4b17      	ldr	r3, [pc, #92]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e74:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e78:	f023 0218 	bic.w	r2, r3, #24
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e82:	4913      	ldr	r1, [pc, #76]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e84:	4313      	orrs	r3, r2
 8004e86:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d017      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004e96:	4b0e      	ldr	r3, [pc, #56]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004e98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e9c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ea6:	490a      	ldr	r1, [pc, #40]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if (PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eb4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004eb8:	d105      	bne.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x6fa>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004eba:	4b05      	ldr	r3, [pc, #20]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ebc:	68db      	ldr	r3, [r3, #12]
 8004ebe:	4a04      	ldr	r2, [pc, #16]	@ (8004ed0 <HAL_RCCEx_PeriphCLKConfig+0x704>)
 8004ec0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ec4:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8004ec6:	7fbb      	ldrb	r3, [r7, #30]
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3720      	adds	r7, #32
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40021000 	.word	0x40021000

08004ed4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *pPllSai1, uint32_t Divider)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
 8004edc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(pPllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(pPllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(pPllSai1->PLLSAI1ClockOut));

  /* Check PLLSAI1 clock source availability */
  switch (pPllSai1->PLLSAI1Source)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	2b03      	cmp	r3, #3
 8004ee8:	d018      	beq.n	8004f1c <RCCEx_PLLSAI1_Config+0x48>
 8004eea:	2b03      	cmp	r3, #3
 8004eec:	d81f      	bhi.n	8004f2e <RCCEx_PLLSAI1_Config+0x5a>
 8004eee:	2b01      	cmp	r3, #1
 8004ef0:	d002      	beq.n	8004ef8 <RCCEx_PLLSAI1_Config+0x24>
 8004ef2:	2b02      	cmp	r3, #2
 8004ef4:	d009      	beq.n	8004f0a <RCCEx_PLLSAI1_Config+0x36>
 8004ef6:	e01a      	b.n	8004f2e <RCCEx_PLLSAI1_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004ef8:	4b65      	ldr	r3, [pc, #404]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f003 0302 	and.w	r3, r3, #2
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d117      	bne.n	8004f34 <RCCEx_PLLSAI1_Config+0x60>
      {
        status = HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
 8004f06:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f08:	e014      	b.n	8004f34 <RCCEx_PLLSAI1_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f0a:	4b61      	ldr	r3, [pc, #388]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d110      	bne.n	8004f38 <RCCEx_PLLSAI1_Config+0x64>
      {
        status = HAL_ERROR;
 8004f16:	2301      	movs	r3, #1
 8004f18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f1a:	e00d      	b.n	8004f38 <RCCEx_PLLSAI1_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 8004f1c:	4b5c      	ldr	r3, [pc, #368]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d109      	bne.n	8004f3c <RCCEx_PLLSAI1_Config+0x68>
      {
        status = HAL_ERROR;
 8004f28:	2301      	movs	r3, #1
 8004f2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f2c:	e006      	b.n	8004f3c <RCCEx_PLLSAI1_Config+0x68>
    default:
      status = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	73fb      	strb	r3, [r7, #15]
      break;
 8004f32:	e004      	b.n	8004f3e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004f34:	bf00      	nop
 8004f36:	e002      	b.n	8004f3e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004f38:	bf00      	nop
 8004f3a:	e000      	b.n	8004f3e <RCCEx_PLLSAI1_Config+0x6a>
      break;
 8004f3c:	bf00      	nop
  }

  if (status == HAL_OK)
 8004f3e:	7bfb      	ldrb	r3, [r7, #15]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	f040 809f 	bne.w	8005084 <RCCEx_PLLSAI1_Config+0x1b0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004f46:	4b52      	ldr	r3, [pc, #328]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a51      	ldr	r2, [pc, #324]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f4c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f52:	f7fc fc31 	bl	80017b8 <HAL_GetTick>
 8004f56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f58:	e00f      	b.n	8004f7a <RCCEx_PLLSAI1_Config+0xa6>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f5a:	f7fc fc2d 	bl	80017b8 <HAL_GetTick>
 8004f5e:	4602      	mov	r2, r0
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	1ad3      	subs	r3, r2, r3
 8004f64:	2b02      	cmp	r3, #2
 8004f66:	d908      	bls.n	8004f7a <RCCEx_PLLSAI1_Config+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f68:	4b49      	ldr	r3, [pc, #292]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d009      	beq.n	8004f88 <RCCEx_PLLSAI1_Config+0xb4>
        {
          status = HAL_TIMEOUT;
 8004f74:	2303      	movs	r3, #3
 8004f76:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004f78:	e006      	b.n	8004f88 <RCCEx_PLLSAI1_Config+0xb4>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f7a:	4b45      	ldr	r3, [pc, #276]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1e9      	bne.n	8004f5a <RCCEx_PLLSAI1_Config+0x86>
 8004f86:	e000      	b.n	8004f8a <RCCEx_PLLSAI1_Config+0xb6>
        break;
 8004f88:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8004f8a:	7bfb      	ldrb	r3, [r7, #15]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d179      	bne.n	8005084 <RCCEx_PLLSAI1_Config+0x1b0>
    {
      if (Divider == DIVIDER_P_UPDATE)
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d116      	bne.n	8004fc4 <RCCEx_PLLSAI1_Config+0xf0>
      {
        assert_param(IS_RCC_PLLSAI1P_VALUE(pPllSai1->PLLSAI1P));

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f96:	4b3e      	ldr	r3, [pc, #248]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004f98:	691a      	ldr	r2, [r3, #16]
 8004f9a:	4b3e      	ldr	r3, [pc, #248]	@ (8005094 <RCCEx_PLLSAI1_Config+0x1c0>)
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	687a      	ldr	r2, [r7, #4]
 8004fa0:	6892      	ldr	r2, [r2, #8]
 8004fa2:	0211      	lsls	r1, r2, #8
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	68d2      	ldr	r2, [r2, #12]
 8004fa8:	06d2      	lsls	r2, r2, #27
 8004faa:	4311      	orrs	r1, r2
 8004fac:	687a      	ldr	r2, [r7, #4]
 8004fae:	6852      	ldr	r2, [r2, #4]
 8004fb0:	3a01      	subs	r2, #1
 8004fb2:	0112      	lsls	r2, r2, #4
 8004fb4:	4311      	orrs	r1, r2
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6812      	ldr	r2, [r2, #0]
 8004fba:	430a      	orrs	r2, r1
 8004fbc:	4934      	ldr	r1, [pc, #208]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004fbe:	4313      	orrs	r3, r2
 8004fc0:	610b      	str	r3, [r1, #16]
 8004fc2:	e033      	b.n	800502c <RCCEx_PLLSAI1_Config+0x158>
                   (pPllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (pPllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }
      else if (Divider == DIVIDER_Q_UPDATE)
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	2b01      	cmp	r3, #1
 8004fc8:	d118      	bne.n	8004ffc <RCCEx_PLLSAI1_Config+0x128>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(pPllSai1->PLLSAI1Q));

        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fca:	4b31      	ldr	r3, [pc, #196]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004fcc:	691a      	ldr	r2, [r3, #16]
 8004fce:	4b32      	ldr	r3, [pc, #200]	@ (8005098 <RCCEx_PLLSAI1_Config+0x1c4>)
 8004fd0:	4013      	ands	r3, r2
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	6892      	ldr	r2, [r2, #8]
 8004fd6:	0211      	lsls	r1, r2, #8
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6912      	ldr	r2, [r2, #16]
 8004fdc:	0852      	lsrs	r2, r2, #1
 8004fde:	3a01      	subs	r2, #1
 8004fe0:	0552      	lsls	r2, r2, #21
 8004fe2:	4311      	orrs	r1, r2
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	6852      	ldr	r2, [r2, #4]
 8004fe8:	3a01      	subs	r2, #1
 8004fea:	0112      	lsls	r2, r2, #4
 8004fec:	4311      	orrs	r1, r2
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	6812      	ldr	r2, [r2, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	4926      	ldr	r1, [pc, #152]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	610b      	str	r3, [r1, #16]
 8004ffa:	e017      	b.n	800502c <RCCEx_PLLSAI1_Config+0x158>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(pPllSai1->PLLSAI1R));

        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004ffc:	4b24      	ldr	r3, [pc, #144]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8004ffe:	691a      	ldr	r2, [r3, #16]
 8005000:	4b26      	ldr	r3, [pc, #152]	@ (800509c <RCCEx_PLLSAI1_Config+0x1c8>)
 8005002:	4013      	ands	r3, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6892      	ldr	r2, [r2, #8]
 8005008:	0211      	lsls	r1, r2, #8
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	6952      	ldr	r2, [r2, #20]
 800500e:	0852      	lsrs	r2, r2, #1
 8005010:	3a01      	subs	r2, #1
 8005012:	0652      	lsls	r2, r2, #25
 8005014:	4311      	orrs	r1, r2
 8005016:	687a      	ldr	r2, [r7, #4]
 8005018:	6852      	ldr	r2, [r2, #4]
 800501a:	3a01      	subs	r2, #1
 800501c:	0112      	lsls	r2, r2, #4
 800501e:	4311      	orrs	r1, r2
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6812      	ldr	r2, [r2, #0]
 8005024:	430a      	orrs	r2, r1
 8005026:	491a      	ldr	r1, [pc, #104]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005028:	4313      	orrs	r3, r2
 800502a:	610b      	str	r3, [r1, #16]
                   ((pPllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos) |
                   pPllSai1->PLLSAI1Source);
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800502c:	4b18      	ldr	r3, [pc, #96]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a17      	ldr	r2, [pc, #92]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005032:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005036:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005038:	f7fc fbbe 	bl	80017b8 <HAL_GetTick>
 800503c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800503e:	e00f      	b.n	8005060 <RCCEx_PLLSAI1_Config+0x18c>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005040:	f7fc fbba 	bl	80017b8 <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b02      	cmp	r3, #2
 800504c:	d908      	bls.n	8005060 <RCCEx_PLLSAI1_Config+0x18c>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800504e:	4b10      	ldr	r3, [pc, #64]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d109      	bne.n	800506e <RCCEx_PLLSAI1_Config+0x19a>
          {
            status = HAL_TIMEOUT;
 800505a:	2303      	movs	r3, #3
 800505c:	73fb      	strb	r3, [r7, #15]
          }
          break;
 800505e:	e006      	b.n	800506e <RCCEx_PLLSAI1_Config+0x19a>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005060:	4b0b      	ldr	r3, [pc, #44]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005068:	2b00      	cmp	r3, #0
 800506a:	d0e9      	beq.n	8005040 <RCCEx_PLLSAI1_Config+0x16c>
 800506c:	e000      	b.n	8005070 <RCCEx_PLLSAI1_Config+0x19c>
          break;
 800506e:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d106      	bne.n	8005084 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(pPllSai1->PLLSAI1ClockOut);
 8005076:	4b06      	ldr	r3, [pc, #24]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005078:	691a      	ldr	r2, [r3, #16]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	4904      	ldr	r1, [pc, #16]	@ (8005090 <RCCEx_PLLSAI1_Config+0x1bc>)
 8005080:	4313      	orrs	r3, r2
 8005082:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005084:	7bfb      	ldrb	r3, [r7, #15]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	40021000 	.word	0x40021000
 8005094:	07ff800c 	.word	0x07ff800c
 8005098:	ff9f800c 	.word	0xff9f800c
 800509c:	f9ff800c 	.word	0xf9ff800c

080050a0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *pPllSai2, uint32_t Divider)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b084      	sub	sp, #16
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
 80050a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050aa:	2300      	movs	r3, #0
 80050ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(pPllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(pPllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(pPllSai2->PLLSAI2ClockOut));

  /* Check PLLSAI2 clock source availability */
  switch (pPllSai2->PLLSAI2Source)
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b03      	cmp	r3, #3
 80050b4:	d018      	beq.n	80050e8 <RCCEx_PLLSAI2_Config+0x48>
 80050b6:	2b03      	cmp	r3, #3
 80050b8:	d81f      	bhi.n	80050fa <RCCEx_PLLSAI2_Config+0x5a>
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d002      	beq.n	80050c4 <RCCEx_PLLSAI2_Config+0x24>
 80050be:	2b02      	cmp	r3, #2
 80050c0:	d009      	beq.n	80050d6 <RCCEx_PLLSAI2_Config+0x36>
 80050c2:	e01a      	b.n	80050fa <RCCEx_PLLSAI2_Config+0x5a>
  {
    case RCC_PLLSOURCE_MSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80050c4:	4b4a      	ldr	r3, [pc, #296]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d117      	bne.n	8005100 <RCCEx_PLLSAI2_Config+0x60>
      {
        status = HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050d4:	e014      	b.n	8005100 <RCCEx_PLLSAI2_Config+0x60>
    case RCC_PLLSOURCE_HSI:
      if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80050d6:	4b46      	ldr	r3, [pc, #280]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d110      	bne.n	8005104 <RCCEx_PLLSAI2_Config+0x64>
      {
        status = HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050e6:	e00d      	b.n	8005104 <RCCEx_PLLSAI2_Config+0x64>
    case RCC_PLLSOURCE_HSE:
      if (HAL_IS_BIT_CLR(RCC->CR, (RCC_CR_HSERDY | RCC_CR_HSEBYP)))
 80050e8:	4b41      	ldr	r3, [pc, #260]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d109      	bne.n	8005108 <RCCEx_PLLSAI2_Config+0x68>
      {
        status = HAL_ERROR;
 80050f4:	2301      	movs	r3, #1
 80050f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050f8:	e006      	b.n	8005108 <RCCEx_PLLSAI2_Config+0x68>
    default:
      status = HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	73fb      	strb	r3, [r7, #15]
      break;
 80050fe:	e004      	b.n	800510a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005100:	bf00      	nop
 8005102:	e002      	b.n	800510a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005104:	bf00      	nop
 8005106:	e000      	b.n	800510a <RCCEx_PLLSAI2_Config+0x6a>
      break;
 8005108:	bf00      	nop
  }

  if (status == HAL_OK)
 800510a:	7bfb      	ldrb	r3, [r7, #15]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d169      	bne.n	80051e4 <RCCEx_PLLSAI2_Config+0x144>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005110:	4b37      	ldr	r3, [pc, #220]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a36      	ldr	r2, [pc, #216]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005116:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800511a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800511c:	f7fc fb4c 	bl	80017b8 <HAL_GetTick>
 8005120:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005122:	e00f      	b.n	8005144 <RCCEx_PLLSAI2_Config+0xa4>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005124:	f7fc fb48 	bl	80017b8 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	2b02      	cmp	r3, #2
 8005130:	d908      	bls.n	8005144 <RCCEx_PLLSAI2_Config+0xa4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005132:	4b2f      	ldr	r3, [pc, #188]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800513a:	2b00      	cmp	r3, #0
 800513c:	d009      	beq.n	8005152 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8005142:	e006      	b.n	8005152 <RCCEx_PLLSAI2_Config+0xb2>
    while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005144:	4b2a      	ldr	r3, [pc, #168]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e9      	bne.n	8005124 <RCCEx_PLLSAI2_Config+0x84>
 8005150:	e000      	b.n	8005154 <RCCEx_PLLSAI2_Config+0xb4>
        break;
 8005152:	bf00      	nop
      }
    }

    if (status == HAL_OK)
 8005154:	7bfb      	ldrb	r3, [r7, #15]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d144      	bne.n	80051e4 <RCCEx_PLLSAI2_Config+0x144>
    {
      if (Divider == DIVIDER_P_UPDATE)
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d115      	bne.n	800518c <RCCEx_PLLSAI2_Config+0xec>
      {
        assert_param(IS_RCC_PLLSAI2P_VALUE(pPllSai2->PLLSAI2P));

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005160:	4b23      	ldr	r3, [pc, #140]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005162:	695a      	ldr	r2, [r3, #20]
 8005164:	4b23      	ldr	r3, [pc, #140]	@ (80051f4 <RCCEx_PLLSAI2_Config+0x154>)
 8005166:	4013      	ands	r3, r2
 8005168:	687a      	ldr	r2, [r7, #4]
 800516a:	6892      	ldr	r2, [r2, #8]
 800516c:	0211      	lsls	r1, r2, #8
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	68d2      	ldr	r2, [r2, #12]
 8005172:	06d2      	lsls	r2, r2, #27
 8005174:	4311      	orrs	r1, r2
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	6852      	ldr	r2, [r2, #4]
 800517a:	3a01      	subs	r2, #1
 800517c:	0112      	lsls	r2, r2, #4
 800517e:	4311      	orrs	r1, r2
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	6812      	ldr	r2, [r2, #0]
 8005184:	430a      	orrs	r2, r1
 8005186:	491a      	ldr	r1, [pc, #104]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005188:	4313      	orrs	r3, r2
 800518a:	614b      	str	r3, [r1, #20]
                   pPllSai2->PLLSAI2Source);

      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800518c:	4b18      	ldr	r3, [pc, #96]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a17      	ldr	r2, [pc, #92]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 8005192:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005196:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005198:	f7fc fb0e 	bl	80017b8 <HAL_GetTick>
 800519c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800519e:	e00f      	b.n	80051c0 <RCCEx_PLLSAI2_Config+0x120>
      {
        if ((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051a0:	f7fc fb0a 	bl	80017b8 <HAL_GetTick>
 80051a4:	4602      	mov	r2, r0
 80051a6:	68bb      	ldr	r3, [r7, #8]
 80051a8:	1ad3      	subs	r3, r2, r3
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d908      	bls.n	80051c0 <RCCEx_PLLSAI2_Config+0x120>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051ae:	4b10      	ldr	r3, [pc, #64]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d109      	bne.n	80051ce <RCCEx_PLLSAI2_Config+0x12e>
          {
            status = HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	73fb      	strb	r3, [r7, #15]
          }
          break;
 80051be:	e006      	b.n	80051ce <RCCEx_PLLSAI2_Config+0x12e>
      while (READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80051c0:	4b0b      	ldr	r3, [pc, #44]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0e9      	beq.n	80051a0 <RCCEx_PLLSAI2_Config+0x100>
 80051cc:	e000      	b.n	80051d0 <RCCEx_PLLSAI2_Config+0x130>
          break;
 80051ce:	bf00      	nop
        }
      }

      if (status == HAL_OK)
 80051d0:	7bfb      	ldrb	r3, [r7, #15]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d106      	bne.n	80051e4 <RCCEx_PLLSAI2_Config+0x144>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(pPllSai2->PLLSAI2ClockOut);
 80051d6:	4b06      	ldr	r3, [pc, #24]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80051d8:	695a      	ldr	r2, [r3, #20]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	691b      	ldr	r3, [r3, #16]
 80051de:	4904      	ldr	r1, [pc, #16]	@ (80051f0 <RCCEx_PLLSAI2_Config+0x150>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80051e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40021000 	.word	0x40021000
 80051f4:	07ff800c 	.word	0x07ff800c

080051f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2b00      	cmp	r3, #0
 8005204:	d101      	bne.n	800520a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e049      	b.n	800529e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005210:	b2db      	uxtb	r3, r3
 8005212:	2b00      	cmp	r3, #0
 8005214:	d106      	bne.n	8005224 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2200      	movs	r2, #0
 800521a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f7fc f86c 	bl	80012fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681a      	ldr	r2, [r3, #0]
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	3304      	adds	r3, #4
 8005234:	4619      	mov	r1, r3
 8005236:	4610      	mov	r0, r2
 8005238:	f000 f968 	bl	800550c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2201      	movs	r2, #1
 8005240:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2201      	movs	r2, #1
 8005248:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2201      	movs	r2, #1
 8005250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2201      	movs	r2, #1
 8005258:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2201      	movs	r2, #1
 8005260:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2201      	movs	r2, #1
 8005270:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2201      	movs	r2, #1
 8005288:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2201      	movs	r2, #1
 8005298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
	...

080052a8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b085      	sub	sp, #20
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052b6:	b2db      	uxtb	r3, r3
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d001      	beq.n	80052c0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80052bc:	2301      	movs	r3, #1
 80052be:	e047      	b.n	8005350 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2202      	movs	r2, #2
 80052c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a23      	ldr	r2, [pc, #140]	@ (800535c <HAL_TIM_Base_Start+0xb4>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d01d      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052da:	d018      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a1f      	ldr	r2, [pc, #124]	@ (8005360 <HAL_TIM_Base_Start+0xb8>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d013      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4a1e      	ldr	r2, [pc, #120]	@ (8005364 <HAL_TIM_Base_Start+0xbc>)
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d00e      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a1c      	ldr	r2, [pc, #112]	@ (8005368 <HAL_TIM_Base_Start+0xc0>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d009      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <HAL_TIM_Base_Start+0xc4>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d004      	beq.n	800530e <HAL_TIM_Base_Start+0x66>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	4a19      	ldr	r2, [pc, #100]	@ (8005370 <HAL_TIM_Base_Start+0xc8>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d115      	bne.n	800533a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	4b17      	ldr	r3, [pc, #92]	@ (8005374 <HAL_TIM_Base_Start+0xcc>)
 8005316:	4013      	ands	r3, r2
 8005318:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2b06      	cmp	r3, #6
 800531e:	d015      	beq.n	800534c <HAL_TIM_Base_Start+0xa4>
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005326:	d011      	beq.n	800534c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f042 0201 	orr.w	r2, r2, #1
 8005336:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005338:	e008      	b.n	800534c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	681a      	ldr	r2, [r3, #0]
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f042 0201 	orr.w	r2, r2, #1
 8005348:	601a      	str	r2, [r3, #0]
 800534a:	e000      	b.n	800534e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800534c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800534e:	2300      	movs	r3, #0
}
 8005350:	4618      	mov	r0, r3
 8005352:	3714      	adds	r7, #20
 8005354:	46bd      	mov	sp, r7
 8005356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535a:	4770      	bx	lr
 800535c:	40012c00 	.word	0x40012c00
 8005360:	40000400 	.word	0x40000400
 8005364:	40000800 	.word	0x40000800
 8005368:	40000c00 	.word	0x40000c00
 800536c:	40013400 	.word	0x40013400
 8005370:	40014000 	.word	0x40014000
 8005374:	00010007 	.word	0x00010007

08005378 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005382:	2300      	movs	r3, #0
 8005384:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800538c:	2b01      	cmp	r3, #1
 800538e:	d101      	bne.n	8005394 <HAL_TIM_ConfigClockSource+0x1c>
 8005390:	2302      	movs	r3, #2
 8005392:	e0b6      	b.n	8005502 <HAL_TIM_ConfigClockSource+0x18a>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2201      	movs	r2, #1
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2202      	movs	r2, #2
 80053a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	689b      	ldr	r3, [r3, #8]
 80053aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80053b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80053b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80053be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053d0:	d03e      	beq.n	8005450 <HAL_TIM_ConfigClockSource+0xd8>
 80053d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80053d6:	f200 8087 	bhi.w	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 80053da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053de:	f000 8086 	beq.w	80054ee <HAL_TIM_ConfigClockSource+0x176>
 80053e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053e6:	d87f      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 80053e8:	2b70      	cmp	r3, #112	@ 0x70
 80053ea:	d01a      	beq.n	8005422 <HAL_TIM_ConfigClockSource+0xaa>
 80053ec:	2b70      	cmp	r3, #112	@ 0x70
 80053ee:	d87b      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 80053f0:	2b60      	cmp	r3, #96	@ 0x60
 80053f2:	d050      	beq.n	8005496 <HAL_TIM_ConfigClockSource+0x11e>
 80053f4:	2b60      	cmp	r3, #96	@ 0x60
 80053f6:	d877      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 80053f8:	2b50      	cmp	r3, #80	@ 0x50
 80053fa:	d03c      	beq.n	8005476 <HAL_TIM_ConfigClockSource+0xfe>
 80053fc:	2b50      	cmp	r3, #80	@ 0x50
 80053fe:	d873      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 8005400:	2b40      	cmp	r3, #64	@ 0x40
 8005402:	d058      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x13e>
 8005404:	2b40      	cmp	r3, #64	@ 0x40
 8005406:	d86f      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 8005408:	2b30      	cmp	r3, #48	@ 0x30
 800540a:	d064      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0x15e>
 800540c:	2b30      	cmp	r3, #48	@ 0x30
 800540e:	d86b      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 8005410:	2b20      	cmp	r3, #32
 8005412:	d060      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0x15e>
 8005414:	2b20      	cmp	r3, #32
 8005416:	d867      	bhi.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
 8005418:	2b00      	cmp	r3, #0
 800541a:	d05c      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0x15e>
 800541c:	2b10      	cmp	r3, #16
 800541e:	d05a      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0x15e>
 8005420:	e062      	b.n	80054e8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005432:	f000 f98d 	bl	8005750 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005444:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	609a      	str	r2, [r3, #8]
      break;
 800544e:	e04f      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005458:	683b      	ldr	r3, [r7, #0]
 800545a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005460:	f000 f976 	bl	8005750 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689a      	ldr	r2, [r3, #8]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005472:	609a      	str	r2, [r3, #8]
      break;
 8005474:	e03c      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005482:	461a      	mov	r2, r3
 8005484:	f000 f8e8 	bl	8005658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2150      	movs	r1, #80	@ 0x50
 800548e:	4618      	mov	r0, r3
 8005490:	f000 f941 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 8005494:	e02c      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80054a2:	461a      	mov	r2, r3
 80054a4:	f000 f907 	bl	80056b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2160      	movs	r1, #96	@ 0x60
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 f931 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 80054b4:	e01c      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054c2:	461a      	mov	r2, r3
 80054c4:	f000 f8c8 	bl	8005658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2140      	movs	r1, #64	@ 0x40
 80054ce:	4618      	mov	r0, r3
 80054d0:	f000 f921 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 80054d4:	e00c      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4619      	mov	r1, r3
 80054e0:	4610      	mov	r0, r2
 80054e2:	f000 f918 	bl	8005716 <TIM_ITRx_SetConfig>
      break;
 80054e6:	e003      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	73fb      	strb	r3, [r7, #15]
      break;
 80054ec:	e000      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80054ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2201      	movs	r2, #1
 80054f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005500:	7bfb      	ldrb	r3, [r7, #15]
}
 8005502:	4618      	mov	r0, r3
 8005504:	3710      	adds	r7, #16
 8005506:	46bd      	mov	sp, r7
 8005508:	bd80      	pop	{r7, pc}
	...

0800550c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
 8005514:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	4a46      	ldr	r2, [pc, #280]	@ (8005638 <TIM_Base_SetConfig+0x12c>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d013      	beq.n	800554c <TIM_Base_SetConfig+0x40>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800552a:	d00f      	beq.n	800554c <TIM_Base_SetConfig+0x40>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	4a43      	ldr	r2, [pc, #268]	@ (800563c <TIM_Base_SetConfig+0x130>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d00b      	beq.n	800554c <TIM_Base_SetConfig+0x40>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a42      	ldr	r2, [pc, #264]	@ (8005640 <TIM_Base_SetConfig+0x134>)
 8005538:	4293      	cmp	r3, r2
 800553a:	d007      	beq.n	800554c <TIM_Base_SetConfig+0x40>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	4a41      	ldr	r2, [pc, #260]	@ (8005644 <TIM_Base_SetConfig+0x138>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d003      	beq.n	800554c <TIM_Base_SetConfig+0x40>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a40      	ldr	r2, [pc, #256]	@ (8005648 <TIM_Base_SetConfig+0x13c>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d108      	bne.n	800555e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005552:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	68fa      	ldr	r2, [r7, #12]
 800555a:	4313      	orrs	r3, r2
 800555c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	4a35      	ldr	r2, [pc, #212]	@ (8005638 <TIM_Base_SetConfig+0x12c>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d01f      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800556c:	d01b      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	4a32      	ldr	r2, [pc, #200]	@ (800563c <TIM_Base_SetConfig+0x130>)
 8005572:	4293      	cmp	r3, r2
 8005574:	d017      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a31      	ldr	r2, [pc, #196]	@ (8005640 <TIM_Base_SetConfig+0x134>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d013      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a30      	ldr	r2, [pc, #192]	@ (8005644 <TIM_Base_SetConfig+0x138>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d00f      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	4a2f      	ldr	r2, [pc, #188]	@ (8005648 <TIM_Base_SetConfig+0x13c>)
 800558a:	4293      	cmp	r3, r2
 800558c:	d00b      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a2e      	ldr	r2, [pc, #184]	@ (800564c <TIM_Base_SetConfig+0x140>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d007      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	4a2d      	ldr	r2, [pc, #180]	@ (8005650 <TIM_Base_SetConfig+0x144>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d003      	beq.n	80055a6 <TIM_Base_SetConfig+0x9a>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a2c      	ldr	r2, [pc, #176]	@ (8005654 <TIM_Base_SetConfig+0x148>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d108      	bne.n	80055b8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80055ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	68db      	ldr	r3, [r3, #12]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	4313      	orrs	r3, r2
 80055c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	68fa      	ldr	r2, [r7, #12]
 80055ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	689a      	ldr	r2, [r3, #8]
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	681a      	ldr	r2, [r3, #0]
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	4a16      	ldr	r2, [pc, #88]	@ (8005638 <TIM_Base_SetConfig+0x12c>)
 80055e0:	4293      	cmp	r3, r2
 80055e2:	d00f      	beq.n	8005604 <TIM_Base_SetConfig+0xf8>
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a18      	ldr	r2, [pc, #96]	@ (8005648 <TIM_Base_SetConfig+0x13c>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00b      	beq.n	8005604 <TIM_Base_SetConfig+0xf8>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a17      	ldr	r2, [pc, #92]	@ (800564c <TIM_Base_SetConfig+0x140>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d007      	beq.n	8005604 <TIM_Base_SetConfig+0xf8>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a16      	ldr	r2, [pc, #88]	@ (8005650 <TIM_Base_SetConfig+0x144>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d003      	beq.n	8005604 <TIM_Base_SetConfig+0xf8>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a15      	ldr	r2, [pc, #84]	@ (8005654 <TIM_Base_SetConfig+0x148>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d103      	bne.n	800560c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	691a      	ldr	r2, [r3, #16]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	691b      	ldr	r3, [r3, #16]
 8005616:	f003 0301 	and.w	r3, r3, #1
 800561a:	2b01      	cmp	r3, #1
 800561c:	d105      	bne.n	800562a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	691b      	ldr	r3, [r3, #16]
 8005622:	f023 0201 	bic.w	r2, r3, #1
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	611a      	str	r2, [r3, #16]
  }
}
 800562a:	bf00      	nop
 800562c:	3714      	adds	r7, #20
 800562e:	46bd      	mov	sp, r7
 8005630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	40012c00 	.word	0x40012c00
 800563c:	40000400 	.word	0x40000400
 8005640:	40000800 	.word	0x40000800
 8005644:	40000c00 	.word	0x40000c00
 8005648:	40013400 	.word	0x40013400
 800564c:	40014000 	.word	0x40014000
 8005650:	40014400 	.word	0x40014400
 8005654:	40014800 	.word	0x40014800

08005658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005658:	b480      	push	{r7}
 800565a:	b087      	sub	sp, #28
 800565c:	af00      	add	r7, sp, #0
 800565e:	60f8      	str	r0, [r7, #12]
 8005660:	60b9      	str	r1, [r7, #8]
 8005662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6a1b      	ldr	r3, [r3, #32]
 8005668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	6a1b      	ldr	r3, [r3, #32]
 800566e:	f023 0201 	bic.w	r2, r3, #1
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	699b      	ldr	r3, [r3, #24]
 800567a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800567c:	693b      	ldr	r3, [r7, #16]
 800567e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	011b      	lsls	r3, r3, #4
 8005688:	693a      	ldr	r2, [r7, #16]
 800568a:	4313      	orrs	r3, r2
 800568c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	f023 030a 	bic.w	r3, r3, #10
 8005694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	4313      	orrs	r3, r2
 800569c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	693a      	ldr	r2, [r7, #16]
 80056a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	697a      	ldr	r2, [r7, #20]
 80056a8:	621a      	str	r2, [r3, #32]
}
 80056aa:	bf00      	nop
 80056ac:	371c      	adds	r7, #28
 80056ae:	46bd      	mov	sp, r7
 80056b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b4:	4770      	bx	lr

080056b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056b6:	b480      	push	{r7}
 80056b8:	b087      	sub	sp, #28
 80056ba:	af00      	add	r7, sp, #0
 80056bc:	60f8      	str	r0, [r7, #12]
 80056be:	60b9      	str	r1, [r7, #8]
 80056c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6a1b      	ldr	r3, [r3, #32]
 80056cc:	f023 0210 	bic.w	r2, r3, #16
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	699b      	ldr	r3, [r3, #24]
 80056d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056da:	693b      	ldr	r3, [r7, #16]
 80056dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	031b      	lsls	r3, r3, #12
 80056e6:	693a      	ldr	r2, [r7, #16]
 80056e8:	4313      	orrs	r3, r2
 80056ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80056f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	011b      	lsls	r3, r3, #4
 80056f8:	697a      	ldr	r2, [r7, #20]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	621a      	str	r2, [r3, #32]
}
 800570a:	bf00      	nop
 800570c:	371c      	adds	r7, #28
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005716:	b480      	push	{r7}
 8005718:	b085      	sub	sp, #20
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
 800571e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	689b      	ldr	r3, [r3, #8]
 8005724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800572c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005730:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	f043 0307 	orr.w	r3, r3, #7
 800573c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	609a      	str	r2, [r3, #8]
}
 8005744:	bf00      	nop
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800576a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	021a      	lsls	r2, r3, #8
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	431a      	orrs	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4313      	orrs	r3, r2
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	4313      	orrs	r3, r2
 800577c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	609a      	str	r2, [r3, #8]
}
 8005784:	bf00      	nop
 8005786:	371c      	adds	r7, #28
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005790:	b480      	push	{r7}
 8005792:	b085      	sub	sp, #20
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	d101      	bne.n	80057a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057a4:	2302      	movs	r3, #2
 80057a6:	e068      	b.n	800587a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	685b      	ldr	r3, [r3, #4]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	689b      	ldr	r3, [r3, #8]
 80057c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a2e      	ldr	r2, [pc, #184]	@ (8005888 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80057ce:	4293      	cmp	r3, r2
 80057d0:	d004      	beq.n	80057dc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	4a2d      	ldr	r2, [pc, #180]	@ (800588c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d108      	bne.n	80057ee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80057e2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	68fa      	ldr	r2, [r7, #12]
 80057ea:	4313      	orrs	r3, r2
 80057ec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057f4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	68fa      	ldr	r2, [r7, #12]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68fa      	ldr	r2, [r7, #12]
 8005806:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	4a1e      	ldr	r2, [pc, #120]	@ (8005888 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800580e:	4293      	cmp	r3, r2
 8005810:	d01d      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800581a:	d018      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	4a1b      	ldr	r2, [pc, #108]	@ (8005890 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005822:	4293      	cmp	r3, r2
 8005824:	d013      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	4a1a      	ldr	r2, [pc, #104]	@ (8005894 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d00e      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a18      	ldr	r2, [pc, #96]	@ (8005898 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d009      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a13      	ldr	r2, [pc, #76]	@ (800588c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d004      	beq.n	800584e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a14      	ldr	r2, [pc, #80]	@ (800589c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d10c      	bne.n	8005868 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005854:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	4313      	orrs	r3, r2
 800585e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68ba      	ldr	r2, [r7, #8]
 8005866:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005878:	2300      	movs	r3, #0
}
 800587a:	4618      	mov	r0, r3
 800587c:	3714      	adds	r7, #20
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	40012c00 	.word	0x40012c00
 800588c:	40013400 	.word	0x40013400
 8005890:	40000400 	.word	0x40000400
 8005894:	40000800 	.word	0x40000800
 8005898:	40000c00 	.word	0x40000c00
 800589c:	40014000 	.word	0x40014000

080058a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b082      	sub	sp, #8
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d101      	bne.n	80058b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
 80058b0:	e042      	b.n	8005938 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d106      	bne.n	80058ca <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058c4:	6878      	ldr	r0, [r7, #4]
 80058c6:	f7fb fcb1 	bl	800122c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2224      	movs	r2, #36	@ 0x24
 80058ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	681a      	ldr	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f022 0201 	bic.w	r2, r2, #1
 80058e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d002      	beq.n	80058f0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f000 ff46 	bl	800677c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80058f0:	6878      	ldr	r0, [r7, #4]
 80058f2:	f000 fc43 	bl	800617c <UART_SetConfig>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d101      	bne.n	8005900 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80058fc:	2301      	movs	r3, #1
 80058fe:	e01b      	b.n	8005938 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	685a      	ldr	r2, [r3, #4]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800590e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	689a      	ldr	r2, [r3, #8]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800591e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	681a      	ldr	r2, [r3, #0]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005930:	6878      	ldr	r0, [r7, #4]
 8005932:	f000 ffc5 	bl	80068c0 <UART_CheckIdleState>
 8005936:	4603      	mov	r3, r0
}
 8005938:	4618      	mov	r0, r3
 800593a:	3708      	adds	r7, #8
 800593c:	46bd      	mov	sp, r7
 800593e:	bd80      	pop	{r7, pc}

08005940 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b08a      	sub	sp, #40	@ 0x28
 8005944:	af02      	add	r7, sp, #8
 8005946:	60f8      	str	r0, [r7, #12]
 8005948:	60b9      	str	r1, [r7, #8]
 800594a:	603b      	str	r3, [r7, #0]
 800594c:	4613      	mov	r3, r2
 800594e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005956:	2b20      	cmp	r3, #32
 8005958:	d17b      	bne.n	8005a52 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_UART_Transmit+0x26>
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d101      	bne.n	800596a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e074      	b.n	8005a54 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2221      	movs	r2, #33	@ 0x21
 8005976:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800597a:	f7fb ff1d 	bl	80017b8 <HAL_GetTick>
 800597e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	88fa      	ldrh	r2, [r7, #6]
 8005984:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	88fa      	ldrh	r2, [r7, #6]
 800598c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005998:	d108      	bne.n	80059ac <HAL_UART_Transmit+0x6c>
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	691b      	ldr	r3, [r3, #16]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d104      	bne.n	80059ac <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80059a2:	2300      	movs	r3, #0
 80059a4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80059a6:	68bb      	ldr	r3, [r7, #8]
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	e003      	b.n	80059b4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80059b0:	2300      	movs	r3, #0
 80059b2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80059b4:	e030      	b.n	8005a18 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	9300      	str	r3, [sp, #0]
 80059ba:	697b      	ldr	r3, [r7, #20]
 80059bc:	2200      	movs	r2, #0
 80059be:	2180      	movs	r1, #128	@ 0x80
 80059c0:	68f8      	ldr	r0, [r7, #12]
 80059c2:	f001 f827 	bl	8006a14 <UART_WaitOnFlagUntilTimeout>
 80059c6:	4603      	mov	r3, r0
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d005      	beq.n	80059d8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2220      	movs	r2, #32
 80059d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e03d      	b.n	8005a54 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10b      	bne.n	80059f6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80059de:	69bb      	ldr	r3, [r7, #24]
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80059ec:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	3302      	adds	r3, #2
 80059f2:	61bb      	str	r3, [r7, #24]
 80059f4:	e007      	b.n	8005a06 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80059f6:	69fb      	ldr	r3, [r7, #28]
 80059f8:	781a      	ldrb	r2, [r3, #0]
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	3301      	adds	r3, #1
 8005a04:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	3b01      	subs	r3, #1
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005a1e:	b29b      	uxth	r3, r3
 8005a20:	2b00      	cmp	r3, #0
 8005a22:	d1c8      	bne.n	80059b6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	9300      	str	r3, [sp, #0]
 8005a28:	697b      	ldr	r3, [r7, #20]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	2140      	movs	r1, #64	@ 0x40
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 fff0 	bl	8006a14 <UART_WaitOnFlagUntilTimeout>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d005      	beq.n	8005a46 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005a42:	2303      	movs	r3, #3
 8005a44:	e006      	b.n	8005a54 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	2220      	movs	r2, #32
 8005a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	e000      	b.n	8005a54 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005a52:	2302      	movs	r3, #2
  }
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	3720      	adds	r7, #32
 8005a58:	46bd      	mov	sp, r7
 8005a5a:	bd80      	pop	{r7, pc}

08005a5c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b08a      	sub	sp, #40	@ 0x28
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	4613      	mov	r3, r2
 8005a68:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005a70:	2b20      	cmp	r3, #32
 8005a72:	d137      	bne.n	8005ae4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <HAL_UART_Receive_IT+0x24>
 8005a7a:	88fb      	ldrh	r3, [r7, #6]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d101      	bne.n	8005a84 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e030      	b.n	8005ae6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a18      	ldr	r2, [pc, #96]	@ (8005af0 <HAL_UART_Receive_IT+0x94>)
 8005a90:	4293      	cmp	r3, r2
 8005a92:	d01f      	beq.n	8005ad4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d018      	beq.n	8005ad4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	e853 3f00 	ldrex	r3, [r3]
 8005aae:	613b      	str	r3, [r7, #16]
   return(result);
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005ab6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	461a      	mov	r2, r3
 8005abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac0:	623b      	str	r3, [r7, #32]
 8005ac2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	69f9      	ldr	r1, [r7, #28]
 8005ac6:	6a3a      	ldr	r2, [r7, #32]
 8005ac8:	e841 2300 	strex	r3, r2, [r1]
 8005acc:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e6      	bne.n	8005aa2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005ad4:	88fb      	ldrh	r3, [r7, #6]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	68b9      	ldr	r1, [r7, #8]
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f001 f808 	bl	8006af0 <UART_Start_Receive_IT>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	e000      	b.n	8005ae6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005ae4:	2302      	movs	r3, #2
  }
}
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	3728      	adds	r7, #40	@ 0x28
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}
 8005aee:	bf00      	nop
 8005af0:	40008000 	.word	0x40008000

08005af4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b0ba      	sub	sp, #232	@ 0xe8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b1a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8005b1e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8005b22:	4013      	ands	r3, r2
 8005b24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8005b28:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d11b      	bne.n	8005b68 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005b30:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b34:	f003 0320 	and.w	r3, r3, #32
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d015      	beq.n	8005b68 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005b3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b40:	f003 0320 	and.w	r3, r3, #32
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d105      	bne.n	8005b54 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005b48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d009      	beq.n	8005b68 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	f000 82e3 	beq.w	8006124 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005b62:	6878      	ldr	r0, [r7, #4]
 8005b64:	4798      	blx	r3
      }
      return;
 8005b66:	e2dd      	b.n	8006124 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005b68:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	f000 8123 	beq.w	8005db8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8005b72:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005b76:	4b8d      	ldr	r3, [pc, #564]	@ (8005dac <HAL_UART_IRQHandler+0x2b8>)
 8005b78:	4013      	ands	r3, r2
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d106      	bne.n	8005b8c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8005b7e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8005b82:	4b8b      	ldr	r3, [pc, #556]	@ (8005db0 <HAL_UART_IRQHandler+0x2bc>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	f000 8116 	beq.w	8005db8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005b8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b90:	f003 0301 	and.w	r3, r3, #1
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d011      	beq.n	8005bbc <HAL_UART_IRQHandler+0xc8>
 8005b98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00b      	beq.n	8005bbc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	2201      	movs	r2, #1
 8005baa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bb2:	f043 0201 	orr.w	r2, r3, #1
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bc0:	f003 0302 	and.w	r3, r3, #2
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d011      	beq.n	8005bec <HAL_UART_IRQHandler+0xf8>
 8005bc8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bcc:	f003 0301 	and.w	r3, r3, #1
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d00b      	beq.n	8005bec <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2202      	movs	r2, #2
 8005bda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005be2:	f043 0204 	orr.w	r2, r3, #4
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005bec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bf0:	f003 0304 	and.w	r3, r3, #4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d011      	beq.n	8005c1c <HAL_UART_IRQHandler+0x128>
 8005bf8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bfc:	f003 0301 	and.w	r3, r3, #1
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00b      	beq.n	8005c1c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	2204      	movs	r2, #4
 8005c0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c12:	f043 0202 	orr.w	r2, r3, #2
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c20:	f003 0308 	and.w	r3, r3, #8
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d017      	beq.n	8005c58 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c2c:	f003 0320 	and.w	r3, r3, #32
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d105      	bne.n	8005c40 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8005c34:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8005c38:	4b5c      	ldr	r3, [pc, #368]	@ (8005dac <HAL_UART_IRQHandler+0x2b8>)
 8005c3a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d00b      	beq.n	8005c58 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	2208      	movs	r2, #8
 8005c46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c4e:	f043 0208 	orr.w	r2, r3, #8
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d012      	beq.n	8005c8a <HAL_UART_IRQHandler+0x196>
 8005c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c68:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00c      	beq.n	8005c8a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005c78:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c80:	f043 0220 	orr.w	r2, r3, #32
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f000 8249 	beq.w	8006128 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8005c96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c9a:	f003 0320 	and.w	r3, r3, #32
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d013      	beq.n	8005cca <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8005ca2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ca6:	f003 0320 	and.w	r3, r3, #32
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d105      	bne.n	8005cba <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8005cae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d007      	beq.n	8005cca <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d003      	beq.n	8005cca <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	689b      	ldr	r3, [r3, #8]
 8005cda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cde:	2b40      	cmp	r3, #64	@ 0x40
 8005ce0:	d005      	beq.n	8005cee <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005ce2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005ce6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d054      	beq.n	8005d98 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f001 f820 	bl	8006d34 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005cfe:	2b40      	cmp	r3, #64	@ 0x40
 8005d00:	d146      	bne.n	8005d90 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	3308      	adds	r3, #8
 8005d08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005d10:	e853 3f00 	ldrex	r3, [r3]
 8005d14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005d18:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005d1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d20:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	3308      	adds	r3, #8
 8005d2a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005d2e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005d32:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005d3a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005d3e:	e841 2300 	strex	r3, r2, [r1]
 8005d42:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005d46:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d1d9      	bne.n	8005d02 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d017      	beq.n	8005d88 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d5e:	4a15      	ldr	r2, [pc, #84]	@ (8005db4 <HAL_UART_IRQHandler+0x2c0>)
 8005d60:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f7fd fa7a 	bl	8003262 <HAL_DMA_Abort_IT>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d019      	beq.n	8005da8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005d82:	4610      	mov	r0, r2
 8005d84:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d86:	e00f      	b.n	8005da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	f000 f9e1 	bl	8006150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d8e:	e00b      	b.n	8005da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d90:	6878      	ldr	r0, [r7, #4]
 8005d92:	f000 f9dd 	bl	8006150 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d96:	e007      	b.n	8005da8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f9d9 	bl	8006150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005da6:	e1bf      	b.n	8006128 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da8:	bf00      	nop
    return;
 8005daa:	e1bd      	b.n	8006128 <HAL_UART_IRQHandler+0x634>
 8005dac:	10000001 	.word	0x10000001
 8005db0:	04000120 	.word	0x04000120
 8005db4:	08006e01 	.word	0x08006e01

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	f040 8153 	bne.w	8006068 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005dc6:	f003 0310 	and.w	r3, r3, #16
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	f000 814c 	beq.w	8006068 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005dd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005dd4:	f003 0310 	and.w	r3, r3, #16
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	f000 8145 	beq.w	8006068 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	2210      	movs	r2, #16
 8005de4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	689b      	ldr	r3, [r3, #8]
 8005dec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005df0:	2b40      	cmp	r3, #64	@ 0x40
 8005df2:	f040 80bb 	bne.w	8005f6c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005e04:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	f000 818f 	beq.w	800612c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e14:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	f080 8187 	bcs.w	800612c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005e24:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f003 0320 	and.w	r3, r3, #32
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	f040 8087 	bne.w	8005f4a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e44:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e48:	e853 3f00 	ldrex	r3, [r3]
 8005e4c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005e50:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005e54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	461a      	mov	r2, r3
 8005e62:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005e6a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005e72:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005e76:	e841 2300 	strex	r3, r2, [r1]
 8005e7a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e7e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1da      	bne.n	8005e3c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	3308      	adds	r3, #8
 8005e8c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e90:	e853 3f00 	ldrex	r3, [r3]
 8005e94:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e98:	f023 0301 	bic.w	r3, r3, #1
 8005e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3308      	adds	r3, #8
 8005ea6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005eaa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005eae:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005eb2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005ebc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e1      	bne.n	8005e86 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3308      	adds	r3, #8
 8005ec8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eca:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005ecc:	e853 3f00 	ldrex	r3, [r3]
 8005ed0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005ed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ed4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005ed8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	3308      	adds	r3, #8
 8005ee2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005ee6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005ee8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eea:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005eec:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005eee:	e841 2300 	strex	r3, r2, [r1]
 8005ef2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005ef4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d1e3      	bne.n	8005ec2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2220      	movs	r2, #32
 8005efe:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2200      	movs	r2, #0
 8005f06:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005f10:	e853 3f00 	ldrex	r3, [r3]
 8005f14:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005f16:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005f18:	f023 0310 	bic.w	r3, r3, #16
 8005f1c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	461a      	mov	r2, r3
 8005f26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005f2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005f2c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f2e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005f30:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005f32:	e841 2300 	strex	r3, r2, [r1]
 8005f36:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005f38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d1e4      	bne.n	8005f08 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f44:	4618      	mov	r0, r3
 8005f46:	f7fd f930 	bl	80031aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2202      	movs	r2, #2
 8005f4e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	1ad3      	subs	r3, r2, r3
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	4619      	mov	r1, r3
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 f8fd 	bl	8006164 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005f6a:	e0df      	b.n	800612c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f78:	b29b      	uxth	r3, r3
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005f86:	b29b      	uxth	r3, r3
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	f000 80d1 	beq.w	8006130 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8005f8e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 80cc 	beq.w	8006130 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fa0:	e853 3f00 	ldrex	r3, [r3]
 8005fa4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fa6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	461a      	mov	r2, r3
 8005fb6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fbc:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005fc0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005fc2:	e841 2300 	strex	r3, r2, [r1]
 8005fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005fc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d1e4      	bne.n	8005f98 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	3308      	adds	r3, #8
 8005fd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd8:	e853 3f00 	ldrex	r3, [r3]
 8005fdc:	623b      	str	r3, [r7, #32]
   return(result);
 8005fde:	6a3b      	ldr	r3, [r7, #32]
 8005fe0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005fe4:	f023 0301 	bic.w	r3, r3, #1
 8005fe8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	3308      	adds	r3, #8
 8005ff2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005ff6:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ff8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ffc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ffe:	e841 2300 	strex	r3, r2, [r1]
 8006002:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006004:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1e1      	bne.n	8005fce <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2220      	movs	r2, #32
 800600e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006024:	693b      	ldr	r3, [r7, #16]
 8006026:	e853 3f00 	ldrex	r3, [r3]
 800602a:	60fb      	str	r3, [r7, #12]
   return(result);
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	f023 0310 	bic.w	r3, r3, #16
 8006032:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	461a      	mov	r2, r3
 800603c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006040:	61fb      	str	r3, [r7, #28]
 8006042:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006044:	69b9      	ldr	r1, [r7, #24]
 8006046:	69fa      	ldr	r2, [r7, #28]
 8006048:	e841 2300 	strex	r3, r2, [r1]
 800604c:	617b      	str	r3, [r7, #20]
   return(result);
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d1e4      	bne.n	800601e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2202      	movs	r2, #2
 8006058:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800605a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800605e:	4619      	mov	r1, r3
 8006060:	6878      	ldr	r0, [r7, #4]
 8006062:	f000 f87f 	bl	8006164 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006066:	e063      	b.n	8006130 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006068:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800606c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00e      	beq.n	8006092 <HAL_UART_IRQHandler+0x59e>
 8006074:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006078:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d008      	beq.n	8006092 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006088:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f001 fc16 	bl	80078bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006090:	e051      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800609a:	2b00      	cmp	r3, #0
 800609c:	d014      	beq.n	80060c8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800609e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d105      	bne.n	80060b6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80060aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80060ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d008      	beq.n	80060c8 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d03a      	beq.n	8006134 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	4798      	blx	r3
    }
    return;
 80060c6:	e035      	b.n	8006134 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80060c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d009      	beq.n	80060e8 <HAL_UART_IRQHandler+0x5f4>
 80060d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fea3 	bl	8006e2c <UART_EndTransmit_IT>
    return;
 80060e6:	e026      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80060e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80060ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d009      	beq.n	8006108 <HAL_UART_IRQHandler+0x614>
 80060f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80060f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f001 fbef 	bl	80078e4 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006106:	e016      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006108:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800610c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d010      	beq.n	8006136 <HAL_UART_IRQHandler+0x642>
 8006114:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006118:	2b00      	cmp	r3, #0
 800611a:	da0c      	bge.n	8006136 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800611c:	6878      	ldr	r0, [r7, #4]
 800611e:	f001 fbd7 	bl	80078d0 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006122:	e008      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
      return;
 8006124:	bf00      	nop
 8006126:	e006      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
    return;
 8006128:	bf00      	nop
 800612a:	e004      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
      return;
 800612c:	bf00      	nop
 800612e:	e002      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
      return;
 8006130:	bf00      	nop
 8006132:	e000      	b.n	8006136 <HAL_UART_IRQHandler+0x642>
    return;
 8006134:	bf00      	nop
  }
}
 8006136:	37e8      	adds	r7, #232	@ 0xe8
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006144:	bf00      	nop
 8006146:	370c      	adds	r7, #12
 8006148:	46bd      	mov	sp, r7
 800614a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614e:	4770      	bx	lr

08006150 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006150:	b480      	push	{r7}
 8006152:	b083      	sub	sp, #12
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006158:	bf00      	nop
 800615a:	370c      	adds	r7, #12
 800615c:	46bd      	mov	sp, r7
 800615e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006162:	4770      	bx	lr

08006164 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006164:	b480      	push	{r7}
 8006166:	b083      	sub	sp, #12
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
 800616c:	460b      	mov	r3, r1
 800616e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006170:	bf00      	nop
 8006172:	370c      	adds	r7, #12
 8006174:	46bd      	mov	sp, r7
 8006176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617a:	4770      	bx	lr

0800617c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800617c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006180:	b08c      	sub	sp, #48	@ 0x30
 8006182:	af00      	add	r7, sp, #0
 8006184:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006186:	2300      	movs	r3, #0
 8006188:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	689a      	ldr	r2, [r3, #8]
 8006190:	697b      	ldr	r3, [r7, #20]
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	431a      	orrs	r2, r3
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	695b      	ldr	r3, [r3, #20]
 800619a:	431a      	orrs	r2, r3
 800619c:	697b      	ldr	r3, [r7, #20]
 800619e:	69db      	ldr	r3, [r3, #28]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	4baa      	ldr	r3, [pc, #680]	@ (8006454 <UART_SetConfig+0x2d8>)
 80061ac:	4013      	ands	r3, r2
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	6812      	ldr	r2, [r2, #0]
 80061b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061b4:	430b      	orrs	r3, r1
 80061b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b8:	697b      	ldr	r3, [r7, #20]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	68da      	ldr	r2, [r3, #12]
 80061c6:	697b      	ldr	r3, [r7, #20]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	430a      	orrs	r2, r1
 80061cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	699b      	ldr	r3, [r3, #24]
 80061d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a9f      	ldr	r2, [pc, #636]	@ (8006458 <UART_SetConfig+0x2dc>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d004      	beq.n	80061e8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	6a1b      	ldr	r3, [r3, #32]
 80061e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061e4:	4313      	orrs	r3, r2
 80061e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061e8:	697b      	ldr	r3, [r7, #20]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	689b      	ldr	r3, [r3, #8]
 80061ee:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80061f2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80061f6:	697a      	ldr	r2, [r7, #20]
 80061f8:	6812      	ldr	r2, [r2, #0]
 80061fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80061fc:	430b      	orrs	r3, r1
 80061fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006206:	f023 010f 	bic.w	r1, r3, #15
 800620a:	697b      	ldr	r3, [r7, #20]
 800620c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	430a      	orrs	r2, r1
 8006214:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006216:	697b      	ldr	r3, [r7, #20]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a90      	ldr	r2, [pc, #576]	@ (800645c <UART_SetConfig+0x2e0>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d125      	bne.n	800626c <UART_SetConfig+0xf0>
 8006220:	4b8f      	ldr	r3, [pc, #572]	@ (8006460 <UART_SetConfig+0x2e4>)
 8006222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006226:	f003 0303 	and.w	r3, r3, #3
 800622a:	2b03      	cmp	r3, #3
 800622c:	d81a      	bhi.n	8006264 <UART_SetConfig+0xe8>
 800622e:	a201      	add	r2, pc, #4	@ (adr r2, 8006234 <UART_SetConfig+0xb8>)
 8006230:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006234:	08006245 	.word	0x08006245
 8006238:	08006255 	.word	0x08006255
 800623c:	0800624d 	.word	0x0800624d
 8006240:	0800625d 	.word	0x0800625d
 8006244:	2301      	movs	r3, #1
 8006246:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800624a:	e116      	b.n	800647a <UART_SetConfig+0x2fe>
 800624c:	2302      	movs	r3, #2
 800624e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006252:	e112      	b.n	800647a <UART_SetConfig+0x2fe>
 8006254:	2304      	movs	r3, #4
 8006256:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800625a:	e10e      	b.n	800647a <UART_SetConfig+0x2fe>
 800625c:	2308      	movs	r3, #8
 800625e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006262:	e10a      	b.n	800647a <UART_SetConfig+0x2fe>
 8006264:	2310      	movs	r3, #16
 8006266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800626a:	e106      	b.n	800647a <UART_SetConfig+0x2fe>
 800626c:	697b      	ldr	r3, [r7, #20]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a7c      	ldr	r2, [pc, #496]	@ (8006464 <UART_SetConfig+0x2e8>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d138      	bne.n	80062e8 <UART_SetConfig+0x16c>
 8006276:	4b7a      	ldr	r3, [pc, #488]	@ (8006460 <UART_SetConfig+0x2e4>)
 8006278:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800627c:	f003 030c 	and.w	r3, r3, #12
 8006280:	2b0c      	cmp	r3, #12
 8006282:	d82d      	bhi.n	80062e0 <UART_SetConfig+0x164>
 8006284:	a201      	add	r2, pc, #4	@ (adr r2, 800628c <UART_SetConfig+0x110>)
 8006286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800628a:	bf00      	nop
 800628c:	080062c1 	.word	0x080062c1
 8006290:	080062e1 	.word	0x080062e1
 8006294:	080062e1 	.word	0x080062e1
 8006298:	080062e1 	.word	0x080062e1
 800629c:	080062d1 	.word	0x080062d1
 80062a0:	080062e1 	.word	0x080062e1
 80062a4:	080062e1 	.word	0x080062e1
 80062a8:	080062e1 	.word	0x080062e1
 80062ac:	080062c9 	.word	0x080062c9
 80062b0:	080062e1 	.word	0x080062e1
 80062b4:	080062e1 	.word	0x080062e1
 80062b8:	080062e1 	.word	0x080062e1
 80062bc:	080062d9 	.word	0x080062d9
 80062c0:	2300      	movs	r3, #0
 80062c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062c6:	e0d8      	b.n	800647a <UART_SetConfig+0x2fe>
 80062c8:	2302      	movs	r3, #2
 80062ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062ce:	e0d4      	b.n	800647a <UART_SetConfig+0x2fe>
 80062d0:	2304      	movs	r3, #4
 80062d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062d6:	e0d0      	b.n	800647a <UART_SetConfig+0x2fe>
 80062d8:	2308      	movs	r3, #8
 80062da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062de:	e0cc      	b.n	800647a <UART_SetConfig+0x2fe>
 80062e0:	2310      	movs	r3, #16
 80062e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80062e6:	e0c8      	b.n	800647a <UART_SetConfig+0x2fe>
 80062e8:	697b      	ldr	r3, [r7, #20]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4a5e      	ldr	r2, [pc, #376]	@ (8006468 <UART_SetConfig+0x2ec>)
 80062ee:	4293      	cmp	r3, r2
 80062f0:	d125      	bne.n	800633e <UART_SetConfig+0x1c2>
 80062f2:	4b5b      	ldr	r3, [pc, #364]	@ (8006460 <UART_SetConfig+0x2e4>)
 80062f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062f8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80062fc:	2b30      	cmp	r3, #48	@ 0x30
 80062fe:	d016      	beq.n	800632e <UART_SetConfig+0x1b2>
 8006300:	2b30      	cmp	r3, #48	@ 0x30
 8006302:	d818      	bhi.n	8006336 <UART_SetConfig+0x1ba>
 8006304:	2b20      	cmp	r3, #32
 8006306:	d00a      	beq.n	800631e <UART_SetConfig+0x1a2>
 8006308:	2b20      	cmp	r3, #32
 800630a:	d814      	bhi.n	8006336 <UART_SetConfig+0x1ba>
 800630c:	2b00      	cmp	r3, #0
 800630e:	d002      	beq.n	8006316 <UART_SetConfig+0x19a>
 8006310:	2b10      	cmp	r3, #16
 8006312:	d008      	beq.n	8006326 <UART_SetConfig+0x1aa>
 8006314:	e00f      	b.n	8006336 <UART_SetConfig+0x1ba>
 8006316:	2300      	movs	r3, #0
 8006318:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800631c:	e0ad      	b.n	800647a <UART_SetConfig+0x2fe>
 800631e:	2302      	movs	r3, #2
 8006320:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006324:	e0a9      	b.n	800647a <UART_SetConfig+0x2fe>
 8006326:	2304      	movs	r3, #4
 8006328:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800632c:	e0a5      	b.n	800647a <UART_SetConfig+0x2fe>
 800632e:	2308      	movs	r3, #8
 8006330:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006334:	e0a1      	b.n	800647a <UART_SetConfig+0x2fe>
 8006336:	2310      	movs	r3, #16
 8006338:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800633c:	e09d      	b.n	800647a <UART_SetConfig+0x2fe>
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a4a      	ldr	r2, [pc, #296]	@ (800646c <UART_SetConfig+0x2f0>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d125      	bne.n	8006394 <UART_SetConfig+0x218>
 8006348:	4b45      	ldr	r3, [pc, #276]	@ (8006460 <UART_SetConfig+0x2e4>)
 800634a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800634e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006352:	2bc0      	cmp	r3, #192	@ 0xc0
 8006354:	d016      	beq.n	8006384 <UART_SetConfig+0x208>
 8006356:	2bc0      	cmp	r3, #192	@ 0xc0
 8006358:	d818      	bhi.n	800638c <UART_SetConfig+0x210>
 800635a:	2b80      	cmp	r3, #128	@ 0x80
 800635c:	d00a      	beq.n	8006374 <UART_SetConfig+0x1f8>
 800635e:	2b80      	cmp	r3, #128	@ 0x80
 8006360:	d814      	bhi.n	800638c <UART_SetConfig+0x210>
 8006362:	2b00      	cmp	r3, #0
 8006364:	d002      	beq.n	800636c <UART_SetConfig+0x1f0>
 8006366:	2b40      	cmp	r3, #64	@ 0x40
 8006368:	d008      	beq.n	800637c <UART_SetConfig+0x200>
 800636a:	e00f      	b.n	800638c <UART_SetConfig+0x210>
 800636c:	2300      	movs	r3, #0
 800636e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006372:	e082      	b.n	800647a <UART_SetConfig+0x2fe>
 8006374:	2302      	movs	r3, #2
 8006376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800637a:	e07e      	b.n	800647a <UART_SetConfig+0x2fe>
 800637c:	2304      	movs	r3, #4
 800637e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006382:	e07a      	b.n	800647a <UART_SetConfig+0x2fe>
 8006384:	2308      	movs	r3, #8
 8006386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800638a:	e076      	b.n	800647a <UART_SetConfig+0x2fe>
 800638c:	2310      	movs	r3, #16
 800638e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006392:	e072      	b.n	800647a <UART_SetConfig+0x2fe>
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	4a35      	ldr	r2, [pc, #212]	@ (8006470 <UART_SetConfig+0x2f4>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d12a      	bne.n	80063f4 <UART_SetConfig+0x278>
 800639e:	4b30      	ldr	r3, [pc, #192]	@ (8006460 <UART_SetConfig+0x2e4>)
 80063a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80063a8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063ac:	d01a      	beq.n	80063e4 <UART_SetConfig+0x268>
 80063ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063b2:	d81b      	bhi.n	80063ec <UART_SetConfig+0x270>
 80063b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b8:	d00c      	beq.n	80063d4 <UART_SetConfig+0x258>
 80063ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063be:	d815      	bhi.n	80063ec <UART_SetConfig+0x270>
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d003      	beq.n	80063cc <UART_SetConfig+0x250>
 80063c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c8:	d008      	beq.n	80063dc <UART_SetConfig+0x260>
 80063ca:	e00f      	b.n	80063ec <UART_SetConfig+0x270>
 80063cc:	2300      	movs	r3, #0
 80063ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063d2:	e052      	b.n	800647a <UART_SetConfig+0x2fe>
 80063d4:	2302      	movs	r3, #2
 80063d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063da:	e04e      	b.n	800647a <UART_SetConfig+0x2fe>
 80063dc:	2304      	movs	r3, #4
 80063de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063e2:	e04a      	b.n	800647a <UART_SetConfig+0x2fe>
 80063e4:	2308      	movs	r3, #8
 80063e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063ea:	e046      	b.n	800647a <UART_SetConfig+0x2fe>
 80063ec:	2310      	movs	r3, #16
 80063ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80063f2:	e042      	b.n	800647a <UART_SetConfig+0x2fe>
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4a17      	ldr	r2, [pc, #92]	@ (8006458 <UART_SetConfig+0x2dc>)
 80063fa:	4293      	cmp	r3, r2
 80063fc:	d13a      	bne.n	8006474 <UART_SetConfig+0x2f8>
 80063fe:	4b18      	ldr	r3, [pc, #96]	@ (8006460 <UART_SetConfig+0x2e4>)
 8006400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006404:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006408:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800640c:	d01a      	beq.n	8006444 <UART_SetConfig+0x2c8>
 800640e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006412:	d81b      	bhi.n	800644c <UART_SetConfig+0x2d0>
 8006414:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006418:	d00c      	beq.n	8006434 <UART_SetConfig+0x2b8>
 800641a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800641e:	d815      	bhi.n	800644c <UART_SetConfig+0x2d0>
 8006420:	2b00      	cmp	r3, #0
 8006422:	d003      	beq.n	800642c <UART_SetConfig+0x2b0>
 8006424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006428:	d008      	beq.n	800643c <UART_SetConfig+0x2c0>
 800642a:	e00f      	b.n	800644c <UART_SetConfig+0x2d0>
 800642c:	2300      	movs	r3, #0
 800642e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006432:	e022      	b.n	800647a <UART_SetConfig+0x2fe>
 8006434:	2302      	movs	r3, #2
 8006436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800643a:	e01e      	b.n	800647a <UART_SetConfig+0x2fe>
 800643c:	2304      	movs	r3, #4
 800643e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006442:	e01a      	b.n	800647a <UART_SetConfig+0x2fe>
 8006444:	2308      	movs	r3, #8
 8006446:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800644a:	e016      	b.n	800647a <UART_SetConfig+0x2fe>
 800644c:	2310      	movs	r3, #16
 800644e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006452:	e012      	b.n	800647a <UART_SetConfig+0x2fe>
 8006454:	cfff69f3 	.word	0xcfff69f3
 8006458:	40008000 	.word	0x40008000
 800645c:	40013800 	.word	0x40013800
 8006460:	40021000 	.word	0x40021000
 8006464:	40004400 	.word	0x40004400
 8006468:	40004800 	.word	0x40004800
 800646c:	40004c00 	.word	0x40004c00
 8006470:	40005000 	.word	0x40005000
 8006474:	2310      	movs	r3, #16
 8006476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4ab0      	ldr	r2, [pc, #704]	@ (8006740 <UART_SetConfig+0x5c4>)
 8006480:	4293      	cmp	r3, r2
 8006482:	f040 809b 	bne.w	80065bc <UART_SetConfig+0x440>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006486:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800648a:	2b08      	cmp	r3, #8
 800648c:	d827      	bhi.n	80064de <UART_SetConfig+0x362>
 800648e:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <UART_SetConfig+0x318>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064b9 	.word	0x080064b9
 8006498:	080064c1 	.word	0x080064c1
 800649c:	080064c9 	.word	0x080064c9
 80064a0:	080064df 	.word	0x080064df
 80064a4:	080064cf 	.word	0x080064cf
 80064a8:	080064df 	.word	0x080064df
 80064ac:	080064df 	.word	0x080064df
 80064b0:	080064df 	.word	0x080064df
 80064b4:	080064d7 	.word	0x080064d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80064b8:	f7fe f88e 	bl	80045d8 <HAL_RCC_GetPCLK1Freq>
 80064bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064be:	e014      	b.n	80064ea <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80064c0:	f7fe f89e 	bl	8004600 <HAL_RCC_GetPCLK2Freq>
 80064c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064c6:	e010      	b.n	80064ea <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80064c8:	4b9e      	ldr	r3, [pc, #632]	@ (8006744 <UART_SetConfig+0x5c8>)
 80064ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064cc:	e00d      	b.n	80064ea <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80064ce:	f7fd ffd1 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80064d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80064d4:	e009      	b.n	80064ea <UART_SetConfig+0x36e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80064d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80064dc:	e005      	b.n	80064ea <UART_SetConfig+0x36e>
      default:
        pclk = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80064e8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80064ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	f000 8130 	beq.w	8006752 <UART_SetConfig+0x5d6>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064f6:	4a94      	ldr	r2, [pc, #592]	@ (8006748 <UART_SetConfig+0x5cc>)
 80064f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80064fc:	461a      	mov	r2, r3
 80064fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006500:	fbb3 f3f2 	udiv	r3, r3, r2
 8006504:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	685a      	ldr	r2, [r3, #4]
 800650a:	4613      	mov	r3, r2
 800650c:	005b      	lsls	r3, r3, #1
 800650e:	4413      	add	r3, r2
 8006510:	69ba      	ldr	r2, [r7, #24]
 8006512:	429a      	cmp	r2, r3
 8006514:	d305      	bcc.n	8006522 <UART_SetConfig+0x3a6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006516:	697b      	ldr	r3, [r7, #20]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800651c:	69ba      	ldr	r2, [r7, #24]
 800651e:	429a      	cmp	r2, r3
 8006520:	d903      	bls.n	800652a <UART_SetConfig+0x3ae>
      {
        ret = HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006528:	e113      	b.n	8006752 <UART_SetConfig+0x5d6>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800652a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652c:	2200      	movs	r2, #0
 800652e:	60bb      	str	r3, [r7, #8]
 8006530:	60fa      	str	r2, [r7, #12]
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006536:	4a84      	ldr	r2, [pc, #528]	@ (8006748 <UART_SetConfig+0x5cc>)
 8006538:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800653c:	b29b      	uxth	r3, r3
 800653e:	2200      	movs	r2, #0
 8006540:	603b      	str	r3, [r7, #0]
 8006542:	607a      	str	r2, [r7, #4]
 8006544:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006548:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800654c:	f7f9 fe72 	bl	8000234 <__aeabi_uldivmod>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	4610      	mov	r0, r2
 8006556:	4619      	mov	r1, r3
 8006558:	f04f 0200 	mov.w	r2, #0
 800655c:	f04f 0300 	mov.w	r3, #0
 8006560:	020b      	lsls	r3, r1, #8
 8006562:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006566:	0202      	lsls	r2, r0, #8
 8006568:	6979      	ldr	r1, [r7, #20]
 800656a:	6849      	ldr	r1, [r1, #4]
 800656c:	0849      	lsrs	r1, r1, #1
 800656e:	2000      	movs	r0, #0
 8006570:	460c      	mov	r4, r1
 8006572:	4605      	mov	r5, r0
 8006574:	eb12 0804 	adds.w	r8, r2, r4
 8006578:	eb43 0905 	adc.w	r9, r3, r5
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	469a      	mov	sl, r3
 8006584:	4693      	mov	fp, r2
 8006586:	4652      	mov	r2, sl
 8006588:	465b      	mov	r3, fp
 800658a:	4640      	mov	r0, r8
 800658c:	4649      	mov	r1, r9
 800658e:	f7f9 fe51 	bl	8000234 <__aeabi_uldivmod>
 8006592:	4602      	mov	r2, r0
 8006594:	460b      	mov	r3, r1
 8006596:	4613      	mov	r3, r2
 8006598:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800659a:	6a3b      	ldr	r3, [r7, #32]
 800659c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80065a0:	d308      	bcc.n	80065b4 <UART_SetConfig+0x438>
 80065a2:	6a3b      	ldr	r3, [r7, #32]
 80065a4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80065a8:	d204      	bcs.n	80065b4 <UART_SetConfig+0x438>
        {
          huart->Instance->BRR = usartdiv;
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	6a3a      	ldr	r2, [r7, #32]
 80065b0:	60da      	str	r2, [r3, #12]
 80065b2:	e0ce      	b.n	8006752 <UART_SetConfig+0x5d6>
        }
        else
        {
          ret = HAL_ERROR;
 80065b4:	2301      	movs	r3, #1
 80065b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80065ba:	e0ca      	b.n	8006752 <UART_SetConfig+0x5d6>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	69db      	ldr	r3, [r3, #28]
 80065c0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80065c4:	d166      	bne.n	8006694 <UART_SetConfig+0x518>
  {
    switch (clocksource)
 80065c6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80065ca:	2b08      	cmp	r3, #8
 80065cc:	d827      	bhi.n	800661e <UART_SetConfig+0x4a2>
 80065ce:	a201      	add	r2, pc, #4	@ (adr r2, 80065d4 <UART_SetConfig+0x458>)
 80065d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065d4:	080065f9 	.word	0x080065f9
 80065d8:	08006601 	.word	0x08006601
 80065dc:	08006609 	.word	0x08006609
 80065e0:	0800661f 	.word	0x0800661f
 80065e4:	0800660f 	.word	0x0800660f
 80065e8:	0800661f 	.word	0x0800661f
 80065ec:	0800661f 	.word	0x0800661f
 80065f0:	0800661f 	.word	0x0800661f
 80065f4:	08006617 	.word	0x08006617
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065f8:	f7fd ffee 	bl	80045d8 <HAL_RCC_GetPCLK1Freq>
 80065fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80065fe:	e014      	b.n	800662a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006600:	f7fd fffe 	bl	8004600 <HAL_RCC_GetPCLK2Freq>
 8006604:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006606:	e010      	b.n	800662a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006608:	4b4e      	ldr	r3, [pc, #312]	@ (8006744 <UART_SetConfig+0x5c8>)
 800660a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800660c:	e00d      	b.n	800662a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800660e:	f7fd ff31 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 8006612:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006614:	e009      	b.n	800662a <UART_SetConfig+0x4ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006616:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800661a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800661c:	e005      	b.n	800662a <UART_SetConfig+0x4ae>
      default:
        pclk = 0U;
 800661e:	2300      	movs	r3, #0
 8006620:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006622:	2301      	movs	r3, #1
 8006624:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 8090 	beq.w	8006752 <UART_SetConfig+0x5d6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006632:	697b      	ldr	r3, [r7, #20]
 8006634:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006636:	4a44      	ldr	r2, [pc, #272]	@ (8006748 <UART_SetConfig+0x5cc>)
 8006638:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800663c:	461a      	mov	r2, r3
 800663e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006640:	fbb3 f3f2 	udiv	r3, r3, r2
 8006644:	005a      	lsls	r2, r3, #1
 8006646:	697b      	ldr	r3, [r7, #20]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	085b      	lsrs	r3, r3, #1
 800664c:	441a      	add	r2, r3
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	685b      	ldr	r3, [r3, #4]
 8006652:	fbb2 f3f3 	udiv	r3, r2, r3
 8006656:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006658:	6a3b      	ldr	r3, [r7, #32]
 800665a:	2b0f      	cmp	r3, #15
 800665c:	d916      	bls.n	800668c <UART_SetConfig+0x510>
 800665e:	6a3b      	ldr	r3, [r7, #32]
 8006660:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006664:	d212      	bcs.n	800668c <UART_SetConfig+0x510>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006666:	6a3b      	ldr	r3, [r7, #32]
 8006668:	b29b      	uxth	r3, r3
 800666a:	f023 030f 	bic.w	r3, r3, #15
 800666e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006670:	6a3b      	ldr	r3, [r7, #32]
 8006672:	085b      	lsrs	r3, r3, #1
 8006674:	b29b      	uxth	r3, r3
 8006676:	f003 0307 	and.w	r3, r3, #7
 800667a:	b29a      	uxth	r2, r3
 800667c:	8bfb      	ldrh	r3, [r7, #30]
 800667e:	4313      	orrs	r3, r2
 8006680:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	8bfa      	ldrh	r2, [r7, #30]
 8006688:	60da      	str	r2, [r3, #12]
 800668a:	e062      	b.n	8006752 <UART_SetConfig+0x5d6>
      }
      else
      {
        ret = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006692:	e05e      	b.n	8006752 <UART_SetConfig+0x5d6>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006694:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006698:	2b08      	cmp	r3, #8
 800669a:	d828      	bhi.n	80066ee <UART_SetConfig+0x572>
 800669c:	a201      	add	r2, pc, #4	@ (adr r2, 80066a4 <UART_SetConfig+0x528>)
 800669e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066a2:	bf00      	nop
 80066a4:	080066c9 	.word	0x080066c9
 80066a8:	080066d1 	.word	0x080066d1
 80066ac:	080066d9 	.word	0x080066d9
 80066b0:	080066ef 	.word	0x080066ef
 80066b4:	080066df 	.word	0x080066df
 80066b8:	080066ef 	.word	0x080066ef
 80066bc:	080066ef 	.word	0x080066ef
 80066c0:	080066ef 	.word	0x080066ef
 80066c4:	080066e7 	.word	0x080066e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066c8:	f7fd ff86 	bl	80045d8 <HAL_RCC_GetPCLK1Freq>
 80066cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066ce:	e014      	b.n	80066fa <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066d0:	f7fd ff96 	bl	8004600 <HAL_RCC_GetPCLK2Freq>
 80066d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066d6:	e010      	b.n	80066fa <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80066d8:	4b1a      	ldr	r3, [pc, #104]	@ (8006744 <UART_SetConfig+0x5c8>)
 80066da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80066dc:	e00d      	b.n	80066fa <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80066de:	f7fd fec9 	bl	8004474 <HAL_RCC_GetSysClockFreq>
 80066e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80066e4:	e009      	b.n	80066fa <UART_SetConfig+0x57e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80066e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066ea:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80066ec:	e005      	b.n	80066fa <UART_SetConfig+0x57e>
      default:
        pclk = 0U;
 80066ee:	2300      	movs	r3, #0
 80066f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80066f2:	2301      	movs	r3, #1
 80066f4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80066f8:	bf00      	nop
    }

    if (pclk != 0U)
 80066fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d028      	beq.n	8006752 <UART_SetConfig+0x5d6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	4a10      	ldr	r2, [pc, #64]	@ (8006748 <UART_SetConfig+0x5cc>)
 8006706:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800670a:	461a      	mov	r2, r3
 800670c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800670e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	085b      	lsrs	r3, r3, #1
 8006718:	441a      	add	r2, r3
 800671a:	697b      	ldr	r3, [r7, #20]
 800671c:	685b      	ldr	r3, [r3, #4]
 800671e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006722:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006724:	6a3b      	ldr	r3, [r7, #32]
 8006726:	2b0f      	cmp	r3, #15
 8006728:	d910      	bls.n	800674c <UART_SetConfig+0x5d0>
 800672a:	6a3b      	ldr	r3, [r7, #32]
 800672c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006730:	d20c      	bcs.n	800674c <UART_SetConfig+0x5d0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	b29a      	uxth	r2, r3
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	60da      	str	r2, [r3, #12]
 800673c:	e009      	b.n	8006752 <UART_SetConfig+0x5d6>
 800673e:	bf00      	nop
 8006740:	40008000 	.word	0x40008000
 8006744:	00f42400 	.word	0x00f42400
 8006748:	080090dc 	.word	0x080090dc
      }
      else
      {
        ret = HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	2201      	movs	r2, #1
 8006756:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2201      	movs	r2, #1
 800675e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2200      	movs	r2, #0
 8006766:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2200      	movs	r2, #0
 800676c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800676e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8006772:	4618      	mov	r0, r3
 8006774:	3730      	adds	r7, #48	@ 0x30
 8006776:	46bd      	mov	sp, r7
 8006778:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800677c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800677c:	b480      	push	{r7}
 800677e:	b083      	sub	sp, #12
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006788:	f003 0308 	and.w	r3, r3, #8
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00a      	beq.n	80067a6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	430a      	orrs	r2, r1
 80067a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d00a      	beq.n	80067c8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	430a      	orrs	r2, r1
 80067c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067cc:	f003 0302 	and.w	r3, r3, #2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d00a      	beq.n	80067ea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	685b      	ldr	r3, [r3, #4]
 80067da:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067ee:	f003 0304 	and.w	r3, r3, #4
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d00a      	beq.n	800680c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	685b      	ldr	r3, [r3, #4]
 80067fc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	430a      	orrs	r2, r1
 800680a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006810:	f003 0310 	and.w	r3, r3, #16
 8006814:	2b00      	cmp	r3, #0
 8006816:	d00a      	beq.n	800682e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	689b      	ldr	r3, [r3, #8]
 800681e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	430a      	orrs	r2, r1
 800682c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006832:	f003 0320 	and.w	r3, r3, #32
 8006836:	2b00      	cmp	r3, #0
 8006838:	d00a      	beq.n	8006850 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	430a      	orrs	r2, r1
 800684e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006858:	2b00      	cmp	r3, #0
 800685a:	d01a      	beq.n	8006892 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	430a      	orrs	r2, r1
 8006870:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006876:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800687a:	d10a      	bne.n	8006892 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	685b      	ldr	r3, [r3, #4]
 8006882:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	430a      	orrs	r2, r1
 8006890:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00a      	beq.n	80068b4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	430a      	orrs	r2, r1
 80068b2:	605a      	str	r2, [r3, #4]
  }
}
 80068b4:	bf00      	nop
 80068b6:	370c      	adds	r7, #12
 80068b8:	46bd      	mov	sp, r7
 80068ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068be:	4770      	bx	lr

080068c0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b098      	sub	sp, #96	@ 0x60
 80068c4:	af02      	add	r7, sp, #8
 80068c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80068d0:	f7fa ff72 	bl	80017b8 <HAL_GetTick>
 80068d4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0308 	and.w	r3, r3, #8
 80068e0:	2b08      	cmp	r3, #8
 80068e2:	d12f      	bne.n	8006944 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80068e4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80068e8:	9300      	str	r3, [sp, #0]
 80068ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80068ec:	2200      	movs	r2, #0
 80068ee:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f88e 	bl	8006a14 <UART_WaitOnFlagUntilTimeout>
 80068f8:	4603      	mov	r3, r0
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d022      	beq.n	8006944 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006904:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006906:	e853 3f00 	ldrex	r3, [r3]
 800690a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800690c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800690e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006912:	653b      	str	r3, [r7, #80]	@ 0x50
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	461a      	mov	r2, r3
 800691a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800691c:	647b      	str	r3, [r7, #68]	@ 0x44
 800691e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006922:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006924:	e841 2300 	strex	r3, r2, [r1]
 8006928:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800692a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800692c:	2b00      	cmp	r3, #0
 800692e:	d1e6      	bne.n	80068fe <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	2220      	movs	r2, #32
 8006934:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	2200      	movs	r2, #0
 800693c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006940:	2303      	movs	r3, #3
 8006942:	e063      	b.n	8006a0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f003 0304 	and.w	r3, r3, #4
 800694e:	2b04      	cmp	r3, #4
 8006950:	d149      	bne.n	80069e6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006952:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006956:	9300      	str	r3, [sp, #0]
 8006958:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800695a:	2200      	movs	r2, #0
 800695c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f000 f857 	bl	8006a14 <UART_WaitOnFlagUntilTimeout>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d03c      	beq.n	80069e6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006974:	e853 3f00 	ldrex	r3, [r3]
 8006978:	623b      	str	r3, [r7, #32]
   return(result);
 800697a:	6a3b      	ldr	r3, [r7, #32]
 800697c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006980:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800698a:	633b      	str	r3, [r7, #48]	@ 0x30
 800698c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800698e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006990:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006992:	e841 2300 	strex	r3, r2, [r1]
 8006996:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1e6      	bne.n	800696c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	3308      	adds	r3, #8
 80069a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	e853 3f00 	ldrex	r3, [r3]
 80069ac:	60fb      	str	r3, [r7, #12]
   return(result);
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f023 0301 	bic.w	r3, r3, #1
 80069b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	3308      	adds	r3, #8
 80069bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80069be:	61fa      	str	r2, [r7, #28]
 80069c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069c2:	69b9      	ldr	r1, [r7, #24]
 80069c4:	69fa      	ldr	r2, [r7, #28]
 80069c6:	e841 2300 	strex	r3, r2, [r1]
 80069ca:	617b      	str	r3, [r7, #20]
   return(result);
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d1e5      	bne.n	800699e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80069e2:	2303      	movs	r3, #3
 80069e4:	e012      	b.n	8006a0c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2220      	movs	r2, #32
 80069ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	2220      	movs	r2, #32
 80069f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006a0a:	2300      	movs	r3, #0
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	3758      	adds	r7, #88	@ 0x58
 8006a10:	46bd      	mov	sp, r7
 8006a12:	bd80      	pop	{r7, pc}

08006a14 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b084      	sub	sp, #16
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	603b      	str	r3, [r7, #0]
 8006a20:	4613      	mov	r3, r2
 8006a22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a24:	e04f      	b.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a2c:	d04b      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a2e:	f7fa fec3 	bl	80017b8 <HAL_GetTick>
 8006a32:	4602      	mov	r2, r0
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	1ad3      	subs	r3, r2, r3
 8006a38:	69ba      	ldr	r2, [r7, #24]
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d302      	bcc.n	8006a44 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a3e:	69bb      	ldr	r3, [r7, #24]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d101      	bne.n	8006a48 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e04e      	b.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	f003 0304 	and.w	r3, r3, #4
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d037      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a56:	68bb      	ldr	r3, [r7, #8]
 8006a58:	2b80      	cmp	r3, #128	@ 0x80
 8006a5a:	d034      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	2b40      	cmp	r3, #64	@ 0x40
 8006a60:	d031      	beq.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	69db      	ldr	r3, [r3, #28]
 8006a68:	f003 0308 	and.w	r3, r3, #8
 8006a6c:	2b08      	cmp	r3, #8
 8006a6e:	d110      	bne.n	8006a92 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	2208      	movs	r2, #8
 8006a76:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006a78:	68f8      	ldr	r0, [r7, #12]
 8006a7a:	f000 f95b 	bl	8006d34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2208      	movs	r2, #8
 8006a82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e029      	b.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	69db      	ldr	r3, [r3, #28]
 8006a98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aa0:	d111      	bne.n	8006ac6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006aaa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006aac:	68f8      	ldr	r0, [r7, #12]
 8006aae:	f000 f941 	bl	8006d34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	2220      	movs	r2, #32
 8006ab6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006ac2:	2303      	movs	r3, #3
 8006ac4:	e00f      	b.n	8006ae6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	69da      	ldr	r2, [r3, #28]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	68ba      	ldr	r2, [r7, #8]
 8006ad2:	429a      	cmp	r2, r3
 8006ad4:	bf0c      	ite	eq
 8006ad6:	2301      	moveq	r3, #1
 8006ad8:	2300      	movne	r3, #0
 8006ada:	b2db      	uxtb	r3, r3
 8006adc:	461a      	mov	r2, r3
 8006ade:	79fb      	ldrb	r3, [r7, #7]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d0a0      	beq.n	8006a26 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006ae4:	2300      	movs	r3, #0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	3710      	adds	r7, #16
 8006aea:	46bd      	mov	sp, r7
 8006aec:	bd80      	pop	{r7, pc}
	...

08006af0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b0a3      	sub	sp, #140	@ 0x8c
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	4613      	mov	r3, r2
 8006afc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	88fa      	ldrh	r2, [r7, #6]
 8006b08:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	88fa      	ldrh	r2, [r7, #6]
 8006b10:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	689b      	ldr	r3, [r3, #8]
 8006b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006b22:	d10e      	bne.n	8006b42 <UART_Start_Receive_IT+0x52>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	691b      	ldr	r3, [r3, #16]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d105      	bne.n	8006b38 <UART_Start_Receive_IT+0x48>
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006b32:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b36:	e02d      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	22ff      	movs	r2, #255	@ 0xff
 8006b3c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b40:	e028      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	689b      	ldr	r3, [r3, #8]
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d10d      	bne.n	8006b66 <UART_Start_Receive_IT+0x76>
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	691b      	ldr	r3, [r3, #16]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d104      	bne.n	8006b5c <UART_Start_Receive_IT+0x6c>
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	22ff      	movs	r2, #255	@ 0xff
 8006b56:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b5a:	e01b      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	227f      	movs	r2, #127	@ 0x7f
 8006b60:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b64:	e016      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	689b      	ldr	r3, [r3, #8]
 8006b6a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006b6e:	d10d      	bne.n	8006b8c <UART_Start_Receive_IT+0x9c>
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d104      	bne.n	8006b82 <UART_Start_Receive_IT+0x92>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	227f      	movs	r2, #127	@ 0x7f
 8006b7c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b80:	e008      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	223f      	movs	r2, #63	@ 0x3f
 8006b86:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006b8a:	e003      	b.n	8006b94 <UART_Start_Receive_IT+0xa4>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	2200      	movs	r2, #0
 8006b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	2222      	movs	r2, #34	@ 0x22
 8006ba0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	3308      	adds	r3, #8
 8006baa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006bae:	e853 3f00 	ldrex	r3, [r3]
 8006bb2:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006bb4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006bb6:	f043 0301 	orr.w	r3, r3, #1
 8006bba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	3308      	adds	r3, #8
 8006bc4:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006bc8:	673a      	str	r2, [r7, #112]	@ 0x70
 8006bca:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bcc:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8006bce:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8006bd0:	e841 2300 	strex	r3, r2, [r1]
 8006bd4:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8006bd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d1e3      	bne.n	8006ba4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006be0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006be4:	d14f      	bne.n	8006c86 <UART_Start_Receive_IT+0x196>
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006bec:	88fa      	ldrh	r2, [r7, #6]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d349      	bcc.n	8006c86 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006bfa:	d107      	bne.n	8006c0c <UART_Start_Receive_IT+0x11c>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d103      	bne.n	8006c0c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	4a47      	ldr	r2, [pc, #284]	@ (8006d24 <UART_Start_Receive_IT+0x234>)
 8006c08:	675a      	str	r2, [r3, #116]	@ 0x74
 8006c0a:	e002      	b.n	8006c12 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4a46      	ldr	r2, [pc, #280]	@ (8006d28 <UART_Start_Receive_IT+0x238>)
 8006c10:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	691b      	ldr	r3, [r3, #16]
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d01a      	beq.n	8006c50 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c20:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c22:	e853 3f00 	ldrex	r3, [r3]
 8006c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006c28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c2e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	461a      	mov	r2, r3
 8006c38:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006c3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006c3e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c40:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8006c42:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8006c44:	e841 2300 	strex	r3, r2, [r1]
 8006c48:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8006c4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d1e4      	bne.n	8006c1a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	3308      	adds	r3, #8
 8006c56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c5a:	e853 3f00 	ldrex	r3, [r3]
 8006c5e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006c66:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	3308      	adds	r3, #8
 8006c6e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8006c70:	64ba      	str	r2, [r7, #72]	@ 0x48
 8006c72:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c74:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8006c76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c78:	e841 2300 	strex	r3, r2, [r1]
 8006c7c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8006c7e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d1e5      	bne.n	8006c50 <UART_Start_Receive_IT+0x160>
 8006c84:	e046      	b.n	8006d14 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	689b      	ldr	r3, [r3, #8]
 8006c8a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c8e:	d107      	bne.n	8006ca0 <UART_Start_Receive_IT+0x1b0>
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d103      	bne.n	8006ca0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	4a24      	ldr	r2, [pc, #144]	@ (8006d2c <UART_Start_Receive_IT+0x23c>)
 8006c9c:	675a      	str	r2, [r3, #116]	@ 0x74
 8006c9e:	e002      	b.n	8006ca6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	4a23      	ldr	r2, [pc, #140]	@ (8006d30 <UART_Start_Receive_IT+0x240>)
 8006ca4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	691b      	ldr	r3, [r3, #16]
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d019      	beq.n	8006ce2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cb6:	e853 3f00 	ldrex	r3, [r3]
 8006cba:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cbe:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8006cc2:	677b      	str	r3, [r7, #116]	@ 0x74
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	461a      	mov	r2, r3
 8006cca:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006ccc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006cce:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006cd2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006cd4:	e841 2300 	strex	r3, r2, [r1]
 8006cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8006cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d1e6      	bne.n	8006cae <UART_Start_Receive_IT+0x1be>
 8006ce0:	e018      	b.n	8006d14 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ce8:	697b      	ldr	r3, [r7, #20]
 8006cea:	e853 3f00 	ldrex	r3, [r3]
 8006cee:	613b      	str	r3, [r7, #16]
   return(result);
 8006cf0:	693b      	ldr	r3, [r7, #16]
 8006cf2:	f043 0320 	orr.w	r3, r3, #32
 8006cf6:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	461a      	mov	r2, r3
 8006cfe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006d00:	623b      	str	r3, [r7, #32]
 8006d02:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d04:	69f9      	ldr	r1, [r7, #28]
 8006d06:	6a3a      	ldr	r2, [r7, #32]
 8006d08:	e841 2300 	strex	r3, r2, [r1]
 8006d0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8006d0e:	69bb      	ldr	r3, [r7, #24]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d1e6      	bne.n	8006ce2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	378c      	adds	r7, #140	@ 0x8c
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d20:	4770      	bx	lr
 8006d22:	bf00      	nop
 8006d24:	08007555 	.word	0x08007555
 8006d28:	080071f5 	.word	0x080071f5
 8006d2c:	0800703d 	.word	0x0800703d
 8006d30:	08006e85 	.word	0x08006e85

08006d34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006d34:	b480      	push	{r7}
 8006d36:	b095      	sub	sp, #84	@ 0x54
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d44:	e853 3f00 	ldrex	r3, [r3]
 8006d48:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d4c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	461a      	mov	r2, r3
 8006d58:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006d5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d5c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d5e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006d60:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d62:	e841 2300 	strex	r3, r2, [r1]
 8006d66:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d1e6      	bne.n	8006d3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	3308      	adds	r3, #8
 8006d74:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d76:	6a3b      	ldr	r3, [r7, #32]
 8006d78:	e853 3f00 	ldrex	r3, [r3]
 8006d7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d84:	f023 0301 	bic.w	r3, r3, #1
 8006d88:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	3308      	adds	r3, #8
 8006d90:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006d92:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d94:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006d98:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d9a:	e841 2300 	strex	r3, r2, [r1]
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d1e3      	bne.n	8006d6e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006daa:	2b01      	cmp	r3, #1
 8006dac:	d118      	bne.n	8006de0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	e853 3f00 	ldrex	r3, [r3]
 8006dba:	60bb      	str	r3, [r7, #8]
   return(result);
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f023 0310 	bic.w	r3, r3, #16
 8006dc2:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006dcc:	61bb      	str	r3, [r7, #24]
 8006dce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd0:	6979      	ldr	r1, [r7, #20]
 8006dd2:	69ba      	ldr	r2, [r7, #24]
 8006dd4:	e841 2300 	strex	r3, r2, [r1]
 8006dd8:	613b      	str	r3, [r7, #16]
   return(result);
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d1e6      	bne.n	8006dae <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2220      	movs	r2, #32
 8006de4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006df4:	bf00      	nop
 8006df6:	3754      	adds	r7, #84	@ 0x54
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006e00:	b580      	push	{r7, lr}
 8006e02:	b084      	sub	sp, #16
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e0c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	2200      	movs	r2, #0
 8006e12:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006e1e:	68f8      	ldr	r0, [r7, #12]
 8006e20:	f7ff f996 	bl	8006150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e24:	bf00      	nop
 8006e26:	3710      	adds	r7, #16
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}

08006e2c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b088      	sub	sp, #32
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	e853 3f00 	ldrex	r3, [r3]
 8006e40:	60bb      	str	r3, [r7, #8]
   return(result);
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e48:	61fb      	str	r3, [r7, #28]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	461a      	mov	r2, r3
 8006e50:	69fb      	ldr	r3, [r7, #28]
 8006e52:	61bb      	str	r3, [r7, #24]
 8006e54:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e56:	6979      	ldr	r1, [r7, #20]
 8006e58:	69ba      	ldr	r2, [r7, #24]
 8006e5a:	e841 2300 	strex	r3, r2, [r1]
 8006e5e:	613b      	str	r3, [r7, #16]
   return(result);
 8006e60:	693b      	ldr	r3, [r7, #16]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1e6      	bne.n	8006e34 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2220      	movs	r2, #32
 8006e6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	2200      	movs	r2, #0
 8006e72:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7ff f961 	bl	800613c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006e7a:	bf00      	nop
 8006e7c:	3720      	adds	r7, #32
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
	...

08006e84 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b09c      	sub	sp, #112	@ 0x70
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006e92:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e9c:	2b22      	cmp	r3, #34	@ 0x22
 8006e9e:	f040 80be 	bne.w	800701e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ea8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8006eac:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006eb0:	b2d9      	uxtb	r1, r3
 8006eb2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8006eb6:	b2da      	uxtb	r2, r3
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ebc:	400a      	ands	r2, r1
 8006ebe:	b2d2      	uxtb	r2, r2
 8006ec0:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006ec6:	1c5a      	adds	r2, r3, #1
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ed2:	b29b      	uxth	r3, r3
 8006ed4:	3b01      	subs	r3, #1
 8006ed6:	b29a      	uxth	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	f040 80a1 	bne.w	800702e <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ef4:	e853 3f00 	ldrex	r3, [r3]
 8006ef8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006efa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006efc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f00:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	461a      	mov	r2, r3
 8006f08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006f0a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006f0c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f0e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006f10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006f12:	e841 2300 	strex	r3, r2, [r1]
 8006f16:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006f18:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d1e6      	bne.n	8006eec <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	3308      	adds	r3, #8
 8006f24:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f28:	e853 3f00 	ldrex	r3, [r3]
 8006f2c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f30:	f023 0301 	bic.w	r3, r3, #1
 8006f34:	667b      	str	r3, [r7, #100]	@ 0x64
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	3308      	adds	r3, #8
 8006f3c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8006f3e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006f40:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f46:	e841 2300 	strex	r3, r2, [r1]
 8006f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d1e5      	bne.n	8006f1e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	4a33      	ldr	r2, [pc, #204]	@ (8007038 <UART_RxISR_8BIT+0x1b4>)
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	d01f      	beq.n	8006fb0 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	685b      	ldr	r3, [r3, #4]
 8006f76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d018      	beq.n	8006fb0 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f86:	e853 3f00 	ldrex	r3, [r3]
 8006f8a:	623b      	str	r3, [r7, #32]
   return(result);
 8006f8c:	6a3b      	ldr	r3, [r7, #32]
 8006f8e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006f92:	663b      	str	r3, [r7, #96]	@ 0x60
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	461a      	mov	r2, r3
 8006f9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006f9c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006f9e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fa2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fa4:	e841 2300 	strex	r3, r2, [r1]
 8006fa8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d1e6      	bne.n	8006f7e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006fb4:	2b01      	cmp	r3, #1
 8006fb6:	d12e      	bne.n	8007016 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2200      	movs	r2, #0
 8006fbc:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	e853 3f00 	ldrex	r3, [r3]
 8006fca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f023 0310 	bic.w	r3, r3, #16
 8006fd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	461a      	mov	r2, r3
 8006fda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006fdc:	61fb      	str	r3, [r7, #28]
 8006fde:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe0:	69b9      	ldr	r1, [r7, #24]
 8006fe2:	69fa      	ldr	r2, [r7, #28]
 8006fe4:	e841 2300 	strex	r3, r2, [r1]
 8006fe8:	617b      	str	r3, [r7, #20]
   return(result);
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1e6      	bne.n	8006fbe <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	69db      	ldr	r3, [r3, #28]
 8006ff6:	f003 0310 	and.w	r3, r3, #16
 8006ffa:	2b10      	cmp	r3, #16
 8006ffc:	d103      	bne.n	8007006 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2210      	movs	r2, #16
 8007004:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800700c:	4619      	mov	r1, r3
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7ff f8a8 	bl	8006164 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007014:	e00b      	b.n	800702e <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f7f9 ff76 	bl	8000f08 <HAL_UART_RxCpltCallback>
}
 800701c:	e007      	b.n	800702e <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	699a      	ldr	r2, [r3, #24]
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f042 0208 	orr.w	r2, r2, #8
 800702c:	619a      	str	r2, [r3, #24]
}
 800702e:	bf00      	nop
 8007030:	3770      	adds	r7, #112	@ 0x70
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40008000 	.word	0x40008000

0800703c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b09c      	sub	sp, #112	@ 0x70
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800704a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007054:	2b22      	cmp	r3, #34	@ 0x22
 8007056:	f040 80be 	bne.w	80071d6 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007060:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007068:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800706a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800706e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007072:	4013      	ands	r3, r2
 8007074:	b29a      	uxth	r2, r3
 8007076:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007078:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800707e:	1c9a      	adds	r2, r3, #2
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800708a:	b29b      	uxth	r3, r3
 800708c:	3b01      	subs	r3, #1
 800708e:	b29a      	uxth	r2, r3
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800709c:	b29b      	uxth	r3, r3
 800709e:	2b00      	cmp	r3, #0
 80070a0:	f040 80a1 	bne.w	80071e6 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80070ac:	e853 3f00 	ldrex	r3, [r3]
 80070b0:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80070b2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80070b8:	667b      	str	r3, [r7, #100]	@ 0x64
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	461a      	mov	r2, r3
 80070c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80070c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80070c4:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80070c8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80070ca:	e841 2300 	strex	r3, r2, [r1]
 80070ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80070d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d1e6      	bne.n	80070a4 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	3308      	adds	r3, #8
 80070dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070e0:	e853 3f00 	ldrex	r3, [r3]
 80070e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80070e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070e8:	f023 0301 	bic.w	r3, r3, #1
 80070ec:	663b      	str	r3, [r7, #96]	@ 0x60
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	3308      	adds	r3, #8
 80070f4:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80070f6:	643a      	str	r2, [r7, #64]	@ 0x40
 80070f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80070fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80070fe:	e841 2300 	strex	r3, r2, [r1]
 8007102:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007104:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1e5      	bne.n	80070d6 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	2220      	movs	r2, #32
 800710e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	2200      	movs	r2, #0
 8007116:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2200      	movs	r2, #0
 800711c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	4a33      	ldr	r2, [pc, #204]	@ (80071f0 <UART_RxISR_16BIT+0x1b4>)
 8007124:	4293      	cmp	r3, r2
 8007126:	d01f      	beq.n	8007168 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007132:	2b00      	cmp	r3, #0
 8007134:	d018      	beq.n	8007168 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800713c:	6a3b      	ldr	r3, [r7, #32]
 800713e:	e853 3f00 	ldrex	r3, [r3]
 8007142:	61fb      	str	r3, [r7, #28]
   return(result);
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800714a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	461a      	mov	r2, r3
 8007152:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007154:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007156:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007158:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800715a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800715c:	e841 2300 	strex	r3, r2, [r1]
 8007160:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007164:	2b00      	cmp	r3, #0
 8007166:	d1e6      	bne.n	8007136 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800716c:	2b01      	cmp	r3, #1
 800716e:	d12e      	bne.n	80071ce <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	e853 3f00 	ldrex	r3, [r3]
 8007182:	60bb      	str	r3, [r7, #8]
   return(result);
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	f023 0310 	bic.w	r3, r3, #16
 800718a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	461a      	mov	r2, r3
 8007192:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007194:	61bb      	str	r3, [r7, #24]
 8007196:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007198:	6979      	ldr	r1, [r7, #20]
 800719a:	69ba      	ldr	r2, [r7, #24]
 800719c:	e841 2300 	strex	r3, r2, [r1]
 80071a0:	613b      	str	r3, [r7, #16]
   return(result);
 80071a2:	693b      	ldr	r3, [r7, #16]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d1e6      	bne.n	8007176 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	69db      	ldr	r3, [r3, #28]
 80071ae:	f003 0310 	and.w	r3, r3, #16
 80071b2:	2b10      	cmp	r3, #16
 80071b4:	d103      	bne.n	80071be <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	2210      	movs	r2, #16
 80071bc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80071c4:	4619      	mov	r1, r3
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f7fe ffcc 	bl	8006164 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80071cc:	e00b      	b.n	80071e6 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f7f9 fe9a 	bl	8000f08 <HAL_UART_RxCpltCallback>
}
 80071d4:	e007      	b.n	80071e6 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	699a      	ldr	r2, [r3, #24]
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f042 0208 	orr.w	r2, r2, #8
 80071e4:	619a      	str	r2, [r3, #24]
}
 80071e6:	bf00      	nop
 80071e8:	3770      	adds	r7, #112	@ 0x70
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	40008000 	.word	0x40008000

080071f4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b0ac      	sub	sp, #176	@ 0xb0
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007202:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	69db      	ldr	r3, [r3, #28]
 800720c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800722a:	2b22      	cmp	r3, #34	@ 0x22
 800722c:	f040 8182 	bne.w	8007534 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007236:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800723a:	e125      	b.n	8007488 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007242:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007246:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800724a:	b2d9      	uxtb	r1, r3
 800724c:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8007250:	b2da      	uxtb	r2, r3
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007256:	400a      	ands	r2, r1
 8007258:	b2d2      	uxtb	r2, r2
 800725a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007260:	1c5a      	adds	r2, r3, #1
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800726c:	b29b      	uxth	r3, r3
 800726e:	3b01      	subs	r3, #1
 8007270:	b29a      	uxth	r2, r3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	69db      	ldr	r3, [r3, #28]
 800727e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8007282:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007286:	f003 0307 	and.w	r3, r3, #7
 800728a:	2b00      	cmp	r3, #0
 800728c:	d053      	beq.n	8007336 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800728e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	2b00      	cmp	r3, #0
 8007298:	d011      	beq.n	80072be <UART_RxISR_8BIT_FIFOEN+0xca>
 800729a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800729e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d00b      	beq.n	80072be <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	2201      	movs	r2, #1
 80072ac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072b4:	f043 0201 	orr.w	r2, r3, #1
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d011      	beq.n	80072ee <UART_RxISR_8BIT_FIFOEN+0xfa>
 80072ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072ce:	f003 0301 	and.w	r3, r3, #1
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00b      	beq.n	80072ee <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2202      	movs	r2, #2
 80072dc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072e4:	f043 0204 	orr.w	r2, r3, #4
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80072f2:	f003 0304 	and.w	r3, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d011      	beq.n	800731e <UART_RxISR_8BIT_FIFOEN+0x12a>
 80072fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00b      	beq.n	800731e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	2204      	movs	r2, #4
 800730c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007314:	f043 0202 	orr.w	r2, r3, #2
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007324:	2b00      	cmp	r3, #0
 8007326:	d006      	beq.n	8007336 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007328:	6878      	ldr	r0, [r7, #4]
 800732a:	f7fe ff11 	bl	8006150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800733c:	b29b      	uxth	r3, r3
 800733e:	2b00      	cmp	r3, #0
 8007340:	f040 80a2 	bne.w	8007488 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800734a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800734c:	e853 3f00 	ldrex	r3, [r3]
 8007350:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8007352:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007358:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	461a      	mov	r2, r3
 8007362:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007366:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007368:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800736a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800736c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800736e:	e841 2300 	strex	r3, r2, [r1]
 8007372:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8007374:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007376:	2b00      	cmp	r3, #0
 8007378:	d1e4      	bne.n	8007344 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	3308      	adds	r3, #8
 8007380:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007382:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007384:	e853 3f00 	ldrex	r3, [r3]
 8007388:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800738a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800738c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007390:	f023 0301 	bic.w	r3, r3, #1
 8007394:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	3308      	adds	r3, #8
 800739e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80073a2:	66ba      	str	r2, [r7, #104]	@ 0x68
 80073a4:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073a6:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 80073a8:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80073aa:	e841 2300 	strex	r3, r2, [r1]
 80073ae:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 80073b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d1e1      	bne.n	800737a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2220      	movs	r2, #32
 80073ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2200      	movs	r2, #0
 80073c8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a5f      	ldr	r2, [pc, #380]	@ (800754c <UART_RxISR_8BIT_FIFOEN+0x358>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d021      	beq.n	8007418 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d01a      	beq.n	8007418 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073ea:	e853 3f00 	ldrex	r3, [r3]
 80073ee:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80073f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80073f2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80073f6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	461a      	mov	r2, r3
 8007400:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007404:	657b      	str	r3, [r7, #84]	@ 0x54
 8007406:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007408:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800740a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800740c:	e841 2300 	strex	r3, r2, [r1]
 8007410:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8007412:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1e4      	bne.n	80073e2 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800741c:	2b01      	cmp	r3, #1
 800741e:	d130      	bne.n	8007482 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2200      	movs	r2, #0
 8007424:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800742c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742e:	e853 3f00 	ldrex	r3, [r3]
 8007432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007436:	f023 0310 	bic.w	r3, r3, #16
 800743a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	461a      	mov	r2, r3
 8007444:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007448:	643b      	str	r3, [r7, #64]	@ 0x40
 800744a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800744c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800744e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007450:	e841 2300 	strex	r3, r2, [r1]
 8007454:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007456:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007458:	2b00      	cmp	r3, #0
 800745a:	d1e4      	bne.n	8007426 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	69db      	ldr	r3, [r3, #28]
 8007462:	f003 0310 	and.w	r3, r3, #16
 8007466:	2b10      	cmp	r3, #16
 8007468:	d103      	bne.n	8007472 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2210      	movs	r2, #16
 8007470:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007478:	4619      	mov	r1, r3
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	f7fe fe72 	bl	8006164 <HAL_UARTEx_RxEventCallback>
 8007480:	e002      	b.n	8007488 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8007482:	6878      	ldr	r0, [r7, #4]
 8007484:	f7f9 fd40 	bl	8000f08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8007488:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800748c:	2b00      	cmp	r3, #0
 800748e:	d006      	beq.n	800749e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8007490:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007494:	f003 0320 	and.w	r3, r3, #32
 8007498:	2b00      	cmp	r3, #0
 800749a:	f47f aecf 	bne.w	800723c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80074a4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80074a8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d049      	beq.n	8007544 <UART_RxISR_8BIT_FIFOEN+0x350>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80074b6:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d242      	bcs.n	8007544 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	3308      	adds	r3, #8
 80074c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074c6:	6a3b      	ldr	r3, [r7, #32]
 80074c8:	e853 3f00 	ldrex	r3, [r3]
 80074cc:	61fb      	str	r3, [r7, #28]
   return(result);
 80074ce:	69fb      	ldr	r3, [r7, #28]
 80074d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	3308      	adds	r3, #8
 80074de:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80074e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074ea:	e841 2300 	strex	r3, r2, [r1]
 80074ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1e3      	bne.n	80074be <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4a15      	ldr	r2, [pc, #84]	@ (8007550 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 80074fa:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	e853 3f00 	ldrex	r3, [r3]
 8007508:	60bb      	str	r3, [r7, #8]
   return(result);
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	f043 0320 	orr.w	r3, r3, #32
 8007510:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800751e:	61bb      	str	r3, [r7, #24]
 8007520:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007522:	6979      	ldr	r1, [r7, #20]
 8007524:	69ba      	ldr	r2, [r7, #24]
 8007526:	e841 2300 	strex	r3, r2, [r1]
 800752a:	613b      	str	r3, [r7, #16]
   return(result);
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	2b00      	cmp	r3, #0
 8007530:	d1e4      	bne.n	80074fc <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007532:	e007      	b.n	8007544 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	699a      	ldr	r2, [r3, #24]
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f042 0208 	orr.w	r2, r2, #8
 8007542:	619a      	str	r2, [r3, #24]
}
 8007544:	bf00      	nop
 8007546:	37b0      	adds	r7, #176	@ 0xb0
 8007548:	46bd      	mov	sp, r7
 800754a:	bd80      	pop	{r7, pc}
 800754c:	40008000 	.word	0x40008000
 8007550:	08006e85 	.word	0x08006e85

08007554 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8007554:	b580      	push	{r7, lr}
 8007556:	b0ae      	sub	sp, #184	@ 0xb8
 8007558:	af00      	add	r7, sp, #0
 800755a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8007562:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	69db      	ldr	r3, [r3, #28]
 800756c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	689b      	ldr	r3, [r3, #8]
 8007580:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800758a:	2b22      	cmp	r3, #34	@ 0x22
 800758c:	f040 8186 	bne.w	800789c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8007596:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800759a:	e129      	b.n	80077f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075a2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 80075ae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 80075b2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 80075b6:	4013      	ands	r3, r2
 80075b8:	b29a      	uxth	r2, r3
 80075ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075be:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80075c4:	1c9a      	adds	r2, r3, #2
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	3b01      	subs	r3, #1
 80075d4:	b29a      	uxth	r2, r3
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	69db      	ldr	r3, [r3, #28]
 80075e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80075e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80075ea:	f003 0307 	and.w	r3, r3, #7
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d053      	beq.n	800769a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80075f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80075f6:	f003 0301 	and.w	r3, r3, #1
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d011      	beq.n	8007622 <UART_RxISR_16BIT_FIFOEN+0xce>
 80075fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007602:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00b      	beq.n	8007622 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	2201      	movs	r2, #1
 8007610:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007618:	f043 0201 	orr.w	r2, r3, #1
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007622:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007626:	f003 0302 	and.w	r3, r3, #2
 800762a:	2b00      	cmp	r3, #0
 800762c:	d011      	beq.n	8007652 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800762e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00b      	beq.n	8007652 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2202      	movs	r2, #2
 8007640:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007648:	f043 0204 	orr.w	r2, r3, #4
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007652:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007656:	f003 0304 	and.w	r3, r3, #4
 800765a:	2b00      	cmp	r3, #0
 800765c:	d011      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800765e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007662:	f003 0301 	and.w	r3, r3, #1
 8007666:	2b00      	cmp	r3, #0
 8007668:	d00b      	beq.n	8007682 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2204      	movs	r2, #4
 8007670:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007678:	f043 0202 	orr.w	r2, r3, #2
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007688:	2b00      	cmp	r3, #0
 800768a:	d006      	beq.n	800769a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f7fe fd5f 	bl	8006150 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076a0:	b29b      	uxth	r3, r3
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f040 80a4 	bne.w	80077f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80076b0:	e853 3f00 	ldrex	r3, [r3]
 80076b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80076b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80076b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	461a      	mov	r2, r3
 80076c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80076ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80076ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80076d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80076d6:	e841 2300 	strex	r3, r2, [r1]
 80076da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80076dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d1e2      	bne.n	80076a8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	3308      	adds	r3, #8
 80076e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80076ec:	e853 3f00 	ldrex	r3, [r3]
 80076f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80076f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80076f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80076f8:	f023 0301 	bic.w	r3, r3, #1
 80076fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	3308      	adds	r3, #8
 8007706:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800770a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800770c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800770e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007710:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007712:	e841 2300 	strex	r3, r2, [r1]
 8007716:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007718:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800771a:	2b00      	cmp	r3, #0
 800771c:	d1e1      	bne.n	80076e2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2220      	movs	r2, #32
 8007722:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2200      	movs	r2, #0
 8007730:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4a5f      	ldr	r2, [pc, #380]	@ (80078b4 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d021      	beq.n	8007780 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	685b      	ldr	r3, [r3, #4]
 8007742:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d01a      	beq.n	8007780 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007750:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007752:	e853 3f00 	ldrex	r3, [r3]
 8007756:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007758:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800775a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800775e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	461a      	mov	r2, r3
 8007768:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800776c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800776e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007770:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007772:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007774:	e841 2300 	strex	r3, r2, [r1]
 8007778:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800777a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800777c:	2b00      	cmp	r3, #0
 800777e:	d1e4      	bne.n	800774a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007784:	2b01      	cmp	r3, #1
 8007786:	d130      	bne.n	80077ea <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	2200      	movs	r2, #0
 800778c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007796:	e853 3f00 	ldrex	r3, [r3]
 800779a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800779c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800779e:	f023 0310 	bic.w	r3, r3, #16
 80077a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	461a      	mov	r2, r3
 80077ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80077b0:	647b      	str	r3, [r7, #68]	@ 0x44
 80077b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80077b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80077b8:	e841 2300 	strex	r3, r2, [r1]
 80077bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80077be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d1e4      	bne.n	800778e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	69db      	ldr	r3, [r3, #28]
 80077ca:	f003 0310 	and.w	r3, r3, #16
 80077ce:	2b10      	cmp	r3, #16
 80077d0:	d103      	bne.n	80077da <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2210      	movs	r2, #16
 80077d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077e0:	4619      	mov	r1, r3
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f7fe fcbe 	bl	8006164 <HAL_UARTEx_RxEventCallback>
 80077e8:	e002      	b.n	80077f0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80077ea:	6878      	ldr	r0, [r7, #4]
 80077ec:	f7f9 fb8c 	bl	8000f08 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80077f0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d006      	beq.n	8007806 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 80077f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80077fc:	f003 0320 	and.w	r3, r3, #32
 8007800:	2b00      	cmp	r3, #0
 8007802:	f47f aecb 	bne.w	800759c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800780c:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8007810:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8007814:	2b00      	cmp	r3, #0
 8007816:	d049      	beq.n	80078ac <UART_RxISR_16BIT_FIFOEN+0x358>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800781e:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8007822:	429a      	cmp	r2, r3
 8007824:	d242      	bcs.n	80078ac <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3308      	adds	r3, #8
 800782c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800782e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007830:	e853 3f00 	ldrex	r3, [r3]
 8007834:	623b      	str	r3, [r7, #32]
   return(result);
 8007836:	6a3b      	ldr	r3, [r7, #32]
 8007838:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800783c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	3308      	adds	r3, #8
 8007846:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800784a:	633a      	str	r2, [r7, #48]	@ 0x30
 800784c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800784e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007850:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007852:	e841 2300 	strex	r3, r2, [r1]
 8007856:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007858:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800785a:	2b00      	cmp	r3, #0
 800785c:	d1e3      	bne.n	8007826 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a15      	ldr	r2, [pc, #84]	@ (80078b8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8007862:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800786a:	693b      	ldr	r3, [r7, #16]
 800786c:	e853 3f00 	ldrex	r3, [r3]
 8007870:	60fb      	str	r3, [r7, #12]
   return(result);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f043 0320 	orr.w	r3, r3, #32
 8007878:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	461a      	mov	r2, r3
 8007882:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007886:	61fb      	str	r3, [r7, #28]
 8007888:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800788a:	69b9      	ldr	r1, [r7, #24]
 800788c:	69fa      	ldr	r2, [r7, #28]
 800788e:	e841 2300 	strex	r3, r2, [r1]
 8007892:	617b      	str	r3, [r7, #20]
   return(result);
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d1e4      	bne.n	8007864 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800789a:	e007      	b.n	80078ac <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	699a      	ldr	r2, [r3, #24]
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	f042 0208 	orr.w	r2, r2, #8
 80078aa:	619a      	str	r2, [r3, #24]
}
 80078ac:	bf00      	nop
 80078ae:	37b8      	adds	r7, #184	@ 0xb8
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}
 80078b4:	40008000 	.word	0x40008000
 80078b8:	0800703d 	.word	0x0800703d

080078bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078c4:	bf00      	nop
 80078c6:	370c      	adds	r7, #12
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b083      	sub	sp, #12
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80078e4:	b480      	push	{r7}
 80078e6:	b083      	sub	sp, #12
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b085      	sub	sp, #20
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007906:	2b01      	cmp	r3, #1
 8007908:	d101      	bne.n	800790e <HAL_UARTEx_DisableFifoMode+0x16>
 800790a:	2302      	movs	r3, #2
 800790c:	e027      	b.n	800795e <HAL_UARTEx_DisableFifoMode+0x66>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2201      	movs	r2, #1
 8007912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2224      	movs	r2, #36	@ 0x24
 800791a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 0201 	bic.w	r2, r2, #1
 8007934:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800793c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2220      	movs	r2, #32
 8007950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2200      	movs	r2, #0
 8007958:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800795c:	2300      	movs	r3, #0
}
 800795e:	4618      	mov	r0, r3
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr

0800796a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800796a:	b580      	push	{r7, lr}
 800796c:	b084      	sub	sp, #16
 800796e:	af00      	add	r7, sp, #0
 8007970:	6078      	str	r0, [r7, #4]
 8007972:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800797a:	2b01      	cmp	r3, #1
 800797c:	d101      	bne.n	8007982 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800797e:	2302      	movs	r3, #2
 8007980:	e02d      	b.n	80079de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	2201      	movs	r2, #1
 8007986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2224      	movs	r2, #36	@ 0x24
 800798e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f022 0201 	bic.w	r2, r2, #1
 80079a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	689b      	ldr	r3, [r3, #8]
 80079b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	430a      	orrs	r2, r1
 80079bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 f850 	bl	8007a64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	68fa      	ldr	r2, [r7, #12]
 80079ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2220      	movs	r2, #32
 80079d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80079dc:	2300      	movs	r3, #0
}
 80079de:	4618      	mov	r0, r3
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80079e6:	b580      	push	{r7, lr}
 80079e8:	b084      	sub	sp, #16
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
 80079ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d101      	bne.n	80079fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80079fa:	2302      	movs	r3, #2
 80079fc:	e02d      	b.n	8007a5a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2201      	movs	r2, #1
 8007a02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2224      	movs	r2, #36	@ 0x24
 8007a0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681a      	ldr	r2, [r3, #0]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f022 0201 	bic.w	r2, r2, #1
 8007a24:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	683a      	ldr	r2, [r7, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007a3a:	6878      	ldr	r0, [r7, #4]
 8007a3c:	f000 f812 	bl	8007a64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	68fa      	ldr	r2, [r7, #12]
 8007a46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	2220      	movs	r2, #32
 8007a4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
	...

08007a64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b085      	sub	sp, #20
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d108      	bne.n	8007a86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2201      	movs	r2, #1
 8007a78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007a84:	e031      	b.n	8007aea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007a86:	2308      	movs	r3, #8
 8007a88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007a8a:	2308      	movs	r3, #8
 8007a8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	0e5b      	lsrs	r3, r3, #25
 8007a96:	b2db      	uxtb	r3, r3
 8007a98:	f003 0307 	and.w	r3, r3, #7
 8007a9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	0f5b      	lsrs	r3, r3, #29
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	f003 0307 	and.w	r3, r3, #7
 8007aac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007aae:	7bbb      	ldrb	r3, [r7, #14]
 8007ab0:	7b3a      	ldrb	r2, [r7, #12]
 8007ab2:	4911      	ldr	r1, [pc, #68]	@ (8007af8 <UARTEx_SetNbDataToProcess+0x94>)
 8007ab4:	5c8a      	ldrb	r2, [r1, r2]
 8007ab6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007aba:	7b3a      	ldrb	r2, [r7, #12]
 8007abc:	490f      	ldr	r1, [pc, #60]	@ (8007afc <UARTEx_SetNbDataToProcess+0x98>)
 8007abe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ac0:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ac4:	b29a      	uxth	r2, r3
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
 8007ace:	7b7a      	ldrb	r2, [r7, #13]
 8007ad0:	4909      	ldr	r1, [pc, #36]	@ (8007af8 <UARTEx_SetNbDataToProcess+0x94>)
 8007ad2:	5c8a      	ldrb	r2, [r1, r2]
 8007ad4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007ad8:	7b7a      	ldrb	r2, [r7, #13]
 8007ada:	4908      	ldr	r1, [pc, #32]	@ (8007afc <UARTEx_SetNbDataToProcess+0x98>)
 8007adc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ade:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007aea:	bf00      	nop
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af4:	4770      	bx	lr
 8007af6:	bf00      	nop
 8007af8:	080090f4 	.word	0x080090f4
 8007afc:	080090fc 	.word	0x080090fc

08007b00 <srand>:
 8007b00:	b538      	push	{r3, r4, r5, lr}
 8007b02:	4b10      	ldr	r3, [pc, #64]	@ (8007b44 <srand+0x44>)
 8007b04:	4604      	mov	r4, r0
 8007b06:	681d      	ldr	r5, [r3, #0]
 8007b08:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8007b0a:	b9b3      	cbnz	r3, 8007b3a <srand+0x3a>
 8007b0c:	2018      	movs	r0, #24
 8007b0e:	f000 fb87 	bl	8008220 <malloc>
 8007b12:	4602      	mov	r2, r0
 8007b14:	6328      	str	r0, [r5, #48]	@ 0x30
 8007b16:	b920      	cbnz	r0, 8007b22 <srand+0x22>
 8007b18:	4b0b      	ldr	r3, [pc, #44]	@ (8007b48 <srand+0x48>)
 8007b1a:	2146      	movs	r1, #70	@ 0x46
 8007b1c:	480b      	ldr	r0, [pc, #44]	@ (8007b4c <srand+0x4c>)
 8007b1e:	f000 fb17 	bl	8008150 <__assert_func>
 8007b22:	490b      	ldr	r1, [pc, #44]	@ (8007b50 <srand+0x50>)
 8007b24:	4b0b      	ldr	r3, [pc, #44]	@ (8007b54 <srand+0x54>)
 8007b26:	e9c0 1300 	strd	r1, r3, [r0]
 8007b2a:	4b0b      	ldr	r3, [pc, #44]	@ (8007b58 <srand+0x58>)
 8007b2c:	2100      	movs	r1, #0
 8007b2e:	6083      	str	r3, [r0, #8]
 8007b30:	230b      	movs	r3, #11
 8007b32:	8183      	strh	r3, [r0, #12]
 8007b34:	2001      	movs	r0, #1
 8007b36:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007b3a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	611c      	str	r4, [r3, #16]
 8007b40:	615a      	str	r2, [r3, #20]
 8007b42:	bd38      	pop	{r3, r4, r5, pc}
 8007b44:	20000018 	.word	0x20000018
 8007b48:	08009104 	.word	0x08009104
 8007b4c:	0800911b 	.word	0x0800911b
 8007b50:	abcd330e 	.word	0xabcd330e
 8007b54:	e66d1234 	.word	0xe66d1234
 8007b58:	0005deec 	.word	0x0005deec

08007b5c <rand>:
 8007b5c:	4b16      	ldr	r3, [pc, #88]	@ (8007bb8 <rand+0x5c>)
 8007b5e:	b510      	push	{r4, lr}
 8007b60:	681c      	ldr	r4, [r3, #0]
 8007b62:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007b64:	b9b3      	cbnz	r3, 8007b94 <rand+0x38>
 8007b66:	2018      	movs	r0, #24
 8007b68:	f000 fb5a 	bl	8008220 <malloc>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	6320      	str	r0, [r4, #48]	@ 0x30
 8007b70:	b920      	cbnz	r0, 8007b7c <rand+0x20>
 8007b72:	4b12      	ldr	r3, [pc, #72]	@ (8007bbc <rand+0x60>)
 8007b74:	2152      	movs	r1, #82	@ 0x52
 8007b76:	4812      	ldr	r0, [pc, #72]	@ (8007bc0 <rand+0x64>)
 8007b78:	f000 faea 	bl	8008150 <__assert_func>
 8007b7c:	4911      	ldr	r1, [pc, #68]	@ (8007bc4 <rand+0x68>)
 8007b7e:	4b12      	ldr	r3, [pc, #72]	@ (8007bc8 <rand+0x6c>)
 8007b80:	e9c0 1300 	strd	r1, r3, [r0]
 8007b84:	4b11      	ldr	r3, [pc, #68]	@ (8007bcc <rand+0x70>)
 8007b86:	2100      	movs	r1, #0
 8007b88:	6083      	str	r3, [r0, #8]
 8007b8a:	230b      	movs	r3, #11
 8007b8c:	8183      	strh	r3, [r0, #12]
 8007b8e:	2001      	movs	r0, #1
 8007b90:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007b94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007b96:	480e      	ldr	r0, [pc, #56]	@ (8007bd0 <rand+0x74>)
 8007b98:	690b      	ldr	r3, [r1, #16]
 8007b9a:	694c      	ldr	r4, [r1, #20]
 8007b9c:	4a0d      	ldr	r2, [pc, #52]	@ (8007bd4 <rand+0x78>)
 8007b9e:	4358      	muls	r0, r3
 8007ba0:	fb02 0004 	mla	r0, r2, r4, r0
 8007ba4:	fba3 3202 	umull	r3, r2, r3, r2
 8007ba8:	3301      	adds	r3, #1
 8007baa:	eb40 0002 	adc.w	r0, r0, r2
 8007bae:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007bb2:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007bb6:	bd10      	pop	{r4, pc}
 8007bb8:	20000018 	.word	0x20000018
 8007bbc:	08009104 	.word	0x08009104
 8007bc0:	0800911b 	.word	0x0800911b
 8007bc4:	abcd330e 	.word	0xabcd330e
 8007bc8:	e66d1234 	.word	0xe66d1234
 8007bcc:	0005deec 	.word	0x0005deec
 8007bd0:	5851f42d 	.word	0x5851f42d
 8007bd4:	4c957f2d 	.word	0x4c957f2d

08007bd8 <std>:
 8007bd8:	2300      	movs	r3, #0
 8007bda:	b510      	push	{r4, lr}
 8007bdc:	4604      	mov	r4, r0
 8007bde:	6083      	str	r3, [r0, #8]
 8007be0:	8181      	strh	r1, [r0, #12]
 8007be2:	4619      	mov	r1, r3
 8007be4:	6643      	str	r3, [r0, #100]	@ 0x64
 8007be6:	81c2      	strh	r2, [r0, #14]
 8007be8:	2208      	movs	r2, #8
 8007bea:	6183      	str	r3, [r0, #24]
 8007bec:	e9c0 3300 	strd	r3, r3, [r0]
 8007bf0:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007bf4:	305c      	adds	r0, #92	@ 0x5c
 8007bf6:	f000 fa2f 	bl	8008058 <memset>
 8007bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8007c30 <std+0x58>)
 8007bfc:	6224      	str	r4, [r4, #32]
 8007bfe:	6263      	str	r3, [r4, #36]	@ 0x24
 8007c00:	4b0c      	ldr	r3, [pc, #48]	@ (8007c34 <std+0x5c>)
 8007c02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007c04:	4b0c      	ldr	r3, [pc, #48]	@ (8007c38 <std+0x60>)
 8007c06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007c08:	4b0c      	ldr	r3, [pc, #48]	@ (8007c3c <std+0x64>)
 8007c0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8007c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8007c40 <std+0x68>)
 8007c0e:	429c      	cmp	r4, r3
 8007c10:	d006      	beq.n	8007c20 <std+0x48>
 8007c12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007c16:	4294      	cmp	r4, r2
 8007c18:	d002      	beq.n	8007c20 <std+0x48>
 8007c1a:	33d0      	adds	r3, #208	@ 0xd0
 8007c1c:	429c      	cmp	r4, r3
 8007c1e:	d105      	bne.n	8007c2c <std+0x54>
 8007c20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007c24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c28:	f000 ba8e 	b.w	8008148 <__retarget_lock_init_recursive>
 8007c2c:	bd10      	pop	{r4, pc}
 8007c2e:	bf00      	nop
 8007c30:	08007ea9 	.word	0x08007ea9
 8007c34:	08007ecb 	.word	0x08007ecb
 8007c38:	08007f03 	.word	0x08007f03
 8007c3c:	08007f27 	.word	0x08007f27
 8007c40:	20000204 	.word	0x20000204

08007c44 <stdio_exit_handler>:
 8007c44:	4a02      	ldr	r2, [pc, #8]	@ (8007c50 <stdio_exit_handler+0xc>)
 8007c46:	4903      	ldr	r1, [pc, #12]	@ (8007c54 <stdio_exit_handler+0x10>)
 8007c48:	4803      	ldr	r0, [pc, #12]	@ (8007c58 <stdio_exit_handler+0x14>)
 8007c4a:	f000 b869 	b.w	8007d20 <_fwalk_sglue>
 8007c4e:	bf00      	nop
 8007c50:	2000000c 	.word	0x2000000c
 8007c54:	08008ce9 	.word	0x08008ce9
 8007c58:	2000001c 	.word	0x2000001c

08007c5c <cleanup_stdio>:
 8007c5c:	6841      	ldr	r1, [r0, #4]
 8007c5e:	4b0c      	ldr	r3, [pc, #48]	@ (8007c90 <cleanup_stdio+0x34>)
 8007c60:	4299      	cmp	r1, r3
 8007c62:	b510      	push	{r4, lr}
 8007c64:	4604      	mov	r4, r0
 8007c66:	d001      	beq.n	8007c6c <cleanup_stdio+0x10>
 8007c68:	f001 f83e 	bl	8008ce8 <_fflush_r>
 8007c6c:	68a1      	ldr	r1, [r4, #8]
 8007c6e:	4b09      	ldr	r3, [pc, #36]	@ (8007c94 <cleanup_stdio+0x38>)
 8007c70:	4299      	cmp	r1, r3
 8007c72:	d002      	beq.n	8007c7a <cleanup_stdio+0x1e>
 8007c74:	4620      	mov	r0, r4
 8007c76:	f001 f837 	bl	8008ce8 <_fflush_r>
 8007c7a:	68e1      	ldr	r1, [r4, #12]
 8007c7c:	4b06      	ldr	r3, [pc, #24]	@ (8007c98 <cleanup_stdio+0x3c>)
 8007c7e:	4299      	cmp	r1, r3
 8007c80:	d004      	beq.n	8007c8c <cleanup_stdio+0x30>
 8007c82:	4620      	mov	r0, r4
 8007c84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c88:	f001 b82e 	b.w	8008ce8 <_fflush_r>
 8007c8c:	bd10      	pop	{r4, pc}
 8007c8e:	bf00      	nop
 8007c90:	20000204 	.word	0x20000204
 8007c94:	2000026c 	.word	0x2000026c
 8007c98:	200002d4 	.word	0x200002d4

08007c9c <global_stdio_init.part.0>:
 8007c9c:	b510      	push	{r4, lr}
 8007c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8007ccc <global_stdio_init.part.0+0x30>)
 8007ca0:	2104      	movs	r1, #4
 8007ca2:	4c0b      	ldr	r4, [pc, #44]	@ (8007cd0 <global_stdio_init.part.0+0x34>)
 8007ca4:	4a0b      	ldr	r2, [pc, #44]	@ (8007cd4 <global_stdio_init.part.0+0x38>)
 8007ca6:	4620      	mov	r0, r4
 8007ca8:	601a      	str	r2, [r3, #0]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f7ff ff94 	bl	8007bd8 <std>
 8007cb0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	2109      	movs	r1, #9
 8007cb8:	f7ff ff8e 	bl	8007bd8 <std>
 8007cbc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007cc0:	2202      	movs	r2, #2
 8007cc2:	2112      	movs	r1, #18
 8007cc4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007cc8:	f7ff bf86 	b.w	8007bd8 <std>
 8007ccc:	2000033c 	.word	0x2000033c
 8007cd0:	20000204 	.word	0x20000204
 8007cd4:	08007c45 	.word	0x08007c45

08007cd8 <__sfp_lock_acquire>:
 8007cd8:	4801      	ldr	r0, [pc, #4]	@ (8007ce0 <__sfp_lock_acquire+0x8>)
 8007cda:	f000 ba36 	b.w	800814a <__retarget_lock_acquire_recursive>
 8007cde:	bf00      	nop
 8007ce0:	20000345 	.word	0x20000345

08007ce4 <__sfp_lock_release>:
 8007ce4:	4801      	ldr	r0, [pc, #4]	@ (8007cec <__sfp_lock_release+0x8>)
 8007ce6:	f000 ba31 	b.w	800814c <__retarget_lock_release_recursive>
 8007cea:	bf00      	nop
 8007cec:	20000345 	.word	0x20000345

08007cf0 <__sinit>:
 8007cf0:	b510      	push	{r4, lr}
 8007cf2:	4604      	mov	r4, r0
 8007cf4:	f7ff fff0 	bl	8007cd8 <__sfp_lock_acquire>
 8007cf8:	6a23      	ldr	r3, [r4, #32]
 8007cfa:	b11b      	cbz	r3, 8007d04 <__sinit+0x14>
 8007cfc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d00:	f7ff bff0 	b.w	8007ce4 <__sfp_lock_release>
 8007d04:	4b04      	ldr	r3, [pc, #16]	@ (8007d18 <__sinit+0x28>)
 8007d06:	6223      	str	r3, [r4, #32]
 8007d08:	4b04      	ldr	r3, [pc, #16]	@ (8007d1c <__sinit+0x2c>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d1f5      	bne.n	8007cfc <__sinit+0xc>
 8007d10:	f7ff ffc4 	bl	8007c9c <global_stdio_init.part.0>
 8007d14:	e7f2      	b.n	8007cfc <__sinit+0xc>
 8007d16:	bf00      	nop
 8007d18:	08007c5d 	.word	0x08007c5d
 8007d1c:	2000033c 	.word	0x2000033c

08007d20 <_fwalk_sglue>:
 8007d20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d24:	4607      	mov	r7, r0
 8007d26:	4688      	mov	r8, r1
 8007d28:	4614      	mov	r4, r2
 8007d2a:	2600      	movs	r6, #0
 8007d2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d30:	f1b9 0901 	subs.w	r9, r9, #1
 8007d34:	d505      	bpl.n	8007d42 <_fwalk_sglue+0x22>
 8007d36:	6824      	ldr	r4, [r4, #0]
 8007d38:	2c00      	cmp	r4, #0
 8007d3a:	d1f7      	bne.n	8007d2c <_fwalk_sglue+0xc>
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d42:	89ab      	ldrh	r3, [r5, #12]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d907      	bls.n	8007d58 <_fwalk_sglue+0x38>
 8007d48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	d003      	beq.n	8007d58 <_fwalk_sglue+0x38>
 8007d50:	4629      	mov	r1, r5
 8007d52:	4638      	mov	r0, r7
 8007d54:	47c0      	blx	r8
 8007d56:	4306      	orrs	r6, r0
 8007d58:	3568      	adds	r5, #104	@ 0x68
 8007d5a:	e7e9      	b.n	8007d30 <_fwalk_sglue+0x10>

08007d5c <iprintf>:
 8007d5c:	b40f      	push	{r0, r1, r2, r3}
 8007d5e:	b507      	push	{r0, r1, r2, lr}
 8007d60:	4906      	ldr	r1, [pc, #24]	@ (8007d7c <iprintf+0x20>)
 8007d62:	ab04      	add	r3, sp, #16
 8007d64:	6808      	ldr	r0, [r1, #0]
 8007d66:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6a:	6881      	ldr	r1, [r0, #8]
 8007d6c:	9301      	str	r3, [sp, #4]
 8007d6e:	f000 fc8f 	bl	8008690 <_vfiprintf_r>
 8007d72:	b003      	add	sp, #12
 8007d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d78:	b004      	add	sp, #16
 8007d7a:	4770      	bx	lr
 8007d7c:	20000018 	.word	0x20000018

08007d80 <_puts_r>:
 8007d80:	6a03      	ldr	r3, [r0, #32]
 8007d82:	b570      	push	{r4, r5, r6, lr}
 8007d84:	4605      	mov	r5, r0
 8007d86:	460e      	mov	r6, r1
 8007d88:	6884      	ldr	r4, [r0, #8]
 8007d8a:	b90b      	cbnz	r3, 8007d90 <_puts_r+0x10>
 8007d8c:	f7ff ffb0 	bl	8007cf0 <__sinit>
 8007d90:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007d92:	07db      	lsls	r3, r3, #31
 8007d94:	d405      	bmi.n	8007da2 <_puts_r+0x22>
 8007d96:	89a3      	ldrh	r3, [r4, #12]
 8007d98:	0598      	lsls	r0, r3, #22
 8007d9a:	d402      	bmi.n	8007da2 <_puts_r+0x22>
 8007d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007d9e:	f000 f9d4 	bl	800814a <__retarget_lock_acquire_recursive>
 8007da2:	89a3      	ldrh	r3, [r4, #12]
 8007da4:	0719      	lsls	r1, r3, #28
 8007da6:	d502      	bpl.n	8007dae <_puts_r+0x2e>
 8007da8:	6923      	ldr	r3, [r4, #16]
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d135      	bne.n	8007e1a <_puts_r+0x9a>
 8007dae:	4621      	mov	r1, r4
 8007db0:	4628      	mov	r0, r5
 8007db2:	f000 f8fb 	bl	8007fac <__swsetup_r>
 8007db6:	b380      	cbz	r0, 8007e1a <_puts_r+0x9a>
 8007db8:	f04f 35ff 	mov.w	r5, #4294967295
 8007dbc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007dbe:	07da      	lsls	r2, r3, #31
 8007dc0:	d405      	bmi.n	8007dce <_puts_r+0x4e>
 8007dc2:	89a3      	ldrh	r3, [r4, #12]
 8007dc4:	059b      	lsls	r3, r3, #22
 8007dc6:	d402      	bmi.n	8007dce <_puts_r+0x4e>
 8007dc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dca:	f000 f9bf 	bl	800814c <__retarget_lock_release_recursive>
 8007dce:	4628      	mov	r0, r5
 8007dd0:	bd70      	pop	{r4, r5, r6, pc}
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	da04      	bge.n	8007de0 <_puts_r+0x60>
 8007dd6:	69a2      	ldr	r2, [r4, #24]
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	dc17      	bgt.n	8007e0c <_puts_r+0x8c>
 8007ddc:	290a      	cmp	r1, #10
 8007dde:	d015      	beq.n	8007e0c <_puts_r+0x8c>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	1c5a      	adds	r2, r3, #1
 8007de4:	6022      	str	r2, [r4, #0]
 8007de6:	7019      	strb	r1, [r3, #0]
 8007de8:	68a3      	ldr	r3, [r4, #8]
 8007dea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007dee:	3b01      	subs	r3, #1
 8007df0:	60a3      	str	r3, [r4, #8]
 8007df2:	2900      	cmp	r1, #0
 8007df4:	d1ed      	bne.n	8007dd2 <_puts_r+0x52>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	da11      	bge.n	8007e1e <_puts_r+0x9e>
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	210a      	movs	r1, #10
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f895 	bl	8007f2e <__swbuf_r>
 8007e04:	3001      	adds	r0, #1
 8007e06:	d0d7      	beq.n	8007db8 <_puts_r+0x38>
 8007e08:	250a      	movs	r5, #10
 8007e0a:	e7d7      	b.n	8007dbc <_puts_r+0x3c>
 8007e0c:	4622      	mov	r2, r4
 8007e0e:	4628      	mov	r0, r5
 8007e10:	f000 f88d 	bl	8007f2e <__swbuf_r>
 8007e14:	3001      	adds	r0, #1
 8007e16:	d1e7      	bne.n	8007de8 <_puts_r+0x68>
 8007e18:	e7ce      	b.n	8007db8 <_puts_r+0x38>
 8007e1a:	3e01      	subs	r6, #1
 8007e1c:	e7e4      	b.n	8007de8 <_puts_r+0x68>
 8007e1e:	6823      	ldr	r3, [r4, #0]
 8007e20:	1c5a      	adds	r2, r3, #1
 8007e22:	6022      	str	r2, [r4, #0]
 8007e24:	220a      	movs	r2, #10
 8007e26:	701a      	strb	r2, [r3, #0]
 8007e28:	e7ee      	b.n	8007e08 <_puts_r+0x88>
	...

08007e2c <puts>:
 8007e2c:	4b02      	ldr	r3, [pc, #8]	@ (8007e38 <puts+0xc>)
 8007e2e:	4601      	mov	r1, r0
 8007e30:	6818      	ldr	r0, [r3, #0]
 8007e32:	f7ff bfa5 	b.w	8007d80 <_puts_r>
 8007e36:	bf00      	nop
 8007e38:	20000018 	.word	0x20000018

08007e3c <sniprintf>:
 8007e3c:	b40c      	push	{r2, r3}
 8007e3e:	4b19      	ldr	r3, [pc, #100]	@ (8007ea4 <sniprintf+0x68>)
 8007e40:	b530      	push	{r4, r5, lr}
 8007e42:	1e0c      	subs	r4, r1, #0
 8007e44:	b09d      	sub	sp, #116	@ 0x74
 8007e46:	681d      	ldr	r5, [r3, #0]
 8007e48:	da08      	bge.n	8007e5c <sniprintf+0x20>
 8007e4a:	238b      	movs	r3, #139	@ 0x8b
 8007e4c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e50:	602b      	str	r3, [r5, #0]
 8007e52:	b01d      	add	sp, #116	@ 0x74
 8007e54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007e58:	b002      	add	sp, #8
 8007e5a:	4770      	bx	lr
 8007e5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007e60:	9002      	str	r0, [sp, #8]
 8007e62:	9006      	str	r0, [sp, #24]
 8007e64:	a902      	add	r1, sp, #8
 8007e66:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007e6a:	f04f 0300 	mov.w	r3, #0
 8007e6e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007e70:	4628      	mov	r0, r5
 8007e72:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007e74:	bf14      	ite	ne
 8007e76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007e7a:	4623      	moveq	r3, r4
 8007e7c:	9304      	str	r3, [sp, #16]
 8007e7e:	9307      	str	r3, [sp, #28]
 8007e80:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e84:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007e88:	ab21      	add	r3, sp, #132	@ 0x84
 8007e8a:	9301      	str	r3, [sp, #4]
 8007e8c:	f000 fada 	bl	8008444 <_svfiprintf_r>
 8007e90:	1c43      	adds	r3, r0, #1
 8007e92:	bfbc      	itt	lt
 8007e94:	238b      	movlt	r3, #139	@ 0x8b
 8007e96:	602b      	strlt	r3, [r5, #0]
 8007e98:	2c00      	cmp	r4, #0
 8007e9a:	d0da      	beq.n	8007e52 <sniprintf+0x16>
 8007e9c:	9b02      	ldr	r3, [sp, #8]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	701a      	strb	r2, [r3, #0]
 8007ea2:	e7d6      	b.n	8007e52 <sniprintf+0x16>
 8007ea4:	20000018 	.word	0x20000018

08007ea8 <__sread>:
 8007ea8:	b510      	push	{r4, lr}
 8007eaa:	460c      	mov	r4, r1
 8007eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007eb0:	f000 f8fc 	bl	80080ac <_read_r>
 8007eb4:	2800      	cmp	r0, #0
 8007eb6:	bfab      	itete	ge
 8007eb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007eba:	89a3      	ldrhlt	r3, [r4, #12]
 8007ebc:	181b      	addge	r3, r3, r0
 8007ebe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007ec2:	bfac      	ite	ge
 8007ec4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007ec6:	81a3      	strhlt	r3, [r4, #12]
 8007ec8:	bd10      	pop	{r4, pc}

08007eca <__swrite>:
 8007eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ece:	461f      	mov	r7, r3
 8007ed0:	898b      	ldrh	r3, [r1, #12]
 8007ed2:	4605      	mov	r5, r0
 8007ed4:	460c      	mov	r4, r1
 8007ed6:	05db      	lsls	r3, r3, #23
 8007ed8:	4616      	mov	r6, r2
 8007eda:	d505      	bpl.n	8007ee8 <__swrite+0x1e>
 8007edc:	2302      	movs	r3, #2
 8007ede:	2200      	movs	r2, #0
 8007ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ee4:	f000 f8d0 	bl	8008088 <_lseek_r>
 8007ee8:	89a3      	ldrh	r3, [r4, #12]
 8007eea:	4632      	mov	r2, r6
 8007eec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ef0:	4628      	mov	r0, r5
 8007ef2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ef6:	81a3      	strh	r3, [r4, #12]
 8007ef8:	463b      	mov	r3, r7
 8007efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007efe:	f000 b8e7 	b.w	80080d0 <_write_r>

08007f02 <__sseek>:
 8007f02:	b510      	push	{r4, lr}
 8007f04:	460c      	mov	r4, r1
 8007f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f0a:	f000 f8bd 	bl	8008088 <_lseek_r>
 8007f0e:	1c43      	adds	r3, r0, #1
 8007f10:	89a3      	ldrh	r3, [r4, #12]
 8007f12:	bf15      	itete	ne
 8007f14:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f1e:	81a3      	strheq	r3, [r4, #12]
 8007f20:	bf18      	it	ne
 8007f22:	81a3      	strhne	r3, [r4, #12]
 8007f24:	bd10      	pop	{r4, pc}

08007f26 <__sclose>:
 8007f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f2a:	f000 b89d 	b.w	8008068 <_close_r>

08007f2e <__swbuf_r>:
 8007f2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f30:	460e      	mov	r6, r1
 8007f32:	4614      	mov	r4, r2
 8007f34:	4605      	mov	r5, r0
 8007f36:	b118      	cbz	r0, 8007f40 <__swbuf_r+0x12>
 8007f38:	6a03      	ldr	r3, [r0, #32]
 8007f3a:	b90b      	cbnz	r3, 8007f40 <__swbuf_r+0x12>
 8007f3c:	f7ff fed8 	bl	8007cf0 <__sinit>
 8007f40:	69a3      	ldr	r3, [r4, #24]
 8007f42:	60a3      	str	r3, [r4, #8]
 8007f44:	89a3      	ldrh	r3, [r4, #12]
 8007f46:	071a      	lsls	r2, r3, #28
 8007f48:	d501      	bpl.n	8007f4e <__swbuf_r+0x20>
 8007f4a:	6923      	ldr	r3, [r4, #16]
 8007f4c:	b943      	cbnz	r3, 8007f60 <__swbuf_r+0x32>
 8007f4e:	4621      	mov	r1, r4
 8007f50:	4628      	mov	r0, r5
 8007f52:	f000 f82b 	bl	8007fac <__swsetup_r>
 8007f56:	b118      	cbz	r0, 8007f60 <__swbuf_r+0x32>
 8007f58:	f04f 37ff 	mov.w	r7, #4294967295
 8007f5c:	4638      	mov	r0, r7
 8007f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	b2f6      	uxtb	r6, r6
 8007f64:	6922      	ldr	r2, [r4, #16]
 8007f66:	4637      	mov	r7, r6
 8007f68:	1a98      	subs	r0, r3, r2
 8007f6a:	6963      	ldr	r3, [r4, #20]
 8007f6c:	4283      	cmp	r3, r0
 8007f6e:	dc05      	bgt.n	8007f7c <__swbuf_r+0x4e>
 8007f70:	4621      	mov	r1, r4
 8007f72:	4628      	mov	r0, r5
 8007f74:	f000 feb8 	bl	8008ce8 <_fflush_r>
 8007f78:	2800      	cmp	r0, #0
 8007f7a:	d1ed      	bne.n	8007f58 <__swbuf_r+0x2a>
 8007f7c:	68a3      	ldr	r3, [r4, #8]
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	60a3      	str	r3, [r4, #8]
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	1c5a      	adds	r2, r3, #1
 8007f86:	6022      	str	r2, [r4, #0]
 8007f88:	701e      	strb	r6, [r3, #0]
 8007f8a:	1c43      	adds	r3, r0, #1
 8007f8c:	6962      	ldr	r2, [r4, #20]
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d004      	beq.n	8007f9c <__swbuf_r+0x6e>
 8007f92:	89a3      	ldrh	r3, [r4, #12]
 8007f94:	07db      	lsls	r3, r3, #31
 8007f96:	d5e1      	bpl.n	8007f5c <__swbuf_r+0x2e>
 8007f98:	2e0a      	cmp	r6, #10
 8007f9a:	d1df      	bne.n	8007f5c <__swbuf_r+0x2e>
 8007f9c:	4621      	mov	r1, r4
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	f000 fea2 	bl	8008ce8 <_fflush_r>
 8007fa4:	2800      	cmp	r0, #0
 8007fa6:	d0d9      	beq.n	8007f5c <__swbuf_r+0x2e>
 8007fa8:	e7d6      	b.n	8007f58 <__swbuf_r+0x2a>
	...

08007fac <__swsetup_r>:
 8007fac:	b538      	push	{r3, r4, r5, lr}
 8007fae:	4b29      	ldr	r3, [pc, #164]	@ (8008054 <__swsetup_r+0xa8>)
 8007fb0:	4605      	mov	r5, r0
 8007fb2:	460c      	mov	r4, r1
 8007fb4:	6818      	ldr	r0, [r3, #0]
 8007fb6:	b118      	cbz	r0, 8007fc0 <__swsetup_r+0x14>
 8007fb8:	6a03      	ldr	r3, [r0, #32]
 8007fba:	b90b      	cbnz	r3, 8007fc0 <__swsetup_r+0x14>
 8007fbc:	f7ff fe98 	bl	8007cf0 <__sinit>
 8007fc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007fc4:	0719      	lsls	r1, r3, #28
 8007fc6:	d422      	bmi.n	800800e <__swsetup_r+0x62>
 8007fc8:	06da      	lsls	r2, r3, #27
 8007fca:	d407      	bmi.n	8007fdc <__swsetup_r+0x30>
 8007fcc:	2209      	movs	r2, #9
 8007fce:	602a      	str	r2, [r5, #0]
 8007fd0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	81a3      	strh	r3, [r4, #12]
 8007fda:	e033      	b.n	8008044 <__swsetup_r+0x98>
 8007fdc:	0758      	lsls	r0, r3, #29
 8007fde:	d512      	bpl.n	8008006 <__swsetup_r+0x5a>
 8007fe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007fe2:	b141      	cbz	r1, 8007ff6 <__swsetup_r+0x4a>
 8007fe4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007fe8:	4299      	cmp	r1, r3
 8007fea:	d002      	beq.n	8007ff2 <__swsetup_r+0x46>
 8007fec:	4628      	mov	r0, r5
 8007fee:	f000 f8cd 	bl	800818c <_free_r>
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ff6:	89a3      	ldrh	r3, [r4, #12]
 8007ff8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ffc:	81a3      	strh	r3, [r4, #12]
 8007ffe:	2300      	movs	r3, #0
 8008000:	6063      	str	r3, [r4, #4]
 8008002:	6923      	ldr	r3, [r4, #16]
 8008004:	6023      	str	r3, [r4, #0]
 8008006:	89a3      	ldrh	r3, [r4, #12]
 8008008:	f043 0308 	orr.w	r3, r3, #8
 800800c:	81a3      	strh	r3, [r4, #12]
 800800e:	6923      	ldr	r3, [r4, #16]
 8008010:	b94b      	cbnz	r3, 8008026 <__swsetup_r+0x7a>
 8008012:	89a3      	ldrh	r3, [r4, #12]
 8008014:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800801c:	d003      	beq.n	8008026 <__swsetup_r+0x7a>
 800801e:	4621      	mov	r1, r4
 8008020:	4628      	mov	r0, r5
 8008022:	f000 fec0 	bl	8008da6 <__smakebuf_r>
 8008026:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800802a:	f013 0201 	ands.w	r2, r3, #1
 800802e:	d00a      	beq.n	8008046 <__swsetup_r+0x9a>
 8008030:	2200      	movs	r2, #0
 8008032:	60a2      	str	r2, [r4, #8]
 8008034:	6962      	ldr	r2, [r4, #20]
 8008036:	4252      	negs	r2, r2
 8008038:	61a2      	str	r2, [r4, #24]
 800803a:	6922      	ldr	r2, [r4, #16]
 800803c:	b942      	cbnz	r2, 8008050 <__swsetup_r+0xa4>
 800803e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008042:	d1c5      	bne.n	8007fd0 <__swsetup_r+0x24>
 8008044:	bd38      	pop	{r3, r4, r5, pc}
 8008046:	0799      	lsls	r1, r3, #30
 8008048:	bf58      	it	pl
 800804a:	6962      	ldrpl	r2, [r4, #20]
 800804c:	60a2      	str	r2, [r4, #8]
 800804e:	e7f4      	b.n	800803a <__swsetup_r+0x8e>
 8008050:	2000      	movs	r0, #0
 8008052:	e7f7      	b.n	8008044 <__swsetup_r+0x98>
 8008054:	20000018 	.word	0x20000018

08008058 <memset>:
 8008058:	4402      	add	r2, r0
 800805a:	4603      	mov	r3, r0
 800805c:	4293      	cmp	r3, r2
 800805e:	d100      	bne.n	8008062 <memset+0xa>
 8008060:	4770      	bx	lr
 8008062:	f803 1b01 	strb.w	r1, [r3], #1
 8008066:	e7f9      	b.n	800805c <memset+0x4>

08008068 <_close_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	2300      	movs	r3, #0
 800806c:	4d05      	ldr	r5, [pc, #20]	@ (8008084 <_close_r+0x1c>)
 800806e:	4604      	mov	r4, r0
 8008070:	4608      	mov	r0, r1
 8008072:	602b      	str	r3, [r5, #0]
 8008074:	f7f9 f9e2 	bl	800143c <_close>
 8008078:	1c43      	adds	r3, r0, #1
 800807a:	d102      	bne.n	8008082 <_close_r+0x1a>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	b103      	cbz	r3, 8008082 <_close_r+0x1a>
 8008080:	6023      	str	r3, [r4, #0]
 8008082:	bd38      	pop	{r3, r4, r5, pc}
 8008084:	20000340 	.word	0x20000340

08008088 <_lseek_r>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4604      	mov	r4, r0
 800808c:	4d06      	ldr	r5, [pc, #24]	@ (80080a8 <_lseek_r+0x20>)
 800808e:	4608      	mov	r0, r1
 8008090:	4611      	mov	r1, r2
 8008092:	2200      	movs	r2, #0
 8008094:	602a      	str	r2, [r5, #0]
 8008096:	461a      	mov	r2, r3
 8008098:	f7f9 f9f7 	bl	800148a <_lseek>
 800809c:	1c43      	adds	r3, r0, #1
 800809e:	d102      	bne.n	80080a6 <_lseek_r+0x1e>
 80080a0:	682b      	ldr	r3, [r5, #0]
 80080a2:	b103      	cbz	r3, 80080a6 <_lseek_r+0x1e>
 80080a4:	6023      	str	r3, [r4, #0]
 80080a6:	bd38      	pop	{r3, r4, r5, pc}
 80080a8:	20000340 	.word	0x20000340

080080ac <_read_r>:
 80080ac:	b538      	push	{r3, r4, r5, lr}
 80080ae:	4604      	mov	r4, r0
 80080b0:	4d06      	ldr	r5, [pc, #24]	@ (80080cc <_read_r+0x20>)
 80080b2:	4608      	mov	r0, r1
 80080b4:	4611      	mov	r1, r2
 80080b6:	2200      	movs	r2, #0
 80080b8:	602a      	str	r2, [r5, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	f7f9 f9a1 	bl	8001402 <_read>
 80080c0:	1c43      	adds	r3, r0, #1
 80080c2:	d102      	bne.n	80080ca <_read_r+0x1e>
 80080c4:	682b      	ldr	r3, [r5, #0]
 80080c6:	b103      	cbz	r3, 80080ca <_read_r+0x1e>
 80080c8:	6023      	str	r3, [r4, #0]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	20000340 	.word	0x20000340

080080d0 <_write_r>:
 80080d0:	b538      	push	{r3, r4, r5, lr}
 80080d2:	4604      	mov	r4, r0
 80080d4:	4d06      	ldr	r5, [pc, #24]	@ (80080f0 <_write_r+0x20>)
 80080d6:	4608      	mov	r0, r1
 80080d8:	4611      	mov	r1, r2
 80080da:	2200      	movs	r2, #0
 80080dc:	602a      	str	r2, [r5, #0]
 80080de:	461a      	mov	r2, r3
 80080e0:	f7f8 ff28 	bl	8000f34 <_write>
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	d102      	bne.n	80080ee <_write_r+0x1e>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	b103      	cbz	r3, 80080ee <_write_r+0x1e>
 80080ec:	6023      	str	r3, [r4, #0]
 80080ee:	bd38      	pop	{r3, r4, r5, pc}
 80080f0:	20000340 	.word	0x20000340

080080f4 <__errno>:
 80080f4:	4b01      	ldr	r3, [pc, #4]	@ (80080fc <__errno+0x8>)
 80080f6:	6818      	ldr	r0, [r3, #0]
 80080f8:	4770      	bx	lr
 80080fa:	bf00      	nop
 80080fc:	20000018 	.word	0x20000018

08008100 <__libc_init_array>:
 8008100:	b570      	push	{r4, r5, r6, lr}
 8008102:	4d0d      	ldr	r5, [pc, #52]	@ (8008138 <__libc_init_array+0x38>)
 8008104:	2600      	movs	r6, #0
 8008106:	4c0d      	ldr	r4, [pc, #52]	@ (800813c <__libc_init_array+0x3c>)
 8008108:	1b64      	subs	r4, r4, r5
 800810a:	10a4      	asrs	r4, r4, #2
 800810c:	42a6      	cmp	r6, r4
 800810e:	d109      	bne.n	8008124 <__libc_init_array+0x24>
 8008110:	4d0b      	ldr	r5, [pc, #44]	@ (8008140 <__libc_init_array+0x40>)
 8008112:	2600      	movs	r6, #0
 8008114:	4c0b      	ldr	r4, [pc, #44]	@ (8008144 <__libc_init_array+0x44>)
 8008116:	f000 ff6b 	bl	8008ff0 <_init>
 800811a:	1b64      	subs	r4, r4, r5
 800811c:	10a4      	asrs	r4, r4, #2
 800811e:	42a6      	cmp	r6, r4
 8008120:	d105      	bne.n	800812e <__libc_init_array+0x2e>
 8008122:	bd70      	pop	{r4, r5, r6, pc}
 8008124:	f855 3b04 	ldr.w	r3, [r5], #4
 8008128:	3601      	adds	r6, #1
 800812a:	4798      	blx	r3
 800812c:	e7ee      	b.n	800810c <__libc_init_array+0xc>
 800812e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008132:	3601      	adds	r6, #1
 8008134:	4798      	blx	r3
 8008136:	e7f2      	b.n	800811e <__libc_init_array+0x1e>
 8008138:	080091ec 	.word	0x080091ec
 800813c:	080091ec 	.word	0x080091ec
 8008140:	080091ec 	.word	0x080091ec
 8008144:	080091f0 	.word	0x080091f0

08008148 <__retarget_lock_init_recursive>:
 8008148:	4770      	bx	lr

0800814a <__retarget_lock_acquire_recursive>:
 800814a:	4770      	bx	lr

0800814c <__retarget_lock_release_recursive>:
 800814c:	4770      	bx	lr
	...

08008150 <__assert_func>:
 8008150:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008152:	4614      	mov	r4, r2
 8008154:	461a      	mov	r2, r3
 8008156:	4b09      	ldr	r3, [pc, #36]	@ (800817c <__assert_func+0x2c>)
 8008158:	4605      	mov	r5, r0
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68d8      	ldr	r0, [r3, #12]
 800815e:	b14c      	cbz	r4, 8008174 <__assert_func+0x24>
 8008160:	4b07      	ldr	r3, [pc, #28]	@ (8008180 <__assert_func+0x30>)
 8008162:	9100      	str	r1, [sp, #0]
 8008164:	4907      	ldr	r1, [pc, #28]	@ (8008184 <__assert_func+0x34>)
 8008166:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800816a:	462b      	mov	r3, r5
 800816c:	f000 fde4 	bl	8008d38 <fiprintf>
 8008170:	f000 febd 	bl	8008eee <abort>
 8008174:	4b04      	ldr	r3, [pc, #16]	@ (8008188 <__assert_func+0x38>)
 8008176:	461c      	mov	r4, r3
 8008178:	e7f3      	b.n	8008162 <__assert_func+0x12>
 800817a:	bf00      	nop
 800817c:	20000018 	.word	0x20000018
 8008180:	08009173 	.word	0x08009173
 8008184:	08009180 	.word	0x08009180
 8008188:	080091ae 	.word	0x080091ae

0800818c <_free_r>:
 800818c:	b538      	push	{r3, r4, r5, lr}
 800818e:	4605      	mov	r5, r0
 8008190:	2900      	cmp	r1, #0
 8008192:	d041      	beq.n	8008218 <_free_r+0x8c>
 8008194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008198:	1f0c      	subs	r4, r1, #4
 800819a:	2b00      	cmp	r3, #0
 800819c:	bfb8      	it	lt
 800819e:	18e4      	addlt	r4, r4, r3
 80081a0:	f000 f8e8 	bl	8008374 <__malloc_lock>
 80081a4:	4a1d      	ldr	r2, [pc, #116]	@ (800821c <_free_r+0x90>)
 80081a6:	6813      	ldr	r3, [r2, #0]
 80081a8:	b933      	cbnz	r3, 80081b8 <_free_r+0x2c>
 80081aa:	6063      	str	r3, [r4, #4]
 80081ac:	6014      	str	r4, [r2, #0]
 80081ae:	4628      	mov	r0, r5
 80081b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80081b4:	f000 b8e4 	b.w	8008380 <__malloc_unlock>
 80081b8:	42a3      	cmp	r3, r4
 80081ba:	d908      	bls.n	80081ce <_free_r+0x42>
 80081bc:	6820      	ldr	r0, [r4, #0]
 80081be:	1821      	adds	r1, r4, r0
 80081c0:	428b      	cmp	r3, r1
 80081c2:	bf01      	itttt	eq
 80081c4:	6819      	ldreq	r1, [r3, #0]
 80081c6:	685b      	ldreq	r3, [r3, #4]
 80081c8:	1809      	addeq	r1, r1, r0
 80081ca:	6021      	streq	r1, [r4, #0]
 80081cc:	e7ed      	b.n	80081aa <_free_r+0x1e>
 80081ce:	461a      	mov	r2, r3
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	b10b      	cbz	r3, 80081d8 <_free_r+0x4c>
 80081d4:	42a3      	cmp	r3, r4
 80081d6:	d9fa      	bls.n	80081ce <_free_r+0x42>
 80081d8:	6811      	ldr	r1, [r2, #0]
 80081da:	1850      	adds	r0, r2, r1
 80081dc:	42a0      	cmp	r0, r4
 80081de:	d10b      	bne.n	80081f8 <_free_r+0x6c>
 80081e0:	6820      	ldr	r0, [r4, #0]
 80081e2:	4401      	add	r1, r0
 80081e4:	1850      	adds	r0, r2, r1
 80081e6:	6011      	str	r1, [r2, #0]
 80081e8:	4283      	cmp	r3, r0
 80081ea:	d1e0      	bne.n	80081ae <_free_r+0x22>
 80081ec:	6818      	ldr	r0, [r3, #0]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	4408      	add	r0, r1
 80081f2:	6053      	str	r3, [r2, #4]
 80081f4:	6010      	str	r0, [r2, #0]
 80081f6:	e7da      	b.n	80081ae <_free_r+0x22>
 80081f8:	d902      	bls.n	8008200 <_free_r+0x74>
 80081fa:	230c      	movs	r3, #12
 80081fc:	602b      	str	r3, [r5, #0]
 80081fe:	e7d6      	b.n	80081ae <_free_r+0x22>
 8008200:	6820      	ldr	r0, [r4, #0]
 8008202:	1821      	adds	r1, r4, r0
 8008204:	428b      	cmp	r3, r1
 8008206:	bf02      	ittt	eq
 8008208:	6819      	ldreq	r1, [r3, #0]
 800820a:	685b      	ldreq	r3, [r3, #4]
 800820c:	1809      	addeq	r1, r1, r0
 800820e:	6063      	str	r3, [r4, #4]
 8008210:	bf08      	it	eq
 8008212:	6021      	streq	r1, [r4, #0]
 8008214:	6054      	str	r4, [r2, #4]
 8008216:	e7ca      	b.n	80081ae <_free_r+0x22>
 8008218:	bd38      	pop	{r3, r4, r5, pc}
 800821a:	bf00      	nop
 800821c:	2000034c 	.word	0x2000034c

08008220 <malloc>:
 8008220:	4b02      	ldr	r3, [pc, #8]	@ (800822c <malloc+0xc>)
 8008222:	4601      	mov	r1, r0
 8008224:	6818      	ldr	r0, [r3, #0]
 8008226:	f000 b825 	b.w	8008274 <_malloc_r>
 800822a:	bf00      	nop
 800822c:	20000018 	.word	0x20000018

08008230 <sbrk_aligned>:
 8008230:	b570      	push	{r4, r5, r6, lr}
 8008232:	4e0f      	ldr	r6, [pc, #60]	@ (8008270 <sbrk_aligned+0x40>)
 8008234:	460c      	mov	r4, r1
 8008236:	4605      	mov	r5, r0
 8008238:	6831      	ldr	r1, [r6, #0]
 800823a:	b911      	cbnz	r1, 8008242 <sbrk_aligned+0x12>
 800823c:	f000 fe2c 	bl	8008e98 <_sbrk_r>
 8008240:	6030      	str	r0, [r6, #0]
 8008242:	4621      	mov	r1, r4
 8008244:	4628      	mov	r0, r5
 8008246:	f000 fe27 	bl	8008e98 <_sbrk_r>
 800824a:	1c43      	adds	r3, r0, #1
 800824c:	d103      	bne.n	8008256 <sbrk_aligned+0x26>
 800824e:	f04f 34ff 	mov.w	r4, #4294967295
 8008252:	4620      	mov	r0, r4
 8008254:	bd70      	pop	{r4, r5, r6, pc}
 8008256:	1cc4      	adds	r4, r0, #3
 8008258:	f024 0403 	bic.w	r4, r4, #3
 800825c:	42a0      	cmp	r0, r4
 800825e:	d0f8      	beq.n	8008252 <sbrk_aligned+0x22>
 8008260:	1a21      	subs	r1, r4, r0
 8008262:	4628      	mov	r0, r5
 8008264:	f000 fe18 	bl	8008e98 <_sbrk_r>
 8008268:	3001      	adds	r0, #1
 800826a:	d1f2      	bne.n	8008252 <sbrk_aligned+0x22>
 800826c:	e7ef      	b.n	800824e <sbrk_aligned+0x1e>
 800826e:	bf00      	nop
 8008270:	20000348 	.word	0x20000348

08008274 <_malloc_r>:
 8008274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008278:	1ccd      	adds	r5, r1, #3
 800827a:	4606      	mov	r6, r0
 800827c:	f025 0503 	bic.w	r5, r5, #3
 8008280:	3508      	adds	r5, #8
 8008282:	2d0c      	cmp	r5, #12
 8008284:	bf38      	it	cc
 8008286:	250c      	movcc	r5, #12
 8008288:	2d00      	cmp	r5, #0
 800828a:	db01      	blt.n	8008290 <_malloc_r+0x1c>
 800828c:	42a9      	cmp	r1, r5
 800828e:	d904      	bls.n	800829a <_malloc_r+0x26>
 8008290:	230c      	movs	r3, #12
 8008292:	6033      	str	r3, [r6, #0]
 8008294:	2000      	movs	r0, #0
 8008296:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800829a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008370 <_malloc_r+0xfc>
 800829e:	f000 f869 	bl	8008374 <__malloc_lock>
 80082a2:	f8d8 3000 	ldr.w	r3, [r8]
 80082a6:	461c      	mov	r4, r3
 80082a8:	bb44      	cbnz	r4, 80082fc <_malloc_r+0x88>
 80082aa:	4629      	mov	r1, r5
 80082ac:	4630      	mov	r0, r6
 80082ae:	f7ff ffbf 	bl	8008230 <sbrk_aligned>
 80082b2:	1c43      	adds	r3, r0, #1
 80082b4:	4604      	mov	r4, r0
 80082b6:	d158      	bne.n	800836a <_malloc_r+0xf6>
 80082b8:	f8d8 4000 	ldr.w	r4, [r8]
 80082bc:	4627      	mov	r7, r4
 80082be:	2f00      	cmp	r7, #0
 80082c0:	d143      	bne.n	800834a <_malloc_r+0xd6>
 80082c2:	2c00      	cmp	r4, #0
 80082c4:	d04b      	beq.n	800835e <_malloc_r+0xea>
 80082c6:	6823      	ldr	r3, [r4, #0]
 80082c8:	4639      	mov	r1, r7
 80082ca:	4630      	mov	r0, r6
 80082cc:	eb04 0903 	add.w	r9, r4, r3
 80082d0:	f000 fde2 	bl	8008e98 <_sbrk_r>
 80082d4:	4581      	cmp	r9, r0
 80082d6:	d142      	bne.n	800835e <_malloc_r+0xea>
 80082d8:	6821      	ldr	r1, [r4, #0]
 80082da:	4630      	mov	r0, r6
 80082dc:	1a6d      	subs	r5, r5, r1
 80082de:	4629      	mov	r1, r5
 80082e0:	f7ff ffa6 	bl	8008230 <sbrk_aligned>
 80082e4:	3001      	adds	r0, #1
 80082e6:	d03a      	beq.n	800835e <_malloc_r+0xea>
 80082e8:	6823      	ldr	r3, [r4, #0]
 80082ea:	442b      	add	r3, r5
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	f8d8 3000 	ldr.w	r3, [r8]
 80082f2:	685a      	ldr	r2, [r3, #4]
 80082f4:	bb62      	cbnz	r2, 8008350 <_malloc_r+0xdc>
 80082f6:	f8c8 7000 	str.w	r7, [r8]
 80082fa:	e00f      	b.n	800831c <_malloc_r+0xa8>
 80082fc:	6822      	ldr	r2, [r4, #0]
 80082fe:	1b52      	subs	r2, r2, r5
 8008300:	d420      	bmi.n	8008344 <_malloc_r+0xd0>
 8008302:	2a0b      	cmp	r2, #11
 8008304:	d917      	bls.n	8008336 <_malloc_r+0xc2>
 8008306:	1961      	adds	r1, r4, r5
 8008308:	42a3      	cmp	r3, r4
 800830a:	6025      	str	r5, [r4, #0]
 800830c:	bf18      	it	ne
 800830e:	6059      	strne	r1, [r3, #4]
 8008310:	6863      	ldr	r3, [r4, #4]
 8008312:	bf08      	it	eq
 8008314:	f8c8 1000 	streq.w	r1, [r8]
 8008318:	5162      	str	r2, [r4, r5]
 800831a:	604b      	str	r3, [r1, #4]
 800831c:	4630      	mov	r0, r6
 800831e:	f000 f82f 	bl	8008380 <__malloc_unlock>
 8008322:	f104 000b 	add.w	r0, r4, #11
 8008326:	1d23      	adds	r3, r4, #4
 8008328:	f020 0007 	bic.w	r0, r0, #7
 800832c:	1ac2      	subs	r2, r0, r3
 800832e:	bf1c      	itt	ne
 8008330:	1a1b      	subne	r3, r3, r0
 8008332:	50a3      	strne	r3, [r4, r2]
 8008334:	e7af      	b.n	8008296 <_malloc_r+0x22>
 8008336:	6862      	ldr	r2, [r4, #4]
 8008338:	42a3      	cmp	r3, r4
 800833a:	bf0c      	ite	eq
 800833c:	f8c8 2000 	streq.w	r2, [r8]
 8008340:	605a      	strne	r2, [r3, #4]
 8008342:	e7eb      	b.n	800831c <_malloc_r+0xa8>
 8008344:	4623      	mov	r3, r4
 8008346:	6864      	ldr	r4, [r4, #4]
 8008348:	e7ae      	b.n	80082a8 <_malloc_r+0x34>
 800834a:	463c      	mov	r4, r7
 800834c:	687f      	ldr	r7, [r7, #4]
 800834e:	e7b6      	b.n	80082be <_malloc_r+0x4a>
 8008350:	461a      	mov	r2, r3
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	42a3      	cmp	r3, r4
 8008356:	d1fb      	bne.n	8008350 <_malloc_r+0xdc>
 8008358:	2300      	movs	r3, #0
 800835a:	6053      	str	r3, [r2, #4]
 800835c:	e7de      	b.n	800831c <_malloc_r+0xa8>
 800835e:	230c      	movs	r3, #12
 8008360:	4630      	mov	r0, r6
 8008362:	6033      	str	r3, [r6, #0]
 8008364:	f000 f80c 	bl	8008380 <__malloc_unlock>
 8008368:	e794      	b.n	8008294 <_malloc_r+0x20>
 800836a:	6005      	str	r5, [r0, #0]
 800836c:	e7d6      	b.n	800831c <_malloc_r+0xa8>
 800836e:	bf00      	nop
 8008370:	2000034c 	.word	0x2000034c

08008374 <__malloc_lock>:
 8008374:	4801      	ldr	r0, [pc, #4]	@ (800837c <__malloc_lock+0x8>)
 8008376:	f7ff bee8 	b.w	800814a <__retarget_lock_acquire_recursive>
 800837a:	bf00      	nop
 800837c:	20000344 	.word	0x20000344

08008380 <__malloc_unlock>:
 8008380:	4801      	ldr	r0, [pc, #4]	@ (8008388 <__malloc_unlock+0x8>)
 8008382:	f7ff bee3 	b.w	800814c <__retarget_lock_release_recursive>
 8008386:	bf00      	nop
 8008388:	20000344 	.word	0x20000344

0800838c <__ssputs_r>:
 800838c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008390:	461f      	mov	r7, r3
 8008392:	688e      	ldr	r6, [r1, #8]
 8008394:	4682      	mov	sl, r0
 8008396:	460c      	mov	r4, r1
 8008398:	42be      	cmp	r6, r7
 800839a:	4690      	mov	r8, r2
 800839c:	680b      	ldr	r3, [r1, #0]
 800839e:	d82d      	bhi.n	80083fc <__ssputs_r+0x70>
 80083a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80083a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80083a8:	d026      	beq.n	80083f8 <__ssputs_r+0x6c>
 80083aa:	6965      	ldr	r5, [r4, #20]
 80083ac:	6909      	ldr	r1, [r1, #16]
 80083ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80083b2:	eba3 0901 	sub.w	r9, r3, r1
 80083b6:	1c7b      	adds	r3, r7, #1
 80083b8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80083bc:	444b      	add	r3, r9
 80083be:	106d      	asrs	r5, r5, #1
 80083c0:	429d      	cmp	r5, r3
 80083c2:	bf38      	it	cc
 80083c4:	461d      	movcc	r5, r3
 80083c6:	0553      	lsls	r3, r2, #21
 80083c8:	d527      	bpl.n	800841a <__ssputs_r+0x8e>
 80083ca:	4629      	mov	r1, r5
 80083cc:	f7ff ff52 	bl	8008274 <_malloc_r>
 80083d0:	4606      	mov	r6, r0
 80083d2:	b360      	cbz	r0, 800842e <__ssputs_r+0xa2>
 80083d4:	464a      	mov	r2, r9
 80083d6:	6921      	ldr	r1, [r4, #16]
 80083d8:	f000 fd7c 	bl	8008ed4 <memcpy>
 80083dc:	89a3      	ldrh	r3, [r4, #12]
 80083de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80083e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80083e6:	81a3      	strh	r3, [r4, #12]
 80083e8:	6126      	str	r6, [r4, #16]
 80083ea:	444e      	add	r6, r9
 80083ec:	6165      	str	r5, [r4, #20]
 80083ee:	eba5 0509 	sub.w	r5, r5, r9
 80083f2:	6026      	str	r6, [r4, #0]
 80083f4:	463e      	mov	r6, r7
 80083f6:	60a5      	str	r5, [r4, #8]
 80083f8:	42be      	cmp	r6, r7
 80083fa:	d900      	bls.n	80083fe <__ssputs_r+0x72>
 80083fc:	463e      	mov	r6, r7
 80083fe:	4632      	mov	r2, r6
 8008400:	4641      	mov	r1, r8
 8008402:	6820      	ldr	r0, [r4, #0]
 8008404:	f000 fd0b 	bl	8008e1e <memmove>
 8008408:	68a3      	ldr	r3, [r4, #8]
 800840a:	2000      	movs	r0, #0
 800840c:	1b9b      	subs	r3, r3, r6
 800840e:	60a3      	str	r3, [r4, #8]
 8008410:	6823      	ldr	r3, [r4, #0]
 8008412:	4433      	add	r3, r6
 8008414:	6023      	str	r3, [r4, #0]
 8008416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800841a:	462a      	mov	r2, r5
 800841c:	f000 fd6e 	bl	8008efc <_realloc_r>
 8008420:	4606      	mov	r6, r0
 8008422:	2800      	cmp	r0, #0
 8008424:	d1e0      	bne.n	80083e8 <__ssputs_r+0x5c>
 8008426:	6921      	ldr	r1, [r4, #16]
 8008428:	4650      	mov	r0, sl
 800842a:	f7ff feaf 	bl	800818c <_free_r>
 800842e:	230c      	movs	r3, #12
 8008430:	f04f 30ff 	mov.w	r0, #4294967295
 8008434:	f8ca 3000 	str.w	r3, [sl]
 8008438:	89a3      	ldrh	r3, [r4, #12]
 800843a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800843e:	81a3      	strh	r3, [r4, #12]
 8008440:	e7e9      	b.n	8008416 <__ssputs_r+0x8a>
	...

08008444 <_svfiprintf_r>:
 8008444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008448:	4698      	mov	r8, r3
 800844a:	898b      	ldrh	r3, [r1, #12]
 800844c:	b09d      	sub	sp, #116	@ 0x74
 800844e:	4607      	mov	r7, r0
 8008450:	061b      	lsls	r3, r3, #24
 8008452:	460d      	mov	r5, r1
 8008454:	4614      	mov	r4, r2
 8008456:	d510      	bpl.n	800847a <_svfiprintf_r+0x36>
 8008458:	690b      	ldr	r3, [r1, #16]
 800845a:	b973      	cbnz	r3, 800847a <_svfiprintf_r+0x36>
 800845c:	2140      	movs	r1, #64	@ 0x40
 800845e:	f7ff ff09 	bl	8008274 <_malloc_r>
 8008462:	6028      	str	r0, [r5, #0]
 8008464:	6128      	str	r0, [r5, #16]
 8008466:	b930      	cbnz	r0, 8008476 <_svfiprintf_r+0x32>
 8008468:	230c      	movs	r3, #12
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	f04f 30ff 	mov.w	r0, #4294967295
 8008470:	b01d      	add	sp, #116	@ 0x74
 8008472:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008476:	2340      	movs	r3, #64	@ 0x40
 8008478:	616b      	str	r3, [r5, #20]
 800847a:	2300      	movs	r3, #0
 800847c:	f8cd 800c 	str.w	r8, [sp, #12]
 8008480:	f04f 0901 	mov.w	r9, #1
 8008484:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8008628 <_svfiprintf_r+0x1e4>
 8008488:	9309      	str	r3, [sp, #36]	@ 0x24
 800848a:	2320      	movs	r3, #32
 800848c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008490:	2330      	movs	r3, #48	@ 0x30
 8008492:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008496:	4623      	mov	r3, r4
 8008498:	469a      	mov	sl, r3
 800849a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800849e:	b10a      	cbz	r2, 80084a4 <_svfiprintf_r+0x60>
 80084a0:	2a25      	cmp	r2, #37	@ 0x25
 80084a2:	d1f9      	bne.n	8008498 <_svfiprintf_r+0x54>
 80084a4:	ebba 0b04 	subs.w	fp, sl, r4
 80084a8:	d00b      	beq.n	80084c2 <_svfiprintf_r+0x7e>
 80084aa:	465b      	mov	r3, fp
 80084ac:	4622      	mov	r2, r4
 80084ae:	4629      	mov	r1, r5
 80084b0:	4638      	mov	r0, r7
 80084b2:	f7ff ff6b 	bl	800838c <__ssputs_r>
 80084b6:	3001      	adds	r0, #1
 80084b8:	f000 80a7 	beq.w	800860a <_svfiprintf_r+0x1c6>
 80084bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084be:	445a      	add	r2, fp
 80084c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80084c2:	f89a 3000 	ldrb.w	r3, [sl]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f000 809f 	beq.w	800860a <_svfiprintf_r+0x1c6>
 80084cc:	2300      	movs	r3, #0
 80084ce:	f04f 32ff 	mov.w	r2, #4294967295
 80084d2:	f10a 0a01 	add.w	sl, sl, #1
 80084d6:	9304      	str	r3, [sp, #16]
 80084d8:	9307      	str	r3, [sp, #28]
 80084da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80084de:	931a      	str	r3, [sp, #104]	@ 0x68
 80084e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80084e4:	4654      	mov	r4, sl
 80084e6:	2205      	movs	r2, #5
 80084e8:	484f      	ldr	r0, [pc, #316]	@ (8008628 <_svfiprintf_r+0x1e4>)
 80084ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ee:	f000 fce3 	bl	8008eb8 <memchr>
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	b9d8      	cbnz	r0, 800852e <_svfiprintf_r+0xea>
 80084f6:	06d0      	lsls	r0, r2, #27
 80084f8:	bf44      	itt	mi
 80084fa:	2320      	movmi	r3, #32
 80084fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008500:	0711      	lsls	r1, r2, #28
 8008502:	bf44      	itt	mi
 8008504:	232b      	movmi	r3, #43	@ 0x2b
 8008506:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800850a:	f89a 3000 	ldrb.w	r3, [sl]
 800850e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008510:	d015      	beq.n	800853e <_svfiprintf_r+0xfa>
 8008512:	9a07      	ldr	r2, [sp, #28]
 8008514:	4654      	mov	r4, sl
 8008516:	2000      	movs	r0, #0
 8008518:	f04f 0c0a 	mov.w	ip, #10
 800851c:	4621      	mov	r1, r4
 800851e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008522:	3b30      	subs	r3, #48	@ 0x30
 8008524:	2b09      	cmp	r3, #9
 8008526:	d94b      	bls.n	80085c0 <_svfiprintf_r+0x17c>
 8008528:	b1b0      	cbz	r0, 8008558 <_svfiprintf_r+0x114>
 800852a:	9207      	str	r2, [sp, #28]
 800852c:	e014      	b.n	8008558 <_svfiprintf_r+0x114>
 800852e:	eba0 0308 	sub.w	r3, r0, r8
 8008532:	46a2      	mov	sl, r4
 8008534:	fa09 f303 	lsl.w	r3, r9, r3
 8008538:	4313      	orrs	r3, r2
 800853a:	9304      	str	r3, [sp, #16]
 800853c:	e7d2      	b.n	80084e4 <_svfiprintf_r+0xa0>
 800853e:	9b03      	ldr	r3, [sp, #12]
 8008540:	1d19      	adds	r1, r3, #4
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	2b00      	cmp	r3, #0
 8008546:	9103      	str	r1, [sp, #12]
 8008548:	bfbb      	ittet	lt
 800854a:	425b      	neglt	r3, r3
 800854c:	f042 0202 	orrlt.w	r2, r2, #2
 8008550:	9307      	strge	r3, [sp, #28]
 8008552:	9307      	strlt	r3, [sp, #28]
 8008554:	bfb8      	it	lt
 8008556:	9204      	strlt	r2, [sp, #16]
 8008558:	7823      	ldrb	r3, [r4, #0]
 800855a:	2b2e      	cmp	r3, #46	@ 0x2e
 800855c:	d10a      	bne.n	8008574 <_svfiprintf_r+0x130>
 800855e:	7863      	ldrb	r3, [r4, #1]
 8008560:	2b2a      	cmp	r3, #42	@ 0x2a
 8008562:	d132      	bne.n	80085ca <_svfiprintf_r+0x186>
 8008564:	9b03      	ldr	r3, [sp, #12]
 8008566:	3402      	adds	r4, #2
 8008568:	1d1a      	adds	r2, r3, #4
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008570:	9203      	str	r2, [sp, #12]
 8008572:	9305      	str	r3, [sp, #20]
 8008574:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008638 <_svfiprintf_r+0x1f4>
 8008578:	2203      	movs	r2, #3
 800857a:	7821      	ldrb	r1, [r4, #0]
 800857c:	4650      	mov	r0, sl
 800857e:	f000 fc9b 	bl	8008eb8 <memchr>
 8008582:	b138      	cbz	r0, 8008594 <_svfiprintf_r+0x150>
 8008584:	eba0 000a 	sub.w	r0, r0, sl
 8008588:	2240      	movs	r2, #64	@ 0x40
 800858a:	9b04      	ldr	r3, [sp, #16]
 800858c:	3401      	adds	r4, #1
 800858e:	4082      	lsls	r2, r0
 8008590:	4313      	orrs	r3, r2
 8008592:	9304      	str	r3, [sp, #16]
 8008594:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008598:	2206      	movs	r2, #6
 800859a:	4824      	ldr	r0, [pc, #144]	@ (800862c <_svfiprintf_r+0x1e8>)
 800859c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80085a0:	f000 fc8a 	bl	8008eb8 <memchr>
 80085a4:	2800      	cmp	r0, #0
 80085a6:	d036      	beq.n	8008616 <_svfiprintf_r+0x1d2>
 80085a8:	4b21      	ldr	r3, [pc, #132]	@ (8008630 <_svfiprintf_r+0x1ec>)
 80085aa:	bb1b      	cbnz	r3, 80085f4 <_svfiprintf_r+0x1b0>
 80085ac:	9b03      	ldr	r3, [sp, #12]
 80085ae:	3307      	adds	r3, #7
 80085b0:	f023 0307 	bic.w	r3, r3, #7
 80085b4:	3308      	adds	r3, #8
 80085b6:	9303      	str	r3, [sp, #12]
 80085b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ba:	4433      	add	r3, r6
 80085bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80085be:	e76a      	b.n	8008496 <_svfiprintf_r+0x52>
 80085c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80085c4:	460c      	mov	r4, r1
 80085c6:	2001      	movs	r0, #1
 80085c8:	e7a8      	b.n	800851c <_svfiprintf_r+0xd8>
 80085ca:	2300      	movs	r3, #0
 80085cc:	3401      	adds	r4, #1
 80085ce:	f04f 0c0a 	mov.w	ip, #10
 80085d2:	4619      	mov	r1, r3
 80085d4:	9305      	str	r3, [sp, #20]
 80085d6:	4620      	mov	r0, r4
 80085d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80085dc:	3a30      	subs	r2, #48	@ 0x30
 80085de:	2a09      	cmp	r2, #9
 80085e0:	d903      	bls.n	80085ea <_svfiprintf_r+0x1a6>
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d0c6      	beq.n	8008574 <_svfiprintf_r+0x130>
 80085e6:	9105      	str	r1, [sp, #20]
 80085e8:	e7c4      	b.n	8008574 <_svfiprintf_r+0x130>
 80085ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80085ee:	4604      	mov	r4, r0
 80085f0:	2301      	movs	r3, #1
 80085f2:	e7f0      	b.n	80085d6 <_svfiprintf_r+0x192>
 80085f4:	ab03      	add	r3, sp, #12
 80085f6:	462a      	mov	r2, r5
 80085f8:	a904      	add	r1, sp, #16
 80085fa:	4638      	mov	r0, r7
 80085fc:	9300      	str	r3, [sp, #0]
 80085fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008634 <_svfiprintf_r+0x1f0>)
 8008600:	f3af 8000 	nop.w
 8008604:	1c42      	adds	r2, r0, #1
 8008606:	4606      	mov	r6, r0
 8008608:	d1d6      	bne.n	80085b8 <_svfiprintf_r+0x174>
 800860a:	89ab      	ldrh	r3, [r5, #12]
 800860c:	065b      	lsls	r3, r3, #25
 800860e:	f53f af2d 	bmi.w	800846c <_svfiprintf_r+0x28>
 8008612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008614:	e72c      	b.n	8008470 <_svfiprintf_r+0x2c>
 8008616:	ab03      	add	r3, sp, #12
 8008618:	462a      	mov	r2, r5
 800861a:	a904      	add	r1, sp, #16
 800861c:	4638      	mov	r0, r7
 800861e:	9300      	str	r3, [sp, #0]
 8008620:	4b04      	ldr	r3, [pc, #16]	@ (8008634 <_svfiprintf_r+0x1f0>)
 8008622:	f000 f9bf 	bl	80089a4 <_printf_i>
 8008626:	e7ed      	b.n	8008604 <_svfiprintf_r+0x1c0>
 8008628:	080091af 	.word	0x080091af
 800862c:	080091b9 	.word	0x080091b9
 8008630:	00000000 	.word	0x00000000
 8008634:	0800838d 	.word	0x0800838d
 8008638:	080091b5 	.word	0x080091b5

0800863c <__sfputc_r>:
 800863c:	6893      	ldr	r3, [r2, #8]
 800863e:	3b01      	subs	r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	b410      	push	{r4}
 8008644:	6093      	str	r3, [r2, #8]
 8008646:	da08      	bge.n	800865a <__sfputc_r+0x1e>
 8008648:	6994      	ldr	r4, [r2, #24]
 800864a:	42a3      	cmp	r3, r4
 800864c:	db01      	blt.n	8008652 <__sfputc_r+0x16>
 800864e:	290a      	cmp	r1, #10
 8008650:	d103      	bne.n	800865a <__sfputc_r+0x1e>
 8008652:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008656:	f7ff bc6a 	b.w	8007f2e <__swbuf_r>
 800865a:	6813      	ldr	r3, [r2, #0]
 800865c:	1c58      	adds	r0, r3, #1
 800865e:	6010      	str	r0, [r2, #0]
 8008660:	4608      	mov	r0, r1
 8008662:	7019      	strb	r1, [r3, #0]
 8008664:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008668:	4770      	bx	lr

0800866a <__sfputs_r>:
 800866a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800866c:	4606      	mov	r6, r0
 800866e:	460f      	mov	r7, r1
 8008670:	4614      	mov	r4, r2
 8008672:	18d5      	adds	r5, r2, r3
 8008674:	42ac      	cmp	r4, r5
 8008676:	d101      	bne.n	800867c <__sfputs_r+0x12>
 8008678:	2000      	movs	r0, #0
 800867a:	e007      	b.n	800868c <__sfputs_r+0x22>
 800867c:	463a      	mov	r2, r7
 800867e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008682:	4630      	mov	r0, r6
 8008684:	f7ff ffda 	bl	800863c <__sfputc_r>
 8008688:	1c43      	adds	r3, r0, #1
 800868a:	d1f3      	bne.n	8008674 <__sfputs_r+0xa>
 800868c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008690 <_vfiprintf_r>:
 8008690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008694:	460d      	mov	r5, r1
 8008696:	b09d      	sub	sp, #116	@ 0x74
 8008698:	4614      	mov	r4, r2
 800869a:	4698      	mov	r8, r3
 800869c:	4606      	mov	r6, r0
 800869e:	b118      	cbz	r0, 80086a8 <_vfiprintf_r+0x18>
 80086a0:	6a03      	ldr	r3, [r0, #32]
 80086a2:	b90b      	cbnz	r3, 80086a8 <_vfiprintf_r+0x18>
 80086a4:	f7ff fb24 	bl	8007cf0 <__sinit>
 80086a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086aa:	07d9      	lsls	r1, r3, #31
 80086ac:	d405      	bmi.n	80086ba <_vfiprintf_r+0x2a>
 80086ae:	89ab      	ldrh	r3, [r5, #12]
 80086b0:	059a      	lsls	r2, r3, #22
 80086b2:	d402      	bmi.n	80086ba <_vfiprintf_r+0x2a>
 80086b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086b6:	f7ff fd48 	bl	800814a <__retarget_lock_acquire_recursive>
 80086ba:	89ab      	ldrh	r3, [r5, #12]
 80086bc:	071b      	lsls	r3, r3, #28
 80086be:	d501      	bpl.n	80086c4 <_vfiprintf_r+0x34>
 80086c0:	692b      	ldr	r3, [r5, #16]
 80086c2:	b99b      	cbnz	r3, 80086ec <_vfiprintf_r+0x5c>
 80086c4:	4629      	mov	r1, r5
 80086c6:	4630      	mov	r0, r6
 80086c8:	f7ff fc70 	bl	8007fac <__swsetup_r>
 80086cc:	b170      	cbz	r0, 80086ec <_vfiprintf_r+0x5c>
 80086ce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80086d0:	07dc      	lsls	r4, r3, #31
 80086d2:	d504      	bpl.n	80086de <_vfiprintf_r+0x4e>
 80086d4:	f04f 30ff 	mov.w	r0, #4294967295
 80086d8:	b01d      	add	sp, #116	@ 0x74
 80086da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086de:	89ab      	ldrh	r3, [r5, #12]
 80086e0:	0598      	lsls	r0, r3, #22
 80086e2:	d4f7      	bmi.n	80086d4 <_vfiprintf_r+0x44>
 80086e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80086e6:	f7ff fd31 	bl	800814c <__retarget_lock_release_recursive>
 80086ea:	e7f3      	b.n	80086d4 <_vfiprintf_r+0x44>
 80086ec:	2300      	movs	r3, #0
 80086ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f2:	f04f 0901 	mov.w	r9, #1
 80086f6:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 80088ac <_vfiprintf_r+0x21c>
 80086fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80086fc:	2320      	movs	r3, #32
 80086fe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008702:	2330      	movs	r3, #48	@ 0x30
 8008704:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008708:	4623      	mov	r3, r4
 800870a:	469a      	mov	sl, r3
 800870c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008710:	b10a      	cbz	r2, 8008716 <_vfiprintf_r+0x86>
 8008712:	2a25      	cmp	r2, #37	@ 0x25
 8008714:	d1f9      	bne.n	800870a <_vfiprintf_r+0x7a>
 8008716:	ebba 0b04 	subs.w	fp, sl, r4
 800871a:	d00b      	beq.n	8008734 <_vfiprintf_r+0xa4>
 800871c:	465b      	mov	r3, fp
 800871e:	4622      	mov	r2, r4
 8008720:	4629      	mov	r1, r5
 8008722:	4630      	mov	r0, r6
 8008724:	f7ff ffa1 	bl	800866a <__sfputs_r>
 8008728:	3001      	adds	r0, #1
 800872a:	f000 80a7 	beq.w	800887c <_vfiprintf_r+0x1ec>
 800872e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008730:	445a      	add	r2, fp
 8008732:	9209      	str	r2, [sp, #36]	@ 0x24
 8008734:	f89a 3000 	ldrb.w	r3, [sl]
 8008738:	2b00      	cmp	r3, #0
 800873a:	f000 809f 	beq.w	800887c <_vfiprintf_r+0x1ec>
 800873e:	2300      	movs	r3, #0
 8008740:	f04f 32ff 	mov.w	r2, #4294967295
 8008744:	f10a 0a01 	add.w	sl, sl, #1
 8008748:	9304      	str	r3, [sp, #16]
 800874a:	9307      	str	r3, [sp, #28]
 800874c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008750:	931a      	str	r3, [sp, #104]	@ 0x68
 8008752:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008756:	4654      	mov	r4, sl
 8008758:	2205      	movs	r2, #5
 800875a:	4854      	ldr	r0, [pc, #336]	@ (80088ac <_vfiprintf_r+0x21c>)
 800875c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008760:	f000 fbaa 	bl	8008eb8 <memchr>
 8008764:	9a04      	ldr	r2, [sp, #16]
 8008766:	b9d8      	cbnz	r0, 80087a0 <_vfiprintf_r+0x110>
 8008768:	06d1      	lsls	r1, r2, #27
 800876a:	bf44      	itt	mi
 800876c:	2320      	movmi	r3, #32
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008772:	0713      	lsls	r3, r2, #28
 8008774:	bf44      	itt	mi
 8008776:	232b      	movmi	r3, #43	@ 0x2b
 8008778:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800877c:	f89a 3000 	ldrb.w	r3, [sl]
 8008780:	2b2a      	cmp	r3, #42	@ 0x2a
 8008782:	d015      	beq.n	80087b0 <_vfiprintf_r+0x120>
 8008784:	9a07      	ldr	r2, [sp, #28]
 8008786:	4654      	mov	r4, sl
 8008788:	2000      	movs	r0, #0
 800878a:	f04f 0c0a 	mov.w	ip, #10
 800878e:	4621      	mov	r1, r4
 8008790:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008794:	3b30      	subs	r3, #48	@ 0x30
 8008796:	2b09      	cmp	r3, #9
 8008798:	d94b      	bls.n	8008832 <_vfiprintf_r+0x1a2>
 800879a:	b1b0      	cbz	r0, 80087ca <_vfiprintf_r+0x13a>
 800879c:	9207      	str	r2, [sp, #28]
 800879e:	e014      	b.n	80087ca <_vfiprintf_r+0x13a>
 80087a0:	eba0 0308 	sub.w	r3, r0, r8
 80087a4:	46a2      	mov	sl, r4
 80087a6:	fa09 f303 	lsl.w	r3, r9, r3
 80087aa:	4313      	orrs	r3, r2
 80087ac:	9304      	str	r3, [sp, #16]
 80087ae:	e7d2      	b.n	8008756 <_vfiprintf_r+0xc6>
 80087b0:	9b03      	ldr	r3, [sp, #12]
 80087b2:	1d19      	adds	r1, r3, #4
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	9103      	str	r1, [sp, #12]
 80087ba:	bfbb      	ittet	lt
 80087bc:	425b      	neglt	r3, r3
 80087be:	f042 0202 	orrlt.w	r2, r2, #2
 80087c2:	9307      	strge	r3, [sp, #28]
 80087c4:	9307      	strlt	r3, [sp, #28]
 80087c6:	bfb8      	it	lt
 80087c8:	9204      	strlt	r2, [sp, #16]
 80087ca:	7823      	ldrb	r3, [r4, #0]
 80087cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80087ce:	d10a      	bne.n	80087e6 <_vfiprintf_r+0x156>
 80087d0:	7863      	ldrb	r3, [r4, #1]
 80087d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80087d4:	d132      	bne.n	800883c <_vfiprintf_r+0x1ac>
 80087d6:	9b03      	ldr	r3, [sp, #12]
 80087d8:	3402      	adds	r4, #2
 80087da:	1d1a      	adds	r2, r3, #4
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80087e2:	9203      	str	r2, [sp, #12]
 80087e4:	9305      	str	r3, [sp, #20]
 80087e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80088bc <_vfiprintf_r+0x22c>
 80087ea:	2203      	movs	r2, #3
 80087ec:	7821      	ldrb	r1, [r4, #0]
 80087ee:	4650      	mov	r0, sl
 80087f0:	f000 fb62 	bl	8008eb8 <memchr>
 80087f4:	b138      	cbz	r0, 8008806 <_vfiprintf_r+0x176>
 80087f6:	eba0 000a 	sub.w	r0, r0, sl
 80087fa:	2240      	movs	r2, #64	@ 0x40
 80087fc:	9b04      	ldr	r3, [sp, #16]
 80087fe:	3401      	adds	r4, #1
 8008800:	4082      	lsls	r2, r0
 8008802:	4313      	orrs	r3, r2
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	f814 1b01 	ldrb.w	r1, [r4], #1
 800880a:	2206      	movs	r2, #6
 800880c:	4828      	ldr	r0, [pc, #160]	@ (80088b0 <_vfiprintf_r+0x220>)
 800880e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008812:	f000 fb51 	bl	8008eb8 <memchr>
 8008816:	2800      	cmp	r0, #0
 8008818:	d03f      	beq.n	800889a <_vfiprintf_r+0x20a>
 800881a:	4b26      	ldr	r3, [pc, #152]	@ (80088b4 <_vfiprintf_r+0x224>)
 800881c:	bb1b      	cbnz	r3, 8008866 <_vfiprintf_r+0x1d6>
 800881e:	9b03      	ldr	r3, [sp, #12]
 8008820:	3307      	adds	r3, #7
 8008822:	f023 0307 	bic.w	r3, r3, #7
 8008826:	3308      	adds	r3, #8
 8008828:	9303      	str	r3, [sp, #12]
 800882a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800882c:	443b      	add	r3, r7
 800882e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008830:	e76a      	b.n	8008708 <_vfiprintf_r+0x78>
 8008832:	fb0c 3202 	mla	r2, ip, r2, r3
 8008836:	460c      	mov	r4, r1
 8008838:	2001      	movs	r0, #1
 800883a:	e7a8      	b.n	800878e <_vfiprintf_r+0xfe>
 800883c:	2300      	movs	r3, #0
 800883e:	3401      	adds	r4, #1
 8008840:	f04f 0c0a 	mov.w	ip, #10
 8008844:	4619      	mov	r1, r3
 8008846:	9305      	str	r3, [sp, #20]
 8008848:	4620      	mov	r0, r4
 800884a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800884e:	3a30      	subs	r2, #48	@ 0x30
 8008850:	2a09      	cmp	r2, #9
 8008852:	d903      	bls.n	800885c <_vfiprintf_r+0x1cc>
 8008854:	2b00      	cmp	r3, #0
 8008856:	d0c6      	beq.n	80087e6 <_vfiprintf_r+0x156>
 8008858:	9105      	str	r1, [sp, #20]
 800885a:	e7c4      	b.n	80087e6 <_vfiprintf_r+0x156>
 800885c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008860:	4604      	mov	r4, r0
 8008862:	2301      	movs	r3, #1
 8008864:	e7f0      	b.n	8008848 <_vfiprintf_r+0x1b8>
 8008866:	ab03      	add	r3, sp, #12
 8008868:	462a      	mov	r2, r5
 800886a:	a904      	add	r1, sp, #16
 800886c:	4630      	mov	r0, r6
 800886e:	9300      	str	r3, [sp, #0]
 8008870:	4b11      	ldr	r3, [pc, #68]	@ (80088b8 <_vfiprintf_r+0x228>)
 8008872:	f3af 8000 	nop.w
 8008876:	4607      	mov	r7, r0
 8008878:	1c78      	adds	r0, r7, #1
 800887a:	d1d6      	bne.n	800882a <_vfiprintf_r+0x19a>
 800887c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800887e:	07d9      	lsls	r1, r3, #31
 8008880:	d405      	bmi.n	800888e <_vfiprintf_r+0x1fe>
 8008882:	89ab      	ldrh	r3, [r5, #12]
 8008884:	059a      	lsls	r2, r3, #22
 8008886:	d402      	bmi.n	800888e <_vfiprintf_r+0x1fe>
 8008888:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800888a:	f7ff fc5f 	bl	800814c <__retarget_lock_release_recursive>
 800888e:	89ab      	ldrh	r3, [r5, #12]
 8008890:	065b      	lsls	r3, r3, #25
 8008892:	f53f af1f 	bmi.w	80086d4 <_vfiprintf_r+0x44>
 8008896:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008898:	e71e      	b.n	80086d8 <_vfiprintf_r+0x48>
 800889a:	ab03      	add	r3, sp, #12
 800889c:	462a      	mov	r2, r5
 800889e:	a904      	add	r1, sp, #16
 80088a0:	4630      	mov	r0, r6
 80088a2:	9300      	str	r3, [sp, #0]
 80088a4:	4b04      	ldr	r3, [pc, #16]	@ (80088b8 <_vfiprintf_r+0x228>)
 80088a6:	f000 f87d 	bl	80089a4 <_printf_i>
 80088aa:	e7e4      	b.n	8008876 <_vfiprintf_r+0x1e6>
 80088ac:	080091af 	.word	0x080091af
 80088b0:	080091b9 	.word	0x080091b9
 80088b4:	00000000 	.word	0x00000000
 80088b8:	0800866b 	.word	0x0800866b
 80088bc:	080091b5 	.word	0x080091b5

080088c0 <_printf_common>:
 80088c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088c4:	4616      	mov	r6, r2
 80088c6:	4698      	mov	r8, r3
 80088c8:	688a      	ldr	r2, [r1, #8]
 80088ca:	4607      	mov	r7, r0
 80088cc:	690b      	ldr	r3, [r1, #16]
 80088ce:	460c      	mov	r4, r1
 80088d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80088d4:	4293      	cmp	r3, r2
 80088d6:	bfb8      	it	lt
 80088d8:	4613      	movlt	r3, r2
 80088da:	6033      	str	r3, [r6, #0]
 80088dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80088e0:	b10a      	cbz	r2, 80088e6 <_printf_common+0x26>
 80088e2:	3301      	adds	r3, #1
 80088e4:	6033      	str	r3, [r6, #0]
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	0699      	lsls	r1, r3, #26
 80088ea:	bf42      	ittt	mi
 80088ec:	6833      	ldrmi	r3, [r6, #0]
 80088ee:	3302      	addmi	r3, #2
 80088f0:	6033      	strmi	r3, [r6, #0]
 80088f2:	6825      	ldr	r5, [r4, #0]
 80088f4:	f015 0506 	ands.w	r5, r5, #6
 80088f8:	d106      	bne.n	8008908 <_printf_common+0x48>
 80088fa:	f104 0a19 	add.w	sl, r4, #25
 80088fe:	68e3      	ldr	r3, [r4, #12]
 8008900:	6832      	ldr	r2, [r6, #0]
 8008902:	1a9b      	subs	r3, r3, r2
 8008904:	42ab      	cmp	r3, r5
 8008906:	dc2b      	bgt.n	8008960 <_printf_common+0xa0>
 8008908:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800890c:	6822      	ldr	r2, [r4, #0]
 800890e:	3b00      	subs	r3, #0
 8008910:	bf18      	it	ne
 8008912:	2301      	movne	r3, #1
 8008914:	0692      	lsls	r2, r2, #26
 8008916:	d430      	bmi.n	800897a <_printf_common+0xba>
 8008918:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800891c:	4641      	mov	r1, r8
 800891e:	4638      	mov	r0, r7
 8008920:	47c8      	blx	r9
 8008922:	3001      	adds	r0, #1
 8008924:	d023      	beq.n	800896e <_printf_common+0xae>
 8008926:	6823      	ldr	r3, [r4, #0]
 8008928:	341a      	adds	r4, #26
 800892a:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 800892e:	f003 0306 	and.w	r3, r3, #6
 8008932:	2b04      	cmp	r3, #4
 8008934:	bf0a      	itet	eq
 8008936:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 800893a:	2500      	movne	r5, #0
 800893c:	6833      	ldreq	r3, [r6, #0]
 800893e:	f04f 0600 	mov.w	r6, #0
 8008942:	bf08      	it	eq
 8008944:	1aed      	subeq	r5, r5, r3
 8008946:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800894a:	bf08      	it	eq
 800894c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008950:	4293      	cmp	r3, r2
 8008952:	bfc4      	itt	gt
 8008954:	1a9b      	subgt	r3, r3, r2
 8008956:	18ed      	addgt	r5, r5, r3
 8008958:	42b5      	cmp	r5, r6
 800895a:	d11a      	bne.n	8008992 <_printf_common+0xd2>
 800895c:	2000      	movs	r0, #0
 800895e:	e008      	b.n	8008972 <_printf_common+0xb2>
 8008960:	2301      	movs	r3, #1
 8008962:	4652      	mov	r2, sl
 8008964:	4641      	mov	r1, r8
 8008966:	4638      	mov	r0, r7
 8008968:	47c8      	blx	r9
 800896a:	3001      	adds	r0, #1
 800896c:	d103      	bne.n	8008976 <_printf_common+0xb6>
 800896e:	f04f 30ff 	mov.w	r0, #4294967295
 8008972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008976:	3501      	adds	r5, #1
 8008978:	e7c1      	b.n	80088fe <_printf_common+0x3e>
 800897a:	18e1      	adds	r1, r4, r3
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	2030      	movs	r0, #48	@ 0x30
 8008980:	3302      	adds	r3, #2
 8008982:	4422      	add	r2, r4
 8008984:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008988:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800898c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008990:	e7c2      	b.n	8008918 <_printf_common+0x58>
 8008992:	2301      	movs	r3, #1
 8008994:	4622      	mov	r2, r4
 8008996:	4641      	mov	r1, r8
 8008998:	4638      	mov	r0, r7
 800899a:	47c8      	blx	r9
 800899c:	3001      	adds	r0, #1
 800899e:	d0e6      	beq.n	800896e <_printf_common+0xae>
 80089a0:	3601      	adds	r6, #1
 80089a2:	e7d9      	b.n	8008958 <_printf_common+0x98>

080089a4 <_printf_i>:
 80089a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80089a8:	7e0f      	ldrb	r7, [r1, #24]
 80089aa:	4691      	mov	r9, r2
 80089ac:	4680      	mov	r8, r0
 80089ae:	460c      	mov	r4, r1
 80089b0:	2f78      	cmp	r7, #120	@ 0x78
 80089b2:	469a      	mov	sl, r3
 80089b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80089b6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80089ba:	d807      	bhi.n	80089cc <_printf_i+0x28>
 80089bc:	2f62      	cmp	r7, #98	@ 0x62
 80089be:	d80a      	bhi.n	80089d6 <_printf_i+0x32>
 80089c0:	2f00      	cmp	r7, #0
 80089c2:	f000 80d1 	beq.w	8008b68 <_printf_i+0x1c4>
 80089c6:	2f58      	cmp	r7, #88	@ 0x58
 80089c8:	f000 80b8 	beq.w	8008b3c <_printf_i+0x198>
 80089cc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80089d0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80089d4:	e03a      	b.n	8008a4c <_printf_i+0xa8>
 80089d6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80089da:	2b15      	cmp	r3, #21
 80089dc:	d8f6      	bhi.n	80089cc <_printf_i+0x28>
 80089de:	a101      	add	r1, pc, #4	@ (adr r1, 80089e4 <_printf_i+0x40>)
 80089e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089e4:	08008a3d 	.word	0x08008a3d
 80089e8:	08008a51 	.word	0x08008a51
 80089ec:	080089cd 	.word	0x080089cd
 80089f0:	080089cd 	.word	0x080089cd
 80089f4:	080089cd 	.word	0x080089cd
 80089f8:	080089cd 	.word	0x080089cd
 80089fc:	08008a51 	.word	0x08008a51
 8008a00:	080089cd 	.word	0x080089cd
 8008a04:	080089cd 	.word	0x080089cd
 8008a08:	080089cd 	.word	0x080089cd
 8008a0c:	080089cd 	.word	0x080089cd
 8008a10:	08008b4f 	.word	0x08008b4f
 8008a14:	08008a7b 	.word	0x08008a7b
 8008a18:	08008b09 	.word	0x08008b09
 8008a1c:	080089cd 	.word	0x080089cd
 8008a20:	080089cd 	.word	0x080089cd
 8008a24:	08008b71 	.word	0x08008b71
 8008a28:	080089cd 	.word	0x080089cd
 8008a2c:	08008a7b 	.word	0x08008a7b
 8008a30:	080089cd 	.word	0x080089cd
 8008a34:	080089cd 	.word	0x080089cd
 8008a38:	08008b11 	.word	0x08008b11
 8008a3c:	6833      	ldr	r3, [r6, #0]
 8008a3e:	1d1a      	adds	r2, r3, #4
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	6032      	str	r2, [r6, #0]
 8008a44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008a48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e09c      	b.n	8008b8a <_printf_i+0x1e6>
 8008a50:	6833      	ldr	r3, [r6, #0]
 8008a52:	6820      	ldr	r0, [r4, #0]
 8008a54:	1d19      	adds	r1, r3, #4
 8008a56:	6031      	str	r1, [r6, #0]
 8008a58:	0606      	lsls	r6, r0, #24
 8008a5a:	d501      	bpl.n	8008a60 <_printf_i+0xbc>
 8008a5c:	681d      	ldr	r5, [r3, #0]
 8008a5e:	e003      	b.n	8008a68 <_printf_i+0xc4>
 8008a60:	0645      	lsls	r5, r0, #25
 8008a62:	d5fb      	bpl.n	8008a5c <_printf_i+0xb8>
 8008a64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008a68:	2d00      	cmp	r5, #0
 8008a6a:	da03      	bge.n	8008a74 <_printf_i+0xd0>
 8008a6c:	232d      	movs	r3, #45	@ 0x2d
 8008a6e:	426d      	negs	r5, r5
 8008a70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a74:	4858      	ldr	r0, [pc, #352]	@ (8008bd8 <_printf_i+0x234>)
 8008a76:	230a      	movs	r3, #10
 8008a78:	e011      	b.n	8008a9e <_printf_i+0xfa>
 8008a7a:	6821      	ldr	r1, [r4, #0]
 8008a7c:	6833      	ldr	r3, [r6, #0]
 8008a7e:	0608      	lsls	r0, r1, #24
 8008a80:	f853 5b04 	ldr.w	r5, [r3], #4
 8008a84:	d402      	bmi.n	8008a8c <_printf_i+0xe8>
 8008a86:	0649      	lsls	r1, r1, #25
 8008a88:	bf48      	it	mi
 8008a8a:	b2ad      	uxthmi	r5, r5
 8008a8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8008a8e:	6033      	str	r3, [r6, #0]
 8008a90:	4851      	ldr	r0, [pc, #324]	@ (8008bd8 <_printf_i+0x234>)
 8008a92:	bf14      	ite	ne
 8008a94:	230a      	movne	r3, #10
 8008a96:	2308      	moveq	r3, #8
 8008a98:	2100      	movs	r1, #0
 8008a9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008a9e:	6866      	ldr	r6, [r4, #4]
 8008aa0:	2e00      	cmp	r6, #0
 8008aa2:	60a6      	str	r6, [r4, #8]
 8008aa4:	db05      	blt.n	8008ab2 <_printf_i+0x10e>
 8008aa6:	6821      	ldr	r1, [r4, #0]
 8008aa8:	432e      	orrs	r6, r5
 8008aaa:	f021 0104 	bic.w	r1, r1, #4
 8008aae:	6021      	str	r1, [r4, #0]
 8008ab0:	d04b      	beq.n	8008b4a <_printf_i+0x1a6>
 8008ab2:	4616      	mov	r6, r2
 8008ab4:	fbb5 f1f3 	udiv	r1, r5, r3
 8008ab8:	fb03 5711 	mls	r7, r3, r1, r5
 8008abc:	5dc7      	ldrb	r7, [r0, r7]
 8008abe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008ac2:	462f      	mov	r7, r5
 8008ac4:	460d      	mov	r5, r1
 8008ac6:	42bb      	cmp	r3, r7
 8008ac8:	d9f4      	bls.n	8008ab4 <_printf_i+0x110>
 8008aca:	2b08      	cmp	r3, #8
 8008acc:	d10b      	bne.n	8008ae6 <_printf_i+0x142>
 8008ace:	6823      	ldr	r3, [r4, #0]
 8008ad0:	07df      	lsls	r7, r3, #31
 8008ad2:	d508      	bpl.n	8008ae6 <_printf_i+0x142>
 8008ad4:	6923      	ldr	r3, [r4, #16]
 8008ad6:	6861      	ldr	r1, [r4, #4]
 8008ad8:	4299      	cmp	r1, r3
 8008ada:	bfde      	ittt	le
 8008adc:	2330      	movle	r3, #48	@ 0x30
 8008ade:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008ae2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008ae6:	1b92      	subs	r2, r2, r6
 8008ae8:	6122      	str	r2, [r4, #16]
 8008aea:	464b      	mov	r3, r9
 8008aec:	aa03      	add	r2, sp, #12
 8008aee:	4621      	mov	r1, r4
 8008af0:	4640      	mov	r0, r8
 8008af2:	f8cd a000 	str.w	sl, [sp]
 8008af6:	f7ff fee3 	bl	80088c0 <_printf_common>
 8008afa:	3001      	adds	r0, #1
 8008afc:	d14a      	bne.n	8008b94 <_printf_i+0x1f0>
 8008afe:	f04f 30ff 	mov.w	r0, #4294967295
 8008b02:	b004      	add	sp, #16
 8008b04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b08:	6823      	ldr	r3, [r4, #0]
 8008b0a:	f043 0320 	orr.w	r3, r3, #32
 8008b0e:	6023      	str	r3, [r4, #0]
 8008b10:	2778      	movs	r7, #120	@ 0x78
 8008b12:	4832      	ldr	r0, [pc, #200]	@ (8008bdc <_printf_i+0x238>)
 8008b14:	6823      	ldr	r3, [r4, #0]
 8008b16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008b1a:	061f      	lsls	r7, r3, #24
 8008b1c:	6831      	ldr	r1, [r6, #0]
 8008b1e:	f851 5b04 	ldr.w	r5, [r1], #4
 8008b22:	d402      	bmi.n	8008b2a <_printf_i+0x186>
 8008b24:	065f      	lsls	r7, r3, #25
 8008b26:	bf48      	it	mi
 8008b28:	b2ad      	uxthmi	r5, r5
 8008b2a:	6031      	str	r1, [r6, #0]
 8008b2c:	07d9      	lsls	r1, r3, #31
 8008b2e:	bf44      	itt	mi
 8008b30:	f043 0320 	orrmi.w	r3, r3, #32
 8008b34:	6023      	strmi	r3, [r4, #0]
 8008b36:	b11d      	cbz	r5, 8008b40 <_printf_i+0x19c>
 8008b38:	2310      	movs	r3, #16
 8008b3a:	e7ad      	b.n	8008a98 <_printf_i+0xf4>
 8008b3c:	4826      	ldr	r0, [pc, #152]	@ (8008bd8 <_printf_i+0x234>)
 8008b3e:	e7e9      	b.n	8008b14 <_printf_i+0x170>
 8008b40:	6823      	ldr	r3, [r4, #0]
 8008b42:	f023 0320 	bic.w	r3, r3, #32
 8008b46:	6023      	str	r3, [r4, #0]
 8008b48:	e7f6      	b.n	8008b38 <_printf_i+0x194>
 8008b4a:	4616      	mov	r6, r2
 8008b4c:	e7bd      	b.n	8008aca <_printf_i+0x126>
 8008b4e:	6833      	ldr	r3, [r6, #0]
 8008b50:	6825      	ldr	r5, [r4, #0]
 8008b52:	1d18      	adds	r0, r3, #4
 8008b54:	6961      	ldr	r1, [r4, #20]
 8008b56:	6030      	str	r0, [r6, #0]
 8008b58:	062e      	lsls	r6, r5, #24
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	d501      	bpl.n	8008b62 <_printf_i+0x1be>
 8008b5e:	6019      	str	r1, [r3, #0]
 8008b60:	e002      	b.n	8008b68 <_printf_i+0x1c4>
 8008b62:	0668      	lsls	r0, r5, #25
 8008b64:	d5fb      	bpl.n	8008b5e <_printf_i+0x1ba>
 8008b66:	8019      	strh	r1, [r3, #0]
 8008b68:	2300      	movs	r3, #0
 8008b6a:	4616      	mov	r6, r2
 8008b6c:	6123      	str	r3, [r4, #16]
 8008b6e:	e7bc      	b.n	8008aea <_printf_i+0x146>
 8008b70:	6833      	ldr	r3, [r6, #0]
 8008b72:	2100      	movs	r1, #0
 8008b74:	1d1a      	adds	r2, r3, #4
 8008b76:	6032      	str	r2, [r6, #0]
 8008b78:	681e      	ldr	r6, [r3, #0]
 8008b7a:	6862      	ldr	r2, [r4, #4]
 8008b7c:	4630      	mov	r0, r6
 8008b7e:	f000 f99b 	bl	8008eb8 <memchr>
 8008b82:	b108      	cbz	r0, 8008b88 <_printf_i+0x1e4>
 8008b84:	1b80      	subs	r0, r0, r6
 8008b86:	6060      	str	r0, [r4, #4]
 8008b88:	6863      	ldr	r3, [r4, #4]
 8008b8a:	6123      	str	r3, [r4, #16]
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008b92:	e7aa      	b.n	8008aea <_printf_i+0x146>
 8008b94:	6923      	ldr	r3, [r4, #16]
 8008b96:	4632      	mov	r2, r6
 8008b98:	4649      	mov	r1, r9
 8008b9a:	4640      	mov	r0, r8
 8008b9c:	47d0      	blx	sl
 8008b9e:	3001      	adds	r0, #1
 8008ba0:	d0ad      	beq.n	8008afe <_printf_i+0x15a>
 8008ba2:	6823      	ldr	r3, [r4, #0]
 8008ba4:	079b      	lsls	r3, r3, #30
 8008ba6:	d413      	bmi.n	8008bd0 <_printf_i+0x22c>
 8008ba8:	68e0      	ldr	r0, [r4, #12]
 8008baa:	9b03      	ldr	r3, [sp, #12]
 8008bac:	4298      	cmp	r0, r3
 8008bae:	bfb8      	it	lt
 8008bb0:	4618      	movlt	r0, r3
 8008bb2:	e7a6      	b.n	8008b02 <_printf_i+0x15e>
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	4632      	mov	r2, r6
 8008bb8:	4649      	mov	r1, r9
 8008bba:	4640      	mov	r0, r8
 8008bbc:	47d0      	blx	sl
 8008bbe:	3001      	adds	r0, #1
 8008bc0:	d09d      	beq.n	8008afe <_printf_i+0x15a>
 8008bc2:	3501      	adds	r5, #1
 8008bc4:	68e3      	ldr	r3, [r4, #12]
 8008bc6:	9903      	ldr	r1, [sp, #12]
 8008bc8:	1a5b      	subs	r3, r3, r1
 8008bca:	42ab      	cmp	r3, r5
 8008bcc:	dcf2      	bgt.n	8008bb4 <_printf_i+0x210>
 8008bce:	e7eb      	b.n	8008ba8 <_printf_i+0x204>
 8008bd0:	2500      	movs	r5, #0
 8008bd2:	f104 0619 	add.w	r6, r4, #25
 8008bd6:	e7f5      	b.n	8008bc4 <_printf_i+0x220>
 8008bd8:	080091c0 	.word	0x080091c0
 8008bdc:	080091d1 	.word	0x080091d1

08008be0 <__sflush_r>:
 8008be0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008be4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008be8:	0716      	lsls	r6, r2, #28
 8008bea:	4605      	mov	r5, r0
 8008bec:	460c      	mov	r4, r1
 8008bee:	d454      	bmi.n	8008c9a <__sflush_r+0xba>
 8008bf0:	684b      	ldr	r3, [r1, #4]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	dc02      	bgt.n	8008bfc <__sflush_r+0x1c>
 8008bf6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	dd48      	ble.n	8008c8e <__sflush_r+0xae>
 8008bfc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008bfe:	2e00      	cmp	r6, #0
 8008c00:	d045      	beq.n	8008c8e <__sflush_r+0xae>
 8008c02:	2300      	movs	r3, #0
 8008c04:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c08:	682f      	ldr	r7, [r5, #0]
 8008c0a:	6a21      	ldr	r1, [r4, #32]
 8008c0c:	602b      	str	r3, [r5, #0]
 8008c0e:	d030      	beq.n	8008c72 <__sflush_r+0x92>
 8008c10:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c12:	89a3      	ldrh	r3, [r4, #12]
 8008c14:	0759      	lsls	r1, r3, #29
 8008c16:	d505      	bpl.n	8008c24 <__sflush_r+0x44>
 8008c18:	6863      	ldr	r3, [r4, #4]
 8008c1a:	1ad2      	subs	r2, r2, r3
 8008c1c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c1e:	b10b      	cbz	r3, 8008c24 <__sflush_r+0x44>
 8008c20:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c22:	1ad2      	subs	r2, r2, r3
 8008c24:	2300      	movs	r3, #0
 8008c26:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c28:	6a21      	ldr	r1, [r4, #32]
 8008c2a:	4628      	mov	r0, r5
 8008c2c:	47b0      	blx	r6
 8008c2e:	1c43      	adds	r3, r0, #1
 8008c30:	89a3      	ldrh	r3, [r4, #12]
 8008c32:	d106      	bne.n	8008c42 <__sflush_r+0x62>
 8008c34:	6829      	ldr	r1, [r5, #0]
 8008c36:	291d      	cmp	r1, #29
 8008c38:	d82b      	bhi.n	8008c92 <__sflush_r+0xb2>
 8008c3a:	4a2a      	ldr	r2, [pc, #168]	@ (8008ce4 <__sflush_r+0x104>)
 8008c3c:	40ca      	lsrs	r2, r1
 8008c3e:	07d6      	lsls	r6, r2, #31
 8008c40:	d527      	bpl.n	8008c92 <__sflush_r+0xb2>
 8008c42:	2200      	movs	r2, #0
 8008c44:	04d9      	lsls	r1, r3, #19
 8008c46:	6062      	str	r2, [r4, #4]
 8008c48:	6922      	ldr	r2, [r4, #16]
 8008c4a:	6022      	str	r2, [r4, #0]
 8008c4c:	d504      	bpl.n	8008c58 <__sflush_r+0x78>
 8008c4e:	1c42      	adds	r2, r0, #1
 8008c50:	d101      	bne.n	8008c56 <__sflush_r+0x76>
 8008c52:	682b      	ldr	r3, [r5, #0]
 8008c54:	b903      	cbnz	r3, 8008c58 <__sflush_r+0x78>
 8008c56:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c58:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c5a:	602f      	str	r7, [r5, #0]
 8008c5c:	b1b9      	cbz	r1, 8008c8e <__sflush_r+0xae>
 8008c5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c62:	4299      	cmp	r1, r3
 8008c64:	d002      	beq.n	8008c6c <__sflush_r+0x8c>
 8008c66:	4628      	mov	r0, r5
 8008c68:	f7ff fa90 	bl	800818c <_free_r>
 8008c6c:	2300      	movs	r3, #0
 8008c6e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c70:	e00d      	b.n	8008c8e <__sflush_r+0xae>
 8008c72:	2301      	movs	r3, #1
 8008c74:	4628      	mov	r0, r5
 8008c76:	47b0      	blx	r6
 8008c78:	4602      	mov	r2, r0
 8008c7a:	1c50      	adds	r0, r2, #1
 8008c7c:	d1c9      	bne.n	8008c12 <__sflush_r+0x32>
 8008c7e:	682b      	ldr	r3, [r5, #0]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d0c6      	beq.n	8008c12 <__sflush_r+0x32>
 8008c84:	2b1d      	cmp	r3, #29
 8008c86:	d001      	beq.n	8008c8c <__sflush_r+0xac>
 8008c88:	2b16      	cmp	r3, #22
 8008c8a:	d11d      	bne.n	8008cc8 <__sflush_r+0xe8>
 8008c8c:	602f      	str	r7, [r5, #0]
 8008c8e:	2000      	movs	r0, #0
 8008c90:	e021      	b.n	8008cd6 <__sflush_r+0xf6>
 8008c92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008c96:	b21b      	sxth	r3, r3
 8008c98:	e01a      	b.n	8008cd0 <__sflush_r+0xf0>
 8008c9a:	690f      	ldr	r7, [r1, #16]
 8008c9c:	2f00      	cmp	r7, #0
 8008c9e:	d0f6      	beq.n	8008c8e <__sflush_r+0xae>
 8008ca0:	0793      	lsls	r3, r2, #30
 8008ca2:	680e      	ldr	r6, [r1, #0]
 8008ca4:	600f      	str	r7, [r1, #0]
 8008ca6:	bf0c      	ite	eq
 8008ca8:	694b      	ldreq	r3, [r1, #20]
 8008caa:	2300      	movne	r3, #0
 8008cac:	eba6 0807 	sub.w	r8, r6, r7
 8008cb0:	608b      	str	r3, [r1, #8]
 8008cb2:	f1b8 0f00 	cmp.w	r8, #0
 8008cb6:	ddea      	ble.n	8008c8e <__sflush_r+0xae>
 8008cb8:	4643      	mov	r3, r8
 8008cba:	463a      	mov	r2, r7
 8008cbc:	6a21      	ldr	r1, [r4, #32]
 8008cbe:	4628      	mov	r0, r5
 8008cc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008cc2:	47b0      	blx	r6
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	dc08      	bgt.n	8008cda <__sflush_r+0xfa>
 8008cc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ccc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8008cd4:	81a3      	strh	r3, [r4, #12]
 8008cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cda:	4407      	add	r7, r0
 8008cdc:	eba8 0800 	sub.w	r8, r8, r0
 8008ce0:	e7e7      	b.n	8008cb2 <__sflush_r+0xd2>
 8008ce2:	bf00      	nop
 8008ce4:	20400001 	.word	0x20400001

08008ce8 <_fflush_r>:
 8008ce8:	b538      	push	{r3, r4, r5, lr}
 8008cea:	690b      	ldr	r3, [r1, #16]
 8008cec:	4605      	mov	r5, r0
 8008cee:	460c      	mov	r4, r1
 8008cf0:	b913      	cbnz	r3, 8008cf8 <_fflush_r+0x10>
 8008cf2:	2500      	movs	r5, #0
 8008cf4:	4628      	mov	r0, r5
 8008cf6:	bd38      	pop	{r3, r4, r5, pc}
 8008cf8:	b118      	cbz	r0, 8008d02 <_fflush_r+0x1a>
 8008cfa:	6a03      	ldr	r3, [r0, #32]
 8008cfc:	b90b      	cbnz	r3, 8008d02 <_fflush_r+0x1a>
 8008cfe:	f7fe fff7 	bl	8007cf0 <__sinit>
 8008d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d0f3      	beq.n	8008cf2 <_fflush_r+0xa>
 8008d0a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d0c:	07d0      	lsls	r0, r2, #31
 8008d0e:	d404      	bmi.n	8008d1a <_fflush_r+0x32>
 8008d10:	0599      	lsls	r1, r3, #22
 8008d12:	d402      	bmi.n	8008d1a <_fflush_r+0x32>
 8008d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d16:	f7ff fa18 	bl	800814a <__retarget_lock_acquire_recursive>
 8008d1a:	4628      	mov	r0, r5
 8008d1c:	4621      	mov	r1, r4
 8008d1e:	f7ff ff5f 	bl	8008be0 <__sflush_r>
 8008d22:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d24:	4605      	mov	r5, r0
 8008d26:	07da      	lsls	r2, r3, #31
 8008d28:	d4e4      	bmi.n	8008cf4 <_fflush_r+0xc>
 8008d2a:	89a3      	ldrh	r3, [r4, #12]
 8008d2c:	059b      	lsls	r3, r3, #22
 8008d2e:	d4e1      	bmi.n	8008cf4 <_fflush_r+0xc>
 8008d30:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d32:	f7ff fa0b 	bl	800814c <__retarget_lock_release_recursive>
 8008d36:	e7dd      	b.n	8008cf4 <_fflush_r+0xc>

08008d38 <fiprintf>:
 8008d38:	b40e      	push	{r1, r2, r3}
 8008d3a:	b503      	push	{r0, r1, lr}
 8008d3c:	ab03      	add	r3, sp, #12
 8008d3e:	4601      	mov	r1, r0
 8008d40:	4805      	ldr	r0, [pc, #20]	@ (8008d58 <fiprintf+0x20>)
 8008d42:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d46:	6800      	ldr	r0, [r0, #0]
 8008d48:	9301      	str	r3, [sp, #4]
 8008d4a:	f7ff fca1 	bl	8008690 <_vfiprintf_r>
 8008d4e:	b002      	add	sp, #8
 8008d50:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d54:	b003      	add	sp, #12
 8008d56:	4770      	bx	lr
 8008d58:	20000018 	.word	0x20000018

08008d5c <__swhatbuf_r>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	460c      	mov	r4, r1
 8008d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d64:	b096      	sub	sp, #88	@ 0x58
 8008d66:	4615      	mov	r5, r2
 8008d68:	2900      	cmp	r1, #0
 8008d6a:	461e      	mov	r6, r3
 8008d6c:	da0c      	bge.n	8008d88 <__swhatbuf_r+0x2c>
 8008d6e:	89a3      	ldrh	r3, [r4, #12]
 8008d70:	2100      	movs	r1, #0
 8008d72:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d76:	bf14      	ite	ne
 8008d78:	2340      	movne	r3, #64	@ 0x40
 8008d7a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d7e:	2000      	movs	r0, #0
 8008d80:	6031      	str	r1, [r6, #0]
 8008d82:	602b      	str	r3, [r5, #0]
 8008d84:	b016      	add	sp, #88	@ 0x58
 8008d86:	bd70      	pop	{r4, r5, r6, pc}
 8008d88:	466a      	mov	r2, sp
 8008d8a:	f000 f863 	bl	8008e54 <_fstat_r>
 8008d8e:	2800      	cmp	r0, #0
 8008d90:	dbed      	blt.n	8008d6e <__swhatbuf_r+0x12>
 8008d92:	9901      	ldr	r1, [sp, #4]
 8008d94:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008d98:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008d9c:	4259      	negs	r1, r3
 8008d9e:	4159      	adcs	r1, r3
 8008da0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008da4:	e7eb      	b.n	8008d7e <__swhatbuf_r+0x22>

08008da6 <__smakebuf_r>:
 8008da6:	898b      	ldrh	r3, [r1, #12]
 8008da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008daa:	079d      	lsls	r5, r3, #30
 8008dac:	4606      	mov	r6, r0
 8008dae:	460c      	mov	r4, r1
 8008db0:	d507      	bpl.n	8008dc2 <__smakebuf_r+0x1c>
 8008db2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008db6:	6023      	str	r3, [r4, #0]
 8008db8:	6123      	str	r3, [r4, #16]
 8008dba:	2301      	movs	r3, #1
 8008dbc:	6163      	str	r3, [r4, #20]
 8008dbe:	b003      	add	sp, #12
 8008dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dc2:	ab01      	add	r3, sp, #4
 8008dc4:	466a      	mov	r2, sp
 8008dc6:	f7ff ffc9 	bl	8008d5c <__swhatbuf_r>
 8008dca:	9f00      	ldr	r7, [sp, #0]
 8008dcc:	4605      	mov	r5, r0
 8008dce:	4630      	mov	r0, r6
 8008dd0:	4639      	mov	r1, r7
 8008dd2:	f7ff fa4f 	bl	8008274 <_malloc_r>
 8008dd6:	b948      	cbnz	r0, 8008dec <__smakebuf_r+0x46>
 8008dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ddc:	059a      	lsls	r2, r3, #22
 8008dde:	d4ee      	bmi.n	8008dbe <__smakebuf_r+0x18>
 8008de0:	f023 0303 	bic.w	r3, r3, #3
 8008de4:	f043 0302 	orr.w	r3, r3, #2
 8008de8:	81a3      	strh	r3, [r4, #12]
 8008dea:	e7e2      	b.n	8008db2 <__smakebuf_r+0xc>
 8008dec:	89a3      	ldrh	r3, [r4, #12]
 8008dee:	6020      	str	r0, [r4, #0]
 8008df0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008df4:	81a3      	strh	r3, [r4, #12]
 8008df6:	9b01      	ldr	r3, [sp, #4]
 8008df8:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008dfc:	b15b      	cbz	r3, 8008e16 <__smakebuf_r+0x70>
 8008dfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e02:	4630      	mov	r0, r6
 8008e04:	f000 f838 	bl	8008e78 <_isatty_r>
 8008e08:	b128      	cbz	r0, 8008e16 <__smakebuf_r+0x70>
 8008e0a:	89a3      	ldrh	r3, [r4, #12]
 8008e0c:	f023 0303 	bic.w	r3, r3, #3
 8008e10:	f043 0301 	orr.w	r3, r3, #1
 8008e14:	81a3      	strh	r3, [r4, #12]
 8008e16:	89a3      	ldrh	r3, [r4, #12]
 8008e18:	431d      	orrs	r5, r3
 8008e1a:	81a5      	strh	r5, [r4, #12]
 8008e1c:	e7cf      	b.n	8008dbe <__smakebuf_r+0x18>

08008e1e <memmove>:
 8008e1e:	4288      	cmp	r0, r1
 8008e20:	b510      	push	{r4, lr}
 8008e22:	eb01 0402 	add.w	r4, r1, r2
 8008e26:	d902      	bls.n	8008e2e <memmove+0x10>
 8008e28:	4284      	cmp	r4, r0
 8008e2a:	4623      	mov	r3, r4
 8008e2c:	d807      	bhi.n	8008e3e <memmove+0x20>
 8008e2e:	1e43      	subs	r3, r0, #1
 8008e30:	42a1      	cmp	r1, r4
 8008e32:	d008      	beq.n	8008e46 <memmove+0x28>
 8008e34:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e38:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e3c:	e7f8      	b.n	8008e30 <memmove+0x12>
 8008e3e:	4402      	add	r2, r0
 8008e40:	4601      	mov	r1, r0
 8008e42:	428a      	cmp	r2, r1
 8008e44:	d100      	bne.n	8008e48 <memmove+0x2a>
 8008e46:	bd10      	pop	{r4, pc}
 8008e48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e4c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e50:	e7f7      	b.n	8008e42 <memmove+0x24>
	...

08008e54 <_fstat_r>:
 8008e54:	b538      	push	{r3, r4, r5, lr}
 8008e56:	2300      	movs	r3, #0
 8008e58:	4d06      	ldr	r5, [pc, #24]	@ (8008e74 <_fstat_r+0x20>)
 8008e5a:	4604      	mov	r4, r0
 8008e5c:	4608      	mov	r0, r1
 8008e5e:	4611      	mov	r1, r2
 8008e60:	602b      	str	r3, [r5, #0]
 8008e62:	f7f8 faf7 	bl	8001454 <_fstat>
 8008e66:	1c43      	adds	r3, r0, #1
 8008e68:	d102      	bne.n	8008e70 <_fstat_r+0x1c>
 8008e6a:	682b      	ldr	r3, [r5, #0]
 8008e6c:	b103      	cbz	r3, 8008e70 <_fstat_r+0x1c>
 8008e6e:	6023      	str	r3, [r4, #0]
 8008e70:	bd38      	pop	{r3, r4, r5, pc}
 8008e72:	bf00      	nop
 8008e74:	20000340 	.word	0x20000340

08008e78 <_isatty_r>:
 8008e78:	b538      	push	{r3, r4, r5, lr}
 8008e7a:	2300      	movs	r3, #0
 8008e7c:	4d05      	ldr	r5, [pc, #20]	@ (8008e94 <_isatty_r+0x1c>)
 8008e7e:	4604      	mov	r4, r0
 8008e80:	4608      	mov	r0, r1
 8008e82:	602b      	str	r3, [r5, #0]
 8008e84:	f7f8 faf6 	bl	8001474 <_isatty>
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	d102      	bne.n	8008e92 <_isatty_r+0x1a>
 8008e8c:	682b      	ldr	r3, [r5, #0]
 8008e8e:	b103      	cbz	r3, 8008e92 <_isatty_r+0x1a>
 8008e90:	6023      	str	r3, [r4, #0]
 8008e92:	bd38      	pop	{r3, r4, r5, pc}
 8008e94:	20000340 	.word	0x20000340

08008e98 <_sbrk_r>:
 8008e98:	b538      	push	{r3, r4, r5, lr}
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	4d05      	ldr	r5, [pc, #20]	@ (8008eb4 <_sbrk_r+0x1c>)
 8008e9e:	4604      	mov	r4, r0
 8008ea0:	4608      	mov	r0, r1
 8008ea2:	602b      	str	r3, [r5, #0]
 8008ea4:	f7f8 fafe 	bl	80014a4 <_sbrk>
 8008ea8:	1c43      	adds	r3, r0, #1
 8008eaa:	d102      	bne.n	8008eb2 <_sbrk_r+0x1a>
 8008eac:	682b      	ldr	r3, [r5, #0]
 8008eae:	b103      	cbz	r3, 8008eb2 <_sbrk_r+0x1a>
 8008eb0:	6023      	str	r3, [r4, #0]
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}
 8008eb4:	20000340 	.word	0x20000340

08008eb8 <memchr>:
 8008eb8:	b2c9      	uxtb	r1, r1
 8008eba:	4603      	mov	r3, r0
 8008ebc:	4402      	add	r2, r0
 8008ebe:	b510      	push	{r4, lr}
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	d101      	bne.n	8008eca <memchr+0x12>
 8008ec6:	2000      	movs	r0, #0
 8008ec8:	e003      	b.n	8008ed2 <memchr+0x1a>
 8008eca:	7804      	ldrb	r4, [r0, #0]
 8008ecc:	3301      	adds	r3, #1
 8008ece:	428c      	cmp	r4, r1
 8008ed0:	d1f6      	bne.n	8008ec0 <memchr+0x8>
 8008ed2:	bd10      	pop	{r4, pc}

08008ed4 <memcpy>:
 8008ed4:	440a      	add	r2, r1
 8008ed6:	1e43      	subs	r3, r0, #1
 8008ed8:	4291      	cmp	r1, r2
 8008eda:	d100      	bne.n	8008ede <memcpy+0xa>
 8008edc:	4770      	bx	lr
 8008ede:	b510      	push	{r4, lr}
 8008ee0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ee4:	4291      	cmp	r1, r2
 8008ee6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008eea:	d1f9      	bne.n	8008ee0 <memcpy+0xc>
 8008eec:	bd10      	pop	{r4, pc}

08008eee <abort>:
 8008eee:	2006      	movs	r0, #6
 8008ef0:	b508      	push	{r3, lr}
 8008ef2:	f000 f859 	bl	8008fa8 <raise>
 8008ef6:	2001      	movs	r0, #1
 8008ef8:	f7f8 fa78 	bl	80013ec <_exit>

08008efc <_realloc_r>:
 8008efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f00:	4607      	mov	r7, r0
 8008f02:	4614      	mov	r4, r2
 8008f04:	460d      	mov	r5, r1
 8008f06:	b921      	cbnz	r1, 8008f12 <_realloc_r+0x16>
 8008f08:	4611      	mov	r1, r2
 8008f0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0e:	f7ff b9b1 	b.w	8008274 <_malloc_r>
 8008f12:	b92a      	cbnz	r2, 8008f20 <_realloc_r+0x24>
 8008f14:	4625      	mov	r5, r4
 8008f16:	f7ff f939 	bl	800818c <_free_r>
 8008f1a:	4628      	mov	r0, r5
 8008f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f20:	f000 f85e 	bl	8008fe0 <_malloc_usable_size_r>
 8008f24:	4284      	cmp	r4, r0
 8008f26:	4606      	mov	r6, r0
 8008f28:	d802      	bhi.n	8008f30 <_realloc_r+0x34>
 8008f2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f2e:	d8f4      	bhi.n	8008f1a <_realloc_r+0x1e>
 8008f30:	4621      	mov	r1, r4
 8008f32:	4638      	mov	r0, r7
 8008f34:	f7ff f99e 	bl	8008274 <_malloc_r>
 8008f38:	4680      	mov	r8, r0
 8008f3a:	b908      	cbnz	r0, 8008f40 <_realloc_r+0x44>
 8008f3c:	4645      	mov	r5, r8
 8008f3e:	e7ec      	b.n	8008f1a <_realloc_r+0x1e>
 8008f40:	42b4      	cmp	r4, r6
 8008f42:	4622      	mov	r2, r4
 8008f44:	4629      	mov	r1, r5
 8008f46:	bf28      	it	cs
 8008f48:	4632      	movcs	r2, r6
 8008f4a:	f7ff ffc3 	bl	8008ed4 <memcpy>
 8008f4e:	4629      	mov	r1, r5
 8008f50:	4638      	mov	r0, r7
 8008f52:	f7ff f91b 	bl	800818c <_free_r>
 8008f56:	e7f1      	b.n	8008f3c <_realloc_r+0x40>

08008f58 <_raise_r>:
 8008f58:	291f      	cmp	r1, #31
 8008f5a:	b538      	push	{r3, r4, r5, lr}
 8008f5c:	4605      	mov	r5, r0
 8008f5e:	460c      	mov	r4, r1
 8008f60:	d904      	bls.n	8008f6c <_raise_r+0x14>
 8008f62:	2316      	movs	r3, #22
 8008f64:	6003      	str	r3, [r0, #0]
 8008f66:	f04f 30ff 	mov.w	r0, #4294967295
 8008f6a:	bd38      	pop	{r3, r4, r5, pc}
 8008f6c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008f6e:	b112      	cbz	r2, 8008f76 <_raise_r+0x1e>
 8008f70:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008f74:	b94b      	cbnz	r3, 8008f8a <_raise_r+0x32>
 8008f76:	4628      	mov	r0, r5
 8008f78:	f000 f830 	bl	8008fdc <_getpid_r>
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	4601      	mov	r1, r0
 8008f80:	4628      	mov	r0, r5
 8008f82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008f86:	f000 b817 	b.w	8008fb8 <_kill_r>
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d00a      	beq.n	8008fa4 <_raise_r+0x4c>
 8008f8e:	1c59      	adds	r1, r3, #1
 8008f90:	d103      	bne.n	8008f9a <_raise_r+0x42>
 8008f92:	2316      	movs	r3, #22
 8008f94:	6003      	str	r3, [r0, #0]
 8008f96:	2001      	movs	r0, #1
 8008f98:	e7e7      	b.n	8008f6a <_raise_r+0x12>
 8008f9a:	2100      	movs	r1, #0
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008fa2:	4798      	blx	r3
 8008fa4:	2000      	movs	r0, #0
 8008fa6:	e7e0      	b.n	8008f6a <_raise_r+0x12>

08008fa8 <raise>:
 8008fa8:	4b02      	ldr	r3, [pc, #8]	@ (8008fb4 <raise+0xc>)
 8008faa:	4601      	mov	r1, r0
 8008fac:	6818      	ldr	r0, [r3, #0]
 8008fae:	f7ff bfd3 	b.w	8008f58 <_raise_r>
 8008fb2:	bf00      	nop
 8008fb4:	20000018 	.word	0x20000018

08008fb8 <_kill_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	2300      	movs	r3, #0
 8008fbc:	4d06      	ldr	r5, [pc, #24]	@ (8008fd8 <_kill_r+0x20>)
 8008fbe:	4604      	mov	r4, r0
 8008fc0:	4608      	mov	r0, r1
 8008fc2:	4611      	mov	r1, r2
 8008fc4:	602b      	str	r3, [r5, #0]
 8008fc6:	f7f8 fa01 	bl	80013cc <_kill>
 8008fca:	1c43      	adds	r3, r0, #1
 8008fcc:	d102      	bne.n	8008fd4 <_kill_r+0x1c>
 8008fce:	682b      	ldr	r3, [r5, #0]
 8008fd0:	b103      	cbz	r3, 8008fd4 <_kill_r+0x1c>
 8008fd2:	6023      	str	r3, [r4, #0]
 8008fd4:	bd38      	pop	{r3, r4, r5, pc}
 8008fd6:	bf00      	nop
 8008fd8:	20000340 	.word	0x20000340

08008fdc <_getpid_r>:
 8008fdc:	f7f8 b9ee 	b.w	80013bc <_getpid>

08008fe0 <_malloc_usable_size_r>:
 8008fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fe4:	1f18      	subs	r0, r3, #4
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	bfbc      	itt	lt
 8008fea:	580b      	ldrlt	r3, [r1, r0]
 8008fec:	18c0      	addlt	r0, r0, r3
 8008fee:	4770      	bx	lr

08008ff0 <_init>:
 8008ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ff2:	bf00      	nop
 8008ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008ff6:	bc08      	pop	{r3}
 8008ff8:	469e      	mov	lr, r3
 8008ffa:	4770      	bx	lr

08008ffc <_fini>:
 8008ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ffe:	bf00      	nop
 8009000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009002:	bc08      	pop	{r3}
 8009004:	469e      	mov	lr, r3
 8009006:	4770      	bx	lr
