Info: Generated by version: 23.4.1 build 205
Info: Starting: Create simulation model
Info: qsys-generate C:\projects\axe5_eagle\pcie\ip\system\system_intel_pcie_pio_gts_0.ip --simulation=VERILOG --allow-mixed-language-simulation --simulator=MODELSIM --output-directory=C:\projects\axe5_eagle\pcie\ip\system\system_intel_pcie_pio_gts_0 --family="Agilex 5" --part=A5ED065BB32AE4S
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: Add IOPLL for device family Agilex 5
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0:  -- IOPLL Refclk_freq : 125
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: CLOCK_DIVIDER true
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: CLOCK_DIVIDER_OUTPUTS 2
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_master_reset: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_axi_st_areset_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_axi_lite_areset_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_subsystem_cold_rst_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_subsystem_warm_rst_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.ninit_done: No synchronous edges, but has associated clock
Info: intel_pcie_pio_gts_0.intel_pio_clkCtrl: Clock Gating has been disabled. Uncheck Clock Division in the 'Clock Output Division' tab to access it again.
Info: system_intel_pcie_pio_gts_0: "Transforming system: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Naming system components in system: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Processing generation queue"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intel_pcie_pio_gts_234_qrm2xsq"
Info: intel_pio_clkCtrl: "Generating: intel_pio_clkCtrl"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intel_pcie_pio_gts_intelclkctrl_234_dwo3zja"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq"
Info: intel_pio_clkCtrl: Generating top-level entity system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq.
Info: intel_pio_clkCtrl: Verilog entity generation was successful
Info: system_intel_pcie_pio_gts_0: Done "system_intel_pcie_pio_gts_0" with 4 modules, 56 files
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation model
Info: Starting: Create simulation script
Info: sim-script-gen --system-file=C:\projects\axe5_eagle\pcie\ip\system\system_intel_pcie_pio_gts_0.ip --simulator=MODELSIM --output-directory=C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/projects/axe5_eagle/pcie/ip/system/system_intel_pcie_pio_gts_0/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create simulation script
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\projects\axe5_eagle\pcie\ip\system\system_intel_pcie_pio_gts_0.ip --synthesis=VERILOG --output-directory=C:\projects\axe5_eagle\pcie\ip\system\system_intel_pcie_pio_gts_0 --family="Agilex 5" --part=A5ED065BB32AE4S
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: Add IOPLL for device family Agilex 5
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0:  -- IOPLL Refclk_freq : 125
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: CLOCK_DIVIDER true
Info: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0: CLOCK_DIVIDER_OUTPUTS 2
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_master_reset: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_axi_st_areset_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_axi_lite_areset_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_subsystem_cold_rst_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.pio_subsystem_warm_rst_n: Associated reset sinks not declared
Warning: system_intel_pcie_pio_gts_0.intel_pcie_pio_gts_0.ninit_done: No synchronous edges, but has associated clock
Info: intel_pcie_pio_gts_0.intel_pio_clkCtrl: Clock Gating has been disabled. Uncheck Clock Division in the 'Clock Output Division' tab to access it again.
Info: system_intel_pcie_pio_gts_0: "Transforming system: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Naming system components in system: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Processing generation queue"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intel_pcie_pio_gts_234_qrm2xsq"
Info: intel_pio_clkCtrl: "Generating: intel_pio_clkCtrl"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intel_pcie_pio_gts_intelclkctrl_234_dwo3zja"
Info: system_intel_pcie_pio_gts_0: "Generating: system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq"
Info: intel_pio_clkCtrl: Generating top-level entity system_intel_pcie_pio_gts_0_intelclkctrl_200_f3nubzq.
Info: intel_pio_clkCtrl: Verilog entity generation was successful
Info: system_intel_pcie_pio_gts_0: Done "system_intel_pcie_pio_gts_0" with 4 modules, 40 files
Info: Finished: Create HDL design files for synthesis
