;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB11_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB11_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

; SW1
SW1__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SW1__0__MASK EQU 0x20
SW1__0__PC EQU CYREG_PRT12_PC5
SW1__0__PORT EQU 12
SW1__0__SHIFT EQU 5
SW1__AG EQU CYREG_PRT12_AG
SW1__BIE EQU CYREG_PRT12_BIE
SW1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW1__BYP EQU CYREG_PRT12_BYP
SW1__DM0 EQU CYREG_PRT12_DM0
SW1__DM1 EQU CYREG_PRT12_DM1
SW1__DM2 EQU CYREG_PRT12_DM2
SW1__DR EQU CYREG_PRT12_DR
SW1__INP_DIS EQU CYREG_PRT12_INP_DIS
SW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW1__MASK EQU 0x20
SW1__PORT EQU 12
SW1__PRT EQU CYREG_PRT12_PRT
SW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW1__PS EQU CYREG_PRT12_PS
SW1__SHIFT EQU 5
SW1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW1__SLW EQU CYREG_PRT12_SLW

; SW2
SW2__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SW2__0__MASK EQU 0x10
SW2__0__PC EQU CYREG_PRT12_PC4
SW2__0__PORT EQU 12
SW2__0__SHIFT EQU 4
SW2__AG EQU CYREG_PRT12_AG
SW2__BIE EQU CYREG_PRT12_BIE
SW2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW2__BYP EQU CYREG_PRT12_BYP
SW2__DM0 EQU CYREG_PRT12_DM0
SW2__DM1 EQU CYREG_PRT12_DM1
SW2__DM2 EQU CYREG_PRT12_DM2
SW2__DR EQU CYREG_PRT12_DR
SW2__INP_DIS EQU CYREG_PRT12_INP_DIS
SW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW2__MASK EQU 0x10
SW2__PORT EQU 12
SW2__PRT EQU CYREG_PRT12_PRT
SW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW2__PS EQU CYREG_PRT12_PS
SW2__SHIFT EQU 4
SW2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW2__SLW EQU CYREG_PRT12_SLW

; SW3
SW3__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
SW3__0__MASK EQU 0x08
SW3__0__PC EQU CYREG_PRT12_PC3
SW3__0__PORT EQU 12
SW3__0__SHIFT EQU 3
SW3__AG EQU CYREG_PRT12_AG
SW3__BIE EQU CYREG_PRT12_BIE
SW3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW3__BYP EQU CYREG_PRT12_BYP
SW3__DM0 EQU CYREG_PRT12_DM0
SW3__DM1 EQU CYREG_PRT12_DM1
SW3__DM2 EQU CYREG_PRT12_DM2
SW3__DR EQU CYREG_PRT12_DR
SW3__INP_DIS EQU CYREG_PRT12_INP_DIS
SW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW3__MASK EQU 0x08
SW3__PORT EQU 12
SW3__PRT EQU CYREG_PRT12_PRT
SW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW3__PS EQU CYREG_PRT12_PS
SW3__SHIFT EQU 3
SW3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW3__SLW EQU CYREG_PRT12_SLW

; SW4
SW4__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
SW4__0__MASK EQU 0x04
SW4__0__PC EQU CYREG_PRT12_PC2
SW4__0__PORT EQU 12
SW4__0__SHIFT EQU 2
SW4__AG EQU CYREG_PRT12_AG
SW4__BIE EQU CYREG_PRT12_BIE
SW4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SW4__BYP EQU CYREG_PRT12_BYP
SW4__DM0 EQU CYREG_PRT12_DM0
SW4__DM1 EQU CYREG_PRT12_DM1
SW4__DM2 EQU CYREG_PRT12_DM2
SW4__DR EQU CYREG_PRT12_DR
SW4__INP_DIS EQU CYREG_PRT12_INP_DIS
SW4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SW4__MASK EQU 0x04
SW4__PORT EQU 12
SW4__PRT EQU CYREG_PRT12_PRT
SW4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SW4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SW4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SW4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SW4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SW4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SW4__PS EQU CYREG_PRT12_PS
SW4__SHIFT EQU 2
SW4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SW4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SW4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SW4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SW4__SLW EQU CYREG_PRT12_SLW

; Pin_1
Pin_1__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_1__0__MASK EQU 0x10
Pin_1__0__PC EQU CYREG_PRT1_PC4
Pin_1__0__PORT EQU 1
Pin_1__0__SHIFT EQU 4
Pin_1__AG EQU CYREG_PRT1_AG
Pin_1__AMUX EQU CYREG_PRT1_AMUX
Pin_1__BIE EQU CYREG_PRT1_BIE
Pin_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_1__BYP EQU CYREG_PRT1_BYP
Pin_1__CTL EQU CYREG_PRT1_CTL
Pin_1__DM0 EQU CYREG_PRT1_DM0
Pin_1__DM1 EQU CYREG_PRT1_DM1
Pin_1__DM2 EQU CYREG_PRT1_DM2
Pin_1__DR EQU CYREG_PRT1_DR
Pin_1__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_1__MASK EQU 0x10
Pin_1__PORT EQU 1
Pin_1__PRT EQU CYREG_PRT1_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_1__PS EQU CYREG_PRT1_PS
Pin_1__SHIFT EQU 4
Pin_1__SLW EQU CYREG_PRT1_SLW

; Pin_2
Pin_2__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_2__0__MASK EQU 0x04
Pin_2__0__PC EQU CYREG_PRT1_PC2
Pin_2__0__PORT EQU 1
Pin_2__0__SHIFT EQU 2
Pin_2__AG EQU CYREG_PRT1_AG
Pin_2__AMUX EQU CYREG_PRT1_AMUX
Pin_2__BIE EQU CYREG_PRT1_BIE
Pin_2__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_2__BYP EQU CYREG_PRT1_BYP
Pin_2__CTL EQU CYREG_PRT1_CTL
Pin_2__DM0 EQU CYREG_PRT1_DM0
Pin_2__DM1 EQU CYREG_PRT1_DM1
Pin_2__DM2 EQU CYREG_PRT1_DM2
Pin_2__DR EQU CYREG_PRT1_DR
Pin_2__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_2__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_2__MASK EQU 0x04
Pin_2__PORT EQU 1
Pin_2__PRT EQU CYREG_PRT1_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_2__PS EQU CYREG_PRT1_PS
Pin_2__SHIFT EQU 2
Pin_2__SLW EQU CYREG_PRT1_SLW

; Pin_3
Pin_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Pin_3__0__MASK EQU 0x80
Pin_3__0__PC EQU CYREG_PRT2_PC7
Pin_3__0__PORT EQU 2
Pin_3__0__SHIFT EQU 7
Pin_3__AG EQU CYREG_PRT2_AG
Pin_3__AMUX EQU CYREG_PRT2_AMUX
Pin_3__BIE EQU CYREG_PRT2_BIE
Pin_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_3__BYP EQU CYREG_PRT2_BYP
Pin_3__CTL EQU CYREG_PRT2_CTL
Pin_3__DM0 EQU CYREG_PRT2_DM0
Pin_3__DM1 EQU CYREG_PRT2_DM1
Pin_3__DM2 EQU CYREG_PRT2_DM2
Pin_3__DR EQU CYREG_PRT2_DR
Pin_3__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_3__MASK EQU 0x80
Pin_3__PORT EQU 2
Pin_3__PRT EQU CYREG_PRT2_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_3__PS EQU CYREG_PRT2_PS
Pin_3__SHIFT EQU 7
Pin_3__SLW EQU CYREG_PRT2_SLW

; Pin_4
Pin_4__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_4__0__MASK EQU 0x20
Pin_4__0__PC EQU CYREG_PRT1_PC5
Pin_4__0__PORT EQU 1
Pin_4__0__SHIFT EQU 5
Pin_4__AG EQU CYREG_PRT1_AG
Pin_4__AMUX EQU CYREG_PRT1_AMUX
Pin_4__BIE EQU CYREG_PRT1_BIE
Pin_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_4__BYP EQU CYREG_PRT1_BYP
Pin_4__CTL EQU CYREG_PRT1_CTL
Pin_4__DM0 EQU CYREG_PRT1_DM0
Pin_4__DM1 EQU CYREG_PRT1_DM1
Pin_4__DM2 EQU CYREG_PRT1_DM2
Pin_4__DR EQU CYREG_PRT1_DR
Pin_4__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_4__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_4__MASK EQU 0x20
Pin_4__PORT EQU 1
Pin_4__PRT EQU CYREG_PRT1_PRT
Pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_4__PS EQU CYREG_PRT1_PS
Pin_4__SHIFT EQU 5
Pin_4__SLW EQU CYREG_PRT1_SLW

; PWMClock
PWMClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWMClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWMClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWMClock__CFG2_SRC_SEL_MASK EQU 0x07
PWMClock__INDEX EQU 0x00
PWMClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWMClock__PM_ACT_MSK EQU 0x01
PWMClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWMClock__PM_STBY_MSK EQU 0x01

; Servomotor
Servomotor__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Servomotor__0__MASK EQU 0x01
Servomotor__0__PC EQU CYREG_IO_PC_PRT15_PC0
Servomotor__0__PORT EQU 15
Servomotor__0__SHIFT EQU 0
Servomotor__AG EQU CYREG_PRT15_AG
Servomotor__AMUX EQU CYREG_PRT15_AMUX
Servomotor__BIE EQU CYREG_PRT15_BIE
Servomotor__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Servomotor__BYP EQU CYREG_PRT15_BYP
Servomotor__CTL EQU CYREG_PRT15_CTL
Servomotor__DM0 EQU CYREG_PRT15_DM0
Servomotor__DM1 EQU CYREG_PRT15_DM1
Servomotor__DM2 EQU CYREG_PRT15_DM2
Servomotor__DR EQU CYREG_PRT15_DR
Servomotor__INP_DIS EQU CYREG_PRT15_INP_DIS
Servomotor__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Servomotor__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Servomotor__LCD_EN EQU CYREG_PRT15_LCD_EN
Servomotor__MASK EQU 0x01
Servomotor__PORT EQU 15
Servomotor__PRT EQU CYREG_PRT15_PRT
Servomotor__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Servomotor__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Servomotor__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Servomotor__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Servomotor__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Servomotor__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Servomotor__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Servomotor__PS EQU CYREG_PRT15_PS
Servomotor__SHIFT EQU 0
Servomotor__SLW EQU CYREG_PRT15_SLW

; StepperMotorTimer
StepperMotorTimer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
StepperMotorTimer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
StepperMotorTimer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
StepperMotorTimer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
StepperMotorTimer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
StepperMotorTimer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
StepperMotorTimer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
StepperMotorTimer_TimerHW__PER0 EQU CYREG_TMR0_PER0
StepperMotorTimer_TimerHW__PER1 EQU CYREG_TMR0_PER1
StepperMotorTimer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
StepperMotorTimer_TimerHW__PM_ACT_MSK EQU 0x01
StepperMotorTimer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
StepperMotorTimer_TimerHW__PM_STBY_MSK EQU 0x01
StepperMotorTimer_TimerHW__RT0 EQU CYREG_TMR0_RT0
StepperMotorTimer_TimerHW__RT1 EQU CYREG_TMR0_RT1
StepperMotorTimer_TimerHW__SR0 EQU CYREG_TMR0_SR0

; StepperMotorTimerInterrupt
StepperMotorTimerInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
StepperMotorTimerInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
StepperMotorTimerInterrupt__INTC_MASK EQU 0x20000
StepperMotorTimerInterrupt__INTC_NUMBER EQU 17
StepperMotorTimerInterrupt__INTC_PRIOR_NUM EQU 7
StepperMotorTimerInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
StepperMotorTimerInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
StepperMotorTimerInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
