<stg><name>v_hcresampler_core.1_Pipeline_VITIS_LOOP_1636_2</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_0_0_0511_21060 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0511_21060"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_0_0_0_21063 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_21063"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %pixbuf_y_val_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_5"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %pixbuf_y_val_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_10"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %p_0_1_0_0_01020 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01020"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_0_1_0_0_01024 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01024"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %pixbuf_y_val_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %pixbuf_y_val_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %pixbuf_y_val_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_9"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:10 %p_read_2 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %WidthOut_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %WidthOut_load

]]></Node>
<StgValue><ssdm name="WidthOut_load_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %select_ln1632_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %select_ln1632

]]></Node>
<StgValue><ssdm name="select_ln1632_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %conv263_cast_cast_cast_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv263_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="conv263_cast_cast_cast_cast_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:14 %loopWidth_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %loopWidth

]]></Node>
<StgValue><ssdm name="loopWidth_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:15 %p_0_0_0_0_05191015_lcssa1040_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_05191015_lcssa1040

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_05191015_lcssa1040_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:16 %p_0_1_0_0_01017_lcssa1043_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01017_lcssa1043

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01017_lcssa1043_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:17 %p_0_1_0_0_01021_lcssa1046_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_1_0_0_01021_lcssa1046

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01021_lcssa1046_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:18 %p_0_0_0_0_0511_21058_lcssa1084_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0511_21058_lcssa1084

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0511_21058_lcssa1084_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:19 %p_0_0_0_0_0_21061_lcssa1087_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_0_0_0_0_0_21061_lcssa1087

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_21061_lcssa1087_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:20 %pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:21 %pixbuf_y_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_2

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_2_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %pixbuf_y_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_3

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_3_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:23 %pixbuf_y_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_4

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_4_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="2">
<![CDATA[
newFuncRoot:24 %select_ln1632_cast = zext i2 %select_ln1632_read

]]></Node>
<StgValue><ssdm name="select_ln1632_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
newFuncRoot:25 %conv263_cast_cast_cast_cast_cast_cast = select i1 %conv263_cast_cast_cast_cast_read, i32 3, i32 0

]]></Node>
<StgValue><ssdm name="conv263_cast_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_scaled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_422, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i8 %pixbuf_y_val_V_4_read, i8 %pixbuf_y_val_V_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i8 %pixbuf_y_val_V_3_read, i8 %pixbuf_y_val_V_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i8 %pixbuf_y_val_V_2_read, i8 %pixbuf_y_val_V_7

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i8 %p_0_1_0_0_01021_lcssa1046_read, i8 %p_0_1_0_0_01024

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i8 %p_0_1_0_0_01017_lcssa1043_read, i8 %p_0_1_0_0_01020

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i8 %p_0_0_0_0_05191015_lcssa1040_read, i8 %pixbuf_y_val_V_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i8 %p_0_0_0_0_0_21061_lcssa1087_read, i8 %p_0_0_0_0_0_21063

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i8 %p_0_0_0_0_0511_21058_lcssa1084_read, i8 %p_0_0_0_0_0511_21060

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i15 0, i15 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:38 %br_ln0 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.body37:0 %x_3 = load i15 %x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="15">
<![CDATA[
for.body37:4 %zext_ln1636 = zext i15 %x_3

]]></Node>
<StgValue><ssdm name="zext_ln1636"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body37:5 %icmp_ln1636 = icmp_eq  i15 %x_3, i15 %loopWidth_read

]]></Node>
<StgValue><ssdm name="icmp_ln1636"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body37:7 %x_4 = add i15 %x_3, i15 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37:8 %br_ln1636 = br i1 %icmp_ln1636, void %for.body37.split, void %for.inc453.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1636"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body37.split:0 %specpipeline_ln1639 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_15

]]></Node>
<StgValue><ssdm name="specpipeline_ln1639"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body37.split:1 %specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln1610"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body37.split:2 %out_x = sub i16 %zext_ln1636, i16 %select_ln1632_cast

]]></Node>
<StgValue><ssdm name="out_x"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="16">
<![CDATA[
for.body37.split:3 %odd_col = trunc i16 %out_x

]]></Node>
<StgValue><ssdm name="odd_col"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body37.split:4 %icmp_ln1643 = icmp_ult  i16 %zext_ln1636, i16 %WidthOut_load_read

]]></Node>
<StgValue><ssdm name="icmp_ln1643"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body37.split:5 %br_ln1643 = br i1 %icmp_ln1643, void %for.body144_ifconv, void %for.body50

]]></Node>
<StgValue><ssdm name="br_ln1643"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.body144_ifconv:11 %cmp148 = icmp_eq  i15 %x_3, i15 0

]]></Node>
<StgValue><ssdm name="cmp148"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
for.body144_ifconv:41 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %out_x, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body144_ifconv:42 %br_ln1783 = br i1 %tmp, void %if.then445, void %for.inc450

]]></Node>
<StgValue><ssdm name="br_ln1783"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then445:0 %br_ln1785 = br i1 %p_read_2, void %if.else447, void %if.then446

]]></Node>
<StgValue><ssdm name="br_ln1785"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0">
<![CDATA[
if.end448:0 %br_ln1789 = br void %for.inc450

]]></Node>
<StgValue><ssdm name="br_ln1789"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:13 %store_ln1636 = store i15 %x_4, i15 %x

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.body50:0 %stream_scaled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_scaled

]]></Node>
<StgValue><ssdm name="stream_scaled_read"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="24">
<![CDATA[
for.body50:1 %trunc_ln145 = trunc i24 %stream_scaled_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body50:2 %trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln145_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body50:3 %trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_scaled_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body50:4 %store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_01024

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body50:5 %store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01020

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.body50:6 %store_ln1651 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_10

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body50:7 %store_ln1651 = store i8 %trunc_ln145_2, i8 %p_0_2_0_0_01014_out

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body50:8 %store_ln1651 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_01012_out

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body50:9 %store_ln1651 = store i8 %trunc_ln145, i8 %p_0_0_0_0_05191010_out

]]></Node>
<StgValue><ssdm name="store_ln1651"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="icmp_ln1643" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
for.body50:10 %br_ln1651 = br void %for.body144_ifconv

]]></Node>
<StgValue><ssdm name="br_ln1651"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37:1 %pixbuf_y_val_V_11 = load i8 %pixbuf_y_val_V_7

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_11"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37:2 %pixbuf_y_val_V_12 = load i8 %pixbuf_y_val_V_8

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_12"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body37:3 %pixbuf_y_val_V_13 = load i8 %pixbuf_y_val_V_9

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_13"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body37:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8">
<![CDATA[
for.body144_ifconv:1 %p_out3_load = load i8 %p_out3

]]></Node>
<StgValue><ssdm name="p_out3_load"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8">
<![CDATA[
for.body144_ifconv:2 %p_out2_load = load i8 %p_out2

]]></Node>
<StgValue><ssdm name="p_out2_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8">
<![CDATA[
for.body144_ifconv:3 %p_out1_load = load i8 %p_out1

]]></Node>
<StgValue><ssdm name="p_out1_load"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8">
<![CDATA[
for.body144_ifconv:4 %p_out_load = load i8 %p_out

]]></Node>
<StgValue><ssdm name="p_out_load"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body144_ifconv:5 %p_0_0_0_0_0511_21060_load_1 = load i8 %p_0_0_0_0_0511_21060

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0511_21060_load_1"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="cmp148" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body144_ifconv:6 %p_0_0_0_0_0_21063_load_1 = load i8 %p_0_0_0_0_0_21063

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_21063_load_1"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body144_ifconv:8 %pixbuf_y_val_V_14 = load i8 %pixbuf_y_val_V_10

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_14"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body144_ifconv:9 %p_0_1_0_0_01020_load = load i8 %p_0_1_0_0_01020

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01020_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body144_ifconv:10 %p_0_1_0_0_01024_load = load i8 %p_0_1_0_0_01024

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01024_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:12 %rhs_V_2 = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063_load_1

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:13 %rhs_3 = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060_load_1

]]></Node>
<StgValue><ssdm name="rhs_3"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:14 %lhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out2_load

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:15 %rhs_V = select i1 %cmp148, i8 %p_0_1_0_0_01024_load, i8 %p_out_load

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:16 %lhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out3_load

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:17 %rhs = select i1 %cmp148, i8 %p_0_1_0_0_01020_load, i8 %p_out1_load

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="8">
<![CDATA[
for.body144_ifconv:22 %zext_ln1541_2 = zext i8 %rhs_3

]]></Node>
<StgValue><ssdm name="zext_ln1541_2"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body144_ifconv:23 %ret_V_2 = add i9 %zext_ln1541_2, i9 2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="8">
<![CDATA[
for.body144_ifconv:31 %zext_ln1541_6 = zext i8 %rhs_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1541_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body144_ifconv:32 %ret_V_4 = add i9 %zext_ln1541_6, i9 2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then446:0 %p_0_0_0_0_05191010_out_load = load i8 %p_0_0_0_0_05191010_out

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_05191010_out_load"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then446:1 %p_0_1_0_0_01012_out_load = load i8 %p_0_1_0_0_01012_out

]]></Node>
<StgValue><ssdm name="p_0_1_0_0_01012_out_load"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
if.then446:2 %p_0_2_0_0_01014_out_load = load i8 %p_0_2_0_0_01014_out

]]></Node>
<StgValue><ssdm name="p_0_2_0_0_01014_out_load"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
if.then446:3 %p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_01014_out_load, i8 %p_0_1_0_0_01012_out_load, i8 %p_0_0_0_0_05191010_out_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then446:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %p_0

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
<literal name="tmp" val="0"/>
<literal name="p_read_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
if.then446:5 %br_ln1786 = br void %if.end448

]]></Node>
<StgValue><ssdm name="br_ln1786"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc450:0 %pixbuf_y_val_V_5_load = load i8 %pixbuf_y_val_V_5

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_5_load"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:1 %store_ln1636 = store i8 %pixbuf_y_val_V_5_load, i8 %pixbuf_y_val_V_9

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:2 %store_ln1636 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_8

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:3 %store_ln1636 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_7

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:5 %store_ln1636 = store i8 %pixbuf_y_val_V_14, i8 %pixbuf_y_val_V_5

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:6 %store_ln1636 = store i8 %p_0_1_0_0_01024_load, i8 %p_0_0_0_0_0_21063

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc450:7 %store_ln1636 = store i8 %p_0_1_0_0_01020_load, i8 %p_0_0_0_0_0511_21060

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc450:8 %store_ln1636 = store i8 %rhs_V_2, i8 %p_out

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc450:9 %store_ln1636 = store i8 %rhs_3, i8 %p_out1

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc450:10 %store_ln1636 = store i8 %rhs_V, i8 %p_out2

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc450:11 %store_ln1636 = store i8 %rhs, i8 %p_out3

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8">
<![CDATA[
for.body144_ifconv:7 %pixbuf_y_val_V_6_out_load = load i8 %pixbuf_y_val_V_6_out

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_6_out_load"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32">
<![CDATA[
for.body144_ifconv:18 %tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %pixbuf_y_val_V_6_out_load, i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_13, i32 %conv263_cast_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body144_ifconv:19 %ret_V = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs, i1 0

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="8">
<![CDATA[
for.body144_ifconv:20 %zext_ln1541 = zext i8 %lhs

]]></Node>
<StgValue><ssdm name="zext_ln1541"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="9">
<![CDATA[
for.body144_ifconv:21 %zext_ln1541_1 = zext i9 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1541_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="9">
<![CDATA[
for.body144_ifconv:24 %zext_ln1541_3 = zext i9 %ret_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1541_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body144_ifconv:25 %add_ln1541_2 = add i10 %zext_ln1541_3, i10 %zext_ln1541

]]></Node>
<StgValue><ssdm name="add_ln1541_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body144_ifconv:26 %add_ln1541_1 = add i10 %add_ln1541_2, i10 %zext_ln1541_1

]]></Node>
<StgValue><ssdm name="add_ln1541_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body144_ifconv:27 %trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_1, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
for.body144_ifconv:28 %ret_V_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %rhs_V, i1 0

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="8">
<![CDATA[
for.body144_ifconv:29 %zext_ln1541_4 = zext i8 %lhs_V

]]></Node>
<StgValue><ssdm name="zext_ln1541_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="10" op_0_bw="9">
<![CDATA[
for.body144_ifconv:30 %zext_ln1541_5 = zext i9 %ret_V_3

]]></Node>
<StgValue><ssdm name="zext_ln1541_5"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="9">
<![CDATA[
for.body144_ifconv:33 %zext_ln1541_7 = zext i9 %ret_V_4

]]></Node>
<StgValue><ssdm name="zext_ln1541_7"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body144_ifconv:34 %add_ln1541_5 = add i10 %zext_ln1541_7, i10 %zext_ln1541_4

]]></Node>
<StgValue><ssdm name="add_ln1541_5"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body144_ifconv:35 %add_ln1541_4 = add i10 %add_ln1541_5, i10 %zext_ln1541_5

]]></Node>
<StgValue><ssdm name="add_ln1541_4"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body144_ifconv:36 %filt_res1_4 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln1541_4, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="filt_res1_4"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc450:4 %store_ln1636 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_6_out

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:0 %p_0_0_0_0_0511_21060_load = load i8 %p_0_0_0_0_0511_21060

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0511_21060_load"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:1 %p_0_0_0_0_0_21063_load = load i8 %p_0_0_0_0_0_21063

]]></Node>
<StgValue><ssdm name="p_0_0_0_0_0_21063_load"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:2 %pixbuf_y_val_V_5_load_1 = load i8 %pixbuf_y_val_V_5

]]></Node>
<StgValue><ssdm name="pixbuf_y_val_V_5_load_1"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:3 %store_ln0 = store i8 %pixbuf_y_val_V_13, i8 %pixbuf_y_val_V_9_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:4 %store_ln0 = store i8 %pixbuf_y_val_V_12, i8 %pixbuf_y_val_V_8_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:5 %store_ln0 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_7_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %pixbuf_y_val_V_5_out, i8 %pixbuf_y_val_V_5_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0_21063_out, i8 %p_0_0_0_0_0_21063_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc453.loopexit.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %p_0_0_0_0_0511_21060_out, i8 %p_0_0_0_0_0511_21060_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1636" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
for.inc453.loopexit.exitStub:9 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64">
<![CDATA[
for.body144_ifconv:0 %filt_res1_1_out_load = load i64 %filt_res1_1_out

]]></Node>
<StgValue><ssdm name="filt_res1_1_out_load"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="8">
<![CDATA[
for.body144_ifconv:37 %zext_ln587 = zext i8 %filt_res1_4

]]></Node>
<StgValue><ssdm name="zext_ln587"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body144_ifconv:38 %filt_res1 = select i1 %odd_col, i64 %filt_res1_1_out_load, i64 %zext_ln587

]]></Node>
<StgValue><ssdm name="filt_res1"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="odd_col" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64">
<![CDATA[
for.body144_ifconv:39 %trunc_ln1636 = trunc i64 %filt_res1_1_out_load

]]></Node>
<StgValue><ssdm name="trunc_ln1636"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body144_ifconv:40 %select_ln1757 = select i1 %odd_col, i8 %trunc_ln1636, i8 %trunc_ln2

]]></Node>
<StgValue><ssdm name="select_ln1757"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_read_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.else447:0 %tmp_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln1757, i8 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_read_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="16">
<![CDATA[
if.else447:1 %zext_ln174 = zext i16 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_read_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.else447:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %stream_out_422, i24 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="p_read_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
if.else447:3 %br_ln0 = br void %if.end448

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
for.inc450:12 %store_ln1636 = store i64 %filt_res1, i64 %filt_res1_1_out

]]></Node>
<StgValue><ssdm name="store_ln1636"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for.inc450:14 %br_ln1636 = br void %for.body37

]]></Node>
<StgValue><ssdm name="br_ln1636"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
