Analysis Results for Benchmarks with Configuration: ( 64kB 16kB 64kB 2 8 2 32 ) 


**************************************************
Benchmark: 401.bzip2
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        6509393                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821777                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1759                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138041                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                6358010                       # number of overall misses (Count)
system.l2.overallAccesses::total              6511152                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 429.mcf
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16280104                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293818120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1206                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320670                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               15273655                       # number of overall misses (Count)
system.l2.overallAccesses::total             16281310                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 456.hmmer
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         772528                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    256424984                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2771                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978477                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                 505522                       # number of overall misses (Count)
system.l2.overallAccesses::total               775302                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 458.sjeng
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16858003                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271625575                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total        6754310                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675382070                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               17022946                       # number of overall misses (Count)
system.l2.overallAccesses::total             23612313                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

**************************************************
Benchmark: 470.lbm
--------------------------------------------------
simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13876953                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142463                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            916                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313131                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13877809                       # number of overall misses (Count)
system.l2.overallAccesses::total             13877869                       # number of overall (read+write) accesses (Count)
**************************************************
 
 

