

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
04ca1049a9a92d304ff311337d9d67db  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_l3t0f4
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ekHDcb"
Running: cat _ptx_ekHDcb | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_NuspXj
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_NuspXj --output-file  /dev/null 2> _ptx_ekHDcbinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ekHDcb _ptx2_NuspXj _ptx_ekHDcbinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 15360 (ipc=30.7) sim_rate=3072 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:49:09 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(21,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 314784 (ipc=209.9) sim_rate=34976 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:49:13 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 446880 (ipc=149.0) sim_rate=44688 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:49:14 2016
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(12,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(20,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(24,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 890592 (ipc=178.1) sim_rate=80962 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:49:15 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(28,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1276832 (ipc=196.4) sim_rate=106402 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:49:16 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(29,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(23,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(29,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1650496 (ipc=206.3) sim_rate=126961 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:49:17 2016
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(11,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(32,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 2070560 (ipc=218.0) sim_rate=147897 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:49:18 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(26,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(23,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(20,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(13,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(5,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 2744596 (ipc=261.4) sim_rate=182973 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:49:19 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(25,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(13,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(9,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(44,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(17,0,0) tid=(196,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(10,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 3364145 (ipc=292.5) sim_rate=210259 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:49:20 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(57,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(23,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(26,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(27,0,0) tid=(170,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3776538 (ipc=290.5) sim_rate=222149 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:49:21 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(27,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(20,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(14,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(20,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 4157658 (ipc=286.7) sim_rate=230981 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:49:22 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(12,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(10,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(4,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 4692986 (ipc=284.4) sim_rate=246999 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:49:23 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(28,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(14,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 5053594 (ipc=280.8) sim_rate=252679 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:49:24 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(21,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(7,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(11,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(13,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(16,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 5604210 (ipc=295.0) sim_rate=266867 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:49:25 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(18,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(49,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(21,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(37,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(33,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(43,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19935,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19936,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6275779 (ipc=313.8) sim_rate=285262 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:49:26 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(11,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20045,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20046,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20052,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20053,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20070,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20071,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20092,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20093,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20094,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20095,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20132,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20133,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(27,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20275,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20276,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(36,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20421,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20422,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20433,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20434,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20451,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20452,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20460,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20461,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20466,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20467,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20491,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20492,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20503,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20504,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20519,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20520,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20618,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(20619,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(32,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20694,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20695,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20706,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(20707,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20708,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20709,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20784,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20785,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20797,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20828,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20829,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(43,0,0) tid=(54,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 6681456 (ipc=318.2) sim_rate=290498 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:49:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21045,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21046,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (21046,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(21047,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21124,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21125,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21126,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21127,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21252,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21253,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(33,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (21506,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(21507,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21632,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21633,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(42,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(40,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(58,0,0) tid=(71,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 7088820 (ipc=315.1) sim_rate=295367 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:49:28 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(30,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(48,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(55,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 7386132 (ipc=314.3) sim_rate=295445 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:49:29 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(40,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(47,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(31,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(35,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(71,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(83,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 7972516 (ipc=318.9) sim_rate=306635 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:49:30 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(36,0,0) tid=(23,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(33,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(30,0,0) tid=(94,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(34,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(81,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 8455475 (ipc=325.2) sim_rate=313165 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:49:31 2016
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(52,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(39,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(33,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 8766537 (ipc=324.7) sim_rate=313090 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:49:32 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(44,0,0) tid=(209,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(45,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(70,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(47,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(47,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(47,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(48,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 9398556 (ipc=329.8) sim_rate=324088 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:49:33 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(39,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(44,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(35,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(54,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 9824260 (ipc=333.0) sim_rate=327475 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:49:34 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(33,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(54,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 10104206 (ipc=331.3) sim_rate=325942 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:49:35 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(43,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(47,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(40,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(57,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 10487854 (ipc=327.7) sim_rate=327745 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:49:36 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(54,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(73,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(32,0,0) tid=(139,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(46,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(31,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(58,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 11017854 (ipc=328.9) sim_rate=333874 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:49:37 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(63,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(40,0,0) tid=(122,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(74,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(41,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (34366,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(34367,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34368,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(34369,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(40,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 11476207 (ipc=332.6) sim_rate=337535 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:49:38 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (34596,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(34597,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(62,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (34844,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(34845,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(34,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34898,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34899,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35069,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35070,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35076,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35077,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (35083,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(35084,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35141,0), 5 CTAs running
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(88,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(86,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35436,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 11847547 (ipc=333.7) sim_rate=338501 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:49:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35580,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (35589,0), 5 CTAs running
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(90,0,0) tid=(76,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35798,0), 5 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(87,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36227,0), 5 CTAs running
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(58,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(39,0,0) tid=(40,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(51,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36788,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36807,0), 5 CTAs running
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(117,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 12465694 (ipc=336.9) sim_rate=346269 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:49:40 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(51,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(57,0,0) tid=(156,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(79,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37599,0), 5 CTAs running
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(72,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37803,0), 5 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(67,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37974,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 12951315 (ipc=340.8) sim_rate=350035 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:49:41 2016
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(95,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (38166,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38212,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38226,0), 4 CTAs running
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(65,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38353,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38383,0), 5 CTAs running
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(98,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38631,0), 4 CTAs running
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(82,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38853,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38858,0), 4 CTAs running
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(62,0,0) tid=(199,0,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 13383432 (ipc=343.2) sim_rate=352195 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:49:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39099,0), 4 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(91,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39181,0), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(64,0,0) tid=(88,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(96,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(64,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (39728,0), 4 CTAs running
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(94,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 13878661 (ipc=347.0) sim_rate=355863 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:49:43 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(68,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(69,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(61,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(71,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(117,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 14362834 (ipc=346.1) sim_rate=359070 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:49:44 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(75,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(100,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(90,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(63,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(83,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 14795957 (ipc=344.1) sim_rate=360877 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:49:45 2016
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(75,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(80,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(85,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(65,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 15204378 (ipc=345.6) sim_rate=362009 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:49:46 2016
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(79,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(89,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(91,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(80,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(66,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 15657013 (ipc=347.9) sim_rate=364116 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:49:47 2016
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(64,0,0) tid=(92,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(62,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(69,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(63,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(93,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 16128354 (ipc=346.8) sim_rate=366553 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:49:48 2016
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(85,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(79,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(110,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(105,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(60,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(82,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 16749183 (ipc=348.9) sim_rate=372204 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:49:49 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(70,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48122,0), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(66,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (48322,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (48370,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48469,0), 3 CTAs running
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(79,0,0) tid=(188,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(61,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48762,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48803,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 17154377 (ipc=350.1) sim_rate=372921 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:49:50 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(66,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49124,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49176,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49279,0), 4 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(61,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49369,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (49414,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49452,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(66,0,0) tid=(227,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(81,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(80,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50409,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50456,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 17584926 (ipc=348.2) sim_rate=374147 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:49:51 2016
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(80,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50924,0), 3 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(103,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(76,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(78,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(75,0,0) tid=(21,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 18082167 (ipc=347.7) sim_rate=376711 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:49:52 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(111,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(97,0,0) tid=(173,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(120,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52657,0), 3 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(75,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (52843,0), 3 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(102,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 18535023 (ipc=349.7) sim_rate=378265 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:49:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53006,0), 3 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(116,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(124,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (53459,0), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(84,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(122,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (53733,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (53804,0), 2 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(94,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(107,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (54108,0), 2 CTAs running
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(102,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (54245,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (54366,0), 2 CTAs running
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(108,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 19311865 (ipc=354.3) sim_rate=386237 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:49:54 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (54503,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54522,0), 3 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(92,0,0) tid=(130,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(112,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (54862,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55016,0), 2 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(114,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55314,0), 2 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(120,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 19685714 (ipc=354.7) sim_rate=385994 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:49:55 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (55531,0), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(90,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(95,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(101,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(113,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 20040761 (ipc=351.6) sim_rate=385399 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:49:56 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(110,0,0) tid=(233,0,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(95,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(98,0,0) tid=(169,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(114,0,0) tid=(233,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 20447065 (ipc=349.5) sim_rate=385793 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:49:57 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(94,0,0) tid=(41,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(99,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(99,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(108,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(103,0,0) tid=(212,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(96,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 21023614 (ipc=350.4) sim_rate=389326 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:49:58 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(101,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(103,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(116,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(102,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(122,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(103,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 21643849 (ipc=351.9) sim_rate=393524 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:49:59 2016
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(101,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(102,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(95,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (62203,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62339,0), 1 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(114,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62534,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62536,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62693,0), 2 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(113,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(113,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62977,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 22144004 (ipc=351.5) sim_rate=395428 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:50:00 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(92,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63245,0), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(94,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63675,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63865,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(103,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64215,0), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(112,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64233,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (64376,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 22571263 (ipc=349.9) sim_rate=395987 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:50:01 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64515,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (64711,0), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(97,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65088,0), 2 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(119,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(122,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(105,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(106,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 23013539 (ipc=346.1) sim_rate=396785 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:50:02 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(125,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(121,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67147,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (67160,0), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(121,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67236,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(114,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(116,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67887,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67887,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67907,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 23549235 (ipc=346.3) sim_rate=399139 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:50:03 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(121,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68197,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(115,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (68564,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (68715,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68757,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (68948,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(123,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69105,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69407,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(123,0,0) tid=(64,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (70175,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(125,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 23981928 (ipc=335.4) sim_rate=399698 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:50:04 2016
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(126,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(123,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(126,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(120,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (74438,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74601,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 24393554 (ipc=325.2) sim_rate=399894 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:50:05 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (75002,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (75172,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75182,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (75274,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (75421,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(127,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (77325,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 2.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 77326
gpu_sim_insn = 24441600
gpu_ipc =     316.0851
gpu_tot_sim_cycle = 77326
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     316.0851
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 9100
gpu_stall_icnt2sh    = 282715
gpu_total_sim_rate=394219

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1753
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7786
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 4726
	L1D_cache_core[2]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 12042
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5681
	L1D_cache_core[4]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6780
	L1D_cache_core[5]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7435
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 7971
	L1D_cache_core[7]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11122
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6679
	L1D_cache_core[9]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 6394
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9582
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8590
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5772
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 11001
	L1D_cache_core[14]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 8434
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 119995
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.061
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 119273
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19472
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 722
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461863
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1753
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 119995
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119995
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:134878	W0_Idle:48806	W0_Scoreboard:1152504	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 196 
maxdqlatency = 0 
maxmflatency = 702 
averagemflatency = 316 
max_icnt2mem_latency = 179 
max_icnt2sh_latency = 77325 
mrq_lat_table:47086 	1647 	2286 	4957 	6793 	2383 	414 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239 	65188 	380 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62816 	2373 	512 	188 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	11855 	32702 	19530 	1461 	3 	0 	0 	0 	0 	0 	30 	60 	135 	31 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         6         6         6         9         8         6         8         6         6         8        10         6         6         7         6 
dram[1]:         6         5         6         6         6         6         6         6         8         6        10        10         6         6         8         6 
dram[2]:         7         7         6         6        10         6         9         6         6         6         8        12         6         6         8         6 
dram[3]:         5         8         6         6         8         6         8         6         6         6         8        12         6         6         7         6 
dram[4]:         6         8         6         6         5         7         8         7         6         6        10        12         6         8         5         8 
dram[5]:         6         6         6         6         7         6         6         7         6         6         8        12         6         8         6         6 
maximum service time to same row:
dram[0]:      1842      1628      1614      2177      1747      2003      2117      1811      1585      1657      2262      2323      2356      1750      3719      2924 
dram[1]:      1249      1641      1624      2167      1641      1927      1893      1884      1606      1669      2461      2321      2247      1888      3848      2869 
dram[2]:      1610      1597      1628      1632      1656      1591      1922      2122      1712      1605      1850      2471      1897      3109      3440      3094 
dram[3]:      1648      1606      1638      1640      1657      1600      1788      1880      1607      1612      1781      2465      2001      3007      3419      3200 
dram[4]:      1618      1850      1588      1693      1641      1759      2279      1626      1625      1619      2441      2473      2147      2703      3212      2919 
dram[5]:      1624      1799      1591      1672      1650      1616      2196      1637      1638      1628      2350      2478      2037      2846      3309      2804 
average row accesses per activate:
dram[0]:  1.757812  1.846154  1.727506  1.821138  1.828418  1.776042  1.805128  2.022989  1.791349  1.872340  1.943182  2.023324  1.856354  1.866667  1.684211  1.982301 
dram[1]:  1.787798  1.659259  1.796791  1.856354  1.915730  1.937500  1.857520  1.971989  1.892473  1.928767  2.054054  2.044643  1.903683  2.061350  1.976471  1.920000 
dram[2]:  1.861878  1.801609  1.723077  1.705584  1.753213  1.838710  2.040580  1.882353  1.867374  1.795918  2.072727  1.883978  1.925501  1.866667  1.994065  1.768421 
dram[3]:  1.645477  1.861496  1.882353  1.754569  1.838275  1.858696  1.928767  1.755611  1.902703  1.828571  2.295302  2.060423  2.100000  1.836066  1.861496  1.942196 
dram[4]:  1.718670  1.806452  1.740933  1.796791  1.873626  1.795276  1.847769  1.944751  1.805128  1.838120  1.875339  2.029762  1.811321  1.909091  1.705584  2.024096 
dram[5]:  1.816216  1.759162  1.736434  1.947826  1.899722  1.843666  1.852632  1.928767  1.913043  1.907859  1.982808  2.079268  1.856354  2.042553  1.914530  1.887640 
average row locality = 65581/35049 = 1.871123
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       686       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       685       682       672       672       672       672 
total reads: 65555
bank skew: 704/672 = 1.05
chip skew: 10929/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0         0 
total reads: 26
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        313       316       310       319       308       312       310       315       306       312       302       323       307       314       311       314
dram[1]:        317       322       322       319       321       318       320       324       317       318       316       332       318       323       322       323
dram[2]:        321       312       324       313       323       312       322       315       318       307       316       308       317       310       321       312
dram[3]:        321       320       321       323       318       323       323       322       316       315       315       314       322       321       322       319
dram[4]:        313       319       314       322       312       317       314       319       309       315       319       311       313       317       313       316
dram[5]:        317       322       322       324       319       323       319       322       316       318       329       315       319       325       321       325
maximum mf latency per bank:
dram[0]:        609       627       629       557       590       508       610       622       490       631       478       550       534       552       658       557
dram[1]:        585       569       702       625       576       607       677       666       547       575       602       530       634       538       580       609
dram[2]:        595       522       657       532       616       616       673       616       522       553       581       515       596       489       581       497
dram[3]:        529       605       613       662       594       680       604       647       529       598       483       604       535       610       560       574
dram[4]:        655       513       608       660       528       600       650       682       595       616       532       518       580       560       577       492
dram[5]:        585       539       578       568       574       621       613       655       521       548       545       503       582       563       592       583

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68366 n_act=5925 n_pre=5909 n_req=10937 n_rd=21858 n_write=11 bw_util=0.4285
n_activity=89231 dram_eff=0.4902
bk0: 1350a 86444i bk1: 1344a 86795i bk2: 1344a 85988i bk3: 1344a 86398i bk4: 1364a 85644i bk5: 1364a 85247i bk6: 1408a 84627i bk7: 1408a 85702i bk8: 1408a 86149i bk9: 1408a 86315i bk10: 1368a 86977i bk11: 1372a 86450i bk12: 1344a 86318i bk13: 1344a 86102i bk14: 1344a 84846i bk15: 1344a 86312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.68147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68756 n_act=5737 n_pre=5721 n_req=10929 n_rd=21852 n_write=3 bw_util=0.4282
n_activity=87885 dram_eff=0.4974
bk0: 1348a 86688i bk1: 1344a 85679i bk2: 1344a 86198i bk3: 1344a 86347i bk4: 1364a 86282i bk5: 1364a 86159i bk6: 1408a 84539i bk7: 1408a 84511i bk8: 1408a 86342i bk9: 1408a 86404i bk10: 1368a 87108i bk11: 1368a 86967i bk12: 1344a 86147i bk13: 1344a 86558i bk14: 1344a 86261i bk15: 1344a 85371i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.80426
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68461 n_act=5886 n_pre=5870 n_req=10926 n_rd=21852 n_write=0 bw_util=0.4282
n_activity=88600 dram_eff=0.4933
bk0: 1348a 86864i bk1: 1344a 86616i bk2: 1344a 85666i bk3: 1344a 85499i bk4: 1364a 84928i bk5: 1368a 85322i bk6: 1408a 85825i bk7: 1408a 84372i bk8: 1408a 86403i bk9: 1408a 85932i bk10: 1368a 87720i bk11: 1364a 86820i bk12: 1344a 86913i bk13: 1344a 86192i bk14: 1344a 86463i bk15: 1344a 85222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.72884
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68651 n_act=5792 n_pre=5776 n_req=10925 n_rd=21850 n_write=0 bw_util=0.4281
n_activity=88118 dram_eff=0.4959
bk0: 1346a 86002i bk1: 1344a 86855i bk2: 1344a 86581i bk3: 1344a 85661i bk4: 1364a 85693i bk5: 1368a 85706i bk6: 1408a 85459i bk7: 1408a 84005i bk8: 1408a 86758i bk9: 1408a 86021i bk10: 1368a 88281i bk11: 1364a 87466i bk12: 1344a 87240i bk13: 1344a 85623i bk14: 1344a 85666i bk15: 1344a 85765i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.772105
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68351 n_act=5938 n_pre=5922 n_req=10932 n_rd=21848 n_write=10 bw_util=0.4283
n_activity=88762 dram_eff=0.4925
bk0: 1344a 86268i bk1: 1344a 86585i bk2: 1344a 85952i bk3: 1344a 86194i bk4: 1364a 85973i bk5: 1368a 85216i bk6: 1408a 84507i bk7: 1408a 84969i bk8: 1408a 86222i bk9: 1408a 86290i bk10: 1368a 86365i bk11: 1364a 87251i bk12: 1344a 86144i bk13: 1344a 86427i bk14: 1344a 85035i bk15: 1344a 86200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.717524
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102069 n_nop=68684 n_act=5771 n_pre=5755 n_req=10932 n_rd=21850 n_write=9 bw_util=0.4283
n_activity=88152 dram_eff=0.4959
bk0: 1344a 86994i bk1: 1344a 86433i bk2: 1344a 85561i bk3: 1344a 86630i bk4: 1364a 86054i bk5: 1368a 85473i bk6: 1408a 84571i bk7: 1408a 85188i bk8: 1408a 86510i bk9: 1408a 86555i bk10: 1370a 86391i bk11: 1364a 87223i bk12: 1344a 86261i bk13: 1344a 86558i bk14: 1344a 85844i bk15: 1344a 85197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.776338

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 583
L2_cache_bank[1]: Access = 5524, Miss = 5464, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 236
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 457
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 227
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 5, Reservation_fails = 220
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 182
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 3, Reservation_fails = 208
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 196
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 298
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246
L2_cache_bank[10]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 263
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 195
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65555
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 31
L2_total_cache_reservation_fails = 3311
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2664
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 101
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 237
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 54
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 492
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.283

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.6492
	minimum = 6
	maximum = 136
Network latency average = 13.8743
	minimum = 6
	maximum = 116
Slowest packet = 608
Flit latency average = 13.7561
	minimum = 6
	maximum = 112
Slowest flit = 344510
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0631401
	minimum = 0.0532809 (at node 0)
	maximum = 0.0714378 (at node 16)
Accepted packet rate average = 0.0631401
	minimum = 0.0532809 (at node 0)
	maximum = 0.0714378 (at node 16)
Injected flit rate average = 0.189038
	minimum = 0.0534878 (at node 0)
	maximum = 0.355702 (at node 15)
Accepted flit rate average= 0.189038
	minimum = 0.070636 (at node 20)
	maximum = 0.298683 (at node 1)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.6492 (1 samples)
	minimum = 6 (1 samples)
	maximum = 136 (1 samples)
Network latency average = 13.8743 (1 samples)
	minimum = 6 (1 samples)
	maximum = 116 (1 samples)
Flit latency average = 13.7561 (1 samples)
	minimum = 6 (1 samples)
	maximum = 112 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0631401 (1 samples)
	minimum = 0.0532809 (1 samples)
	maximum = 0.0714378 (1 samples)
Accepted packet rate average = 0.0631401 (1 samples)
	minimum = 0.0532809 (1 samples)
	maximum = 0.0714378 (1 samples)
Injected flit rate average = 0.189038 (1 samples)
	minimum = 0.0534878 (1 samples)
	maximum = 0.355702 (1 samples)
Accepted flit rate average = 0.189038 (1 samples)
	minimum = 0.070636 (1 samples)
	maximum = 0.298683 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 2 sec (62 sec)
gpgpu_simulation_rate = 394219 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 57152.992188 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
