<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Apr 16 19:54:07 2024" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="top" PACKAGE="clg400" SPEEDGRADE="-3"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="7" NAME="RS_Out_0" RIGHT="0" SIGIS="undef" SIGNAME="RS1_0_RS_Out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS1_0" PORT="RS_Out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="ce_out_0" SIGIS="undef" SIGNAME="RS1_0_ce_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RS1_0" PORT="ce_out"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/RS1_0" HWVERSION="1.0" INSTANCE="RS1_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RS1" VLNV="xilinx.com:module_ref:RS1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_RS1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="alpharandomization_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="ce_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="RS_In" RIGHT="0" SIGIS="undef" SIGNAME="alpharandomization_0_alpharandomization_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="alpharandomization_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Start" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="simstart"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="End_rsvd" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="simend"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Vld" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="RS1_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ce_out_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="RS_Out" RIGHT="0" SIGIS="undef" SIGNAME="RS1_0_RS_Out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="RS_Out_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RS_EN_GEN_0" HWVERSION="1.0" INSTANCE="RS_EN_GEN_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RS_EN_GEN" VLNV="xilinx.com:module_ref:RS_EN_GEN:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_RS_EN_GEN_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simstart" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simstart">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS1_0" PORT="Start"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="simend" SIGIS="undef" SIGNAME="RS_EN_GEN_0_simend">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS1_0" PORT="End_rsvd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="load" SIGIS="undef" SIGNAME="RS_EN_GEN_0_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rand_Gen_8_0" PORT="load"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Rand_Gen_8_0" HWVERSION="1.0" INSTANCE="Rand_Gen_8_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Rand_Gen_8" VLNV="xilinx.com:module_ref:Rand_Gen_8:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_Rand_Gen_8_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="RS_EN_GEN_0_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="seed" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rand_num" RIGHT="0" SIGIS="undef" SIGNAME="Rand_Gen_8_0_rand_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="SEQ_IN"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alpharandomization_0" HWVERSION="1.0" INSTANCE="alpharandomization_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alpharandomization" VLNV="xilinx.com:module_ref:alpharandomization:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="top_alpharandomization_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sim_clk_gen_0" PORT="sync_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk_enable" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="SEQ_IN" RIGHT="0" SIGIS="undef" SIGNAME="Rand_Gen_8_0_rand_num">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rand_Gen_8_0" PORT="rand_num"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ce_out" SIGIS="undef" SIGNAME="alpharandomization_0_ce_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS1_0" PORT="clk_enable"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="alpharandomization_OUT" RIGHT="0" SIGIS="undef" SIGNAME="alpharandomization_0_alpharandomization_OUT">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RS1_0" PORT="RS_In"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/sim_clk_gen_0" HWVERSION="1.0" INSTANCE="sim_clk_gen_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sim_clk_gen" VLNV="xilinx.com:ip:sim_clk_gen:1.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=sim_clk_gen;v=v1_0;d=pb054-sim-clk-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="CLOCK_PERIOD" VALUE="10"/>
        <PARAMETER NAME="INITIAL_RESET_CLOCK_CYCLES" VALUE="1000"/>
        <PARAMETER NAME="RESET_POLARITY" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="top_sim_clk_gen_0_0"/>
        <PARAMETER NAME="CLOCK_TYPE" VALUE="Single_Ended"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk" SIGIS="clk" SIGNAME="sim_clk_gen_0_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="clk"/>
            <CONNECTION INSTANCE="RS1_0" PORT="clk"/>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="clk"/>
            <CONNECTION INSTANCE="Rand_Gen_8_0" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sync_rst" SIGIS="rst" SIGNAME="sim_clk_gen_0_sync_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="RS1_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="RS_EN_GEN_0" PORT="rst_n"/>
            <CONNECTION INSTANCE="Rand_Gen_8_0" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alpharandomization_0" PORT="clk_enable"/>
            <CONNECTION INSTANCE="RS1_0" PORT="Vld"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/xlconstant_1" HWVERSION="1.1" INSTANCE="xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="8"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x95"/>
        <PARAMETER NAME="Component_Name" VALUE="top_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Rand_Gen_8_0" PORT="seed"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
