
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -361.03

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -22.38

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.38

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.55   17.85   35.95   35.95 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.85    0.02   35.97 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.74    7.22   43.19 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.74    0.01   43.20 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.20   data arrival time
-----------------------------------------------------------------------------
                                 34.80   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.87   30.32   43.02   43.02 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.32    0.15   43.16 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.41   68.99  112.16 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.41    0.12  112.28 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.20   42.57  154.84 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.20    0.02  154.87 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.68   21.90  176.77 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.68    0.00  176.77 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.80   11.65   20.13  196.90 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.66    0.20  197.10 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.47  217.58 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.07  217.64 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.18   11.40   24.41  242.05 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.40    0.03  242.08 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.84    9.26   28.30  270.38 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.26    0.01  270.38 ^ resp_msg[13] (out)
                                270.38   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.38   data arrival time
-----------------------------------------------------------------------------
                                -22.38   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.87   30.32   43.02   43.02 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.32    0.15   43.16 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.41   68.99  112.16 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.41    0.12  112.28 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.15   19.20   42.57  154.84 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.20    0.02  154.87 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.68   21.90  176.77 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.68    0.00  176.77 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.80   11.65   20.13  196.90 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.66    0.20  197.10 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.42   20.47  217.58 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.42    0.07  217.64 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.18   11.40   24.41  242.05 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.40    0.03  242.08 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.84    9.26   28.30  270.38 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.26    0.01  270.38 ^ resp_msg[13] (out)
                                270.38   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.38   data arrival time
-----------------------------------------------------------------------------
                                -22.38   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.39e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.57e-04   2.17e-08   3.27e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.81e-04   2.70e-08   5.62e-04 100.0%
                          67.8%      32.2%       0.0%
