Search.setIndex({"docnames": ["aes", "alu", "apb_thru", "combohash", "duart", "evc", "gluechain", "index", "interrupts", "iox", "mdma", "mesh", "pke", "pl230", "pl230_placeholder", "pwm", "qfc", "rp_pio", "sce_glbsfr", "scedma", "sddc", "sensorc", "sysctrl", "timer_intf", "trng", "wdg_intf"], "filenames": ["aes.rst", "alu.rst", "apb_thru.rst", "combohash.rst", "duart.rst", "evc.rst", "gluechain.rst", "index.rst", "interrupts.rst", "iox.rst", "mdma.rst", "mesh.rst", "pke.rst", "pl230.rst", "pl230_placeholder.rst", "pwm.rst", "qfc.rst", "rp_pio.rst", "sce_glbsfr.rst", "scedma.rst", "sddc.rst", "sensorc.rst", "sysctrl.rst", "timer_intf.rst", "trng.rst", "wdg_intf.rst"], "titles": ["AES", "ALU", "APB_THRU", "COMBOHASH", "DUART", "EVC", "GLUECHAIN", "Documentation for Cramium SoC", "Interrupt Controller", "IOX", "MDMA", "MESH", "PKE", "PL230", "PL230_PLACEHOLDER", "PWM", "QFC", "RP_PIO", "SCE_GLBSFR", "SCEDMA", "SDDC", "SENSORC", "SYSCTRL", "TIMER_INTF", "TRNG", "WDG_INTF"], "terms": {"address": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25], "0x4002d000": 0, "0x4002d004": 0, "0x4002d008": 0, "0x4002d00c": 0, "0x4002d010": 0, "0x4002d014": 0, "0x4002d018": [], "0x4002d01c": [], "0x4002d020": [], "0x4002d024": [], "0x4002d028": [], "0x4002d02c": [], "0x4002d030": 0, "0x4002d034": 0, "0x4002d038": 0, "0x4002d03c": 0, "0x0": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25], "field": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "name": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "descript": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "7": [0, 3, 4, 5, 9, 10, 12, 16, 17, 18, 19, 20, 21, 22, 24], "0": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "sfr_crfunc": [0, 12], "read": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "write": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "control": [0, 3, 4, 5, 6, 7, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "0x4": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 20, 21, 22, 24], "31": [0, 3, 5, 6, 9, 11, 12, 16, 17, 18, 19, 20, 22, 24], "sfr_ar": [0, 3, 12, 16, 20], "perform": [0, 3, 12, 16, 18, 19, 20, 22, 24], "action": [0, 3, 12, 16, 18, 19, 20, 22, 24], "valu": [0, 3, 12, 16, 17, 18, 19, 20, 22, 24], "0x5a": [0, 3, 12, 16, 20, 24], "0x8": [0, 3, 4, 5, 6, 9, 10, 11, 12, 16, 17, 18, 21, 24], "sfr_srmfsm": 0, "onli": [0, 3, 4, 6, 9, 10, 11, 12, 17, 18, 21, 22, 24], "statu": [0, 3, 4, 6, 9, 10, 11, 12, 17, 18, 21, 22, 24], "0xc": [0, 3, 4, 5, 6, 9, 10, 11, 12, 17, 24], "mfsm_done": [0, 3, 12, 24], "flag": [0, 3, 5, 9, 12, 18, 22, 24], "1": [0, 3, 5, 9, 12, 16, 17, 18, 20, 22, 24], "mean": [0, 3, 5, 9, 12, 18, 22, 24], "event": [0, 3, 5, 8, 9, 12, 18, 22, 24], "happen": [0, 3, 5, 9, 12, 18, 22, 24], "back": [0, 3, 5, 9, 12, 18, 22, 24], "respect": [0, 3, 5, 9, 12, 18, 22, 24], "bit": [0, 3, 5, 9, 12, 18, 22, 24], "posit": [0, 3, 5, 9, 12, 18, 22, 24], "clear": [0, 3, 5, 9, 12, 18, 22, 24], "acore_don": 0, "2": [0, 3, 12, 17, 24], "chnlo_don": [0, 3, 12, 24], "3": [0, 3, 12, 17, 19, 21, 22, 24], "chnli_don": [0, 3, 12, 24], "0x10": [0, 3, 5, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "opt_klen0": 0, "4": [0, 10, 12, 17, 18, 24], "opt_mode0": 0, "8": [0, 12, 17, 20], "opt_ifstart0": 0, "0x14": [0, 3, 5, 9, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "15": [0, 3, 4, 5, 9, 12, 16, 17, 18, 19, 20, 22, 24], "sfr_opt1": 0, "0x18": [5, 9, 10, 11, 16, 17, 18, 19, 20, 21, 22], "0x1c": [5, 9, 10, 11, 16, 17, 18, 19, 20, 22], "0x20": [3, 5, 10, 11, 12, 16, 17, 18, 19, 20, 21, 22, 24], "0x24": [3, 5, 10, 11, 16, 17, 18, 19, 20, 21, 22], "0x28": [10, 17, 20, 21], "0x2c": [3, 10, 17, 20, 21, 22], "0x30": [0, 3, 5, 10, 12, 17, 18, 19, 20, 21, 22, 24], "11": [0, 3, 12, 16, 17, 19, 24], "ptrid_iv": 0, "cr_segptrstart": [0, 3, 12, 24], "0x34": [0, 3, 5, 10, 12, 17, 18, 19, 20, 21, 24], "ptrid_akei": 0, "0x38": [0, 3, 10, 12, 17, 19, 20, 21, 24], "ptrid_aib": 0, "0x3c": [0, 10, 12, 17, 19, 20, 21, 24], "ptrid_aob": 0, "0x4002f000": 1, "0x50122000": 2, "0x4002b000": 3, "0x4002b004": 3, "0x4002b008": 3, "0x4002b00c": 3, "0x4002b010": 3, "0x4002b014": 3, "0x4002b018": [], "0x4002b01c": [], "0x4002b020": 3, "0x4002b024": 3, "0x4002b028": [], "0x4002b02c": 3, "0x4002b030": 3, "0x4002b034": 3, "0x4002b038": 3, "cr_func": [3, 24], "mfsm": [3, 12, 24], "hash_don": 3, "cr_opt_hashcnt": 3, "cr_opt_scrtchk": 3, "cr_opt_ifsob": 3, "cr_opt_ifstart": 3, "segid_lkei": 3, "segid_kei": 3, "segid_scrt": 3, "segid_msg": 3, "segid_hout": 3, "segid_sob": 3, "0x40042000": 4, "0x40042004": 4, "0x40042008": 4, "0x4004200c": 4, "sfr_txd": 4, "sfr_cr": 4, "sfr_sr": 4, "sfr_etuc": 4, "0x40044000": 5, "0x40044004": 5, "0x40044008": 5, "0x4004400c": 5, "0x40044010": 5, "0x40044014": 5, "0x40044018": 5, "0x4004401c": 5, "0x40044020": 5, "0x40044024": 5, "0x40044028": [], "0x4004402c": [], "0x40044030": 5, "0x40044034": 5, "0x40044038": [], "0x4004403c": [], "0x40044040": 5, "0x40044044": 5, "0x40044048": 5, "0x4004404c": 5, "0x40044050": 5, "0x40044054": 5, "0x40044058": 5, "0x4004405c": 5, "0x40044060": 5, "0x40044064": [], "0x40044068": [], "0x4004406c": [], "0x40044070": [], "0x40044074": [], "0x40044078": [], "0x4004407c": [], "0x40044080": 5, "cm7evsel0": 5, "cm7evsel": 5, "cm7evsel1": 5, "cm7evsel2": 5, "cm7evsel3": 5, "cm7evsel4": 5, "cm7evsel5": 5, "cm7evsel6": 5, "cm7evsel7": 5, "cm7even": 5, "cm7ev": 5, "tmr_evsel": 5, "pwm_evsel": 5, "0x40": [5, 10, 12, 16, 17, 18, 19, 20, 22, 24], "ifeven0": 5, "ifeven": 5, "0x44": [5, 10, 16, 17, 18, 19, 20, 22], "ifeven1": 5, "0x48": [5, 10, 16, 17, 18, 20, 22], "ifeven2": 5, "0x4c": [5, 10, 16, 17, 18, 20, 22], "ifeven3": 5, "0x50": [5, 10, 16, 17, 18, 19, 20, 22], "ifeven4": 5, "0x54": [5, 10, 17, 18, 19, 20, 22], "ifeven5": 5, "0x58": [5, 10, 17, 19, 20], "ifeven6": 5, "0x5c": [5, 10, 17, 19, 20], "ifeven7": 5, "0x60": [5, 17, 19, 20, 22], "ifev_err": 5, "0x64": [17, 20, 22], "0x68": [17, 20, 22], "0x6c": [17, 20, 22], "0x70": [17, 20], "0x74": [17, 20], "0x78": [17, 20], "0x7c": [17, 20], "0x80": [5, 17, 20, 22], "errin": 5, "0x40054000": 6, "0x40054004": 6, "0x40054008": 6, "0x4005400c": 6, "cr_gcmask": 6, "gluereg": 6, "gluerst": 6, "gluetest": 6, "interrupt": 7, "ae": 7, "combohash": 7, "pke": 7, "scedma": 7, "sce_glbsfr": 7, "trng": 7, "alu": 7, "duart": 7, "wdg_intf": 7, "timer_intf": 7, "evc": 7, "sysctrl": 7, "apb_thru": 7, "iox": 7, "pwm": 7, "sddc": 7, "mdma": 7, "qfc": 7, "pl230": [], "gluechain": 7, "mesh": 7, "sensorc": 7, "index": 7, "search": 7, "page": 7, "thi": 8, "devic": 8, "ha": 8, "an": 8, "eventmanag": 8, "base": 8, "system": 8, "individu": 8, "modul": 8, "gener": 8, "which": 8, "ar": 8, "wire": 8, "central": 8, "when": 8, "occur": 8, "you": 8, "should": 8, "look": 8, "number": 8, "up": 8, "cpu": 8, "specif": 8, "tabl": 8, "call": 8, "relev": 8, "The": 8, "follow": 8, "0x5012f000": 9, "0x5012f004": 9, "0x5012f008": 9, "0x5012f00c": 9, "0x5012f010": 9, "0x5012f014": 9, "0x5012f018": 9, "0x5012f01c": 9, "0x5012f020": [], "0x5012f024": [], "0x5012f028": [], "0x5012f02c": [], "0x5012f030": [], "0x5012f034": [], "0x5012f038": [], "0x5012f03c": [], "0x5012f040": [], "0x5012f044": [], "0x5012f048": [], "0x5012f04c": [], "0x5012f050": [], "0x5012f054": [], "0x5012f058": [], "0x5012f05c": [], "0x5012f060": [], "0x5012f064": [], "0x5012f068": [], "0x5012f06c": [], "0x5012f070": [], "0x5012f074": [], "0x5012f078": [], "0x5012f07c": [], "0x5012f080": [], "0x5012f084": [], "0x5012f088": [], "0x5012f08c": [], "0x5012f090": [], "0x5012f094": [], "0x5012f098": [], "0x5012f09c": [], "0x5012f0a0": [], "0x5012f0a4": [], "0x5012f0a8": [], "0x5012f0ac": [], "0x5012f0b0": [], "0x5012f0b4": [], "0x5012f0b8": [], "0x5012f0bc": [], "0x5012f0c0": [], "0x5012f0c4": [], "0x5012f0c8": [], "0x5012f0cc": [], "0x5012f0d0": [], "0x5012f0d4": [], "0x5012f0d8": [], "0x5012f0dc": [], "0x5012f0e0": [], "0x5012f0e4": [], "0x5012f0e8": [], "0x5012f0ec": [], "0x5012f0f0": [], "0x5012f0f4": [], "0x5012f0f8": [], "0x5012f0fc": [], "0x5012f100": 9, "0x5012f104": 9, "0x5012f108": 9, "0x5012f10c": 9, "0x5012f110": 9, "0x5012f114": 9, "0x5012f118": 9, "0x5012f11c": 9, "0x5012f120": 9, "0x5012f124": [], "0x5012f128": [], "0x5012f12c": [], "0x5012f130": 9, "0x5012f134": 9, "0x5012f138": 9, "0x5012f13c": 9, "0x5012f140": 9, "0x5012f144": 9, "0x5012f148": 9, "0x5012f14c": 9, "0x5012f150": 9, "0x5012f154": 9, "0x5012f158": 9, "0x5012f15c": 9, "0x5012f160": 9, "0x5012f164": 9, "0x5012f168": 9, "0x5012f16c": 9, "0x5012f170": [], "0x5012f174": [], "0x5012f178": [], "0x5012f17c": [], "0x5012f180": [], "0x5012f184": [], "0x5012f188": [], "0x5012f18c": [], "0x5012f190": [], "0x5012f194": [], "0x5012f198": [], "0x5012f19c": [], "0x5012f1a0": [], "0x5012f1a4": [], "0x5012f1a8": [], "0x5012f1ac": [], "0x5012f1b0": [], "0x5012f1b4": [], "0x5012f1b8": [], "0x5012f1bc": [], "0x5012f1c0": [], "0x5012f1c4": [], "0x5012f1c8": [], "0x5012f1cc": [], "0x5012f1d0": [], "0x5012f1d4": [], "0x5012f1d8": [], "0x5012f1dc": [], "0x5012f1e0": [], "0x5012f1e4": [], "0x5012f1e8": [], "0x5012f1ec": [], "0x5012f1f0": [], "0x5012f1f4": [], "0x5012f1f8": [], "0x5012f1fc": [], "0x5012f200": 9, "0x5012f204": [], "0x5012f208": [], "0x5012f20c": [], "0x5012f210": [], "0x5012f214": [], "0x5012f218": [], "0x5012f21c": [], "0x5012f220": [], "0x5012f224": [], "0x5012f228": [], "0x5012f22c": [], "0x5012f230": 9, "0x5012f234": 9, "0x5012f238": 9, "0x5012f23c": 9, "0x5012f240": 9, "0x5012f244": 9, "0x5012f248": 9, "0x5012f24c": 9, "0x5012f250": 9, "0x5012f254": 9, "0x5012f258": 9, "0x5012f25c": 9, "crafsel0": 9, "crafsel": 9, "crafsel1": 9, "crafsel2": 9, "crafsel3": 9, "crafsel4": 9, "crafsel5": 9, "crafsel6": 9, "crafsel7": 9, "0x84": [17, 20, 22], "0x88": [17, 20, 22], "0x8c": [17, 20], "0x90": [17, 20, 22], "0x94": [17, 20, 22], "0x98": [17, 20, 22], "0x9c": [17, 20, 22], "0xa0": [17, 20, 22], "0xa4": [17, 20, 22], "0xa8": [17, 20, 22], "0xac": [17, 20, 22], "0xb0": [17, 20], "0xb4": [17, 20], "0xb8": [17, 20], "0xbc": [17, 20], "0xc0": [17, 20], "0xc4": [17, 20], "0xc8": [17, 20], "0xcc": [17, 20], "0xd0": [17, 20], "0xd4": [17, 20], "0xd8": [17, 20], "0xdc": [17, 20], "0xe0": [17, 20], "0xe4": [17, 20], "0xe8": [17, 20], "0xec": [17, 20], "0xf0": 17, "0xf4": 17, "0xf8": 17, "0xfc": 17, "0x100": [9, 17, 20], "9": [9, 17], "crint0": 9, "crint": 9, "0x104": [9, 17, 20], "crint1": 9, "0x108": [9, 17, 20], "crint2": 9, "0x10c": [9, 17, 20], "crint3": 9, "0x110": [9, 17, 20], "crint4": 9, "0x114": [9, 17, 20], "crint5": 9, "0x118": [9, 17, 20], "crint6": 9, "0x11c": [9, 17, 20], "crint7": 9, "0x120": [9, 17, 20], "frint": 9, "0x124": [17, 20], "0x128": [17, 20], "0x12c": [17, 20], "0x130": [9, 17, 20], "crgo0": 9, "crgo": 9, "0x134": [9, 17, 20], "crgo1": 9, "0x138": [9, 17, 20], "crgo2": 9, "0x13c": [9, 17, 20], "crgo3": 9, "0x140": [9, 17, 20], "crgoe0": 9, "crgoe": 9, "0x144": [9, 20], "crgoe1": 9, "0x148": [9, 20], "crgoe2": 9, "0x14c": [9, 20], "crgoe3": 9, "0x150": [9, 20], "crgpu0": 9, "crgpu": 9, "0x154": [9, 20], "crgpu1": 9, "0x158": [9, 20], "crgpu2": 9, "0x15c": [9, 20], "crgpu3": 9, "0x160": [9, 20], "srgi0": 9, "srgi": 9, "0x164": 9, "srgi1": 9, "0x168": [9, 20], "srgi2": 9, "0x16c": [9, 20], "srgi3": 9, "0x170": 20, "0x174": 20, "0x178": 20, "0x17c": 20, "0x180": [17, 20], "0x184": 17, "0x188": [17, 20], "0x18c": [17, 20], "0x190": [17, 20], "0x194": [17, 20], "0x198": [17, 20], "0x19c": [17, 20], "0x1a0": 20, "0x1a4": [], "0x1a8": 20, "0x1ac": 20, "0x1b0": 20, "0x1b4": 20, "0x1b8": 20, "0x1bc": 20, "0x1c0": 20, "0x1c4": [], "0x1c8": 20, "0x1cc": 20, "0x1d0": 20, "0x1d4": 20, "0x1d8": 20, "0x1dc": 20, "0x1e0": 20, "0x1e4": [], "0x1e8": [], "0x1ec": [], "0x1f0": 20, "0x1f4": [], "0x1f8": [], "0x1fc": [], "0x200": 9, "piosel": 9, "0x204": [], "0x208": [], "0x20c": [], "0x210": [], "0x214": [], "0x218": [], "0x21c": [], "0x220": [], "0x224": [], "0x228": [], "0x22c": [], "0x230": 9, "cr_cfg_schmsel0": 9, "cr_cfg_schmsel": 9, "0x234": 9, "cr_cfg_schmsel1": 9, "0x238": 9, "cr_cfg_schmsel2": 9, "0x23c": 9, "cr_cfg_schmsel3": 9, "0x240": 9, "cr_cfg_slewslow0": 9, "cr_cfg_slewslow": 9, "0x244": 9, "cr_cfg_slewslow1": 9, "0x248": 9, "cr_cfg_slewslow2": 9, "0x24c": 9, "cr_cfg_slewslow3": 9, "0x250": 9, "cr_cfg_drvsel0": 9, "cr_cfg_drvsel": 9, "0x254": 9, "cr_cfg_drvsel1": 9, "0x258": 9, "cr_cfg_drvsel2": 9, "0x25c": 9, "cr_cfg_drvsel3": 9, "0x40002000": 10, "0x40002004": 10, "0x40002008": 10, "0x4000200c": 10, "0x40002010": 10, "0x40002014": 10, "0x40002018": 10, "0x4000201c": 10, "0x40002020": 10, "0x40002024": 10, "0x40002028": 10, "0x4000202c": 10, "0x40002030": 10, "0x40002034": 10, "0x40002038": 10, "0x4000203c": 10, "0x40002040": 10, "0x40002044": 10, "0x40002048": 10, "0x4000204c": 10, "0x40002050": 10, "0x40002054": 10, "0x40002058": 10, "0x4000205c": 10, "cr_evsel0": 10, "cr_evsel": 10, "cr_evsel1": 10, "cr_evsel2": 10, "cr_evsel3": 10, "cr_evsel4": 10, "cr_evsel5": 10, "cr_evsel6": 10, "cr_evsel7": 10, "cr_mdmareq0": 10, "cr_mdmareq": 10, "cr_mdmareq1": 10, "cr_mdmareq2": 10, "cr_mdmareq3": 10, "cr_mdmareq4": 10, "cr_mdmareq5": 10, "cr_mdmareq6": 10, "cr_mdmareq7": 10, "sr_mdmareq0": 10, "sr_mdmareq": 10, "sr_mdmareq1": 10, "sr_mdmareq2": 10, "sr_mdmareq3": 10, "sr_mdmareq4": 10, "sr_mdmareq5": 10, "sr_mdmareq6": 10, "sr_mdmareq7": 10, "0x40052000": 11, "0x40052004": 11, "0x40052008": 11, "0x4005200c": 11, "0x40052010": 11, "0x40052014": 11, "0x40052018": 11, "0x4005201c": 11, "0x40052020": 11, "0x40052024": 11, "cr_mldrv0": 11, "cr_mldrv": 11, "cr_mlie0": 11, "cr_mlie": 11, "sr_mlsr0": 11, "sr_mlsr": 11, "sr_mlsr1": 11, "sr_mlsr2": 11, "sr_mlsr3": 11, "sr_mlsr4": 11, "sr_mlsr5": 11, "sr_mlsr6": 11, "sr_mlsr7": 11, "0x4002c000": 12, "0x4002c004": 12, "0x4002c008": 12, "0x4002c00c": 12, "0x4002c010": 12, "0x4002c014": 12, "0x4002c018": [], "0x4002c01c": [], "0x4002c020": 12, "0x4002c024": [], "0x4002c028": [], "0x4002c02c": [], "0x4002c030": 12, "0x4002c034": 12, "0x4002c038": 12, "0x4002c03c": 12, "0x4002c040": 12, "modinvreadi": [12, 24], "pcore_don": [12, 24], "chnlx_done": [12, 24], "12": [12, 17, 24], "sfr_optnw": 12, "sfr_optew": 12, "sfr_optmask": 12, "ptrid_pcon": 12, "ptrid_pib0": 12, "ptrid_pib1": 12, "ptrid_pkb": 12, "ptrid_pob": 12, "0x40001000": 13, "placehold": [], "0x50120000": 15, "0x40000000": 16, "0x40000004": 16, "0x40000008": 16, "0x4000000c": [], "0x40000010": 16, "0x40000014": 16, "0x40000018": 16, "0x4000001c": 16, "0x40000020": 16, "0x40000024": 16, "sfr_io": [16, 20], "paddrvsel": 16, "cr_xip_addrmod": 16, "cr_xip_opcod": 16, "5": [16, 17, 18], "cr_xip_width": 16, "6": [16, 17, 22], "cr_xip_ssel": 16, "cr_xip_dumcyc": 16, "13": [16, 17], "cr_xip_cfg": 16, "0x40028000": 18, "0x40028004": 18, "0x40028008": 18, "0x4002800c": [], "0x40028010": 18, "0x40028014": 18, "0x40028018": 18, "0x4002801c": 18, "0x40028020": 18, "0x40028024": 18, "0x40028028": [], "0x4002802c": [], "0x40028030": 18, "0x40028034": 18, "0x40028038": [], "0x4002803c": [], "0x40028040": 18, "0x40028044": 18, "0x40028048": 18, "0x4002804c": 18, "0x40028050": 18, "0x40028054": 18, "cr_scemod": 18, "cr_suben": 18, "cr_ahbsopt": 18, "sr_busi": 18, "fr_done": 18, "fr_err": 18, "ar_clrram": 18, "0xa5": 18, "sfr_tickcyc": 18, "sfr_tickcnt": 18, "cr_ffen": 18, "ar_ffclr": 18, "32": [17, 18], "hff00": 18, "i": 18, "sr_ff0": 18, "sr_ff": 18, "sr_ff1": 18, "sr_ff2": 18, "sr_ff3": 18, "sr_ff4": 18, "sr_ff5": 18, "0x40029000": 19, "0x40029004": [], "0x40029008": [], "0x4002900c": [], "0x40029010": 19, "0x40029014": 19, "0x40029018": 19, "0x4002901c": 19, "0x40029020": 19, "0x40029024": 19, "0x40029028": [], "0x4002902c": [], "0x40029030": 19, "0x40029034": 19, "0x40029038": 19, "0x4002903c": 19, "0x40029040": 19, "0x40029044": 19, "0x40029048": [], "0x4002904c": [], "0x40029050": 19, "0x40029054": 19, "0x40029058": 19, "0x4002905c": 19, "0x40029060": 19, "sfr_schstart_ar": 19, "0xaa": 19, "sfr_xch_func": 19, "sfr_xch_opt": 19, "sfr_xch_axstart": 19, "sfr_xch_segid": 19, "xchcr_segstart": 19, "29": [17, 19], "xchcr_transiz": 19, "sfr_sch_func": 19, "sfr_sch_opt": 19, "sfr_sch_axstart": 19, "sfr_sch_segid": 19, "schcr_segstart": 19, "schcr_transiz": 19, "sfr_ich_opt": 19, "sfr_ich_segid": 19, "ichcr_rpstart": 19, "ichcr_wpstart": 19, "ichcr_trans": 19, "0x50121000": 20, "0x50121004": 20, "0x50121008": [], "0x5012100c": [], "0x50121010": 20, "0x50121014": 20, "0x50121018": 20, "0x5012101c": 20, "0x50121020": 20, "0x50121024": 20, "0x50121028": 20, "0x5012102c": 20, "0x50121030": 20, "0x50121034": 20, "0x50121038": 20, "0x5012103c": 20, "0x50121040": 20, "0x50121044": 20, "0x50121048": 20, "0x5012104c": 20, "0x50121050": 20, "0x50121054": 20, "0x50121058": 20, "0x5012105c": 20, "0x50121060": 20, "0x50121064": 20, "0x50121068": 20, "0x5012106c": 20, "0x50121070": 20, "0x50121074": 20, "0x50121078": 20, "0x5012107c": 20, "0x50121080": 20, "0x50121084": 20, "0x50121088": 20, "0x5012108c": 20, "0x50121090": 20, "0x50121094": 20, "0x50121098": 20, "0x5012109c": 20, "0x501210a0": 20, "0x501210a4": 20, "0x501210a8": 20, "0x501210ac": 20, "0x501210b0": 20, "0x501210b4": 20, "0x501210b8": 20, "0x501210bc": 20, "0x501210c0": 20, "0x501210c4": 20, "0x501210c8": 20, "0x501210cc": 20, "0x501210d0": 20, "0x501210d4": 20, "0x501210d8": 20, "0x501210dc": 20, "0x501210e0": 20, "0x501210e4": 20, "0x501210e8": 20, "0x501210ec": 20, "0x501210f0": [], "0x501210f4": [], "0x501210f8": [], "0x501210fc": [], "0x50121100": 20, "0x50121104": 20, "0x50121108": 20, "0x5012110c": 20, "0x50121110": 20, "0x50121114": 20, "0x50121118": 20, "0x5012111c": 20, "0x50121120": 20, "0x50121124": 20, "0x50121128": 20, "0x5012112c": 20, "0x50121130": 20, "0x50121134": 20, "0x50121138": 20, "0x5012113c": 20, "0x50121140": 20, "0x50121144": 20, "0x50121148": 20, "0x5012114c": 20, "0x50121150": 20, "0x50121154": 20, "0x50121158": 20, "0x5012115c": 20, "0x50121160": 20, "0x50121164": [], "0x50121168": 20, "0x5012116c": 20, "0x50121170": 20, "0x50121174": 20, "0x50121178": 20, "0x5012117c": 20, "0x50121180": 20, "0x50121184": [], "0x50121188": 20, "0x5012118c": 20, "0x50121190": 20, "0x50121194": 20, "0x50121198": 20, "0x5012119c": 20, "0x501211a0": 20, "0x501211a4": [], "0x501211a8": 20, "0x501211ac": 20, "0x501211b0": 20, "0x501211b4": 20, "0x501211b8": 20, "0x501211bc": 20, "0x501211c0": 20, "0x501211c4": [], "0x501211c8": 20, "0x501211cc": 20, "0x501211d0": 20, "0x501211d4": 20, "0x501211d8": 20, "0x501211dc": 20, "0x501211e0": 20, "0x501211e4": [], "0x501211e8": [], "0x501211ec": [], "0x501211f0": 20, "23": [17, 20], "cr_ocr": 20, "cr_rdffthre": 20, "cfg_reg_sd_spec_revis": 20, "cfg_reg_cccr_sdio_revis": 20, "17": [17, 20], "cfg_base_addr_csa": 20, "cfg_base_addr_io_func0": 20, "cfg_base_addr_io_func": 20, "cfg_base_addr_io_func1": 20, "cfg_base_addr_io_func2": 20, "cfg_base_addr_io_func3": 20, "cfg_base_addr_io_func4": 20, "cfg_base_addr_io_func5": 20, "cfg_base_addr_io_func6": 20, "cfg_base_addr_io_func7": 20, "16": [17, 20, 22], "cfg_reg_func_cis_ptr0": 20, "cfg_reg_func_cis_ptr": 20, "cfg_reg_func_cis_ptr1": 20, "cfg_reg_func_cis_ptr2": 20, "cfg_reg_func_cis_ptr3": 20, "cfg_reg_func_cis_ptr4": 20, "cfg_reg_func_cis_ptr5": 20, "cfg_reg_func_cis_ptr6": 20, "cfg_reg_func_cis_ptr7": 20, "cfg_reg_func_ext_std_code0": 20, "cfg_reg_func_ext_std_cod": 20, "cfg_reg_func_ext_std_code1": 20, "cfg_reg_func_ext_std_code2": 20, "cfg_reg_func_ext_std_code3": 20, "cfg_reg_func_ext_std_code4": 20, "cfg_reg_func_ext_std_code5": 20, "cfg_reg_func_ext_std_code6": 20, "cfg_reg_func_ext_std_code7": 20, "cr_write_protect": 20, "cr_reg_dsr": 20, "cfg_reg_cid0": 20, "cr_reg_cid": 20, "cfg_reg_cid1": 20, "cfg_reg_cid2": 20, "cfg_reg_cid3": 20, "cfg_reg_csd0": 20, "cr_reg_csd": 20, "cfg_reg_csd1": 20, "cfg_reg_csd2": 20, "cfg_reg_csd3": 20, "cfg_reg_scr0": 20, "cr_reg_scr": 20, "cfg_reg_scr1": 20, "cfg_reg_sd_status0": 20, "cr_reg_sd_statu": 20, "cfg_reg_sd_status1": 20, "cfg_reg_sd_status2": 20, "cfg_reg_sd_status3": 20, "cfg_reg_sd_status4": 20, "cfg_reg_sd_status5": 20, "cfg_reg_sd_status6": 20, "cfg_reg_sd_status7": 20, "cfg_reg_sd_status8": 20, "cfg_reg_sd_status9": 20, "cfg_reg_sd_status10": 20, "cfg_reg_sd_status11": 20, "cfg_reg_sd_status12": 20, "cfg_reg_sd_status13": 20, "cfg_reg_sd_status14": 20, "cfg_reg_sd_status15": 20, "cfg_base_addr_mem_func0": 20, "cfg_base_addr_mem_func": 20, "cfg_base_addr_mem_func1": 20, "cfg_base_addr_mem_func2": 20, "cfg_base_addr_mem_func3": 20, "cfg_base_addr_mem_func4": 20, "cfg_base_addr_mem_func5": 20, "cfg_base_addr_mem_func6": 20, "cfg_base_addr_mem_func7": 20, "cfg_base_addr_mem_func8": 20, "cfg_base_addr_mem_func9": 20, "cfg_base_addr_mem_func10": 20, "cfg_base_addr_mem_func11": 20, "cfg_base_addr_mem_func12": 20, "cfg_base_addr_mem_func13": 20, "cfg_base_addr_mem_func14": 20, "cfg_base_addr_mem_func15": 20, "cfg_base_addr_mem_func16": 20, "cfg_base_addr_mem_func17": 20, "cfg_reg_func_isdio_interface_code0": 20, "cfg_reg_func_isdio_interface_cod": 20, "cfg_reg_func_isdio_interface_code1": 20, "cfg_reg_func_isdio_interface_code2": 20, "cfg_reg_func_isdio_interface_code3": 20, "cfg_reg_func_isdio_interface_code4": 20, "cfg_reg_func_isdio_interface_code5": 20, "cfg_reg_func_isdio_interface_code6": 20, "cfg_reg_func_manufact_code0": 20, "cfg_reg_func_manufact_cod": 20, "cfg_reg_func_manufact_code1": 20, "cfg_reg_func_manufact_code2": 20, "cfg_reg_func_manufact_code3": 20, "cfg_reg_func_manufact_code4": 20, "cfg_reg_func_manufact_code5": 20, "cfg_reg_func_manufact_code6": 20, "cfg_reg_func_manufact_info0": 20, "cfg_reg_func_manufact_info": 20, "cfg_reg_func_manufact_info1": 20, "cfg_reg_func_manufact_info2": 20, "cfg_reg_func_manufact_info3": 20, "cfg_reg_func_manufact_info4": 20, "cfg_reg_func_manufact_info5": 20, "cfg_reg_func_manufact_info6": 20, "cfg_reg_func_isdio_type_sup_code0": 20, "cfg_reg_func_isdio_type_sup_cod": 20, "cfg_reg_func_isdio_type_sup_code1": 20, "cfg_reg_func_isdio_type_sup_code2": 20, "cfg_reg_func_isdio_type_sup_code3": 20, "cfg_reg_func_isdio_type_sup_code4": 20, "cfg_reg_func_isdio_type_sup_code5": 20, "cfg_reg_func_isdio_type_sup_code6": 20, "cfg_reg_func_info0": 20, "cfg_reg_func_info": 20, "cfg_reg_func_info1": 20, "cfg_reg_func_info2": 20, "cfg_reg_func_info3": 20, "cfg_reg_func_info4": 20, "cfg_reg_func_info5": 20, "cfg_reg_func_info6": 20, "cfg_reg_max_curr": 20, "cfg_reg_data_strc_vers": 20, "24": [17, 20, 22], "cfg_reg_uhs_1_support": 20, "0x40053000": 21, "0x40053004": 21, "0x40053008": 21, "0x4005300c": [], "0x40053010": 21, "0x40053014": 21, "0x40053018": 21, "0x4005301c": [], "0x40053020": 21, "0x40053024": 21, "0x40053028": 21, "0x4005302c": 21, "0x40053030": 21, "0x40053034": 21, "0x40053038": 21, "0x4005303c": 21, "cr_vdmask0": 21, "cr_vdmask1": 21, "sr_vdsr": 21, "cr_ldmask": 21, "sr_ldsr": 21, "sfr_ldcfg": 21, "cr_vdcfg0": 21, "cr_vdcfg": 21, "cr_vdcfg1": 21, "cr_vdcfg2": 21, "cr_vdcfg3": 21, "cr_vdcfg4": 21, "cr_vdcfg5": 21, "cr_vdcfg6": 21, "cr_vdcfg7": 21, "0x40040000": 22, "0x40040004": 22, "0x40040008": [], "0x4004000c": [], "0x40040010": 22, "0x40040014": 22, "0x40040018": 22, "0x4004001c": 22, "0x40040020": 22, "0x40040024": 22, "0x40040028": [], "0x4004002c": 22, "0x40040030": 22, "0x40040034": [], "0x40040038": [], "0x4004003c": [], "0x40040040": 22, "0x40040044": 22, "0x40040048": 22, "0x4004004c": 22, "0x40040050": 22, "0x40040054": 22, "0x40040058": [], "0x4004005c": [], "0x40040060": 22, "0x40040064": 22, "0x40040068": 22, "0x4004006c": 22, "0x40040070": [], "0x40040074": [], "0x40040078": [], "0x4004007c": [], "0x40040080": 22, "0x40040084": 22, "0x40040088": 22, "0x4004008c": [], "0x40040090": 22, "0x40040094": 22, "0x40040098": 22, "0x4004009c": 22, "0x400400a0": 22, "0x400400a4": 22, "0x400400a8": 22, "0x400400ac": 22, "sfr_cgusec": 22, "sfr_cgulp": 22, "sfr_cgusel0": 22, "cfgfdcr0": 22, "cfgfdcr": 22, "cfgfdcr1": 22, "cfgfdcr2": 22, "cfgfdcr3": 22, "cfgfdcr4": 22, "sfr_cguset": 22, "0x32": 22, "sfr_cgusel1": 22, "fsfreq0": 22, "fsfreq": 22, "fsfreq1": 22, "fsfreq2": 22, "fsfreq3": 22, "sfr_cgufsvld": 22, "sfr_cgufscr": 22, "sfr_aclkgr": 22, "sfr_hclkgr": 22, "sfr_iclkgr": 22, "sfr_pclkgr": 22, "sfr_rcurst0": 22, "0x55aa": 22, "sfr_rcurst1": 22, "sfr_rcusrcfr": 22, "sfr_ipcaripflow": 22, "0x57": 22, "sfr_ipcen": 22, "sfr_ipclpen": 22, "sfr_ipcosc": 22, "sfr_ipcpllmn": 22, "sfr_ipcpllf": 22, "14": [17, 22], "sfr_ipcpllq": 22, "sfr_ipccr": 22, "0x40043000": 23, "0x4002e000": 24, "0x40041000": 25, "cr_opt": 3, "scrtchk": 3, "ifsob": 3, "ifstart": 3, "rp_pio": 7, "0x50123000": 17, "0x50123004": 17, "0x50123008": 17, "0x5012300c": 17, "0x50123010": 17, "0x50123014": 17, "0x50123018": 17, "0x5012301c": 17, "0x50123020": 17, "0x50123024": 17, "0x50123028": 17, "0x5012302c": 17, "0x50123030": 17, "0x50123034": 17, "0x50123038": 17, "0x5012303c": 17, "0x50123040": 17, "0x50123044": 17, "0x50123048": 17, "0x5012304c": 17, "0x50123050": 17, "0x50123054": 17, "0x50123058": 17, "0x5012305c": 17, "0x50123060": 17, "0x50123064": 17, "0x50123068": 17, "0x5012306c": 17, "0x50123070": 17, "0x50123074": 17, "0x50123078": 17, "0x5012307c": 17, "0x50123080": 17, "0x50123084": 17, "0x50123088": 17, "0x5012308c": 17, "0x50123090": 17, "0x50123094": 17, "0x50123098": 17, "0x5012309c": 17, "0x501230a0": 17, "0x501230a4": 17, "0x501230a8": 17, "0x501230ac": 17, "0x501230b0": 17, "0x501230b4": 17, "0x501230b8": 17, "0x501230bc": 17, "0x501230c0": 17, "0x501230c4": 17, "0x501230c8": 17, "0x501230cc": 17, "0x501230d0": 17, "0x501230d4": 17, "0x501230d8": 17, "0x501230dc": 17, "0x501230e0": 17, "0x501230e4": 17, "0x501230e8": 17, "0x501230ec": 17, "0x501230f0": 17, "0x501230f4": 17, "0x501230f8": 17, "0x501230fc": 17, "0x50123100": 17, "0x50123104": 17, "0x50123108": 17, "0x5012310c": 17, "0x50123110": 17, "0x50123114": 17, "0x50123118": 17, "0x5012311c": 17, "0x50123120": 17, "0x50123124": 17, "0x50123128": 17, "0x5012312c": 17, "0x50123130": 17, "0x50123134": 17, "0x50123138": 17, "0x5012313c": 17, "0x50123140": 17, "0x50123180": 17, "0x50123184": 17, "0x50123188": 17, "0x5012318c": 17, "0x50123190": 17, "0x50123194": 17, "0x50123198": 17, "0x5012319c": 17, "en": 17, "restart": 17, "clkdiv_restart": 17, "rx_full": 17, "constant0": 17, "constant": 17, "rx_empti": 17, "constant1": 17, "19": 17, "tx_full": 17, "20": 17, "constant2": 17, "27": 17, "tx_empti": 17, "28": 17, "constant3": 17, "rxstall": 17, "nc_dbg3": 17, "rxunder": 17, "nc_dbg2": 17, "txover": 17, "nc_dbg1": 17, "txstall": 17, "nc_dbg0": 17, "tx_level0": 17, "tx_level": 17, "rx_level0": 17, "rx_level": 17, "10": 17, "tx_level1": 17, "rx_level1": 17, "18": 17, "tx_level2": 17, "constant4": 17, "22": 17, "rx_level2": 17, "constant5": 17, "26": 17, "tx_level3": 17, "constant6": 17, "30": 17, "rx_level3": 17, "constant7": 17, "fdin": 17, "pdout": 17, "sfr_irq": 17, "sfr_irq_forc": 17, "sfr_sync_bypass": 17, "sfr_dbg_padout": 17, "sfr_dbg_pado": 17, "instr": 17, "unused_div": 17, "div_frac": 17, "div_int": 17, "status_n": 17, "status_sel": 17, "resvd_exec": 17, "wrap_target": 17, "pend": 17, "out_sticki": 17, "inline_out_en": 17, "out_en_sel": 17, "jmp_pin": 17, "side_pindir": 17, "sideset_enable_bit": 17, "exec_stalled_ro0": 17, "resvd_shift": 17, "auto_push": 17, "auto_pul": 17, "in_shift_dir": 17, "out_shift_dir": 17, "isr_threshold": 17, "25": 17, "osr_threshold": 17, "join_tx": 17, "join_rx": 17, "pc": 17, "imm_instr": 17, "pins_out_bas": 17, "pins_set_bas": 17, "pins_side_bas": 17, "pins_in_bas": 17, "pins_out_count": 17, "pins_set_count": 17, "pins_side_count": 17, "exec_stalled_ro1": 17, "exec_stalled_ro2": 17, "exec_stalled_ro3": 17, "intr_rxnempti": 17, "intr_txnful": 17, "intr_sm": 17, "irq0_inte_rxnempti": 17, "irq0_inte_txnful": 17, "irq0_inte_sm": 17, "irq0_intf_rxnempti": 17, "irq0_intf_txnful": 17, "irq0_intf_sm": 17, "irq0_ints_rxnempti": 17, "irq0_ints_txnful": 17, "irq0_ints_sm": 17, "irq1_inte_rxnempti": 17, "irq1_inte_txnful": 17, "irq1_inte_sm": 17, "irq1_intf_rxnempti": 17, "irq1_intf_txnful": 17, "irq1_intf_sm": 17, "irq1_ints_rxnempti": 17, "irq1_ints_txnful": 17, "irq1_ints_sm": 17, "sfr_io_oe_inv": 17, "sfr_io_o_inv": 17, "sfr_io_i_inv": 17, "fifo_tx_margin0": 17, "fifo_rx_margin0": 17, "fifo_tx_margin1": 17, "fifo_rx_margin1": 17, "fifo_tx_margin2": 17, "fifo_rx_margin2": 17, "fifo_tx_margin3": 17, "fifo_rx_margin3": 17, "sfr_zero0": 17, "sfr_zero1": 17, "sfr_zero2": 17, "sfr_zero3": 17, "0x40000040": 16, "0x40000044": 16, "0x40000048": 16, "0x4000004c": 16, "0x40000050": 16, "aeskeyin0": 16, "cr_aeskei": 16, "aeskeyin1": 16, "aeskeyin2": 16, "aeskeyin3": 16, "cr_aesena": 16, "0x4002e004": 24, "0x4002e008": 24, "0x4002e00c": 24, "0x4002e010": 24, "0x4002e014": 24, "0x4002e020": 24, "0x4002e030": 24, "0x4002e034": 24, "0x4002e038": 24, "0x4002e03c": 24, "0x4002e040": 24, "start": 24, "opt_nw": 24, "opt_ew": 24, "opt_mask": 24, "cr_segptrstart0": 24, "cr_segptrstart1": 24, "cr_segptrstart2": 24, "cr_segptrstart3": 24, "cr_segptrstart4": 24, "pl230_placehold": 7, "0x40010000": [], "0x40011000": 14}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"ae": 0, "regist": [0, 1, 2, 3, 4, 5, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25], "list": [0, 1, 2, 3, 4, 5, 6, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25], "aes_sfr_crfunc": 0, "aes_sfr_ar": 0, "aes_sfr_srmfsm": 0, "aes_sfr_fr": 0, "aes_sfr_opt": 0, "aes_sfr_opt1": 0, "aes_reserved6": [], "aes_reserved7": [], "aes_reserved8": [], "aes_reserved9": [], "aes_reserved10": [], "aes_reserved11": [], "aes_sfr_segptr_ptrid_iv": 0, "aes_sfr_segptr_ptrid_akei": 0, "aes_sfr_segptr_ptrid_aib": 0, "aes_sfr_segptr_ptrid_aob": 0, "alu": 1, "alu_reserved0": 1, "apb_thru": 2, "apb_thru_reserved0": 2, "combohash": 3, "combohash_sfr_crfunc": 3, "combohash_sfr_ar": 3, "combohash_sfr_srmfsm": 3, "combohash_sfr_fr": 3, "combohash_sfr_opt1": 3, "combohash_sfr_opt2": 3, "combohash_reserved6": [], "combohash_reserved7": [], "combohash_sfr_segptr_segid_lkei": 3, "combohash_sfr_segptr_segid_kei": 3, "combohash_reserved10": [], "combohash_sfr_segptr_segid_scrt": 3, "combohash_sfr_segptr_segid_msg": 3, "combohash_sfr_segptr_segid_hout": 3, "combohash_sfr_segptr_segid_sob": 3, "duart": 4, "duart_sfr_txd": 4, "duart_sfr_cr": 4, "duart_sfr_sr": 4, "duart_sfr_etuc": 4, "evc": 5, "evc_sfr_cm7evsel_cm7evsel0": 5, "evc_sfr_cm7evsel_cm7evsel1": 5, "evc_sfr_cm7evsel_cm7evsel2": 5, "evc_sfr_cm7evsel_cm7evsel3": 5, "evc_sfr_cm7evsel_cm7evsel4": 5, "evc_sfr_cm7evsel_cm7evsel5": 5, "evc_sfr_cm7evsel_cm7evsel6": 5, "evc_sfr_cm7evsel_cm7evsel7": 5, "evc_sfr_cm7even": 5, "evc_sfr_cm7evfr": 5, "evc_reserved10": [], "evc_reserved11": [], "evc_sfr_tmrevsel": 5, "evc_sfr_pwmevsel": 5, "evc_reserved14": [], "evc_reserved15": [], "evc_sfr_ifeven_ifeven0": 5, "evc_sfr_ifeven_ifeven1": 5, "evc_sfr_ifeven_ifeven2": 5, "evc_sfr_ifeven_ifeven3": 5, "evc_sfr_ifeven_ifeven4": 5, "evc_sfr_ifeven_ifeven5": 5, "evc_sfr_ifeven_ifeven6": 5, "evc_sfr_ifeven_ifeven7": 5, "evc_sfr_ifeverrfr": 5, "evc_reserved25": [], "evc_reserved26": [], "evc_reserved27": [], "evc_reserved28": [], "evc_reserved29": [], "evc_reserved30": [], "evc_reserved31": [], "evc_sfr_cm7errfr": 5, "gluechain": 6, "gluechain_sfr_gcmask": 6, "gluechain_sfr_gcsr": 6, "gluechain_sfr_gcrst": 6, "gluechain_sfr_gctest": 6, "document": 7, "cramium": 7, "soc": 7, "modul": 7, "group": 7, "indic": 7, "tabl": 7, "interrupt": 8, "control": 8, "assign": 8, "iox": 9, "iox_sfr_afsel_crafsel0": 9, "iox_sfr_afsel_crafsel1": 9, "iox_sfr_afsel_crafsel2": 9, "iox_sfr_afsel_crafsel3": 9, "iox_sfr_afsel_crafsel4": 9, "iox_sfr_afsel_crafsel5": 9, "iox_sfr_afsel_crafsel6": 9, "iox_sfr_afsel_crafsel7": 9, "iox_reserved8": [], "iox_reserved9": [], "iox_reserved10": [], "iox_reserved11": [], "iox_reserved12": [], "iox_reserved13": [], "iox_reserved14": [], "iox_reserved15": [], "iox_reserved16": [], "iox_reserved17": [], "iox_reserved18": [], "iox_reserved19": [], "iox_reserved20": [], "iox_reserved21": [], "iox_reserved22": [], "iox_reserved23": [], "iox_reserved24": [], "iox_reserved25": [], "iox_reserved26": [], "iox_reserved27": [], "iox_reserved28": [], "iox_reserved29": [], "iox_reserved30": [], "iox_reserved31": [], "iox_reserved32": [], "iox_reserved33": [], "iox_reserved34": [], "iox_reserved35": [], "iox_reserved36": [], "iox_reserved37": [], "iox_reserved38": [], "iox_reserved39": [], "iox_reserved40": [], "iox_reserved41": [], "iox_reserved42": [], "iox_reserved43": [], "iox_reserved44": [], "iox_reserved45": [], "iox_reserved46": [], "iox_reserved47": [], "iox_reserved48": [], "iox_reserved49": [], "iox_reserved50": [], "iox_reserved51": [], "iox_reserved52": [], "iox_reserved53": [], "iox_reserved54": [], "iox_reserved55": [], "iox_reserved56": [], "iox_reserved57": [], "iox_reserved58": [], "iox_reserved59": [], "iox_reserved60": [], "iox_reserved61": [], "iox_reserved62": [], "iox_reserved63": [], "iox_sfr_intcr_crint0": 9, "iox_sfr_intcr_crint1": 9, "iox_sfr_intcr_crint2": 9, "iox_sfr_intcr_crint3": 9, "iox_sfr_intcr_crint4": 9, "iox_sfr_intcr_crint5": 9, "iox_sfr_intcr_crint6": 9, "iox_sfr_intcr_crint7": 9, "iox_sfr_intfr": 9, "iox_reserved73": [], "iox_reserved74": [], "iox_reserved75": [], "iox_sfr_gpioout_crgo0": 9, "iox_sfr_gpioout_crgo1": 9, "iox_sfr_gpioout_crgo2": 9, "iox_sfr_gpioout_crgo3": 9, "iox_sfr_gpiooe_crgoe0": 9, "iox_sfr_gpiooe_crgoe1": 9, "iox_sfr_gpiooe_crgoe2": 9, "iox_sfr_gpiooe_crgoe3": 9, "iox_sfr_gpiopu_crgpu0": 9, "iox_sfr_gpiopu_crgpu1": 9, "iox_sfr_gpiopu_crgpu2": 9, "iox_sfr_gpiopu_crgpu3": 9, "iox_sfr_gpioin_srgi0": 9, "iox_sfr_gpioin_srgi1": 9, "iox_sfr_gpioin_srgi2": 9, "iox_sfr_gpioin_srgi3": 9, "iox_reserved92": [], "iox_reserved93": [], "iox_reserved94": [], "iox_reserved95": [], "iox_reserved96": [], "iox_reserved97": [], "iox_reserved98": [], "iox_reserved99": [], "iox_reserved100": [], "iox_reserved101": [], "iox_reserved102": [], "iox_reserved103": [], "iox_reserved104": [], "iox_reserved105": [], "iox_reserved106": [], "iox_reserved107": [], "iox_reserved108": [], "iox_reserved109": [], "iox_reserved110": [], "iox_reserved111": [], "iox_reserved112": [], "iox_reserved113": [], "iox_reserved114": [], "iox_reserved115": [], "iox_reserved116": [], "iox_reserved117": [], "iox_reserved118": [], "iox_reserved119": [], "iox_reserved120": [], "iox_reserved121": [], "iox_reserved122": [], "iox_reserved123": [], "iox_reserved124": [], "iox_reserved125": [], "iox_reserved126": [], "iox_reserved127": [], "iox_sfr_piosel": 9, "iox_reserved129": [], "iox_reserved130": [], "iox_reserved131": [], "iox_reserved132": [], "iox_reserved133": [], "iox_reserved134": [], "iox_reserved135": [], "iox_reserved136": [], "iox_reserved137": [], "iox_reserved138": [], "iox_reserved139": [], "iox_sfr_cfg_schm_cr_cfg_schmsel0": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel1": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel2": 9, "iox_sfr_cfg_schm_cr_cfg_schmsel3": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow0": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow1": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow2": 9, "iox_sfr_cfg_slew_cr_cfg_slewslow3": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel0": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel1": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel2": 9, "iox_sfr_cfg_drvsel_cr_cfg_drvsel3": 9, "mdma": 10, "mdma_sfr_evsel_cr_evsel0": 10, "mdma_sfr_evsel_cr_evsel1": 10, "mdma_sfr_evsel_cr_evsel2": 10, "mdma_sfr_evsel_cr_evsel3": 10, "mdma_sfr_evsel_cr_evsel4": 10, "mdma_sfr_evsel_cr_evsel5": 10, "mdma_sfr_evsel_cr_evsel6": 10, "mdma_sfr_evsel_cr_evsel7": 10, "mdma_sfr_cr_cr_mdmareq0": 10, "mdma_sfr_cr_cr_mdmareq1": 10, "mdma_sfr_cr_cr_mdmareq2": 10, "mdma_sfr_cr_cr_mdmareq3": 10, "mdma_sfr_cr_cr_mdmareq4": 10, "mdma_sfr_cr_cr_mdmareq5": 10, "mdma_sfr_cr_cr_mdmareq6": 10, "mdma_sfr_cr_cr_mdmareq7": 10, "mdma_sfr_sr_sr_mdmareq0": 10, "mdma_sfr_sr_sr_mdmareq1": 10, "mdma_sfr_sr_sr_mdmareq2": 10, "mdma_sfr_sr_sr_mdmareq3": 10, "mdma_sfr_sr_sr_mdmareq4": 10, "mdma_sfr_sr_sr_mdmareq5": 10, "mdma_sfr_sr_sr_mdmareq6": 10, "mdma_sfr_sr_sr_mdmareq7": 10, "mesh": 11, "mesh_sfr_mldrv_cr_mldrv0": 11, "mesh_sfr_mlie_cr_mlie0": 11, "mesh_sfr_mlsr_sr_mlsr0": 11, "mesh_sfr_mlsr_sr_mlsr1": 11, "mesh_sfr_mlsr_sr_mlsr2": 11, "mesh_sfr_mlsr_sr_mlsr3": 11, "mesh_sfr_mlsr_sr_mlsr4": 11, "mesh_sfr_mlsr_sr_mlsr5": 11, "mesh_sfr_mlsr_sr_mlsr6": 11, "mesh_sfr_mlsr_sr_mlsr7": 11, "pke": 12, "pke_sfr_crfunc": 12, "pke_sfr_ar": 12, "pke_sfr_srmfsm": 12, "pke_sfr_fr": 12, "pke_sfr_optnw": 12, "pke_sfr_optew": 12, "pke_reserved6": [], "pke_reserved7": [], "pke_sfr_optmask": 12, "pke_reserved9": [], "pke_reserved10": [], "pke_reserved11": [], "pke_sfr_segptr_ptrid_pcon": 12, "pke_sfr_segptr_ptrid_pib0": 12, "pke_sfr_segptr_ptrid_pib1": 12, "pke_sfr_segptr_ptrid_pkb": 12, "pke_sfr_segptr_ptrid_pob": 12, "pl230": 13, "pl230_pl230": [], "pwm": 15, "pwm_reserved0": 15, "qfc": 16, "qfc_sfr_io": 16, "qfc_sfr_ar": 16, "qfc_sfr_iodrv": 16, "qfc_reserved3": [], "qfc_cr_xip_addrmod": 16, "qfc_cr_xip_opcod": 16, "qfc_cr_xip_width": 16, "qfc_cr_xip_ssel": 16, "qfc_cr_xip_dumcyc": 16, "qfc_cr_xip_cfg": 16, "sce_glbsfr": 18, "sce_glbsfr_sfr_scemod": 18, "sce_glbsfr_sfr_suben": 18, "sce_glbsfr_sfr_ahb": 18, "sce_glbsfr_reserved3": [], "sce_glbsfr_sfr_srbusi": 18, "sce_glbsfr_sfr_frdon": 18, "sce_glbsfr_sfr_frerr": 18, "sce_glbsfr_sfr_arclr": 18, "sce_glbsfr_sfr_tickcyc": 18, "sce_glbsfr_sfr_tickcnt": 18, "sce_glbsfr_reserved10": [], "sce_glbsfr_reserved11": [], "sce_glbsfr_sfr_ffen": 18, "sce_glbsfr_sfr_ffclr": 18, "sce_glbsfr_reserved14": [], "sce_glbsfr_reserved15": [], "sce_glbsfr_sfr_ffcnt_sr_ff0": 18, "sce_glbsfr_sfr_ffcnt_sr_ff1": 18, "sce_glbsfr_sfr_ffcnt_sr_ff2": 18, "sce_glbsfr_sfr_ffcnt_sr_ff3": 18, "sce_glbsfr_sfr_ffcnt_sr_ff4": 18, "sce_glbsfr_sfr_ffcnt_sr_ff5": 18, "scedma": 19, "scedma_sfr_schstart_ar": 19, "scedma_reserved1": [], "scedma_reserved2": [], "scedma_reserved3": [], "scedma_sfr_xch_func": 19, "scedma_sfr_xch_opt": 19, "scedma_sfr_xch_axstart": 19, "scedma_sfr_xch_segid": 19, "scedma_sfr_xch_segstart": 19, "scedma_sfr_xch_trans": 19, "scedma_reserved10": [], "scedma_reserved11": [], "scedma_sfr_sch_func": 19, "scedma_sfr_sch_opt": 19, "scedma_sfr_sch_axstart": 19, "scedma_sfr_sch_segid": 19, "scedma_sfr_sch_segstart": 19, "scedma_sfr_sch_trans": 19, "scedma_reserved18": [], "scedma_reserved19": [], "scedma_sfr_ich_opt": 19, "scedma_sfr_ich_segid": 19, "scedma_sfr_ich_rpstart": 19, "scedma_sfr_ich_wpstart": 19, "scedma_sfr_ich_trans": 19, "sddc": 20, "sddc_sfr_io": 20, "sddc_sfr_ar": 20, "sddc_reserved2": [], "sddc_reserved3": [], "sddc_cr_ocr": 20, "sddc_cr_rdffthre": 20, "sddc_cr_rev": 20, "sddc_cr_bacsa": 20, "sddc_cr_baiofn_cfg_base_addr_io_func0": 20, "sddc_cr_baiofn_cfg_base_addr_io_func1": 20, "sddc_cr_baiofn_cfg_base_addr_io_func2": 20, "sddc_cr_baiofn_cfg_base_addr_io_func3": 20, "sddc_cr_baiofn_cfg_base_addr_io_func4": 20, "sddc_cr_baiofn_cfg_base_addr_io_func5": 20, "sddc_cr_baiofn_cfg_base_addr_io_func6": 20, "sddc_cr_baiofn_cfg_base_addr_io_func7": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr0": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr1": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr2": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr3": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr4": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr5": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr6": 20, "sddc_cr_fncisptr_cfg_reg_func_cis_ptr7": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code0": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code1": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code2": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code3": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code4": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code5": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code6": 20, "sddc_cr_fnextstdcode_cfg_reg_func_ext_std_code7": 20, "sddc_cr_write_protect": 20, "sddc_cr_reg_dsr": 20, "sddc_cr_reg_cid_cfg_reg_cid0": 20, "sddc_cr_reg_cid_cfg_reg_cid1": 20, "sddc_cr_reg_cid_cfg_reg_cid2": 20, "sddc_cr_reg_cid_cfg_reg_cid3": 20, "sddc_cr_reg_csd_cfg_reg_csd0": 20, "sddc_cr_reg_csd_cfg_reg_csd1": 20, "sddc_cr_reg_csd_cfg_reg_csd2": 20, "sddc_cr_reg_csd_cfg_reg_csd3": 20, "sddc_cr_reg_scr_cfg_reg_scr0": 20, "sddc_cr_reg_scr_cfg_reg_scr1": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status0": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status1": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status2": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status3": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status4": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status5": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status6": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status7": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status8": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status9": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status10": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status11": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status12": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status13": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status14": 20, "sddc_cr_reg_sd_status_cfg_reg_sd_status15": 20, "sddc_reserved60": [], "sddc_reserved61": [], "sddc_reserved62": [], "sddc_reserved63": [], "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func0": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func1": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func2": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func3": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func4": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func5": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func6": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func7": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func8": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func9": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func10": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func11": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func12": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func13": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func14": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func15": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func16": 20, "sddc_cr_base_addr_mem_func_cfg_base_addr_mem_func17": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code0": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code1": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code2": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code3": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code4": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code5": 20, "sddc_cr_reg_func_isdio_interface_code_cfg_reg_func_isdio_interface_code6": 20, "sddc_reserved89": [], "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code0": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code1": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code2": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code3": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code4": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code5": 20, "sddc_cr_reg_func_manufact_code_cfg_reg_func_manufact_code6": 20, "sddc_reserved97": [], "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info0": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info1": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info2": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info3": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info4": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info5": 20, "sddc_cr_reg_func_manufact_info_cfg_reg_func_manufact_info6": 20, "sddc_reserved105": [], "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code0": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code1": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code2": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code3": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code4": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code5": 20, "sddc_cr_reg_func_isdio_type_sup_code_cfg_reg_func_isdio_type_sup_code6": 20, "sddc_reserved113": [], "sddc_cr_reg_func_info_cfg_reg_func_info0": 20, "sddc_cr_reg_func_info_cfg_reg_func_info1": 20, "sddc_cr_reg_func_info_cfg_reg_func_info2": 20, "sddc_cr_reg_func_info_cfg_reg_func_info3": 20, "sddc_cr_reg_func_info_cfg_reg_func_info4": 20, "sddc_cr_reg_func_info_cfg_reg_func_info5": 20, "sddc_cr_reg_func_info_cfg_reg_func_info6": 20, "sddc_reserved121": [], "sddc_reserved122": [], "sddc_reserved123": [], "sddc_cr_reg_uhs_1_support": 20, "sensorc": 21, "sensorc_sfr_vdmask0": 21, "sensorc_sfr_vdmask1": 21, "sensorc_sfr_vdsr": 21, "sensorc_reserved3": [], "sensorc_sfr_ldmask": 21, "sensorc_sfr_ldsr": 21, "sensorc_sfr_ldcfg": 21, "sensorc_reserved7": [], "sensorc_sfr_vdcfg_cr_vdcfg0": 21, "sensorc_sfr_vdcfg_cr_vdcfg1": 21, "sensorc_sfr_vdcfg_cr_vdcfg2": 21, "sensorc_sfr_vdcfg_cr_vdcfg3": 21, "sensorc_sfr_vdcfg_cr_vdcfg4": 21, "sensorc_sfr_vdcfg_cr_vdcfg5": 21, "sensorc_sfr_vdcfg_cr_vdcfg6": 21, "sensorc_sfr_vdcfg_cr_vdcfg7": 21, "sysctrl": 22, "sysctrl_sfr_cgusec": 22, "sysctrl_sfr_cgulp": 22, "sysctrl_reserved2": [], "sysctrl_reserved3": [], "sysctrl_sfr_cgusel0": 22, "sysctrl_sfr_cgufd_cfgfdcr0": 22, "sysctrl_sfr_cgufd_cfgfdcr1": 22, "sysctrl_sfr_cgufd_cfgfdcr2": 22, "sysctrl_sfr_cgufd_cfgfdcr3": 22, "sysctrl_sfr_cgufd_cfgfdcr4": 22, "sysctrl_reserved10": [], "sysctrl_sfr_cguset": 22, "sysctrl_sfr_cgusel1": 22, "sysctrl_reserved13": [], "sysctrl_reserved14": [], "sysctrl_reserved15": [], "sysctrl_sfr_cgufssr_fsfreq0": 22, "sysctrl_sfr_cgufssr_fsfreq1": 22, "sysctrl_sfr_cgufssr_fsfreq2": 22, "sysctrl_sfr_cgufssr_fsfreq3": 22, "sysctrl_sfr_cgufsvld": 22, "sysctrl_sfr_cgufscr": 22, "sysctrl_reserved22": [], "sysctrl_reserved23": [], "sysctrl_sfr_aclkgr": 22, "sysctrl_sfr_hclkgr": 22, "sysctrl_sfr_iclkgr": 22, "sysctrl_sfr_pclkgr": 22, "sysctrl_reserved28": [], "sysctrl_reserved29": [], "sysctrl_reserved30": [], "sysctrl_reserved31": [], "sysctrl_sfr_rcurst0": 22, "sysctrl_sfr_rcurst1": 22, "sysctrl_sfr_rcusrcfr": 22, "sysctrl_reserved35": [], "sysctrl_sfr_ipcaripflow": 22, "sysctrl_sfr_ipcen": 22, "sysctrl_sfr_ipclpen": 22, "sysctrl_sfr_ipcosc": 22, "sysctrl_sfr_ipcpllmn": 22, "sysctrl_sfr_ipcpllf": 22, "sysctrl_sfr_ipcpllq": 22, "sysctrl_sfr_ipccr": 22, "timer_intf": 23, "timer_intf_reserved0": 23, "trng": 24, "trng_reserved0": [], "wdg_intf": 25, "wdg_intf_reserved0": 25, "rp_pio": 17, "rp_pio_sfr_ctrl": 17, "rp_pio_sfr_fstat": 17, "rp_pio_sfr_fdebug": 17, "rp_pio_sfr_flevel": 17, "rp_pio_sfr_txf0": 17, "rp_pio_sfr_txf1": 17, "rp_pio_sfr_txf2": 17, "rp_pio_sfr_txf3": 17, "rp_pio_sfr_rxf0": 17, "rp_pio_sfr_rxf1": 17, "rp_pio_sfr_rxf2": 17, "rp_pio_sfr_rxf3": 17, "rp_pio_sfr_irq": 17, "rp_pio_sfr_irq_forc": 17, "rp_pio_sfr_sync_bypass": 17, "rp_pio_sfr_dbg_padout": 17, "rp_pio_sfr_dbg_pado": 17, "rp_pio_sfr_dbg_cfginfo": 17, "rp_pio_sfr_instr_mem0": 17, "rp_pio_sfr_instr_mem1": 17, "rp_pio_sfr_instr_mem2": 17, "rp_pio_sfr_instr_mem3": 17, "rp_pio_sfr_instr_mem4": 17, "rp_pio_sfr_instr_mem5": 17, "rp_pio_sfr_instr_mem6": 17, "rp_pio_sfr_instr_mem7": 17, "rp_pio_sfr_instr_mem8": 17, "rp_pio_sfr_instr_mem9": 17, "rp_pio_sfr_instr_mem10": 17, "rp_pio_sfr_instr_mem11": 17, "rp_pio_sfr_instr_mem12": 17, "rp_pio_sfr_instr_mem13": 17, "rp_pio_sfr_instr_mem14": 17, "rp_pio_sfr_instr_mem15": 17, "rp_pio_sfr_instr_mem16": 17, "rp_pio_sfr_instr_mem17": 17, "rp_pio_sfr_instr_mem18": 17, "rp_pio_sfr_instr_mem19": 17, "rp_pio_sfr_instr_mem20": 17, "rp_pio_sfr_instr_mem21": 17, "rp_pio_sfr_instr_mem22": 17, "rp_pio_sfr_instr_mem23": 17, "rp_pio_sfr_instr_mem24": 17, "rp_pio_sfr_instr_mem25": 17, "rp_pio_sfr_instr_mem26": 17, "rp_pio_sfr_instr_mem27": 17, "rp_pio_sfr_instr_mem28": 17, "rp_pio_sfr_instr_mem29": 17, "rp_pio_sfr_instr_mem30": 17, "rp_pio_sfr_instr_mem31": 17, "rp_pio_sfr_sm0_clkdiv": 17, "rp_pio_sfr_sm0_execctrl": 17, "rp_pio_sfr_sm0_shiftctrl": 17, "rp_pio_sfr_sm0_addr": 17, "rp_pio_sfr_sm0_instr": 17, "rp_pio_sfr_sm0_pinctrl": 17, "rp_pio_sfr_sm1_clkdiv": 17, "rp_pio_sfr_sm1_execctrl": 17, "rp_pio_sfr_sm1_shiftctrl": 17, "rp_pio_sfr_sm1_addr": 17, "rp_pio_sfr_sm1_instr": 17, "rp_pio_sfr_sm1_pinctrl": 17, "rp_pio_sfr_sm2_clkdiv": 17, "rp_pio_sfr_sm2_execctrl": 17, "rp_pio_sfr_sm2_shiftctrl": 17, "rp_pio_sfr_sm2_addr": 17, "rp_pio_sfr_sm2_instr": 17, "rp_pio_sfr_sm2_pinctrl": 17, "rp_pio_sfr_sm3_clkdiv": 17, "rp_pio_sfr_sm3_execctrl": 17, "rp_pio_sfr_sm3_shiftctrl": 17, "rp_pio_sfr_sm3_addr": 17, "rp_pio_sfr_sm3_instr": 17, "rp_pio_sfr_sm3_pinctrl": 17, "rp_pio_sfr_intr": 17, "rp_pio_sfr_irq0_int": 17, "rp_pio_sfr_irq0_intf": 17, "rp_pio_sfr_irq1_int": 17, "rp_pio_sfr_irq1_intf": 17, "rp_pio_sfr_io_oe_inv": 17, "rp_pio_sfr_io_o_inv": 17, "rp_pio_sfr_io_i_inv": 17, "rp_pio_sfr_fifo_margin": 17, "rp_pio_sfr_zero0": 17, "rp_pio_sfr_zero1": 17, "rp_pio_sfr_zero2": 17, "rp_pio_sfr_zero3": 17, "qfc_cr_aeskey_aeskeyin0": 16, "qfc_cr_aeskey_aeskeyin1": 16, "qfc_cr_aeskey_aeskeyin2": 16, "qfc_cr_aeskey_aeskeyin3": 16, "qfc_cr_aesena": 16, "trng_sfr_crfunc": 24, "trng_sfr_ar": 24, "trng_sfr_srmfsm": 24, "trng_sfr_fr": 24, "trng_sfr_optnw": 24, "trng_sfr_optew": 24, "trng_sfr_optmask": 24, "trng_sfr_segptr_cr_segptrstart0": 24, "trng_sfr_segptr_cr_segptrstart1": 24, "trng_sfr_segptr_cr_segptrstart2": 24, "trng_sfr_segptr_cr_segptrstart3": 24, "trng_sfr_segptr_cr_segptrstart4": 24, "pl230_reserved0": 13, "pl230_placehold": 14, "pl230_placeholder_reserved0": 14}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"PL230": [[13, "pl230"]], "Register Listing for PL230": [[13, "register-listing-for-pl230"]], "PL230_RESERVED0": [[13, "pl230-reserved0"]], "AES": [[0, "aes"]], "Register Listing for AES": [[0, "register-listing-for-aes"]], "AES_SFR_CRFUNC": [[0, "aes-sfr-crfunc"]], "AES_SFR_AR": [[0, "aes-sfr-ar"]], "AES_SFR_SRMFSM": [[0, "aes-sfr-srmfsm"]], "AES_SFR_FR": [[0, "aes-sfr-fr"]], "AES_SFR_OPT": [[0, "aes-sfr-opt"]], "AES_SFR_OPT1": [[0, "aes-sfr-opt1"]], "AES_SFR_SEGPTR_PTRID_IV": [[0, "aes-sfr-segptr-ptrid-iv"]], "AES_SFR_SEGPTR_PTRID_AKEY": [[0, "aes-sfr-segptr-ptrid-akey"]], "AES_SFR_SEGPTR_PTRID_AIB": [[0, "aes-sfr-segptr-ptrid-aib"]], "AES_SFR_SEGPTR_PTRID_AOB": [[0, "aes-sfr-segptr-ptrid-aob"]], "ALU": [[1, "alu"]], "Register Listing for ALU": [[1, "register-listing-for-alu"]], "ALU_RESERVED0": [[1, "alu-reserved0"]], "APB_THRU": [[2, "apb-thru"]], "Register Listing for APB_THRU": [[2, "register-listing-for-apb-thru"]], "APB_THRU_RESERVED0": [[2, "apb-thru-reserved0"]], "COMBOHASH": [[3, "combohash"]], "Register Listing for COMBOHASH": [[3, "register-listing-for-combohash"]], "COMBOHASH_SFR_CRFUNC": [[3, "combohash-sfr-crfunc"]], "COMBOHASH_SFR_AR": [[3, "combohash-sfr-ar"]], "COMBOHASH_SFR_SRMFSM": [[3, "combohash-sfr-srmfsm"]], "COMBOHASH_SFR_FR": [[3, "combohash-sfr-fr"]], "COMBOHASH_SFR_OPT1": [[3, "combohash-sfr-opt1"]], "COMBOHASH_SFR_OPT2": [[3, "combohash-sfr-opt2"]], "COMBOHASH_SFR_SEGPTR_SEGID_LKEY": [[3, "combohash-sfr-segptr-segid-lkey"]], "COMBOHASH_SFR_SEGPTR_SEGID_KEY": [[3, "combohash-sfr-segptr-segid-key"]], "COMBOHASH_SFR_SEGPTR_SEGID_SCRT": [[3, "combohash-sfr-segptr-segid-scrt"]], "COMBOHASH_SFR_SEGPTR_SEGID_MSG": [[3, "combohash-sfr-segptr-segid-msg"]], "COMBOHASH_SFR_SEGPTR_SEGID_HOUT": [[3, "combohash-sfr-segptr-segid-hout"]], "COMBOHASH_SFR_SEGPTR_SEGID_SOB": [[3, "combohash-sfr-segptr-segid-sob"]], "DUART": [[4, "duart"]], "Register Listing for DUART": [[4, "register-listing-for-duart"]], "DUART_SFR_TXD": [[4, "duart-sfr-txd"]], "DUART_SFR_CR": [[4, "duart-sfr-cr"]], "DUART_SFR_SR": [[4, "duart-sfr-sr"]], "DUART_SFR_ETUC": [[4, "duart-sfr-etuc"]], "EVC": [[5, "evc"]], "Register Listing for EVC": [[5, "register-listing-for-evc"]], "EVC_SFR_CM7EVSEL_CM7EVSEL0": [[5, "evc-sfr-cm7evsel-cm7evsel0"]], "EVC_SFR_CM7EVSEL_CM7EVSEL1": [[5, "evc-sfr-cm7evsel-cm7evsel1"]], "EVC_SFR_CM7EVSEL_CM7EVSEL2": [[5, "evc-sfr-cm7evsel-cm7evsel2"]], "EVC_SFR_CM7EVSEL_CM7EVSEL3": [[5, "evc-sfr-cm7evsel-cm7evsel3"]], "EVC_SFR_CM7EVSEL_CM7EVSEL4": [[5, "evc-sfr-cm7evsel-cm7evsel4"]], "EVC_SFR_CM7EVSEL_CM7EVSEL5": [[5, "evc-sfr-cm7evsel-cm7evsel5"]], "EVC_SFR_CM7EVSEL_CM7EVSEL6": [[5, "evc-sfr-cm7evsel-cm7evsel6"]], "EVC_SFR_CM7EVSEL_CM7EVSEL7": [[5, "evc-sfr-cm7evsel-cm7evsel7"]], "EVC_SFR_CM7EVEN": [[5, "evc-sfr-cm7even"]], "EVC_SFR_CM7EVFR": [[5, "evc-sfr-cm7evfr"]], "EVC_SFR_TMREVSEL": [[5, "evc-sfr-tmrevsel"]], "EVC_SFR_PWMEVSEL": [[5, "evc-sfr-pwmevsel"]], "EVC_SFR_IFEVEN_IFEVEN0": [[5, "evc-sfr-ifeven-ifeven0"]], "EVC_SFR_IFEVEN_IFEVEN1": [[5, "evc-sfr-ifeven-ifeven1"]], "EVC_SFR_IFEVEN_IFEVEN2": [[5, "evc-sfr-ifeven-ifeven2"]], "EVC_SFR_IFEVEN_IFEVEN3": [[5, "evc-sfr-ifeven-ifeven3"]], "EVC_SFR_IFEVEN_IFEVEN4": [[5, "evc-sfr-ifeven-ifeven4"]], "EVC_SFR_IFEVEN_IFEVEN5": [[5, "evc-sfr-ifeven-ifeven5"]], "EVC_SFR_IFEVEN_IFEVEN6": [[5, "evc-sfr-ifeven-ifeven6"]], "EVC_SFR_IFEVEN_IFEVEN7": [[5, "evc-sfr-ifeven-ifeven7"]], "EVC_SFR_IFEVERRFR": [[5, "evc-sfr-ifeverrfr"]], "EVC_SFR_CM7ERRFR": [[5, "evc-sfr-cm7errfr"]], "GLUECHAIN": [[6, "gluechain"]], "Register Listing for GLUECHAIN": [[6, "register-listing-for-gluechain"]], "GLUECHAIN_SFR_GCMASK": [[6, "gluechain-sfr-gcmask"]], "GLUECHAIN_SFR_GCSR": [[6, "gluechain-sfr-gcsr"]], "GLUECHAIN_SFR_GCRST": [[6, "gluechain-sfr-gcrst"]], "GLUECHAIN_SFR_GCTEST": [[6, "gluechain-sfr-gctest"]], "Documentation for Cramium SoC": [[7, "documentation-for-cramium-soc"]], "Modules": [[7, "modules"]], "Register Groups": [[7, "register-groups"]], "Indices and tables": [[7, "indices-and-tables"]], "Interrupt Controller": [[8, "interrupt-controller"]], "Assigned Interrupts": [[8, "assigned-interrupts"]], "IOX": [[9, "iox"]], "Register Listing for IOX": [[9, "register-listing-for-iox"]], "IOX_SFR_AFSEL_CRAFSEL0": [[9, "iox-sfr-afsel-crafsel0"]], "IOX_SFR_AFSEL_CRAFSEL1": [[9, "iox-sfr-afsel-crafsel1"]], "IOX_SFR_AFSEL_CRAFSEL2": [[9, "iox-sfr-afsel-crafsel2"]], "IOX_SFR_AFSEL_CRAFSEL3": [[9, "iox-sfr-afsel-crafsel3"]], "IOX_SFR_AFSEL_CRAFSEL4": [[9, "iox-sfr-afsel-crafsel4"]], "IOX_SFR_AFSEL_CRAFSEL5": [[9, "iox-sfr-afsel-crafsel5"]], "IOX_SFR_AFSEL_CRAFSEL6": [[9, "iox-sfr-afsel-crafsel6"]], "IOX_SFR_AFSEL_CRAFSEL7": [[9, "iox-sfr-afsel-crafsel7"]], "IOX_SFR_INTCR_CRINT0": [[9, "iox-sfr-intcr-crint0"]], "IOX_SFR_INTCR_CRINT1": [[9, "iox-sfr-intcr-crint1"]], "IOX_SFR_INTCR_CRINT2": [[9, "iox-sfr-intcr-crint2"]], "IOX_SFR_INTCR_CRINT3": [[9, "iox-sfr-intcr-crint3"]], "IOX_SFR_INTCR_CRINT4": [[9, "iox-sfr-intcr-crint4"]], "IOX_SFR_INTCR_CRINT5": [[9, "iox-sfr-intcr-crint5"]], "IOX_SFR_INTCR_CRINT6": [[9, "iox-sfr-intcr-crint6"]], "IOX_SFR_INTCR_CRINT7": [[9, "iox-sfr-intcr-crint7"]], "IOX_SFR_INTFR": [[9, "iox-sfr-intfr"]], "IOX_SFR_GPIOOUT_CRGO0": [[9, "iox-sfr-gpioout-crgo0"]], "IOX_SFR_GPIOOUT_CRGO1": [[9, "iox-sfr-gpioout-crgo1"]], "IOX_SFR_GPIOOUT_CRGO2": [[9, "iox-sfr-gpioout-crgo2"]], "IOX_SFR_GPIOOUT_CRGO3": [[9, "iox-sfr-gpioout-crgo3"]], "IOX_SFR_GPIOOE_CRGOE0": [[9, "iox-sfr-gpiooe-crgoe0"]], "IOX_SFR_GPIOOE_CRGOE1": [[9, "iox-sfr-gpiooe-crgoe1"]], "IOX_SFR_GPIOOE_CRGOE2": [[9, "iox-sfr-gpiooe-crgoe2"]], "IOX_SFR_GPIOOE_CRGOE3": [[9, "iox-sfr-gpiooe-crgoe3"]], "IOX_SFR_GPIOPU_CRGPU0": [[9, "iox-sfr-gpiopu-crgpu0"]], "IOX_SFR_GPIOPU_CRGPU1": [[9, "iox-sfr-gpiopu-crgpu1"]], "IOX_SFR_GPIOPU_CRGPU2": [[9, "iox-sfr-gpiopu-crgpu2"]], "IOX_SFR_GPIOPU_CRGPU3": [[9, "iox-sfr-gpiopu-crgpu3"]], "IOX_SFR_GPIOIN_SRGI0": [[9, "iox-sfr-gpioin-srgi0"]], "IOX_SFR_GPIOIN_SRGI1": [[9, "iox-sfr-gpioin-srgi1"]], "IOX_SFR_GPIOIN_SRGI2": [[9, "iox-sfr-gpioin-srgi2"]], "IOX_SFR_GPIOIN_SRGI3": [[9, "iox-sfr-gpioin-srgi3"]], "IOX_SFR_PIOSEL": [[9, "iox-sfr-piosel"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel0"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel1"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel2"]], "IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3": [[9, "iox-sfr-cfg-schm-cr-cfg-schmsel3"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow0"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow1"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow2"]], "IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3": [[9, "iox-sfr-cfg-slew-cr-cfg-slewslow3"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel0"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel1"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel2"]], "IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3": [[9, "iox-sfr-cfg-drvsel-cr-cfg-drvsel3"]], "MDMA": [[10, "mdma"]], "Register Listing for MDMA": [[10, "register-listing-for-mdma"]], "MDMA_SFR_EVSEL_CR_EVSEL0": [[10, "mdma-sfr-evsel-cr-evsel0"]], "MDMA_SFR_EVSEL_CR_EVSEL1": [[10, "mdma-sfr-evsel-cr-evsel1"]], "MDMA_SFR_EVSEL_CR_EVSEL2": [[10, "mdma-sfr-evsel-cr-evsel2"]], "MDMA_SFR_EVSEL_CR_EVSEL3": [[10, "mdma-sfr-evsel-cr-evsel3"]], "MDMA_SFR_EVSEL_CR_EVSEL4": [[10, "mdma-sfr-evsel-cr-evsel4"]], "MDMA_SFR_EVSEL_CR_EVSEL5": [[10, "mdma-sfr-evsel-cr-evsel5"]], "MDMA_SFR_EVSEL_CR_EVSEL6": [[10, "mdma-sfr-evsel-cr-evsel6"]], "MDMA_SFR_EVSEL_CR_EVSEL7": [[10, "mdma-sfr-evsel-cr-evsel7"]], "MDMA_SFR_CR_CR_MDMAREQ0": [[10, "mdma-sfr-cr-cr-mdmareq0"]], "MDMA_SFR_CR_CR_MDMAREQ1": [[10, "mdma-sfr-cr-cr-mdmareq1"]], "MDMA_SFR_CR_CR_MDMAREQ2": [[10, "mdma-sfr-cr-cr-mdmareq2"]], "MDMA_SFR_CR_CR_MDMAREQ3": [[10, "mdma-sfr-cr-cr-mdmareq3"]], "MDMA_SFR_CR_CR_MDMAREQ4": [[10, "mdma-sfr-cr-cr-mdmareq4"]], "MDMA_SFR_CR_CR_MDMAREQ5": [[10, "mdma-sfr-cr-cr-mdmareq5"]], "MDMA_SFR_CR_CR_MDMAREQ6": [[10, "mdma-sfr-cr-cr-mdmareq6"]], "MDMA_SFR_CR_CR_MDMAREQ7": [[10, "mdma-sfr-cr-cr-mdmareq7"]], "MDMA_SFR_SR_SR_MDMAREQ0": [[10, "mdma-sfr-sr-sr-mdmareq0"]], "MDMA_SFR_SR_SR_MDMAREQ1": [[10, "mdma-sfr-sr-sr-mdmareq1"]], "MDMA_SFR_SR_SR_MDMAREQ2": [[10, "mdma-sfr-sr-sr-mdmareq2"]], "MDMA_SFR_SR_SR_MDMAREQ3": [[10, "mdma-sfr-sr-sr-mdmareq3"]], "MDMA_SFR_SR_SR_MDMAREQ4": [[10, "mdma-sfr-sr-sr-mdmareq4"]], "MDMA_SFR_SR_SR_MDMAREQ5": [[10, "mdma-sfr-sr-sr-mdmareq5"]], "MDMA_SFR_SR_SR_MDMAREQ6": [[10, "mdma-sfr-sr-sr-mdmareq6"]], "MDMA_SFR_SR_SR_MDMAREQ7": [[10, "mdma-sfr-sr-sr-mdmareq7"]], "MESH": [[11, "mesh"]], "Register Listing for MESH": [[11, "register-listing-for-mesh"]], "MESH_SFR_MLDRV_CR_MLDRV0": [[11, "mesh-sfr-mldrv-cr-mldrv0"]], "MESH_SFR_MLIE_CR_MLIE0": [[11, "mesh-sfr-mlie-cr-mlie0"]], "MESH_SFR_MLSR_SR_MLSR0": [[11, "mesh-sfr-mlsr-sr-mlsr0"]], "MESH_SFR_MLSR_SR_MLSR1": [[11, "mesh-sfr-mlsr-sr-mlsr1"]], "MESH_SFR_MLSR_SR_MLSR2": [[11, "mesh-sfr-mlsr-sr-mlsr2"]], "MESH_SFR_MLSR_SR_MLSR3": [[11, "mesh-sfr-mlsr-sr-mlsr3"]], "MESH_SFR_MLSR_SR_MLSR4": [[11, "mesh-sfr-mlsr-sr-mlsr4"]], "MESH_SFR_MLSR_SR_MLSR5": [[11, "mesh-sfr-mlsr-sr-mlsr5"]], "MESH_SFR_MLSR_SR_MLSR6": [[11, "mesh-sfr-mlsr-sr-mlsr6"]], "MESH_SFR_MLSR_SR_MLSR7": [[11, "mesh-sfr-mlsr-sr-mlsr7"]], "PKE": [[12, "pke"]], "Register Listing for PKE": [[12, "register-listing-for-pke"]], "PKE_SFR_CRFUNC": [[12, "pke-sfr-crfunc"]], "PKE_SFR_AR": [[12, "pke-sfr-ar"]], "PKE_SFR_SRMFSM": [[12, "pke-sfr-srmfsm"]], "PKE_SFR_FR": [[12, "pke-sfr-fr"]], "PKE_SFR_OPTNW": [[12, "pke-sfr-optnw"]], "PKE_SFR_OPTEW": [[12, "pke-sfr-optew"]], "PKE_SFR_OPTMASK": [[12, "pke-sfr-optmask"]], "PKE_SFR_SEGPTR_PTRID_PCON": [[12, "pke-sfr-segptr-ptrid-pcon"]], "PKE_SFR_SEGPTR_PTRID_PIB0": [[12, "pke-sfr-segptr-ptrid-pib0"]], "PKE_SFR_SEGPTR_PTRID_PIB1": [[12, "pke-sfr-segptr-ptrid-pib1"]], "PKE_SFR_SEGPTR_PTRID_PKB": [[12, "pke-sfr-segptr-ptrid-pkb"]], "PKE_SFR_SEGPTR_PTRID_POB": [[12, "pke-sfr-segptr-ptrid-pob"]], "PL230_PLACEHOLDER": [[14, "pl230-placeholder"]], "Register Listing for PL230_PLACEHOLDER": [[14, "register-listing-for-pl230-placeholder"]], "PL230_PLACEHOLDER_RESERVED0": [[14, "pl230-placeholder-reserved0"]], "PWM": [[15, "pwm"]], "Register Listing for PWM": [[15, "register-listing-for-pwm"]], "PWM_RESERVED0": [[15, "pwm-reserved0"]], "QFC": [[16, "qfc"]], "Register Listing for QFC": [[16, "register-listing-for-qfc"]], "QFC_SFR_IO": [[16, "qfc-sfr-io"]], "QFC_SFR_AR": [[16, "qfc-sfr-ar"]], "QFC_SFR_IODRV": [[16, "qfc-sfr-iodrv"]], "QFC_CR_XIP_ADDRMODE": [[16, "qfc-cr-xip-addrmode"]], "QFC_CR_XIP_OPCODE": [[16, "qfc-cr-xip-opcode"]], "QFC_CR_XIP_WIDTH": [[16, "qfc-cr-xip-width"]], "QFC_CR_XIP_SSEL": [[16, "qfc-cr-xip-ssel"]], "QFC_CR_XIP_DUMCYC": [[16, "qfc-cr-xip-dumcyc"]], "QFC_CR_XIP_CFG": [[16, "qfc-cr-xip-cfg"]], "QFC_CR_AESKEY_AESKEYIN0": [[16, "qfc-cr-aeskey-aeskeyin0"]], "QFC_CR_AESKEY_AESKEYIN1": [[16, "qfc-cr-aeskey-aeskeyin1"]], "QFC_CR_AESKEY_AESKEYIN2": [[16, "qfc-cr-aeskey-aeskeyin2"]], "QFC_CR_AESKEY_AESKEYIN3": [[16, "qfc-cr-aeskey-aeskeyin3"]], "QFC_CR_AESENA": [[16, "qfc-cr-aesena"]], "RP_PIO": [[17, "rp-pio"]], "Register Listing for RP_PIO": [[17, "register-listing-for-rp-pio"]], "RP_PIO_SFR_CTRL": [[17, "rp-pio-sfr-ctrl"]], "RP_PIO_SFR_FSTAT": [[17, "rp-pio-sfr-fstat"]], "RP_PIO_SFR_FDEBUG": [[17, "rp-pio-sfr-fdebug"]], "RP_PIO_SFR_FLEVEL": [[17, "rp-pio-sfr-flevel"]], "RP_PIO_SFR_TXF0": [[17, "rp-pio-sfr-txf0"]], "RP_PIO_SFR_TXF1": [[17, "rp-pio-sfr-txf1"]], "RP_PIO_SFR_TXF2": [[17, "rp-pio-sfr-txf2"]], "RP_PIO_SFR_TXF3": [[17, "rp-pio-sfr-txf3"]], "RP_PIO_SFR_RXF0": [[17, "rp-pio-sfr-rxf0"]], "RP_PIO_SFR_RXF1": [[17, "rp-pio-sfr-rxf1"]], "RP_PIO_SFR_RXF2": [[17, "rp-pio-sfr-rxf2"]], "RP_PIO_SFR_RXF3": [[17, "rp-pio-sfr-rxf3"]], "RP_PIO_SFR_IRQ": [[17, "rp-pio-sfr-irq"]], "RP_PIO_SFR_IRQ_FORCE": [[17, "rp-pio-sfr-irq-force"]], "RP_PIO_SFR_SYNC_BYPASS": [[17, "rp-pio-sfr-sync-bypass"]], "RP_PIO_SFR_DBG_PADOUT": [[17, "rp-pio-sfr-dbg-padout"]], "RP_PIO_SFR_DBG_PADOE": [[17, "rp-pio-sfr-dbg-padoe"]], "RP_PIO_SFR_DBG_CFGINFO": [[17, "rp-pio-sfr-dbg-cfginfo"]], "RP_PIO_SFR_INSTR_MEM0": [[17, "rp-pio-sfr-instr-mem0"]], "RP_PIO_SFR_INSTR_MEM1": [[17, "rp-pio-sfr-instr-mem1"]], "RP_PIO_SFR_INSTR_MEM2": [[17, "rp-pio-sfr-instr-mem2"]], "RP_PIO_SFR_INSTR_MEM3": [[17, "rp-pio-sfr-instr-mem3"]], "RP_PIO_SFR_INSTR_MEM4": [[17, "rp-pio-sfr-instr-mem4"]], "RP_PIO_SFR_INSTR_MEM5": [[17, "rp-pio-sfr-instr-mem5"]], "RP_PIO_SFR_INSTR_MEM6": [[17, "rp-pio-sfr-instr-mem6"]], "RP_PIO_SFR_INSTR_MEM7": [[17, "rp-pio-sfr-instr-mem7"]], "RP_PIO_SFR_INSTR_MEM8": [[17, "rp-pio-sfr-instr-mem8"]], "RP_PIO_SFR_INSTR_MEM9": [[17, "rp-pio-sfr-instr-mem9"]], "RP_PIO_SFR_INSTR_MEM10": [[17, "rp-pio-sfr-instr-mem10"]], "RP_PIO_SFR_INSTR_MEM11": [[17, "rp-pio-sfr-instr-mem11"]], "RP_PIO_SFR_INSTR_MEM12": [[17, "rp-pio-sfr-instr-mem12"]], "RP_PIO_SFR_INSTR_MEM13": [[17, "rp-pio-sfr-instr-mem13"]], "RP_PIO_SFR_INSTR_MEM14": [[17, "rp-pio-sfr-instr-mem14"]], "RP_PIO_SFR_INSTR_MEM15": [[17, "rp-pio-sfr-instr-mem15"]], "RP_PIO_SFR_INSTR_MEM16": [[17, "rp-pio-sfr-instr-mem16"]], "RP_PIO_SFR_INSTR_MEM17": [[17, "rp-pio-sfr-instr-mem17"]], "RP_PIO_SFR_INSTR_MEM18": [[17, "rp-pio-sfr-instr-mem18"]], "RP_PIO_SFR_INSTR_MEM19": [[17, "rp-pio-sfr-instr-mem19"]], "RP_PIO_SFR_INSTR_MEM20": [[17, "rp-pio-sfr-instr-mem20"]], "RP_PIO_SFR_INSTR_MEM21": [[17, "rp-pio-sfr-instr-mem21"]], "RP_PIO_SFR_INSTR_MEM22": [[17, "rp-pio-sfr-instr-mem22"]], "RP_PIO_SFR_INSTR_MEM23": [[17, "rp-pio-sfr-instr-mem23"]], "RP_PIO_SFR_INSTR_MEM24": [[17, "rp-pio-sfr-instr-mem24"]], "RP_PIO_SFR_INSTR_MEM25": [[17, "rp-pio-sfr-instr-mem25"]], "RP_PIO_SFR_INSTR_MEM26": [[17, "rp-pio-sfr-instr-mem26"]], "RP_PIO_SFR_INSTR_MEM27": [[17, "rp-pio-sfr-instr-mem27"]], "RP_PIO_SFR_INSTR_MEM28": [[17, "rp-pio-sfr-instr-mem28"]], "RP_PIO_SFR_INSTR_MEM29": [[17, "rp-pio-sfr-instr-mem29"]], "RP_PIO_SFR_INSTR_MEM30": [[17, "rp-pio-sfr-instr-mem30"]], "RP_PIO_SFR_INSTR_MEM31": [[17, "rp-pio-sfr-instr-mem31"]], "RP_PIO_SFR_SM0_CLKDIV": [[17, "rp-pio-sfr-sm0-clkdiv"]], "RP_PIO_SFR_SM0_EXECCTRL": [[17, "rp-pio-sfr-sm0-execctrl"]], "RP_PIO_SFR_SM0_SHIFTCTRL": [[17, "rp-pio-sfr-sm0-shiftctrl"]], "RP_PIO_SFR_SM0_ADDR": [[17, "rp-pio-sfr-sm0-addr"]], "RP_PIO_SFR_SM0_INSTR": [[17, "rp-pio-sfr-sm0-instr"]], "RP_PIO_SFR_SM0_PINCTRL": [[17, "rp-pio-sfr-sm0-pinctrl"]], "RP_PIO_SFR_SM1_CLKDIV": [[17, "rp-pio-sfr-sm1-clkdiv"]], "RP_PIO_SFR_SM1_EXECCTRL": [[17, "rp-pio-sfr-sm1-execctrl"]], "RP_PIO_SFR_SM1_SHIFTCTRL": [[17, "rp-pio-sfr-sm1-shiftctrl"]], "RP_PIO_SFR_SM1_ADDR": [[17, "rp-pio-sfr-sm1-addr"]], "RP_PIO_SFR_SM1_INSTR": [[17, "rp-pio-sfr-sm1-instr"]], "RP_PIO_SFR_SM1_PINCTRL": [[17, "rp-pio-sfr-sm1-pinctrl"]], "RP_PIO_SFR_SM2_CLKDIV": [[17, "rp-pio-sfr-sm2-clkdiv"]], "RP_PIO_SFR_SM2_EXECCTRL": [[17, "rp-pio-sfr-sm2-execctrl"]], "RP_PIO_SFR_SM2_SHIFTCTRL": [[17, "rp-pio-sfr-sm2-shiftctrl"]], "RP_PIO_SFR_SM2_ADDR": [[17, "rp-pio-sfr-sm2-addr"]], "RP_PIO_SFR_SM2_INSTR": [[17, "rp-pio-sfr-sm2-instr"]], "RP_PIO_SFR_SM2_PINCTRL": [[17, "rp-pio-sfr-sm2-pinctrl"]], "RP_PIO_SFR_SM3_CLKDIV": [[17, "rp-pio-sfr-sm3-clkdiv"]], "RP_PIO_SFR_SM3_EXECCTRL": [[17, "rp-pio-sfr-sm3-execctrl"]], "RP_PIO_SFR_SM3_SHIFTCTRL": [[17, "rp-pio-sfr-sm3-shiftctrl"]], "RP_PIO_SFR_SM3_ADDR": [[17, "rp-pio-sfr-sm3-addr"]], "RP_PIO_SFR_SM3_INSTR": [[17, "rp-pio-sfr-sm3-instr"]], "RP_PIO_SFR_SM3_PINCTRL": [[17, "rp-pio-sfr-sm3-pinctrl"]], "RP_PIO_SFR_INTR": [[17, "rp-pio-sfr-intr"]], "RP_PIO_SFR_IRQ0_INTE": [[17, "rp-pio-sfr-irq0-inte"]], "RP_PIO_SFR_IRQ0_INTF": [[17, "rp-pio-sfr-irq0-intf"]], "RP_PIO_SFR_IRQ0_INTS": [[17, "rp-pio-sfr-irq0-ints"]], "RP_PIO_SFR_IRQ1_INTE": [[17, "rp-pio-sfr-irq1-inte"]], "RP_PIO_SFR_IRQ1_INTF": [[17, "rp-pio-sfr-irq1-intf"]], "RP_PIO_SFR_IRQ1_INTS": [[17, "rp-pio-sfr-irq1-ints"]], "RP_PIO_SFR_IO_OE_INV": [[17, "rp-pio-sfr-io-oe-inv"]], "RP_PIO_SFR_IO_O_INV": [[17, "rp-pio-sfr-io-o-inv"]], "RP_PIO_SFR_IO_I_INV": [[17, "rp-pio-sfr-io-i-inv"]], "RP_PIO_SFR_FIFO_MARGIN": [[17, "rp-pio-sfr-fifo-margin"]], "RP_PIO_SFR_ZERO0": [[17, "rp-pio-sfr-zero0"]], "RP_PIO_SFR_ZERO1": [[17, "rp-pio-sfr-zero1"]], "RP_PIO_SFR_ZERO2": [[17, "rp-pio-sfr-zero2"]], "RP_PIO_SFR_ZERO3": [[17, "rp-pio-sfr-zero3"]], "SCE_GLBSFR": [[18, "sce-glbsfr"]], "Register Listing for SCE_GLBSFR": [[18, "register-listing-for-sce-glbsfr"]], "SCE_GLBSFR_SFR_SCEMODE": [[18, "sce-glbsfr-sfr-scemode"]], "SCE_GLBSFR_SFR_SUBEN": [[18, "sce-glbsfr-sfr-suben"]], "SCE_GLBSFR_SFR_AHBS": [[18, "sce-glbsfr-sfr-ahbs"]], "SCE_GLBSFR_SFR_SRBUSY": [[18, "sce-glbsfr-sfr-srbusy"]], "SCE_GLBSFR_SFR_FRDONE": [[18, "sce-glbsfr-sfr-frdone"]], "SCE_GLBSFR_SFR_FRERR": [[18, "sce-glbsfr-sfr-frerr"]], "SCE_GLBSFR_SFR_ARCLR": [[18, "sce-glbsfr-sfr-arclr"]], "SCE_GLBSFR_SFR_TICKCYC": [[18, "sce-glbsfr-sfr-tickcyc"]], "SCE_GLBSFR_SFR_TICKCNT": [[18, "sce-glbsfr-sfr-tickcnt"]], "SCE_GLBSFR_SFR_FFEN": [[18, "sce-glbsfr-sfr-ffen"]], "SCE_GLBSFR_SFR_FFCLR": [[18, "sce-glbsfr-sfr-ffclr"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF0": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff0"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF1": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff1"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF2": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff2"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF3": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff3"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF4": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff4"]], "SCE_GLBSFR_SFR_FFCNT_SR_FF5": [[18, "sce-glbsfr-sfr-ffcnt-sr-ff5"]], "SCEDMA": [[19, "scedma"]], "Register Listing for SCEDMA": [[19, "register-listing-for-scedma"]], "SCEDMA_SFR_SCHSTART_AR": [[19, "scedma-sfr-schstart-ar"]], "SCEDMA_SFR_XCH_FUNC": [[19, "scedma-sfr-xch-func"]], "SCEDMA_SFR_XCH_OPT": [[19, "scedma-sfr-xch-opt"]], "SCEDMA_SFR_XCH_AXSTART": [[19, "scedma-sfr-xch-axstart"]], "SCEDMA_SFR_XCH_SEGID": [[19, "scedma-sfr-xch-segid"]], "SCEDMA_SFR_XCH_SEGSTART": [[19, "scedma-sfr-xch-segstart"]], "SCEDMA_SFR_XCH_TRANSIZE": [[19, "scedma-sfr-xch-transize"]], "SCEDMA_SFR_SCH_FUNC": [[19, "scedma-sfr-sch-func"]], "SCEDMA_SFR_SCH_OPT": [[19, "scedma-sfr-sch-opt"]], "SCEDMA_SFR_SCH_AXSTART": [[19, "scedma-sfr-sch-axstart"]], "SCEDMA_SFR_SCH_SEGID": [[19, "scedma-sfr-sch-segid"]], "SCEDMA_SFR_SCH_SEGSTART": [[19, "scedma-sfr-sch-segstart"]], "SCEDMA_SFR_SCH_TRANSIZE": [[19, "scedma-sfr-sch-transize"]], "SCEDMA_SFR_ICH_OPT": [[19, "scedma-sfr-ich-opt"]], "SCEDMA_SFR_ICH_SEGID": [[19, "scedma-sfr-ich-segid"]], "SCEDMA_SFR_ICH_RPSTART": [[19, "scedma-sfr-ich-rpstart"]], "SCEDMA_SFR_ICH_WPSTART": [[19, "scedma-sfr-ich-wpstart"]], "SCEDMA_SFR_ICH_TRANSIZE": [[19, "scedma-sfr-ich-transize"]], "SDDC": [[20, "sddc"]], "Register Listing for SDDC": [[20, "register-listing-for-sddc"]], "SDDC_SFR_IO": [[20, "sddc-sfr-io"]], "SDDC_SFR_AR": [[20, "sddc-sfr-ar"]], "SDDC_CR_OCR": [[20, "sddc-cr-ocr"]], "SDDC_CR_RDFFTHRES": [[20, "sddc-cr-rdffthres"]], "SDDC_CR_REV": [[20, "sddc-cr-rev"]], "SDDC_CR_BACSA": [[20, "sddc-cr-bacsa"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC0": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func0"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC1": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func1"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC2": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func2"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC3": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func3"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC4": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func4"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC5": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func5"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC6": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func6"]], "SDDC_CR_BAIOFN_CFG_BASE_ADDR_IO_FUNC7": [[20, "sddc-cr-baiofn-cfg-base-addr-io-func7"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR0": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr0"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR1": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr1"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR2": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr2"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR3": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr3"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR4": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr4"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR5": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr5"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR6": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr6"]], "SDDC_CR_FNCISPTR_CFG_REG_FUNC_CIS_PTR7": [[20, "sddc-cr-fncisptr-cfg-reg-func-cis-ptr7"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE0": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code0"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE1": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code1"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE2": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code2"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE3": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code3"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE4": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code4"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE5": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code5"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE6": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code6"]], "SDDC_CR_FNEXTSTDCODE_CFG_REG_FUNC_EXT_STD_CODE7": [[20, "sddc-cr-fnextstdcode-cfg-reg-func-ext-std-code7"]], "SDDC_CR_WRITE_PROTECT": [[20, "sddc-cr-write-protect"]], "SDDC_CR_REG_DSR": [[20, "sddc-cr-reg-dsr"]], "SDDC_CR_REG_CID_CFG_REG_CID0": [[20, "sddc-cr-reg-cid-cfg-reg-cid0"]], "SDDC_CR_REG_CID_CFG_REG_CID1": [[20, "sddc-cr-reg-cid-cfg-reg-cid1"]], "SDDC_CR_REG_CID_CFG_REG_CID2": [[20, "sddc-cr-reg-cid-cfg-reg-cid2"]], "SDDC_CR_REG_CID_CFG_REG_CID3": [[20, "sddc-cr-reg-cid-cfg-reg-cid3"]], "SDDC_CR_REG_CSD_CFG_REG_CSD0": [[20, "sddc-cr-reg-csd-cfg-reg-csd0"]], "SDDC_CR_REG_CSD_CFG_REG_CSD1": [[20, "sddc-cr-reg-csd-cfg-reg-csd1"]], "SDDC_CR_REG_CSD_CFG_REG_CSD2": [[20, "sddc-cr-reg-csd-cfg-reg-csd2"]], "SDDC_CR_REG_CSD_CFG_REG_CSD3": [[20, "sddc-cr-reg-csd-cfg-reg-csd3"]], "SDDC_CR_REG_SCR_CFG_REG_SCR0": [[20, "sddc-cr-reg-scr-cfg-reg-scr0"]], "SDDC_CR_REG_SCR_CFG_REG_SCR1": [[20, "sddc-cr-reg-scr-cfg-reg-scr1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS0": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status0"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS1": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status1"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS2": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status2"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS3": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status3"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS4": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status4"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS5": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status5"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS6": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status6"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS7": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status7"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS8": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status8"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS9": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status9"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS10": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status10"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS11": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status11"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS12": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status12"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS13": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status13"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS14": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status14"]], "SDDC_CR_REG_SD_STATUS_CFG_REG_SD_STATUS15": [[20, "sddc-cr-reg-sd-status-cfg-reg-sd-status15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC0": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func0"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC1": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func1"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC2": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func2"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC3": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func3"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC4": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func4"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC5": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func5"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC6": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func6"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC7": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func7"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC8": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func8"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC9": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func9"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC10": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func10"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC11": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func11"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC12": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func12"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC13": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func13"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC14": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func14"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC15": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func15"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC16": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func16"]], "SDDC_CR_BASE_ADDR_MEM_FUNC_CFG_BASE_ADDR_MEM_FUNC17": [[20, "sddc-cr-base-addr-mem-func-cfg-base-addr-mem-func17"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE0": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code0"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE1": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code1"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE2": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code2"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE3": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code3"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE4": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code4"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE5": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code5"]], "SDDC_CR_REG_FUNC_ISDIO_INTERFACE_CODE_CFG_REG_FUNC_ISDIO_INTERFACE_CODE6": [[20, "sddc-cr-reg-func-isdio-interface-code-cfg-reg-func-isdio-interface-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE0": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code0"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE1": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code1"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE2": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code2"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE3": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code3"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE4": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code4"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE5": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code5"]], "SDDC_CR_REG_FUNC_MANUFACT_CODE_CFG_REG_FUNC_MANUFACT_CODE6": [[20, "sddc-cr-reg-func-manufact-code-cfg-reg-func-manufact-code6"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO0": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info0"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO1": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info1"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO2": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info2"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO3": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info3"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO4": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info4"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO5": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info5"]], "SDDC_CR_REG_FUNC_MANUFACT_INFO_CFG_REG_FUNC_MANUFACT_INFO6": [[20, "sddc-cr-reg-func-manufact-info-cfg-reg-func-manufact-info6"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE0": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code0"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE1": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code1"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE2": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code2"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE3": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code3"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE4": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code4"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE5": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code5"]], "SDDC_CR_REG_FUNC_ISDIO_TYPE_SUP_CODE_CFG_REG_FUNC_ISDIO_TYPE_SUP_CODE6": [[20, "sddc-cr-reg-func-isdio-type-sup-code-cfg-reg-func-isdio-type-sup-code6"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO0": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info0"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO1": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info1"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO2": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info2"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO3": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info3"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO4": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info4"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO5": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info5"]], "SDDC_CR_REG_FUNC_INFO_CFG_REG_FUNC_INFO6": [[20, "sddc-cr-reg-func-info-cfg-reg-func-info6"]], "SDDC_CR_REG_UHS_1_SUPPORT": [[20, "sddc-cr-reg-uhs-1-support"]], "SENSORC": [[21, "sensorc"]], "Register Listing for SENSORC": [[21, "register-listing-for-sensorc"]], "SENSORC_SFR_VDMASK0": [[21, "sensorc-sfr-vdmask0"]], "SENSORC_SFR_VDMASK1": [[21, "sensorc-sfr-vdmask1"]], "SENSORC_SFR_VDSR": [[21, "sensorc-sfr-vdsr"]], "SENSORC_SFR_LDMASK": [[21, "sensorc-sfr-ldmask"]], "SENSORC_SFR_LDSR": [[21, "sensorc-sfr-ldsr"]], "SENSORC_SFR_LDCFG": [[21, "sensorc-sfr-ldcfg"]], "SENSORC_SFR_VDCFG_CR_VDCFG0": [[21, "sensorc-sfr-vdcfg-cr-vdcfg0"]], "SENSORC_SFR_VDCFG_CR_VDCFG1": [[21, "sensorc-sfr-vdcfg-cr-vdcfg1"]], "SENSORC_SFR_VDCFG_CR_VDCFG2": [[21, "sensorc-sfr-vdcfg-cr-vdcfg2"]], "SENSORC_SFR_VDCFG_CR_VDCFG3": [[21, "sensorc-sfr-vdcfg-cr-vdcfg3"]], "SENSORC_SFR_VDCFG_CR_VDCFG4": [[21, "sensorc-sfr-vdcfg-cr-vdcfg4"]], "SENSORC_SFR_VDCFG_CR_VDCFG5": [[21, "sensorc-sfr-vdcfg-cr-vdcfg5"]], "SENSORC_SFR_VDCFG_CR_VDCFG6": [[21, "sensorc-sfr-vdcfg-cr-vdcfg6"]], "SENSORC_SFR_VDCFG_CR_VDCFG7": [[21, "sensorc-sfr-vdcfg-cr-vdcfg7"]], "SYSCTRL": [[22, "sysctrl"]], "Register Listing for SYSCTRL": [[22, "register-listing-for-sysctrl"]], "SYSCTRL_SFR_CGUSEC": [[22, "sysctrl-sfr-cgusec"]], "SYSCTRL_SFR_CGULP": [[22, "sysctrl-sfr-cgulp"]], "SYSCTRL_SFR_CGUSEL0": [[22, "sysctrl-sfr-cgusel0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR0": [[22, "sysctrl-sfr-cgufd-cfgfdcr0"]], "SYSCTRL_SFR_CGUFD_CFGFDCR1": [[22, "sysctrl-sfr-cgufd-cfgfdcr1"]], "SYSCTRL_SFR_CGUFD_CFGFDCR2": [[22, "sysctrl-sfr-cgufd-cfgfdcr2"]], "SYSCTRL_SFR_CGUFD_CFGFDCR3": [[22, "sysctrl-sfr-cgufd-cfgfdcr3"]], "SYSCTRL_SFR_CGUFD_CFGFDCR4": [[22, "sysctrl-sfr-cgufd-cfgfdcr4"]], "SYSCTRL_SFR_CGUSET": [[22, "sysctrl-sfr-cguset"]], "SYSCTRL_SFR_CGUSEL1": [[22, "sysctrl-sfr-cgusel1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ0": [[22, "sysctrl-sfr-cgufssr-fsfreq0"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ1": [[22, "sysctrl-sfr-cgufssr-fsfreq1"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ2": [[22, "sysctrl-sfr-cgufssr-fsfreq2"]], "SYSCTRL_SFR_CGUFSSR_FSFREQ3": [[22, "sysctrl-sfr-cgufssr-fsfreq3"]], "SYSCTRL_SFR_CGUFSVLD": [[22, "sysctrl-sfr-cgufsvld"]], "SYSCTRL_SFR_CGUFSCR": [[22, "sysctrl-sfr-cgufscr"]], "SYSCTRL_SFR_ACLKGR": [[22, "sysctrl-sfr-aclkgr"]], "SYSCTRL_SFR_HCLKGR": [[22, "sysctrl-sfr-hclkgr"]], "SYSCTRL_SFR_ICLKGR": [[22, "sysctrl-sfr-iclkgr"]], "SYSCTRL_SFR_PCLKGR": [[22, "sysctrl-sfr-pclkgr"]], "SYSCTRL_SFR_RCURST0": [[22, "sysctrl-sfr-rcurst0"]], "SYSCTRL_SFR_RCURST1": [[22, "sysctrl-sfr-rcurst1"]], "SYSCTRL_SFR_RCUSRCFR": [[22, "sysctrl-sfr-rcusrcfr"]], "SYSCTRL_SFR_IPCARIPFLOW": [[22, "sysctrl-sfr-ipcaripflow"]], "SYSCTRL_SFR_IPCEN": [[22, "sysctrl-sfr-ipcen"]], "SYSCTRL_SFR_IPCLPEN": [[22, "sysctrl-sfr-ipclpen"]], "SYSCTRL_SFR_IPCOSC": [[22, "sysctrl-sfr-ipcosc"]], "SYSCTRL_SFR_IPCPLLMN": [[22, "sysctrl-sfr-ipcpllmn"]], "SYSCTRL_SFR_IPCPLLF": [[22, "sysctrl-sfr-ipcpllf"]], "SYSCTRL_SFR_IPCPLLQ": [[22, "sysctrl-sfr-ipcpllq"]], "SYSCTRL_SFR_IPCCR": [[22, "sysctrl-sfr-ipccr"]], "TIMER_INTF": [[23, "timer-intf"]], "Register Listing for TIMER_INTF": [[23, "register-listing-for-timer-intf"]], "TIMER_INTF_RESERVED0": [[23, "timer-intf-reserved0"]], "TRNG": [[24, "trng"]], "Register Listing for TRNG": [[24, "register-listing-for-trng"]], "TRNG_SFR_CRFUNC": [[24, "trng-sfr-crfunc"]], "TRNG_SFR_AR": [[24, "trng-sfr-ar"]], "TRNG_SFR_SRMFSM": [[24, "trng-sfr-srmfsm"]], "TRNG_SFR_FR": [[24, "trng-sfr-fr"]], "TRNG_SFR_OPTNW": [[24, "trng-sfr-optnw"]], "TRNG_SFR_OPTEW": [[24, "trng-sfr-optew"]], "TRNG_SFR_OPTMASK": [[24, "trng-sfr-optmask"]], "TRNG_SFR_SEGPTR_CR_SEGPTRSTART0": [[24, "trng-sfr-segptr-cr-segptrstart0"]], "TRNG_SFR_SEGPTR_CR_SEGPTRSTART1": [[24, "trng-sfr-segptr-cr-segptrstart1"]], "TRNG_SFR_SEGPTR_CR_SEGPTRSTART2": [[24, "trng-sfr-segptr-cr-segptrstart2"]], "TRNG_SFR_SEGPTR_CR_SEGPTRSTART3": [[24, "trng-sfr-segptr-cr-segptrstart3"]], "TRNG_SFR_SEGPTR_CR_SEGPTRSTART4": [[24, "trng-sfr-segptr-cr-segptrstart4"]], "WDG_INTF": [[25, "wdg-intf"]], "Register Listing for WDG_INTF": [[25, "register-listing-for-wdg-intf"]], "WDG_INTF_RESERVED0": [[25, "wdg-intf-reserved0"]]}, "indexentries": {}})