{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747844019193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747844019193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 19:13:39 2025 " "Processing started: Wed May 21 19:13:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747844019193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844019193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga -c fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844019193 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747844019331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_top " "Found entity 1: fpga_top" {  } { { "src/fpga_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/fpga_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "src/system_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/system_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "src/dmem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "src/regfile.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025946 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(33) " "Verilog HDL warning at mem_xbar.v(33): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(34) " "Verilog HDL warning at mem_xbar.v(34): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(35) " "Verilog HDL warning at mem_xbar.v(35): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(48) " "Verilog HDL warning at mem_xbar.v(48): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(49) " "Verilog HDL warning at mem_xbar.v(49): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 49 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(50) " "Verilog HDL warning at mem_xbar.v(50): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 50 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(60) " "Verilog HDL warning at mem_xbar.v(60): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 60 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(63) " "Verilog HDL warning at mem_xbar.v(63): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 63 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(64) " "Verilog HDL warning at mem_xbar.v(64): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 64 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(65) " "Verilog HDL warning at mem_xbar.v(65): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 65 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(68) " "Verilog HDL warning at mem_xbar.v(68): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(69) " "Verilog HDL warning at mem_xbar.v(69): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mem_xbar.v(70) " "Verilog HDL warning at mem_xbar.v(70): extended using \"x\" or \"z\"" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 70 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mem_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_xbar " "Found entity 1: mem_xbar" {  } { { "src/mem_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mem_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/imem.v 1 1 " "Found 1 design units, including 1 entities, in source file src/imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/cpu_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cpu_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core.v 1 1 " "Found 1 design units, including 1 entities, in source file src/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "src/core.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025950 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(1) " "Verilog HDL warning at instr.vh(1): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 1 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(2) " "Verilog HDL warning at instr.vh(2): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 2 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(4) " "Verilog HDL warning at instr.vh(4): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 4 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(5) " "Verilog HDL warning at instr.vh(5): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 5 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025951 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(7) " "Verilog HDL warning at instr.vh(7): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(8) " "Verilog HDL warning at instr.vh(8): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 8 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(9) " "Verilog HDL warning at instr.vh(9): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(10) " "Verilog HDL warning at instr.vh(10): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(11) " "Verilog HDL warning at instr.vh(11): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 11 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(12) " "Verilog HDL warning at instr.vh(12): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(14) " "Verilog HDL warning at instr.vh(14): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(15) " "Verilog HDL warning at instr.vh(15): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(16) " "Verilog HDL warning at instr.vh(16): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(17) " "Verilog HDL warning at instr.vh(17): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(18) " "Verilog HDL warning at instr.vh(18): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(20) " "Verilog HDL warning at instr.vh(20): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(21) " "Verilog HDL warning at instr.vh(21): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025952 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(22) " "Verilog HDL warning at instr.vh(22): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(24) " "Verilog HDL warning at instr.vh(24): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(25) " "Verilog HDL warning at instr.vh(25): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(26) " "Verilog HDL warning at instr.vh(26): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(27) " "Verilog HDL warning at instr.vh(27): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(28) " "Verilog HDL warning at instr.vh(28): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(29) " "Verilog HDL warning at instr.vh(29): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(30) " "Verilog HDL warning at instr.vh(30): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(31) " "Verilog HDL warning at instr.vh(31): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(32) " "Verilog HDL warning at instr.vh(32): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(34) " "Verilog HDL warning at instr.vh(34): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(35) " "Verilog HDL warning at instr.vh(35): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(36) " "Verilog HDL warning at instr.vh(36): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(37) " "Verilog HDL warning at instr.vh(37): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025953 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(38) " "Verilog HDL warning at instr.vh(38): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(39) " "Verilog HDL warning at instr.vh(39): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(40) " "Verilog HDL warning at instr.vh(40): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(41) " "Verilog HDL warning at instr.vh(41): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(42) " "Verilog HDL warning at instr.vh(42): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 42 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "instr.vh(43) " "Verilog HDL warning at instr.vh(43): extended using \"x\" or \"z\"" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "cmp.v(19) " "Verilog HDL warning at cmp.v(19): extended using \"x\" or \"z\"" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cmp.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cmp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/cmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cmp.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(23) " "Verilog HDL warning at alu.v(23): extended using \"x\" or \"z\"" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/alu.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025955 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lsu.v(31) " "Verilog HDL warning at lsu.v(31): extended using \"x\" or \"z\"" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/lsu.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/lsu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/lsu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/lsu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hex_display.v 1 1 " "Found 1 design units, including 1 entities, in source file src/hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "src/hex_display.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(13) " "Verilog HDL warning at mmio_xbar.v(13): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mmio_xbar.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025957 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mmio_xbar.v(22) " "Verilog HDL warning at mmio_xbar.v(22): extended using \"x\" or \"z\"" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mmio_xbar.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747844025957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mmio_xbar.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mmio_xbar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mmio_xbar " "Found entity 1: mmio_xbar" {  } { { "src/mmio_xbar.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/mmio_xbar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ctrl_74hc595.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ctrl_74hc595.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_74hc595 " "Found entity 1: ctrl_74hc595" {  } { { "src/ctrl_74hc595.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/ctrl_74hc595.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747844025958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844025958 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_top " "Elaborating entity \"fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747844025997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_top system_top:system_top " "Elaborating entity \"system_top\" for hierarchy \"system_top:system_top\"" {  } { { "src/fpga_top.v" "system_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/fpga_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844025998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top system_top:system_top\|cpu_top:cpu_top " "Elaborating entity \"cpu_top\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\"" {  } { { "src/system_top.v" "cpu_top" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/system_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844025999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem system_top:system_top\|cpu_top:cpu_top\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|imem:imem\"" {  } { { "src/cpu_top.v" "imem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cpu_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026000 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.v(10) " "Net \"mem.data_a\" at imem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/imem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747844026002 "|fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.v(10) " "Net \"mem.waddr_a\" at imem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/imem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747844026002 "|fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.v(10) " "Net \"mem.we_a\" at imem.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "src/imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/imem.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747844026002 "|fpga_top|system_top:system_top|cpu_top:cpu_top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem system_top:system_top\|cpu_top:cpu_top\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|dmem:dmem\"" {  } { { "src/cpu_top.v" "dmem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cpu_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_xbar system_top:system_top\|cpu_top:cpu_top\|mem_xbar:mem_xbar " "Elaborating entity \"mem_xbar\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|mem_xbar:mem_xbar\"" {  } { { "src/cpu_top.v" "mem_xbar" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cpu_top.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core system_top:system_top\|cpu_top:cpu_top\|core:core " "Elaborating entity \"core\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\"" {  } { { "src/cpu_top.v" "core" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cpu_top.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu system_top:system_top\|cpu_top:cpu_top\|core:core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|alu:alu\"" {  } { { "src/core.v" "alu" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp system_top:system_top\|cpu_top:cpu_top\|core:core\|cmp:cmp " "Elaborating entity \"cmp\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|cmp:cmp\"" {  } { { "src/core.v" "cmp" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 cmp.v(19) " "Verilog HDL assignment warning at cmp.v(19): truncated value with size 32 to match size of target (1)" {  } { { "src/cmp.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/cmp.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747844026018 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|cmp:cmp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\"" {  } { { "src/core.v" "regfile" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu system_top:system_top\|cpu_top:cpu_top\|core:core\|lsu:lsu " "Elaborating entity \"lsu\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|lsu:lsu\"" {  } { { "src/core.v" "lsu" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026019 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 lsu.v(27) " "Verilog HDL assignment warning at lsu.v(27): truncated value with size 40 to match size of target (32)" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/lsu.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747844026020 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 32 lsu.v(30) " "Verilog HDL assignment warning at lsu.v(30): truncated value with size 40 to match size of target (32)" {  } { { "src/lsu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/lsu.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747844026020 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|lsu:lsu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control " "Elaborating entity \"control\" for hierarchy \"system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\"" {  } { { "src/core.v" "control" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 control.v(27) " "Verilog HDL assignment warning at control.v(27): truncated value with size 7 to match size of target (5)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(32) " "Verilog HDL Case Statement warning at instr.vh(32): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 32 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(35) " "Verilog HDL Case Statement warning at instr.vh(35): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 35 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "instr.vh(41) " "Verilog HDL Case Statement warning at instr.vh(41): case item expression never matches the case expression" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 41 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_aluop control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_alusel1 control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_alusel1\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_alusel2 control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_alusel2\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_cmpop control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_cmpop\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_branch control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_branch\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_jump control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_jump\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wb_sel control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_wb_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_wb_en control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_wb_en\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_store control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_store\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_lsu_op control.v(31) " "Verilog HDL Always Construct warning at control.v(31): inferring latch(es) for variable \"o_lsu_op\", which holds its previous value in one or more paths through the always construct" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[0\] control.v(31) " "Inferred latch for \"o_lsu_op\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[1\] control.v(31) " "Inferred latch for \"o_lsu_op\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_lsu_op\[2\] control.v(31) " "Inferred latch for \"o_lsu_op\[2\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026021 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_store control.v(31) " "Inferred latch for \"o_store\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_en control.v(31) " "Inferred latch for \"o_wb_en\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[0\] control.v(31) " "Inferred latch for \"o_wb_sel\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_wb_sel\[1\] control.v(31) " "Inferred latch for \"o_wb_sel\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_jump control.v(31) " "Inferred latch for \"o_jump\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_branch control.v(31) " "Inferred latch for \"o_branch\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[0\] control.v(31) " "Inferred latch for \"o_cmpop\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[1\] control.v(31) " "Inferred latch for \"o_cmpop\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_cmpop\[2\] control.v(31) " "Inferred latch for \"o_cmpop\[2\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel2\[0\] control.v(31) " "Inferred latch for \"o_alusel2\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel2\[1\] control.v(31) " "Inferred latch for \"o_alusel2\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel1\[0\] control.v(31) " "Inferred latch for \"o_alusel1\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_alusel1\[1\] control.v(31) " "Inferred latch for \"o_alusel1\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[0\] control.v(31) " "Inferred latch for \"o_aluop\[0\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[1\] control.v(31) " "Inferred latch for \"o_aluop\[1\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[2\] control.v(31) " "Inferred latch for \"o_aluop\[2\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_aluop\[3\] control.v(31) " "Inferred latch for \"o_aluop\[3\]\" at control.v(31)" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844026022 "|fpga_top|system_top:system_top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mmio_xbar system_top:system_top\|mmio_xbar:mmio_xbar " "Elaborating entity \"mmio_xbar\" for hierarchy \"system_top:system_top\|mmio_xbar:mmio_xbar\"" {  } { { "src/system_top.v" "mmio_xbar" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/system_top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display system_top:system_top\|hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"system_top:system_top\|hex_display:hex_display\"" {  } { { "src/system_top.v" "hex_display" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/system_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_74hc595 ctrl_74hc595:ctrl_74hc595 " "Elaborating entity \"ctrl_74hc595\" for hierarchy \"ctrl_74hc595:ctrl_74hc595\"" {  } { { "src/fpga_top.v" "ctrl_74hc595" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/fpga_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844026024 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\|r " "RAM logic \"system_top:system_top\|cpu_top:cpu_top\|core:core\|regfile:regfile\|r\" is uninferred due to asynchronous read logic" {  } { { "src/regfile.v" "r" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/regfile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747844026564 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747844026564 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747844027904 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor12 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor12" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor15 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor15" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_alusel1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[2\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor20 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor20" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor19" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027939 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027939 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_lsu_op\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor11 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor11" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor18 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor18" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[1\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_sel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor10" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_en " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_wb_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor4" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[0\] " "Latch system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_cmpop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor5 " "Ports D and ENA on the latch are fed by the same signal system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|WideNor5" {  } { { "src/instr.vh" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/instr.vh" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1747844027940 ""}  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1747844027940 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\] system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\] " "Duplicate LATCH primitive \"system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[1\]\" merged with LATCH primitive \"system_top:system_top\|cpu_top:cpu_top\|core:core\|control:control\|o_aluop\[0\]\"" {  } { { "src/control.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/control.v" 31 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1747844029660 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1747844029660 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747844030019 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747844036468 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[4\]~0 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[4\]~0\"" {  } { { "src/core.v" "pc\[4\]~0" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[0\]~1 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[0\]~1\"" {  } { { "src/core.v" "pc\[0\]~1" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[1\]~2 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[1\]~2\"" {  } { { "src/core.v" "pc\[1\]~2" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[3\]~4 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[3\]~4\"" {  } { { "src/core.v" "pc\[3\]~4" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[2\]~3 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[2\]~3\"" {  } { { "src/core.v" "pc\[2\]~3" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[5\]~5 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[5\]~5\"" {  } { { "src/core.v" "pc\[5\]~5" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[15\]~6 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[15\]~6\"" {  } { { "src/core.v" "pc\[15\]~6" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[16\]~7 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[16\]~7\"" {  } { { "src/core.v" "pc\[16\]~7" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[17\]~8 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[17\]~8\"" {  } { { "src/core.v" "pc\[17\]~8" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[18\]~9 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[18\]~9\"" {  } { { "src/core.v" "pc\[18\]~9" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[19\]~10 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[19\]~10\"" {  } { { "src/core.v" "pc\[19\]~10" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[20\]~11 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[20\]~11\"" {  } { { "src/core.v" "pc\[20\]~11" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[21\]~12 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[21\]~12\"" {  } { { "src/core.v" "pc\[21\]~12" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[22\]~13 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[22\]~13\"" {  } { { "src/core.v" "pc\[22\]~13" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[23\]~14 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[23\]~14\"" {  } { { "src/core.v" "pc\[23\]~14" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[24\]~15 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[24\]~15\"" {  } { { "src/core.v" "pc\[24\]~15" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[25\]~16 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[25\]~16\"" {  } { { "src/core.v" "pc\[25\]~16" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[14\]~17 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[14\]~17\"" {  } { { "src/core.v" "pc\[14\]~17" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[28\]~18 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[28\]~18\"" {  } { { "src/core.v" "pc\[28\]~18" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""} { "Info" "ISCL_SCL_CELL_NAME" "system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[29\]~19 " "Logic cell \"system_top:system_top\|cpu_top:cpu_top\|core:core\|pc\[29\]~19\"" {  } { { "src/core.v" "pc\[29\]~19" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/src/core.v" 80 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1747844036484 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1747844036484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/output/fpga.map.smsg " "Generated suppressed messages file /home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/output/fpga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844036556 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747844036747 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747844036747 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4464 " "Implemented 4464 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747844036994 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747844036994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4458 " "Implemented 4458 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747844036994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747844036994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747844037007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 19:13:57 2025 " "Processing ended: Wed May 21 19:13:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747844037007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747844037007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747844037007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747844037007 ""}
