`timescale 1ns/1ps

module testbench;
   reg a;
   f
   rfg [3:0] a, b, c, d;
   wire [3:0] y;

   initial
     begin
	a = 0;
	b = 0;
	c = 0;
	d = 0;
	s=0;
	#10 a = 1;
	#10 b=2;
	#10 s=1;
	#10 c=3;
	#10 s=2;
	#10 d=4;
	#10 s=3;
     end // initial begin

   mux4 uut(a, b, c, d, s, y);
endmodule // testbench
