### MIPS pipeline

VHDL implementation of MIPS architecture. The project has been developed during the course "Digital Systems Electronics" at University of Udine.