// Seed: 161977525
module module_0;
  wire id_2, id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    id_1#(
        .id_2(id_3[-1'b0]),
        .id_4(1'b0),
        .id_5(-1),
        .id_6(id_2),
        .id_7("")
    ),
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output wand id_1,
    input uwire id_2,
    input logic id_3,
    input wire id_4,
    input supply0 id_5,
    input tri0 id_6,
    output logic id_7,
    input wor id_8,
    output logic id_9,
    input tri0 id_10,
    input tri1 id_11
);
  assign id_0 = 1;
  assign id_7 = id_3;
  wire id_13;
  module_0 modCall_1 ();
  always id_9 <= id_3;
  wire id_14, id_15, id_16;
endmodule
