{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654611842647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654611842667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 22:24:02 2022 " "Processing started: Tue Jun 07 22:24:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654611842667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654611842667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_zf -c vga_zf " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_zf -c vga_zf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654611842667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654611843448 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654611843448 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(91) " "Verilog HDL Expression warning at vga_zf.v(91): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(92) " "Verilog HDL Expression warning at vga_zf.v(92): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(93) " "Verilog HDL Expression warning at vga_zf.v(93): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(94) " "Verilog HDL Expression warning at vga_zf.v(94): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 94 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(95) " "Verilog HDL Expression warning at vga_zf.v(95): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(96) " "Verilog HDL Expression warning at vga_zf.v(96): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851551 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(97) " "Verilog HDL Expression warning at vga_zf.v(97): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(98) " "Verilog HDL Expression warning at vga_zf.v(98): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(99) " "Verilog HDL Expression warning at vga_zf.v(99): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(100) " "Verilog HDL Expression warning at vga_zf.v(100): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 100 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(101) " "Verilog HDL Expression warning at vga_zf.v(101): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 101 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(102) " "Verilog HDL Expression warning at vga_zf.v(102): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 102 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(103) " "Verilog HDL Expression warning at vga_zf.v(103): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 103 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(104) " "Verilog HDL Expression warning at vga_zf.v(104): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 104 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(105) " "Verilog HDL Expression warning at vga_zf.v(105): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(106) " "Verilog HDL Expression warning at vga_zf.v(106): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(107) " "Verilog HDL Expression warning at vga_zf.v(107): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851564 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(108) " "Verilog HDL Expression warning at vga_zf.v(108): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(109) " "Verilog HDL Expression warning at vga_zf.v(109): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(110) " "Verilog HDL Expression warning at vga_zf.v(110): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(111) " "Verilog HDL Expression warning at vga_zf.v(111): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 111 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(112) " "Verilog HDL Expression warning at vga_zf.v(112): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 112 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(113) " "Verilog HDL Expression warning at vga_zf.v(113): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(114) " "Verilog HDL Expression warning at vga_zf.v(114): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(115) " "Verilog HDL Expression warning at vga_zf.v(115): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(116) " "Verilog HDL Expression warning at vga_zf.v(116): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(117) " "Verilog HDL Expression warning at vga_zf.v(117): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "256 vga_zf.v(118) " "Verilog HDL Expression warning at vga_zf.v(118): truncated literal to match 256 bits" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1654611851578 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_zf.v 1 1 " "Using design file vga_zf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_zf " "Found entity 1: vga_zf" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654611851600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1654611851600 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_to_DAC vga_zf.v(43) " "Verilog HDL Implicit Net warning at vga_zf.v(43): created implicit net for \"CLK_to_DAC\"" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654611851601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_zf " "Elaborating entity \"vga_zf\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654611851602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid vga_zf.v(83) " "Verilog HDL or VHDL warning at vga_zf.v(83): object \"valid\" assigned a value but never read" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654611851608 "|vga_zf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_dis vga_zf.v(84) " "Verilog HDL or VHDL warning at vga_zf.v(84): object \"x_dis\" assigned a value but never read" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654611851608 "|vga_zf"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_dis vga_zf.v(85) " "Verilog HDL or VHDL warning at vga_zf.v(85): object \"y_dis\" assigned a value but never read" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654611851608 "|vga_zf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_zf.v(54) " "Verilog HDL assignment warning at vga_zf.v(54): truncated value with size 32 to match size of target (11)" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654611851608 "|vga_zf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_zf.v(67) " "Verilog HDL assignment warning at vga_zf.v(67): truncated value with size 32 to match size of target (11)" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654611851608 "|vga_zf"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "vga_zf.v" "" { Text "E:/FPGA/VGA/vga_zf/vga_zf.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654611853133 "|vga_zf|VGA_G[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654611853133 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654611853213 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654611854649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654611855626 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654611855626 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "423 " "Implemented 423 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654611856238 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654611856238 ""} { "Info" "ICUT_CUT_TM_LCELLS" "393 " "Implemented 393 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654611856238 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654611856238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654611856567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 22:24:16 2022 " "Processing ended: Tue Jun 07 22:24:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654611856567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654611856567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654611856567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654611856567 ""}
