 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 20:54:30 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6v125c   Library: saed14hvt_ss0p6v125c
Wire Load Model Mode: top

  Startpoint: core_i/sleep_unit_i/core_busy_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/sleep_unit_i/fetch_enable_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/sleep_unit_i/core_busy_q_reg/CK (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.00       0.00 r
  core_i/sleep_unit_i/core_busy_q_reg/Q (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.05       0.05 f
  core_i/sleep_unit_i/fetch_enable_q_reg/SI (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.01       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/sleep_unit_i/fetch_enable_q_reg/CK (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mcause_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcountinhibit_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mcause_q_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mcountinhibit_q_reg[0]/SI (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.01       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcountinhibit_q_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mstatus_q_reg[mpie]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mtvec_mode_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mstatus_q_reg[mpie]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mstatus_q_reg[mpie]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mtvec_mode_q_reg[0]/SI (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.01       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mtvec_mode_q_reg[0]/CK (SAEDHVT14_FSDPSBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/mhpmevent_pipe_stall_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mhpmevent_store_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_pipe_stall_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mhpmevent_pipe_stall_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/mhpmevent_store_o_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.05 f
  data arrival time                                                  0.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_store_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/controller_i/debug_req_q_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/controller_i/illegal_insn_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/controller_i/debug_req_q_reg/CK (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.00       0.00 r
  core_i/id_stage_i/controller_i/debug_req_q_reg/Q (SAEDHVT14_FSDPRBQ_V2_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/controller_i/illegal_insn_q_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.05 f
  data arrival time                                                  0.05

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/controller_i/illegal_insn_q_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/mhpmevent_branch_taken_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mhpmevent_compressed_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_branch_taken_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mhpmevent_branch_taken_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/mhpmevent_compressed_o_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_compressed_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/mhpmevent_store_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mult_en_ex_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_store_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mhpmevent_store_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/mult_en_ex_o_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mult_en_ex_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/mhpmevent_ld_stall_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mhpmevent_load_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_ld_stall_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mhpmevent_ld_stall_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/mhpmevent_load_o_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_load_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/id_stage_i/mhpmevent_jr_stall_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/mhpmevent_jump_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_jr_stall_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/id_stage_i/mhpmevent_jr_stall_o_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/id_stage_i/mhpmevent_jump_o_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/id_stage_i/mhpmevent_jump_o_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.01      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResInv_SP_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/ResReg_DP_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/ex_stage_i/alu_i/alu_div_i/CompInv_SP_reg/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/ex_stage_i/alu_i/alu_div_i/RemSel_SP_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dcsr_q_reg[cause][7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dcsr_q_reg[cause][8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[cause][7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dcsr_q_reg[cause][7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dcsr_q_reg[cause][8]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[cause][8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dcsr_q_reg[cause][6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dcsr_q_reg[cause][7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[cause][6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dcsr_q_reg[cause][6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dcsr_q_reg[cause][7]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[cause][7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mcause_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mcause_q_reg[4]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mcause_q_reg[5]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[31]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[31]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[31]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[30]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[30]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[30]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[28]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[29]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[28]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[26]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[26]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[27]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[26]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[25]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[25]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[26]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[26]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[24]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[24]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[25]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[25]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[23]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[23]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[24]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[24]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[22]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[22]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[23]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[23]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[21]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[21]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[22]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[22]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[20]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[21]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[21]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[19]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[19]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[20]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[20]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[18]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[18]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[19]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[19]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[17]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[18]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[18]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[16]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[17]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[17]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[14]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[15]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[14]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[15]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[14]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[14]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[13]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[14]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[13]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[13]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[12]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[13]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[13]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[12]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[12]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[12]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[12]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[11]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[11]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[10]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[11]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[10]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[10]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[9]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[10]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[10]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[9]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[9]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[9]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[9]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[8]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[8]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[6]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[6]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[4]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[5]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[4]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[5]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mcause_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mcause_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mcause_q_reg[4]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[4]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[4]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mcause_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mcause_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mcause_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[0]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[0]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[2]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[7]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[6]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[7]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[2]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[3]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mepc_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mepc_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mepc_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mepc_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mepc_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mepc_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/depc_q_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/depc_q_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/depc_q_reg[0]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/depc_q_reg[0]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/depc_q_reg[1]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/depc_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[28]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mscratch_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[15]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mscratch_q_reg[16]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dcsr_q_reg[cause][8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dcsr_q_reg[ebreakm]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[cause][8]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dcsr_q_reg[cause][8]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dcsr_q_reg[ebreakm]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dcsr_q_reg[ebreakm]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[14]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[14]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[15]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[5]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[5]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[6]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[6]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mcause_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mcause_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mcause_q_reg[2]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mcause_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch1_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch1_q_reg[2]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[1]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[1]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[2]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[2]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[28]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[15]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[15]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[16]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch0_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/dscratch0_q_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch0_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/dscratch0_q_reg[4]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch0_q_reg[4]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[3]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[3]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[7]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/dscratch1_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/gen_trigger_regs.tmatch_control_exec_q_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/dscratch1_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/dscratch1_q_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/gen_trigger_regs.tmatch_control_exec_q_reg/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/gen_trigger_regs.tmatch_control_exec_q_reg/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mscratch_q_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mstatus_q_reg[mie]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mscratch_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mscratch_q_reg[31]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mstatus_q_reg[mie]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mstatus_q_reg[mie]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[30]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[31]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[31]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[29]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[29]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[30]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[30]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[7]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[7]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[11]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[27]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[27]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[28]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[28]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: core_i/cs_registers_i/mie_q_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mie_q_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: clk_i
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  cv32e40p_top       16000                 saed14hvt_ss0p6v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[11]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  core_i/cs_registers_i/mie_q_reg[11]/Q (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.05       0.05 f
  core_i/cs_registers_i/mie_q_reg[16]/SI (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.06 f
  data arrival time                                                  0.06

  clock clk_i (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  core_i/cs_registers_i/mie_q_reg[16]/CK (SAEDHVT14_FSDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                      -0.02      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -0.06
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
