{'component': {'busInterfaces': {'busInterface': [{'abstractionType': {'@library': 'interface',
                                                                       '@name': 'drp_rtl',
                                                                       '@vendor': 'xilinx.com',
                                                                       '@version': '1.0'},
                                                   'busType': {'@library': 'interface',
                                                               '@name': 'drp',
                                                               '@vendor': 'xilinx.com',
                                                               '@version': '1.0'},
                                                   'displayName': 'cm0_drp',
                                                   'name': 'cm0_drp',
                                                   'portMaps': {'portMap': [{'logicalPort': {'name': 'DADDR'},
                                                                             'physicalPort': {'name': 'cm0_drpaddr_common_int'}},
                                                                            {'logicalPort': {'name': 'DO'},
                                                                             'physicalPort': {'name': 'cm0_drpdo_common_int'}},
                                                                            {'logicalPort': {'name': 'DRDY'},
                                                                             'physicalPort': {'name': 'cm0_drprdy_common_int'}},
                                                                            {'logicalPort': {'name': 'DWE'},
                                                                             'physicalPort': {'name': 'cm0_drpwe_common_int'}},
                                                                            {'logicalPort': {'name': 'DEN'},
                                                                             'physicalPort': {'name': 'cm0_drpen_common_int'}},
                                                                            {'logicalPort': {'name': 'DI'},
                                                                             'physicalPort': {'name': 'cm0_drpdi_common_int'}}]},
                                                   'slave': None},
                                                  {'abstractionType': {'@library': 'interface',
                                                                       '@name': 'drp_rtl',
                                                                       '@vendor': 'xilinx.com',
                                                                       '@version': '1.0'},
                                                   'busType': {'@library': 'interface',
                                                               '@name': 'drp',
                                                               '@vendor': 'xilinx.com',
                                                               '@version': '1.0'},
                                                   'displayName': 'ch0_drp',
                                                   'name': 'ch0_drp',
                                                   'portMaps': {'portMap': [{'logicalPort': {'name': 'DADDR'},
                                                                             'physicalPort': {'name': 'ch0_drpaddr_int'}},
                                                                            {'logicalPort': {'name': 'DO'},
                                                                             'physicalPort': {'name': 'ch0_drpdo_int'}},
                                                                            {'logicalPort': {'name': 'DRDY'},
                                                                             'physicalPort': {'name': 'ch0_drprdy_int'}},
                                                                            {'logicalPort': {'name': 'DWE'},
                                                                             'physicalPort': {'name': 'ch0_drpwe_int'}},
                                                                            {'logicalPort': {'name': 'DEN'},
                                                                             'physicalPort': {'name': 'ch0_drpen_int'}},
                                                                            {'logicalPort': {'name': 'DI'},
                                                                             'physicalPort': {'name': 'ch0_drpdi_int'}}]},
                                                   'slave': None},
                                                  {'abstractionType': {'@library': 'interface',
                                                                       '@name': 'drp_rtl',
                                                                       '@vendor': 'xilinx.com',
                                                                       '@version': '1.0'},
                                                   'busType': {'@library': 'interface',
                                                               '@name': 'drp',
                                                               '@vendor': 'xilinx.com',
                                                               '@version': '1.0'},
                                                   'displayName': 'ch2_drp',
                                                   'name': 'ch2_drp',
                                                   'portMaps': {'portMap': [{'logicalPort': {'name': 'DADDR'},
                                                                             'physicalPort': {'name': 'ch2_drpaddr_int'}},
                                                                            {'logicalPort': {'name': 'DO'},
                                                                             'physicalPort': {'name': 'ch2_drpdo_int'}},
                                                                            {'logicalPort': {'name': 'DRDY'},
                                                                             'physicalPort': {'name': 'ch2_drprdy_int'}},
                                                                            {'logicalPort': {'name': 'DWE'},
                                                                             'physicalPort': {'name': 'ch2_drpwe_int'}},
                                                                            {'logicalPort': {'name': 'DEN'},
                                                                             'physicalPort': {'name': 'ch2_drpen_int'}},
                                                                            {'logicalPort': {'name': 'DI'},
                                                                             'physicalPort': {'name': 'ch2_drpdi_int'}}]},
                                                   'slave': None},
                                                  {'abstractionType': {'@library': 'interface',
                                                                       '@name': 'drp_rtl',
                                                                       '@vendor': 'xilinx.com',
                                                                       '@version': '1.0'},
                                                   'busType': {'@library': 'interface',
                                                               '@name': 'drp',
                                                               '@vendor': 'xilinx.com',
                                                               '@version': '1.0'},
                                                   'displayName': 'ch3_drp',
                                                   'name': 'ch3_drp',
                                                   'portMaps': {'portMap': [{'logicalPort': {'name': 'DADDR'},
                                                                             'physicalPort': {'name': 'ch3_drpaddr_int'}},
                                                                            {'logicalPort': {'name': 'DO'},
                                                                             'physicalPort': {'name': 'ch3_drpdo_int'}},
                                                                            {'logicalPort': {'name': 'DRDY'},
                                                                             'physicalPort': {'name': 'ch3_drprdy_int'}},
                                                                            {'logicalPort': {'name': 'DWE'},
                                                                             'physicalPort': {'name': 'ch3_drpwe_int'}},
                                                                            {'logicalPort': {'name': 'DEN'},
                                                                             'physicalPort': {'name': 'ch3_drpen_int'}},
                                                                            {'logicalPort': {'name': 'DI'},
                                                                             'physicalPort': {'name': 'ch3_drpdi_int'}}]},
                                                   'slave': None},
                                                  {'abstractionType': {'@library': 'interface',
                                                                       '@name': 'drp_rtl',
                                                                       '@vendor': 'xilinx.com',
                                                                       '@version': '1.0'},
                                                   'busType': {'@library': 'interface',
                                                               '@name': 'drp',
                                                               '@vendor': 'xilinx.com',
                                                               '@version': '1.0'},
                                                   'displayName': 'ch1_drp',
                                                   'name': 'ch1_drp',
                                                   'portMaps': {'portMap': [{'logicalPort': {'name': 'DI'},
                                                                             'physicalPort': {'name': 'ch1_drpdi_int'}},
                                                                            {'logicalPort': {'name': 'DO'},
                                                                             'physicalPort': {'name': 'ch1_drpdo_int'}},
                                                                            {'logicalPort': {'name': 'DADDR'},
                                                                             'physicalPort': {'name': 'ch1_drpaddr_int'}},
                                                                            {'logicalPort': {'name': 'DRDY'},
                                                                             'physicalPort': {'name': 'ch1_drprdy_int'}},
                                                                            {'logicalPort': {'name': 'DWE'},
                                                                             'physicalPort': {'name': 'ch1_drpwe_int'}},
                                                                            {'logicalPort': {'name': 'DEN'},
                                                                             'physicalPort': {'name': 'ch1_drpen_int'}}]},
                                                   'slave': None}]},
               'description': 'gty_quad_example_top_v1_0',
               'fileSets': {'fileSet': [{'file': [{'name': 'src/gty_quad_example_top.xdc',
                                                   'userFileType': ['xdc',
                                                                    'IMPORTED_FILE']},
                                                  {'name': 'src/gty_quad_vio_0/gty_quad_vio_0.xci',
                                                   'userFileType': ['xci',
                                                                    'IMPORTED_FILE']},
                                                  {'name': 'src/gty_quad/gty_quad.xci',
                                                   'userFileType': ['xci',
                                                                    'IMPORTED_FILE']},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_bit_sync.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_checking_raw.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_gtwiz_userclk_rx.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_gtwiz_userclk_tx.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_init.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_reset_sync.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_stimulus_raw.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'isIncludeFile': 'true',
                                                   'name': 'src/gty_quad_example_wrapper_functions.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_wrapper.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_prbs_any.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_top.v',
                                                   'userFileType': ['CHECKSUM_ac4d7f18',
                                                                    'IMPORTED_FILE']}],
                                         'name': 'xilinx_anylanguagesynthesis_view_fileset'},
                                        {'name': 'xilinx_anylanguagesynthesis_xilinx_com_ip_vio_3_0__ref_view_fileset',
                                         'vendorExtensions': {'subCoreRef': {'componentRef': {'@library': 'ip',
                                                                                              '@name': 'vio',
                                                                                              '@vendor': 'xilinx.com',
                                                                                              '@version': '3.0',
                                                                                              '@{http://www.w3.org/2001/XMLSchema-instance}type': 'componentRefType',
                                                                                              'mode': {'@name': 'create_mode'}}}}},
                                        {'name': 'xilinx_anylanguagesynthesis_xilinx_com_ip_gtwizard_ultrascale_1_7__ref_view_fileset',
                                         'vendorExtensions': {'subCoreRef': {'componentRef': {'@library': 'ip',
                                                                                              '@name': 'gtwizard_ultrascale',
                                                                                              '@vendor': 'xilinx.com',
                                                                                              '@version': '1.7',
                                                                                              'mode': {'@name': 'create_mode'}}}}},
                                        {'file': [{'fileType': 'verilogSource',
                                                   'isIncludeFile': 'true',
                                                   'name': 'src/gty_quad_example_wrapper_functions.v'},
                                                  {'name': 'sim/gty_quad_vio_0/gty_quad_vio_0.xci',
                                                   'userFileType': ['xci',
                                                                    'IMPORTED_FILE']},
                                                  {'name': 'sim/gty_quad/gty_quad.xci',
                                                   'userFileType': ['xci',
                                                                    'IMPORTED_FILE']},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_bit_sync.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_checking_raw.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_gtwiz_userclk_rx.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_gtwiz_userclk_tx.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_init.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_reset_sync.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_stimulus_raw.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_wrapper_functions.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_wrapper.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_prbs_any.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'sim/gty_quad_example_top.v',
                                                   'userFileType': 'IMPORTED_FILE'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_top.v'},
                                                  {'name': 'src/gty_quad/gty_quad.xci',
                                                   'userFileType': 'xci'},
                                                  {'name': 'src/gty_quad_vio_0/gty_quad_vio_0.xci',
                                                   'userFileType': 'xci'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_bit_sync.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_checking_raw.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_gtwiz_userclk_rx.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_gtwiz_userclk_tx.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_init.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_reset_sync.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_stimulus_raw.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_example_wrapper.v'},
                                                  {'fileType': 'verilogSource',
                                                   'name': 'src/gty_quad_prbs_any.v'}],
                                         'name': 'xilinx_anylanguagebehavioralsimulation_view_fileset'},
                                        {'name': 'xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_vio_3_0__ref_view_fileset',
                                         'vendorExtensions': {'subCoreRef': {'componentRef': {'@library': 'ip',
                                                                                              '@name': 'vio',
                                                                                              '@vendor': 'xilinx.com',
                                                                                              '@version': '3.0',
                                                                                              'mode': {'@name': 'create_mode'}}}}},
                                        {'name': 'xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_gtwizard_ultrascale_1_7__ref_view_fileset',
                                         'vendorExtensions': {'subCoreRef': {'componentRef': {'@library': 'ip',
                                                                                              '@name': 'gtwizard_ultrascale',
                                                                                              '@vendor': 'xilinx.com',
                                                                                              '@version': '1.7',
                                                                                              'mode': {'@name': 'create_mode'}}}}},
                                        {'file': {'fileType': 'verilogSource',
                                                  'name': 'src/gty_quad_example_top_sim.v',
                                                  'userFileType': ['IMPORTED_FILE',
                                                                   'USED_IN_simulation',
                                                                   'USED_IN_testbench']},
                                         'name': 'xilinx_testbench_view_fileset'},
                                        {'file': {'fileType': 'tclSource',
                                                  'name': 'xgui/gty_quad_example_top_v1_0.tcl',
                                                  'userFileType': ['CHECKSUM_f92e9879',
                                                                   'XGUI_VERSION_2']},
                                         'name': 'xilinx_xpgui_view_fileset'}]},
               'library': 'user',
               'model': {'ports': {'port': [{'name': 'cm0_drpaddr_common_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drpclk_common_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drpdi_common_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drpen_common_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drpwe_common_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpaddr_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '9',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpaddr_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '9',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpaddr_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '9',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpaddr_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '9',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpclk_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpclk_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpclk_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpclk_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpdi_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpdi_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpdi_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpdi_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpen_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpen_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpen_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpen_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpwe_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpwe_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpwe_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpwe_int',
                                             'wire': {'direction': 'in',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_gtrefclk00_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drpdo_common_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'cm0_drprdy_common_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drpdo_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drpdo_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drpdo_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drpdo_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '15',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_drprdy_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_drprdy_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_drprdy_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_drprdy_int',
                                             'wire': {'direction': 'out',
                                                      'vector': {'left': {'#text': '0',
                                                                          '@format': 'long'},
                                                                 'right': {'#text': '0',
                                                                           '@format': 'long'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'mgtrefclk0_x0y2_p',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'mgtrefclk0_x0y2_n',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_gtyrxn_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_gtyrxp_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_gtytxn_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch0_gtytxp_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_gtyrxn_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_gtyrxp_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_gtytxn_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch1_gtytxp_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_gtyrxn_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_gtyrxp_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_gtytxn_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch2_gtytxp_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_gtyrxn_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_gtyrxp_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_gtytxn_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'ch3_gtytxp_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'hb_gtwiz_reset_clk_freerun_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'hb_gtwiz_reset_all_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'link_down_latched_reset_in',
                                             'wire': {'direction': 'in',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'link_status_out',
                                             'wire': {'direction': 'out',
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'wire',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}},
                                            {'name': 'link_down_latched_out',
                                             'wire': {'direction': 'out',
                                                      'driver': {'defaultValue': {'#text': '0x1',
                                                                                  '@bitStringLength': '1',
                                                                                  '@format': 'bitString'}},
                                                      'wireTypeDefs': {'wireTypeDef': {'typeName': 'reg',
                                                                                       'viewNameRef': ['xilinx_anylanguagesynthesis',
                                                                                                       'xilinx_anylanguagebehavioralsimulation']}}}}]},
                         'views': {'view': [{'displayName': 'Synthesis',
                                             'envIdentifier': ':vivado.xilinx.com:synthesis',
                                             'fileSetRef': [{'localName': 'xilinx_anylanguagesynthesis_xilinx_com_ip_vio_3_0__ref_view_fileset'},
                                                            {'localName': 'xilinx_anylanguagesynthesis_xilinx_com_ip_gtwizard_ultrascale_1_7__ref_view_fileset'},
                                                            {'localName': 'xilinx_anylanguagesynthesis_view_fileset'}],
                                             'language': 'Verilog',
                                             'modelName': 'gty_quad_example_top',
                                             'name': 'xilinx_anylanguagesynthesis',
                                             'parameters': {'parameter': {'name': 'viewChecksum',
                                                                          'value': 'df63df7c'}}},
                                            {'displayName': 'Simulation',
                                             'envIdentifier': ':vivado.xilinx.com:simulation',
                                             'fileSetRef': [{'localName': 'xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_vio_3_0__ref_view_fileset'},
                                                            {'localName': 'xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_gtwizard_ultrascale_1_7__ref_view_fileset'},
                                                            {'localName': 'xilinx_anylanguagebehavioralsimulation_view_fileset'}],
                                             'language': 'Verilog',
                                             'modelName': 'gty_quad_example_top',
                                             'name': 'xilinx_anylanguagebehavioralsimulation',
                                             'parameters': {'parameter': {'name': 'viewChecksum',
                                                                          'value': 'e0ee2944'}}},
                                            {'displayName': 'Test Bench',
                                             'envIdentifier': ':vivado.xilinx.com:simulation.testbench',
                                             'fileSetRef': {'localName': 'xilinx_testbench_view_fileset'},
                                             'modelName': 'gty_quad_example_top_sim',
                                             'name': 'xilinx_testbench',
                                             'parameters': {'parameter': {'name': 'viewChecksum',
                                                                          'value': '31f99128'}}},
                                            {'displayName': 'UI Layout',
                                             'envIdentifier': ':vivado.xilinx.com:xgui.ui',
                                             'fileSetRef': {'localName': 'xilinx_xpgui_view_fileset'},
                                             'name': 'xilinx_xpgui',
                                             'parameters': {'parameter': {'name': 'viewChecksum',
                                                                          'value': 'f92e9879'}}}]}},
               'name': 'gty_quad_example_top',
               'parameters': {'parameter': {'name': 'Component_Name',
                                            'value': {'#text': 'gty_quad_example_top_v1_0',
                                                      '@id': 'PARAM_VALUE.Component_Name',
                                                      '@order': '1',
                                                      '@resolve': 'user'}}},
               'vendor': 'user.org',
               'vendorExtensions': {'coreExtensions': {'coreCreationDateTime': '2018-05-14T22:28:41Z',
                                                       'coreRevision': '1',
                                                       'definitionSource': 'package_project',
                                                       'displayName': 'gty_quad_example_top_v1_0',
                                                       'supportedFamilies': {'family': {'#text': 'kintexuplus',
                                                                                        '@lifeCycle': 'Production'}},
                                                       'tags': {'tag': {'#text': '/home/chiwei/xilinx_ip/gty_quad_example_top_v1_0',
                                                                        '@name': 'user.org:user:gty_quad_example_top:1.0_ARCHIVE_LOCATION'}},
                                                       'taxonomies': {'taxonomy': '/UserIP'}},
                                    'packagingInfo': {'checksum': [{'@scope': 'fileGroups',
                                                                    '@value': '7c08f79a'},
                                                                   {'@scope': 'ports',
                                                                    '@value': 'd09e9b38'},
                                                                   {'@scope': 'parameters',
                                                                    '@value': '6da712d4'}],
                                                      'xilinxVersion': '2018.1'}},
               'version': '1.0'}}