Analysis & Synthesis report for lab03
Tue Mar 13 10:39:06 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |lab03|sym_button:BS|y_present
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated
 15. Parameter Settings for User Entity Instance: rom_memory:ROM0|altsyncram:altsyncram_component
 16. altsyncram Parameter Settings by Entity Instance
 17. Port Connectivity Checks: "maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK2"
 18. Port Connectivity Checks: "maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK1"
 19. Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador|somadorcompleto:SOMA1"
 20. Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador"
 21. Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|comparador:COMPARA0"
 22. Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador"
 23. Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA"
 24. Port Connectivity Checks: "rom_memory:ROM0"
 25. Port Connectivity Checks: "contador:COUNTER|FFD:FFD3"
 26. Port Connectivity Checks: "contador:COUNTER|FFD:FFD2"
 27. Port Connectivity Checks: "contador:COUNTER|FFD:FFD1"
 28. Port Connectivity Checks: "contador:COUNTER|FFD:FFD0"
 29. Port Connectivity Checks: "sym_button:BS"
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Mar 13 10:39:06 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab03                                           ;
; Top-level Entity Name              ; lab03                                           ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 217                                             ;
;     Total combinational functions  ; 217                                             ;
;     Dedicated logic registers      ; 41                                              ;
; Total registers                    ; 41                                              ;
; Total pins                         ; 59                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 96                                              ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab03              ; lab03              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; registrador.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/registrador.vhd        ;         ;
; mux21_7bit.vhd                   ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/mux21_7bit.vhd         ;         ;
; maquina_vendas.vhd               ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/maquina_vendas.vhd     ;         ;
; FFJK.vhd                         ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/FFJK.vhd               ;         ;
; FFD.vhd                          ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/FFD.vhd                ;         ;
; dataPath.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/dataPath.vhd           ;         ;
; controller.vhd                   ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/controller.vhd         ;         ;
; somadorcompleto.vhd              ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/somadorcompleto.vhd    ;         ;
; somador7bits.vhd                 ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/somador7bits.vhd       ;         ;
; display7seg.vhd                  ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/display7seg.vhd        ;         ;
; bin_bcd_3digit.vhd               ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/bin_bcd_3digit.vhd     ;         ;
; bin_bcd_2digit.vhd               ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/bin_bcd_2digit.vhd     ;         ;
; contador.vhd                     ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/contador.vhd           ;         ;
; sym_button.vhd                   ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/sym_button.vhd         ;         ;
; clock.vhd                        ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/clock.vhd              ;         ;
; rom_memory.mif                   ; yes             ; User Memory Initialization File  ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/rom_memory.mif         ;         ;
; rom_memory.vhd                   ; yes             ; User Wizard-Generated File       ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/rom_memory.vhd         ;         ;
; main.vhd                         ; yes             ; User VHDL File                   ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/main.vhd               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_o9d1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/db/altsyncram_o9d1.tdf ;         ;
; comparador.vhd                   ; yes             ; Auto-Found VHDL File             ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/comparador.vhd         ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 217                                                                          ;
;                                             ;                                                                              ;
; Total combinational functions               ; 217                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 135                                                                          ;
;     -- 3 input functions                    ; 45                                                                           ;
;     -- <=2 input functions                  ; 37                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 181                                                                          ;
;     -- arithmetic mode                      ; 36                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 41                                                                           ;
;     -- Dedicated logic registers            ; 41                                                                           ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 59                                                                           ;
; Total memory bits                           ; 96                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
; Maximum fan-out node                        ; maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD8|qS ;
; Maximum fan-out                             ; 37                                                                           ;
; Total fan-out                               ; 926                                                                          ;
; Average fan-out                             ; 2.87                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                   ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
; |lab03                                    ; 217 (1)           ; 41 (0)       ; 96          ; 0            ; 0       ; 0         ; 59   ; 0            ; |lab03                                                                                ; work         ;
;    |bcd2_conversor:DISPLAYMOEDA|          ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|bcd2_conversor:DISPLAYMOEDA                                                    ; work         ;
;    |bcd3_conversor:DISPLAYTOTAL|          ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|bcd3_conversor:DISPLAYTOTAL                                                    ; work         ;
;    |clkDiv:DIV|                           ; 47 (47)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|clkDiv:DIV                                                                     ; work         ;
;    |contador:COUNTER|                     ; 4 (1)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|contador:COUNTER                                                               ; work         ;
;       |FFD:FFD0|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|contador:COUNTER|FFD:FFD0                                                      ; work         ;
;       |FFD:FFD1|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|contador:COUNTER|FFD:FFD1                                                      ; work         ;
;       |FFD:FFD2|                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|contador:COUNTER|FFD:FFD2                                                      ; work         ;
;       |FFD:FFD3|                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|contador:COUNTER|FFD:FFD3                                                      ; work         ;
;    |display:DISP0|                        ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|display:DISP0                                                                  ; work         ;
;    |display:DISP1|                        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|display:DISP1                                                                  ; work         ;
;    |display:DISP2|                        ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|display:DISP2                                                                  ; work         ;
;    |display:DISP3|                        ; 39 (39)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|display:DISP3                                                                  ; work         ;
;    |display:DISP4|                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|display:DISP4                                                                  ; work         ;
;    |maq_vendas:MAQUINONA|                 ; 24 (1)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA                                                           ; work         ;
;       |controller:CONTROL|                ; 4 (2)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|controller:CONTROL                                        ; work         ;
;          |FFJK:FFJK1|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK1                             ; work         ;
;          |FFJK:FFJK2|                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK2                             ; work         ;
;       |dataPath:OPERA|                    ; 19 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA                                            ; work         ;
;          |comparador:COMPARA0|            ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|comparador:COMPARA0                        ; work         ;
;          |registrador8bits:Registrador|   ; 3 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador               ; work         ;
;             |FFD:FFD1|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD1      ; work         ;
;             |FFD:FFD2|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD2      ; work         ;
;             |FFD:FFD3|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD3      ; work         ;
;             |FFD:FFD4|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD4      ; work         ;
;             |FFD:FFD5|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD5      ; work         ;
;             |FFD:FFD6|                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD6      ; work         ;
;             |FFD:FFD7|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD7      ; work         ;
;             |FFD:FFD8|                    ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador|FFD:FFD8      ; work         ;
;          |somador7bits:Somador|           ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador                       ; work         ;
;             |somadorcompleto:SOMA1|       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador|somadorcompleto:SOMA1 ; work         ;
;             |somadorcompleto:SOMA2|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador|somadorcompleto:SOMA2 ; work         ;
;    |rom_memory:ROM0|                      ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|rom_memory:ROM0                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|rom_memory:ROM0|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_o9d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 96          ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated ; work         ;
;    |sym_button:BS|                        ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab03|sym_button:BS                                                                  ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; Name                                                                                      ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF            ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+
; rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16           ; 6            ; --           ; --           ; 96   ; rom_memory.mif ;
+-------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab03|rom_memory:ROM0 ; C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB03/rom_memory.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------+--------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |lab03|sym_button:BS|y_present        ;
+-------------+-------------+-------------+-------------+
; Name        ; y_present.c ; y_present.b ; y_present.a ;
+-------------+-------------+-------------+-------------+
; y_present.a ; 0           ; 0           ; 0           ;
; y_present.b ; 0           ; 1           ; 1           ;
; y_present.c ; 1           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; sym_button:BS|y_present.c             ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 41    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 12    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 7     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |lab03|display:DISP4|outt[4] ;
; 64:1               ; 2 bits    ; 84 LEs        ; 64 LEs               ; 20 LEs                 ; No         ; |lab03|display:DISP0|outt[4] ;
; 128:1              ; 2 bits    ; 170 LEs       ; 64 LEs               ; 106 LEs                ; No         ; |lab03|display:DISP3|outt[4] ;
; 256:1              ; 2 bits    ; 340 LEs       ; 242 LEs              ; 98 LEs                 ; No         ; |lab03|display:DISP2|outt[6] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom_memory:ROM0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 6                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                   ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; rom_memory.mif       ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_o9d1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; rom_memory:ROM0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 6                                               ;
;     -- NUMWORDS_A                         ; 16                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK2" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; j    ; Input ; Info     ; Stuck at VCC                                         ;
; p    ; Input ; Info     ; Stuck at VCC                                         ;
; c    ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK1" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; k    ; Input ; Info     ; Stuck at VCC                                         ;
; p    ; Input ; Info     ; Stuck at VCC                                         ;
; c    ; Input ; Info     ; Stuck at VCC                                         ;
+------+-------+----------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador|somadorcompleto:SOMA1" ;
+------+-------+----------+----------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                          ;
+------+-------+----------+----------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador"                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|comparador:COMPARA0"                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; amaiorb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; aigualb ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; preset ; Input ; Info     ; Stuck at VCC                                                     ;
+--------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "maq_vendas:MAQUINONA|dataPath:OPERA" ;
+------------------+-------+----------+---------------------------+
; Port             ; Type  ; Severity ; Details                   ;
+------------------+-------+----------+---------------------------+
; valormoeda[7..6] ; Input ; Info     ; Stuck at GND              ;
+------------------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rom_memory:ROM0"                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; data ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wren ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "contador:COUNTER|FFD:FFD3" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; p    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "contador:COUNTER|FFD:FFD2" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; p    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "contador:COUNTER|FFD:FFD1" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; p    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "contador:COUNTER|FFD:FFD0" ;
+------+-------+----------+-----------------------------+
; Port ; Type  ; Severity ; Details                     ;
+------+-------+----------+-----------------------------+
; p    ; Input ; Info     ; Stuck at VCC                ;
+------+-------+----------+-----------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "sym_button:BS" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; r    ; Input ; Info     ; Stuck at GND    ;
+------+-------+----------+-----------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 13 10:39:01 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab03 -c lab03
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file registrador.vhd
    Info (12022): Found design unit 1: registrador8bits-ckt
    Info (12023): Found entity 1: registrador8bits
Info (12021): Found 2 design units, including 1 entities, in source file mux21_7bit.vhd
    Info (12022): Found design unit 1: Mux21_7bit-arq
    Info (12023): Found entity 1: Mux21_7bit
Info (12021): Found 2 design units, including 1 entities, in source file maquina_vendas.vhd
    Info (12022): Found design unit 1: maq_vendas-maq_v
    Info (12023): Found entity 1: maq_vendas
Info (12021): Found 2 design units, including 1 entities, in source file ffjk.vhd
    Info (12022): Found design unit 1: FFJK-ckt
    Info (12023): Found entity 1: FFJK
Info (12021): Found 2 design units, including 1 entities, in source file ffd.vhd
    Info (12022): Found design unit 1: FFD-ckt
    Info (12023): Found entity 1: FFD
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: dataPath-operational
    Info (12023): Found entity 1: dataPath
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-arq
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file somadorcompleto.vhd
    Info (12022): Found design unit 1: somadorcompleto-soma_bit
    Info (12023): Found entity 1: somadorcompleto
Info (12021): Found 2 design units, including 1 entities, in source file somador7bits.vhd
    Info (12022): Found design unit 1: somador7bits-sum
    Info (12023): Found entity 1: somador7bits
Info (12021): Found 2 design units, including 1 entities, in source file display7seg.vhd
    Info (12022): Found design unit 1: display-seg7
    Info (12023): Found entity 1: display
Info (12021): Found 2 design units, including 1 entities, in source file bin_bcd_3digit.vhd
    Info (12022): Found design unit 1: bcd3_conversor-conversor3
    Info (12023): Found entity 1: bcd3_conversor
Info (12021): Found 2 design units, including 1 entities, in source file bin_bcd_2digit.vhd
    Info (12022): Found design unit 1: bcd2_conversor-conversor2
    Info (12023): Found entity 1: bcd2_conversor
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: contador-counter
    Info (12023): Found entity 1: contador
Info (12021): Found 2 design units, including 1 entities, in source file sym_button.vhd
    Info (12022): Found design unit 1: sym_button-button
    Info (12023): Found entity 1: sym_button
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clkDiv-clock
    Info (12023): Found entity 1: clkDiv
Info (12021): Found 2 design units, including 1 entities, in source file rom_memory.vhd
    Info (12022): Found design unit 1: rom_memory-SYN
    Info (12023): Found entity 1: rom_memory
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: lab03-main
    Info (12023): Found entity 1: lab03
Info (12127): Elaborating entity "lab03" for the top level hierarchy
Info (12128): Elaborating entity "clkDiv" for hierarchy "clkDiv:DIV"
Info (12128): Elaborating entity "sym_button" for hierarchy "sym_button:BS"
Info (12128): Elaborating entity "contador" for hierarchy "contador:COUNTER"
Info (12128): Elaborating entity "FFD" for hierarchy "contador:COUNTER|FFD:FFD0"
Info (12128): Elaborating entity "rom_memory" for hierarchy "rom_memory:ROM0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom_memory:ROM0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom_memory:ROM0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom_memory:ROM0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_memory.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o9d1.tdf
    Info (12023): Found entity 1: altsyncram_o9d1
Info (12128): Elaborating entity "altsyncram_o9d1" for hierarchy "rom_memory:ROM0|altsyncram:altsyncram_component|altsyncram_o9d1:auto_generated"
Info (12128): Elaborating entity "maq_vendas" for hierarchy "maq_vendas:MAQUINONA"
Info (12128): Elaborating entity "dataPath" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA"
Info (12128): Elaborating entity "Mux21_7bit" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA|Mux21_7bit:MUX"
Info (12128): Elaborating entity "registrador8bits" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA|registrador8bits:Registrador"
Warning (12125): Using design file comparador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: comparador-compare
    Info (12023): Found entity 1: comparador
Info (12128): Elaborating entity "comparador" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA|comparador:COMPARA0"
Info (12128): Elaborating entity "somador7bits" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador"
Info (12128): Elaborating entity "somadorcompleto" for hierarchy "maq_vendas:MAQUINONA|dataPath:OPERA|somador7bits:Somador|somadorcompleto:SOMA1"
Info (12128): Elaborating entity "controller" for hierarchy "maq_vendas:MAQUINONA|controller:CONTROL"
Info (12128): Elaborating entity "FFJK" for hierarchy "maq_vendas:MAQUINONA|controller:CONTROL|FFJK:FFJK1"
Info (12128): Elaborating entity "bcd2_conversor" for hierarchy "bcd2_conversor:DISPLAYMOEDA"
Info (12128): Elaborating entity "bcd3_conversor" for hierarchy "bcd3_conversor:DISPLAYTOTAL"
Info (12128): Elaborating entity "display" for hierarchy "display:DISP0"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 282 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 48 output pins
    Info (21061): Implemented 217 logic cells
    Info (21064): Implemented 6 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 583 megabytes
    Info: Processing ended: Tue Mar 13 10:39:06 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


