Analysis & Synthesis report for Lab7B
Wed Aug 12 20:50:37 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Lab7B|controlUnit:integ|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: dataPath:TEST
 13. Parameter Settings for User Entity Instance: controlUnit:integ
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 12 20:50:37 2015   ;
; Quartus II Version                 ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name                      ; Lab7B                                   ;
; Top-level Entity Name              ; Lab7B                                   ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 113                                     ;
;     Total combinational functions  ; 113                                     ;
;     Dedicated logic registers      ; 50                                      ;
; Total registers                    ; 50                                      ;
; Total pins                         ; 48                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 0                                       ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 0                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Lab7B              ; Lab7B              ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                 ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+
; seg7DisplayforSecond.v           ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforSecond.v ;
; seg7DisplayforFirst.v            ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforFirst.v  ;
; oneSecClock.v                    ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/oneSecClock.v          ;
; seg7DisplayforLast.v             ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforLast.v   ;
; seg7DisplayforThird.v            ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/seg7DisplayforThird.v  ;
; Lab7Btest2.v                     ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/Lab7Btest2.v           ;
; controlUnit.v                    ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/controlUnit.v          ;
; dataPath.v                       ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/dataPath.v             ;
; countDown.v                      ; yes             ; User Verilog HDL File  ; I:/School/Degree/sem1/Michelle/Lab/Lab7Btest2LALLAALA/countDown.v            ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 113    ;
;                                             ;        ;
; Total combinational functions               ; 113    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 49     ;
;     -- 3 input functions                    ; 19     ;
;     -- <=2 input functions                  ; 45     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 89     ;
;     -- arithmetic mode                      ; 24     ;
;                                             ;        ;
; Total registers                             ; 50     ;
;     -- Dedicated logic registers            ; 50     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 48     ;
; Maximum fan-out node                        ; KEY[0] ;
; Maximum fan-out                             ; 40     ;
; Total fan-out                               ; 512    ;
; Average fan-out                             ; 2.43   ;
+---------------------------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                 ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                               ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
; |Lab7B                               ; 113 (0)           ; 50 (0)       ; 0           ; 0            ; 0       ; 0         ; 48   ; 0            ; |Lab7B                                            ; work         ;
;    |controlUnit:integ|               ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|controlUnit:integ                          ;              ;
;    |dataPath:TEST|                   ; 97 (12)           ; 43 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST                              ;              ;
;       |countDown:counter|            ; 21 (21)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|countDown:counter            ;              ;
;       |oneSecClock:clock|            ; 48 (48)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|oneSecClock:clock            ;              ;
;       |seg7DisplayforFirst:leftHEX|  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|seg7DisplayforFirst:leftHEX  ;              ;
;       |seg7DisplayforLast:rightHEX|  ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|seg7DisplayforLast:rightHEX  ;              ;
;       |seg7DisplayforSecond:secHEX|  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|seg7DisplayforSecond:secHEX  ;              ;
;       |seg7DisplayforThird:thirdHEX| ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab7B|dataPath:TEST|seg7DisplayforThird:thirdHEX ;              ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------+
; State Machine - |Lab7B|controlUnit:integ|state                                           ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; Name      ; state.s2b ; state.s2a ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+
; state.s0  ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1  ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2  ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3  ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4  ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s2a ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.s2b ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+----------+----------+----------+----------+----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controlUnit:integ|state~4             ; Lost fanout        ;
; controlUnit:integ|state~5             ; Lost fanout        ;
; controlUnit:integ|state~6             ; Lost fanout        ;
; Total Number of Removed Registers = 3 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Lab7B|dataPath:TEST|countDown:counter|unitDigit[1] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Lab7B|dataPath:TEST|displayChosen3[0]              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Lab7B|dataPath:TEST|displayChosen4[3]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:TEST ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; Stop           ; 11    ; Unsigned Binary                   ;
; Hrgo           ; 01    ; Unsigned Binary                   ;
; Crgo           ; 00    ; Unsigned Binary                   ;
; Timer          ; 10    ; Unsigned Binary                   ;
; H              ; 01    ; Unsigned Binary                   ;
; S              ; 11    ; Unsigned Binary                   ;
; C              ; 10    ; Unsigned Binary                   ;
; t              ; 10    ; Unsigned Binary                   ;
; r              ; 11    ; Unsigned Binary                   ;
; g              ; 011   ; Unsigned Binary                   ;
; p              ; 1010  ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:integ ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; Crgo           ; 00    ; Unsigned Binary                       ;
; Hrgo           ; 01    ; Unsigned Binary                       ;
; Timer          ; 10    ; Unsigned Binary                       ;
; Stop           ; 11    ; Unsigned Binary                       ;
; s0             ; 000   ; Unsigned Binary                       ;
; s1             ; 001   ; Unsigned Binary                       ;
; s2             ; 010   ; Unsigned Binary                       ;
; s3             ; 011   ; Unsigned Binary                       ;
; s4             ; 100   ; Unsigned Binary                       ;
; s2a            ; 101   ; Unsigned Binary                       ;
; s2b            ; 110   ; Unsigned Binary                       ;
; G              ; 00    ; Unsigned Binary                       ;
; Y              ; 01    ; Unsigned Binary                       ;
; R              ; 10    ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Aug 12 20:50:36 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7Bteset2 -c Lab7B
Info: Found 1 design units, including 1 entities, in source file seg7displayforsecond.v
    Info: Found entity 1: seg7DisplayforSecond
Info: Found 1 design units, including 1 entities, in source file seg7displayforfirst.v
    Info: Found entity 1: seg7DisplayforFirst
Info: Found 1 design units, including 1 entities, in source file onesecclock.v
    Info: Found entity 1: oneSecClock
Info: Found 1 design units, including 1 entities, in source file seg7displayforlast.v
    Info: Found entity 1: seg7DisplayforLast
Info: Found 1 design units, including 1 entities, in source file originalcu.v
    Info: Found entity 1: originalCU
Info: Found 1 design units, including 1 entities, in source file seg7displayforthird.v
    Info: Found entity 1: seg7DisplayforThird
Info: Found 1 design units, including 1 entities, in source file lab7btest2.v
    Info: Found entity 1: Lab7B
Info: Found 1 design units, including 1 entities, in source file controlunit.v
    Info: Found entity 1: controlUnit
Info: Found 1 design units, including 1 entities, in source file datapath.v
    Info: Found entity 1: dataPath
Info: Found 1 design units, including 1 entities, in source file countdown.v
    Info: Found entity 1: countDown
Warning (10236): Verilog HDL Implicit Net warning at Lab7Btest2.v(10): created implicit net for "LEDR"
Warning (10236): Verilog HDL Implicit Net warning at dataPath.v(12): created implicit net for "myClock"
Info: Elaborating entity "Lab7B" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Lab7Btest2.v(10): object "LEDR" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Lab7Btest2.v(10): truncated value with size 10 to match size of target (1)
Warning (10034): Output port "LEDG[3]" at Lab7Btest2.v(6) has no driver
Info: Elaborating entity "dataPath" for hierarchy "dataPath:TEST"
Info: Elaborating entity "oneSecClock" for hierarchy "dataPath:TEST|oneSecClock:clock"
Warning (10230): Verilog HDL assignment warning at oneSecClock.v(23): truncated value with size 32 to match size of target (25)
Info: Elaborating entity "countDown" for hierarchy "dataPath:TEST|countDown:counter"
Warning (10230): Verilog HDL assignment warning at countDown.v(28): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at countDown.v(33): truncated value with size 32 to match size of target (2)
Info: Elaborating entity "seg7DisplayforFirst" for hierarchy "dataPath:TEST|seg7DisplayforFirst:leftHEX"
Info: Elaborating entity "seg7DisplayforSecond" for hierarchy "dataPath:TEST|seg7DisplayforSecond:secHEX"
Info: Elaborating entity "seg7DisplayforThird" for hierarchy "dataPath:TEST|seg7DisplayforThird:thirdHEX"
Info: Elaborating entity "seg7DisplayforLast" for hierarchy "dataPath:TEST|seg7DisplayforLast:rightHEX"
Info: Elaborating entity "controlUnit" for hierarchy "controlUnit:integ"
Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "dataPath:TEST|countDown:counter|tensDigit[0]" is converted into an equivalent circuit using register "dataPath:TEST|countDown:counter|tensDigit[0]~_emulated" and latch "dataPath:TEST|countDown:counter|tensDigit[0]~latch"
    Warning (13310): Register "dataPath:TEST|countDown:counter|tensDigit[1]" is converted into an equivalent circuit using register "dataPath:TEST|countDown:counter|tensDigit[1]~_emulated" and latch "dataPath:TEST|countDown:counter|tensDigit[1]~latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at VCC
    Warning (13410): Pin "HEX2[1]" is stuck at VCC
    Warning (13410): Pin "HEX2[2]" is stuck at VCC
Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below.
    Info: Register "controlUnit:integ|state~4" lost all its fanouts during netlist optimizations.
    Info: Register "controlUnit:integ|state~5" lost all its fanouts during netlist optimizations.
    Info: Register "controlUnit:integ|state~6" lost all its fanouts during netlist optimizations.
Warning: Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
Info: Implemented 162 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 36 output pins
    Info: Implemented 114 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Wed Aug 12 20:50:37 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


