//  ----------------------------------------------------------------------
//  File Name   : GenCFold/image_d2blender_reg_venusa.h
//  Description : C header file generated by Python script.
//  Author      : dlchang
//  Script Ver  : LS.AUTO_REG.2024.12.12
//  SVN Revision: Can't find <<VenusA_SoC_Memory_Mapping.xlsx>> SVN detail info,pls chk£¡£¡
//  Create Time : 2025-04-18 09:52:08
//  Comments    : 
//  ----------------------------------------------------------------------

#ifndef __IMAGE_D2BLENDER_REGFILE_H__
#define __IMAGE_D2BLENDER_REGFILE_H__

#include <stdint.h>

#define IMAGE_D2BLENDER_BLENDER_EN_OFFSET           0x000
#define IMAGE_D2BLENDER_BLENDER_EN_BLENDER_EN_Pos    0
#define IMAGE_D2BLENDER_BLENDER_EN_BLENDER_EN_Msk    0x1

#define IMAGE_D2BLENDER_BLENDER_CTRL_OFFSET         0x004
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2BLENDER_SOFT_CLR_Pos    9
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2BLENDER_SOFT_CLR_Msk    0x200
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2OUT_FIFO_CLR_Pos    8
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2OUT_FIFO_CLR_Msk    0x100
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2MASK_FIFO_CLR_Pos    7
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2MASK_FIFO_CLR_Msk    0x80
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2BACK_FIFO_CLR_Pos    6
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2BACK_FIFO_CLR_Msk    0x40
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2FORE_FIFO_CLR_Pos    5
#define IMAGE_D2BLENDER_BLENDER_CTRL_D2FORE_FIFO_CLR_Msk    0x20
#define IMAGE_D2BLENDER_BLENDER_CTRL_PREMULT_EN_Pos    4
#define IMAGE_D2BLENDER_BLENDER_CTRL_PREMULT_EN_Msk    0x10
#define IMAGE_D2BLENDER_BLENDER_CTRL_BLENDER_MODE_Pos    3
#define IMAGE_D2BLENDER_BLENDER_CTRL_BLENDER_MODE_Msk    0x8
#define IMAGE_D2BLENDER_BLENDER_CTRL_BACK_ALPHA_MODE_Pos    2
#define IMAGE_D2BLENDER_BLENDER_CTRL_BACK_ALPHA_MODE_Msk    0x4
#define IMAGE_D2BLENDER_BLENDER_CTRL_FORE_ALPHA_MODE_Pos    0
#define IMAGE_D2BLENDER_BLENDER_CTRL_FORE_ALPHA_MODE_Msk    0x3

#define IMAGE_D2BLENDER_ALPHA_OFFSET                0x008
#define IMAGE_D2BLENDER_ALPHA_BACK_ALPHA_Pos        8
#define IMAGE_D2BLENDER_ALPHA_BACK_ALPHA_Msk        0xff00
#define IMAGE_D2BLENDER_ALPHA_FORE_ALPHA_Pos        0
#define IMAGE_D2BLENDER_ALPHA_FORE_ALPHA_Msk        0xff

#define IMAGE_D2BLENDER_COLOR_OFFSET                0x00C
#define IMAGE_D2BLENDER_COLOR_COLOR_B_Pos           16
#define IMAGE_D2BLENDER_COLOR_COLOR_B_Msk           0xff0000
#define IMAGE_D2BLENDER_COLOR_COLOR_G_Pos           8
#define IMAGE_D2BLENDER_COLOR_COLOR_G_Msk           0xff00
#define IMAGE_D2BLENDER_COLOR_COLOR_R_Pos           0
#define IMAGE_D2BLENDER_COLOR_COLOR_R_Msk           0xff

#define IMAGE_D2BLENDER_D2BLENDER_SIZE_OFFSET       0x010
#define IMAGE_D2BLENDER_D2BLENDER_SIZE_D2BLENDER_SIZE_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_SIZE_D2BLENDER_SIZE_Msk    0xfffff

#define IMAGE_D2BLENDER_D2BLENDER_BREXCHANGE_EN_OFFSET    0x014
#define IMAGE_D2BLENDER_D2BLENDER_BREXCHANGE_EN_D2BACK_BREXCHANGE_EN_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_BREXCHANGE_EN_D2BACK_BREXCHANGE_EN_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_BREXCHANGE_EN_D2FORE_BREXCHANGE_EN_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_BREXCHANGE_EN_D2FORE_BREXCHANGE_EN_Msk    0x1

#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_OFFSET    0x018
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_BURST_THD_Pos    24
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_BURST_THD_Msk    0x3f000000
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_BURST_THD_Pos    20
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_BURST_THD_Msk    0xf00000
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_BURST_THD_Pos    14
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_BURST_THD_Msk    0xfc000
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_BURST_THD_Pos    8
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_BURST_THD_Msk    0x3f00
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_REQ_EN_Pos    7
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_REQ_EN_Msk    0x80
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_SINGLE_EN_Pos    6
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2OUT_SINGLE_EN_Msk    0x40
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_REQ_EN_Pos    5
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_REQ_EN_Msk    0x20
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_SINGLE_EN_Pos    4
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2MASK_SINGLE_EN_Msk    0x10
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_REQ_EN_Pos    3
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_REQ_EN_Msk    0x8
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_SINGLE_EN_Pos    2
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2BACK_SINGLE_EN_Msk    0x4
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_REQ_EN_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_REQ_EN_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_SINGLE_EN_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_DMA_CTRL_DMA_D2FORE_SINGLE_EN_Msk    0x1

#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_OFFSET    0x01C
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_BLENDER_COMPLETE_MASK_Pos    8
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_BLENDER_COMPLETE_MASK_Msk    0x100
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2OUT_FIFO_UNDERFLOW_MASK_Pos    7
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2OUT_FIFO_UNDERFLOW_MASK_Msk    0x80
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2OUT_FIFO_OVERFLOW_MASK_Pos    6
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2OUT_FIFO_OVERFLOW_MASK_Msk    0x40
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2MASK_FIFO_UNDERFLOW_MASK_Pos    5
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2MASK_FIFO_UNDERFLOW_MASK_Msk    0x20
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2MASK_FIFO_OVERFLOW_MASK_Pos    4
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2MASK_FIFO_OVERFLOW_MASK_Msk    0x10
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2BACK_FIFO_UNDERFLOW_MASK_Pos    3
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2BACK_FIFO_UNDERFLOW_MASK_Msk    0x8
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2BACK_FIFO_OVERFLOW_MASK_Pos    2
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2BACK_FIFO_OVERFLOW_MASK_Msk    0x4
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2FORE_FIFO_UNDERFLOW_MASK_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2FORE_FIFO_UNDERFLOW_MASK_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2FORE_FIFO_OVERFLOW_MASK_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_INTR_MASK_D2FORE_FIFO_OVERFLOW_MASK_Msk    0x1

#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_OFFSET    0x020
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_BLENDER_COMPLETE_CLR_Pos    8
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_BLENDER_COMPLETE_CLR_Msk    0x100
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2OUT_FIFO_UNDERFLOW_CLR_Pos    7
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2OUT_FIFO_UNDERFLOW_CLR_Msk    0x80
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2OUT_FIFO_OVERFLOW_CLR_Pos    6
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2OUT_FIFO_OVERFLOW_CLR_Msk    0x40
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2MASK_FIFO_UNDERFLOW_CLR_Pos    5
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2MASK_FIFO_UNDERFLOW_CLR_Msk    0x20
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2MASK_FIFO_OVERFLOW_CLR_Pos    4
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2MASK_FIFO_OVERFLOW_CLR_Msk    0x10
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2BACK_FIFO_UNDERFLOW_CLR_Pos    3
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2BACK_FIFO_UNDERFLOW_CLR_Msk    0x8
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2BACK_FIFO_OVERFLOW_CLR_Pos    2
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2BACK_FIFO_OVERFLOW_CLR_Msk    0x4
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2FORE_FIFO_UNDERFLOW_CLR_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2FORE_FIFO_UNDERFLOW_CLR_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2FORE_FIFO_OVERFLOW_CLR_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_INTR_CLR_D2FORE_FIFO_OVERFLOW_CLR_Msk    0x1

#define IMAGE_D2BLENDER_D2BLENDER_IRQ_OFFSET        0x024
#define IMAGE_D2BLENDER_D2BLENDER_IRQ_IRQ_Pos       0
#define IMAGE_D2BLENDER_D2BLENDER_IRQ_IRQ_Msk       0x1

#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_OFFSET    0x028
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_BLENDER_COMPLETE_ISR_Pos    8
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_BLENDER_COMPLETE_ISR_Msk    0x100
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2OUT_FIFO_UNDERFLOW_ISR_Pos    7
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2OUT_FIFO_UNDERFLOW_ISR_Msk    0x80
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2OUT_FIFO_OVERFLOW_ISR_Pos    6
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2OUT_FIFO_OVERFLOW_ISR_Msk    0x40
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2MASK_FIFO_UNDERFLOW_ISR_Pos    5
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2MASK_FIFO_UNDERFLOW_ISR_Msk    0x20
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2MASK_FIFO_OVERFLOW_ISR_Pos    4
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2MASK_FIFO_OVERFLOW_ISR_Msk    0x10
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2BACK_FIFO_UNDERFLOW_ISR_Pos    3
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2BACK_FIFO_UNDERFLOW_ISR_Msk    0x8
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2BACK_FIFO_OVERFLOW_ISR_Pos    2
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2BACK_FIFO_OVERFLOW_ISR_Msk    0x4
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2FORE_FIFO_UNDERFLOW_ISR_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2FORE_FIFO_UNDERFLOW_ISR_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2FORE_FIFO_OVERFLOW_ISR_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_INT_STATUS_D2FORE_FIFO_OVERFLOW_ISR_Msk    0x1

#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_OFFSET    0x02C
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_BLENDER_COMPLETE_IRSR_Pos    8
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_BLENDER_COMPLETE_IRSR_Msk    0x100
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2OUT_FIFO_UNDERFLOW_IRSR_Pos    7
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2OUT_FIFO_UNDERFLOW_IRSR_Msk    0x80
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2OUT_FIFO_OVERFLOW_IRSR_Pos    6
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2OUT_FIFO_OVERFLOW_IRSR_Msk    0x40
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2MASK_FIFO_UNDERFLOW_IRSR_Pos    5
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2MASK_FIFO_UNDERFLOW_IRSR_Msk    0x20
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2MASK_FIFO_OVERFLOW_IRSR_Pos    4
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2MASK_FIFO_OVERFLOW_IRSR_Msk    0x10
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2BACK_FIFO_UNDERFLOW_IRSR_Pos    3
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2BACK_FIFO_UNDERFLOW_IRSR_Msk    0x8
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2BACK_FIFO_OVERFLOW_IRSR_Pos    2
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2BACK_FIFO_OVERFLOW_IRSR_Msk    0x4
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2FORE_FIFO_UNDERFLOW_IRSR_Pos    1
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2FORE_FIFO_UNDERFLOW_IRSR_Msk    0x2
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2FORE_FIFO_OVERFLOW_IRSR_Pos    0
#define IMAGE_D2BLENDER_D2BLENDER_INT_RAW_STATUS_D2FORE_FIFO_OVERFLOW_IRSR_Msk    0x1

struct IMAGE_D2BLENDER_REG_BLENDER_EN_BITS
{
    volatile uint32_t BLENDER_EN                    : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union IMAGE_D2BLENDER_REG_BLENDER_EN {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_BLENDER_EN_BITS      bit;
};

struct IMAGE_D2BLENDER_REG_BLENDER_CTRL_BITS
{
    volatile uint32_t FORE_ALPHA_MODE               : 2; // bit 0~1
    volatile uint32_t BACK_ALPHA_MODE               : 1; // bit 2~2
    volatile uint32_t BLENDER_MODE                  : 1; // bit 3~3
    volatile uint32_t PREMULT_EN                    : 1; // bit 4~4
    volatile uint32_t D2FORE_FIFO_CLR               : 1; // bit 5~5
    volatile uint32_t D2BACK_FIFO_CLR               : 1; // bit 6~6
    volatile uint32_t D2MASK_FIFO_CLR               : 1; // bit 7~7
    volatile uint32_t D2OUT_FIFO_CLR                : 1; // bit 8~8
    volatile uint32_t D2BLENDER_SOFT_CLR            : 1; // bit 9~9
    volatile uint32_t RESV_10_31                    : 22; // bit 10~31
};

union IMAGE_D2BLENDER_REG_BLENDER_CTRL {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_BLENDER_CTRL_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_ALPHA_BITS
{
    volatile uint32_t FORE_ALPHA                    : 8; // bit 0~7
    volatile uint32_t BACK_ALPHA                    : 8; // bit 8~15
    volatile uint32_t RESV_16_31                    : 16; // bit 16~31
};

union IMAGE_D2BLENDER_REG_ALPHA {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_ALPHA_BITS           bit;
};

struct IMAGE_D2BLENDER_REG_COLOR_BITS
{
    volatile uint32_t COLOR_R                       : 8; // bit 0~7
    volatile uint32_t COLOR_G                       : 8; // bit 8~15
    volatile uint32_t COLOR_B                       : 8; // bit 16~23
    volatile uint32_t RESV_24_31                    : 8; // bit 24~31
};

union IMAGE_D2BLENDER_REG_COLOR {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_COLOR_BITS           bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_SIZE_BITS
{
    volatile uint32_t D2BLENDER_SIZE                : 20; // bit 0~19
    volatile uint32_t RESV_20_31                    : 12; // bit 20~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_SIZE {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_SIZE_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_BREXCHANGE_EN_BITS
{
    volatile uint32_t D2FORE_BREXCHANGE_EN          : 1; // bit 0~0
    volatile uint32_t D2BACK_BREXCHANGE_EN          : 1; // bit 1~1
    volatile uint32_t RESV_2_31                     : 30; // bit 2~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_BREXCHANGE_EN {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_BREXCHANGE_EN_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_DMA_CTRL_BITS
{
    volatile uint32_t DMA_D2FORE_SINGLE_EN          : 1; // bit 0~0
    volatile uint32_t DMA_D2FORE_REQ_EN             : 1; // bit 1~1
    volatile uint32_t DMA_D2BACK_SINGLE_EN          : 1; // bit 2~2
    volatile uint32_t DMA_D2BACK_REQ_EN             : 1; // bit 3~3
    volatile uint32_t DMA_D2MASK_SINGLE_EN          : 1; // bit 4~4
    volatile uint32_t DMA_D2MASK_REQ_EN             : 1; // bit 5~5
    volatile uint32_t DMA_D2OUT_SINGLE_EN           : 1; // bit 6~6
    volatile uint32_t DMA_D2OUT_REQ_EN              : 1; // bit 7~7
    volatile uint32_t DMA_D2FORE_BURST_THD          : 6; // bit 8~13
    volatile uint32_t DMA_D2BACK_BURST_THD          : 6; // bit 14~19
    volatile uint32_t DMA_D2MASK_BURST_THD          : 4; // bit 20~23
    volatile uint32_t DMA_D2OUT_BURST_THD           : 6; // bit 24~29
    volatile uint32_t RESV_30_31                    : 2; // bit 30~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_DMA_CTRL {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_DMA_CTRL_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_INTR_MASK_BITS
{
    volatile uint32_t D2FORE_FIFO_OVERFLOW_MASK     : 1; // bit 0~0
    volatile uint32_t D2FORE_FIFO_UNDERFLOW_MASK    : 1; // bit 1~1
    volatile uint32_t D2BACK_FIFO_OVERFLOW_MASK     : 1; // bit 2~2
    volatile uint32_t D2BACK_FIFO_UNDERFLOW_MASK    : 1; // bit 3~3
    volatile uint32_t D2MASK_FIFO_OVERFLOW_MASK     : 1; // bit 4~4
    volatile uint32_t D2MASK_FIFO_UNDERFLOW_MASK    : 1; // bit 5~5
    volatile uint32_t D2OUT_FIFO_OVERFLOW_MASK      : 1; // bit 6~6
    volatile uint32_t D2OUT_FIFO_UNDERFLOW_MASK     : 1; // bit 7~7
    volatile uint32_t BLENDER_COMPLETE_MASK         : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_INTR_MASK {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_INTR_MASK_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_INTR_CLR_BITS
{
    volatile uint32_t D2FORE_FIFO_OVERFLOW_CLR      : 1; // bit 0~0
    volatile uint32_t D2FORE_FIFO_UNDERFLOW_CLR     : 1; // bit 1~1
    volatile uint32_t D2BACK_FIFO_OVERFLOW_CLR      : 1; // bit 2~2
    volatile uint32_t D2BACK_FIFO_UNDERFLOW_CLR     : 1; // bit 3~3
    volatile uint32_t D2MASK_FIFO_OVERFLOW_CLR      : 1; // bit 4~4
    volatile uint32_t D2MASK_FIFO_UNDERFLOW_CLR     : 1; // bit 5~5
    volatile uint32_t D2OUT_FIFO_OVERFLOW_CLR       : 1; // bit 6~6
    volatile uint32_t D2OUT_FIFO_UNDERFLOW_CLR      : 1; // bit 7~7
    volatile uint32_t BLENDER_COMPLETE_CLR          : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_INTR_CLR {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_INTR_CLR_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_IRQ_BITS
{
    volatile uint32_t IRQ                           : 1; // bit 0~0
    volatile uint32_t RESV_1_31                     : 31; // bit 1~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_IRQ {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_IRQ_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_INT_STATUS_BITS
{
    volatile uint32_t D2FORE_FIFO_OVERFLOW_ISR      : 1; // bit 0~0
    volatile uint32_t D2FORE_FIFO_UNDERFLOW_ISR     : 1; // bit 1~1
    volatile uint32_t D2BACK_FIFO_OVERFLOW_ISR      : 1; // bit 2~2
    volatile uint32_t D2BACK_FIFO_UNDERFLOW_ISR     : 1; // bit 3~3
    volatile uint32_t D2MASK_FIFO_OVERFLOW_ISR      : 1; // bit 4~4
    volatile uint32_t D2MASK_FIFO_UNDERFLOW_ISR     : 1; // bit 5~5
    volatile uint32_t D2OUT_FIFO_OVERFLOW_ISR       : 1; // bit 6~6
    volatile uint32_t D2OUT_FIFO_UNDERFLOW_ISR      : 1; // bit 7~7
    volatile uint32_t BLENDER_COMPLETE_ISR          : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_INT_STATUS {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_INT_STATUS_BITS    bit;
};

struct IMAGE_D2BLENDER_REG_D2BLENDER_INT_RAW_STATUS_BITS
{
    volatile uint32_t D2FORE_FIFO_OVERFLOW_IRSR     : 1; // bit 0~0
    volatile uint32_t D2FORE_FIFO_UNDERFLOW_IRSR    : 1; // bit 1~1
    volatile uint32_t D2BACK_FIFO_OVERFLOW_IRSR     : 1; // bit 2~2
    volatile uint32_t D2BACK_FIFO_UNDERFLOW_IRSR    : 1; // bit 3~3
    volatile uint32_t D2MASK_FIFO_OVERFLOW_IRSR     : 1; // bit 4~4
    volatile uint32_t D2MASK_FIFO_UNDERFLOW_IRSR    : 1; // bit 5~5
    volatile uint32_t D2OUT_FIFO_OVERFLOW_IRSR      : 1; // bit 6~6
    volatile uint32_t D2OUT_FIFO_UNDERFLOW_IRSR     : 1; // bit 7~7
    volatile uint32_t BLENDER_COMPLETE_IRSR         : 1; // bit 8~8
    volatile uint32_t RESV_9_31                     : 23; // bit 9~31
};

union IMAGE_D2BLENDER_REG_D2BLENDER_INT_RAW_STATUS {
    volatile uint32_t                               all;
    struct IMAGE_D2BLENDER_REG_D2BLENDER_INT_RAW_STATUS_BITS    bit;
};

typedef struct
{
    union IMAGE_D2BLENDER_REG_BLENDER_EN            REG_BLENDER_EN; // 0x000
    union IMAGE_D2BLENDER_REG_BLENDER_CTRL          REG_BLENDER_CTRL; // 0x004
    union IMAGE_D2BLENDER_REG_ALPHA                 REG_ALPHA;   // 0x008
    union IMAGE_D2BLENDER_REG_COLOR                 REG_COLOR;   // 0x00C
    union IMAGE_D2BLENDER_REG_D2BLENDER_SIZE        REG_D2BLENDER_SIZE; // 0x010
    union IMAGE_D2BLENDER_REG_D2BLENDER_BREXCHANGE_EN    REG_D2BLENDER_BREXCHANGE_EN; // 0x014
    union IMAGE_D2BLENDER_REG_D2BLENDER_DMA_CTRL    REG_D2BLENDER_DMA_CTRL; // 0x018
    union IMAGE_D2BLENDER_REG_D2BLENDER_INTR_MASK    REG_D2BLENDER_INTR_MASK; // 0x01C
    union IMAGE_D2BLENDER_REG_D2BLENDER_INTR_CLR    REG_D2BLENDER_INTR_CLR; // 0x020
    union IMAGE_D2BLENDER_REG_D2BLENDER_IRQ         REG_D2BLENDER_IRQ; // 0x024
    union IMAGE_D2BLENDER_REG_D2BLENDER_INT_STATUS    REG_D2BLENDER_INT_STATUS; // 0x028
    union IMAGE_D2BLENDER_REG_D2BLENDER_INT_RAW_STATUS    REG_D2BLENDER_INT_RAW_STATUS; // 0x02C
} IMAGE_D2BLENDER_RegDef;


#endif // __IMAGE_D2BLENDER_REGFILE_H__

