<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>forward</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.689</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>10560032</Best-caseLatency>
            <Average-caseLatency>10560032</Average-caseLatency>
            <Worst-caseLatency>10560032</Worst-caseLatency>
            <Best-caseRealTimeLatency>35.165 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>35.165 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>35.165 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>10560018</DataflowPipelineThroughput>
            <Interval-min>10560018</Interval-min>
            <Interval-max>10560018</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/gemm.cpp:92</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>88</BRAM_18K>
            <DSP>17</DSP>
            <FF>2329</FF>
            <LUT>1893</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>v32_address0</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_ce0</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_d0</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_q0</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_we0</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_address1</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_ce1</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_d1</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_q1</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v32_we1</name>
            <Object>v32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_address0</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_ce0</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_d0</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_q0</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_we0</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_address1</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_ce1</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_d1</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_q1</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v33_we1</name>
            <Object>v33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_address0</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_ce0</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_d0</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_q0</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_we0</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_address1</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_ce1</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_d1</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_q1</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v34_we1</name>
            <Object>v34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_address0</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_ce0</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_d0</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_q0</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_we0</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_address1</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_ce1</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_d1</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_q1</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v35_we1</name>
            <Object>v35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>forward</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>forward</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>node2_U0</InstName>
                    <ModuleName>node2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>56</ID>
                    <BindInstances>v22_U add_ln62_1_fu_203_p2 add_ln62_fu_215_p2 add_ln63_fu_381_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U3 mac_muladd_8ns_8ns_8ns_16_4_1_U3 mac_muladd_8ns_8ns_8ns_16_4_1_U4 mac_muladd_8ns_8ns_8ns_16_4_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U2 fadd_32ns_32ns_32_7_full_dsp_1_U1 add_ln64_fu_331_p2 add_ln63_1_fu_337_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node1_U0</InstName>
                    <ModuleName>node1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>65</ID>
                    <BindInstances>add_ln39_1_fu_130_p2 add_ln39_fu_176_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U15 mac_muladd_8ns_8ns_8ns_16_4_1_U15 fmul_32ns_32ns_32_4_max_dsp_1_U13 fmul_32ns_32ns_32_4_max_dsp_1_U14 fadd_32ns_32ns_32_7_full_dsp_1_U12 add_ln40_fu_157_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>node0_U0</InstName>
                    <ModuleName>node0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>73</ID>
                    <BindInstances>add_ln21_1_fu_101_p2 add_ln21_fu_147_p2 mac_muladd_8ns_8ns_8ns_16_4_1_U19 mac_muladd_8ns_8ns_8ns_16_4_1_U19 add_ln22_fu_128_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>v37_U v36_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>node2</Name>
            <Loops>
                <loop4_loop5_loop6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.689</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10560017</Best-caseLatency>
                    <Average-caseLatency>10560017</Average-caseLatency>
                    <Worst-caseLatency>10560017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.165 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.165 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.165 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10560017</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop4_loop5_loop6>
                        <Name>loop4_loop5_loop6</Name>
                        <Slack>2.43</Slack>
                        <TripCount>10560000</TripCount>
                        <Latency>10560015</Latency>
                        <AbsoluteTimeLatency>35.165 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop4_loop5_loop6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/gemm.cpp:64</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop4_loop5_loop6>
                            <Name>loop4_loop5_loop6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/gemm.cpp:63</SourceLocation>
                        </loop4_loop5_loop6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>86</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1226</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>947</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="86" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="v22_U" SOURCE="src/gemm.cpp:61" STORAGESIZE="32 44000 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_203_p2" SOURCE="src/gemm.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_215_p2" SOURCE="src/gemm.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_381_p2" SOURCE="src/gemm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U3" SOURCE="src/gemm.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U3" SOURCE="src/gemm.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U4" SOURCE="src/gemm.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U4" SOURCE="src/gemm.cpp:72" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop4_loop5_loop6" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U2" SOURCE="src/gemm.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="v29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop4_loop5_loop6" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U1" SOURCE="src/gemm.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_331_p2" SOURCE="src/gemm.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop4_loop5_loop6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_337_p2" SOURCE="src/gemm.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node1</Name>
            <Loops>
                <loop2_loop3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44017</Best-caseLatency>
                    <Average-caseLatency>44017</Average-caseLatency>
                    <Worst-caseLatency>44017</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.147 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.147 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.147 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44017</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop2_loop3>
                        <Name>loop2_loop3</Name>
                        <Slack>2.43</Slack>
                        <TripCount>44000</TripCount>
                        <Latency>44015</Latency>
                        <AbsoluteTimeLatency>0.147 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>17</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop2_loop3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/gemm.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop2_loop3>
                            <Name>loop2_loop3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/gemm.cpp:39</SourceLocation>
                        </loop2_loop3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>836</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>566</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_130_p2" SOURCE="src/gemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_176_p2" SOURCE="src/gemm.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop2_loop3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U15" SOURCE="src/gemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U15" SOURCE="src/gemm.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U13" SOURCE="src/gemm.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="v15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="loop2_loop3" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U14" SOURCE="src/gemm.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="v16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="loop2_loop3" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U12" SOURCE="src/gemm.cpp:48" STORAGESUBTYPE="" URAM="0" VARIABLE="v17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop2_loop3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_157_p2" SOURCE="src/gemm.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>node0</Name>
            <Loops>
                <loop0_loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.487</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44004</Best-caseLatency>
                    <Average-caseLatency>44004</Average-caseLatency>
                    <Worst-caseLatency>44004</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.147 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.147 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.147 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44004</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loop0_loop1>
                        <Name>loop0_loop1</Name>
                        <Slack>2.43</Slack>
                        <TripCount>44000</TripCount>
                        <Latency>44002</Latency>
                        <AbsoluteTimeLatency>0.147 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loop0_loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/gemm.cpp:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <loop0_loop1>
                            <Name>loop0_loop1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/gemm.cpp:21</SourceLocation>
                        </loop0_loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>75</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>194</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_101_p2" SOURCE="src/gemm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_147_p2" SOURCE="src/gemm.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U19" SOURCE="src/gemm.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U19" SOURCE="src/gemm.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loop0_loop1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_128_p2" SOURCE="src/gemm.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>forward</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.689</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10560032</Best-caseLatency>
                    <Average-caseLatency>10560032</Average-caseLatency>
                    <Worst-caseLatency>10560032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>35.165 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>35.165 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>35.165 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>10560018</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10560018</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/gemm.cpp:92</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>88</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>17</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2329</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1893</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v37_U" SOURCE="src/gemm.cpp:95" STORAGESIZE="32 44000 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="v36_U" SOURCE="src/gemm.cpp:93" STORAGESIZE="32 44000 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="v36"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>v37_U</Name>
            <ParentInst/>
            <StaticDepth>44000</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>v36_U</Name>
            <ParentInst/>
            <StaticDepth>44000</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v32" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v32_address0" name="v32_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v32_ce0" name="v32_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v32_d0" name="v32_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v32_q0" name="v32_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v32_we0" name="v32_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v32_address1" name="v32_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v32_ce1" name="v32_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v32_d1" name="v32_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v32_q1" name="v32_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v32_we1" name="v32_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v33" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v33_address0" name="v33_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v33_ce0" name="v33_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v33_d0" name="v33_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v33_q0" name="v33_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v33_we0" name="v33_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v33_address1" name="v33_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v33_ce1" name="v33_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v33_d1" name="v33_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v33_q1" name="v33_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v33_we1" name="v33_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v34" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v34_address0" name="v34_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v34_ce0" name="v34_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v34_d0" name="v34_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v34_q0" name="v34_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v34_we0" name="v34_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v34_address1" name="v34_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v34_ce1" name="v34_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v34_d1" name="v34_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v34_q1" name="v34_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v34_we1" name="v34_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v35" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="v35_address0" name="v35_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="v35_ce0" name="v35_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="v35_d0" name="v35_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="v35_q0" name="v35_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="v35_we0" name="v35_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="v35_address1" name="v35_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="v35_ce1" name="v35_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="v35_d1" name="v35_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="v35_q1" name="v35_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="v35_we1" name="v35_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="v32_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v32_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v32_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v32_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v32_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v32_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v32_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v32_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v32_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v32_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v32_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v32_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v32_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v32"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v33_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v33_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v33_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v33_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v33_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v33_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v33_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v33_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v33"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v34_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v34_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v34_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v34_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v34_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v34_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v34_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v34_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v34"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v35_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v35_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v35_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="v35_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="v35_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v35_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="v35_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>v35_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="v35"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="v32_address0">out, 16</column>
                    <column name="v32_address1">out, 16</column>
                    <column name="v32_d0">out, 32</column>
                    <column name="v32_d1">out, 32</column>
                    <column name="v32_q0">in, 32</column>
                    <column name="v32_q1">in, 32</column>
                    <column name="v33_address0">out, 16</column>
                    <column name="v33_address1">out, 16</column>
                    <column name="v33_d0">out, 32</column>
                    <column name="v33_d1">out, 32</column>
                    <column name="v33_q0">in, 32</column>
                    <column name="v33_q1">in, 32</column>
                    <column name="v34_address0">out, 16</column>
                    <column name="v34_address1">out, 16</column>
                    <column name="v34_d0">out, 32</column>
                    <column name="v34_d1">out, 32</column>
                    <column name="v34_q0">in, 32</column>
                    <column name="v34_q1">in, 32</column>
                    <column name="v35_address0">out, 16</column>
                    <column name="v35_address1">out, 16</column>
                    <column name="v35_d0">out, 32</column>
                    <column name="v35_d1">out, 32</column>
                    <column name="v35_q0">in, 32</column>
                    <column name="v35_q1">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v32">in, float*</column>
                    <column name="v33">in, float*</column>
                    <column name="v34">in, float*</column>
                    <column name="v35">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="v32">v32_address0, port, offset</column>
                    <column name="v32">v32_ce0, port, </column>
                    <column name="v32">v32_d0, port, </column>
                    <column name="v32">v32_q0, port, </column>
                    <column name="v32">v32_we0, port, </column>
                    <column name="v32">v32_address1, port, offset</column>
                    <column name="v32">v32_ce1, port, </column>
                    <column name="v32">v32_d1, port, </column>
                    <column name="v32">v32_q1, port, </column>
                    <column name="v32">v32_we1, port, </column>
                    <column name="v33">v33_address0, port, offset</column>
                    <column name="v33">v33_ce0, port, </column>
                    <column name="v33">v33_d0, port, </column>
                    <column name="v33">v33_q0, port, </column>
                    <column name="v33">v33_we0, port, </column>
                    <column name="v33">v33_address1, port, offset</column>
                    <column name="v33">v33_ce1, port, </column>
                    <column name="v33">v33_d1, port, </column>
                    <column name="v33">v33_q1, port, </column>
                    <column name="v33">v33_we1, port, </column>
                    <column name="v34">v34_address0, port, offset</column>
                    <column name="v34">v34_ce0, port, </column>
                    <column name="v34">v34_d0, port, </column>
                    <column name="v34">v34_q0, port, </column>
                    <column name="v34">v34_we0, port, </column>
                    <column name="v34">v34_address1, port, offset</column>
                    <column name="v34">v34_ce1, port, </column>
                    <column name="v34">v34_d1, port, </column>
                    <column name="v34">v34_q1, port, </column>
                    <column name="v34">v34_we1, port, </column>
                    <column name="v35">v35_address0, port, offset</column>
                    <column name="v35">v35_ce0, port, </column>
                    <column name="v35">v35_d0, port, </column>
                    <column name="v35">v35_q0, port, </column>
                    <column name="v35">v35_we0, port, </column>
                    <column name="v35">v35_address1, port, offset</column>
                    <column name="v35">v35_ce1, port, </column>
                    <column name="v35">v35_d1, port, </column>
                    <column name="v35">v35_q1, port, </column>
                    <column name="v35">v35_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="pipeline" location="src/gemm.cpp:23" status="valid" parentFunction="node0" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/gemm.cpp:24" status="valid" parentFunction="node0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/gemm.cpp:41" status="valid" parentFunction="node1" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/gemm.cpp:42" status="valid" parentFunction="node1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/gemm.cpp:65" status="valid" parentFunction="node2" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="src/gemm.cpp:66" status="valid" parentFunction="node2" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="src/gemm.cpp:92" status="valid" parentFunction="forward" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="src/gemm.cpp:94" status="valid" parentFunction="forward" variable="v36" isDirective="0" options="variable=v36 depth=44000"/>
        <Pragma type="stream" location="src/gemm.cpp:96" status="valid" parentFunction="forward" variable="v37" isDirective="0" options="variable=v37 depth=44000"/>
    </PragmaReport>
</profile>

