
*** Running vivado
    with args -log design_1_tdc_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_tdc_0_1.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_tdc_0_1.tcl -notrace
Command: synth_design -top design_1_tdc_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4044 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 464.453 ; gain = 103.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_tdc_0_1' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_tdc_0_1/synth/design_1_tdc_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'tdc_v1_0' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tdc_v1_0_S00_AXI' [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdc_v1_0_S00_AXI' (1#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-3848] Net dac_set_line in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:20]
WARNING: [Synth 8-3848] Net event_trigger in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:21]
WARNING: [Synth 8-3848] Net is_data_mode in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:22]
WARNING: [Synth 8-3848] Net bramrddata in module/entity tdc_v1_0 does not have driver. [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:26]
INFO: [Synth 8-6155] done synthesizing module 'tdc_v1_0' (2#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ipshared/4089/hdl/tdc_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_tdc_0_1' (3#1) [c:/Users/HEP/Documents/universefactory/project/project.srcs/sources_1/bd/design_1/ip/design_1_tdc_0_1/synth/design_1_tdc_0_1.v:57]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design tdc_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dac_set_line
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port event_trigger
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port is_data_mode
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[63]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[62]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[61]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[60]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[59]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[58]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[57]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[56]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[55]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[54]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[53]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[52]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[51]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[50]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[49]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[48]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[47]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[46]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[45]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[44]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[43]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[42]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[41]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[40]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[39]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[38]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[37]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[36]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[35]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[34]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[33]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[32]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[31]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[30]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[29]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[28]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[27]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[26]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[25]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[24]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[23]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[22]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[21]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[20]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[19]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[18]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[17]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[16]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[15]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[14]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[13]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[12]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[11]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[10]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[9]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[8]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[7]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[6]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[5]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[4]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[3]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[2]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[1]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramrddata[0]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port comparators
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dtmroc_data_out[3]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dtmroc_data_out[2]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dtmroc_data_out[1]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port dtmroc_data_out[0]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[20]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[19]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[18]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[17]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[16]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[15]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[14]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[13]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[12]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[11]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[10]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[9]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[8]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[7]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[6]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[5]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[4]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[3]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[2]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[1]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramaddr[0]
WARNING: [Synth 8-3331] design tdc_v1_0 has unconnected port bramclk
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 514.766 ; gain = 154.215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 514.766 ; gain = 154.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 514.766 ; gain = 154.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 833.324 ; gain = 0.938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 833.324 ; gain = 472.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 833.324 ; gain = 472.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 833.324 ; gain = 472.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 833.324 ; gain = 472.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tdc_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 21    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 20    
	  21 Input     32 Bit        Muxes := 20    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/tdc_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/tdc_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_tdc_0_1.
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_tdc_0_1.
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_tdc_0_1.
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_tdc_0_1.
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_tdc_0_1.
INFO: [Synth 8-3332] Sequential element (inst/tdc_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_tdc_0_1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 833.324 ; gain = 472.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 847.797 ; gain = 487.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 848.449 ; gain = 487.898
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:54 ; elapsed = 00:00:59 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |     1|
|4     |LUT4  |     3|
|5     |LUT5  |    80|
|6     |LUT6  |   198|
|7     |MUXF7 |    64|
|8     |FDRE  |   687|
|9     |FDSE  |     1|
+------+------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  1036|
|2     |  inst                    |tdc_v1_0         |  1036|
|3     |    tdc_v1_0_S00_AXI_inst |tdc_v1_0_S00_AXI |  1032|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 861.012 ; gain = 500.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:47 . Memory (MB): peak = 861.012 ; gain = 181.902
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:01:01 . Memory (MB): peak = 861.012 ; gain = 500.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'design_1_tdc_0_1' is not ideal for floorplanning, since the cellview 'tdc_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:04 . Memory (MB): peak = 870.039 ; gain = 522.266
INFO: [Common 17-1381] The checkpoint 'C:/Users/HEP/Documents/universefactory/project/project.runs/design_1_tdc_0_1_synth_1/design_1_tdc_0_1.dcp' has been generated.
