{
    "1090543616": {
        "name": "VERSION_ID",
        "address": 1090543616,
        "size": 32,
        "access": "read-only",
        "desc": "VERSION_ID register",
        "fields": [
            {
                "name": "VERSION_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "VERSION_ID[7:0]: version of the embedded IP."
            }
        ]
    },
    "1090543620": {
        "name": "CONF",
        "address": 1090543620,
        "size": 32,
        "access": "read-write",
        "desc": "CONF register",
        "fields": [
            {
                "name": "CONT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CONT: regular sequence runs continuously when ADC mode is enabled:\n\n0: enable the single conversion: when the sequence is over, the conversion stops\n\n1: enable the continuous conversion: when the sequence is over, the sequence starts again\n\nuntil the software sets the CTRL.STOP_OP_MODE bit."
            },
            {
                "name": "SEQUENCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SEQUENCE: enable the sequence mode (active by default):\n\n0: sequence mode is disabled, only SEQ0 is selected\n\n1: sequence mode is enabled, conversions from SEQ0 to SEQx with x=SEQ_LEN\n\nNote: clearing this bit is equivalent to SEQUENCE=1 and SEQ_LEN=0000. Ideally, this bit can\n\nbe kept high as redundant with keeping high and setting SEQ_LEN=0000."
            },
            {
                "name": "SEQ_LEN",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "SEQ_LEN[3:0]: number of conversions in a regular sequence:\n\n0000: 1 conversion, starting from SEQ0\n\n0001: 2 conversions, starting from SEQ0\n\n...\n\n1111: 16 conversions, starting from SEQ0"
            },
            {
                "name": "SMPS_SYNCHRO_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SMPS_SYNCHRO_ENA: synchronize the ADC start conversion with a pulse generated by the\n\nSMPS:\n\n0: SMPS synchronization is disabled for all ADC clock frequencies\n\n1: SMPS synchronization is enabled (only when ADC clock is 8 MHz or 16 MHz)\n\nNote: SMPS_SYNCHRO_ENA must be 0 when the ADC analog clock is 32 MHz or when\n\nPWRC_CR5.NOSMPS = 1."
            },
            {
                "name": "SAMPLE_RATE_LSB",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "SAMPLE_RATE_LSB: Sample Rate LSB\n\nThis field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It\n\nimpacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description.\n\nWhen this field is set to a value different than 0, SMPS synchronization is not feasible.\n\nThis value is hidden to the user"
            },
            {
                "name": "SAMPLE_RATE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "SAMPLE_RATE[1:0]: conversion rate of ADC (F_ADC):\n\nF_ADC = F_ADC_CLK/(16 + 16*SAMPLE_RATE_MSB + 4*SAMPLE_RATE + SAMPLE_RATE_LSB),where\n\nF_ADC_CLK is the analog ADC clock frequency. By default F_ADC_CLK is 16MHz frequency."
            },
            {
                "name": "DMA_DS_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA_DS_EN: enable the DMA mode for the Down Sampler data path:\n\n0: DMA mode is disabled\n\n1: DMA mode is enabled"
            },
            {
                "name": "OVR_DS_CFG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OVR_DS_CFG: Down Sampler overrun configuration:\n\n0: the previous data is kept, the new one is lost\n\n1: the previous data is lost, the new one is kept"
            },
            {
                "name": "BIT_INVERT_SN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BIT_INVERT_SN: invert bit to bit the ADC data output (1's complement) when a single\n\nnegative input is connected to the ADC:\n\n0: no inversion (default)\n\n1: enable the inversion"
            },
            {
                "name": "BIT_INVERT_DIFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BIT_INVERT_DIFF: invert bit to bit the ADC data output (1's complement) when a differential\n\ninput is connected to the ADC:\n\n0: no inversion (default)\n\n1: enable the inversion"
            },
            {
                "name": "ADC_CONT_1V2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ADC_CONT_1V2: select the input sampling method:\n\n0: sampling only at conversion start (default)\n\n1: sampling starts at the end of conversion"
            },
            {
                "name": "SAMPLE_RATE_MSB",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SAMPLE_RATE_MSB: Sample Rate MSB\n\nThis field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It\n\nimpacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description"
            }
        ]
    },
    "1090543624": {
        "name": "CTRL",
        "address": 1090543624,
        "size": 32,
        "access": "read-write",
        "desc": "CTRL register",
        "fields": [
            {
                "name": "ADC_ON_OFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC_ON_OFF:\n\n0: power off the ADC\n\n1: power on the ADC"
            },
            {
                "name": "START_CONV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "START_CONV (1): generate a start pulse to initiate an ADC conversion:\n\n0: no effect\n\n1: start the ADC conversion\n\nNote: this bit is set by software and cleared by hardware."
            },
            {
                "name": "STOP_OP_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "STOP_OP_MODE (1): stop the on-going OP_MODE (ADC mode, Analog audio mode, Full\n\nmode):\n\n0: no effect\n\n1: stop on-going ADC mode\n\nNote: this bit is set by software and cleared by hardware.\n\nWhen setting the STOP_MODE_OP, the user has to wait around 10 us before to start a new ADC conversion by setting the START_CONV bit."
            },
            {
                "name": "TEST_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TEST_MODE: select the functional or the test mode of the ADC:\n\n0: functional mode (one of the four main functional modes is used)\n\n1: test mode (for debug, test, calibration)"
            },
            {
                "name": "ADC_LDO_ENA",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC_LDO_ENA: enable the LDO associated to the ADC block:\n\n0: disable the ADC LDO\n\n1: enable the ADC LDO"
            }
        ]
    },
    "1090543636": {
        "name": "SWITCH",
        "address": 1090543636,
        "size": 32,
        "access": "read-write",
        "desc": "SWITCH register",
        "fields": [
            {
                "name": "SE_VIN_0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SE_VIN_0[1:0]: input voltage for VINM[0] / VINP[0]-VINM[0]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SE_VIN_1[1:0]: input voltage for VINM[1] / VINP[1]-VINM[1]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "SE_VIN_2[1:0]: input voltage for VINM[2] / VINP[2]-VINM[2]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "SE_VIN_3[1:0]: input voltage for VINM[3] / VINP[3]-VINM[3]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "SE_VIN_4[1:0]: input voltage for VINP[0]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SE_VIN_5[1:0]: input voltage for VINP[1]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "SE_VIN_6[1:0]: input voltage for VINP[2]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "SE_VIN_7[1:0]: input voltage for VINP[3]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            }
        ]
    },
    "1090543644": {
        "name": "DS_CONF",
        "address": 1090543644,
        "size": 32,
        "access": "read-write",
        "desc": "DS_CONF register",
        "fields": [
            {
                "name": "DS_RATIO",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DS_RATIO[2:0]: program the Down Sampler ratio (N factor)\n\n000: ratio = 1, no down sampling (default)\n\n001: ratio = 2\n\n010: ratio = 4\n\n011: ratio = 8\n\n100: ratio = 16\n\n101: ratio = 32\n\n110: ratio = 64\n\n111: ratio = 128"
            },
            {
                "name": "DS_WIDTH",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "DS_WIDTH[2:0]: program the Down Sampler width of data output (DSDTATA)\n\n000: DS_DATA output on 12-bit (default)\n\n001: DS_DATA output on 13-bit\n\n010: DS_DATA output on 14-bit\n\n011: DS_DATA output on 15-bit\n\n100: DS_DATA output on 16-bit\n\n1xx: reserved"
            }
        ]
    },
    "1090543648": {
        "name": "SEQ_1",
        "address": 1090543648,
        "size": 32,
        "access": "read-write",
        "desc": "SEQ_1 register",
        "fields": [
            {
                "name": "SEQ0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SEQ0[3:0]: channel number code for first conversion of the sequence\n\n0000: VINM[0] to ADC single negative input\n\n0001: VINM[1] to ADC single negative input\n\n0010: VINM[2] to ADC single negative input\n\n0011: VINM[3] to ADC single negative input\n\n0100: VINP[0] to ADC single positive input\n\n0101: VINP[1] to ADC single positive input\n\n0110: VINP[2] to ADC single positive input\n\n0111: VINP[3] to ADC single positive input\n\n1000: VINP[0]-VINM[0] to ADC differential input\n\n1001: VINP[1]-VINM[1] to ADC differential input\n\n1010: VINP[2]-VINM[2] to ADC differential input\n\n1011: VINP[3]-VINM[3] to ADC differential input\n\n1100: VBAT - Battery level detector\n\n1101: Temperature sensor\n\n111x: reserved"
            },
            {
                "name": "SEQ1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "SEQ1[3:0]: channel number code for second conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SEQ2[3:0]: channel number code for 3rd conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "SEQ3[3:0]: channel number code for 4th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "SEQ4[3:0]: channel number code for 5th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "SEQ5[3:0]: channel number code for 6th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "SEQ6[3:0]: channel number code for 7th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "SEQ7[3:0]: channel number code for 8th conversion of the sequence.\n\nSee SEQ0 for code detail."
            }
        ]
    },
    "1090543652": {
        "name": "SEQ_2",
        "address": 1090543652,
        "size": 32,
        "access": "read-write",
        "desc": "SEQ_2 register",
        "fields": [
            {
                "name": "SEQ8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SEQ8[3:0]: channel number code for 9th conversion of the sequence\n\n0000: VINM[0] to ADC single negative input\n\n0001: VINM[1] to ADC single negative input\n\n0010: VINM[2] to ADC single negative input\n\n0011: VINM[3] to ADC single negative input\n\n0100: VINP[0] to ADC single positive input\n\n0101: VINP[1] to ADC single positive input\n\n0110: VINP[2] to ADC single positive input\n\n0111: VINP[3] to ADC single positive input\n\n1000: VINP[0]-VINM[0] to ADC differential input\n\n1001: VINP[1]-VINM[1] to ADC differential input\n\n1010: VINP[2]-VINM[2] to ADC differential input\n\n1011: VINP[3]-VINM[3] to ADC differential input\n\n1100: VBAT - Battery level detector\n\n1101: Temperature sensor\n\n111x: reserved"
            },
            {
                "name": "SEQ9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "SEQ9[3:0]: channel number code for 10th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SEQ10[3:0]: channel number code for 11th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "SEQ11[3:0]: channel number code for 12th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "SEQ12[3:0]: channel number code for 13th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "SEQ13[3:0]: channel number code for 14th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "SEQ14[3:0]: channel number code for 15th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "SEQ15[3:0]: channel number code for 16th conversion of the sequence.\n\nSee SEQ0 for code detail."
            }
        ]
    },
    "1090543656": {
        "name": "COMP_1",
        "address": 1090543656,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_1 register",
        "fields": [
            {
                "name": "GAIN1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN1[11:0]: first calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET1[7:0]: first calibration point: offset compensation[7:0] with sign"
            }
        ]
    },
    "1090543660": {
        "name": "COMP_2",
        "address": 1090543660,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_2 register",
        "fields": [
            {
                "name": "GAIN2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN2[11:0]: second calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET2",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET2[7:0]: second calibration point: offset compensation[7:0] with sign"
            }
        ]
    },
    "1090543664": {
        "name": "COMP_3",
        "address": 1090543664,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_3 register",
        "fields": [
            {
                "name": "GAIN3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN3[11:0]: third calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET3",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET3[7:0]: third calibration point: offset compensation[7:0] with sign"
            }
        ]
    },
    "1090543668": {
        "name": "COMP_4",
        "address": 1090543668,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_4 register",
        "fields": [
            {
                "name": "GAIN4",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN4[11:0]: fourth calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET4",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET4[7:0]: fourth calibration point: offset compensation[7:0] with sign"
            }
        ]
    },
    "1090543672": {
        "name": "COMP_SEL",
        "address": 1090543672,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_SEL register",
        "fields": [
            {
                "name": "OFFSET_GAIN0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN0[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n1.2V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN1[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n1.2V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN2[1:0]: gain / offset used in ADC differential mode with Vinput range = 1.2V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN3[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN4[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN5[1:0]: gain / offset used in ADC differential mode with Vinput range = 2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN6[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n3.6V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN7[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n3.6V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN8[1:0]: gain / offset used in ADC differential mode with Vinput range = 3.6V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            }
        ]
    },
    "1090543676": {
        "name": "WD_TH",
        "address": 1090543676,
        "size": 32,
        "access": "read-write",
        "desc": "WD_TH register",
        "fields": [
            {
                "name": "WD_LT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "WD_LT[11:0]: analog watchdog low level threshold."
            },
            {
                "name": "WD_HT",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "WD_HT[11:0]: analog watchdog high level threshold."
            }
        ]
    },
    "1090543680": {
        "name": "WD_CONF",
        "address": 1090543680,
        "size": 32,
        "access": "read-write",
        "desc": "WD_CONF register",
        "fields": [
            {
                "name": "AWD_CHX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "AWD_CHX[15:0]: analog watchdog channel selection to define which input channel(s) need\n\nto be guarded by the watchdog.\n\nBit0: VINM[0] to ADC negative input\n\nBit1: VINM[1] to ADC negative input\n\nBit2: VINM[2] to ADC negative input\n\nBit3: VINM[3] to ADC negative input\n\nBit4: Not used\n\nBit5: VBAT to ADC negative input\n\nBit6: GND to ADC negative input\n\nBit7: VDDA to ADC negative input\n\nBit8: VINP[0] to ADC positive input\n\nBit9: VINP[1] to ADC positive input\n\nBit10: VINP[2] to ADC positive input\n\nBit11: VINP[3] to ADC positive input\n\nBit12: Not used\n\nBit13: TEMP to ADC positive input\n\nBit14: GND to ADC positive input\n\nBit15: VDDA to ADC positive input"
            }
        ]
    },
    "1090543684": {
        "name": "DS_DATAOUT",
        "address": 1090543684,
        "size": 32,
        "access": "read-only",
        "desc": "DS_DATAOUT register",
        "fields": [
            {
                "name": "DS_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DS_DATA[15:0]: contain the converted data at the output of the Down Sampler."
            }
        ]
    },
    "1090543692": {
        "name": "IRQ_STATUS",
        "address": 1090543692,
        "size": 32,
        "access": "read-write",
        "desc": "IRQ_STATUS register",
        "fields": [
            {
                "name": "EOC_IRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EOC_IRQ (Used in test mode only): set when the ADC conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: ADC conversion is not completed\n\n1: ADC conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EODS_IRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EODS_IRQ: set when the Down Sampler conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: Down Sampler conversion is not completed\n\n1: Down Sampler conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EOS_IRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_IRQ: set when a sequence of conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: sequence of conversion is not completed\n\n1: sequence of conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "AWD_IRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AWD_IRQ: set when an analog watchdog event occurs.\n\nWhen read, provide the status of the interrupt:\n\n0: no analog watchdog event occurred\n\n1: analog watchdog event has occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "OVR_DS_IRQ",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost)\n\nWhen read, provide the status of the interrupt:\n\n0: no overrun occurred\n\n1: overrun occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            }
        ]
    },
    "1090543696": {
        "name": "IRQ_ENABLE",
        "address": 1090543696,
        "size": 32,
        "access": "read-write",
        "desc": "IRQ_ENABLE register",
        "fields": [
            {
                "name": "EOC_IRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EOC_IRQ (Used in test mode only): set when the ADC conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: ADC conversion is not completed\n\n1: ADC conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EODS_IRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EODS_IRQ: set when the Down Sampler conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: Down Sampler conversion is not completed\n\n1: Down Sampler conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EOS_IRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_IRQ: set when a sequence of conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: sequence of conversion is not completed\n\n1: sequence of conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "AWD_IRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AWD_IRQ: set when an analog watchdog event occurs.\n\nWhen read, provide the status of the interrupt:\n\n0: no analog watchdog event occurred\n\n1: analog watchdog event has occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "OVR_DS_IRQ",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost)\n\nWhen read, provide the status of the interrupt:\n\n0: no overrun occurred\n\n1: overrun occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            }
        ]
    },
    "1210056704": {
        "name": "CRC_DR",
        "address": 1210056704,
        "size": 32,
        "access": "read-write",
        "desc": "CRC data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits\nThis register is used to write new data to the CRC calculator.\nIt holds the previous CRC calculation result when it is read.\nIf the data size is less than 32 bits, the least significant bits are used to write/read the correct value."
            }
        ]
    },
    "1210056708": {
        "name": "CRC_IDR",
        "address": 1210056708,
        "size": 32,
        "access": "read-write",
        "desc": "CRC independent data register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "General-purpose 32-bit data register bits\nThese bits can be used as a temporary storage location for four bytes.\nThis register is not affected by CRC resets generated by the RESET bit in the CRC_CR register"
            }
        ]
    },
    "1210056712": {
        "name": "CRC_CR",
        "address": 1210056712,
        "size": 32,
        "access": "read-write",
        "desc": "CRC control register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit\nThis bit is set by software to reset the CRC calculation unit and set the data register to the value stored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size\nThese bits control the size of the polynomial."
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data\nThis bitfield controls the reversal of the bit order of the input data"
            },
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data\nThis bit controls the reversal of the bit order of the output data."
            }
        ]
    },
    "1210056720": {
        "name": "CRC_INIT",
        "address": 1210056720,
        "size": 32,
        "access": "read-write",
        "desc": "CRC initial value",
        "fields": [
            {
                "name": "CRC_INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC value\nThis register is used to write the CRC initial value."
            }
        ]
    },
    "1210056724": {
        "name": "CRC_POL",
        "address": 1210056724,
        "size": 32,
        "access": "read-write",
        "desc": "CRC polynomial",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable polynomial\nThis register is used to write the coefficients of the polynomial to be used for CRC calculation.\nIf the polynomial size is less than 32 bits, the least significant bits have to be used to program the correct value."
            }
        ]
    },
    "1215299584": {
        "name": "DMA_ISR",
        "address": 1215299584,
        "size": 32,
        "access": "read-only",
        "desc": "DMA_ISR register",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GIF1: Channel 1 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 1\n1: A TE, HT or TC event occurred on channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIF1: Channel 1 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 1\n1: A transfer complete (TC) event occurred on channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIF1: Channel 1 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 1\n1: A half transfer (HT) event occurred on channel 1"
            },
            {
                "name": "TEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIF1: Channel 1 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 1\n1: A transfer error (TE) occurred on channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GIF2: Channel 2 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 2\n1: A TE, HT or TC event occurred on channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TCIF2: Channel 2 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 2\n1: A transfer complete (TC) event occurred on channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HTIF2: Channel 2 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 2\n1: A half transfer (HT) event occurred on channel 2"
            },
            {
                "name": "TEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TEIF2: Channel 2 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 2\n1: A transfer error (TE) occurred on channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GIF3: Channel 3 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 3\n1: A TE, HT or TC event occurred on channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TCIF3: Channel 3 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 3\n1: A transfer complete (TC) event occurred on channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HTIF3: Channel 3 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 3\n1: A half transfer (HT) event occurred on channel 3"
            },
            {
                "name": "TEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TEIF3: Channel 3 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 3\n1: A transfer error (TE) occurred on channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "GIF4: Channel 4 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 4\n1: A TE, HT or TC event occurred on channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TCIF4: Channel 4 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 4\n1: A transfer complete (TC) event occurred on channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "HTIF4: Channel 4 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 4\n1: A half transfer (HT) event occurred on channel 4"
            },
            {
                "name": "TEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TEIF4: Channel 4 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 4\n1: A transfer error (TE) occurred on channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GIF5: Channel 5 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 5\n1: A TE, HT or TC event occurred on channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TCIF5: Channel 5 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 5\n1: A transfer complete (TC) event occurred on channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HTIF5: Channel 5 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 5\n1: A half transfer (HT) event occurred on channel 5"
            },
            {
                "name": "TEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "TEIF5: Channel 5 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 5\n1: A transfer error (TE) occurred on channel 5"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "GIF6: Channel 6 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 6\n1: A TE, HT or TC event occurred on channel 6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TCIF6: Channel 6 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 6\n1: A transfer complete (TC) event occurred on channel 6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "HTIF6: Channel 6 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 6\n1: A half transfer (HT) event occurred on channel 6"
            },
            {
                "name": "TE1F6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TEIF6: Channel 6 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 6\n1: A transfer error (TE) occurred on channel 6"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "GIF7: Channel 7 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 7\n1: A TE, HT or TC event occurred on channel 7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCIF7: Channel 7 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 7\n1: A transfer complete (TC) event occurred on channel 7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HTIF7: Channel 7 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 7\n1: A half transfer (HT) event occurred on channel 7"
            },
            {
                "name": "TE1F7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TEIF7: Channel 7 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 7\n1: A transfer error (TE) occurred on channel 7"
            },
            {
                "name": "GIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "GIF8: Channel 8 global interrupt flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No TE, HT or TC event on channel 8\n1: A TE, HT or TC event occurred on channel 8"
            },
            {
                "name": "TCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TCIF8: Channel 8 transfer complete flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer complete (TC) event on channel 8\n1: A transfer complete (TC) event occurred on channel 8"
            },
            {
                "name": "HTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "HTIF8: Channel 8 half transfer flag\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No half transfer (HT) event on channel 8\n1: A half transfer (HT) event occurred on channel 8"
            },
            {
                "name": "TE1F8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TEIF8: Channel 8 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n0: No transfer error (TE) on channel 8\n1: A transfer error (TE) occurred on channel 8"
            }
        ]
    },
    "1215299588": {
        "name": "DMA_IFCR",
        "address": 1215299588,
        "size": 32,
        "access": "write-only",
        "desc": "DMA_IFCR register",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CGIF1: Channel 1 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CTCIF1: Channel 1 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CHTIF1: Channel 1 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTEIF1: Channel 1 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CGIF2: Channel 2 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CTCIF2: Channel 2 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CHTIF2: Channel 2 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTEIF2: Channel 2 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CGIF3: Channel 3 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTCIF3: Channel 3 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CHTIF3: Channel 3 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CTEIF3: Channel 3 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CGIF4: Channel 4 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CTCIF4: Channel 4 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CHTIF4: Channel 4 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTEIF4: Channel 4 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CGIF5: Channel 5 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CTCIF5: Channel 5 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CHTIF5: Channel 5 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CTEIF5: Channel 5 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CGIF6: Channel 6 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CTCIF6: Channel 6 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CHTIF6: Channel 6 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CTEIF6: Channel 6 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CGIF7: Channel 7 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CTCIF7: Channel 7 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CHTIF7: Channel 7 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CTEIF7: Channel 7 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CGIF8: Channel 8 global interrupt clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CTCIF8: Channel 8 transfer complete clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CHTIF8: Channel 8 half transfer clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CTEIF8: Channel 8 transfer error clear\nThis bit is set and cleared by software.\n0: No effect\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            }
        ]
    },
    "1215299592": {
        "name": "DMA_CCR1",
        "address": 1215299592,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299596": {
        "name": "DMA_CNDTR1",
        "address": 1215299596,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299600": {
        "name": "DMA_CPAR1",
        "address": 1215299600,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299604": {
        "name": "DMA_CMAR1",
        "address": 1215299604,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299612": {
        "name": "DMA_CCR2",
        "address": 1215299612,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299616": {
        "name": "DMA_CNDTR2",
        "address": 1215299616,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299620": {
        "name": "DMA_CPAR2",
        "address": 1215299620,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299624": {
        "name": "DMA_CMAR2",
        "address": 1215299624,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299632": {
        "name": "DMA_CCR3",
        "address": 1215299632,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299636": {
        "name": "DMA_CNDTR3",
        "address": 1215299636,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299640": {
        "name": "DMA_CPAR3",
        "address": 1215299640,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299644": {
        "name": "DMA_CMAR3",
        "address": 1215299644,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299652": {
        "name": "DMA_CCR4",
        "address": 1215299652,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299656": {
        "name": "DMA_CNDTR4",
        "address": 1215299656,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299660": {
        "name": "DMA_CPAR4",
        "address": 1215299660,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299664": {
        "name": "DMA_CMAR4",
        "address": 1215299664,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299672": {
        "name": "DMA_CCR5",
        "address": 1215299672,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299676": {
        "name": "DMA_CNDTR5",
        "address": 1215299676,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299680": {
        "name": "DMA_CPAR5",
        "address": 1215299680,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299684": {
        "name": "DMA_CMAR5",
        "address": 1215299684,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299692": {
        "name": "DMA_CCR6",
        "address": 1215299692,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299696": {
        "name": "DMA_CNDTR6",
        "address": 1215299696,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299700": {
        "name": "DMA_CPAR6",
        "address": 1215299700,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299704": {
        "name": "DMA_CMAR6",
        "address": 1215299704,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299712": {
        "name": "DMA_CCR7",
        "address": 1215299712,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299716": {
        "name": "DMA_CNDTR7",
        "address": 1215299716,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299720": {
        "name": "DMA_CPAR7",
        "address": 1215299720,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299724": {
        "name": "DMA_CMAR7",
        "address": 1215299724,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299732": {
        "name": "DMA_CCR8",
        "address": 1215299732,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\nThis bit is set and cleared by software.\n0: Channel disabled\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\nThis bit is set and cleared by software.\n0: TC interrupt disabled\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\nThis bit is set and cleared by software.\n0: HT interrupt disabled\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\nThis bit is set and cleared by software.\n0: TE interrupt disabled\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\nThis bit is set and cleared by software.\n0: Read from peripheral\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\nThis bit is set and cleared by software.\n0: Circular mode disabled\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\nThis bit is set and cleared by software.\n0: Peripheral increment mode disabled\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\nThis bit is set and cleared by software.\n0: Memory increment mode disabled\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\nThese bits are set and cleared by software.\n00: 8-bits\n01: 16-bits\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\nThese bits are set and cleared by software.\n00: Low\n01: Medium\n10: High\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\nThis bit is set and cleared by software.\n0: Memory to memory mode disabled\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299736": {
        "name": "DMA_CNDTR8",
        "address": 1215299736,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\nOnce the transfer is completed, this register can either stay at zero or be reloaded\nautomatically by the value previously programmed if the channel is configured in auto-reload\nmode.\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299740": {
        "name": "DMA_CPAR8",
        "address": 1215299740,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\nBase address of the peripheral data register from/to which the data will be read/written.\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1215299744": {
        "name": "DMA_CMAR8",
        "address": 1215299744,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\nBase address of the memory area from/to which the data will be read/written.\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\naddress.\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\naddress."
            }
        ]
    },
    "1216348160": {
        "name": "C0CR",
        "address": 1216348160,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348164": {
        "name": "C1CR",
        "address": 1216348164,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348168": {
        "name": "C2CR",
        "address": 1216348168,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348172": {
        "name": "C3CR",
        "address": 1216348172,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348176": {
        "name": "C4CR",
        "address": 1216348176,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348180": {
        "name": "C5CR",
        "address": 1216348180,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348184": {
        "name": "C6CR",
        "address": 1216348184,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348188": {
        "name": "C7CR",
        "address": 1216348188,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1207959552": {
        "name": "MODER",
        "address": 1207959552,
        "size": 32,
        "access": "read-write",
        "desc": "MODER register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MODE0[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MODE1[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MODE2[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "MODE3[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "MODE8[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "MODE9[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "MODE10[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "MODE11[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            }
        ]
    },
    "1207959556": {
        "name": "OTYPER",
        "address": 1207959556,
        "size": 32,
        "access": "read-write",
        "desc": "OTYPER register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OT0: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OT1: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OT2: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OT3: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OT8: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OT9: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OT10: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OT11: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            }
        ]
    },
    "1207959560": {
        "name": "OSPEEDR",
        "address": 1207959560,
        "size": 32,
        "access": "read-write",
        "desc": "OSPEEDR register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OSPEED0[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OSPEED1[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OSPEED2[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OSPEED3[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "OSPEED8[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "OSPEED9[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "OSPEED10[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "OSPEED11[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            }
        ]
    },
    "1207959564": {
        "name": "PUPDR",
        "address": 1207959564,
        "size": 32,
        "access": "read-write",
        "desc": "PUPDR register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PUPD0: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PUPD1: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "PUPD2: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PUPD3: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "PUPD8: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "PUPD9: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "PUPD10: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "PUPD11: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            }
        ]
    },
    "1207959568": {
        "name": "IDR",
        "address": 1207959568,
        "size": 32,
        "access": "read-only",
        "desc": "IDR register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ID0:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ID1:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ID2:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ID3:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ID8:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ID9: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ID10:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ID11: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            }
        ]
    },
    "1207959572": {
        "name": "ODR",
        "address": 1207959572,
        "size": 32,
        "access": "read-write",
        "desc": "ODR register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OD0:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OD1:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OD2:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OD3:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OD8:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OD9: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OD10:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OD11: Port A output data bit\nThese bits can be read and written by software"
            }
        ]
    },
    "1207959576": {
        "name": "BSRR",
        "address": 1207959576,
        "size": 32,
        "access": "read-write",
        "desc": "BSRR register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BS0: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BS1: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BS2: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BS3: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BS8: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BS9: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BS10: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BS11: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BR0: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BR1: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BR2: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "BR3: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "BR8: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "BR9: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BR10: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BR11: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1207959580": {
        "name": "LCKR",
        "address": 1207959580,
        "size": 32,
        "access": "read-write",
        "desc": "LCKR register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCK0: Port A lock bit 0\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LCK1: Port A lock bit 1\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LCK2: Port A lock bit 2\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LCK3: Port A lock bit 3\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LCK8: Port A lock bit 8\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCK9: Port A lock bit 9\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LCK10: Port A lock bit 10\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LCK11: Port A lock bit 11\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LCKK: Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\n-0: Port configuration lock key not active\n-1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU\nreset or peripheral reset.\nLOCK key write sequence:\nWR LCKR[16] = 1' + LCKR[15:0]\nWR LCKR[16] = 0' + LCKR[15:0]\nWR LCKR[16] = 1' + LCKR[15:0]\nRD LCKR\nRD LCKR[16] = 1' (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nAny error in the lock sequence aborts the lock.\nAfter the first lock sequence on any bit of the port, any read access on the LCKK bit will\nreturn 1' until the next MCU reset or peripheral reset"
            }
        ]
    },
    "1207959584": {
        "name": "AFRL",
        "address": 1207959584,
        "size": 32,
        "access": "read-write",
        "desc": "AFRL register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1207959588": {
        "name": "AFRH",
        "address": 1207959588,
        "size": 32,
        "access": "read-write",
        "desc": "AFRH register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1207959592": {
        "name": "BRR",
        "address": 1207959592,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BR0: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BR1: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BR2: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BR3: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BR8: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BR9: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BR10: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BR11: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            }
        ]
    },
    "1209008128": {
        "name": "MODER",
        "address": 1209008128,
        "size": 32,
        "access": "read-write",
        "desc": "MODER register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MODE0[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MODE1[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MODE2[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "MODE3[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "MODE4[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MODE5[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "MODE6[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "MODE7[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "MODE12[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "MODE13[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "MODE14[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "MODE15[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            }
        ]
    },
    "1209008132": {
        "name": "OTYPER",
        "address": 1209008132,
        "size": 32,
        "access": "read-write",
        "desc": "OTYPER register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OT0: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OT1: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OT2: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OT3: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OT4: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OT5: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OT6: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OT7: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OT12: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OT13: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OT14: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OT15: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            }
        ]
    },
    "1209008136": {
        "name": "OSPEEDR",
        "address": 1209008136,
        "size": 32,
        "access": "read-write",
        "desc": "OSPEEDR register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OSPEED0[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OSPEED1[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OSPEED2[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OSPEED3[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "OSPEED4[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "OSPEED5[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "OSPEED6[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "OSPEED7[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "OSPEED12[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "OSPEED13[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "OSPEED14[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "OSPEED15[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            }
        ]
    },
    "1209008140": {
        "name": "PUPDR",
        "address": 1209008140,
        "size": 32,
        "access": "read-write",
        "desc": "PUPDR register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PUPD0: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PUPD1: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "PUPD2: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PUPD3: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PUPD4: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "PUPD5: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PUPD6: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "PUPD7: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "PUPD12: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "PUPD13: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "PUPD14: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "PUPD15: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            }
        ]
    },
    "1209008144": {
        "name": "IDR",
        "address": 1209008144,
        "size": 32,
        "access": "read-only",
        "desc": "IDR register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ID0:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ID1:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ID2:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ID3:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ID4:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ID5:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ID6:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ID7:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ID12:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ID13:   Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ID14:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ID15:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            }
        ]
    },
    "1209008148": {
        "name": "ODR",
        "address": 1209008148,
        "size": 32,
        "access": "read-write",
        "desc": "ODR register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OD0:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OD1:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OD2:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OD3:   Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OD4:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OD5:   Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OD6:   Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OD7:   Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OD12: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OD13: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OD14: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OD15: Port B output data bit\nThese bits can be read and written by software"
            }
        ]
    },
    "1209008152": {
        "name": "BSRR",
        "address": 1209008152,
        "size": 32,
        "access": "read-write",
        "desc": "BSRR register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BS0: Port B set bit 0 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BS1: Port B set bit 1 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BS2: Port B set bit 2 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BS3: Port B set bit 3 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BS4: Port B set bit 4 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BS5: Port B set bit 5 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BS6: Port B set bit 6 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BS7: Port B set bit 7 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BS12: Port B set bit 12 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BS13: Port B set bit 13 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BS14: Port B set bit 14\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BS15: Port B set bit 15\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Sets the corresponding ODx bit"
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BR0: Port B reset bit 0 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BR1: Port B reset bit 1 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BR2: Port B reset bit 2 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "BR3: Port B reset bit 3 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "BR4: Port B reset bit 4 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BR5: Port B reset bit 5 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BR6: Port B reset bit 6 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "BR7: Port B reset bit 7 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BR12: Port B reset bit 12 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "BR13: Port B reset bit 13 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "BR14: Port B reset bit 14 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "BR15: Port B reset bit 15 These bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority"
            }
        ]
    },
    "1209008156": {
        "name": "LCKR",
        "address": 1209008156,
        "size": 32,
        "access": "read-write",
        "desc": "LCKR register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCK0: Port B lock bit 0\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LCK1: Port B lock bit 1\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LCK2: Port B lock bit 2\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LCK3: Port B lock bit 3\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "LCK4: Port B lock bit 4\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LCK5: Port B lock bit 5\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LCK6: Port B lock bit 6\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LCK7: Port B lock bit 7\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LCK12: Port B lock bit 12\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCK13: Port B lock bit 13\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LCK14: Port B lock bit 14\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LCK15: Port B lock bit 15\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LCKK: Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\n-0: Port configuration lock key not active\n-1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU\nreset or peripheral reset.\nLOCK key write sequence:\nWR LCKR[16] = 1' + LCKR[15:0]\nWR LCKR[16] = 0' + LCKR[15:0]\nWR LCKR[16] = 1' + LCKR[15:0]\nRD LCKR\nRD LCKR[16] = 1' (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nAny error in the lock sequence aborts the lock.\nAfter the first lock sequence on any bit of the port, any read access on the LCKK bit will\nreturn 1' until the next MCU reset or peripheral reset."
            }
        ]
    },
    "1209008160": {
        "name": "AFRL",
        "address": 1209008160,
        "size": 32,
        "access": "read-write",
        "desc": "AFRL register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1209008164": {
        "name": "AFRH",
        "address": 1209008164,
        "size": 32,
        "access": "read-write",
        "desc": "AFRH register",
        "fields": [
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1209008168": {
        "name": "BRR",
        "address": 1209008168,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BR0: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BR1: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BR2: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BR3: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BR4: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BR5: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BR6: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BR7: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BR12 Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BR13: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BR14: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BR15: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            }
        ]
    },
    "1073754112": {
        "name": "IWDG_KR",
        "address": 1073754112,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_KR register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value.\nSoftware can only write these bits. Reading returns the reset value.\nThese bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.\nWriting the key value 0x5555 to enables access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers.\nWriting the key value CCCCh starts the watchdog"
            }
        ]
    },
    "1073754116": {
        "name": "IWDG_PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_PR register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider.\nSet and reset by software.\nThese bits are write access protected. They are written by software to select the prescaler divider feeding the counter clock.\nPVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider.\n000: divider/4\n001: divider/8\n010: divider/16\n011: divider/32\n100: divider/64\n101: divider/128\n110: divider/256\n111: divider/256"
            }
        ]
    },
    "1073754120": {
        "name": "IWDG_RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_RLR register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload value.\nSet and reset by software.\nThese bits are write access protected. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value.\nThe timeout period is a function of this value and the clock prescaler.\nThe RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value."
            }
        ]
    },
    "1073754124": {
        "name": "IWDG_SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "IWDG_SR register",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is\nreset by hardware when the prescaler update operation is completed in the VDD voltage\ndomain (takes up to 5 RC 40 kHz cycles).\nPrescaler value can be updated only when PVU bit is reset"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles).\nReload value can be updated only when RVU bit is reset"
            },
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles).\nWindow value can be updated only when WVU bit is reset.\nThis bit is generated only if generic 'window' = 1"
            }
        ]
    },
    "1073754128": {
        "name": "IWDG_WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_WINR register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value.\nSet and reset by software.\nThese bits are write access protected. These bits contain the high limit of the window value to be compared to the downcounter.\nTo prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0\nThe WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value."
            }
        ]
    },
    "1090539520": {
        "name": "CR1",
        "address": 1090539520,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UE: USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and\ncurrent operations are discarded. The configuration of the USART is kept, but all the status\nflags, in the USART_ISR are reset. This bit is set and cleared by software.\n-0: USART prescaler and outputs disabled, low power mode\n-1: USART enabled"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UESM: LPUART enable in Stop mode\nWhen this bit is cleared, the LPUART is not able to wake up the MCU from Stop mode.\nWhen this bit is set, the LPUART is able to wake up the MCU from Stop mode, provided that\nthe LPUART clock selection is LSE in the RCC.\nThis bit is set and cleared by software.\n-0: LPUART not able to wake up the MCU from Stop mode.\n-1: LPUART able to wake up the MCU from Stop mode. When this function is active, the\nclock source for the LPUART must be LSE (see RCC chapter)"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RE: Receiver enable\nThis bit enables the receiver. It is set and cleared by software.\n-0: Receiver is disabled\n-1: Receiver is enabled and begins searching for a start bit"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TE: Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\n-0: Transmitter is disabled\n-1: Transmitter is enabled"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLEIE: IDLE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register"
            },
            {
                "name": "RXNEIE_RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the\nUSART_ISR register"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCIE: Transmission complete interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TC=1 in the USART_ISR register"
            },
            {
                "name": "TXEIE_TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PEIE: PE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever PE=1 in the USART_ISR register"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PS: Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE\nbit set). It is set and cleared by software. The parity will be selected after the current byte.\n-0: Even parity\n-1: Odd parity\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PCE: Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity\ncontrol is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit\nif M=0) and parity is checked on the received data. This bit is set and cleared by software.\nOnce it is set, PCE is active after the current byte (in reception and in transmission).\n-0: Parity control disabled\n-1: Parity control enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAKE: Receiver wakeup method\nThis bit determines the USART wakeup method from Mute mode. It is set or cleared by\nsoftware.\n-0: Idle line\n-1: Address mark\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "M0: Word length\nThis bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit\n-28 (M1)description.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "MME: Mute mode enable\nThis bit activates the mute mode function of the USART. When set, the USART can switch\nbetween the active and mute modes, as defined by the WAKE bit. It is set and cleared by\nsoftware.\n-0: Receiver in active mode permanently\n-1: Receiver can switch between mute mode and active mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CMIE: Character match interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT[4:0]: Driver Enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted\nmessage, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample\ntime units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only\nwhen the DEDT and DEAT times have both elapsed.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT[4:0]: Driver Enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and\nthe beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\ndepending on the oversampling rate).\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit, with bit 12 (M0) determine the word length. It is set or cleared by software.\nM[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit\nM[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit\nM[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE=0).s"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN :FIFO mode enable\nThis bit is set and cleared by software.\n-0: FIFO mode is disabled.\n-1: FIFO mode is enabled."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE :TXFIFO empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFE=1 in the USART_ISR register"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE :RXFIFO Full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when RXFF=1 in the USART_ISR register"
            }
        ]
    },
    "1090539524": {
        "name": "CR2",
        "address": 1090539524,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADDM7:7-bit Address Detection/4-bit Address Detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\n-0: 4-bit address detection\n-1: 7-bit address detection (in 8-bit data mode)\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP[1:0]: STOP bits\nThese bits are used for programming the stop bits.\n-00: 1 stop bit\n-01: 0.5 stop bit.\n-10: 2 stop bits\n-11: 1.5 stop bits\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SWAP: Swap TX/RX pins\nThis bit is set and cleared by software.\n-0: TX/RX pins are used as defined in standard pinout\n-1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired\nconnection to another UART.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RXINV: RX pin active level inversion\nThis bit is set and cleared by software.\n-0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the RX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TXINV: TX pin active level inversion\nThis bit is set and cleared by software.\n-0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the TX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DATAINV: Binary data inversion\nThis bit is set and cleared by software.\n-0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)\n-1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The\nparity bit is also inverted.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "MSBFIRST: Most significant bit first\nThis bit is set and cleared by software.\n-0: data is transmitted/received with data bit 0 first, following the start bit.\n-1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "ADD[7:0]: Address of the USART node\nThis bit-field gives the address of the USART node or a character code to be recognized.\nThis is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7-\nbit address mark detection. The MSB of the character sent by the transmitter should be equal to 1.\nIt may also be used for character detection during normal reception, Mute mode inactive (for\nexample, end of block detection in ModBus protocol). In this case, the whole received character (8-\nbit) is compared to the ADD[7:0] value and CMF flag is set on match.\nThis bit field can only be written when reception is disabled (RE = 0) or the USART is disabled\n(UE=0)"
            }
        ]
    },
    "1090539528": {
        "name": "CR3",
        "address": 1090539528,
        "size": 32,
        "access": "read-write",
        "desc": "CR3 register",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EIE: Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing\nerror, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR\n= 1 in the USART_ISR register).\n-0: Interrupt is inhibited\n-1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode)\nin the USART_ISR register."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HDSEL: Half-duplex selection\nSelection of Single-wire Half-duplex mode\n-0: Half duplex mode is not selected\n-1: Half duplex mode is selected\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMAR: DMA enable receiver\nThis bit is set/reset by software\n-1: DMA mode is enabled for reception\n-0: DMA mode is disabled for reception"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMAT: DMA enable transmitter\nThis bit is set/reset by software\n-1: DMA mode is enabled for transmission\n-0: DMA mode is disabled for transmission"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTSE: RTS enable\n-0: RTS hardware flow control disabled\n-1: RTS output enabled, data is only requested when there is space in the receive buffer. The\ntransmission of data is expected to cease after the current character has been transmitted.\nThe nRTS output is asserted (pulled to 0) when data can be received.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSE: CTS enable\n-0: CTS hardware flow control disabled\n-1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0).\nIf the nCTS input is deasserted while data is being transmitted, then the transmission is\ncompleted before stopping. If data is written into the data register while nCTS is asserted,\nthe transmission is postponed until nCTS is asserted.\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTSIE: CTS interrupt enable\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRDIS: Overrun Disable\nThis bit is used to disable the receive overrun detection.\n-0: Overrun Error Flag, ORE, is set when received data is not read before receiving new\ndata.\n-1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set\nthe ORE flag is not set and the new received data overwrites the previous content of the\nUSART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data\nwill be written directly in USARTx_RDR register. Even when FIFO management is enabled,\nthe RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DDRE: DMA Disable on Reception Error\n-0: DMA is not disabled in case of reception error. The corresponding error flag is set but\nRXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not\nasserted, so the erroneous data is not transferred (no DMA request), but next correct\nreceived data will be transferred. (used for Smartcard mode)\n-1: DMA is disabled following a reception error. The corresponding error flag is set, as well\nas RXNE. The DMA request is masked until the error flag is cleared. This means that the\nsoftware must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case\nFIFO mode is enabled) before clearing the error flag.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DEM: Driver enable mode\nThis bit allows the user to activate the external transceiver control, through the DE signal.\n-0: DE function is disabled.\n-1: DE function is enabled. The DE signal is output on the RTS pin.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DEP: Driver enable polarity selection\n-0: DE signal is active high.\n-1: DE signal is active low.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "WUS[1:0]: Wakeup from Stop mode interrupt flag selection\nThis bit-field specify the event which activates the WUF (Wakeup from Stop mode flag).\n-00: WUF active on address match (as defined by ADD[7:0] and ADDM7)\n-01:Reserved.\n-10: WUF active on Start bit detection\n-11: WUF active on RXNE.\nThis bit field can only be written when the LPUART is disabled (UE=0)."
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "WUFIE: Wakeup from Stop mode interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An LPUART interrupt is generated whenever WUF=1 in the LPUART_ISR register"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE: TXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in\nTXFTCFG."
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG: Receive FIFO threshold configuration\n-000:Receive FIFO reaches 1/8 of its depth.\n-001:Receive FIFO reaches 1/4 of its depth.\n-010:Receive FIFO reaches 1/2 of its depth.\n-011:Receive FIFO reaches 3/4 of its depth.\n-100:Receive FIFO reaches 7/8 of its depth.\n-101:Receive FIFO becomes full.\nRemaining combinations: Reserved."
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE: RXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when Receive FIFO reaches the threshold\nprogrammed in RXFTCFG."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG: TXFIFO threshold configuration\n-000:TXFIFO reaches 1/8 of its depth.\n-001:TXFIFO reaches 1/4 of its depth.\n-010:TXFIFO reaches 1/2 of its depth.\n-011:TXFIFO reaches 3/4 of its depth.\n-100:TXFIFO reaches 7/8 of its depth.\n-101:TXFIFO becomes empty.\nRemaining combinations: Reserved."
            }
        ]
    },
    "1090539532": {
        "name": "BRR",
        "address": 1090539532,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR[19:0]"
            }
        ]
    },
    "1090539544": {
        "name": "RQR",
        "address": 1090539544,
        "size": 32,
        "access": "read-write",
        "desc": "RQR register",
        "fields": [
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBKRQ: Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as\nthe transmit machine is available."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MMRQ: Mute mode request\nWriting 1 to this bit puts the USART in mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXFRQ: Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis allows to discard the received data without reading them, and avoid an overrun\ncondition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXFRQ: Transmit data flush request\nWhen FIFO mode is disabled, Writing 1 to this bit sets the TXE flag.\nThis allows to discard the transmit data. This bit must be used only in Smartcard mode,\nwhen data has not been sent due to errors (NACK) and the FE flag is active in the\nUSART_ISR register. If the USART does not support Smartcard mode, this bit is reserved\nand forced by hardware to 0'\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE\n(Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is\nsupported in both UART and Smartcard modes."
            }
        ]
    },
    "1090539548": {
        "name": "ISR",
        "address": 1090539548,
        "size": 32,
        "access": "read-only",
        "desc": "ISR register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE: Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by\nsoftware, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\n-0: No parity error\n-1: Parity error"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE: Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character\nis detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nIn Smartcard mode, in transmission, this bit is set when the maximum number of transmit\nattempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR1 register.\n-0: No Framing error is detected\n-1: Framing error or break character is detected"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF: START bit Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by\nsoftware, writing 1 to the NFCF bit in the USART_ICR register.\n-0: No noise is detected\n-1: Noise is detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE: Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case\nFIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the\nUSARTx_ICR register.\nAn interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register.\n-0: No overrun error\n-1: Overrun error is detected"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE: Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if\nIDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in\nthe USART_ICR register.\n-0: No Idle line is detected\n-1: Idle line is detected"
            },
            {
                "name": "RXNE_RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE/RXFNE:Read data register not empty/RXFIFO not empty\nRXNE bit is set by hardware when the content of the USARTx_RDR shift register has been\ntransferred\nto the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The\nRXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register.\nRXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from\nthe USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It\nis cleared when the RXFIFO is empty.\nThe RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR\nregister.\nAn interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.\n-0: Data is not received\n-1: Received data is ready to be read."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC: Transmission complete\nThis bit indicates when the last data written in the USART_TDR has been transmitted out of\nthe shift register.\nIt is set by hardware if the transmission of a frame containing data is complete and if\nTXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is\ncleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the\nUSART_TDR register.\nAn interrupt is generated if TCIE=1 in the USART_CR1 register.\n-0: Transmission is not complete\n-1: Transmission is complete"
            },
            {
                "name": "TXE_TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE/TXFNF: Transmit data register empty/TXFIFO not full\nWhen FIFO mode is disabled, TXE is set by hardware when the content of the\nUSARTx_TDR register has been transferred into the shift register. It is cleared by a write to\nthe USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the\nUSART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of\ntransmission failure).\nWhen FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so\ndata can be written in the USART_TDR. Every write in the USART_TDR places the data in\nthe TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag\nis cleared indicating that data can not be written into the USART_TDR.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty . After\nsending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to\nwriting in TXFIFO. (TXFNF and TXFE will be set at the same time).\nAn interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register.\n-0: Data register is full/Transmit FIFO is full.\n-1: Data register/Transmit FIFO is not full"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF: CTS interrupt flag\nThis bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared\nby software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE=1 in the USART_CR3 register.\n-0: No change occurred on the nCTS status line\n-1: A change occurred on the nCTS status line"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS: CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.\n-0: nCTS line set\n-1: nCTS line reset"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY: Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the\nRX line (successful start bit detected). It is reset at the end of the reception (successful or\nnot).\n-0: USART is idle (no reception)\n-1: Reception on going"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF: Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is\ncleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE=1in the USART_CR1 register.\n-0: No Character match detected\n-1: Character Match detected"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF: Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing\n1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during\nthe stop bit of break transmission.\n-0: No break character is transmitted\n-1: Break character will be transmitted"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU: Receiver wakeup from Mute mode\nThis bit indicates if the USART is in mute mode. It is cleared/set by hardware when a\nwakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE)\nis selected by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the\nMMRQ bit in the USART_RQR register.\n-0: Receiver in active mode\n-1: Receiver in mute mode"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF: Wakeup from Stop mode flag\nThis bit is set by hardware, when a wakeup event is detected. The event is defined by the\nWUS bit field. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register.\nAn interrupt is generated if WUFIE=1 in the LPUART_CR3 register"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK: Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by\nthe USART.\nIt can be used when an idle frame request is generated by writing TE=0, followed by TE=1\nin the USART_CR1 register, in order to respect the TE=0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK: Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by\nthe USART.\nIt can be used to verify that the USART is ready for reception before entering Stop mode."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE: TXFIFO Empty\nThis bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one\ndata, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in\nthe USART_RQR register.\nAn interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register.\n-0: TXFIFO is not empty.\n-1: TXFIFO is empty."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF: RXFIFO Full\nThis bit is set by hardware when RXFIFO is Full.\nAn interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register.\n-0: RXFIFO is not Full.\n-1: RXFIFO is Full."
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT: RXFIFO threshold flag\nThis bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3\nregister is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and\none data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in\nthe USART_CR3 register.\n-0: Receive FIFO doesn't reach the programmed threshold.\n-1: Receive FIFO reached the programmed threshold"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT: TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG\nin USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is\ngenerated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register.\n-0: TXFIFO doesn't reach the programmed threshold.\n-1: TXFIFO reached the programmed threshold"
            }
        ]
    },
    "1090539552": {
        "name": "ICR",
        "address": 1090539552,
        "size": 32,
        "access": "read-write",
        "desc": "ICR register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PECF: Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FECF: Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NECF: Noise detected clear flag\nWriting 1 to this bit clears the NF flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORECF: Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLECF: Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCCF: Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSCF: CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMCF: Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register"
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUCF: Wakeup from Stop mode clear flag\nWriting 1 to this bit clears the WUF flag in the LPUART_ISR register"
            }
        ]
    },
    "1090539556": {
        "name": "RDR",
        "address": 1090539556,
        "size": 32,
        "access": "read-only",
        "desc": "RDR register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "RDR[8:0]: Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the\ninternal bus (see Figure 124).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity\nbit."
            }
        ]
    },
    "1090539560": {
        "name": "TDR",
        "address": 1090539560,
        "size": 32,
        "access": "read-write",
        "desc": "TDR register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "TDR[8:0]: Transmit data value\nContains the data character to be transmitted.\nThe USARTx_TDR register provides the parallel interface between the internal bus and the\noutput shift register (see Figure 124).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),\nthe value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect\nbecause it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF=1."
            }
        ]
    },
    "1090539564": {
        "name": "PRESC",
        "address": 1090539564,
        "size": 32,
        "access": "read-write",
        "desc": "PRESC register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER[3:0]: Clock prescaler\nThe USART input clock can be divided by a prescaler:\n-0000: input clock not divided\n-0001: input clock divided by 2\n-0010: input clock divided by 4\n-0011: input clock divided by 6\n-0100: input clock divided by 8\n-0101: input clock divided by 10\n-0110: input clock divided by 12\n-0111: input clock divided by 16\n-1000: input clock divided by 32\n-1001: input clock divided by 64\n-1010: input clock divided by 128\n-1011: input clock divided by 256\nRemaing combinations: Reserved.\nNote: When PRESCALER is programmed with a value different of the allowed ones,\nprogrammed prescaler value will be '1011' i.e. input clock divided by 256"
            }
        ]
    },
    "1073745920": {
        "name": "COMMAND",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "COMMAND register",
        "fields": [
            {
                "name": "COMMAND",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Macro commands for flash operations (may require DATA0...DATA3 to be set):\n- 0x11 : ERASE\n- 0x22 : MASSERASE\n- 0x33 : WRITE\n- 0x55 : MASSREAD\n- 0xAA : SLEEP\n- 0xBB : WAKEUP\n- 0xCC : BURSTWRITE\n- 0xEE : OTPWRITE\n- 0xFF : KEYWRITE"
            }
        ]
    },
    "1073745924": {
        "name": "CONFIG",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "CONFIG register",
        "fields": [
            {
                "name": "REMAP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU access routing (it supersedes PREMAP configuration):\n- 0 : FLASH memory addressed\n- 1 : SRAM0 memory addressed"
            },
            {
                "name": "DIS_GROUP_WRITE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Burst write Control:\n- 0 : burst write allowed\n- 1 : burst write forbidden"
            },
            {
                "name": "WAIT_STATE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Add latency to flash read opeations:\n- 00 : no latency\n- 01 : 1 clock cycle latency\n- 10 : 2 clock cycles latency\n- 11 : 3 clock cycles latency"
            }
        ]
    },
    "1073745928": {
        "name": "IRQSTAT",
        "address": 1073745928,
        "size": 32,
        "access": "read-write",
        "desc": "IRQSTAT register",
        "fields": [
            {
                "name": "CMDDONE_MIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDDONE_MIS flag"
            },
            {
                "name": "CMDSTART_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDSTART_MIS flag"
            },
            {
                "name": "CMDBUSYERR_MIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDBUSYERR_MIS flag"
            },
            {
                "name": "ILLCMD_MIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) ILLCMD_MIS flag"
            },
            {
                "name": "READOK_MIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) READOK_MIS flag"
            },
            {
                "name": "FNREADY_MIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) FNREADY_MIS flag"
            }
        ]
    },
    "1073745932": {
        "name": "IRQMASK",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "IRQMASK register",
        "fields": [
            {
                "name": "CMDDONEM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDDONE_MIS mask"
            },
            {
                "name": "CMDSTARTM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDSTART_MIS mask"
            },
            {
                "name": "CMDBUSYERRM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDBUSYERR_MIS mask"
            },
            {
                "name": "ILLCMDM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) ILLCMD_MIS mask"
            },
            {
                "name": "READOKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) READOK_MIS mask"
            },
            {
                "name": "FNREADYM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) FNREADY_MIS mask"
            }
        ]
    },
    "1073745936": {
        "name": "IRQRAW",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "IRQRAW register",
        "fields": [
            {
                "name": "CMDDONE_RIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND sequence ended"
            },
            {
                "name": "CMDSTART_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND sequence started"
            },
            {
                "name": "CMDBUSYERR_RIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND issued while flash busy"
            },
            {
                "name": "ILLCMD_RIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) Illegal command issued"
            },
            {
                "name": "READOK_RIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) READ COMMAND completed successfully"
            },
            {
                "name": "CMDSLEEPERR_RIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND issued while flash in sleep-mode (SLM=1)"
            }
        ]
    },
    "1073745940": {
        "name": "SIZE",
        "address": 1073745940,
        "size": 32,
        "access": "read-only",
        "desc": "SIZE register",
        "fields": [
            {
                "name": "FLASH_SIZE",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "Maximum valid address for flash memory:\n- 00 : 0x03FFF (64kb)\n- 01 : 0x07FFF (128kb)\n- 10 : 0x09FFF (160kb)\n- 11 : 0x0BFFF (192kb)"
            },
            {
                "name": "RAM_SIZE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RAM memory size selection:\n- 0 : 16kb\n- 1 : 32kb"
            },
            {
                "name": "FLASH_SECURE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Flash memory protection (0: no key present, 1: key present)"
            },
            {
                "name": "JTAG_DISABLE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Flash+JTAG protection (0: no JTAG protection - see FLASH_SECURE, 1: Flash and JTAG protected)"
            },
            {
                "name": "PACKAGE_SIZE",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Package selection:\n- 0- : CSP\n- 10 : 32pins\n- 11 : 48pins"
            }
        ]
    },
    "1073745944": {
        "name": "ADDRESS",
        "address": 1073745944,
        "size": 32,
        "access": "read-write",
        "desc": "ADDRESS register",
        "fields": [
            {
                "name": "YADDR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Flash column address offset to be used with some COMMAND"
            },
            {
                "name": "XADDR",
                "bitOffset": 6,
                "bitWidth": 10,
                "desc": "Flash row address offset to be used with some COMMAND"
            }
        ]
    },
    "1073745956": {
        "name": "LFSRVAL",
        "address": 1073745956,
        "size": 32,
        "access": "read-only",
        "desc": "LFSRVAL register",
        "fields": [
            {
                "name": "LFSRVAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Flash read data CRC signature"
            }
        ]
    },
    "1073745972": {
        "name": "PAGEPROT0",
        "address": 1073745972,
        "size": 32,
        "access": "read-write",
        "desc": "PAGEPROT0 register",
        "fields": [
            {
                "name": "SEGSIZE0",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "First segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET0",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "First segment, 7-bit page protection offset (first page number in protected segment)"
            },
            {
                "name": "SEGSIZE1",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Second segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET1",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Second segment, 7-bit page protection offset (first page number in protected segment)"
            }
        ]
    },
    "1073745976": {
        "name": "PAGEPROT1",
        "address": 1073745976,
        "size": 32,
        "access": "read-write",
        "desc": "PAGEPROT1 register",
        "fields": [
            {
                "name": "SEGSIZE2",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Third segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET2",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Third segment, 7-bit page protection offset (first page number in protected segment)"
            },
            {
                "name": "SEGSIZE3",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Fourth segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET3",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Fourth segment, 7-bit page protection offset (first page number in protected segment)"
            }
        ]
    },
    "1073745984": {
        "name": "DATA0",
        "address": 1073745984,
        "size": 32,
        "access": "read-write",
        "desc": "DATA0 register",
        "fields": [
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE and compare value for MASSREAD"
            }
        ]
    },
    "1073745988": {
        "name": "DATA1",
        "address": 1073745988,
        "size": 32,
        "access": "read-write",
        "desc": "DATA1 register",
        "fields": [
            {
                "name": "DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1073745992": {
        "name": "DATA2",
        "address": 1073745992,
        "size": 32,
        "access": "read-write",
        "desc": "DATA2 register",
        "fields": [
            {
                "name": "DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1073745996": {
        "name": "DATA3",
        "address": 1073745996,
        "size": 32,
        "access": "read-write",
        "desc": "DATA3 register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1211105280": {
        "name": "PKA_CR",
        "address": 1211105280,
        "size": 32,
        "access": "read-write",
        "desc": "PKA_CR register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable.\n- 0 : Disable PKA.\n- 1 : Enable PKA."
            },
            {
                "name": "START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start the operation\n- 0: No operation\n- 1: Writing 1' to this bit starts the operation which is selected by MODE[5:0], using the operands and data\nalready written to the PKA RAM. This bit is always read as 0'.\nNota: START is ignored if PKA is busy."
            },
            {
                "name": "SECLVL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Security enable.\n- 0: No side channel countermeasure\n- 1: Square and Multiply always / Double and Add always"
            },
            {
                "name": "MODE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "PKA operation code\n- 000000 : Compute Montgomery parameter and modular exponentiation\n- 000001 : Compute Montgomery parameter\n- 000010 : Compute modular exponentiation only (Montgomery parameter should be loaded)\n- 100000 : Compute Montgomery parameter and compute ECC kP operation\n- 100010 : Compute the ECC kP primitive only (Montgomery parameter should be loaded)\n- 100100 : ECDSA sign\n- 100110 : ECDSA Verification\n- 101000 : Point Check\n- 000111 : RSA CRT exponentiation\n- 001000 : Modular inversion\n- 001001 : Arithmetic addition\n- 001010 : Arithmetic Subtraction\n- 001011 : Arithmetic multiplication\n- 001100 : Comparison\n- 001101 : Modular Reduction\n- 001110 : Modular Addition\n- 001111 : Modular Subtraction\n- 010000 : Montgomery Multiplication"
            },
            {
                "name": "PROCENDIE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "End of operation interrupt enable\n- 0: Interrupt is disabled.\n- 1: An interrupt is generated when PROCENDF (PKA_SR[17]) is set."
            },
            {
                "name": "RAMERRIE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RAM error interrupt enable\n- 0: Interrupt is disabled.\n- 1: An interrupt is generated when RAMERRF (PKA_SR[19]) is set."
            },
            {
                "name": "ADDRERRIE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Address error interrupt enable\n- 0: Interrupt is disabled.\n- 1: An interrupt is generated when ADDRERRF (PKA_SR[20] is set."
            }
        ]
    },
    "1211105284": {
        "name": "PKA_SR",
        "address": 1211105284,
        "size": 32,
        "access": "read-only",
        "desc": "PKA_SR register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PKA operation is in progress\nThis bit is set to 1' whenever START bit in the PKA_CR is set. It is automatically cleared when the computation is complete, meaning that PKA RAM can be safely accessed and a new operation can be started.\n- 0: No operation is in progress (default)\n- 1: An operation is in progress\nNota: if PKA is started with a wrong opcode the IP will be busy for a couple of cycles then it will abort automatically the operation and go back to ready (BUSY bit is set to 0')."
            },
            {
                "name": "PROCENDF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PKA End of Operation flag\n- 0: Operation in progress\n- 1: PKA operation is completed. This flag is set when the BUSY bit is de-asserted."
            },
            {
                "name": "RAMERRF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PKA RAM error flag\n- 0: No PKA RAM access error\n- 1: An AHB access to the PKA RAM occured while the PKA core was computing and using its internal RAM (AHB PKA_RAM access are not allowed while PKA operation is in progress)."
            },
            {
                "name": "ADDRERRF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Address error flag\n- 0: No Address error\n- 1: Address access is out of range (unmapped address)"
            }
        ]
    },
    "1211105288": {
        "name": "PKA_CLRFR",
        "address": 1211105288,
        "size": 32,
        "access": "read-write",
        "desc": "PKA_CLRFR register",
        "fields": [
            {
                "name": "PROCENDFC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clear PKA End of Operation flag\n- 0: No action\n- 1: Clear the PROCENDF flag"
            },
            {
                "name": "RAMERRFC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Clear PKA RAM error flag\n- 0: No action\n- 1: Clear the RAMERRF flag\nBits 18 Reserved, must be kept at zero"
            },
            {
                "name": "ADDRERRFC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Clear Address error flag\n- 0: No action\n- 1: Clear the ADDRERRF flag"
            }
        ]
    },
    "1213202432": {
        "name": "CR1",
        "address": 1213202432,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPMS Low Power Mode Selection\nSelection of the low power mode entered when CPU enters DEEP SLEEP mode and BLE is rdy2sleep."
            },
            {
                "name": "ENSDNBOR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ENSDNBOR: Enable BOR supply monitoring during shutdown mode."
            },
            {
                "name": "IBIAS_RUN_AUTO",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IBIAS_RUN_AUTO: Enable automatic IBIAS control during RUN/DEEPSTOP mode.\n0: IBIAS control is manual (and controlled by IBIAS_RUN_STATE register)\n1: IBIAS control is automatic (default)."
            },
            {
                "name": "IBIAS_RUN_STATE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IBIAS_RUN_STATE: Enable/Disable IBIAS during RUN mode when automatic mode is\ndisabled.\n0: IBIAS control is disabled (default).\n1: IBIAS control is enabled."
            },
            {
                "name": "APC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "APC Apply Pull-up and pull-down configuration from CPU"
            },
            {
                "name": "ENBORH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ENBORH: enable BORH configuration"
            },
            {
                "name": "SELBORH",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "SELBORH[1:0]: BORH selection of Vbor threshold"
            },
            {
                "name": "ENBORL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ENBORL: Enable BORL reset supervising during RUN mode.\n0: No BORL is monitored during RUN mode.\n1: BORL is monitored during RUN mode (a POR reset will happen if VDDIO goes below\n1.6V during RUN mode) (default).\nNote: Enabling this feature prevents blocking the device if VDDIO goes below supported voltages during RUN."
            }
        ]
    },
    "1213202436": {
        "name": "CR2",
        "address": 1213202436,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PVDE Programmable Voltage Detector Enable\nWhen this bit is set the Power Voltage Detector is enabled"
            },
            {
                "name": "PVDLS",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "PVDLS[2:0] Programmable Voltage Detector Level selection\nthen PVDO=1)"
            },
            {
                "name": "DBGRET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DBGRET: PA2 and PA3 retention enable after DEEPSTOP\n0: PA2, PA3 don't retain their status exiting from DEEPSTOP. (default)\n1: PA2, PA3 retain their status exiting from DEEPSTOP."
            },
            {
                "name": "RAMRET1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RAMRET1: RAM1 retention during low power mode"
            },
            {
                "name": "GPIORET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GPIORET: GPIO retention enable.\n0: GPIO don't retain their status during DEEPSTOP and exiting from DEEPSTOP (default)\n1: GPIO retain their status during DEEPSTOP and exiting from DEEPSTOP.\nNote: it's mandatory to ensure this bit is set before entering DEEPSTOP unless DBRG.DEEPSTOP2 bit is set."
            },
            {
                "name": "ENTS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ENTS: Enable Temperature Sensor"
            }
        ]
    },
    "1213202440": {
        "name": "CR3",
        "address": 1213202440,
        "size": 32,
        "access": "read-write",
        "desc": "CR3 register",
        "fields": [
            {
                "name": "EWU0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EWU0 Enable WakeUp line 0 (PB0)\nWhen this bit is set the wakeup line 0 is enabled and a rising or falling edge on wakeup line 0 will trigger a CPU wakeup event depending on CR4.WP0 bit."
            },
            {
                "name": "EWU1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EWU1 Enable WakeUp line 1 (PB1)\nWhen this bit is set the wakeup line 1 is enabled and a rising or falling edge on wakeup line 1 will trigger a CPU wakeup event depending on CR4.WP1 bit."
            },
            {
                "name": "EWU2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EWU2 Enable WakeUp line 2 (PB2)\nWhen this bit is set the wakeup line 2 is enabled and a rising or falling edge on wakeup line 2 will trigger a CPU wakeup event depending on CR4.WP2 bit."
            },
            {
                "name": "EWU3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EWU3 Enable WakeUp line 3 (PB3)\nWhen this bit is set the wakeup line 3 is enabled and a rising or falling edge on wakeup line 3 will trigger a CPU wakeup event depending on CR4.WP3 bit."
            },
            {
                "name": "EWU4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EWU4 Enable WakeUp line 4 (PB4)\nWhen this bit is set the wakeup line 4 is enabled and a rising or falling edge on wakeup line 4 will trigger a CPU wakeup event depending on CR4.WP4 bit."
            },
            {
                "name": "EWU5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EWU5 Enable WakeUp line 5 (PB5)\nWhen this bit is set the wakeup line 5 is enabled and a rising or falling edge on wakeup line 5 will trigger a CPU wakeup event depending on CR4.WP5 bit."
            },
            {
                "name": "EWU6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EWU6 Enable WakeUp line 6 (PB6)\nWhen this bit is set the wakeup line 6 is enabled and a rising or falling edge on wakeup line 6 will trigger a CPU wakeup event depending on CR4.WP6 bit."
            },
            {
                "name": "EWU7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EWU7 Enable WakeUp line 7 (PB7)\nWhen this bit is set the wakeup line 7 is enabled and a rising or falling edge on wakeup line 7 will trigger a CPU wakeup event depending on CR4.WP7 bit."
            },
            {
                "name": "EWU8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EWU8 Enable WakeUp line 8 (PA8)\nWhen this bit is set the wakeup line 8 is enabled and a rising or falling edge on wakeup line 8 will trigger a CPU wakeup event depending on CR4.WP8 bit."
            },
            {
                "name": "EWU9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EWU9 Enable WakeUp line 9 (PA9)\nWhen this bit is set the wakeup line 9 is enabled and a rising or falling edge on wakeup line 9 will trigger a CPU wakeup event depending on CR4.WP9 bit."
            },
            {
                "name": "EWU10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EWU10 Enable WakeUp line 10 (PA10)\nWhen this bit is set the wakeup line 10 is enabled and a rising or falling edge on wakeup line 10 will trigger a CPU wakeup event depending on CR4.WP10 bit."
            },
            {
                "name": "EWU11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "EWU11 Enable WakeUp line 11 (PA11)\nWhen this bit is set the wakeup line 11 is enabled and a rising or falling edge on wakeup line 11 will trigger a CPU wakeup event depending on CR4.WP11 bit."
            },
            {
                "name": "EWBLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EWBLE: Enable wakeup on BLE event.\n0: Wakeup on BLE line is disabled (default).\n1: Wakeup on BLE line is enabled."
            },
            {
                "name": "EWBLEHCPU",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "EWBLEHCPU: Enable wakeup on BLE Host CPU event.\n0: Wakeup on BLE Host CPU line is disabled (default).\n1: Wakeup on BLE Host CPU line is enabled."
            },
            {
                "name": "EIWL2",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "EIWL2: Enable wakeup on Internal event (LPUART).\n0: Wakeup on internal line is disabled (default).\n1: Wakeup on internal line is enabled."
            },
            {
                "name": "EIWL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "EIWL: Enable wakeup on Internal event (RTC).\n0: Wakeup on internal line is disabled (default).\n1: Wakeup on internal line is enabled."
            }
        ]
    },
    "1213202444": {
        "name": "CR4",
        "address": 1213202444,
        "size": 32,
        "access": "read-write",
        "desc": "CR4 register",
        "fields": [
            {
                "name": "WUP0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUP0 Wake-up Line Polarity 0 (PB0)\nThis bit defines the polarity used for event detection on external wake-up line 0"
            },
            {
                "name": "WUP1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WUP1 Wake-up Line Polarity 1 (PB1)\nThis bit defines the polarity used for event detection on external wake-up line 1"
            },
            {
                "name": "WUP2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUP2 Wake-up Line Polarity 2 (PB2)\nThis bit defines the polarity used for event detection on external wake-up line 2"
            },
            {
                "name": "WUP3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUP3 Wake-up Line Polarity 3 (PB3)\nThis bit defines the polarity used for event detection on external wake-up line 3"
            },
            {
                "name": "WUP4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WUP4 Wake-up Line Polarity 4 (PB4)\nThis bit defines the polarity used for event detection on external wake-up line 4"
            },
            {
                "name": "WUP5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WUP5 Wake-up Line Polarity 5 (PB5)\nThis bit defines the polarity used for event detection on external wake-up line 5"
            },
            {
                "name": "WUP6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WUP6 Wake-up Line Polarity 6 (PB6)\nThis bit defines the polarity used for event detection on external wake-up line 6"
            },
            {
                "name": "WUP7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "WUP7 Wake-up Line Polarity 7 (PB7)\nThis bit defines the polarity used for event detection on external wake-up line 7"
            },
            {
                "name": "WUP8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WUP8 Wake-up Line Polarity 8 (PA8)\nThis bit defines the polarity used for event detection on external wake-up line 8"
            },
            {
                "name": "WUP9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WUP9 Wake-up Line Polarity 9 (PA9)\nThis bit defines the polarity used for event detection on external wake-up line 9"
            },
            {
                "name": "WUP10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WUP10 Wake-up Line Polarity 10 (PA10)\nThis bit defines the polarity used for event detection on external wake-up line 10"
            },
            {
                "name": "WUP11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WUP11 Wake-up Line Polarity 11 (PA11)\nThis bit defines the polarity used for event detection on external wake-up line 11"
            }
        ]
    },
    "1213202448": {
        "name": "SR1",
        "address": 1213202448,
        "size": 32,
        "access": "read-write",
        "desc": "SR1 register",
        "fields": [
            {
                "name": "WUF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUF0 WakeUp Flag 0 (PB0)\nThis bit is set when a wakeup is detected on wakeup line 0. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WUF1 WakeUp Flag 1 (PB1)\nThis bit is set when a wakeup is detected on wakeup line 1. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUF2 WakeUp Flag 2 (PB2)\nThis bit is set when a wakeup is detected on wakeup line 2. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUF3 WakeUp Flag 3 (PB3)\nThis bit is set when a wakeup is detected on wakeup line 3. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WUF4 WakeUp Flag 4 (PB4)\nThis bit is set when a wakeup is detected on wakeup line 4. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WUF5 WakeUp Flag 5 (PB5)\nThis bit is set when a wakeup is detected on wakeup line 5. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WUF6 WakeUp Flag 6 (PB6)\nThis bit is set when a wakeup is detected on wakeup line 6. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "WUF7 WakeUp Flag 7 (PB7)\nThis bit is set when a wakeup is detected on wakeup line 7. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WUF8 WakeUp Flag 8 (PA8)\nThis bit is set when a wakeup is detected on wakeup line 8. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WUF9 WakeUp Flag 9 (PA9)\nThis bit is set when a wakeup is detected on wakeup line 9. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WUF10 WakeUp Flag 10 (PA10)\nThis bit is set when a wakeup is detected on wakeup line 10. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WUF11 WakeUp Flag 11 (PA11)\nThis bit is set when a wakeup is detected on wakeup line 11. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WBLEF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "WBLEF: BLE wakeup flag.\n0: no wakeup from BLE occurred since last clear.\n1: a wakeup from BLE occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "WBLEHCPUF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "WBLEHCPUF: BLE Host CPU wakeup flag.\n0: no wakeup from BLE Host CPU occurred since last clear.\n1: a wakeup from BLE Host CPU occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "IWUF2",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IWUF2: Internal wakeup 2 flag (LPUART).\n0: no wakeup from LPUART occurred since last clear.\n1: a wakeup from LPUART occurred since last clear.\nNote: The user must clear the LPUART wakeup flag inside the LPUART IP to clear this bit\n(mirror of the LPUART wakeup line on the PWRC block)."
            },
            {
                "name": "IWUF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "IWUF: Internal wakeup flag (RTC).\n0: no wakeup from RTC occurred since last clear.\n1: a wakeup from RTC occurred since last clear.\nNote: The user must clear the RTC wakeup flag inside the RTC IP to clear this bit (mirror of\nthe RTC wakeup line on the PWRC block)."
            }
        ]
    },
    "1213202452": {
        "name": "SR2",
        "address": 1213202452,
        "size": 32,
        "access": "read-only",
        "desc": "SR2 register",
        "fields": [
            {
                "name": "SMPSBYPR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SMPSBYPR: SMPS Force Bypass Control Replica\nThis bit mirrors the actual BYPASS_3V3 control signal driven to the SMPS regulator, dependant on the real working state."
            },
            {
                "name": "SMPSENR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SMPSENR: SMPS Enable Control Replica\nThis bit mirrors the actual ENABLE_3V3 control signal driven to the SMPS regulator, dependant on the real working state."
            },
            {
                "name": "SMPSRDY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SMPSRDY: SMPS Ready Status\nThis bit provides the information whether SMPS is ready. "
            },
            {
                "name": "IOBOOTVAL2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Bit3: PB15  input value on VDD33 latched at POR\nBit2: PB14  input value on VDD33 latched at POR\nBit1: PB13  input value on VDD33 latched at POR\nBit0: PB12 input value on VDD33 latched at POR"
            },
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "REGLPS: Regulator Low Power Started\nThis bit provides the information whether low power regulator is ready. "
            },
            {
                "name": "REGMS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "REGMS: Regulator Main LDO Started\nThis bit provides the information whether main regulator is ready. "
            },
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PVDO: Power Voltage Detector Output\nWhen the Power Voltage Detector is enabled (CR2.PVDE) this bit is set when the system supply (VDDIO) is\nlower than the selected PVD threshold (CR2.PVDLS)"
            },
            {
                "name": "IOBOOTVAL",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Bit3: PA11  input value on VDD33 latched at POR\nBit2: PA10  input value on VDD33 latched at POR\nBit1: PA9  input value on VDD33 latched at POR\nBit0: PA8 input value on VDD33 latched at POR"
            }
        ]
    },
    "1213202460": {
        "name": "CR5",
        "address": 1213202460,
        "size": 32,
        "access": "read-write",
        "desc": "CR5 register",
        "fields": [
            {
                "name": "SMPSLVL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SMPSLVL[3:0] SMPS Output Level Voltage Selection\nSelect the SMPS output voltage with a granularity of 50mV. Default = '0100' (1.4V)\nVout = 1.2 + 0.05*SMPSOUT (V)"
            },
            {
                "name": "SMPSBOMSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "SMPSBOMSEL: SMPS BOM Selection:"
            },
            {
                "name": "SMPSFRDY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SMPSFB Force ready check\nWhen this bit is set, the SMPS FSM will consider the SMPS ready ."
            },
            {
                "name": "SMPSLPOPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SMPSLPOPEN: In Low Power mode SMPS is in OPEN mode (instead of PRECHARGE mode).\nWhen this bit is set, when the chip is in Low power mode the SMPS regulator will be disabled (HZ) Documentation needed."
            },
            {
                "name": "SMPSFBYP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SMPSFB Force SMPS Regulator in bypass mode\nWhen this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of  SMPS can be observed thanks to the replica SR2.SMPSBYPR."
            },
            {
                "name": "NOSMPS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NOSMPS: No SMPS Mode\nWhen this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only when SMPS_FB pad is directly connected to VBATT or Vext, without L/C BOM."
            },
            {
                "name": "SMPS_ENA_DCM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SMPS_ENA_DCM: enable discontinuous conduction mode"
            },
            {
                "name": "CLKDETR_DISABLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CLKDETR_DISABLE: disable SMPS clock detection\nThe SMPS clock detection enables an automatic SMPS bypass switching in case of unwanted loss of SMPS clock."
            },
            {
                "name": "SMPS_PRECH_CUR_SEL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "SMPS_PRECH_CUR_SEL[1:0] Selection for SMPS PRECHARGE limit current"
            }
        ]
    },
    "1213202464": {
        "name": "PUCRA",
        "address": 1213202464,
        "size": 32,
        "access": "read-write",
        "desc": "PUCRA register",
        "fields": [
            {
                "name": "PU",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PU[x] : Pull Up\nPull up activation on port A[i] pad when APC bit of PWRC CR3 is set"
            }
        ]
    },
    "1213202468": {
        "name": "PDCRA",
        "address": 1213202468,
        "size": 32,
        "access": "read-write",
        "desc": "PDCRA register",
        "fields": [
            {
                "name": "PD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PD[x]: Pull Down\nPull Down activation on port A[i] pad when APC bit of PWRC CR3 is set"
            }
        ]
    },
    "1213202472": {
        "name": "PUCRB",
        "address": 1213202472,
        "size": 32,
        "access": "read-write",
        "desc": "PUCRB register",
        "fields": [
            {
                "name": "PU",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PU[x] : Pull Up\nPull up activation on port B[i] pad when APC bit of PWRC CR3 is set"
            }
        ]
    },
    "1213202476": {
        "name": "PDCRB",
        "address": 1213202476,
        "size": 32,
        "access": "read-write",
        "desc": "PDCRB register",
        "fields": [
            {
                "name": "PD",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PD[x]: Pull Down\nPull Down activation on port B[i] pad when APC bit of PWRC CR3 is set"
            }
        ]
    },
    "1213202480": {
        "name": "CR6",
        "address": 1213202480,
        "size": 32,
        "access": "read-write",
        "desc": "CR6 register",
        "fields": [
            {
                "name": "EWU12",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EWU12 Enable WakeUp line 12 (PA0)\nWhen this bit is set the wakeup line 12 is enabled and a rising or falling edge on wakeup line 0 will trigger a CPU wakeup event depending on CR7.WP0 bit."
            },
            {
                "name": "EWU13",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EWU13 Enable WakeUp line 13 (PA1)\nWhen this bit is set the wakeup line 13 is enabled and a rising or falling edge on wakeup line 1 will trigger a CPU wakeup event depending on CR7.WP1 bit."
            },
            {
                "name": "EWU14",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EWU14 Enable WakeUp line 14 (PA2)\nWhen this bit is set the wakeup line 14 is enabled and a rising or falling edge on wakeup line 2 will trigger a CPU wakeup event depending on CR7.WP2 bit."
            },
            {
                "name": "EWU15",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EWU15 Enable WakeUp line 15 (PA3)\nWhen this bit is set the wakeup line 15 is enabled and a rising or falling edge on wakeup line 3 will trigger a CPU wakeup event depending on CR7.WP3 bit."
            },
            {
                "name": "EWU16",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EWU16 Enable WakeUp line 16 (PB12)\nWhen this bit is set the wakeup line 16 is enabled and a rising or falling edge on wakeup line 4 will trigger a CPU wakeup event depending on CR7.WP4 bit."
            },
            {
                "name": "EWU17",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "EWU17 Enable WakeUp line 17 (PB13)\nWhen this bit is set the wakeup line 17 is enabled and a rising or falling edge on wakeup line 5 will trigger a CPU wakeup event depending on CR7.WP5 bit."
            },
            {
                "name": "EWU18",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "EWU18 Enable WakeUp line 18 (PB14)\nWhen this bit is set the wakeup line 18 is enabled and a rising or falling edge on wakeup line 6 will trigger a CPU wakeup event depending on CR7.WP6 bit."
            },
            {
                "name": "EWU19",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "EWU19 Enable WakeUp line 19 (PB15)\nWhen this bit is set the wakeup line 19 is enabled and a rising or falling edge on wakeup line 7 will trigger a CPU wakeup event depending on CR7.WP7 bit."
            }
        ]
    },
    "1213202484": {
        "name": "CR7",
        "address": 1213202484,
        "size": 32,
        "access": "read-write",
        "desc": "CR7 register",
        "fields": [
            {
                "name": "WUP12",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUP12 Wake-up Line Polarity 12 (PA0)\nThis bit defines the polarity used for event detection on external wake-up line 12"
            },
            {
                "name": "WUP13",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WUP13 Wake-up Line Polarity 13 (PA1)\nThis bit defines the polarity used for event detection on external wake-up line 13"
            },
            {
                "name": "WUP14",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUP14 Wake-up Line Polarity 14 (PA2)\nThis bit defines the polarity used for event detection on external wake-up line 14"
            },
            {
                "name": "WUP15",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUP15 Wake-up Line Polarity 15 (PA3)\nThis bit defines the polarity used for event detection on external wake-up line 15"
            },
            {
                "name": "WUP16",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WUP16 Wake-up Line Polarity 16 (PB12)\nThis bit defines the polarity used for event detection on external wake-up line 16"
            },
            {
                "name": "WUP17",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WUP17 Wake-up Line Polarity 17 (PB13)\nThis bit defines the polarity used for event detection on external wake-up line 17"
            },
            {
                "name": "WUP18",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WUP18 Wake-up Line Polarity 18 (PB14)\nThis bit defines the polarity used for event detection on external wake-up line 18"
            },
            {
                "name": "WUP19",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "WUP19 Wake-up Line Polarity 19 (PB15)\nThis bit defines the polarity used for event detection on external wake-up line 19"
            }
        ]
    },
    "1213202488": {
        "name": "SR3",
        "address": 1213202488,
        "size": 32,
        "access": "read-write",
        "desc": "SR3 register",
        "fields": [
            {
                "name": "WUF12",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUF12 WakeUp Flag 12 PA0\nThis bit is set when a wakeup is detected on wakeup line 12. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF13",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "WUF13 WakeUp Flag 13 PA1\nThis bit is set when a wakeup is detected on wakeup line 13. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF14",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WUF14 WakeUp Flag 14 PA2\nThis bit is set when a wakeup is detected on wakeup line 14. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF15",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "WUF15 WakeUp Flag 15 PA3\nThis bit is set when a wakeup is detected on wakeup line 15. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF16",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "WUF16 WakeUp Flag 16 PB12\nThis bit is set when a wakeup is detected on wakeup line 16. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF17",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "WUF17 WakeUp Flag 17 PB13\nThis bit is set when a wakeup is detected on wakeup line 17. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF18",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "WUF18 WakeUp Flag 18 PB14\nThis bit is set when a wakeup is detected on wakeup line 18. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            },
            {
                "name": "WUF19",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "WUF19 WakeUp Flag 19 PB15\nThis bit is set when a wakeup is detected on wakeup line 19. It is cleared by a reset pad or by writing 1 in this bit field.\nwritting this bit, clears the interrupt:"
            }
        ]
    },
    "1213202564": {
        "name": "DBGR",
        "address": 1213202564,
        "size": 32,
        "access": "read-write",
        "desc": "DBGR register",
        "fields": [
            {
                "name": "DEEPSTOP2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DEEPSTOP2: DEEPSTOP2 low power saving emulation enable.\n0: normal DEEPSTOP will be applied\n1: DEEPSTOP2 (debugger features not lost) will be applied instead of DEEPSTOP."
            },
            {
                "name": "DIS_PRECH",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "DIS_PRECH[2:0]: disable precharge during deepstop (debug)\n- 111: precharge and SMPS monitoring are disabled (whatever CR5.SMPSLPOPEN)\n- 101: precharge are activated only at deepstop exit (to be used only with CR5.SMPSLPOPEN=1)\n- else: No effect (default 0x0)"
            }
        ]
    },
    "1213202568": {
        "name": "EXTSRR",
        "address": 1213202568,
        "size": 32,
        "access": "read-write",
        "desc": "EXTSRR register",
        "fields": [
            {
                "name": "DEEPSTOPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DEEPSTOPF System DeepStop Flag\nThis bit is set by hardware and cleared only by a POR reset or by writing '1' in this bit field"
            },
            {
                "name": "RFPHASEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RFPHASEF RFPHASE Flag\nThis bit is set by hardware after a Radio wake-up event (BLE activation); it\nis cleared either by software, writing '1' in this bit field, or by hardware when Ready2Sleep signal is asserted by the Radio IP."
            }
        ]
    },
    "1214251008": {
        "name": "RNG_CR",
        "address": 1214251008,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_CR register",
        "fields": [
            {
                "name": "RNG_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RNG Disable bit."
            },
            {
                "name": "TST_CLK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RNG Test Clock bit."
            }
        ]
    },
    "1214251012": {
        "name": "RNG_SR",
        "address": 1214251012,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_SR register",
        "fields": [
            {
                "name": "RNGRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "New Random Value Ready."
            },
            {
                "name": "REVCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RNGCLK Clock Reveal bit."
            },
            {
                "name": "FAULT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Fault Reveal bit."
            }
        ]
    },
    "1214251016": {
        "name": "RNG_VAL",
        "address": 1214251016,
        "size": 32,
        "access": "read-only",
        "desc": "RNG_VAL register",
        "fields": [
            {
                "name": "RANDOM_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Random Value"
            }
        ]
    },
    "1073758208": {
        "name": "RTC_TR",
        "address": 1073758208,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_TR register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation.\n0: AM or 24-hour format\n1: PM"
            }
        ]
    },
    "1073758212": {
        "name": "RTC_DR",
        "address": 1073758212,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_DR register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format."
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format."
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format."
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units\n000: forbidden\n001: Monday\n010: Tuesday\n011: Wednesday\n100: Thursday\n101: Friday\n110: Saturday\n111: Sunday"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format."
            },
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format."
            }
        ]
    },
    "1073758216": {
        "name": "RTC_CR",
        "address": 1073758216,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_CR register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection\n000: RTC/16 clock is selected\n001: RTC/8 clock is selected\n010: RTC/4 clock is selected\n011: RTC/2 clock is selected\n10x: ck_spre (usually 1 Hz) clock is selected\n11x: ck_spre (usually 1 Hz) clock is selected and 216 is added to the WUT counter value"
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow registers\n0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles.\n1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters."
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format\n"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable\n0: Alarm A disabled\n1: Alarm A enabled"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable\n0: Wakeup timer disabled\n1: Wakeup timer enabled"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable\n0: Alarm A interrupt disabled\n1: Alarm A interrupt enabled"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt enable\n0: Wakeup timer interrupt disabled\n1: Wakeup timer interrupt enabled"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time change)\nWhen this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.\n0: No effect\n1: Adds 1 hour to the current time. This can be used for summer time change"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time change)\nWhen this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.\nSetting this bit has no effect when current hour is 0.\n0: No effect\n1: Subtracts 1 hour to the current time. This can be used for winter time change."
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup\nThis bit can be written by the user to memorize whether the daylight saving time change has been performed or not."
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output selection\nWhen COE=1, this bit selects which signal is output on RTC_CALIB.\n0: Calibration output is 512 Hz\n1: Calibration output is 1 Hz\nThese frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255)."
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity\nThis bit is used to configure the polarity of RTC_ALARM output\n0: The pin is high when ALRAF/WUTF is asserted (depending on OSEL[1:0])\n1: The pin is low when ALRAF/WUTF is asserted (depending on OSEL[1:0])."
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection\nThese bits are used to select the flag to be routed to RTC_ALARM output\n00: Output disabled\n01: Alarm A output enabled\n10: Reserved\n11: Wakeup output enabled"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable\nThis bit enables the RTC_CALIB output\n0: Calibration output disabled\n1: Calibration output enabled"
            }
        ]
    },
    "1073758220": {
        "name": "RTC_ISR",
        "address": 1073758220,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ISR register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag\nThis bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.\nIt is cleared by hardware in initialization mode.\n0: Alarm A update not allowed\n1: Alarm A update allowed."
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag\nThis bit is set by hardware when the wakeup timer values can be changed, after the WUTE bit has been set to 0 in RTC_CR.\n0: Wakeup timer configuration update not allowed\n1: Wakeup timer configuration update allowed."
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending\n0: No shift operation is pending\n1: A shift operation is pending\nThis flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect."
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag\nThis bit is set by hardware when the calendar year field is different from 0 (power-on reset state).\n0: Calendar has not been initialized\n1: Calendar has been initialized"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization flag\nThis bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow regsiter mode (BYPSHAD=1). This bit can also be cleared by software.\nIt is cleared either by software or by hardware in initialization mode.\n0: Calendar shadow registers not yet synchronized\n1: Calendar shadow registers synchronized."
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag\nWhen this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.\n0: Calendar registers update is not allowed\n1: Calendar registers update is allowed."
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode\n0: Free running mode\n1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset."
            },
            {
                "name": "ALRAF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A flag\nThis flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR).\nThis flag is cleared by software by writing 0."
            },
            {
                "name": "WUTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer flag\nThis flag is set by hardware when the wakeup auto-reload counter reaches 0.\nThis flag is cleared by software by writing 0.\nThis flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again."
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag\nThe RECALPF status flag is automatically set to 1' when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0'."
            }
        ]
    },
    "1073758224": {
        "name": "RTC_PRER",
        "address": 1073758224,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_PRER register",
        "fields": [
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler factor\nThis is the synchronous division factor:\nck_spre frequency = ck_apre frequency/(PREDIV_S+1)"
            },
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler factor\nThis is the asynchronous division factor:\nck_apre frequency = RTCCLK frequency/(PREDIV_A+1)"
            }
        ]
    },
    "1073758228": {
        "name": "RTC_WUTR",
        "address": 1073758228,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_WUTR register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value bits\nWhen the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register\nWhen WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.\nThe first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden."
            }
        ]
    },
    "1073758236": {
        "name": "RTC_ALRMAR",
        "address": 1073758236,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ALRMAR register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask\n0: Alarm A set if the seconds match\n1: Seconds don't care in Alarm A comparison"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask\n0: Alarm A set if the minutes match\n1: Minutes don't care in Alarm A comparison"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation\n0: AM or 24-hour format\n1: PM"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask\n0: Alarm A set if the hours match\n1: Hours don't care in Alarm A comparison"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD format."
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection\n0: DU[3:0] represents the date units\n1: DU[3:0] represents the week day. DT[1:0] is don't care."
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask\n0: Alarm A set if the date/day match\n1: Date/day don't care in Alarm A comparison"
            }
        ]
    },
    "1073758244": {
        "name": "RTC_WPR",
        "address": 1073758244,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_WPR register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key\nThis byte is written by software.\nReading this byte always returns 0x00"
            }
        ]
    },
    "1073758248": {
        "name": "RTC_SSR",
        "address": 1073758248,
        "size": 32,
        "access": "read-only",
        "desc": "RTC_SSR register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value\nSS[15:0] is the value in the synchronous prescaler's counter. The fraction of a second is given by the formula below:\nSecond fraction = ( PREDIV_S - SS ) / ( PREDIV_S + 1 )"
            }
        ]
    },
    "1073758252": {
        "name": "RTC_SHIFTR",
        "address": 1073758252,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_SHIFTR register",
        "fields": [
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a second\nThese bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).\nThe value which is written to SUBFS is added to the synchronous prescaler's counter.\nSince this counter counts down, this operation effectively subtracts from (delays) the clock by:\nDelay (seconds) = SUBFS / ( PREDIV_S + 1 )\nA fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by :\nAdvance (seconds) = ( 1 - ( SUBFS / ( PREDIV_S + 1 ) ) ) ."
            },
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second\n0: No effect\n1: Add one second to the clock/calendar\nThis bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).\nThis function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation."
            }
        ]
    },
    "1073758268": {
        "name": "RTC_CALR",
        "address": 1073758268,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_CALR register",
        "fields": [
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus\nThe frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.\nTo increase the frequency of the calendar, this feature should be used in conjunction with CALP."
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle period\nWhen CALW16 is set to 1' , the 16-second calibration cycle period is selected.This bit must not be set to 1' if CALW8=1.\nNote: CALM[0] is stucked at 0' when CALW16='1'."
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle period\nWhen CALW8 is set to 1' , the 8-second calibration cycle period is selected.\nNote: CALM[1:0] are stucked at '00' when CALW8='1'."
            },
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5 ppm\n0: No RTCCLK pulses are added.\n1: One RTCCLK pulse is effectively inserted every 211 pulses (frequency incresed by 488.5 ppm).\nThis feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM."
            }
        ]
    },
    "1073758276": {
        "name": "RTC_ALRMASSR",
        "address": 1073758276,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ALRMASSR register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value\nThis value is compared with the contents of the synchronous prescaler's counter to\ndetermine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared."
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting at this bit\n0: No comparison on sub seconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).\n1: SS[14:1] are don't care in Alarm A comparison. Only SS[0] is compared.\n2: SS[14:2] are don't care in Alarm A comparison. Only SS[1:0] are compared.\n3: SS[14:3] are don't care in Alarm A comparison. Only SS[2:0] are compared.\n...\n12: SS[14:12] are don't care in Alarm A comparison. SS[11:0] are compared.\n13: SS[14:13] are don't care in Alarm A comparison. SS[12:0] are compared.\n14: SS[14] is don't care in Alarm A comparison. SS[13:0] are compared.\n15: All 15 SS bits are compared and must match to activate alarm.\nThe overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation."
            }
        ]
    },
    "1073758288": {
        "name": "RTC_BKP0R",
        "address": 1073758288,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_BKP0R register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers.\nThey are powered-on by VDD12o so they are retained during DEEPSTOP mode.\nThe application can write or read data to and from these registers.\nThis register is reset on PORESETn only."
            }
        ]
    },
    "1073758292": {
        "name": "RTC_BKP1R",
        "address": 1073758292,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_BKP1R register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers.\nThey are powered-on by VDD12o so they are retained during DEEPSTOP mode.\nThe application can write or read data to and from these registers.\nThis register is reset on PORESETn only."
            }
        ]
    },
    "1073741824": {
        "name": "DIE_ID",
        "address": 1073741824,
        "size": 32,
        "access": "read-only",
        "desc": "DIE_ID register",
        "fields": [
            {
                "name": "REVISION",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Cut revision (metal fix)"
            },
            {
                "name": "VERSION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Cut version"
            },
            {
                "name": "PRODUCT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Product version.\nMay be used to discriminate several version of a same digital BLE LPH device embedding\ndifferent analog versions"
            }
        ]
    },
    "1073741828": {
        "name": "JTAG_ID",
        "address": 1073741828,
        "size": 32,
        "access": "read-only",
        "desc": "JTAG_ID register",
        "fields": [
            {
                "name": "MANUF_ID",
                "bitOffset": 1,
                "bitWidth": 11,
                "desc": "Manufacturer ID"
            },
            {
                "name": "PART_NUMBER",
                "bitOffset": 12,
                "bitWidth": 16,
                "desc": "Part number"
            },
            {
                "name": "VERSION_NUMBER",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Version"
            }
        ]
    },
    "1073741832": {
        "name": "I2C_FMP_CTRL",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_FMP_CTRL register",
        "fields": [
            {
                "name": "I2C1_PA0_FMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O.\n0: PA0 pin operated in standard mode.\n1: FM+ mode is enabled on PA0 pin, and speed control is bypassed"
            },
            {
                "name": "I2C1_PA1_FMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O.\n0: PA1 pin operated in standard mode.\n1: FM+ mode is enabled on PA1 pin, and speed control is bypassed"
            },
            {
                "name": "I2C1_PB6_FMP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB6 I/O.\n0: PB6 pin operated in standard mode.\n1: FM+ mode is enabled on PB6 pin, and speed control is bypassed."
            },
            {
                "name": "I2C1_PB7_FMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB7 I/O.\n0: PB7 pin operated in standard mode.\n1: FM+ mode is enabled on PB7 pin, and speed control is bypassed"
            }
        ]
    },
    "1073741836": {
        "name": "IO_DTR",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "IO_DTR register",
        "fields": [
            {
                "name": "PA0_DT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA1_DT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA2_DT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA3_DT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA8_DT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA9_DT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA10_DT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA11_DT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB0_DT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB1_DT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB2_DT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB3_DT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB4_DT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB5_DT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB6_DT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB7_DT",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB12_DT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB13_DT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB14_DT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB15_DT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            }
        ]
    },
    "1073741840": {
        "name": "IO_IBER",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IBER register",
        "fields": [
            {
                "name": "PA0_IBE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA1_IBE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA2_IBE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA3_IBE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA8_IBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA9_IBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA10_IBE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA11_IBE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PB0_IBE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB1_IBE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB2_IBE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB3_IBE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB4_IBE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB5_IBE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB6_IBE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB7_IBE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB12_IBE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB13_IBE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB14_IBE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB15_IBE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            }
        ]
    },
    "1073741844": {
        "name": "IO_IEVR",
        "address": 1073741844,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IEVR register",
        "fields": [
            {
                "name": "PA0_IEV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA1_IEV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA2_IEV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA3_IEV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA8_IEV",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA9_IEV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA10_IEV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA11_IEV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB0_IEV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB1_IEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB2_IEV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB3_IEV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB4_IEV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB5_IEV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB6_IEV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB7_IEV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB12_IEV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB13_IEV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB14_IEV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB15_IEV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            }
        ]
    },
    "1073741848": {
        "name": "IO_IER",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IER register",
        "fields": [
            {
                "name": "PA0_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA1_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA2_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA3_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA8_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA9_IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA10_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA11_IE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB0_IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB1_IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB2_IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB3_IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB4_IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB5_IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB6_IE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB7_IE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB12_IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB13_IE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB14_IE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB15_IE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            }
        ]
    },
    "1073741852": {
        "name": "IO_ISCR",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "IO_ISCR register",
        "fields": [
            {
                "name": "PA0_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA1_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA2_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA3_ISC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA8_ISC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA9_ISC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA10_ISC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA11_ISC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB0_ISC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB1_ISC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB2_ISC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB3_ISC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB4_ISC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB5_ISC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB6_ISC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB7_ISC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB12_ISC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB13_ISC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB14_ISC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB15_ISC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            }
        ]
    },
    "1073741856": {
        "name": "PWRC_IER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "PWRC_IER register",
        "fields": [
            {
                "name": "BORH_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BORH_IE: BORH interrupt enable.\n0: BORH interrupt is disabled.\n1: BORH interrupt is enabled."
            },
            {
                "name": "PVD_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PVD_IE: Programmable Voltage Detector interrupt enable.\n0: PVD interrupt is disabled.\n1: PVD interrupt is enabled."
            },
            {
                "name": "WKUP_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WKUP_IE: Power Controller Wakeup event interrupt enable.\n0: Interrupt on wakeup event seen by the PWRC is disabled.\n1: Interrupt on wakeup event seen by the PWRC is enabled."
            }
        ]
    },
    "1073741860": {
        "name": "PWRC_ISCR",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "PWRC_ISCR register",
        "fields": [
            {
                "name": "BORH_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BORH_ISC: BORH interrupt status.\n0: no pending interrupt.\n1: voltage went under BORH threshold / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PVD_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PVD_ISC: Programmable Voltage Detector status.\n0: no pending interrupt.\n1: voltage went under programmed threshold / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "WKUP_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WKUP_ISC: Indicates the Power Controller receives a Wakeup event.\n0: no pending interrupt.\n1: Wakeup event on PWRC occurred / interrupt occurred (if enabled).\nCleared by writing 1 in the bit.\nThis flag will be read at 1 if a wakeup event arrives so close to the low power mode entry\nrequests that the PWRC aborts before shutting down the system."
            }
        ]
    },
    "1073741868": {
        "name": "BLERXTX_DTR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "BLERXTX_DTR register",
        "fields": [
            {
                "name": "TX_DT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_DT: detection type on TX_SEQUENCE signal:\n0: detection on edge (default).\n1: detection on level"
            },
            {
                "name": "RX_DT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_DT: detection type on RX_SEQUENCE signal:\n0: detection on edge (default).\n1: detection on level"
            }
        ]
    },
    "1073741872": {
        "name": "BLERXTX_IBER",
        "address": 1073741872,
        "size": 32,
        "access": "read-write",
        "desc": "BLERXTX_IBER register",
        "fields": [
            {
                "name": "TX_IBE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IBE: interrupt edge register on TX_SEQUENCE signal:\n0: detection on single edge (default).\n1: detection on both edges"
            },
            {
                "name": "RX_IBE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IBE: interrupt edge register on RX_SEQUENCE signal:\n0: detection on single edge (default).\n1: detection on both edges"
            }
        ]
    },
    "1073741876": {
        "name": "BLERXTX_IEVR",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "BLERXTX_IEVR register",
        "fields": [
            {
                "name": "TX_IEV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IEV: interrupt polarity event on TX_SEQUENCE signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            },
            {
                "name": "RX_IEV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IEV: interrupt polarity event on RX_SEQUENCE signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            }
        ]
    },
    "1073741880": {
        "name": "BLERXTX_IER",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "BLERXTX_IER register",
        "fields": [
            {
                "name": "TX_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IE: interrupt enable on TX_SEQUENCE signal:\n0: TX_SEQUENCE interrupt is disabled (default).\n1: TX_SEQUENCE interrupt is enabled"
            },
            {
                "name": "RX_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IE: interrupt enable on RX_SEQUENCE signal:\n0: RX_SEQUENCE interrupt is disabled (default).\n1: RX_SEQUENCE interrupt is enabled"
            }
        ]
    },
    "1073741884": {
        "name": "BLERXTX_ISCR",
        "address": 1073741884,
        "size": 8,
        "access": "read-write",
        "desc": "BLERXTX_ISCR register",
        "fields": [
            {
                "name": "TX_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_ISC:interrupt status on TX_SEQUENCE signal (can be a rising or a falling edge\ndepending on BLERXTX_IEVR and BLERXTX_IBER):\n0: no activity on TX_SEQUENCE detected.\n1: activity on TX_SEQUENCE occurred"
            },
            {
                "name": "RX_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_ISC: interrupt status on RX_SEQUENCE signal (can be a rising or a falling edge\ndepending on BLERXTX_IEVR and BLERXTX_IBER):\n0: no activity on RX_SEQUENCE detected.\n1: activity on RX_SEQUENCE occurred"
            },
            {
                "name": "TX_ISEDGE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TX_ISEDGE: interrupt edge status on TX_SEQUENCE signal:\n0: falling edge on TX_SEQUENCE detected.\n1: rising edge on TX_SEQUENCE detected."
            },
            {
                "name": "RX_ISEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RX_ISEDGE: interrupt edge status on RX_SEQUENCE signal:\n0: falling edge on RX_SEQUENCE detected.\n1: rising edge on RX_SEQUENCE detected."
            }
        ]
    },
    "1090519040": {
        "name": "I2C_CR1",
        "address": 1090519040,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 1",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable\nNote: When PE = 0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles."
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match Interrupt enable (slave only)"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received Interrupt enable"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection Interrupt enable"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt enable\nNote: Any of these events generate an interrupt:\nNote: Transfer Complete (TC)\nNote: Transfer Complete Reload (TCR)"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable\nNote: Any of these errors generate an interrupt:\nNote: Arbitration Loss (ARLO)\nNote: Bus Error detection (BERR)\nNote: Overrun/Underrun (OVR)\nNote: Timeout detection (TIMEOUT)\nNote: PEC error detection (PECERR)\nNote: Alert pin event detection (ALERT)"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter\nThese bits are used to configure the digital noise filter on SDA and SCL input. The digital filter, filters spikes with a length of up to DNF[3:0] * t<sub>I2CCLK</sub>\n<sub>...</sub>\nNote: If the analog filter is also enabled, the digital filter is added to the analog filter.\nNote: This filter can only be programmed when the I2C is disabled (PE = 0)."
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF\nNote: This bit can only be programmed when the I2C is disabled (PE = 0)."
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests enable"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests enable"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control\nThis bit is used to enable hardware byte control in slave mode."
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable\nThis bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.\nNote: This bit can only be programmed when the I2C is disabled (PE = 0)."
            },
            {
                "name": "WUPEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Wakeup from Stop mode enable\nNote: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation.\nNote: WUPEN can be set only when DNF = '0000'"
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus host address enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus device default address enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable\nNote: When ALERTEN=0, the SMBA pin can be used as a standard GPIO.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            }
        ]
    },
    "1090519044": {
        "name": "I2C_CR2",
        "address": 1090519044,
        "size": 32,
        "access": "read-write",
        "desc": "I2C control register 2",
        "fields": [
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address (master mode)\nIn 7-bit addressing mode (ADD10 = 0):\nSADD[7:1] should be written with the 7-bit slave address to be sent. The bits SADD[9], SADD[8] and SADD[0] are don't care.\nIn 10-bit addressing mode (ADD10 = 1):\nSADD[9:0] should be written with the 10-bit slave address to be sent.\nNote: Changing these bits when the START bit is set is not allowed."
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "10-bit addressing mode (master mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "10-bit address header only read direction (master receiver mode)\nNote: Changing this bit when the START bit is set is not allowed."
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation\nThis bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing '1' to the ADDRCF bit in the I2C_ICR register.\nIf the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated start condition when RELOAD=0, after the end of the NBYTES transfer.\nOtherwise setting this bit generates a START condition once the bus is free.\nNote: Writing '0' to this bit has no effect.\nNote: The START bit can be set even if the bus is BUSY or I2C is in slave mode.\nNote: This bit has no effect when RELOAD is set."
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode)\nThe bit is set by software, cleared by hardware when a STOP condition is detected, or when PE = 0.\nIn Master mode:\nNote: Writing '0' to this bit has no effect."
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode)\nThe bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE = 0.\nNote: Writing '0' to this bit has no effect.\nNote: This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value.\nNote: When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value.\nNote: When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value."
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes\nThe number of bytes to be transmitted/received is programmed there. This field is don't care in slave mode with SBC=0.\nNote: Changing these bits when the START bit is set is not allowed."
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode\nThis bit is set and cleared by software."
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode)\nThis bit is set and cleared by software.\nNote: This bit has no effect in slave mode or when the RELOAD bit is set."
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte\nThis bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE = 0.\nNote: Writing '0' to this bit has no effect.\nNote: This bit has no effect when RELOAD is set.\nNote: This bit has no effect is slave mode when SBC=0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            }
        ]
    },
    "1090519048": {
        "name": "I2C_OAR1",
        "address": 1090519048,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 1 register",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface own slave address\n7-bit addressing mode: OA1[7:1] contains the 7-bit own slave address. The bits OA1[9], OA1[8] and OA1[0] are don't care.\n10-bit addressing mode: OA1[9:0] contains the 10-bit own slave address.\nNote: These bits can be written only when OA1EN=0."
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own address 1 10-bit mode\nNote: This bit can be written only when OA1EN=0."
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 1 enable"
            }
        ]
    },
    "1090519052": {
        "name": "I2C_OAR2",
        "address": 1090519052,
        "size": 32,
        "access": "read-write",
        "desc": "I2C own address 2 register",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address\n7-bit addressing mode: 7-bit address\nNote: These bits can be written only when OA2EN=0."
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own address 2 masks\nNote: These bits can be written only when OA2EN=0.\nNote: As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches."
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own address 2 enable"
            }
        ]
    },
    "1090519056": {
        "name": "I2C_TIMINGR",
        "address": 1090519056,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timing register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode)\nThis field is used to generate the SCL low period in master mode.\nt<sub>SCLL </sub>= (SCLL+1) x t<sub>PRESC</sub>\nNote: SCLL is also used to generate t<sub>BUF </sub>and t<sub>SU:STA </sub>timings."
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode)\nThis field is used to generate the SCL high period in master mode.\nt<sub>SCLH </sub>= (SCLH+1) x t<sub>PRESC</sub>\nNote: SCLH is also used to generate t<sub>SU:STO </sub>and t<sub>HD:STA </sub>timing."
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time\nThis field is used to generate the delay t<sub>SDADEL </sub>between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during t<sub>SDADEL</sub>.\nt<sub>SDADEL</sub>= SDADEL x t<sub>PRESC</sub>\nNote: SDADEL is used to generate t<sub>HD:DAT </sub>timing."
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time\nThis field is used to generate a delay t<sub>SCLDEL </sub>between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during t<sub>SCLDEL</sub>.\nt<sub>SCLDEL </sub>= (SCLDEL+1) x t<sub>PRESC</sub>\nNote: t<sub>SCLDEL</sub> is used to generate t<sub>SU:DAT </sub>timing."
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler"
            }
        ]
    },
    "1090519060": {
        "name": "I2C_TIMEOUTR",
        "address": 1090519060,
        "size": 32,
        "access": "read-write",
        "desc": "I2C timeout register",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus Timeout A\nThis field is used to configure:\nThe SCL low timeout condition t<sub>TIMEOUT</sub> when TIDLE=0\nt<sub>TIMEOUT</sub>= (TIMEOUTA+1) x 2048 x t<sub>I2CCLK</sub>\nThe bus idle condition (both SCL and SDA high) when TIDLE=1\nt<sub>IDLE</sub>= (TIMEOUTA+1) x 4 x t<sub>I2CCLK</sub>\nNote: These bits can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection\nNote: This bit can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIMOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable"
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B\nThis field is used to configure the cumulative clock extension timeout:\nIn master mode, the master cumulative clock low extend time (t<sub>LOW:MEXT</sub>) is detected\nIn slave mode, the slave cumulative clock low extend time (t<sub>LOW:SEXT</sub>) is detected\nt<sub>LOW:EXT</sub>= (TIMEOUTB+1) x 2048 x t<sub>I2CCLK</sub>\nNote: These bits can be written only when TEXTEN=0."
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout enable"
            }
        ]
    },
    "1090519064": {
        "name": "I2C_ISR",
        "address": 1090519064,
        "size": 32,
        "access": "read-write",
        "desc": "I2C interrupt and status register",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to '1' by software in order to flush the transmit data register I2C_TXDR.\nNote: This bit is set by hardware when PE = 0."
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to '1' by software when NOSTRETCH = 1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN = 1).\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty (receivers)\nThis bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode)\nThis bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge received flag\nThis flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag\nThis flag is set by hardware when a STOP condition is detected on the bus and the peripheral is involved in this transfer:\neither as a master, provided that the STOP condition is generated by the peripheral.\nor as a slave, provided that the peripheral has been addressed previously during this transfer.\nIt is cleared by software by setting the STOPCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master mode)\nThis flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload\nThis flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.\nNote: This bit is cleared by hardware when PE = 0.\nNote: This flag is only for master mode, or for slave mode when the SBC bit is set."
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error\nThis flag is set by hardware when a misplaced Start or STOP condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost\nThis flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave mode)\nThis flag is set by hardware in slave mode with NOSTRETCH = 1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.\nNote: This bit is cleared by hardware when PE = 0."
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception\nThis flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or t<sub>LOW</sub> detection flag\nThis flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert\nThis flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.\nNote: This bit is cleared by hardware when PE = 0.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy\nThis flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a STOP condition is detected, or when PE = 0."
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave mode)\nThis flag is updated when an address match event occurs (ADDR = 1)."
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave mode)\nThese bits are updated with the received address when an address match event occurs (ADDR = 1).\nIn the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address."
            }
        ]
    },
    "1090519068": {
        "name": "I2C_ICR",
        "address": 1090519068,
        "size": 32,
        "access": "write-only",
        "desc": "I2C interrupt clear register",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear\nWriting 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register."
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear\nWriting 1 to this bit clears the NACKF flag in I2C_ISR register."
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection flag clear\nWriting 1 to this bit clears the STOPF flag in the I2C_ISR register."
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear\nWriting 1 to this bit clears the BERRF flag in the I2C_ISR register."
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost flag clear\nWriting 1 to this bit clears the ARLO flag in the I2C_ISR register."
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag clear\nWriting 1 to this bit clears the OVR flag in the I2C_ISR register."
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear\nWriting 1 to this bit clears the PECERR flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear\nWriting 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear\nWriting 1 to this bit clears the ALERT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to '0'. Refer to Section 52.3: I2C implementation."
            }
        ]
    },
    "1090519072": {
        "name": "I2C_PECR",
        "address": 1090519072,
        "size": 32,
        "access": "read-only",
        "desc": "I2C PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register\nThis field contains the internal PEC when PECEN=1.\nThe PEC is cleared by hardware when PE = 0."
            }
        ]
    },
    "1090519076": {
        "name": "I2C_RXDR",
        "address": 1090519076,
        "size": 32,
        "access": "read-only",
        "desc": "I2C receive data register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit receive data\nData byte received from the I<sup>2</sup>C bus"
            }
        ]
    },
    "1090519080": {
        "name": "I2C_TXDR",
        "address": 1090519080,
        "size": 32,
        "access": "read-write",
        "desc": "I2C transmit data register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "8-bit transmit data\nData byte to be transmitted to the I<sup>2</sup>C bus\nNote: These bits can be written only when TXE = 1."
            }
        ]
    },
    "1212153856": {
        "name": "CR",
        "address": 1212153856,
        "size": 32,
        "access": "read-write",
        "desc": "CR register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Internal Low Speed oscillator enable\nSet and reset by software.\nReset source only for this field: PORESETn"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Internal Low Speed oscillator Ready\nSet and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable.\nReset source only for this field: PORESETn"
            },
            {
                "name": "LSEON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "External Low Speed Clock enable.\nSet and reset by software.\nReset source only for this field: PORESETn"
            },
            {
                "name": "LSERDY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "External Low Speed Clock ready flag.\nSet by hardware to indicate that LSE oscillator is stable. "
            },
            {
                "name": "LSEBYP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "External Low Speed Clock bypass.\nSet and reset by software.\nReset source only for this field: PORESETn"
            },
            {
                "name": "LOCKDET_NSTOP",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Lock detector Nstop value\nWhen start_stop signal is high; a counter is incremented every 16 MHz clock cycle. When the counter reaches (NSTOP+1) x 64 value, the lock_det signal is set high indicating that the PLL is locked. As soon as the start_stop signal is low the counter is reset to 0."
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Internal High Speed clock ready flag.\nSet by hardware to indicate that internal RC 64MHz oscillator is stable.\nThis bit is activated only if the RC is enabled by HSION (it is not activated if the RC is enabled by an IP request)."
            },
            {
                "name": "HSEPLLBUFON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "External High Speed Clock Buffer for PLL RF2G4  enable.\nSet and reset by software."
            },
            {
                "name": "HSIPLLON",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Internal High Speed Clock PLL enable"
            },
            {
                "name": "HSIPLLRDY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Internal High Speed Clock PLL ready flag."
            },
            {
                "name": "FMRAT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Force MR_BLE active transmission status (for debug purpose)"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "External High Speed Clock enable.\nSet and reset by software.\nin low power mode, HSE is turned off.    "
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "External High Speed Clock ready flag.\nSet by hardware to indicate that HSE oscillator is stable. "
            }
        ]
    },
    "1212153864": {
        "name": "CFGR",
        "address": 1212153864,
        "size": 32,
        "access": "read-write",
        "desc": "CFGR register",
        "fields": [
            {
                "name": "SMPSINV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "bit to control inversion of the SMPS clock"
            },
            {
                "name": "HSESEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock source selection request:"
            },
            {
                "name": "STOPHSI",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stop HSI clock source request"
            },
            {
                "name": "HSESEL_STATUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clock source selection Status"
            },
            {
                "name": "CLKSYSDIV",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "CLKSYSDIV: system clock divided factor from HSI_64M.\n000: system clock frequency is 64 MHz (not available when HSESEL=1)\n001: system clock frequency is 32 MHz\n010: system clock frequency is 16 MHz\n011: system clock frequency is 8 MHz *\n100: system clock frequency is 4 MHz *\n101: system clock frequency is 2 MHz *\n110: system clock frequency is 1 MHz *\n111: not used.\n*: If RCC_APB2ENR.MRBLEEN bit is set, writing in CLKSYSDIV one of those values is replaced by a 010b = 16 MHz writing at hardware level.\nWarning:\nif the software programs the 64 MHz frequency target while the RCC_CFGR.HSESEL=1, the hardware will switch the system clock tree on\nHSI64MPLL again (and restart HSIPLL64M analog block if RCC_CFGR.STOPHSI=1)\nTo switch the system frequency between 64 / 32 / 16 MHz without risk when the MR_BLE is used, prefer the RCC_CSCMDR register to change the system frequency.\nthe MR_BLE frequency must always be equal or less than the CPU/system clock to have functional radio."
            },
            {
                "name": "CLKSYSDIV_STATUS",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "CLKSYSDIV_STATUS: system clock frequency status\nSet and cleared by hardware to indicate the actual system clock frequency. This register must\nbe read to be sure that the new frequency, selected by CLKSYSDIV, has been applied.\n000: system clock frequency is 64 MHz\n001: system clock frequency is 32 MHz\n010: system clock frequency is 16 MHz\n011: system clock frequency is 8 MHz\n100: system clock frequency is 4 MHz\n101: system clock frequency is 2 MHz\n110: system clock frequency is 1 MHz\n111: not used.\nThe actual clock frequency switching can be delayed of up to 128 system clock cycles,\ndepending on the RCC internal counter status at the moment the new CLKSYSDIV is applied"
            },
            {
                "name": "SMPSDIV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SMPS clock prescaling factor to generate 4MHz or 8MHz "
            },
            {
                "name": "LPUCLKSEL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Selection of LPUART clock: "
            },
            {
                "name": "CLKSLOWSEL",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "slow clock source selection\nSet by software to select the clock source. This is no glitch free mechanism\nReset source only for this field: PORESETn"
            },
            {
                "name": "IOBOOSTEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IO BOOSTER enable\nSet and reset by software."
            },
            {
                "name": "IOBOOSTCLKEXTEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "IO BOOSTER clock enable as external clock\nSet and reset by software."
            },
            {
                "name": "LCOEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "LCO output enable"
            },
            {
                "name": "SPI3I2SCLKSEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Selection of I2S1 clock:\n1x:64MHz peripheral clock"
            },
            {
                "name": "LCOSEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Low speed Configurable Clock Output Selection.\nSet and reset by software. Glitches propagation possible.\nReset source only for this field: PORESETn"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Main Configurable Clock Output Selection.\nSet and reset by software. Glitches propagation possible."
            },
            {
                "name": "CCOPRE",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Configurable Clock Output Prescaler.\nSet and reset by software.\nGlitches propagation if CCOPRE is modified after CCO output is enabled.\nOthers: not used"
            }
        ]
    },
    "1212153880": {
        "name": "CIER",
        "address": 1212153880,
        "size": 32,
        "access": "read-write",
        "desc": "CIER register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by internal RC 32 kHz oscillator stabilization. "
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the external 32 kHz oscillator stabilization."
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the internal RC 64MHz oscillator stabilization."
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Enable\nSet and reset by software to enable/disable interrupt caused by the external HSE oscillator stabilization."
            },
            {
                "name": "HSIPLLRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI PLL Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL locked on HSE."
            },
            {
                "name": "HSIPLLUNLOCKDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HSIPLLUNLOCKDETIE: HSI PLL unlock detection Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL unlock."
            },
            {
                "name": "RTCRSTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RTCRSTIE: RTC reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the RTC reset end."
            },
            {
                "name": "WDGRSTIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WDGRSTIE: Watchdog reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the watchdog reset end."
            },
            {
                "name": "LPURSTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPURSTIE: LPUART reset release interrupt enable."
            }
        ]
    },
    "1212153884": {
        "name": "CIFR",
        "address": 1212153884,
        "size": 32,
        "access": "read-write",
        "desc": "CIFR register",
        "fields": [
            {
                "name": "LSIRDYIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt flag\nSet by hardware when LSI clock becomes stable. "
            },
            {
                "name": "LSERDYIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Flag.\nSet by hardware when LSE clock becomes stable. "
            },
            {
                "name": "HSIRDYIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Flag.\nSet by hardware when HSI becomes stable. "
            },
            {
                "name": "HSERDYIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Flag.\nSet by hardware when HSE becomes stable. "
            },
            {
                "name": "HSIPLLRDYIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI PLL Ready Interrupt Flag.\nSet by hardware when HSI PLL 64MHz becomes stable. "
            },
            {
                "name": "HSIPLLUNLOCKDETIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HSIPLLUNLOCKDETIF: HSI PLL unlock detection Interrupt Flag."
            },
            {
                "name": "RTCRSTIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RTC reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "WDGRSTIF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WDG reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "LPURSTF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPUART reset release flag"
            }
        ]
    },
    "1212153888": {
        "name": "CSCMDR",
        "address": 1212153888,
        "size": 32,
        "access": "read-write",
        "desc": "CSCMDR register",
        "fields": [
            {
                "name": "REQUEST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Request for system clock switching\nCleared by hardware when system clock frequency switch is done "
            },
            {
                "name": "CLKSYSDIV_REQ",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "system clock dividing factor from HSI_64M requested\nNote: behavior depends on BLEEN in APB2ENR register"
            },
            {
                "name": "STATUS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status of clock switch sequence"
            },
            {
                "name": "EOFSEQ_IE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of sequence Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the clock system switch."
            },
            {
                "name": "EOFSEQ_IRQ",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "End of Sequence flag\nSet by hardware when clock system swtich is ended"
            }
        ]
    },
    "1212153904": {
        "name": "AHBRSTR",
        "address": 1212153904,
        "size": 32,
        "access": "read-write",
        "desc": "AHBRSTR register",
        "fields": [
            {
                "name": "DMARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA and DMAMUX reset\nSet and reset by software."
            },
            {
                "name": "GPIOARST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOA reset\nSet and reset by software."
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOB reset\nSet and reset by software."
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset\nSet and reset by software."
            },
            {
                "name": "PKARST",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PKA reset\nSet and reset by software."
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG reset\nSet and reset by software."
            }
        ]
    },
    "1212153908": {
        "name": "APB0RSTR",
        "address": 1212153908,
        "size": 32,
        "access": "read-write",
        "desc": "APB0RSTR register",
        "fields": [
            {
                "name": "TIM1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM1: Advanced Timer  reset\nSet and reset by software."
            },
            {
                "name": "TIM16RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16 reset"
            },
            {
                "name": "TIM17RST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM17 reset"
            },
            {
                "name": "SYSCFGRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYSTEM CONFIG reset\nSet and reset by software."
            },
            {
                "name": "RTCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC reset\nSet and reset by software."
            },
            {
                "name": "WDRST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "WATCHDOG reset\nSet and reset by software."
            }
        ]
    },
    "1212153912": {
        "name": "APB1RSTR",
        "address": 1212153912,
        "size": 32,
        "access": "read-write",
        "desc": "APB1RSTR register",
        "fields": [
            {
                "name": "AUXADCRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AUXADC reset for Aux-ADC digital clock\nSet and reset by software."
            },
            {
                "name": "LPUARTRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LPUART reset\nSet and reset by software."
            },
            {
                "name": "USARTRST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USART reset\nSet and reset by software."
            },
            {
                "name": "SPI3RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3 reset\nSet and reset by software."
            },
            {
                "name": "I2C21RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset\nSet and reset by software."
            }
        ]
    },
    "1212153920": {
        "name": "APB2RSTR",
        "address": 1212153920,
        "size": 32,
        "access": "read-write",
        "desc": "APB2RSTR register",
        "fields": [
            {
                "name": "BLERST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BLE reset."
            }
        ]
    },
    "1212153936": {
        "name": "AHBENR",
        "address": 1212153936,
        "size": 32,
        "access": "read-write",
        "desc": "AHBENR register",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA and DMAMUX enable\nSet and enable by software."
            },
            {
                "name": "GPIOAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOA enable. It must be enabled by default"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOB enable. It must be enabled by default"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC enable\nSet and enable by software."
            },
            {
                "name": "PKAEN",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PKA clock enable\nSet and enable by software."
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG clock enable\nSet and enable by software."
            }
        ]
    },
    "1212153940": {
        "name": "APB0ENR",
        "address": 1212153940,
        "size": 32,
        "access": "read-write",
        "desc": "APB0ENR register",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2: Advanced Timer  clock enable\nSet and enable by software."
            },
            {
                "name": "TIM16EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16 enable"
            },
            {
                "name": "TIM17EN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TIM17 enable"
            },
            {
                "name": "SYSCFGEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYSTEM CONFIG enable\nSet and enable by software."
            },
            {
                "name": "RTCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC clock enable\nSet and enable by software.\nReset source only for this field: PORESETn"
            },
            {
                "name": "WDGEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Watchdog  clock enable.\nSet and enable by software."
            }
        ]
    },
    "1212153944": {
        "name": "APB1ENR",
        "address": 1212153944,
        "size": 32,
        "access": "read-write",
        "desc": "APB1ENR register",
        "fields": [
            {
                "name": "ADCDIGEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AUXADC clock enable for Aux-ADC digital clock\nSet and enable by software."
            },
            {
                "name": "ADCANAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC clock enable for Aux-ADC analog clock\nSet and enable by software."
            },
            {
                "name": "LPUARTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LPUART clock enable\nSet and enable by software."
            },
            {
                "name": "USART1EN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USART clock enable\nSet and enable by software."
            },
            {
                "name": "SPI3EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3 clock enable\nSet and enable by software."
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable\nSet and enable by software."
            }
        ]
    },
    "1212153952": {
        "name": "APB2ENR",
        "address": 1212153952,
        "size": 32,
        "access": "read-write",
        "desc": "APB2ENR register",
        "fields": [
            {
                "name": "MRBLEEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MR_BLE enable"
            },
            {
                "name": "CLKBLEDIV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MR_BLE clock frequency selection when RCC_APB2ENR.MRBLEEN=1"
            }
        ]
    },
    "1212154004": {
        "name": "CSR",
        "address": 1212154004,
        "size": 32,
        "access": "read-write",
        "desc": "CSR register",
        "fields": [
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flag\nSet by software to clear the value of the reset flags.\nIt auto clears by HW after clearing reason flags "
            },
            {
                "name": "PADRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SYSTEM reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a reset from pad occurs."
            },
            {
                "name": "PORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "POWER reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a power reset occurs from LPMURESET block. "
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a software reset occurs."
            },
            {
                "name": "WDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a watchdog reset from V33 domain occurs."
            },
            {
                "name": "LOCKUPRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LOCK UP reset flag from CM0\nReset by software by writing the RMVF bit.\nSet by hardware from unrecoverable exception CPU. It reset V12i domain, FLASH controller and peripherals."
            }
        ]
    },
    "1212154008": {
        "name": "RFSWHSECR",
        "address": 1212154008,
        "size": 32,
        "access": "read-write",
        "desc": "RFSWHSECR register",
        "fields": [
            {
                "name": "SATRG",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Sense Amplifier threshold\nSet by software. "
            },
            {
                "name": "GMC",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "High Speed External XO current control\nSet by software. "
            },
            {
                "name": "SWXOTUNEEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RF-HSE capacitor bank tuning by SW enable\nSet by software"
            },
            {
                "name": "SWXOTUNE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "RF-HSE capacitor bank tuning value by SW\nSet by software"
            }
        ]
    },
    "1212154012": {
        "name": "RFHSECR",
        "address": 1212154012,
        "size": 32,
        "access": "read-only",
        "desc": "RFHSECR register",
        "fields": [
            {
                "name": "XOTUNE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "RF-HSE capacitor bank tuning\nSet by option byte loading soon after Power On Reset."
            }
        ]
    },
    "1090547712": {
        "name": "SPIx_CR1",
        "address": 1090547712,
        "size": 22,
        "access": "read-write",
        "desc": "SPI control register 1",
        "fields": [
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode except the case when CRC is applied at TI mode."
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode except the case when CRC is applied at TI mode."
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection\nNote: This bit should not be changed when communication is ongoing.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control\nNote: These bits should not be changed when communication is ongoing.\nNote: These bits are not used in I<sup>2</sup>S mode."
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable\nNote: When disabling the SPI, follow the procedure described in Procedure for disabling the SPI on page 789.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format\nNote: 1. This bit should not be changed when communication is ongoing.\nNote: 2. This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select\nThis bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management\nWhen the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only mode enabled.\nThis bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CRC length\nThis bit is set and cleared by software to select the CRC length.\nNote: This bit should be written only when SPI is disabled (SPE =  0 ) for correct operation.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmit CRC next\nNote: This bit has to be written as soon as the last data is written in the SPIx_DR register.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation enable\nNote: This bit should be written only when SPI is disabled (SPE =  0 ) for correct operation.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional mode\nThis bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode.\nNote: In master mode, the MOSI pin is used and in slave mode, the MISO pin is used.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode enable.\nThis bit enables half-duplex communication using common single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is active.\nNote: This bit is not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1090547716": {
        "name": "SPIx_CR2",
        "address": 1090547716,
        "size": 22,
        "access": "read-write",
        "desc": "SPI control register 2",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the RXNE flag is set."
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the TXE flag is set."
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable\nNote: This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management\nThis bit is used in master mode only. it allows the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.\nIt has no meaning if CPHA =  1 , or FRF =  1 .\nNote: 1. This bit must be written only when the SPI is disabled (SPE=0).\nNote: 2. This bit is not used in I<sup>2</sup>S mode and SPI TI mode."
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format\n1 SPI TI mode\nNote: This bit must be written only when the SPI is disabled (SPE=0).\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nThis bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I<sup>2</sup>S mode)."
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt enable"
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt enable"
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size\nThese bits configure the data length for SPI transfers.\nIf software attempts to write one of the  Not used  values, they are forced to the value  0111\n(8-bit)\nNote: These bits are not used in I<sup>2</sup>S mode."
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold\nThis bit is used to set the threshold of the RXFIFO that triggers an RXNE event\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for reception\nThis bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\nNote: Refer to Procedure for disabling the SPI on page 789 if the CRCEN bit is set.\nNote: This bit is not used in I S mode."
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for transmission\nThis bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =< 8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\nNote: Refer to Procedure for disabling the SPI on page 789 if the CRCEN bit is set.\nNote: This bit is not used in I S mode."
            }
        ]
    },
    "1090547720": {
        "name": "SPIx_SR",
        "address": 1090547720,
        "size": 22,
        "access": "read-write",
        "desc": "SPI status register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty"
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side\nNote: This bit is not used in SPI mode. It has no significance in PCM mode."
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag\nThis flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 821 for the software sequence.\nNote: This bit is not used in SPI mode."
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag\nNote: This flag is set by hardware and cleared by software writing 0.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault\nThis flag is set by hardware and reset by a software sequence. Refer to Section : Mode fault (MODF) on page 799 for the software sequence.\nNote: This bit is not used in I<sup>2</sup>S mode."
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag\nThis flag is set by hardware and reset by a software sequence. Refer to I2S error flags on page 821 for the software sequence."
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag\nThis flag is set and cleared by hardware.\nNote: The BSY flag must be used with caution: refer to Section 27.5.10: SPI status flags and Procedure for disabling the SPI on page 789."
            },
            {
                "name": "FRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Frame format error\nThis flag is used for SPI in TI slave mode and I<sup>2</sup>S slave mode. Refer to Section 27.5.11: SPI error flags and Section 27.7.8: I2S error flags.\nThis flag is set by hardware and reset when SPIx_SR is read by software."
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level\nThese bits are set and cleared by hardware.\nNote: These bits are not used in I S mode and in SPI receive-only mode while CRC calculation is enabled."
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO transmission level\nThese bits are set and cleared by hardware.\nNote: This bit is not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1090547724": {
        "name": "SPIx_DR",
        "address": 1090547724,
        "size": 22,
        "access": "read-write",
        "desc": "SPI data register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register\nData received or to be transmitted\nThe data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO (See Section 27.5.9: Data transmission and reception procedures).\nNote: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used."
            }
        ]
    },
    "1090547728": {
        "name": "SPIx_CRCPR",
        "address": 1090547728,
        "size": 22,
        "access": "read-write",
        "desc": "SPI CRC polynomial register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register\nThis register contains the polynomial for the CRC calculation.\nThe CRC polynomial (0x0007) is the reset value of this register. Another polynomial can be configured as required."
            }
        ]
    },
    "1090547732": {
        "name": "SPIx_RXCRCR",
        "address": 1090547732,
        "size": 22,
        "access": "read-only",
        "desc": "SPI Rx CRC register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register\nWhen CRC calculation is enabled, the RXCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY Flag is set could return an incorrect value.\nNote: These bits are not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1090547736": {
        "name": "SPIx_TXCRCR",
        "address": 1090547736,
        "size": 22,
        "access": "read-only",
        "desc": "SPI Tx CRC register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Tx CRC register\nWhen CRC calculation is enabled, the TXCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the CRC frame format is set to be 8-bit length (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit CRC frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY flag is set could return an incorrect value.\nNote: These bits are not used in I<sup>2</sup>S mode."
            }
        ]
    },
    "1090547740": {
        "name": "SPIx_I2SCFGR",
        "address": 1090547740,
        "size": 22,
        "access": "read-write",
        "desc": "SPIx_I2S configuration register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio channel)\nThe bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in.\nNote: For correct operation, this bit should be configured when the I2S is disabled.\nNote: It is not used in SPI mode."
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be transferred\nNote: For correct operation, these bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Inactive state clock polarity\nNote: For correct operation, this bit should be configured when the I2S is disabled.\nNote: It is not used in SPI mode.\nNote: The bit CKPOL does not affect the CK edge sensitivity used to receive or transmit the SD and WS signals."
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2S standard selection\nFor more details on I<sup>2</sup>S standards, refer to Section 27.7.2 on page 805\nNote: For correct operation, these bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization\nNote: This bit has a meaning only if I2SSTD = 11 (PCM standard is used).\nNote: It is not used in SPI mode."
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode\nNote: These bits should be configured when the I2S is disabled.\nNote: They are not used in SPI mode."
            },
            {
                "name": "I2SE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S enable\nNote: This bit is not used in SPI mode."
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection\nNote: This bit should be configured when the SPI is disabled."
            },
            {
                "name": "ASTRTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Asynchronous start enable.\nWhen the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is received and an appropriate transition is detected on the WS signal.\nWhen the I2S is enabled in slave mode, the hardware starts the transfer when the I2S clock is received and the appropriate level is detected on the WS signal.\nNote: The appropriate transition is a falling edge on WS signal when I<sup>2</sup>S Philips Standard is used, or a rising edge for other standards.\nNote: The appropriate level is a low level on WS signal when I<sup>2</sup>S Philips Standard is used, or a high level for other standards.\nNote: Please refer to Section 27.7.3: Start-up description for additional information."
            }
        ]
    },
    "1090547744": {
        "name": "SPIx_I2SPR",
        "address": 1090547744,
        "size": 22,
        "access": "read-write",
        "desc": "SPIx_I2S prescaler register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "I2S linear prescaler\nI2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.\nRefer to Section 27.7.3 on page 812.\nNote: These bits should be configured when the I2S is disabled. They are used only when the I2S is in master mode.\nNote: They are not used in SPI mode."
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the prescaler\nRefer to Section 27.7.3 on page 812.\nNote: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.\nNote: It is not used in SPI mode."
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable\nNote: This bit should be configured when the I2S is disabled. It is used only when the I2S is in master mode.\nNote: It is not used in SPI mode."
            }
        ]
    },
    "1073750016": {
        "name": "CR1",
        "address": 1073750016,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEN: Counter enable\n\n0: Counter disabled\n\n1: Counter enabled\n\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\n\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDIS: Update disable\n\nThis bit is set and cleared by software to enable/disable UEV event generation.\n\n0: UEV enabled. The Update (UEV) event is generated by one of the following events:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\nBuffered registers are then loaded with their preload values.\n\n1: UEV disabled. The Update event is not generated, shadow registers keep their value\n\n(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is\n\nset or if a hardware reset is received from the slave mode controller."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "URS: Update request source\n\nThis bit is set and cleared by software to select the UEV event sources.\n\n0: Any of the following events generate an update interrupt or DMA request if enabled.\n\nThese events can be:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\n1: Only counter overflow/underflow generates an update interrupt or DMA request if\n\nenabled."
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OPM: One pulse mode\n\n0: Counter is not stopped at update event.\n\n1: Counter stops counting at the next update event (clearing the bit CEN)"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Direction\n\n0: Counter used as upcounter\n\n1: Counter used as downcounter\n\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder\n\nmode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "CMS[1:0]: Center-aligned mode selection\n\n00: Edge-aligned mode. The counter counts up or down depending on the direction bit\n\n(DIR).\n\n01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nonly when the counter is counting down.\n\n10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nonly when the counter is counting up.\n\n11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nboth when the counter is counting up or down.\n\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as\n\nthe counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ARPE: Auto-reload preload enable\n\n0: TIMx_ARR register is not buffered\n\n1: TIMx_ARR register is buffered"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CKD[1:0]: Clock division\n\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the\n\ndead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters\n\n(TIx),\n\n00: tDTS=tCK_INT\n\n01: tDTS=2*tCK_INT\n\n10: tDTS=4*tCK_INT\n\n11: Reserved, do not program this value"
            },
            {
                "name": "UIF_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIFREMAP: UIF status bit remapping\n\n0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.\n\n1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."
            }
        ]
    },
    "1073750020": {
        "name": "CR2",
        "address": 1073750020,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CCDS: Capture/compare DMA selection\n\n0: CCx DMA request sent when CCx event occurs\n\n1: CCx DMA requests sent when update event occurs"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS: Master Mode Selection.\n\nThis field is not available in IUM as Timer2 is not connected to ant other timer for master/slave synchronization.\n\nThese bits allow to select the information to be sent in master mode to slave timers for\n\nsynchronization (TRGO). The combination is as follow :\n\nis generated by the trigger input (slave mode controller configured in reset mode) then the signal\n\non TRGO is delayed compared to the actual reset.\n\nstart several timers at the same time or to control a window in which a slave timer is enable. The\n\nCounter Enable signal is generated by a logic OR between CEN control bit and the trigger input\n\nwhen configured in gated mode. When the Counter Enable signal is controlled by the trigger\n\ninput, there is a delay on TRGO, except if the master/slave mode is selected (see the MSM bit\n\ndescription in GPT_SMCR register).\n\ncan then be used as a prescaler for a slave timer.\n\n(even if it was already high), as soon as a capture or a compare match occured. (TRGO)."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1S: TI1 selection\n\n0: The TIMx_CH1 pin is connected to TI1 input.\n\n1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)"
            }
        ]
    },
    "1073750024": {
        "name": "SMCR",
        "address": 1073750024,
        "size": 32,
        "access": "read-write",
        "desc": "SMCR register",
        "fields": [
            {
                "name": "SMS_2_0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS: Slave mode selection\n\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to\n\nthe polarity selected on the external input (see Input Control register and Control Register\n\ndescription.\n\n0000: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal\n\nclock.\n\n0001: Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1\n\nlevel.\n\n0010: Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2\n\nlevel.\n\n0011: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges\n\ndepending on the level of the other input.\n\n0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter\n\nand generates an update of the registers.\n\n0101: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The\n\ncounter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of\n\nthe counter are controlled.\n\n0110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not\n\nreset). Only the start of the counter is controlled.\n\n0111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.\n\n1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)\n\nreinitializes the counter, generates an update of the registers and starts the counter.\n\nCodes above 1000: Reserved.\n\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input\n\n(TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the\n\ngated mode checks the level of the trigger signal."
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCCS: OCREF clear selection\n\nThis bit is used to select the OCREF clear source.\n\n0: OCREF_CLR_INT is connected to the OCREF_CLR input (stuck at 0 so no effect)\n\n1: OCREF_CLR_INT is connected to ETRF"
            },
            {
                "name": "TS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[2:0]: Trigger selection\n\nThis bit-field selects the trigger input to be used to synchronize the counter.\n\n101: Filtered Timer Input 1 (TI1FP1)\n\n110: Filtered Timer Input 2 (TI2FP2)\n\nothers: Reserved\n\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to\n\navoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MSM: Master/Slave mode\n\nNot vailable in IUM. Not used in Blue51 as TRGO is not connected to any slave timer\n\n0: No action\n\n1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect\n\nsynchronization between the current timer and its slaves (through TRGO). It is useful if we\n\nwant to synchronize several timers on a single external event."
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "ETF[3:0]: External trigger filter\n\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the\n\ndigital filter applied to ETRP. The digital filter is made of an event counter in which N events\n\nare needed to validate a transition on the output:\n\n0000: No filter, sampling is done at fDTS\n\n0001: fSAMPLING=fCK_INT, N=2\n\n0010: fSAMPLING=fCK_INT, N=4\n\n0011: fSAMPLING=fCK_INT, N=8\n\n0100: fSAMPLING=fDTS/2, N=6\n\n0101: fSAMPLING=fDTS/2, N=8\n\n0110: fSAMPLING=fDTS/4, N=6\n\n0111: fSAMPLING=fDTS/4, N=8\n\n1000: fSAMPLING=fDTS/8, N=6\n\n1001: fSAMPLING=fDTS/8, N=8\n\n1010: fSAMPLING=fDTS/16, N=5\n\n1011: fSAMPLING=fDTS/16, N=6\n\n1100: fSAMPLING=fDTS/16, N=8\n\n1101: fSAMPLING=fDTS/32, N=5\n\n1110: fSAMPLING=fDTS/32, N=6\n\n1111: fSAMPLING=fDTS/32, N=8"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "ETPS[1:0]: External trigger prescaler\n\nExternal trigger signal ETRP frequency must be at most 1/4 of TIMxCLK frequency. A\n\nprescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external\n\nclocks.\n\n00: Prescaler OFF\n\n01: ETRP frequency divided by 2\n\n10: ETRP frequency divided by 4\n\n11: ETRP frequency divided by 8"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ECE: External clock enable\n\nThis bit enables External clock mode 2.\n\n0: External clock mode 2 disabled\n\n1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF\n\nsignal.\n\nNote: 1: Setting the ECE bit has the same effect as selecting external clock mode 1 with\n\nTRGI connected to ETRF (SMS=111 and TS=111).\n\nNote: 2: It is possible to simultaneously use external clock mode 2 with the following slave\n\nmodes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be\n\nconnected to ETRF in this case (TS bits must not be 111).\n\nNote: 3: If external clock mode 1 and external clock mode 2 are enabled at the same time,\n\nthe external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ETP: External trigger polarity\n\nThis bit selects whether ETR or ETR is used for trigger operations\n\n0: ETR is non-inverted, active at high level or rising edge.\n\n1: ETR is inverted, active at low level or falling edge."
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]: Slave mode selection - bit 3\n\nRefer to SMS description - bits2:0"
            },
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Extended trigger selection. Not used. Not available in IUM"
            }
        ]
    },
    "1073750028": {
        "name": "DIER",
        "address": 1073750028,
        "size": 32,
        "access": "read-write",
        "desc": "DIER register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIE: Update interrupt enable\n\n0: Update interrupt disabled\n\n1: Update interrupt enabled"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IE: Capture/Compare 1 interrupt enable\n\n0: CC1 interrupt disabled.\n\n1: CC1 interrupt enabled"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2IE: Capture/Compare 2 interrupt enable\n\n0: CC2 interrupt disabled\n\n1: CC2 interrupt enabled"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3IE: Capture/Compare 3 interrupt enable\n\n0: CC3 interrupt disabled\n\n1: CC3 interrupt enabled"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4IE: Capture/Compare 4 interrupt enable\n\n0: CC4 interrupt disabled\n\n1: CC4 interrupt enabled"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIE: Trigger interrupt enable\n\n0: Trigger interrupt disabled\n\n1: Trigger interrupt enabled"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UDE: Update DMA request enable\n\n0: Update DMA request disabled\n\n1: Update DMA request enabled"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1DE: Capture/Compare 1 DMA request enable\n\n0: CC1 DMA request disabled\n\n1: CC1 DMA request enabled"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CC2DE: Capture/Compare 2 DMA request enable\n\n0: CC2 DMA request disabled\n\n1: CC2 DMA request enabled"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3DE: Capture/Compare 3 DMA request enable\n\n0: CC3 DMA request disabled\n\n1: CC3 DMA request enabled"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4DE: Capture/Compare 4 DMA request enable\n\n0: CC4 DMA request disabled\n\n1: CC4 DMA request enabled"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TDE: Trigger DMA request Enable.\n\nNot used in Blue51. Not available in IUM.\n\n0: Trigger DMA request disabled.\n\n1: Trigger DMA request enabled."
            }
        ]
    },
    "1073750032": {
        "name": "SR",
        "address": 1073750032,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIF: Update interrupt flag\n\nThis bit is set by hardware on an update event. It is cleared by software.\n\n0: No update occurred.\n\n1: Update interrupt pending. This bit is set by hardware when the registers are updated:\n\nAt overflow regarding the repetition counter value (update if repetition counter = 0)\n\nand if the UDIS=0 in the TIMx_CR1 register.\n\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if\n\nURS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IF: Capture/Compare 1 interrupt flag\n\nIf channel CC1 is configured as output:\n\nThis flag is set by hardware when the counter matches the compare value, with some\n\nexception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register\n\ndescription). It is cleared by software.\n\n0: No match.\n\n1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.\n\nWhen the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF\n\nbit goes high on the counter overflow (in upcounting and up/down-counting modes) or\n\nunderflow (in downcounting mode)\n\nIf channel CC1 is configured as input:\n\nThis bit is set by hardware on a capture. It is cleared by software or by reading the\n\nTIMx_CCR1 register.\n\n0: No input capture occurred\n\n1: The counter value has been captured in TIMx_CCR1 register (An edge has been\n\ndetected on IC1 which matches the selected polarity)"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2IF: Capture/Compare 2 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3IF: Capture/Compare 3 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4IF: Capture/Compare 4 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIF: Trigger interrupt flag\n\nThis flag is set by hardware on trigger event (active edge detected on TRGI input when the\n\nslave mode controller is enabled in all modes but gated mode. It is set when the counter\n\nstarts or stops when gated mode is selected. It is cleared by software..\n\n0: No trigger event occurred.\n\n1: Trigger interrupt pending."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1OF: Capture/Compare 1 overcapture flag\n\nThis flag is set by hardware only when the corresponding channel is configured in input\n\ncapture mode. It is cleared by software by writing it to '0'.\n\n0: No overcapture has been detected\n\n1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was\n\nalready set"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CC2OF: Capture/Compare 2 overcapture flag\n\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3OF: Capture/Compare 3 overcapture flag\n\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4OF: Capture/Compare 4 overcapture flag\n\nrefer to CC1OF description"
            }
        ]
    },
    "1073750036": {
        "name": "EGR",
        "address": 1073750036,
        "size": 32,
        "access": "read-write",
        "desc": "EGR register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UG: Update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action.\n\n1: Reinitialize the counter and generates an update of the registers. Note that the prescaler\n\ncounter is cleared too (anyway the prescaler ratio is not affected)."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1G: Capture/Compare 1 generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A capture/compare event is generated on channel 1:\n\nIf channel CC1 is configured as output:\n\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\n\nIf channel CC1 is configured as input:\n\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set,\n\nthe corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the\n\nCC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2G: Capture/Compare 2 generation\n\nrefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3G: Capture/Compare 3 generation\n\nrefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4G: Capture/Compare 4 generation\n\nrefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TG: Trigger generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action\n\n1: The TIF flag is set in TIMx_SR register. Related interrupt can occur if enabled."
            }
        ]
    },
    "1073750040": {
        "name": "CCMR1",
        "address": 1073750040,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR1 register",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S: Capture/Compare 1 Selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC1 channel is configured as output\n\n01: CC1 channel is configured as input, IC1 is mapped on TI1\n\n1x: Reserved\n\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE: Output Compare 1 fast enable\n\nThis bit is used to accelerate the effect of an event on the trigger in input on the CC output.\n\n0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is\n\nON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is\n\n5 clock cycles.\n\n1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC\n\nis set to the compare level independently of the result of the comparison. Delay to sample\n\nthe trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if\n\nthe channel is configured in PWM1 or PWM2 mode."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE: Output Compare 1 preload enable\n\n0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the\n\nnew value is taken in account immediately.\n\n1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload\n\nregister. TIMx_CCR1 preload value is loaded in the active register at each update event.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: The PWM mode can be used without validating the preload register only in one\n\npulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M: Output Compare 1 mode\n\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and\n\nOC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends\n\non CC1P and CC1NP bits.\n\n0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the\n\ncounter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing\n\nbase).\n\n0001: Set channel 1 to active level on match. OC1REF signal is forced high when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.\n\n0100: Force inactive level - OC1REF is forced low.\n\n0101: Force active level - OC1REF is forced high.\n\n0110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT<TIMx_CCR1\n\nelse inactive. In downcounting, channel 1 is inactive (OC1REF='0') as long as\n\nTIMx_CNT>TIMx_CCR1 else active (OC1REF='1').\n\n0111: PWM mode 2 - In upcounting, channel 1 is inactive as long as\n\nTIMx_CNT<TIMx_CCR1 else active. In downcounting, channel 1 is active as long as\n\nTIMx_CNT>TIMx_CCR1 else inactive.\n\n1000: Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger\n\nevent is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1\n\nand the channels becomes active again at the next update. In down-counting mode, the\n\nchannel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is\n\nperformed as in PWM mode 1 and the channels becomes inactive again at the next update.\n\n1001: Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a\n\ntrigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM\n\nmode 2 and the channels becomes inactive again at the next update. In down-counting\n\nmode, the channel is active until a trigger event is detected (on TRGI signal). Then, a\n\ncomparison is performed as in PWM mode 1 and the channels becomes active again at the\n\nnext update.\n\n1010: Reserved\n\n1011: Reserved\n\n1100: Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1.\n\nOC1REFC is the logical OR between OC1REF and OC2REF.\n\n1101: Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2.\n\nOC1REFC is the logical AND between OC1REF and OC2REF\n\n1110: Asymmetric PWM mode 1 - OC1REF has the same behavior as in PWM mode 1.\n\nOC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting\n\ndown.\n\n1111: Asymmetric PWM mode 2 - OC1REF has the same behavior as in PWM mode 2.\n\nOC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting\n\ndown.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: In PWM mode, the OCREF level changes only when the result of the comparison\n\nchanges or when the output compare mode switches from 'frozen' mode to 'PWM'\n\nmode."
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE: Output Compare 1 Clear Enable\n\n0: OC1Ref is not affected by the ETRF Input\n\n1: OC1Ref is cleared as soon as a High level is detected on ETRF input"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC2S[1:0]: Capture/Compare 2 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input. .\n\n00: CC2 channel is configured as output\n\n01: CC2 channel is configured as input, IC2 is mapped on TI2\n\n10: CC2 channel is configured as input, IC2 is mapped on TI1\n\n11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through the TS bit (TIMx_SMCR register)\n\nNote: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC2FE: Output Compare 2 fast enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC2PE: Output Compare 2 preload enable"
            },
            {
                "name": "OC2M_2_0",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC2M[2:0]: Output Compare 2 mode"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC2CE: Output Compare 2 clear enable"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC1M[3]: Output Compare 1 mode (bit 3)"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC2M[3]: Output Compare 2 mode (bit 3)"
            }
        ]
    },
    "1073750044": {
        "name": "CCMR2",
        "address": 1073750044,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR2 register",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC3S: Capture/Compare 3 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC3 channel is configured as output\n\n01: CC3 channel is configured as input, IC3 is mapped on TI3\n\n10: CC3 channel is configured as input, IC3 is mapped on TI4\n\n11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through TS bit (TIMx_SMCR register)\n\nNote: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC3FE: Output compare 3 fast enable"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC3PE: Output compare 3 preload enable"
            },
            {
                "name": "OC3M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC3M: Output compare 3 mode"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC3CE: Output compare 3 clear enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC4S: Capture/Compare 4 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC4 channel is configured as output\n\n01: CC4 channel is configured as input, IC4 is mapped on TI4\n\n10: CC4 channel is configured as input, IC4 is mapped on TI3\n\n11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through TS bit (TIMx_SMCR register)\n\nNote: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC4FE: Output Compare 4 fast enable"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC4PE: Output Compare 4 preload enable"
            },
            {
                "name": "OC4M_2_0",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC4M[2:0]: Output Compare 4 mode"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC4CE: Output Compare 4 clear enable"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC3M[3]: Output Compare 3 mode (bit 3)"
            },
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC4M[3]: Output Compare 4 mode (bit 3)"
            }
        ]
    },
    "1073750048": {
        "name": "CCER",
        "address": 1073750048,
        "size": 32,
        "access": "read-write",
        "desc": "CCER register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CC1E: Capture/Compare 1 output enable\n\nCC1 channel configured as output:\n\n0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1NE bits.\n\n1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1NE bits.\n\nCC1 channel configured as input:\n\nThis bit determines if a capture of the counter value can actually be done into the input\n\ncapture/compare register 1 (TIMx_CCR1) or not.\n\n0: Capture disabled\n\n1: Capture enabled"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1P: Capture/Compare 1 output polarity\n\nCC1 channel configured as output:\n\n0: OC1 active high\n\n1: OC1 active low\n\nCC1 channel configured as input:\n\nThe CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations..\n\n00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or\n\ntrigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\n\noperation in gated mode).\n\n01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\n\noperations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in\n\ngated mode.\n\n10: Reserved, do not use this configuration.\n\n11: Non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges\n\n(capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted\n\n(trigger operation in gated mode).\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1P active bit takes the new value from the\n\npreloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC1NP: Capture/Compare 1 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nNote: This bit is no longer writeable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in GPT_BDTR register) and CC1S='00' (the channel is configured in output)."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC2E: Capture/Compare 2 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CC2P: Capture/Compare 2 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CC2NP: Capture/Compare 2 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CC3E: Capture/Compare 3 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC3P: Capture/Compare 3 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3NP: Capture/Compare 3 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4E: Capture/Compare 4 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CC4P: Capture/Compare 4 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CC4NP: Capture/Compare 4 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            }
        ]
    },
    "1073750052": {
        "name": "CNT",
        "address": 1073750052,
        "size": 32,
        "access": "read-write",
        "desc": "CNT register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CNT[15:0]: Counter value"
            },
            {
                "name": "UIF_CPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIFCPY: UIF Copy\n\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in\n\nTIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073750056": {
        "name": "PSC",
        "address": 1073750056,
        "size": 32,
        "access": "read-write",
        "desc": "PSC register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PSC[15:0]: Prescaler value\n\nThe counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).\n\nPSC contains the value to be loaded in the active prescaler register at each update event\n\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger\n\ncontroller when configured in 'reset mode')."
            }
        ]
    },
    "1073750060": {
        "name": "ARR",
        "address": 1073750060,
        "size": 32,
        "access": "read-write",
        "desc": "ARR register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ARR[15:0]: Prescaler value\n\nARR is the value to be loaded in the actual auto-reload register.\n\nRefer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update\n\nand behavior.\n\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073750064": {
        "name": "RCR",
        "address": 1073750064,
        "size": 32,
        "access": "read-write",
        "desc": "RCR register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "REP[7:0]: Repetition counter value\n\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic\n\ntransfers from preload to active registers) when preload registers are enable, as well as the\n\nupdate interrupt generation rate, if this interrupt is enable.\n\nEach time the REP_CNT related downcounter reaches zero, an update event is generated\n\nand it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the\n\nrepetition update event U_RC, any write to the TIMx_RCR register is not taken in account until\n\nthe next repetition update event.\n\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned\n\nmode."
            }
        ]
    },
    "1073750068": {
        "name": "CCR1",
        "address": 1073750068,
        "size": 32,
        "access": "read-write",
        "desc": "CCR1 register",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR1[15:0]: Capture/Compare 1 value\n\nIf channel CC1 is configured as output:\n\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit\n\nOC1PE). Else the preload value is copied in the active capture/compare 1 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC1 output.\n\nIf channel CC1 is configured as input:\n\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073750072": {
        "name": "CCR2",
        "address": 1073750072,
        "size": 32,
        "access": "read-write",
        "desc": "CCR2 register",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR2[15:0]: Capture/Compare 2 value\n\nIf channel CC2 is configured as output:\n\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit\n\nOC2PE). Else the preload value is copied in the active capture/compare 2 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC2 output.\n\nIf channel CC2 is configured as input:\n\nCCR2 is the counter value transferred by the last input capture 2 event (IC2)."
            }
        ]
    },
    "1073750076": {
        "name": "CCR3",
        "address": 1073750076,
        "size": 32,
        "access": "read-write",
        "desc": "CCR3 register",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR3[15:0]: Capture/Compare 3 value\n\nIf channel CC3 is configured as output:\n\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit\n\nOC3PE). Else the preload value is copied in the active capture/compare 3 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC3 output.\n\nIf channel CC3 is configured as input:\n\nCCR3 is the counter value transferred by the last input capture 3 event (IC3)."
            }
        ]
    },
    "1073750080": {
        "name": "CCR4",
        "address": 1073750080,
        "size": 32,
        "access": "read-write",
        "desc": "CCR4 register",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR4[15:0]: Capture/Compare 4 value\n\nIf channel CC4 is configured as output:\n\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit\n\nOC4PE). Else the preload value is copied in the active capture/compare 4 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC4 output.\n\nIf channel CC4 is configured as input:\n\nCCR4 is the counter value transferred by the last input capture 4 event (IC4)."
            }
        ]
    },
    "1073750088": {
        "name": "DCR",
        "address": 1073750088,
        "size": 32,
        "access": "read-write",
        "desc": "DCR register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DBA[4:0]: DMA base address\n\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are\n\ndone through the TIMx_DMAR address). DBA is defined as an offset starting from the\n\naddress of the TIMx_CR1 register.\n\nExample:\n\n00000: TIMx_CR1,\n\n00001: TIMx_CR2,\n\n00010: Reserved,\n\n...\n\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In\n\nthis case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DBL[4:0]: DMA burst length\n\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when\n\na read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers.\n\nTransfers can be in half-words or in bytes (see example below).\n\n00000: 1 transfer,\n\n00001: 2 transfers,\n\n00010: 3 transfers,\n\n...\n\n10001: 18 transfers."
            }
        ]
    },
    "1073750092": {
        "name": "DMAR",
        "address": 1073750092,
        "size": 32,
        "access": "read-write",
        "desc": "DMAR register",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMAB[15:0]: DMA register for burst accesses\n\nA read or write operation to the DMAR register accesses the register located at the address\n\n(TIM2_CR1 address) + (DBA + DMA index) x 4\n\nwhere TIM2_CR1 address is the address of the control register 1, DBA is the DMA base\n\naddress configured in TIM2_DCR register, DMA index is automatically controlled by the\n\nDMA transfer, and ranges from 0 to DBL (DBL configured in TIM2_DCR)."
            }
        ]
    },
    "1073750120": {
        "name": "TISEL",
        "address": 1073750120,
        "size": 32,
        "access": "read-write",
        "desc": "TISEL register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "selects TI2[0] to TI2[15] inputt"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "selects TI3[0] to TI3[15] input"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "selects TI4[0] to TI4[15] input"
            }
        ]
    },
    "1073762304": {
        "name": "CR1",
        "address": 1073762304,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEN: Counter enable\n\n0: Counter disabled\n\n1: Counter enabled\n\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\n\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDIS: Update disable\n\nThis bit is set and cleared by software to enable/disable UEV event generation.\n\n0: UEV enabled. The Update (UEV) event is generated by one of the following events:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\nBuffered registers are then loaded with their preload values.\n\n1: UEV disabled. The Update event is not generated, shadow registers keep their value\n\n(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is\n\nset or if a hardware reset is received from the slave mode controller."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "URS: Update request source\n\nThis bit is set and cleared by software to select the UEV event sources.\n\n0: Any of the following events generate an update interrupt or DMA request if enabled.\n\nThese events can be:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\n1: Only counter overflow/underflow generates an update interrupt or DMA request if\n\nenabled."
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OPM: One pulse mode\n\n0: Counter is not stopped at update event.\n\n1: Counter stops counting at the next update event (clearing the bit CEN)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ARPE: Auto-reload preload enable\n\n0: TIMx_ARR register is not buffered\n\n1: TIMx_ARR register is buffered"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CKD[1:0]: Clock division\n\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the\n\ndead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters\n\n(TIx),\n\n00: tDTS=tCK_INT\n\n01: tDTS=2*tCK_INT\n\n10: tDTS=4*tCK_INT\n\n11: Reserved, do not program this value"
            },
            {
                "name": "UIF_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIFREMAP: UIF status bit remapping\n\n0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.\n\n1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."
            }
        ]
    },
    "1073762308": {
        "name": "CR2",
        "address": 1073762308,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCPC: Capture/compare preloaded control\n\n0: CCxE, CCxNE and OCxM bits are not preloaded\n\n1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated\n\nonly when COM bit is set.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CCUS: Capture/compare control update selection\n\n0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit only.\n\n1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit or when an rising edge occurs on TRGI.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CCDS: Capture/compare DMA selection\n\n0: CCx DMA request sent when CCx event occurs\n\n1: CCx DMA requests sent when update event occurs"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OIS1: Output Idle state 1 (OC1 output)\n\n0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0\n\n1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OIS1N: Output Idle state 1 (OC1N output)\n\n0: OC1N=0 after a dead-time when MOE=0\n\n1: OC1N=1 after a dead-time when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            }
        ]
    },
    "1073762316": {
        "name": "DIER",
        "address": 1073762316,
        "size": 32,
        "access": "read-write",
        "desc": "DIER register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIE: Update interrupt enable\n\n0: Update interrupt disabled\n\n1: Update interrupt enabled"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IE: Capture/Compare 1 interrupt enable\n\n0: CC1 interrupt disabled.\n\n1: CC1 interrupt enabled"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIE: COM interrupt enable\n\n0: COM interrupt disabled\n\n1: COM interrupt enabled"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIE: Break interrupt enable\n\n0: Break interrupt disabled\n\n1: Break interrupt enabled"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UDE: Update DMA request enable\n\n0: Update DMA request disabled\n\n1: Update DMA request enabled"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1DE: Capture/Compare 1 DMA request enable\n\n0: CC1 DMA request disabled\n\n1: CC1 DMA request enabled"
            },
            {
                "name": "CCUDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CCUDE: CC-Update DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: CC-Update DMA request disabled.\n\n1: CC-Update DMA request enabled."
            },
            {
                "name": "BDE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BDE: Break DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: Break DMA request disabled.\n\n1: Break DMA request enabled."
            }
        ]
    },
    "1073762320": {
        "name": "SR",
        "address": 1073762320,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIF: Update interrupt flag\n\nThis bit is set by hardware on an update event. It is cleared by software.\n\n0: No update occurred.\n\n1: Update interrupt pending. This bit is set by hardware when the registers are updated:\n\nAt overflow regarding the repetition counter value (update if repetition counter = 0)\n\nand if the UDIS=0 in the TIMx_CR1 register.\n\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if\n\nURS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IF: Capture/Compare 1 interrupt flag\n\nIf channel CC1 is configured as output:\n\nThis flag is set by hardware when the counter matches the compare value. It is cleared by\n\nsoftware.\n\n0: No match.\n\n1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.\n\nWhen the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF\n\nbit goes high on the counter overflow\n\nIf channel CC1 is configured as input:\n\nThis bit is set by hardware on a capture. It is cleared by software or by reading the\n\nTIMx_CCR1 register.\n\n0: No input capture occurred\n\n1: The counter value has been captured in TIMx_CCR1 register (An edge has been\n\ndetected on IC1 which matches the selected polarity)"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIF: COM interrupt flag\n\nThis flag is set by hardware on a COM event (once the capture/compare control bits CCxE,\n\nCCxNE, OCxMhave been updated). It is cleared by software.\n\n0: No COM event occurred\n\n1: COM interrupt pending"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIF: Break interrupt flag\n\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by\n\nsoftware if the break input is not active.\n\n0: No break event occurred\n\n1: An active level has been detected on the break input"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1OF: Capture/Compare 1 overcapture flag\n\nThis flag is set by hardware only when the corresponding channel is configured in input\n\ncapture mode. It is cleared by software by writing it to '0'.\n\n0: No overcapture has been detected\n\n1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was\n\nalready set"
            }
        ]
    },
    "1073762324": {
        "name": "EGR",
        "address": 1073762324,
        "size": 32,
        "access": "read-write",
        "desc": "EGR register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UG: Update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action.\n\n1: Reinitialize the counter and generates an update of the registers. Note that the prescaler\n\ncounter is cleared too (anyway the prescaler ratio is not affected)."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1G: Capture/Compare 1 generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A capture/compare event is generated on channel 1:\n\nIf channel CC1 is configured as output:\n\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\n\nIf channel CC1 is configured as input:\n\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set,\n\nthe corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the\n\nCC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMG: Capture/Compare control update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action\n\n1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BG: Break generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or\n\nDMA transfer can occur if enabled."
            }
        ]
    },
    "1073762328": {
        "name": "CCMR1",
        "address": 1073762328,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR1 register",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S: Capture/Compare 1 Selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC1 channel is configured as output\n\n01: CC1 channel is configured as input, IC1 is mapped on TI1\n\n1x: Reserved\n\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE: Output Compare 1 fast enable\n\nThis bit is used to accelerate the effect of an event on the trigger in input on the CC output.\n\n0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is\n\nON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is\n\n5 clock cycles.\n\n1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC\n\nis set to the compare level independently of the result of the comparison. Delay to sample\n\nthe trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if\n\nthe channel is configured in PWM1 or PWM2 mode."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE: Output Compare 1 preload enable\n\n0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the\n\nnew value is taken in account immediately..\n\n1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload\n\nregister. TIMx_CCR1 preload value is loaded in the active register at each update event.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: The PWM mode can be used without validating the preload register only in one\n\npulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M[2:0]: Output Compare 1 mode (bits 2 to 0)\n\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and\n\nOC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends\n\non CC1P and CC1NP bits.\n\n0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the\n\ncounter TIMx_CNT has no effect on the outputs.\n\n0001: Set channel 1 to active level on match. OC1REF signal is forced high when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.\n\n0100: Force inactive level - OC1REF is forced low.\n\n0101: Force active level - OC1REF is forced high.\n\n0110: PWM mode 1 - Channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive.\n\n0111: PWM mode 2 - Channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active.\n\nAll other values: Reserved\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: In PWM mode 1 or 2, the OCREF level changes only when the result of the\n\ncomparison changes or when the output compare mode switches from 'frozen' mode\n\nto 'PWM' mode."
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE: Output Compare 1 Clear Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: OC1REF is not affected by the ocref_clr_int signal.\n\n1: OC1REF is cleared as soon as a high level is detected on the ocref_clr_int signal."
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC1M[3]: Output Compare 1 mode (bit 3)"
            }
        ]
    },
    "1073762336": {
        "name": "CCER",
        "address": 1073762336,
        "size": 32,
        "access": "read-write",
        "desc": "CCER register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CC1E: Capture/Compare 1 output enable\n\nCC1 channel configured as output:\n\n0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1NE bits.\n\n1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1NE bits.\n\nCC1 channel configured as input:\n\nThis bit determines if a capture of the counter value can actually be done into the input\n\ncapture/compare register 1 (TIMx_CCR1) or not.\n\n0: Capture disabled\n\n1: Capture enabled"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1P: Capture/Compare 1 output polarity\n\nCC1 channel configured as output:\n\n0: OC1 active high\n\n1: OC1 active low\n\nCC1 channel configured as input:\n\nThe CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations..\n\n00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or\n\ntrigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\n\noperation in gated mode).\n\n01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\n\noperations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in\n\ngated mode.\n\n10: Reserved, do not use this configuration.\n\n(capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted\n\n(trigger operation in gated mode).\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1P active bit takes the new value from the\n\npreloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC1NE: Capture/Compare 1 complementary output enable\n\n0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1E bits.\n\n1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1E bits."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC1NP: Capture/Compare 1 complementary output polarity\n\nCC1 channel configured as output:\n\n0: OC1N active high\n\n1: OC1N active low\n\nCC1 channel configured as input:\n\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1. Refer\n\nto the description of CC1P.\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the\n\npreloaded bit only when a commutation event is generated."
            }
        ]
    },
    "1073762340": {
        "name": "CNT",
        "address": 1073762340,
        "size": 32,
        "access": "read-write",
        "desc": "CNT register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CNT[15:0]: Counter value"
            },
            {
                "name": "UIF_CPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIFCPY: UIF Copy\n\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in\n\nTIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073762344": {
        "name": "PSC",
        "address": 1073762344,
        "size": 32,
        "access": "read-write",
        "desc": "PSC register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PSC[15:0]: Prescaler value\n\nThe counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).\n\nPSC contains the value to be loaded in the active prescaler register at each update event\n\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger\n\ncontroller when configured in 'reset mode')."
            }
        ]
    },
    "1073762348": {
        "name": "ARR",
        "address": 1073762348,
        "size": 32,
        "access": "read-write",
        "desc": "ARR register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ARR[15:0]: Prescaler value\n\nARR is the value to be loaded in the actual auto-reload register.\n\nRefer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update\n\nand behavior.\n\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073762352": {
        "name": "RCR",
        "address": 1073762352,
        "size": 32,
        "access": "read-write",
        "desc": "RCR register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "REP[7:0]: Repetition counter value\n\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic\n\ntransfers from preload to active registers) when preload registers are enable, as well as the\n\nupdate interrupt generation rate, if this interrupt is enable.\n\nEach time the REP_CNT related downcounter reaches zero, an update event is generated\n\nand it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the\n\nrepetition update event U_RC, any write to the TIMx_RCR register is not taken in account until\n\nthe next repetition update event.\n\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned\n\nmode."
            }
        ]
    },
    "1073762356": {
        "name": "CCR1",
        "address": 1073762356,
        "size": 32,
        "access": "read-write",
        "desc": "CCR1 register",
        "fields": [
            {
                "name": "CCR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR1[15:0]: Capture/Compare 1 value\n\nIf channel CC1 is configured as output:\n\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit\n\nOC1PE). Else the preload value is copied in the active capture/compare 1 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC1 output.\n\nIf channel CC1 is configured as input:\n\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073762372": {
        "name": "BDTR",
        "address": 1073762372,
        "size": 32,
        "access": "read-write",
        "desc": "BDTR register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DTG[7:0]: Dead-time generator setup\n\nThis bit-field defines the duration of the dead-time inserted between the complementary\n\noutputs. DT correspond to this duration.\n\nDTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS\n\nDTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS\n\nDTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS\n\nDTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS\n\nExample if TDTS=125ns (8MHz), dead-time possible values are:\n\n0 to 15875 ns by 125 ns steps,\n\n16 us to 31750 ns by 250 ns steps,\n\n32 us to 63 us by 1 us steps,\n\n64 us to 126 us by 2 us steps\n\nNote: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "LOCK[1:0]: Lock configuration\n\nThese bits offer a write protection against software errors.\n\n00: LOCK OFF - No bit is write protected\n\n01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2\n\nregister, BKE/BKP/AOE/BKBID/BKDSRM bits in TIMx_BDTR register and all used bits in\n\nTIMx_AF1 register can no longer be written.\n\n10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER\n\nregister, as long as the related channel is configured in output through the CCxS bits) as well\n\nas OSSR and OSSI bits can no longer be written.\n\n11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in\n\nTIMx_CCMRx registers, as long as the related channel is configured in output through the\n\nCCxS bits) can no longer be written.\n\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register\n\nhas been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OSSI: Off-state selection for Idle mode\n\nThis bit is used when MOE=0 on channels configured as outputs.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)\n\n1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or\n\nCCxNE=1. OC/OCN enable output signal=1)\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OSSR: Off-state selection for Run mode\n\nThis bit is used when MOE=1 on channels that have a complementary output which are\n\nconfigured as outputs. OSSR is not implemented if no complementary output is implemented\n\nin the timer.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (the timer releases the output control which\n\nis taken over by the AFIO logic, which forces a Hi-Z state)\n\n1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1\n\nor CCxNE=1 (the output is still controlled by the timer).\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BKE: Break enable\n\n1; Break inputs (BRK) enabled\n\nNote: 1. This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in\n\nTIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BKP: Break polarity\n\n0: Break input BRK is active low.\n\n1: Break input BRK is active high\n\nNote: 1. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AOE: Automatic output enable\n\nnot be active)\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "MOE: Main output enable\n\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set\n\nby software or automatically depending on the AOE bit. It is acting only on the channels\n\nwhich are configured in output.\n\n0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\n\n1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in\n\nTIMx_CCER register)\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER))."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BKDSRM: Break Disarm\n\n0: Break input BRK is armed\n\n1: Break input BRK is disarmed\n\nThis bit is cleared by hardware when no break source is active.\n\nThe BKDSRM bit must be set by software to release the bidirectional output control (opendrain\n\noutput in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the\n\nfault condition has disappeared.\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BKBID: Break Bidirectional\n\n0: Break input BRK in input mode\n\n1: Break input BRK in bidirectional mode\n\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input\n\nmode and in open drain output mode. Any active break event asserts a low logic level on the\n\nBreak input to indicate an internal break event to external devices.\n\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register).\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073762376": {
        "name": "DCR",
        "address": 1073762376,
        "size": 32,
        "access": "read-write",
        "desc": "DCR register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DBA[4:0]: DMA base address\n\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are\n\ndone through the TIMx_DMAR address). DBA is defined as an offset starting from the\n\naddress of the TIMx_CR1 register.\n\nExample:\n\n00000: TIMx_CR1,\n\n00001: TIMx_CR2,\n\n00010: Reserved,\n\n...\n\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In\n\nthis case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DBL[4:0]: DMA burst length\n\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when\n\na read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers.\n\nTransfers can be in half-words or in bytes (see example below).\n\n00000: 1 transfer,\n\n00001: 2 transfers,\n\n00010: 3 transfers,\n\n...\n\n10001: 18 transfers."
            }
        ]
    },
    "1073762380": {
        "name": "DMAR",
        "address": 1073762380,
        "size": 32,
        "access": "read-write",
        "desc": "DMAR register",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMAB[15:0]: DMA register for burst accesses\n\nA read or write operation to the DMAR register accesses the register located at the address\n\n(TIMx_CR1 address) + (DBA + DMA index) x 4\n\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base\n\naddress configured in TIMx_DCR register, DMA index is automatically controlled by the\n\nDMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073762400": {
        "name": "AF1",
        "address": 1073762400,
        "size": 32,
        "access": "read-write",
        "desc": "AF1 register",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BKINE: BRK BKIN enable.\n\nThis bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is\n\nORed with the other enabled BRK sources.\n\n0: BKIN input disabled.\n\n1: BKIN input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BKCMP1E: BRK COMP1 enable.\n\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other\n\nenabled BRK sources.\n\n0: COMP1 input disabled.\n\n1: COMP1 input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BKCMP1E: BRK COMP1 enable.\n\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other\n\nenabled BRK sources.\n\n0: COMP1 input disabled.\n\n1: COMP1 input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "AF1_8_3",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "AF1[13:12]\n\nNot used in Blue51. Not available in IUM"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BKINP: BRK BKIN input polarity.\n\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together\n\nwith the BKP polarity bit.\n\n0: BKIN input is active low.\n\n1: BKIN input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BKCMP1P: BRK COMP1 input polarity.\n\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP\n\npolarity bit.\n\n0: COMP1 input is active low.\n\n1: COMP1 input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BKCMP2P: BRK COMP2 input polarity.\n\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP\n\npolarity bit.\n\n0: COMP2 input is active low.\n\n1: COMP2 input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "AF1_13_12",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "AF1[13:12]\n\nNot used in Blue51. Not available in IUM"
            }
        ]
    },
    "1073762408": {
        "name": "TISEL",
        "address": 1073762408,
        "size": 32,
        "access": "read-write",
        "desc": "TISEL register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "selects TI1[0] to TI1[15] input"
            }
        ]
    },
    "1073766400": {
        "name": "CR1",
        "address": 1073766400,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEN: Counter enable\n\n0: Counter disabled\n\n1: Counter enabled\n\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\n\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDIS: Update disable\n\nThis bit is set and cleared by software to enable/disable UEV event generation.\n\n0: UEV enabled. The Update (UEV) event is generated by one of the following events:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\nBuffered registers are then loaded with their preload values.\n\n1: UEV disabled. The Update event is not generated, shadow registers keep their value\n\n(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is\n\nset or if a hardware reset is received from the slave mode controller."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "URS: Update request source\n\nThis bit is set and cleared by software to select the UEV event sources.\n\n0: Any of the following events generate an update interrupt or DMA request if enabled.\n\nThese events can be:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\n1: Only counter overflow/underflow generates an update interrupt or DMA request if\n\nenabled."
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OPM: One pulse mode\n\n0: Counter is not stopped at update event.\n\n1: Counter stops counting at the next update event (clearing the bit CEN)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ARPE: Auto-reload preload enable\n\n0: TIMx_ARR register is not buffered\n\n1: TIMx_ARR register is buffered"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CKD[1:0]: Clock division\n\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the\n\ndead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters\n\n(TIx),\n\n00: tDTS=tCK_INT\n\n01: tDTS=2*tCK_INT\n\n10: tDTS=4*tCK_INT\n\n11: Reserved, do not program this value"
            },
            {
                "name": "UIF_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIFREMAP: UIF status bit remapping\n\n0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.\n\n1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."
            }
        ]
    },
    "1073766404": {
        "name": "CR2",
        "address": 1073766404,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCPC: Capture/compare preloaded control\n\n0: CCxE, CCxNE and OCxM bits are not preloaded\n\n1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated\n\nonly when COM bit is set.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CCUS: Capture/compare control update selection\n\n0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit only.\n\n1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit or when an rising edge occurs on TRGI.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CCDS: Capture/compare DMA selection\n\n0: CCx DMA request sent when CCx event occurs\n\n1: CCx DMA requests sent when update event occurs"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OIS1: Output Idle state 1 (OC1 output)\n\n0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0\n\n1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OIS1N: Output Idle state 1 (OC1N output)\n\n0: OC1N=0 after a dead-time when MOE=0\n\n1: OC1N=1 after a dead-time when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            }
        ]
    },
    "1073766412": {
        "name": "DIER",
        "address": 1073766412,
        "size": 32,
        "access": "read-write",
        "desc": "DIER register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIE: Update interrupt enable\n\n0: Update interrupt disabled\n\n1: Update interrupt enabled"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IE: Capture/Compare 1 interrupt enable\n\n0: CC1 interrupt disabled.\n\n1: CC1 interrupt enabled"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIE: COM interrupt enable\n\n0: COM interrupt disabled\n\n1: COM interrupt enabled"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIE: Break interrupt enable\n\n0: Break interrupt disabled\n\n1: Break interrupt enabled"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UDE: Update DMA request enable\n\n0: Update DMA request disabled\n\n1: Update DMA request enabled"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1DE: Capture/Compare 1 DMA request enable\n\n0: CC1 DMA request disabled\n\n1: CC1 DMA request enabled"
            },
            {
                "name": "CCUDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CCUDE: CC-Update DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: CC-Update DMA request disabled.\n\n1: CC-Update DMA request enabled."
            },
            {
                "name": "BDE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BDE: Break DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: Break DMA request disabled.\n\n1: Break DMA request enabled."
            }
        ]
    },
    "1073766416": {
        "name": "SR",
        "address": 1073766416,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIF: Update interrupt flag\n\nThis bit is set by hardware on an update event. It is cleared by software.\n\n0: No update occurred.\n\n1: Update interrupt pending. This bit is set by hardware when the registers are updated:\n\nAt overflow regarding the repetition counter value (update if repetition counter = 0)\n\nand if the UDIS=0 in the TIMx_CR1 register.\n\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if\n\nURS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IF: Capture/Compare 1 interrupt flag\n\nIf channel CC1 is configured as output:\n\nThis flag is set by hardware when the counter matches the compare value. It is cleared by\n\nsoftware.\n\n0: No match.\n\n1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.\n\nWhen the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF\n\nbit goes high on the counter overflow\n\nIf channel CC1 is configured as input:\n\nThis bit is set by hardware on a capture. It is cleared by software or by reading the\n\nTIMx_CCR1 register.\n\n0: No input capture occurred\n\n1: The counter value has been captured in TIMx_CCR1 register (An edge has been\n\ndetected on IC1 which matches the selected polarity)"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIF: COM interrupt flag\n\nThis flag is set by hardware on a COM event (once the capture/compare control bits CCxE,\n\nCCxNE, OCxMhave been updated). It is cleared by software.\n\n0: No COM event occurred\n\n1: COM interrupt pending"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIF: Break interrupt flag\n\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by\n\nsoftware if the break input is not active.\n\n0: No break event occurred\n\n1: An active level has been detected on the break input"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1OF: Capture/Compare 1 overcapture flag\n\nThis flag is set by hardware only when the corresponding channel is configured in input\n\ncapture mode. It is cleared by software by writing it to '0'.\n\n0: No overcapture has been detected\n\n1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was\n\nalready set"
            }
        ]
    },
    "1073766420": {
        "name": "EGR",
        "address": 1073766420,
        "size": 32,
        "access": "read-write",
        "desc": "EGR register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UG: Update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action.\n\n1: Reinitialize the counter and generates an update of the registers. Note that the prescaler\n\ncounter is cleared too (anyway the prescaler ratio is not affected)."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1G: Capture/Compare 1 generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A capture/compare event is generated on channel 1:\n\nIf channel CC1 is configured as output:\n\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\n\nIf channel CC1 is configured as input:\n\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set,\n\nthe corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the\n\nCC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMG: Capture/Compare control update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action\n\n1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BG: Break generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or\n\nDMA transfer can occur if enabled."
            }
        ]
    },
    "1073766424": {
        "name": "CCMR1",
        "address": 1073766424,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR1 register",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S: Capture/Compare 1 Selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC1 channel is configured as output\n\n01: CC1 channel is configured as input, IC1 is mapped on TI1\n\n1x: Reserved\n\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE: Output Compare 1 fast enable\n\nThis bit is used to accelerate the effect of an event on the trigger in input on the CC output.\n\n0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is\n\nON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is\n\n5 clock cycles.\n\n1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC\n\nis set to the compare level independently of the result of the comparison. Delay to sample\n\nthe trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if\n\nthe channel is configured in PWM1 or PWM2 mode."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE: Output Compare 1 preload enable\n\n0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the\n\nnew value is taken in account immediately..\n\n1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload\n\nregister. TIMx_CCR1 preload value is loaded in the active register at each update event.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: The PWM mode can be used without validating the preload register only in one\n\npulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M[2:0]: Output Compare 1 mode (bits 2 to 0)\n\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and\n\nOC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends\n\non CC1P and CC1NP bits.\n\n0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the\n\ncounter TIMx_CNT has no effect on the outputs.\n\n0001: Set channel 1 to active level on match. OC1REF signal is forced high when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.\n\n0100: Force inactive level - OC1REF is forced low.\n\n0101: Force active level - OC1REF is forced high.\n\n0110: PWM mode 1 - Channel 1 is active as long as TIMx_CNT<TIMx_CCR1 else inactive.\n\n0111: PWM mode 2 - Channel 1 is inactive as long as TIMx_CNT<TIMx_CCR1 else active.\n\nAll other values: Reserved\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: In PWM mode 1 or 2, the OCREF level changes only when the result of the\n\ncomparison changes or when the output compare mode switches from 'frozen' mode\n\nto 'PWM' mode."
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE: Output Compare 1 Clear Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: OC1REF is not affected by the ocref_clr_int signal.\n\n1: OC1REF is cleared as soon as a high level is detected on the ocref_clr_int signal."
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC1M[3]: Output Compare 1 mode (bit 3)"
            }
        ]
    },
    "1073766432": {
        "name": "CCER",
        "address": 1073766432,
        "size": 32,
        "access": "read-write",
        "desc": "CCER register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CC1E: Capture/Compare 1 output enable\n\nCC1 channel configured as output:\n\n0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1NE bits.\n\n1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1NE bits.\n\nCC1 channel configured as input:\n\nThis bit determines if a capture of the counter value can actually be done into the input\n\ncapture/compare register 1 (TIMx_CCR1) or not.\n\n0: Capture disabled\n\n1: Capture enabled"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1P: Capture/Compare 1 output polarity\n\nCC1 channel configured as output:\n\n0: OC1 active high\n\n1: OC1 active low\n\nCC1 channel configured as input:\n\nThe CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations..\n\n00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or\n\ntrigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\n\noperation in gated mode).\n\n01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\n\noperations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in\n\ngated mode.\n\n10: Reserved, do not use this configuration.\n\n(capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted\n\n(trigger operation in gated mode).\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1P active bit takes the new value from the\n\npreloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC1NE: Capture/Compare 1 complementary output enable\n\n0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1E bits.\n\n1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1E bits."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC1NP: Capture/Compare 1 complementary output polarity\n\nCC1 channel configured as output:\n\n0: OC1N active high\n\n1: OC1N active low\n\nCC1 channel configured as input:\n\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1. Refer\n\nto the description of CC1P.\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the\n\npreloaded bit only when a commutation event is generated."
            }
        ]
    },
    "1073766436": {
        "name": "CNT",
        "address": 1073766436,
        "size": 32,
        "access": "read-write",
        "desc": "CNT register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CNT[15:0]: Counter value"
            },
            {
                "name": "UIF_CPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIFCPY: UIF Copy\n\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in\n\nTIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073766440": {
        "name": "PSC",
        "address": 1073766440,
        "size": 32,
        "access": "read-write",
        "desc": "PSC register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PSC[15:0]: Prescaler value\n\nThe counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).\n\nPSC contains the value to be loaded in the active prescaler register at each update event\n\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger\n\ncontroller when configured in 'reset mode')."
            }
        ]
    },
    "1073766444": {
        "name": "ARR",
        "address": 1073766444,
        "size": 32,
        "access": "read-write",
        "desc": "ARR register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ARR[15:0]: Prescaler value\n\nARR is the value to be loaded in the actual auto-reload register.\n\nRefer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update\n\nand behavior.\n\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073766448": {
        "name": "RCR",
        "address": 1073766448,
        "size": 32,
        "access": "read-write",
        "desc": "RCR register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "REP[7:0]: Repetition counter value\n\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic\n\ntransfers from preload to active registers) when preload registers are enable, as well as the\n\nupdate interrupt generation rate, if this interrupt is enable.\n\nEach time the REP_CNT related downcounter reaches zero, an update event is generated\n\nand it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the\n\nrepetition update event U_RC, any write to the TIMx_RCR register is not taken in account until\n\nthe next repetition update event.\n\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned\n\nmode."
            }
        ]
    },
    "1073766452": {
        "name": "CCR1",
        "address": 1073766452,
        "size": 32,
        "access": "read-write",
        "desc": "CCR1 register",
        "fields": [
            {
                "name": "CCR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR1[15:0]: Capture/Compare 1 value\n\nIf channel CC1 is configured as output:\n\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit\n\nOC1PE). Else the preload value is copied in the active capture/compare 1 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC1 output.\n\nIf channel CC1 is configured as input:\n\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073766468": {
        "name": "BDTR",
        "address": 1073766468,
        "size": 32,
        "access": "read-write",
        "desc": "BDTR register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DTG[7:0]: Dead-time generator setup\n\nThis bit-field defines the duration of the dead-time inserted between the complementary\n\noutputs. DT correspond to this duration.\n\nDTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS\n\nDTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS\n\nDTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS\n\nDTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS\n\nExample if TDTS=125ns (8MHz), dead-time possible values are:\n\n0 to 15875 ns by 125 ns steps,\n\n16 us to 31750 ns by 250 ns steps,\n\n32 us to 63 us by 1 us steps,\n\n64 us to 126 us by 2 us steps\n\nNote: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "LOCK[1:0]: Lock configuration\n\nThese bits offer a write protection against software errors.\n\n00: LOCK OFF - No bit is write protected\n\n01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2\n\nregister, BKE/BKP/AOE/BKBID/BKDSRM bits in TIMx_BDTR register and all used bits in\n\nTIMx_AF1 register can no longer be written.\n\n10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER\n\nregister, as long as the related channel is configured in output through the CCxS bits) as well\n\nas OSSR and OSSI bits can no longer be written.\n\n11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in\n\nTIMx_CCMRx registers, as long as the related channel is configured in output through the\n\nCCxS bits) can no longer be written.\n\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register\n\nhas been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OSSI: Off-state selection for Idle mode\n\nThis bit is used when MOE=0 on channels configured as outputs.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)\n\n1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or\n\nCCxNE=1. OC/OCN enable output signal=1)\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OSSR: Off-state selection for Run mode\n\nThis bit is used when MOE=1 on channels that have a complementary output which are\n\nconfigured as outputs. OSSR is not implemented if no complementary output is implemented\n\nin the timer.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (the timer releases the output control which\n\nis taken over by the AFIO logic, which forces a Hi-Z state)\n\n1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1\n\nor CCxNE=1 (the output is still controlled by the timer).\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BKE: Break enable\n\n1; Break inputs (BRK) enabled\n\nNote: 1. This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in\n\nTIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BKP: Break polarity\n\n0: Break input BRK is active low.\n\n1: Break input BRK is active high\n\nNote: 1. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AOE: Automatic output enable\n\nnot be active)\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "MOE: Main output enable\n\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set\n\nby software or automatically depending on the AOE bit. It is acting only on the channels\n\nwhich are configured in output.\n\n0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\n\n1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in\n\nTIMx_CCER register)\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER))."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BKDSRM: Break Disarm\n\n0: Break input BRK is armed\n\n1: Break input BRK is disarmed\n\nThis bit is cleared by hardware when no break source is active.\n\nThe BKDSRM bit must be set by software to release the bidirectional output control (opendrain\n\noutput in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the\n\nfault condition has disappeared.\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BKBID: Break Bidirectional\n\n0: Break input BRK in input mode\n\n1: Break input BRK in bidirectional mode\n\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input\n\nmode and in open drain output mode. Any active break event asserts a low logic level on the\n\nBreak input to indicate an internal break event to external devices.\n\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register).\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073766472": {
        "name": "DCR",
        "address": 1073766472,
        "size": 32,
        "access": "read-write",
        "desc": "DCR register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DBA[4:0]: DMA base address\n\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are\n\ndone through the TIMx_DMAR address). DBA is defined as an offset starting from the\n\naddress of the TIMx_CR1 register.\n\nExample:\n\n00000: TIMx_CR1,\n\n00001: TIMx_CR2,\n\n00010: Reserved,\n\n...\n\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In\n\nthis case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DBL[4:0]: DMA burst length\n\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when\n\na read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers.\n\nTransfers can be in half-words or in bytes (see example below).\n\n00000: 1 transfer,\n\n00001: 2 transfers,\n\n00010: 3 transfers,\n\n...\n\n10001: 18 transfers."
            }
        ]
    },
    "1073766476": {
        "name": "DMAR",
        "address": 1073766476,
        "size": 32,
        "access": "read-write",
        "desc": "DMAR register",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMAB[15:0]: DMA register for burst accesses\n\nA read or write operation to the DMAR register accesses the register located at the address\n\n(TIMx_CR1 address) + (DBA + DMA index) x 4\n\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base\n\naddress configured in TIMx_DCR register, DMA index is automatically controlled by the\n\nDMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073766480": {
        "name": "OR1",
        "address": 1073766480,
        "size": 32,
        "access": "read-write",
        "desc": "OR1 register",
        "fields": [
            {
                "name": "TI1_RMP",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "TI1_RMP[1:0]: Timer 17 input 1 connection\n\nThis bit is set and cleared by software.\n\n00: TIM17 TI1 is connected to GPIO\n\n01: TIM17 TI1 is connected to LCO\n\n1x: TIM17 TI1 is connected to MCO"
            }
        ]
    },
    "1073766496": {
        "name": "AF1",
        "address": 1073766496,
        "size": 32,
        "access": "read-write",
        "desc": "AF1 register",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BKINE: BRK BKIN enable.\n\nThis bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is\n\nORed with the other enabled BRK sources.\n\n0: BKIN input disabled.\n\n1: BKIN input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BKCMP1E: BRK COMP1 enable.\n\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other\n\nenabled BRK sources.\n\n0: COMP1 input disabled.\n\n1: COMP1 input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP2E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BKCMP1E: BRK COMP1 enable.\n\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other\n\nenabled BRK sources.\n\n0: COMP1 input disabled.\n\n1: COMP1 input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "AF1_8_3",
                "bitOffset": 3,
                "bitWidth": 6,
                "desc": "AF1[13:12]\n\nNot used in Blue51. Not available in IUM"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BKINP: BRK BKIN input polarity.\n\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together\n\nwith the BKP polarity bit.\n\n0: BKIN input is active low.\n\n1: BKIN input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BKCMP1P: BRK COMP1 input polarity.\n\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP\n\npolarity bit.\n\n0: COMP1 input is active low.\n\n1: COMP1 input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP2P",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BKCMP2P: BRK COMP2 input polarity.\n\nThis bit selects the COMP2 input sensitivity. It must be programmed together with the BKP\n\npolarity bit.\n\n0: COMP2 input is active low.\n\n1: COMP2 input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "AF1_13_12",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "AF1[13:12]\n\nNot used in Blue51. Not available in IUM"
            }
        ]
    },
    "1090535424": {
        "name": "CR1",
        "address": 1090535424,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UE: USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and\ncurrent operations are discarded. The configuration of the USART is kept, but all the status\nflags, in the USART_ISR are reset. This bit is set and cleared by software.\n-0: USART prescaler and outputs disabled, low power mode\n-1: USART enabled"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RE: Receiver enable\nThis bit enables the receiver. It is set and cleared by software.\n-0: Receiver is disabled\n-1: Receiver is enabled and begins searching for a start bit"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TE: Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\n-0: Transmitter is disabled\n-1: Transmitter is enabled"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLEIE: IDLE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register"
            },
            {
                "name": "RXNEIE_RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the\nUSART_ISR register"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCIE: Transmission complete interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TC=1 in the USART_ISR register"
            },
            {
                "name": "TXEIE_TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PEIE: PE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever PE=1 in the USART_ISR register"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PS: Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE\nbit set). It is set and cleared by software. The parity will be selected after the current byte.\n-0: Even parity\n-1: Odd parity\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PCE: Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity\ncontrol is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit\nif M=0) and parity is checked on the received data. This bit is set and cleared by software.\nOnce it is set, PCE is active after the current byte (in reception and in transmission).\n-0: Parity control disabled\n-1: Parity control enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAKE: Receiver wakeup method\nThis bit determines the USART wakeup method from Mute mode. It is set or cleared by\nsoftware.\n-0: Idle line\n-1: Address mark\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "M0: Word length\nThis bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit\n-28 (M1)description.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "MME: Mute mode enable\nThis bit activates the mute mode function of the USART. When set, the USART can switch\nbetween the active and mute modes, as defined by the WAKE bit. It is set and cleared by\nsoftware.\n-0: Receiver in active mode permanently\n-1: Receiver can switch between mute mode and active mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CMIE: Character match interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register."
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OVER8: Oversampling mode\n-0: Oversampling by 16\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT[4:0]: Driver Enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted\nmessage, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample\ntime units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only\nwhen the DEDT and DEAT times have both elapsed.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT[4:0]: Driver Enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and\nthe beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\ndepending on the oversampling rate).\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RTOIE: Receiver timeout interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when the RTOF bit is set in the USART_ISR register"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "EOBIE: End of Block interrupt enable\nThis bit is set and cleared by software.\n"
            },
            {
                "name": "M_1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit, with bit 12 (M0) determine the word length. It is set or cleared by software.\nM[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit\nM[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit\nM[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE=0).s"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN :FIFO mode enable\nThis bit is set and cleared by software.\n-0: FIFO mode is disabled.\n-1: FIFO mode is enabled."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE :TXFIFO empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFE=1 in the USART_ISR register"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE :RXFIFO Full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when RXFF=1 in the USART_ISR register"
            }
        ]
    },
    "1090535428": {
        "name": "CR2",
        "address": 1090535428,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SLVEN: Synchronous Slave mode enable\nWhen the SLVEN bit is set, the synchronous slave mode is enabled.\n-0: Slave mode disabled.\n-1: Slave mode enabled.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DIS_NSS\nWhen the DSI_NSS bit is set, the NSS pin input will be ignored.\n-0: SPI slave selection depends on NSS input pin.\n-1: SPI slave will be always selected and NSS input pin will be ignored.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADDM7:7-bit Address Detection/4-bit Address Detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\n-0: 4-bit address detection\n-1: 7-bit address detection (in 8-bit data mode)\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LBDL: LIN break detection length\nThis bit is for selection between 11 bit or 10 bit break detection.\n-0: 10-bit break detection\n-1: 11-bit break detection\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LBDIE: LIN break detection interrupt enable\nBreak interrupt mask (break detection using break delimiter).\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever LBDF=1 in the USART_ISR register"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBCL: Last bit clock pulse\nThis bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB)\nhas to be output on the SCLK pin in synchronous mode.\n-0: The clock pulse of the last data bit is not output to the SCLK pin\n-1: The clock pulse of the last data bit is output to the SCLK pin\nCaution: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit\nformat selected by the M bit in the USART_CR1 register.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPHA: Clock phase\nThis bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It\nworks in conjunction with the CPOL bit to produce the desired clock/data relationship (see\nFigure 137 and Figure 138)\n-0: The first clock transition is the first data capture edge\n-1: The second clock transition is the first data capture edge\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPOL: Clock polarity\nThis bit allows the user to select the polarity of the clock output on the SCLK pin in synchronous\nmode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship\n-0: Steady low value on SCLK pin outside transmission window\n-1: Steady high value on SCLK pin outside transmission window\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CLKEN: Clock enable\nThis bit allows the user to enable the SCLK pin.\n-0: SCLK pin disabled\n-1: SCLK pin enabled\nThis bit can only be written when the USART is disabled (UE=0).\nNote: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and forced\nby hardware to 0'. Please refer to Section 23.4: USART implementation on page 483.\nNote: In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps\nbelow must be respected:\n- UE = 0\n- SCEN = 1\n- GTPR configuration\n- CLKEN= 1\n- UE = 1"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP[1:0]: STOP bits\nThese bits are used for programming the stop bits.\n-00: 1 stop bit\n-01: 0.5 stop bit.\n-10: 2 stop bits\n-11: 1.5 stop bits\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LINEN: LIN mode enable\nThis bit is set and cleared by software.\n-0: LIN mode disabled\n-1: LIN mode enabled\nThe LIN mode enables the capability to send LIN Synch Breaks (13 low bits) using the SBKRQ bit\nin the USART_CR1 register, and to detect LIN Sync breaks.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SWAP: Swap TX/RX pins\nThis bit is set and cleared by software.\n-0: TX/RX pins are used as defined in standard pinout\n-1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired\nconnection to another UART.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RXINV: RX pin active level inversion\nThis bit is set and cleared by software.\n-0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the RX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TXINV: TX pin active level inversion\nThis bit is set and cleared by software.\n-0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the TX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DATAINV: Binary data inversion\nThis bit is set and cleared by software.\n-0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)\n-1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The\nparity bit is also inverted.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "MSBFIRST: Most significant bit first\nThis bit is set and cleared by software.\n-0: data is transmitted/received with data bit 0 first, following the start bit.\n-1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ABREN: Auto baud rate enable\nThis bit is set and cleared by software.\n-0: Auto baud rate detection is disabled.\n-1: Auto baud rate detection is enabled."
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "ABRMOD[1:0]: Auto baud rate mode\nThese bits are set and cleared by software.\n-00: Measurement of the start bit is used to detect the baud rate.\n-01: Falling edge to falling edge measurement. (the received frame must start with a single bit = 1 ->\nFrame = Start10xxxxxx)\n-10: 0x7F frame detection.\n-11: 0x55 frame detection\nThis bit field can only be written when ABREN = 0 or the USART is disabled (UE=0)."
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "RTOEN: Receiver timeout enable\nThis bit is set and cleared by software.\n-0: Receiver timeout feature disabled.\n-1: Receiver timeout feature enabled.\nWhen this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle\n(no reception) for the duration programmed in the RTOR (receiver timeout register)."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "ADD[7:0]: Address of the USART node\nThis bit-field gives the address of the USART node or a character code to be recognized.\nThis is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7-\nbit address mark detection. The MSB of the character sent by the transmitter should be equal to 1.\nIt may also be used for character detection during normal reception, Mute mode inactive (for\nexample, end of block detection in ModBus protocol). In this case, the whole received character (8-\nbit) is compared to the ADD[7:0] value and CMF flag is set on match.\nThis bit field can only be written when reception is disabled (RE = 0) or the USART is disabled\n(UE=0)"
            }
        ]
    },
    "1090535432": {
        "name": "CR3",
        "address": 1090535432,
        "size": 32,
        "access": "read-write",
        "desc": "CR3 register",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EIE: Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing\nerror, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR\n= 1 in the USART_ISR register).\n-0: Interrupt is inhibited\n-1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode)\nin the USART_ISR register."
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IREN: IrDA mode enable\nThis bit is set and cleared by software.\n-0: IrDA disabled\n-1: IrDA enabled\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IRLP: IrDA low-power\nThis bit is used for selecting between normal and low-power IrDA modes\n-0: Normal mode\n-1: Low-power mode\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HDSEL: Half-duplex selection\nSelection of Single-wire Half-duplex mode\n-0: Half duplex mode is not selected\n-1: Half duplex mode is selected\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NACK: Smartcard NACK enable\n-0: NACK transmission in case of parity error is disabled\n-1: NACK transmission during parity error is enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCEN: Smartcard mode enable\nThis bit is used for enabling Smartcard mode.\n-0: Smartcard Mode disabled\n-1: Smartcard Mode enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMAR: DMA enable receiver\nThis bit is set/reset by software\n-1: DMA mode is enabled for reception\n-0: DMA mode is disabled for reception"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMAT: DMA enable transmitter\nThis bit is set/reset by software\n-1: DMA mode is enabled for transmission\n-0: DMA mode is disabled for transmission"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTSE: RTS enable\n-0: RTS hardware flow control disabled\n-1: RTS output enabled, data is only requested when there is space in the receive buffer. The\ntransmission of data is expected to cease after the current character has been transmitted.\nThe nRTS output is asserted (pulled to 0) when data can be received.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSE: CTS enable\n-0: CTS hardware flow control disabled\n-1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0).\nIf the nCTS input is deasserted while data is being transmitted, then the transmission is\ncompleted before stopping. If data is written into the data register while nCTS is asserted,\nthe transmission is postponed until nCTS is asserted.\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTSIE: CTS interrupt enable\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ONEBIT: One sample bit method enable\nThis bit allows the user to select the sample method. When the one sample bit method is\nselected the noise detection flag (NF) is disabled.\n-0: Three sample bit method\n-1: One sample bit method\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRDIS: Overrun Disable\nThis bit is used to disable the receive overrun detection.\n-0: Overrun Error Flag, ORE, is set when received data is not read before receiving new\ndata.\n-1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set\nthe ORE flag is not set and the new received data overwrites the previous content of the\nUSART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data\nwill be written directly in USARTx_RDR register. Even when FIFO management is enabled,\nthe RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DDRE: DMA Disable on Reception Error\n-0: DMA is not disabled in case of reception error. The corresponding error flag is set but\nRXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not\nasserted, so the erroneous data is not transferred (no DMA request), but next correct\nreceived data will be transferred. (used for Smartcard mode)\n-1: DMA is disabled following a reception error. The corresponding error flag is set, as well\nas RXNE. The DMA request is masked until the error flag is cleared. This means that the\nsoftware must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case\nFIFO mode is enabled) before clearing the error flag.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DEM: Driver enable mode\nThis bit allows the user to activate the external transceiver control, through the DE signal.\n-0: DE function is disabled.\n-1: DE function is enabled. The DE signal is output on the RTS pin.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DEP: Driver enable polarity selection\n-0: DE signal is active high.\n-1: DE signal is active low.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "SCARCNT[2:0]: Smartcard auto-retry count\nThis bit-field specifies the number of retries in transmit and receive, in Smartcard mode.\nIn transmission mode, it specifies the number of automatic retransmission retries, before\ngenerating a transmission error (FE bit set).\nIn reception mode, it specifies the number or erroneous reception trials, before generating a\nreception error (RXNE/RXFNE and PE bits set).\nThis bit field must be programmed only when the USART is disabled (UE=0).\nWhen the USART is enabled (UE=1), this bit field may only be written to 0x0, in order to\nstop retransmission.\n-0x0: retransmission disabled - No automatic retransmission in transmit mode.\n-0x1 to 0x7: number of automatic retransmission attempts (before signaling error)"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE: TXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in\nTXFTCFG."
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TCBGTIE: Transmission Complete before guard time, interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever TCBGT=1 in the USARTx_ISR register"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG: Receive FIFO threshold configuration\n-000:Receive FIFO reaches 1/8 of its depth.\n-001:Receive FIFO reaches 1/4 of its depth.\n-010:Receive FIFO reaches 1/2 of its depth.\n-011:Receive FIFO reaches 3/4 of its depth.\n-100:Receive FIFO reaches 7/8 of its depth.\n-101:Receive FIFO becomes full.\nRemaining combinations: Reserved."
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE: RXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when Receive FIFO reaches the threshold\nprogrammed in RXFTCFG."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG: TXFIFO threshold configuration\n-000:TXFIFO reaches 1/8 of its depth.\n-001:TXFIFO reaches 1/4 of its depth.\n-010:TXFIFO reaches 1/2 of its depth.\n-011:TXFIFO reaches 3/4 of its depth.\n-100:TXFIFO reaches 7/8 of its depth.\n-101:TXFIFO becomes empty.\nRemaining combinations: Reserved."
            }
        ]
    },
    "1090535436": {
        "name": "BRR",
        "address": 1090535436,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "BRR[15:4]\nBRR[15:4] = USARTDIV[15:4]BRR[3:0]\nWhen OVER8 = 0, BRR[3:0] = USARTDIV[3:0].\nWhen OVER8 = 1:\nBRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.\nBRR[3] must be kept cleared"
            }
        ]
    },
    "1090535440": {
        "name": "GTPR",
        "address": 1090535440,
        "size": 32,
        "access": "read-write",
        "desc": "GTPR register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PSC[7:0]: Prescaler value\nIn IrDA Low-power and normal IrDA mode:\nPSC[7:0] = IrDA Normal and Low-Power Baud Rate\nUsed for programming the prescaler for dividing the USART source clock to achieve the lowpower\nfrequency:\nThe source clock is divided by the value given in the register (8 significant bits):\n-00000000: Reserved - do not program this value\n-00000001: divides the source clock by 1\n-00000010: divides the source clock by 2\n...\nIn Smartcard mode:\nPSC[4:0]: Prescaler value\nUsed for programming the prescaler for dividing the USART source clock to provide the\nSmartcard clock.\nThe value given in the register (5 significant bits) is multiplied by 2 to give the division factor\nof the source clock frequency:\n-00000: Reserved - do not program this value\n-00001: divides the source clock by 2\n-00010: divides the source clock by 4\n-00011: divides the source clock by 6\n...\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GT[7:0]: Guard time value\nThis bit-field is used to program the Guard time value in terms of number of baud clock\nperiods.\nThis is used in Smartcard mode. The Transmission Complete flag is set after this guard time\nvalue.\nThis bit field can only be written when the USART is disabled (UE=0)."
            }
        ]
    },
    "1090535444": {
        "name": "RTOR",
        "address": 1090535444,
        "size": 32,
        "access": "read-write",
        "desc": "RTOR register",
        "fields": [
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "RTO[23:0]: Receiver timeout value\nThis bit-field gives the Receiver timeout value in terms of number of baud clocks.\nIn standard mode, the RTOF flag is set if, after the last received character, no new start bit is\ndetected for more than the RTO value.\nIn Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard\nchapter for more details. In the standard, the CWT/BWT measurement is done starting from\nthe Start Bit of the last received character."
            },
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "BLEN[7:0]: Block Length\nThis bit-field gives the Block length in Smartcard T=1 Reception. Its value equals the number\nof information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.\nExamples:\nBLEN = 0 -> 0 information characters + LEC\nBLEN = 1 -> 0 information characters + CRC\nBLEN = 255 -> 254 information characters + CRC (total 256 characters))\nIn Smartcard mode, the Block length counter is reset when TXE=0 (TXFE = 0 in case FIFO\nmode is enabled).\nThis bit-field can be used also in other modes. In this case, the Block length counter is reset\nwhen RE=0 (receiver disabled) and/or when the EOBCF bit is written to 1."
            }
        ]
    },
    "1090535448": {
        "name": "RQR",
        "address": 1090535448,
        "size": 32,
        "access": "read-write",
        "desc": "RQR register",
        "fields": [
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ABRRQ: Auto baud rate request\nWriting 1 to this bit resets the ABRF flag in the USART_ISR and request an automatic baud\nrate measurement on the next received data frame."
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBKRQ: Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as\nthe transmit machine is available."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MMRQ: Mute mode request\nWriting 1 to this bit puts the USART in mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXFRQ: Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis allows to discard the received data without reading them, and avoid an overrun\ncondition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXFRQ: Transmit data flush request\nWhen FIFO mode is disabled, Writing 1 to this bit sets the TXE flag.\nThis allows to discard the transmit data. This bit must be used only in Smartcard mode,\nwhen data has not been sent due to errors (NACK) and the FE flag is active in the\nUSART_ISR register. If the USART does not support Smartcard mode, this bit is reserved\nand forced by hardware to 0'\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE\n(Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is\nsupported in both UART and Smartcard modes."
            }
        ]
    },
    "1090535452": {
        "name": "ISR",
        "address": 1090535452,
        "size": 32,
        "access": "read-only",
        "desc": "ISR register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE: Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by\nsoftware, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\n-0: No parity error\n-1: Parity error"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE: Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character\nis detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nIn Smartcard mode, in transmission, this bit is set when the maximum number of transmit\nattempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR1 register.\n-0: No Framing error is detected\n-1: Framing error or break character is detected"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF: START bit Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by\nsoftware, writing 1 to the NFCF bit in the USART_ICR register.\n-0: No noise is detected\n-1: Noise is detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE: Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case\nFIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the\nUSARTx_ICR register.\nAn interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register.\n-0: No overrun error\n-1: Overrun error is detected"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE: Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if\nIDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in\nthe USART_ICR register.\n-0: No Idle line is detected\n-1: Idle line is detected"
            },
            {
                "name": "RXNE_RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE/RXFNE:Read data register not empty/RXFIFO not empty\nRXNE bit is set by hardware when the content of the USARTx_RDR shift register has been\ntransferred\nto the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The\nRXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register.\nRXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from\nthe USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It\nis cleared when the RXFIFO is empty.\nThe RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR\nregister.\nAn interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.\n-0: Data is not received\n-1: Received data is ready to be read."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC: Transmission complete\nThis bit indicates when the last data written in the USART_TDR has been transmitted out of\nthe shift register.\nIt is set by hardware if the transmission of a frame containing data is complete and if\nTXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is\ncleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the\nUSART_TDR register.\nAn interrupt is generated if TCIE=1 in the USART_CR1 register.\n-0: Transmission is not complete\n-1: Transmission is complete"
            },
            {
                "name": "TXE_TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE/TXFNF: Transmit data register empty/TXFIFO not full\nWhen FIFO mode is disabled, TXE is set by hardware when the content of the\nUSARTx_TDR register has been transferred into the shift register. It is cleared by a write to\nthe USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the\nUSART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of\ntransmission failure).\nWhen FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so\ndata can be written in the USART_TDR. Every write in the USART_TDR places the data in\nthe TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag\nis cleared indicating that data can not be written into the USART_TDR.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty . After\nsending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to\nwriting in TXFIFO. (TXFNF and TXFE will be set at the same time).\nAn interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register.\n-0: Data register is full/Transmit FIFO is full.\n-1: Data register/Transmit FIFO is not full"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF: LIN break detection flag\nThis bit is set by hardware when the LIN break is detected. It is cleared by software, by\nwriting 1 to the LBDCF in the USART_ICR.\nAn interrupt is generated if LBDIE = 1 in the USART_CR2 register.\n-0: LIN Break not detected\n-1: LIN break detected"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF: CTS interrupt flag\nThis bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared\nby software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE=1 in the USART_CR3 register.\n-0: No change occurred on the nCTS status line\n-1: A change occurred on the nCTS status line"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS: CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.\n-0: nCTS line set\n-1: nCTS line reset"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF: Receiver timeout\nThis bit is set by hardware when the timeout value, programmed in the RTOR register has\nlapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in\nthe USART_ICR register.\nAn interrupt is generated if RTOIE=1 in the USART_CR2 register.\nIn Smartcard mode, the timeout corresponds to the CWT or BWT timings.\n-0: Timeout value not reached\n-1: Timeout value reached without any data reception"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF: End of block flag\nThis bit is set by hardware when a complete block has been received (for example T=1\nSmartcard mode). The detection is done when the number of received bytes (from the start\nof the block, including the prologue) is equal or greater than BLEN + 4.\nAn interrupt is generated if the EOBIE=1 in the USART_CR2 register.\nIt is cleared by software, writing 1 to the EOBCF in the USART_ICR register.\n-0: End of Block not reached\n-1: End of Block (number of characters) reached"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDR: SPI slave underrun error flag\nIn slave transmission mode, this flag is set when the first clock for data transmission appears\nwhile the software has not yet loaded any value into USARTx_DR.\n-0: No underrun error\n-1: underrun error"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE: Auto baud rate error\nThis bit is set by hardware if the baud rate measurement failed (baud rate out of range or\ncharacter comparison failed)\nIt is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF: Auto baud rate flag\nThis bit is set by hardware when the automatic baud rate has been set (RXNE will also be\nset, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was\ncompleted without success (ABRE=1) (ABRE, RXNE and FE are also set in this case)\nIt is cleared by software, in order to request a new auto baud rate detection, by writing 1 to\nthe ABRRQ in the USART_RQR register."
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY: Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the\nRX line (successful start bit detected). It is reset at the end of the reception (successful or\nnot).\n-0: USART is idle (no reception)\n-1: Reception on going"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF: Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is\ncleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE=1in the USART_CR1 register.\n-0: No Character match detected\n-1: Character Match detected"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF: Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing\n1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during\nthe stop bit of break transmission.\n-0: No break character is transmitted\n-1: Break character will be transmitted"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU: Receiver wakeup from Mute mode\nThis bit indicates if the USART is in mute mode. It is cleared/set by hardware when a\nwakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE)\nis selected by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the\nMMRQ bit in the USART_RQR register.\n-0: Receiver in active mode\n-1: Receiver in mute mode"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK: Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by\nthe USART.\nIt can be used when an idle frame request is generated by writing TE=0, followed by TE=1\nin the USART_CR1 register, in order to respect the TE=0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK: Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by\nthe USART.\nIt can be used to verify that the USART is ready for reception before entering Stop mode."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE: TXFIFO Empty\nThis bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one\ndata, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in\nthe USART_RQR register.\nAn interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register.\n-0: TXFIFO is not empty.\n-1: TXFIFO is empty."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF: RXFIFO Full\nThis bit is set by hardware when RXFIFO is Full.\nAn interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register.\n-0: RXFIFO is not Full.\n-1: RXFIFO is Full."
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCBGT: Transmission complete before guard time flagl\nThis bit indicates when the last data written in the USART_TDR has been transmitted\ncorrectly out of the shift register .\nIt is set by hardware in Smartcard mode, if the transmission of a frame containing data is\ncomplete and if there is no NACK from the smartcard. An interrupt is generated if\nTCBGTIE=1 in the USART_CR3 register. It is cleared by software, writing 1 to the\nTCBGTCF in the USART_ICR register or by a write to the USART_TDR register.\n-0: Transmission is not complete or transmission is complete unsuccessfuly (i.e. a NACK is\nreceived from the card)\n-1: Transmission is complete successfully (before Guard time completion and there is no\nNACK from the smart card)."
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT: RXFIFO threshold flag\nThis bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3\nregister is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and\none data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in\nthe USART_CR3 register.\n-0: Receive FIFO doesn't reach the programmed threshold.\n-1: Receive FIFO reached the programmed threshold"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT: TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG\nin USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is\ngenerated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register.\n-0: TXFIFO doesn't reach the programmed threshold.\n-1: TXFIFO reached the programmed threshold"
            }
        ]
    },
    "1090535456": {
        "name": "ICR",
        "address": 1090535456,
        "size": 32,
        "access": "read-write",
        "desc": "ICR register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PECF: Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FECF: Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NECF: Noise detected clear flag\nWriting 1 to this bit clears the NF flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORECF: Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLECF: Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFECF: TXFIFO empty clear flag\nWriting 1 to this bit clears the TXFE flag in the USART_ISR register"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCCF: Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TCBGTCF: Transmission complete before Guard time clear flag\nWriting 1 to this bit clears the TCBGT flag in the USART_ISR register."
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDCF: LIN break detection clear flag\nWriting 1 to this bit clears the LBDF flag in the USART_ISR register."
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSCF: CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOCF: Receiver timeout clear flag\nWriting 1 to this bit clears the RTOF flag in the USART_ISR register."
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBCF: End of block clear flag\nWriting 1 to this bit clears the EOBF flag in the USART_ISR register"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDRCF:SPI slave underrun clear flag\nWriting 1 to this bit clears the UDRF flag in the USART_ISR register"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMCF: Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register"
            }
        ]
    },
    "1090535460": {
        "name": "RDR",
        "address": 1090535460,
        "size": 32,
        "access": "read-only",
        "desc": "RDR register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "RDR[8:0]: Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the\ninternal bus (see Figure 124).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity\nbit."
            }
        ]
    },
    "1090535464": {
        "name": "TDR",
        "address": 1090535464,
        "size": 32,
        "access": "read-write",
        "desc": "TDR register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "TDR[8:0]: Transmit data value\nContains the data character to be transmitted.\nThe USARTx_TDR register provides the parallel interface between the internal bus and the\noutput shift register (see Figure 124).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),\nthe value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect\nbecause it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF=1."
            }
        ]
    },
    "1090535468": {
        "name": "PRESC",
        "address": 1090535468,
        "size": 32,
        "access": "read-write",
        "desc": "PRESC register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER[3:0]: Clock prescaler\nThe USART input clock can be divided by a prescaler:\n-0000: input clock not divided\n-0001: input clock divided by 2\n-0010: input clock divided by 4\n-0011: input clock divided by 6\n-0100: input clock divided by 8\n-0101: input clock divided by 10\n-0110: input clock divided by 12\n-0111: input clock divided by 16\n-1000: input clock divided by 32\n-1001: input clock divided by 64\n-1010: input clock divided by 128\n-1011: input clock divided by 256\nRemaing combinations: Reserved.\nNote: When PRESCALER is programmed with a value different of the allowed ones,\nprogrammed prescaler value will be '1011' i.e. input clock divided by 256"
            }
        ]
    },
    "1610612740": {
        "name": "INTERRUPT1REG",
        "address": 1610612740,
        "size": 32,
        "access": "read-write",
        "desc": "INTERRUPT1REG register",
        "fields": [
            {
                "name": "ADDPOINTERROR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address Pointer Error."
            },
            {
                "name": "RXOVERFLOWERROR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Receive Overflow error."
            },
            {
                "name": "SEQDONE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Sequencer end of task."
            },
            {
                "name": "TXERROR_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission error 0: transmit block missing data error."
            },
            {
                "name": "TXERROR_1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission error 1: a TX skip happened during an on-going transmission."
            },
            {
                "name": "TXERROR_2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission error 2: channel index is greater than 39."
            },
            {
                "name": "TXERROR_3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transmission error 3: error while waiting for the confirmation the Radio FSM is in TX state."
            },
            {
                "name": "TXERROR_4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmission error 4: a CTE issue occurred."
            },
            {
                "name": "ENCERROR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Encryption error on reception."
            },
            {
                "name": "ALLTABLEREADYERROR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "All RAM Table not ready on time."
            },
            {
                "name": "TXDATAREADYERROR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Transmit data pack not ready error\n"
            },
            {
                "name": "NOACTIVELERROR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GlobalStatMach."
            },
            {
                "name": "RCVLENGTHERROR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Receive length error."
            },
            {
                "name": "SEMATIMEOUTERROR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Semaphore timeout error\n"
            },
            {
                "name": "TXRXSKIP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmission/Reception skip."
            },
            {
                "name": "ACTIVE2ERROR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Active2 Radio state error."
            },
            {
                "name": "CONFIGERROR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Data pointer configuration error."
            },
            {
                "name": "TXOK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Previous transmitted packet received OK by the peer device."
            },
            {
                "name": "DONE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Receive/Transmit done."
            },
            {
                "name": "RCVTIMEOUT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receive timeout (no preamble found)."
            },
            {
                "name": "RCVNOMD",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Received low MD bit."
            },
            {
                "name": "RCVCMD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Received command\n"
            },
            {
                "name": "TIMECAPTURETRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "A time has been captured in TIMERCAPTUREREG."
            },
            {
                "name": "RCVCRCERR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Receive data fail\n"
            },
            {
                "name": "RCVOK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Receive data OK."
            }
        ]
    },
    "1610612744": {
        "name": "INTERRUPT2REG",
        "address": 1610612744,
        "size": 32,
        "access": "read-write",
        "desc": "INTERRUPT2REG register",
        "fields": [
            {
                "name": "AESMANENCINT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES manual encryption."
            },
            {
                "name": "AESLEPRIVINT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES LE privacy engine."
            }
        ]
    },
    "1610612748": {
        "name": "TIMEOUTDESTREG",
        "address": 1610612748,
        "size": 32,
        "access": "read-write",
        "desc": "TIMEOUTDESTREG register",
        "fields": [
            {
                "name": "DESTINATION",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Timeout timer Destination\n"
            }
        ]
    },
    "1610612752": {
        "name": "TIMEOUTREG",
        "address": 1610612752,
        "size": 32,
        "access": "read-write",
        "desc": "TIMEOUTREG register",
        "fields": [
            {
                "name": "TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Timer1 or Timer2 Timeout value (depending on Destination register)\n"
            }
        ]
    },
    "1610612756": {
        "name": "TIMERCAPTUREREG",
        "address": 1610612756,
        "size": 32,
        "access": "read-only",
        "desc": "TIMERCAPTUREREG register",
        "fields": [
            {
                "name": "TIMERCAPTURE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Interpolated absolute time capture register\n"
            }
        ]
    },
    "1610612760": {
        "name": "CMDREG",
        "address": 1610612760,
        "size": 32,
        "access": "write-only",
        "desc": "CMDREG register",
        "fields": [
            {
                "name": "TXRXSKIP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmission/Reception skip command."
            },
            {
                "name": "CLEARSEMAREQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Semaphore Clear command."
            }
        ]
    },
    "1610612764": {
        "name": "STATUSREG",
        "address": 1610612764,
        "size": 32,
        "access": "read-only",
        "desc": "STATUSREG register",
        "fields": [
            {
                "name": "AESONFLYBUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES on the fligh encryption busy status"
            },
            {
                "name": "NOTSUPPORTED_FUNCTION",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "indicates the SW requests an unsupported feature."
            },
            {
                "name": "ADDPOINTERROR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address Pointer Error status\n"
            },
            {
                "name": "RXOVERFLOWERROR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "AHB arbiter is full and there is no more storage capability available in RX datapath"
            },
            {
                "name": "PREVTRANSMIT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Previous event was a Transmission (1) or Reception (0) status"
            },
            {
                "name": "SEQDONE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Sequencer end of task status."
            },
            {
                "name": "TXERROR_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission error 0 status: Transmit block missing data error."
            },
            {
                "name": "TXERROR_1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission error 1 status\n"
            },
            {
                "name": "TXERROR_2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission error 2 status."
            },
            {
                "name": "TXERROR_3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transmission error 3: error while waiting for the confirmation the Radio FSM is in TX state (timeout defined in GlobalStatMach."
            },
            {
                "name": "TXERROR_4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmission error 4 status\n"
            },
            {
                "name": "ENCERROR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Encryption error on receive status"
            },
            {
                "name": "ALLTABLEREADYERROR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "All RAM Table not ready status"
            },
            {
                "name": "TXDATAREADYERROR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Transmit data pack not ready status."
            },
            {
                "name": "NOACTIVELERROR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GlobalStatMach."
            },
            {
                "name": "RCVLENGTHERROR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Receive length error status"
            },
            {
                "name": "SEMATIMEOUTERROR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Semaphore timeout error status\n"
            },
            {
                "name": "TXRXSKIP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmission/Reception skip status."
            },
            {
                "name": "ACTIVE2ERROR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Indicates the Radio FSM was not in ACTIVE2 state when the Sequencer reaches the end of 1st INIT step."
            },
            {
                "name": "CONFIGERROR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Data pointer configuration error status"
            },
            {
                "name": "TXOK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Previous transmitted packet received OK by the peer device status."
            },
            {
                "name": "DONE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Receive/Transmit done status."
            },
            {
                "name": "RCVTIMEOUT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receive timeout status (no access address found)"
            },
            {
                "name": "RCVNOMD",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Received MD bit status (valid only on Data Physical Channel PDU reception)\n"
            },
            {
                "name": "RCVCMD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Received command status (valid only on Data Physical Channel PDU reception)."
            },
            {
                "name": "TIMECAPTURETRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "indicates a time has been captured in TIMERCAPTUREREG when set."
            },
            {
                "name": "RCVCRCERR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Receive data fail (CRC error or invalid CI field) status."
            },
            {
                "name": "RCVOK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Receive data OK status"
            }
        ]
    },
    "1610612768": {
        "name": "INTERRUPT1ENABLEREG",
        "address": 1610612768,
        "size": 32,
        "access": "read-only",
        "desc": "INTERRUPT1ENABLEREG register",
        "fields": [
            {
                "name": "ADDPOINTERROR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Address Pointer Error  enable interruption"
            },
            {
                "name": "RXOVERFLOWERROR",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Rx Overflow Error enable interruption"
            },
            {
                "name": "SEQDONE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Sequencer end of task enable interruption"
            },
            {
                "name": "TXERROR_0",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Transmission error 0 enable interruption"
            },
            {
                "name": "TXERROR_1",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Transmission error 1 enable interruption"
            },
            {
                "name": "TXERROR_2",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transmission error 2 enable interruption"
            },
            {
                "name": "TXERROR_3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Transmission error 3 enable interruption"
            },
            {
                "name": "TXERROR_4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmission error 4 enable interruption"
            },
            {
                "name": "ENCERROR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Encryption error on receive enable interruption"
            },
            {
                "name": "ALLTABLEREADYERROR",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "All RAM Table not ready enable interruption"
            },
            {
                "name": "TXDATAREADYERROR",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Transmit data pack not ready enable interruption"
            },
            {
                "name": "NOACTIVELERROR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "active bit error enable interruption"
            },
            {
                "name": "RCVLENGTHERROR",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Receive length error enable interruption"
            },
            {
                "name": "SEMATIMEOUTERROR",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Semaphore timeout error enable interruption"
            },
            {
                "name": "TXRXSKIP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Transmission/Reception skip enable interruption"
            },
            {
                "name": "ACTIVE2ERROR",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Active2 Radio state error enable interruption"
            },
            {
                "name": "CONFIGERROR",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Data pointer configuration error enable interruption"
            },
            {
                "name": "TXOK",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Previous transmitted packet received OK enable interruption"
            },
            {
                "name": "DONE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Receive/Transmit done interruption"
            },
            {
                "name": "RCVTIMEOUT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Receive timeout enable interruption (no preamble found)"
            },
            {
                "name": "RCVNOMD",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Received MD bit embedded in the PDU data packet header was zero enable interruption"
            },
            {
                "name": "RCVCMD",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Received command enable interruption"
            },
            {
                "name": "TIMECAPTURETRIG",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TimerCaptureReg time capture enable interruption"
            },
            {
                "name": "RCVCRCERR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Receive data fail enable interruption"
            },
            {
                "name": "RCVOK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Receive data OK enable interruption"
            }
        ]
    },
    "1610612772": {
        "name": "INTERRUPT1LATENCYREG",
        "address": 1610612772,
        "size": 32,
        "access": "read-only",
        "desc": "INTERRUPT1LATENCYREG register",
        "fields": [
            {
                "name": "INTERRUPT1LATENCY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "relative time counter started on irq_BLE_int1 (BLE_TXRX) occurrence."
            }
        ]
    },
    "1610612776": {
        "name": "MANAESKEY0REG",
        "address": 1610612776,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESKEY0REG register",
        "fields": [
            {
                "name": "MANAESKEY_31_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual mode AES key"
            }
        ]
    },
    "1610612780": {
        "name": "MANAESKEY1REG",
        "address": 1610612780,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESKEY1REG register",
        "fields": [
            {
                "name": "MANAESKEY_63_32",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual mode AES key"
            }
        ]
    },
    "1610612784": {
        "name": "MANAESKEY2REG",
        "address": 1610612784,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESKEY2REG register",
        "fields": [
            {
                "name": "MANAESKEY_95_64",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual mode AES key"
            }
        ]
    },
    "1610612788": {
        "name": "MANAESKEY3REG",
        "address": 1610612788,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESKEY3REG register",
        "fields": [
            {
                "name": "MANAESKEY_127_96",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual mode AES key"
            }
        ]
    },
    "1610612792": {
        "name": "MANAESCLEARTEXT0REG",
        "address": 1610612792,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESCLEARTEXT0REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual Aes Clear Text"
            }
        ]
    },
    "1610612796": {
        "name": "MANAESCLEARTEXT1REG",
        "address": 1610612796,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESCLEARTEXT1REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual Aes Clear Text"
            }
        ]
    },
    "1610612800": {
        "name": "MANAESCLEARTEXT2REG",
        "address": 1610612800,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESCLEARTEXT2REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual Aes Clear Text"
            }
        ]
    },
    "1610612804": {
        "name": "MANAESCLEARTEXT3REG",
        "address": 1610612804,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESCLEARTEXT3REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual Aes Clear Text"
            }
        ]
    },
    "1610612808": {
        "name": "MANAESCIPHERTEXT0REG",
        "address": 1610612808,
        "size": 32,
        "access": "read-only",
        "desc": "MANAESCIPHERTEXT0REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual AES Cipher Text"
            }
        ]
    },
    "1610612812": {
        "name": "MANAESCIPHERTEXT1REG",
        "address": 1610612812,
        "size": 32,
        "access": "read-only",
        "desc": "MANAESCIPHERTEXT1REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual AES Cipher Text"
            }
        ]
    },
    "1610612816": {
        "name": "MANAESCIPHERTEXT2REG",
        "address": 1610612816,
        "size": 32,
        "access": "read-only",
        "desc": "MANAESCIPHERTEXT2REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual AES Cipher Text"
            }
        ]
    },
    "1610612820": {
        "name": "MANAESCIPHERTEXT3REG",
        "address": 1610612820,
        "size": 32,
        "access": "read-only",
        "desc": "MANAESCIPHERTEXT3REG register",
        "fields": [
            {
                "name": "AES",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Manual AES Cipher Text"
            }
        ]
    },
    "1610612824": {
        "name": "MANAESCMDREG",
        "address": 1610612824,
        "size": 32,
        "access": "read-write",
        "desc": "MANAESCMDREG register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES Manual encryption Start command."
            },
            {
                "name": "INTENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES Manual encryption interrupt enable on Interrupt2Reg"
            }
        ]
    },
    "1610612828": {
        "name": "MANAESSTATREG",
        "address": 1610612828,
        "size": 32,
        "access": "read-only",
        "desc": "MANAESSTATREG register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES manual encryption busy status"
            }
        ]
    },
    "1610612832": {
        "name": "AESLEPRIVPOINTERREG",
        "address": 1610612832,
        "size": 32,
        "access": "read-write",
        "desc": "AESLEPRIVPOINTERREG register",
        "fields": [
            {
                "name": "POINTER",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "AES Le privacy pointer"
            }
        ]
    },
    "1610612836": {
        "name": "AESLEPRIVHASHREG",
        "address": 1610612836,
        "size": 32,
        "access": "read-write",
        "desc": "AESLEPRIVHASHREG register",
        "fields": [
            {
                "name": "HASH",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "AES Le privacy Reference Hash"
            }
        ]
    },
    "1610612840": {
        "name": "AESLEPRIVPRANDREG",
        "address": 1610612840,
        "size": 32,
        "access": "read-write",
        "desc": "AESLEPRIVPRANDREG register",
        "fields": [
            {
                "name": "PRAND",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "AES Le privacy Prand"
            }
        ]
    },
    "1610612844": {
        "name": "AESLEPRIVCMDREG",
        "address": 1610612844,
        "size": 32,
        "access": "read-write",
        "desc": "AESLEPRIVCMDREG register",
        "fields": [
            {
                "name": "START",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES Le privacy Start command."
            },
            {
                "name": "INTENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES Le privacy interrupt enable on Interrupt2Reg"
            },
            {
                "name": "NBKEYS",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "AES Le privacy number of keys pointed by AesLePrivPointerReg  (points to the resolution key list."
            }
        ]
    },
    "1610612848": {
        "name": "AESLEPRIVSTATREG",
        "address": 1610612848,
        "size": 32,
        "access": "read-only",
        "desc": "AESLEPRIVSTATREG register",
        "fields": [
            {
                "name": "BUSY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "AES Le privacy busy status"
            },
            {
                "name": "KEYFND",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "AES Le privacy key finding status"
            },
            {
                "name": "KEYFNDINDEX",
                "bitOffset": 2,
                "bitWidth": 8,
                "desc": "AES Le privacy index of the key found in the resolution key list."
            }
        ]
    },
    "1610612860": {
        "name": "STATUS2REG",
        "address": 1610612860,
        "size": 32,
        "access": "read-only",
        "desc": "STATUS2REG register",
        "fields": [
            {
                "name": "IQSAMPLESREADY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "indicates if IQ samples have been received on the last reception."
            },
            {
                "name": "IQSAMPLESNUMBER",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "indicate the number of IQ samples stored in the RAM buffer addressed by StatMach."
            },
            {
                "name": "IQSAMPLESMISSINGERROR",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IQ sample internal buffer overflow error flag."
            },
            {
                "name": "ANTENNASWITCHINGPATTERNACCESSERROR",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "timing error flag related to Antenna Pattern not read on-time."
            },
            {
                "name": "ANTENNA_SWITCHING_PATTERN_ADDRESS_ERROR",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "AHB access error flag."
            }
        ]
    },
    "536871104": {
        "name": "WORD0",
        "address": 536871104,
        "size": 32,
        "access": "read-write",
        "desc": "WORD0 register",
        "fields": [
            {
                "name": "RadioConfigPtr",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Radio Configuration address Pointer."
            }
        ]
    },
    "536871108": {
        "name": "WORD1",
        "address": 536871108,
        "size": 32,
        "access": "read-write",
        "desc": "WORD1 register",
        "fields": [
            {
                "name": "CurStMachNum",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "current connection machine number."
            },
            {
                "name": "Active",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Must be at '1' when the trig event (Wakeup Timer, Timer1 or Timer2) occurs to starts a Bluetooth LE link layer sequence."
            },
            {
                "name": "WakeupInitDelay",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Delay between wakeup timer trig event on Sequencer and RX/TX request sending to the Radio FSM."
            },
            {
                "name": "Timer12InitDelayCal",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Delay between Timer1 or Timer2 trig event on Sequencer and RX/TX request sending to the Radio FSM."
            },
            {
                "name": "Timer2InitDelayNoCal",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Delay between Timer2 trig event on Sequencer and RX/TX request sending to the Radio FSM."
            }
        ]
    },
    "536871112": {
        "name": "WORD2",
        "address": 536871112,
        "size": 32,
        "access": "read-write",
        "desc": "WORD2 register",
        "fields": [
            {
                "name": "TransmitCalDelayChk",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Delay between TX request sent to the Radio FSM and the start pulse sent to the transmit block."
            },
            {
                "name": "TransmitNoCalDelayChk",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Delay between TX request sent to the Radio FSM and the start pulse to the transmit block."
            },
            {
                "name": "ReceiveCalDelayChk",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Delay between RX request sent to the Radio FSM and the start pulse sent to the receive block."
            },
            {
                "name": "ReceiveNoCalDelayChk",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Delay between RX request sent to the Radio FSM and the start pulse to the receive block."
            }
        ]
    },
    "536871116": {
        "name": "WORD3",
        "address": 536871116,
        "size": 32,
        "access": "read-write",
        "desc": "WORD3 register",
        "fields": [
            {
                "name": "ConfigEndDuration",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Duration for the Sequencer to execute the final configuration."
            },
            {
                "name": "TxdataReadyCheck",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Duration for the Sequencer to get the TxDataReady and DataPtr information in TxRxPack table."
            },
            {
                "name": "TxdelayStart",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Delay added between the moment the Radio FSM is in TX mode (PA ramp up done and power present on the antenna) and the first bit transmission to the modulator."
            },
            {
                "name": "TxdelayEnd",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Delay added between the last bit transmission to the modulator and the end of transmission information for the Sequencer."
            },
            {
                "name": "TimeCaptureSel",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "- 0: the captured time (absolute time) corresponds to the end of 1st INIT step in the sequence (InitDelay timeout event)."
            },
            {
                "name": "TimeCapture",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "- 0: No capture is requested to monitor the Bluetooth LE sequence."
            }
        ]
    },
    "536871120": {
        "name": "WORD4",
        "address": 536871120,
        "size": 32,
        "access": "read-write",
        "desc": "WORD4 register",
        "fields": [
            {
                "name": "TxReadyTimeout",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Transmission ready timeout."
            },
            {
                "name": "RcvTimeout",
                "bitOffset": 8,
                "bitWidth": 20,
                "desc": "Receive window timeout."
            }
        ]
    },
    "536871124": {
        "name": "WORD5",
        "address": 536871124,
        "size": 32,
        "access": "read-write",
        "desc": "WORD5 register",
        "fields": [
            {
                "name": "AutoTxRxskipEn",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Automatic transfer (TX or RX) skip enable."
            },
            {
                "name": "ChkFlagAutoClearEna",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Active bit Auto Clear Enable."
            },
            {
                "name": "IntAddPointError",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Address pointer error interrupt enable."
            },
            {
                "name": "IntAllTableReadyError",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "All table ready error interrupt enable."
            },
            {
                "name": "IntTxDataReadyError",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Transmission data payload ready error interrupt enable."
            },
            {
                "name": "IntNoActiveLError",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Active bit low value reading interrupt enable."
            },
            {
                "name": "IntRcvLengthError",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Too long received payload length interrupt enable."
            },
            {
                "name": "IntSemaTimeoutError",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Semaphore timeout error interrupt enable."
            },
            {
                "name": "IntSeqDone",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Sequencer end of task interrupt enable."
            },
            {
                "name": "intTxRxSkip",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Transmission or reception skip interrupt enable."
            },
            {
                "name": "IntActive2Err",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "not in ACTIVE2 information from Radio FSM received on time interrupt enable."
            },
            {
                "name": "IntConfigError",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Configuration error interrupt enable."
            }
        ]
    },
    "536871128": {
        "name": "WORD6",
        "address": 536871128,
        "size": 32,
        "access": "read-write",
        "desc": "WORD6 register",
        "fields": [
            {
                "name": "DefaultAntennaID",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Default Antenna ID corresponding to the number of the antenna used to receive/transmit:\n"
            }
        ]
    },
    "1610616832": {
        "name": "RADIO_CONTROL_ID",
        "address": 1610616832,
        "size": 32,
        "access": "read-only",
        "desc": "RADIO_CONTROL_ID register",
        "fields": [
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Incremented for metal fix version"
            },
            {
                "name": "VERSION",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Cut Number"
            },
            {
                "name": "PRODUCT",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "incremented on major features add-on like new Bluetooth LE SIG version support\n"
            }
        ]
    },
    "1610616836": {
        "name": "CLK32COUNT_REG",
        "address": 1610616836,
        "size": 32,
        "access": "read-write",
        "desc": "CLK32COUNT_REG register",
        "fields": [
            {
                "name": "SLOW_COUNT",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "program the window length (in slow clock period) for slow clock measurement."
            }
        ]
    },
    "1610616840": {
        "name": "CLK32PERIOD_REG",
        "address": 1610616840,
        "size": 32,
        "access": "read-only",
        "desc": "CLK32PERIOD_REG register",
        "fields": [
            {
                "name": "SLOW_PERIOD",
                "bitOffset": 0,
                "bitWidth": 19,
                "desc": "indicates slow clock period information."
            }
        ]
    },
    "1610616844": {
        "name": "CLK32FREQUENCY_REG",
        "address": 1610616844,
        "size": 32,
        "access": "read-only",
        "desc": "CLK32FREQUENCY_REG register",
        "fields": [
            {
                "name": "SLOW_FREQUENCY",
                "bitOffset": 0,
                "bitWidth": 27,
                "desc": "value equal to (2^39/ SLOW_PERIOD)."
            }
        ]
    },
    "1610616848": {
        "name": "RADIO_CONTROL_IRQ_STATUS",
        "address": 1610616848,
        "size": 32,
        "access": "read-write",
        "desc": "RADIO_CONTROL_IRQ_STATUS register",
        "fields": [
            {
                "name": "SLOW_CLK_IRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "slow clock measurement end of calculation interrupt status\n"
            },
            {
                "name": "RADIO_FSM_IRQ",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "Radio FSM interrupt status (aka RfFsm_event_irq)."
            }
        ]
    },
    "1610616852": {
        "name": "RADIO_CONTROL_IRQ_ENABLE",
        "address": 1610616852,
        "size": 32,
        "access": "read-write",
        "desc": "RADIO_CONTROL_IRQ_ENABLE register",
        "fields": [
            {
                "name": "SLOW_CLK_IRQ_MASK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "mask slow clock measurement interrupt\n"
            },
            {
                "name": "RADIO_FSM_IRQ_MASK",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "mask for each RfFsm_event (Radio FSM) interrupt."
            }
        ]
    },
    "1610618112": {
        "name": "AA0_DIG_USR",
        "address": 1610618112,
        "size": 32,
        "access": "read-write",
        "desc": "AA0_DIG_USR register",
        "fields": [
            {
                "name": "AA_7_0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Least significant byte of the Bluetooth LE Access Address code\n"
            }
        ]
    },
    "1610618116": {
        "name": "AA1_DIG_USR",
        "address": 1610618116,
        "size": 32,
        "access": "read-write",
        "desc": "AA1_DIG_USR register",
        "fields": [
            {
                "name": "AA_15_8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Next byte of the Bluetooth LE Access Address code."
            }
        ]
    },
    "1610618120": {
        "name": "AA2_DIG_USR",
        "address": 1610618120,
        "size": 32,
        "access": "read-write",
        "desc": "AA2_DIG_USR register",
        "fields": [
            {
                "name": "AA_23_16",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Next byte of the Bluetooth LE Access Address code\n"
            }
        ]
    },
    "1610618124": {
        "name": "AA3_DIG_USR",
        "address": 1610618124,
        "size": 32,
        "access": "read-write",
        "desc": "AA3_DIG_USR register",
        "fields": [
            {
                "name": "AA_31_24",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Most significant byte of the Bluetooth LE Access Address code."
            }
        ]
    },
    "1610618128": {
        "name": "DEM_MOD_DIG_USR",
        "address": 1610618128,
        "size": 32,
        "access": "read-write",
        "desc": "DEM_MOD_DIG_USR register",
        "fields": [
            {
                "name": "CHANNEL_NUM",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Index for internal lock up table in which the synthesizer setup is contained."
            }
        ]
    },
    "1610618132": {
        "name": "RADIO_FSM_USR",
        "address": 1610618132,
        "size": 32,
        "access": "read-write",
        "desc": "RADIO_FSM_USR register",
        "fields": [
            {
                "name": "EN_CALIB_CBP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CBP calibration enable bit."
            },
            {
                "name": "EN_CALIB_SYNTH",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SYNTH calibration enable bit."
            },
            {
                "name": "PA_POWER",
                "bitOffset": 3,
                "bitWidth": 5,
                "desc": "PA Power coefficient."
            }
        ]
    },
    "1610618136": {
        "name": "PHYCTRL_DIG_USR",
        "address": 1610618136,
        "size": 32,
        "access": "read-write",
        "desc": "PHYCTRL_DIG_USR register",
        "fields": [
            {
                "name": "RXTXPHY",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "RXTXPHY selection."
            }
        ]
    },
    "1610618184": {
        "name": "AFC1_DIG_ENG",
        "address": 1610618184,
        "size": 32,
        "access": "read-write",
        "desc": "AFC1_DIG_ENG register",
        "fields": [
            {
                "name": "AFC_DELAY_AFTER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the decay factor of the AFC loop after Access Address detection"
            },
            {
                "name": "AFC_DELAY_BEFORE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Set the decay factor of the AFC loop before Access Address detection"
            }
        ]
    },
    "1610618196": {
        "name": "CR0_DIG_ENG",
        "address": 1610618196,
        "size": 32,
        "access": "read-write",
        "desc": "CR0_DIG_ENG register",
        "fields": [
            {
                "name": "CR_GAIN_AFTER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the gain of the clock recovery loop before Access Address detection to the value\n"
            },
            {
                "name": "CR_GAIN_BEFORE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Set the gain of the clock recovery loop before Access Address detection to the value\n"
            }
        ]
    },
    "1610618216": {
        "name": "CR0_LR",
        "address": 1610618216,
        "size": 32,
        "access": "read-write",
        "desc": "CR0_LR register",
        "fields": [
            {
                "name": "CR_LR_GAIN_AFTER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Set the gain of the clock recovery loop after Access Address detection to the value 2^(-CR_LR_GAIN_ AFTER) when the coded PHY is in use"
            },
            {
                "name": "CR_LR_GAIN_BEFORE",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Set the gain of the clock recovery loop before Access Address detection to the value 2^(-CR_LR_GAIN_ BEFORE) when the coded PHY is in use"
            }
        ]
    },
    "1610618220": {
        "name": "VIT_CONF_DIG_ENG",
        "address": 1610618220,
        "size": 32,
        "access": "read-write",
        "desc": "VIT_CONF_DIG_ENG register",
        "fields": [
            {
                "name": "VIT_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Viterbi enable\n"
            },
            {
                "name": "SPARE",
                "bitOffset": 2,
                "bitWidth": 6,
                "desc": "spare"
            }
        ]
    },
    "1610618244": {
        "name": "LR_PD_THR_DIG_ENG",
        "address": 1610618244,
        "size": 32,
        "access": "read-write",
        "desc": "LR_PD_THR_DIG_ENG register",
        "fields": [
            {
                "name": "LR_PD_THR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "preamble detect threshold value"
            }
        ]
    },
    "1610618248": {
        "name": "LR_RSSI_THR_DIG_ENG",
        "address": 1610618248,
        "size": 32,
        "access": "read-write",
        "desc": "LR_RSSI_THR_DIG_ENG register",
        "fields": [
            {
                "name": "LR_RSSI_THR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "RSSI or peak threshold value"
            }
        ]
    },
    "1610618252": {
        "name": "LR_AAC_THR_DIG_ENG",
        "address": 1610618252,
        "size": 32,
        "access": "read-write",
        "desc": "LR_AAC_THR_DIG_ENG register",
        "fields": [
            {
                "name": "LR_AAC_THR",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "address coded correlation threshold"
            }
        ]
    },
    "1610618280": {
        "name": "SYNTHCAL0_DIG_ENG",
        "address": 1610618280,
        "size": 32,
        "access": "read-write",
        "desc": "SYNTHCAL0_DIG_ENG register",
        "fields": [
            {
                "name": "SYNTHCAL_DEBUG_BUS_SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "for Debug purpose\n"
            },
            {
                "name": "SYNTH_IF_FREQ_CAL",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Define the frequency applied on the PLL during calibration phase\n"
            }
        ]
    },
    "1610618352": {
        "name": "DTB5_DIG_ENG",
        "address": 1610618352,
        "size": 32,
        "access": "read-write",
        "desc": "DTB5_DIG_ENG register",
        "fields": [
            {
                "name": "RXTX_START_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "enable the possibility to control some signals by the other register bits instead of system design:\n"
            },
            {
                "name": "TX_ACTIVE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Force TX_ACTIVE signal"
            },
            {
                "name": "RX_ACTIVE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Force RX_ACTIVE signal"
            },
            {
                "name": "INITIALIZE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Force INITIALIZE signal (emulate a token request of the IP_BLE)"
            },
            {
                "name": "PORT_SELECTED_EN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "enable port selection"
            },
            {
                "name": "PORT_SELECTED_0",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "force port_selected[0] signal"
            }
        ]
    },
    "1610618440": {
        "name": "RXADC_ANA_USR",
        "address": 1610618440,
        "size": 32,
        "access": "read-write",
        "desc": "RXADC_ANA_USR register",
        "fields": [
            {
                "name": "RFD_RXADC_DELAYTRIM_I",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "ADC loop delay control bits for I channel to apply when SW overload is enabled"
            },
            {
                "name": "RFD_RXADC_DELAYTRIM_Q",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "ADC loop delay control bits for Q channel to apply when SW overload is enabled"
            },
            {
                "name": "RXADC_DELAYTRIM_I_TST_SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable the SW overload on RXADX delay trimming\n"
            },
            {
                "name": "RXADC_DELAYTRIM_Q_TST_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable the SW overload on RXADX delay trimming\n"
            }
        ]
    },
    "1610618452": {
        "name": "LDO_ANA_ENG",
        "address": 1610618452,
        "size": 32,
        "access": "read-write",
        "desc": "LDO_ANA_ENG register",
        "fields": [
            {
                "name": "RFD_RF_REG_BYPASS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RF_REG Bypass mode:\n"
            }
        ]
    },
    "1610618484": {
        "name": "CBIAS0_ANA_ENG",
        "address": 1610618484,
        "size": 32,
        "access": "read-write",
        "desc": "CBIAS0_ANA_ENG register",
        "fields": [
            {
                "name": "RFD_CBIAS_IBIAS_TRIM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "overloaded value for cbias current trimming (when CBIAS0_TRIM_TST_SEL = 1)"
            },
            {
                "name": "RFD_CBIAS_IPTAT_TRIM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "overloaded value for cbias current trimming (when CBIAS0_TRIM_TST_SEL = 1)"
            }
        ]
    },
    "1610618488": {
        "name": "CBIAS1_ANA_ENG",
        "address": 1610618488,
        "size": 32,
        "access": "read-write",
        "desc": "CBIAS1_ANA_ENG register",
        "fields": [
            {
                "name": "CBIAS0_TRIM_TST_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "When set, RFD_CBIAS_(IPTAT/IBIAS)_TRIM are used instead of HW trimmings"
            }
        ]
    },
    "1610618496": {
        "name": "SYNTHCAL0_DIG_OUT",
        "address": 1610618496,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL0_DIG_OUT register",
        "fields": [
            {
                "name": "VCO_CALAMP_OUT_6_0",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "VCO CALAMP value"
            }
        ]
    },
    "1610618500": {
        "name": "SYNTHCAL1_DIG_OUT",
        "address": 1610618500,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL1_DIG_OUT register",
        "fields": [
            {
                "name": "VCO_CALAMP_OUT_10_7",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "VCO CALAMP value"
            }
        ]
    },
    "1610618504": {
        "name": "SYNTHCAL2_DIG_OUT",
        "address": 1610618504,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL2_DIG_OUT register",
        "fields": [
            {
                "name": "VCO_CALFREQ_OUT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "VCO CALFREQ value"
            }
        ]
    },
    "1610618508": {
        "name": "SYNTHCAL3_DIG_OUT",
        "address": 1610618508,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL3_DIG_OUT register",
        "fields": [
            {
                "name": "SYNTHCAL_DEBUG_BUS",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Calibration debug bus."
            }
        ]
    },
    "1610618512": {
        "name": "SYNTHCAL4_DIG_OUT",
        "address": 1610618512,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL4_DIG_OUT register",
        "fields": [
            {
                "name": "MOD_REF_DAC_WORD_OUT",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Calibration word"
            }
        ]
    },
    "1610618516": {
        "name": "SYNTHCAL5_DIG_OUT",
        "address": 1610618516,
        "size": 32,
        "access": "read-only",
        "desc": "SYNTHCAL5_DIG_OUT register",
        "fields": [
            {
                "name": "CBP_CALIB_WORD",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "CBP Calibration word"
            }
        ]
    },
    "1610618520": {
        "name": "FSM_STATUS_DIG_OUT",
        "address": 1610618520,
        "size": 32,
        "access": "read-only",
        "desc": "FSM_STATUS_DIG_OUT register",
        "fields": [
            {
                "name": "STATUS",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "RF FSM state:\n"
            },
            {
                "name": "SYNTH_CAL_ERROR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PLL calibration error"
            }
        ]
    },
    "1610618532": {
        "name": "RSSI0_DIG_OUT",
        "address": 1610618532,
        "size": 32,
        "access": "read-only",
        "desc": "RSSI0_DIG_OUT register",
        "fields": [
            {
                "name": "RSSI_MEAS_OUT_7_0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Measure of the received signal strength."
            }
        ]
    },
    "1610618536": {
        "name": "RSSI1_DIG_OUT",
        "address": 1610618536,
        "size": 32,
        "access": "read-only",
        "desc": "RSSI1_DIG_OUT register",
        "fields": [
            {
                "name": "RSSI_MEAS_OUT_15_8",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Measure of the received signal strength"
            }
        ]
    },
    "1610618540": {
        "name": "AGC_DIG_OUT",
        "address": 1610618540,
        "size": 32,
        "access": "read-only",
        "desc": "AGC_DIG_OUT register",
        "fields": [
            {
                "name": "AGC_ATT_OUT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AGC attenuation value"
            }
        ]
    },
    "1610618544": {
        "name": "DEMOD_DIG_OUT",
        "address": 1610618544,
        "size": 32,
        "access": "read-only",
        "desc": "DEMOD_DIG_OUT register",
        "fields": [
            {
                "name": "CI_FIELD",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CI field"
            },
            {
                "name": "AAC_FOUND",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "aac_found"
            },
            {
                "name": "PD_FOUND",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "pd_found"
            },
            {
                "name": "RX_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "rx_end"
            }
        ]
    },
    "1610618556": {
        "name": "AGC2_ANA_TST",
        "address": 1610618556,
        "size": 32,
        "access": "read-write",
        "desc": "AGC2_ANA_TST register",
        "fields": [
            {
                "name": "AGC2_ANA_TST_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Selection:\n"
            },
            {
                "name": "AGC_ANTENNAE_USR_TRIM",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "the AGC antenna trimming value ( when AGC2_ANA_TST_SEL = 1)"
            }
        ]
    },
    "1610618560": {
        "name": "AGC0_DIG_ENG",
        "address": 1610618560,
        "size": 32,
        "access": "read-write",
        "desc": "AGC0_DIG_ENG register",
        "fields": [
            {
                "name": "AGC_THR_HIGH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "High AGC threshold"
            },
            {
                "name": "AGC_ENABLE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable AGC"
            }
        ]
    },
    "1610618564": {
        "name": "AGC1_DIG_ENG",
        "address": 1610618564,
        "size": 32,
        "access": "read-write",
        "desc": "AGC1_DIG_ENG register",
        "fields": [
            {
                "name": "AGC_THR_LOW_6",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Low threshold for 6dB steps"
            },
            {
                "name": "AGC_AUTOLOCK",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "AGC locks when level is steady between high threshold and lock threshold"
            },
            {
                "name": "AGC_LOCK_SYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "AGC locks when Access Address is detected (recommended)"
            }
        ]
    },
    "1610618600": {
        "name": "AGC10_DIG_ENG",
        "address": 1610618600,
        "size": 32,
        "access": "read-write",
        "desc": "AGC10_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 0:\n"
            },
            {
                "name": "ATT_LNA_0",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 0:\n"
            },
            {
                "name": "ATT_ANT_0",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 0:\n"
            }
        ]
    },
    "1610618604": {
        "name": "AGC11_DIG_ENG",
        "address": 1610618604,
        "size": 32,
        "access": "read-write",
        "desc": "AGC11_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_1",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 1"
            },
            {
                "name": "ATT_LNA_1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 1"
            },
            {
                "name": "ATT_ANT_1",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 1"
            }
        ]
    },
    "1610618608": {
        "name": "AGC12_DIG_ENG",
        "address": 1610618608,
        "size": 32,
        "access": "read-write",
        "desc": "AGC12_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_2",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 2"
            },
            {
                "name": "ATT_LNA_2",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 2"
            },
            {
                "name": "ATT_ANT_2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 2"
            }
        ]
    },
    "1610618612": {
        "name": "AGC13_DIG_ENG",
        "address": 1610618612,
        "size": 32,
        "access": "read-write",
        "desc": "AGC13_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_3",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 3"
            },
            {
                "name": "ATT_LNA_3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 3"
            },
            {
                "name": "ATT_ANT_3",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 3"
            }
        ]
    },
    "1610618616": {
        "name": "AGC14_DIG_ENG",
        "address": 1610618616,
        "size": 32,
        "access": "read-write",
        "desc": "AGC14_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_4",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 4"
            },
            {
                "name": "ATT_LNA_4",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 4"
            },
            {
                "name": "ATT_ANT_4",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 4"
            }
        ]
    },
    "1610618620": {
        "name": "AGC15_DIG_ENG",
        "address": 1610618620,
        "size": 32,
        "access": "read-write",
        "desc": "AGC15_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_5",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 5"
            },
            {
                "name": "ATT_LNA_5",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 5"
            },
            {
                "name": "ATT_ANT_5",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 5"
            }
        ]
    },
    "1610618624": {
        "name": "AGC16_DIG_ENG",
        "address": 1610618624,
        "size": 32,
        "access": "read-write",
        "desc": "AGC16_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_6",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 6"
            },
            {
                "name": "ATT_LNA_6",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 6"
            },
            {
                "name": "ATT_ANT_6",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 6"
            }
        ]
    },
    "1610618628": {
        "name": "AGC17_DIG_ENG",
        "address": 1610618628,
        "size": 32,
        "access": "read-write",
        "desc": "AGC17_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_7",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 7"
            },
            {
                "name": "ATT_LNA_7",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 7"
            },
            {
                "name": "ATT_ANT_7",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 7"
            }
        ]
    },
    "1610618632": {
        "name": "AGC18_DIG_ENG",
        "address": 1610618632,
        "size": 32,
        "access": "read-write",
        "desc": "AGC18_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_8",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 8"
            },
            {
                "name": "ATT_LNA_8",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 8"
            },
            {
                "name": "ATT_ANT_8",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 8"
            }
        ]
    },
    "1610618636": {
        "name": "AGC19_DIG_ENG",
        "address": 1610618636,
        "size": 32,
        "access": "read-write",
        "desc": "AGC19_DIG_ENG register",
        "fields": [
            {
                "name": "ATT_IF_9",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Attenuation at IF Level for the AGC step 9"
            },
            {
                "name": "ATT_LNA_9",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Attenuation at LNA Level for the AGC step 9"
            },
            {
                "name": "ATT_ANT_9",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Attenuation at Antenna Level for the AGC step 9"
            }
        ]
    },
    "1610618660": {
        "name": "RXADC_HW_TRIM_OUT",
        "address": 1610618660,
        "size": 32,
        "access": "read-only",
        "desc": "RXADC_HW_TRIM_OUT register",
        "fields": [
            {
                "name": "HW_RXADC_DELAYTRIM_I",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "control bits of the RX ADC loop delay for I channel (provided by the HW trimming, automatically loaded on POR)."
            },
            {
                "name": "HW_RXADC_DELAYTRIM_Q",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "control bits of the RX ADC loop delay for Q channel (provided by the HW trimming, automatically loaded on POR)."
            }
        ]
    },
    "1610618664": {
        "name": "CBIAS0_HW_TRIM_OUT",
        "address": 1610618664,
        "size": 32,
        "access": "read-only",
        "desc": "CBIAS0_HW_TRIM_OUT register",
        "fields": [
            {
                "name": "HW_CBIAS_IBIAS_TRIM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "CBIAS current (provided by the HW trimming, automatically loaded on POR)."
            },
            {
                "name": "HW_CBIAS_IPTAT_TRIM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "CBIAS current (provided by the HW trimming, automatically loaded on POR)."
            }
        ]
    },
    "1610618672": {
        "name": "AGC_HW_TRIM_OUT",
        "address": 1610618672,
        "size": 32,
        "access": "read-only",
        "desc": "AGC_HW_TRIM_OUT register",
        "fields": [
            {
                "name": "HW_AGC_ANTENNAE_TRIM",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "AGC trim value (provided by the HW trimming, automatically loaded on POR)."
            }
        ]
    },
    "1610618684": {
        "name": "DEMOD_IQ2_DIG_TST",
        "address": 1610618684,
        "size": 32,
        "access": "read-write",
        "desc": "DEMOD_IQ2_DIG_TST register",
        "fields": [
            {
                "name": "EXTCFG_SAMPLING_TIME",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Defines the sampling time, when extended configuration is enabled:\n"
            },
            {
                "name": "EXTCFG_TRIG_SELECTION",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "Defines the trigger/anchor point of the IQ sampling, when extended configuration is enabled:\n"
            }
        ]
    },
    "1610618688": {
        "name": "ANTSW0_DIG_USR",
        "address": 1610618688,
        "size": 32,
        "access": "read-write",
        "desc": "ANTSW0_DIG_USR register",
        "fields": [
            {
                "name": "RX_TIME_TO_SAMPLE",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "specifies the exact timing of the first I/Q sampling in the reference period."
            }
        ]
    },
    "1610618692": {
        "name": "ANTSW1_DIG_USR",
        "address": 1610618692,
        "size": 32,
        "access": "read-write",
        "desc": "ANTSW1_DIG_USR register",
        "fields": [
            {
                "name": "RX_TIME_TO_SWITCH",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "specifies the exact timing of the antenna switching at receiver level (in AoA)."
            }
        ]
    },
    "1610618696": {
        "name": "ANTSW2_DIG_USR",
        "address": 1610618696,
        "size": 32,
        "access": "read-write",
        "desc": "ANTSW2_DIG_USR register",
        "fields": [
            {
                "name": "TX_TIME_TO_SWITCH",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "specifies the exact timing of the antenna switching during transmission at LE_1M baud rate (in AoD)."
            }
        ]
    },
    "1610618700": {
        "name": "ANTSW3_DIG_USR",
        "address": 1610618700,
        "size": 32,
        "access": "read-write",
        "desc": "ANTSW3_DIG_USR register",
        "fields": [
            {
                "name": "TX_TIME_TO_SWITCH_2M",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "specifies the exact timing of the antenna switching during transmission at LE_2M baud rate (in AoD)."
            }
        ]
    },
    "1610617872": {
        "name": "UDRA_CTRL0",
        "address": 1610617872,
        "size": 32,
        "access": "read-write",
        "desc": "UDRA_CTRL0 register",
        "fields": [
            {
                "name": "RELOAD_RDCFGPTR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "reload the radio configuration pointer from RAM."
            }
        ]
    },
    "1610617876": {
        "name": "UDRA_IRQ_ENABLE",
        "address": 1610617876,
        "size": 32,
        "access": "read-write",
        "desc": "UDRA_IRQ_ENABLE register",
        "fields": [
            {
                "name": "RADIO_CFG_PTR_RELOADED",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UDRA interrupt enable (reload radio config pointer)"
            },
            {
                "name": "CMD_START",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDRA interrupt enable (command start)"
            },
            {
                "name": "CMD_END",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "UDRA interrupt enable (command end)"
            }
        ]
    },
    "1610617880": {
        "name": "UDRA_IRQ_STATUS",
        "address": 1610617880,
        "size": 32,
        "access": "read-write",
        "desc": "UDRA_IRQ_STATUS register",
        "fields": [
            {
                "name": "RADIO_CFG_PTR_RELOADED",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "On read, returns the UDRA reload radio configuration pointer interrupt status."
            },
            {
                "name": "CMD_STARD",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "On read, returns the UDRA command start interrupt status."
            },
            {
                "name": "CMD_END",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "On read, returns the UDRA command end interrupt status\n"
            }
        ]
    },
    "1610617884": {
        "name": "UDRA_RADIO_CFG_PTR",
        "address": 1610617884,
        "size": 32,
        "access": "read-only",
        "desc": "UDRA_RADIO_CFG_PTR register",
        "fields": [
            {
                "name": "RADIO_CONFIG_ADDRESS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "UDRA radio configuration address."
            }
        ]
    },
    "1610617888": {
        "name": "SEMA_IRQ_ENABLE",
        "address": 1610617888,
        "size": 32,
        "access": "read-write",
        "desc": "SEMA_IRQ_ENABLE register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "semaphore locked (= one port granted) interrupt enable"
            },
            {
                "name": "UNLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "semaphore unlocked (=no port selected) interrupt enable"
            }
        ]
    },
    "1610617892": {
        "name": "SEMA_IRQ_STATUS",
        "address": 1610617892,
        "size": 32,
        "access": "read-write",
        "desc": "SEMA_IRQ_STATUS register",
        "fields": [
            {
                "name": "LOCK",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "On read, returns the semaphore locked interrupt status."
            },
            {
                "name": "UNLOCK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "On read, returns the semaphore unlocked interrupt status."
            }
        ]
    },
    "1610617896": {
        "name": "BLE_IRQ_ENABLE",
        "address": 1610617896,
        "size": 32,
        "access": "read-write",
        "desc": "BLE_IRQ_ENABLE register",
        "fields": [
            {
                "name": "PORT_GRANT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IP_BLE Port grant interrupt enable"
            },
            {
                "name": "PORT_RELEASE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IP_BLE Port release interrupt enable"
            },
            {
                "name": "PORT_CMD_START",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IP_BLE Port command start interrup enable"
            },
            {
                "name": "PORT_CMD_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IP_BLE Port command end interrup enable"
            }
        ]
    },
    "1610617900": {
        "name": "BLE_IRQ_STATUS",
        "address": 1610617900,
        "size": 32,
        "access": "read-write",
        "desc": "BLE_IRQ_STATUS register",
        "fields": [
            {
                "name": "PORT_GRANT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IP_BLE hardware port granted interrupt status:\n"
            },
            {
                "name": "PORT_RELEASE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IP_BLE hardware port released interrupt status."
            },
            {
                "name": "CMD_START",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IP_BLE hardware port command start interrupt status."
            },
            {
                "name": "CMD_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IP_BLE hardware port command end interrupt status."
            }
        ]
    },
    "1610617952": {
        "name": "VP_CPU_CMD_BUS",
        "address": 1610617952,
        "size": 32,
        "access": "read-write",
        "desc": "VP_CPU_CMD_BUS register",
        "fields": [
            {
                "name": "COMMAND",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "command number"
            },
            {
                "name": "COMMAND_REQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU Virtual port command request:\n"
            }
        ]
    },
    "1610617956": {
        "name": "VP_CPU_SEMA_BUS",
        "address": 1610617956,
        "size": 32,
        "access": "read-write",
        "desc": "VP_CPU_SEMA_BUS register",
        "fields": [
            {
                "name": "TAKE_PRIO",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "semaphore priority: priority value (between 0 and 7) of the take request."
            },
            {
                "name": "TAKE_REQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "semaphore token request:\n"
            }
        ]
    },
    "1610617960": {
        "name": "VP_CPU_IRQ_ENABLE",
        "address": 1610617960,
        "size": 32,
        "access": "read-write",
        "desc": "VP_CPU_IRQ_ENABLE register",
        "fields": [
            {
                "name": "PORT_GRANT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU virtual port grant interrupt enable"
            },
            {
                "name": "PORT_RELEASE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU virtual port release interrupt enable"
            },
            {
                "name": "PORT_CMD_START",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU virtual port command start interrup enable"
            },
            {
                "name": "PORT_CMD_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU virtual port command end interrup enable"
            }
        ]
    },
    "1610617964": {
        "name": "VP_CPU_IRQ_STATUS",
        "address": 1610617964,
        "size": 32,
        "access": "read-write",
        "desc": "VP_CPU_IRQ_STATUS register",
        "fields": [
            {
                "name": "PORT_GRANT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU virtual port granted interrupt status."
            },
            {
                "name": "PORT_RELEASE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "virtual port released interrupt status."
            },
            {
                "name": "PORT_PREEMPT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CPU virtual port preemption (at semaphore level) interrupt status."
            },
            {
                "name": "CMD_START",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CPU virtual port command start interrupt status."
            },
            {
                "name": "CMD_END",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CPU virtual port command end interrupt status."
            }
        ]
    },
    "1610618888": {
        "name": "WAKEUP_OFFSET",
        "address": 1610618888,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_OFFSET register",
        "fields": [
            {
                "name": "WAKEUP_OFFSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "delay of anticipation of the Soc device to settle power and clock\n"
            }
        ]
    },
    "1610618896": {
        "name": "ABSOLUTE_TIME",
        "address": 1610618896,
        "size": 32,
        "access": "read-only",
        "desc": "ABSOLUTE_TIME register",
        "fields": [
            {
                "name": "ABSOLUTE_TIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "absolute time\n"
            }
        ]
    },
    "1610618900": {
        "name": "MINIMUM_PERIOD_LENGTH",
        "address": 1610618900,
        "size": 32,
        "access": "read-only",
        "desc": "MINIMUM_PERIOD_LENGTH register",
        "fields": [
            {
                "name": "LENGTH",
                "bitOffset": 4,
                "bitWidth": 10,
                "desc": "minimum period length computed by Time Interpolator"
            }
        ]
    },
    "1610618904": {
        "name": "AVERAGE_PERIOD_LENGTH",
        "address": 1610618904,
        "size": 32,
        "access": "read-only",
        "desc": "AVERAGE_PERIOD_LENGTH register",
        "fields": [
            {
                "name": "LENGTH_FRACT",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "additional information/precision on slow clock frequency."
            },
            {
                "name": "LENGTH_INT",
                "bitOffset": 4,
                "bitWidth": 10,
                "desc": "average period length computed by Time Interpolator."
            },
            {
                "name": "AVERAGE_COUNT",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Number of slow clock cycles."
            }
        ]
    },
    "1610618908": {
        "name": "MAXIMUM_PERIOD_LENGTH",
        "address": 1610618908,
        "size": 32,
        "access": "read-only",
        "desc": "MAXIMUM_PERIOD_LENGTH register",
        "fields": [
            {
                "name": "LENGTH",
                "bitOffset": 4,
                "bitWidth": 10,
                "desc": "maximum period length computed by Time Interpolator"
            }
        ]
    },
    "1610618912": {
        "name": "STATISTICS_RESTART",
        "address": 1610618912,
        "size": 32,
        "access": "read-write",
        "desc": "STATISTICS_RESTART register",
        "fields": [
            {
                "name": "CLR_MIN_MAX",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Write '1' to clear the minimum and maximum registers."
            },
            {
                "name": "CLR_AVR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Write '1' to clear the AVERAGE_PERIOD_LENGTH register value."
            }
        ]
    },
    "1610618916": {
        "name": "BLUE_WAKEUP_TIME",
        "address": 1610618916,
        "size": 32,
        "access": "read-write",
        "desc": "BLUE_WAKEUP_TIME register",
        "fields": [
            {
                "name": "WAKEUP_TIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "programmed wakeup time for the IP_BLE."
            }
        ]
    },
    "1610618920": {
        "name": "BLUE_SLEEP_REQUEST_MODE",
        "address": 1610618920,
        "size": 32,
        "access": "read-write",
        "desc": "BLUE_SLEEP_REQUEST_MODE register",
        "fields": [
            {
                "name": "SLEEP_EN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "IP_BLE sleeping mode enable:\n"
            },
            {
                "name": "BLE_WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "IP_BLE wakeup enable:\n"
            },
            {
                "name": "FORCE_SLEEPING",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "IP_BLE sleeping control:\n"
            }
        ]
    },
    "1610618924": {
        "name": "CM0_WAKEUP_TIME",
        "address": 1610618924,
        "size": 32,
        "access": "read-write",
        "desc": "CM0_WAKEUP_TIME register",
        "fields": [
            {
                "name": "WAKEUP_TIME",
                "bitOffset": 4,
                "bitWidth": 28,
                "desc": "programmed wakeup time for CPU."
            }
        ]
    },
    "1610618928": {
        "name": "CM0_SLEEP_REQUEST_MODE",
        "address": 1610618928,
        "size": 32,
        "access": "read-write",
        "desc": "CM0_SLEEP_REQUEST_MODE register",
        "fields": [
            {
                "name": "CPU_WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CPU wakeup enable:\n"
            },
            {
                "name": "FORCE_SLEEPING",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CPU sleeping control:\n"
            }
        ]
    },
    "1610618944": {
        "name": "WAKEUP_BLE_IRQ_ENABLE",
        "address": 1610618944,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_BLE_IRQ_ENABLE register",
        "fields": [
            {
                "name": "WAKEUP_IT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IP_BLE wakeup interrupt enable:\n"
            }
        ]
    },
    "1610618948": {
        "name": "WAKEUP_BLE_IRQ_STATUS",
        "address": 1610618948,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_BLE_IRQ_STATUS register",
        "fields": [
            {
                "name": "WAKEUP_IT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "On read, returns the IP_BLE wakeup interrupt status."
            }
        ]
    },
    "1610618952": {
        "name": "WAKEUP_CM0_IRQ_ENABLE",
        "address": 1610618952,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_CM0_IRQ_ENABLE register",
        "fields": [
            {
                "name": "WAKEUP_IT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CPU wakeup interrupt enable:\n"
            }
        ]
    },
    "1610618956": {
        "name": "WAKEUP_CM0_IRQ_STATUS",
        "address": 1610618956,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_CM0_IRQ_STATUS register",
        "fields": [
            {
                "name": "WAKEUP_IT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "On read, returns the CPU wakeup interrupt status."
            }
        ]
    }
}