library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;
use work.spi_param.all;

entity FILTROmm is
	port
	(
		-- Input ports
		clk	: in	std_logic;	
		reset	: in	std_logic;
		X		: in  tipoDatosM;
		-- Output ports
		Y		: out tipoADX
	);
end FILTROmm;


architecture rtl of FILTROmm is
	
	Signal M		:	tipoDatosM;
	
begin
		
	reg_desplazamiento:
	process(reset, clk) is 
	begin 
		if(reset = '1') then
			for i in 0 to NoStage-1 loop
				M(i)	<=	(M(i)'range => '0');
			end loop;
		elsif(rising_edge(clk)) then
			M(0)	<=	X;
			for i in 1 to NoStage-1 loop
				M(i)	<=	M(i-1);
			end loop;
		end if;
	end process;
	
	Y	<= M;
	

end rtl;