<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="lenet_top" language="c" hwCtrl="ap_ctrl_hs" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="rw" src_name="image" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="784" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x10"/>
      <arg id="1" access_type="rw" src_name="conv1_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="4704" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x1C"/>
      <arg id="2" access_type="rw" src_name="pool1_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1176" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x28"/>
      <arg id="3" access_type="rw" src_name="conv2_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1600" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x34"/>
      <arg id="4" access_type="rw" src_name="pool2_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="400" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x40"/>
      <arg id="5" access_type="rw" src_name="flat_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="400" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x4C"/>
      <arg id="6" access_type="rw" src_name="fc1_out" src_type="float*" src_isptr="1" src_bitwidth="32" src_size_or_depth="120" hw_interface="MAXI" hw_name="gmem" hw_bitwidth="32" hw_size_or_depth="0" offset_bundle_interface="S_AXILite" offset_bundle_interface_name="control" offset="0x58"/>
    </args>
    <return src_type="void" src_bitwidth="0" hw_interface="" hw_name="" hw_bitwidth="0" offset="0x0"/>
  </kernel>
</root>
