// Seed: 442065833
module module_0 #(
    parameter id_9 = 32'd43
) (
    output uwire id_0,
    output wand  id_1
    , id_3
);
  wire id_4;
  localparam id_5 = 1;
  wire id_6;
  ;
  wire id_7;
  tri0 [1 'b0 : 1 'h0] id_8;
  always @(posedge (1) or negedge id_6) disable _id_9;
  logic [-1 : 1] id_10;
  integer id_11;
  assign id_8 = 1;
  wire id_12;
  logic [-1 : id_9] id_13;
  ;
  struct packed {logic id_14;} id_15 = 1'b0;
  always @(id_4, -1) id_15.id_14 = 1;
  assign (strong1, strong0) id_9 = id_13;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1
    , id_10,
    input tri id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input tri id_7,
    input wand id_8
);
  assign id_6 = 1 * id_4;
  module_0 modCall_1 (
      id_6,
      id_6
  );
endmodule
