
---------- Begin Simulation Statistics ----------
final_tick                                 9576490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 150384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703384                       # Number of bytes of host memory used
host_op_rate                                   253244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.84                       # Real time elapsed on the host
host_tick_rate                               34592692                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    41631569                       # Number of instructions simulated
sim_ops                                      70106909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009576                       # Number of seconds simulated
sim_ticks                                  9576490500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               545725                       # Number of BTB lookups
system.cpu.branchPred.BTBMissPct           100.000000                       # BTB Miss Percentage
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15160                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            492132                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             457493                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          545725                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            88232                       # Number of indirect misses.
system.cpu.branchPred.lookups                  625651                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66311                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4516                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2499773                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19754564                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             15178                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     561676                       # Number of branches committed
system.cpu.commit.bw_lim_events               6548787                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              79                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1140790                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             41631569                       # Number of instructions committed
system.cpu.commit.committedOps               70106909                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     18943659                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.700811                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.420259                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4130860     21.81%     21.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      4913240     25.94%     47.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       727205      3.84%     51.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1016503      5.37%     56.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       642630      3.39%     60.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       356813      1.88%     62.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       308478      1.63%     63.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       299143      1.58%     65.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      6548787     34.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     18943659                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   31241050                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                64261                       # Number of function calls committed.
system.cpu.commit.int_insts                  50939143                       # Number of committed integer instructions.
system.cpu.commit.loads                      19555912                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1352      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         27093089     38.65%     38.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         2469643      3.52%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1174      0.00%     42.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       12009395     17.13%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             80      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             336      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             534      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             798      0.00%     59.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            624      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           172      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     59.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2391984      3.41%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        21168      0.03%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2370816      3.38%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     66.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        11137162     15.89%     82.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         534344      0.76%     82.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      8418750     12.01%     94.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      3655488      5.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          70106909                       # Class of committed instruction
system.cpu.commit.refs                       23745744                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    41631569                       # Number of Instructions Simulated
system.cpu.committedOps                      70106909                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.460059                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.460059                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               7016177                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               71398274                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2395624                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6518619                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  16049                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               3153537                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    23169098                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1729                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     4195482                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            84                       # TLB misses on write requests
system.cpu.fetch.Branches                      625651                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   3060104                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15983480                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2841                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       42638628                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           150                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   32098                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.032666                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3100266                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             523804                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.226214                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           19100006                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.757585                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.655560                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7800543     40.84%     40.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   674975      3.53%     44.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1184056      6.20%     50.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   373445      1.96%     52.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   614572      3.22%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   103988      0.54%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   900142      4.71%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   358877      1.88%     62.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7089408     37.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19100006                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  22739123                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 27678574                       # number of floating regfile writes
system.cpu.idleCycles                           52976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17344                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   577186                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.808034                       # Inst execution rate
system.cpu.iew.exec_refs                     26035130                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    4195480                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  211145                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              19835739                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                131                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               257                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4245745                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71247668                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              21839650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26772                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              72935212                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1020                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 34264                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16049                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 35864                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           125                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          2462493                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           90                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          923                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads      2063991                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       279827                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        55913                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            923                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8195                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9149                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  71024071                       # num instructions consuming a value
system.cpu.iew.wb_count                      70847280                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.733485                       # average fanout of values written-back
system.cpu.iew.wb_producers                  52095111                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.699021                       # insts written-back per cycle
system.cpu.iew.wb_sent                       70853672                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                101017370                       # number of integer regfile reads
system.cpu.int_regfile_writes                40905745                       # number of integer regfile writes
system.cpu.ipc                               2.173634                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.173634                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3410      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              27515472     37.71%     37.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              2505934      3.43%     41.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1245      0.00%     41.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            12099403     16.58%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  80      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  509      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1124      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1296      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 778      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                356      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2392075      3.28%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           21184      0.03%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2371010      3.25%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             11358956     15.57%     79.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              540884      0.74%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        10492568     14.38%     94.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        3655700      5.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               72961984                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                33892147                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            67299716                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     31334397                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           31617020                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     1431732                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019623                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   20607      1.44%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      8      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 925807     64.66%     66.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   538      0.04%     66.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            484716     33.86%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               38      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               40498159                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           99158612                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     39512883                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          40772316                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71247497                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  72961984                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 171                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1140758                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2622                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             92                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1151667                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      19100006                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.819998                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.193723                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1440579      7.54%      7.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2465809     12.91%     20.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1438330      7.53%     27.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3020018     15.81%     43.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2877303     15.06%     58.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             3090739     16.18%     75.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2471872     12.94%     87.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1597526      8.36%     96.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              697830      3.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19100006                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.809432                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3060132                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           124                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           7492417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1553927                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             19835739                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4245745                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                27190544                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     45                       # number of misc regfile writes
system.cpu.numCycles                         19152982                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  744896                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              87343836                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3195096                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3383602                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2614347                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2143                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             148612399                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               71356457                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            89022585                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   8682093                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 107176                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  16049                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6269302                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1678749                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          22796665                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         97814750                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4064                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                164                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  16185291                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     83642571                       # The number of ROB reads
system.cpu.rob.rob_writes                   142652319                       # The number of ROB writes
system.cpu.timesIdled                             644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          8778                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1306                       # Transaction distribution
system.membus.trans_dist::WritebackClean           45                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1494                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1833                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1833                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1085                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3015                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         2215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14711                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        72320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        72320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       393856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       393856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  466176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5933                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000506                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022483                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5930     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                       3      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5933                       # Request fanout histogram
system.membus.reqLayer2.occupancy            15495500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            5757500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy           25701000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         310272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             379712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        83584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           83584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1085                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5933                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1306                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1306                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7251091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32399343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39650434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7251091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7251091                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8728041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8728041                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8728041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7251091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32399343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             48378474                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1085.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4786.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004555092250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           76                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           76                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1231                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5933                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1351                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5933                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1351                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    15                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                83                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               72                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     50526250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   29355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               160607500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8606.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27356.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4828                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1110                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.08                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5933                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1351                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    372.188618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.016501                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.374082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          355     28.86%     28.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          320     26.02%     54.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          109      8.86%     63.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           58      4.72%     68.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           38      3.09%     71.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           96      7.80%     79.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           35      2.85%     82.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.36%     84.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          190     15.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1230                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           76                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      75.355263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.442977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    158.030352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             59     77.63%     77.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            9     11.84%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            4      5.26%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            2      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.32%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      1.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            76                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           76                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.197368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.158848                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.166416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               33     43.42%     43.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      5.26%     48.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33     43.42%     92.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      3.95%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      3.95%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            76                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 375744                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   83648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  379712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                86464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        39.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9576484000                       # Total gap between requests
system.mem_ctrls.avgGap                    1314728.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        69440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       306304                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        83648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 7251090.574360200204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31984994.920634027570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 8734723.853169383481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1085                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1351                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29218750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    131388750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 106743472750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26929.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27101.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  79010712.62                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    82.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4905180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2588190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            19170900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            3841920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     755392560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        750619320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3045272160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4581790230                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        478.441474                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   7909052000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    319540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1347898500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3948420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2079660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22748040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2980620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     755392560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        455460210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3293827200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4536436710                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.705551                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8558635750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    319540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    698314750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3058641                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3058641                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3058641                       # number of overall hits
system.cpu.icache.overall_hits::total         3058641                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1463                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1463                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1463                       # number of overall misses
system.cpu.icache.overall_misses::total          1463                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     81914999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81914999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81914999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81914999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3060104                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3060104                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3060104                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3060104                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000478                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000478                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000478                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000478                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55991.113465                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55991.113465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55991.113465                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55991.113465                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          307                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1085                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1085                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1085                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63574499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63574499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63574499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63574499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000355                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000355                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58594.008295                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58594.008295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58594.008295                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58594.008295                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3058641                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3058641                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1463                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81914999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81914999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3060104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3060104                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000478                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55991.113465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55991.113465                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1085                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63574499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63574499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58594.008295                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58594.008295                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           909.069432                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3059726                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2820.023963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   909.069432                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.443882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.443882                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1040                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          973                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6121293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6121293                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     22076772                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22076772                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22076772                       # number of overall hits
system.cpu.dcache.overall_hits::total        22076772                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        17135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17135                       # number of overall misses
system.cpu.dcache.overall_misses::total         17135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    854797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    854797000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    854797000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    854797000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22093907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22093907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22093907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22093907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000776                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49886.022760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49886.022760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49886.022760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49886.022760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9804                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               231                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.441558                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    61.285714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1306                       # number of writebacks
system.cpu.dcache.writebacks::total              1306                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12287                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12287                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12287                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4848                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4848                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4848                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    284020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    284020000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    284020000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    284020000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000219                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000219                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000219                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58584.983498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58584.983498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58584.983498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58584.983498                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2800                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     17888777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        17888777                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    751430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    751430500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     17904075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17904075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49119.525428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49119.525428                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12283                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    182692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    182692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000168                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60594.527363                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60594.527363                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4187995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4187995                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103366500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103366500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4189832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000438                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56269.188895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56269.188895                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101327500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000437                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55279.596290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55279.596290                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9576490500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1989.050885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22081620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4848                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4554.789604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            154000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1989.050885                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.971216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.971216                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1987                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          44192662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         44192662                       # Number of data accesses

---------- End Simulation Statistics   ----------
