set_max_delay 10 -rise -from clk2 -rise_through ff1 -to adder1 -fall_to core_clock -probe -reset_path
