<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule bus request on port 'hash' (sha256/main.c:104) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." projectName="sha256" solutionName="solution1" date="2023-11-29T19:46:04.211+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'main_fn/output' to 'main_fn/output_r' to avoid the conflict with HDL keywords or other object names." projectName="sha256" solutionName="solution1" date="2023-11-29T19:46:02.453+0530" type="Warning"/>
        <logs message="WARNING: [SYN 201-107] Renaming port name 'main_fn/input' to 'main_fn/input_r' to avoid the conflict with HDL keywords or other object names." projectName="sha256" solutionName="solution1" date="2023-11-29T19:46:02.406+0530" type="Warning"/>
        <logs message="WARNING: [XFORM 203-631] Renaming function 'calculateStringLength' to 'calculateStringLengt' (sha256/main.c:115:5)" projectName="sha256" solutionName="solution1" date="2023-11-29T19:46:01.618+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-466] Port 'output'() has different latency/depth on the same m_axi bundle:'gmem'" projectName="sha256" solutionName="solution1" date="2023-11-29T19:46:01.472+0530" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
