<!DOCTYPE html><html lang="en" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>UART串口通信 | VIOLET-FPGA</title><meta name="author" content="Violet"><meta name="copyright" content="Violet"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="UART通信原理   UART（universal asynchronous receiver-transmitter）异步收发传输器是一种采用异步串行通信方式的通用异步收发传输器；它在发送数据时将并行数据转换成串行数据来传输，在接收数据时将接收到的串行数据转换成并行数据。它包含RS232,RS499,RS423,RS485等接口标准规范和总线标准规范。 UART串口通信需要两根信号线来实现，一根">
<meta property="og:type" content="article">
<meta property="og:title" content="UART串口通信">
<meta property="og:url" content="http://example.com/2023/06/02/UART%E4%B8%B2%E5%8F%A3%E9%80%9A%E4%BF%A1/index.html">
<meta property="og:site_name" content="VIOLET-FPGA">
<meta property="og:description" content="UART通信原理   UART（universal asynchronous receiver-transmitter）异步收发传输器是一种采用异步串行通信方式的通用异步收发传输器；它在发送数据时将并行数据转换成串行数据来传输，在接收数据时将接收到的串行数据转换成并行数据。它包含RS232,RS499,RS423,RS485等接口标准规范和总线标准规范。 UART串口通信需要两根信号线来实现，一根">
<meta property="og:locale" content="en_US">
<meta property="og:image" content="http://example.com/img/hs.png">
<meta property="article:published_time" content="2023-06-01T16:00:00.000Z">
<meta property="article:modified_time" content="2023-06-13T01:21:04.439Z">
<meta property="article:author" content="Violet">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="串口通信">
<meta property="article:tag" content="UART">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://example.com/img/hs.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2023/06/02/UART%E4%B8%B2%E5%8F%A3%E9%80%9A%E4%BF%A1/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found"}},
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"簡"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":200},
  copy: {
    success: 'Copy successfully',
    error: 'Copy error',
    noSupport: 'The browser does not support'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: 'Just',
    min: 'minutes ago',
    hour: 'hours ago',
    day: 'days ago',
    month: 'months ago'
  },
  copyright: {"limitCount":50,"languages":{"author":"Author: Violet","link":"Link: ","source":"Source: VIOLET-FPGA","info":"Copyright is owned by the author. For commercial reprints, please contact the author for authorization. For non-commercial reprints, please indicate the source."}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"Traditional Chinese Activated Manually","cht_to_chs":"Simplified Chinese Activated Manually","day_to_night":"Dark Mode Activated Manually","night_to_day":"Light Mode Activated Manually","bgLight":"#49b1f5","bgDark":"#1f1f1f","position":"bottom-left"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'UART串口通信',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-06-13 09:21:04'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><meta name="generator" content="Hexo 6.3.0"></head><body><script>window.paceOptions = {
  restartOnPushState: false
}

document.addEventListener('pjax:send', () => {
  Pace.restart()
})
</script><link rel="stylesheet" href="/css/loading-bar.css"/><script src="https://cdn.jsdelivr.net/npm/pace-js/pace.min.js"></script><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/hs.png" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">7</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">6</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('/img/1.png')"><nav id="nav"><span id="blog-info"><a href="/" title="VIOLET-FPGA"><span class="site-name">VIOLET-FPGA</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> Search</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page" href="/link/"><i class="fa-fw fas fa-link"></i><span> Link</span></a></div><div class="menus_item"><a class="site-page" href="/about/"><i class="fa-fw fas fa-heart"></i><span> About</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">UART串口通信</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">Created</span><time class="post-meta-date-created" datetime="2023-06-01T16:00:00.000Z" title="Created 2023-06-02 00:00:00">2023-06-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">Updated</span><time class="post-meta-date-updated" datetime="2023-06-13T01:21:04.439Z" title="Updated 2023-06-13 09:21:04">2023-06-13</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a><i class="fas fa-angle-right post-meta-separator"></i><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/%E4%B8%B2%E5%8F%A3%E9%80%9A%E4%BF%A1/">串口通信</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="UART串口通信"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">Post View:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="UART通信原理"><a href="#UART通信原理" class="headerlink" title="UART通信原理"></a><font color= gold size=5>UART通信原理</font ></h1><font color= blueviolet size=5>

<ul>
<li>UART（universal asynchronous receiver-transmitter）异步收发传输器是一种采用<mark>异步串行通信</mark>方式的<mark>通用异步收发传输器</mark>；它在发送数据时将并行数据转换成串行数据来传输，在接收数据时将接收到的串行数据转换成并行数据。它包含RS232,RS499,RS423,RS485等接口标准规范和总线标准规范。</li>
<li>UART串口通信需要两根信号线来实现，一根用于发送，另外一根接收。</li>
<li>UART可以实现全双工，即可以同时进行发送数据和接收数据。</li>
</ul>
</font >

<h2 id="优缺点"><a href="#优缺点" class="headerlink" title="优缺点"></a><font color= lime size=5>优缺点</font ><font color= LightSkyBlue size=5></h2><ul>
<li>缺点：<ul>
<li>传输距离不远，速率相对较慢</li>
</ul>
</li>
<li>优点：<ul>
<li>很多传感器芯片或CPU都带有串口功能，目的是在使用一些传感器或CPU时可以通过串口进行调试。</li>
<li>在较为复杂的高速数据接口和数据链路集合的系统中往往联合调试比较困难，可以先使用串口数据链路部分验证后，再把串口换成高速数据接口。</li>
<li>串口的数据线一共两根，没有时钟线，节省了大量的管脚资源。</li>
</ul>
</li>
</ul>
</font >






<h2 id="1-协议层：通信协议（包括数据格式、传输速率等）"><a href="#1-协议层：通信协议（包括数据格式、传输速率等）" class="headerlink" title="1. 协议层：通信协议（包括数据格式、传输速率等）"></a><font color= lime size=5>1. 协议层：通信协议（包括数据格式、传输速率等）</font ><font color= LightSkyBlue size=5></h2><ul>
<li><p>传输速率<br><br>串口通信的速率用波特率表示，它表示每秒传输二进制数据的位数，单位是bit&#x2F;s(位&#x2F;秒)，简称bps;<br>常用的波特率有9600、19200、38400、57600以及115200等<br><img src="/../../img/%E6%B3%A2%E7%89%B9%E7%8E%87%E5%92%8C%E6%AF%94%E7%89%B9%E7%8E%87%E7%9A%84%E5%9F%BA%E6%9C%AC%E7%9F%A5%E8%AF%86.png" alt="波特率和比特率的基本知识"></p>
<p><mark>比特率和波特率既有联系,又有区别。比特率描述的是数据，波特率描述的是信号。我们知道，数据是用信号来表示的。如果一个信号码元只能代表1 比特，那么波特率和比特率是相等的。如果一个码元可以表示n个比特信息，那么比特率是波特率的n倍。</mark></p>
</li>
<li><p>数据格式<br><br>数据格式，一帧数据由4部分构成</p>
<ul>
<li>起始位（1bit）</li>
<li>数据位（6&#x2F;7&#x2F;8bit）</li>
<li>奇偶校验位（1bit）</li>
<li>停止位（1bit\1.5bit\2bit）UART数据格式<br><img src="/../../img/UART%E6%95%B0%E6%8D%AE%E6%A0%BC%E5%BC%8F.png" alt="UART数据格式"></font ></li>
</ul>
</li>
</ul>
<h2 id="2-物理层：接口类型、电平标准等。"><a href="#2-物理层：接口类型、电平标准等。" class="headerlink" title="2. 物理层：接口类型、电平标准等。"></a><font color= lime size=5>2. 物理层：接口类型、电平标准等。</font ></h2><ul>
<li><font color= LightSkyBlue size=5>UART通信有两根信号线，发送数据端口线TX(Transmitter)，接收数据端口线RX(Receiverr)，PC的TX端连接的是FPGA的RX,PC的RX端连接的是FPGA的TX。</font ><br> <img src="/../../img/UART_PC%E4%B8%8EFPGA.png" alt="UART_PC与FPGA"></li>
</ul>
<h1 id="UART通信奇偶校验"><a href="#UART通信奇偶校验" class="headerlink" title="UART通信奇偶校验"></a><font color= gold size=5>UART通信奇偶校验</font ><font color= blueviolet size=5></h1><ul>
<li>校验位分为奇校验和偶校验，用于检验数据再传输过程中是否出错。<br><br>奇校验时，发送方应使数据位中1的个数与校验位中1的个数之和为奇数；接收方在接收数据时，对1的个数进行检查，若不为奇数，则说明数据在传输过程中出了差错。同样，偶校验则检查1的个数是否为偶数。<br></li>
<li>奇校验：奇偶校验是一种通信中检验数据传输正确性的方法。通常采用哪种校验方式是收发双方事先约定好的，发送端发送的数据中包括原始数据和一 bit 校验位，若是奇校验则要保证发送的数据中 1 的 bit 数是奇数个，若是偶校验，则要保证发送的数据中 0 的 bit 数是偶数个。例如：采用奇校验时，若原始数据中 1的 bit 数是奇数个，则校验位此时应该为 0，若原始数据中 1 的 bit 数是偶数个，则校验位此时应该为 1；反之亦然。</font ><br><img src="/../../img/%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C.png" alt="奇偶校验"></li>
</ul>
<h2 id="1-UART通信奇偶校验-输入数据的校验方法"><a href="#1-UART通信奇偶校验-输入数据的校验方法" class="headerlink" title="1.UART通信奇偶校验-输入数据的校验方法"></a><font color= lime size=5>1.UART通信奇偶校验-输入数据的校验方法</font ></h2><font color= LightSkyBlue size=5>

<ul>
<li>奇校验实现方式：校验位默认为高电平，每检测到1，则状态翻转</li>
<li>偶校验实现方式：校验位默认为低电平，每检测到1，则状态翻转</font ></li>
</ul>
<h3 id="输入数据的校验方法程序"><a href="#输入数据的校验方法程序" class="headerlink" title="输入数据的校验方法程序  "></a><font color= Cyan size=4>输入数据的校验方法程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> odd_even1(</span><br><span class="line">    <span class="keyword">input</span>		sys_clk		,</span><br><span class="line">    <span class="keyword">input</span>		in		,	<span class="comment">//串行输入</span></span><br><span class="line">    <span class="keyword">input</span>		rst_n	,   <span class="comment">//同步复位，高电平有效</span></span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">reg</span>	odd		,	<span class="comment">//奇校验位</span></span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span>	even		<span class="comment">//偶校验位</span></span><br><span class="line">);</span><br><span class="line"> </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">		odd &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">		even &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(in)<span class="keyword">begin</span></span><br><span class="line">		odd &lt;= ~odd;</span><br><span class="line">		even &lt;= ~even;	</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		odd &lt;= odd;</span><br><span class="line">		even &lt;= even;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="2-UART通信奇偶校验-输出数据的校验方法"><a href="#2-UART通信奇偶校验-输出数据的校验方法" class="headerlink" title="2.UART通信奇偶校验-输出数据的校验方法"></a><font color= lime size=5>2.UART通信奇偶校验-输出数据的校验方法</font ></h2><font color= LightSkyBlue size=5>

<ul>
<li>实现方法：<font color= LightSkyBlue size=5>根据异或的定义：相异为1，相同为0。可推出：偶数个1异或的结果为0，奇数个1异或的结果为1。</li>
<li>偶校验：将输入数据按位异或</li>
<li>奇校验：将输入数据按位异或再取反（与偶校验相反）</font ></li>
</ul>
<h3 id="输出数据的校验方法程序"><a href="#输出数据的校验方法程序" class="headerlink" title="输出数据的校验方法程序  "></a><font color= Cyan size=4>输出数据的校验方法程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> odd_even2(</span><br><span class="line">    <span class="keyword">input</span>			sys_clk		,</span><br><span class="line">    <span class="keyword">input</span>	[<span class="number">7</span>:<span class="number">0</span>]	in		,	<span class="comment">//并行输入</span></span><br><span class="line">    <span class="keyword">input</span>			rst_n	,   <span class="comment">//同步复位，高电平有效</span></span><br><span class="line">	<span class="keyword">output</span>	<span class="keyword">reg</span>		odd		,	<span class="comment">//奇校验位</span></span><br><span class="line">    <span class="keyword">output</span>	<span class="keyword">reg</span>		even		<span class="comment">//偶校验位</span></span><br><span class="line">);</span><br><span class="line"> </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(!rst_n)<span class="keyword">begin</span></span><br><span class="line">		odd &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">		even &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		odd &lt;= ~(^in);</span><br><span class="line">		even &lt;= ^in;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"> </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>



<h1 id="RS232通信协议"><a href="#RS232通信协议" class="headerlink" title="RS232通信协议"></a><font color= gold size=5>RS232通信协议</font ></h1><font color= blueviolet size=5>

<ul>
<li>RS232是UART的一种，没有时钟线，只有两根数据线。发送数据端口线TX(Transmitter)，接收数据端口线RX(Receiverr)。都为1bit位宽。</li>
<li>当PC通过串口调试助手向FPGA发送8bit数据时，FPGA通过接收数据端口线RX，从PC接收一位一位的数据，在FPGA内把连续的8bit的一位宽数据拼接成8bit数据。</li>
<li>当FPGA通过串口向PC机发送8bit数据时，FPGA通过数据端口线TX，一位一位的传给PC,从最低位到最高位依次发送，最后上位机通过串助手按照RS232协议把数据拼接成8bit数据。</li>
<li>串口数据的发送和接受是基础帧结构的，即一帧一帧的发送与接收。每一帧除了中间的8bit有效数据外，还在每帧的开头都有一个起始位，固定为0；在每帧的结束时有一个停止位，固定为1。不包含校验位的情况下，一帧有10Bit。在不发送和接受收的情况下，RX,TX处于空闲状态，且都为高电平。</li>
<li>有数据帧传输时，首先会有一个起始位，然后8bit数据位，最后1bit停止位，然后RX,TX继续进入空闲状态，等待下一次数据传输。</li>
</ul>
<h2 id="RS232设计思路"><a href="#RS232设计思路" class="headerlink" title="RS232设计思路"></a><font color= lime size=5>RS232设计思路</font ></h2><font color= LightSkyBlue size=5>

<ul>
<li>接收模块RX(Receiverr)：首先检测PC上位机发送的输入数据的下降沿，通过两级寄存器将接收到的数据进行同步，再利用一级寄存器来检测输入数据的下降沿。<br>检测到下降沿后，表示开始接收数据。每计数1bit的中间数,移位寄存器右移一位（相当于保存当前数据）。当bit计数器计数到8，表示有效数据已经接收完毕，当计数到9结束时，接收到结束信号，完成一帧数据的传输，拉高数据有效标志信号，输出有效的并行8bit数据。</li>
<li>控制模块(Ctrl)：接收接收模块传来的8bit数据，在数据有效标志信号拉高，且FIFO写非满时进行写入FIFO，在TX端非忙且读非空时，进行FIFO读出8bit数据到TX端的操作。</li>
<li>发送模块TX(Transmitter)：在数据有效信号有效时，开始拉高busy(忙信号)，在10bit数据发送完成时，拉低busy(忙信号)。寄存接收控制模块发送来的8bit并行数据，通过拼接符拼接第一bit的低电平0，最高位的bit高电平1；在每bit的计数的第一个baud就把当前bit位的单bit数据发送给PC上位机，进行数据的回环。<br><img src="/../../img/UART%E7%BB%93%E6%9E%84.png" alt="UART结构"></font ></li>
</ul>
<h3 id="接收模块程序"><a href="#接收模块程序" class="headerlink" title="接收模块程序  "></a><font color= Cyan size=4>接收模块程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_rx_fsm (</span><br><span class="line">    <span class="keyword">input</span> sys_clk                               ,</span><br><span class="line">    <span class="keyword">input</span> rst_n                                 ,</span><br><span class="line">    <span class="keyword">input</span> rx                                    ,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]uart_rx_data                    ,</span><br><span class="line">    <span class="keyword">output</span> uart_rx_lvd</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">parameter</span> IDLE          = <span class="number">4&#x27;b0001</span>           ,</span><br><span class="line">          START         = <span class="number">4&#x27;b0010</span>           ,</span><br><span class="line">          RD_DATA       = <span class="number">4&#x27;b0100</span>           ,</span><br><span class="line">          STOP          = <span class="number">4&#x27;b1000</span>           ;                         <span class="comment">//参数声明</span></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">wire</span> idle2start                             ;</span><br><span class="line"><span class="keyword">wire</span> start2idle                             ;</span><br><span class="line"><span class="keyword">wire</span> start2rd_data                          ;</span><br><span class="line"><span class="keyword">wire</span> rd_data2stop                           ;</span><br><span class="line"><span class="keyword">wire</span> stop2idle                              ;                        <span class="comment">//内部参数声明</span></span><br><span class="line"><span class="keyword">wire</span> nedge                                  ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_c                            ;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]state_n                            ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span>[<span class="number">9</span>:<span class="number">0</span>]uart_rx_data_r                      ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>]rx_r                               ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]cnt_baud ;</span><br><span class="line"><span class="keyword">wire</span>  add_cnt_baud ;</span><br><span class="line"><span class="keyword">wire</span>  end_cnt_baud ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]cnt_bit ;</span><br><span class="line"><span class="keyword">wire</span>  add_cnt_bit ;</span><br><span class="line"><span class="keyword">wire</span>  end_cnt_bit ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">assign</span> nedge = (!rx_r[<span class="number">1</span>])&amp;&amp;(rx_r[<span class="number">2</span>])        ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">assign</span> idle2start       =           (state_c == IDLE)    &amp;&amp; (nedge             )                    ;</span><br><span class="line"><span class="keyword">assign</span> start2idle       =           (state_c == START)   &amp;&amp; (uart_rx_data_r[<span class="number">9</span>] ) &amp;&amp; (end_cnt_baud)  ;</span><br><span class="line"><span class="keyword">assign</span> start2rd_data    =           (state_c == START)   &amp;&amp; (~uart_rx_data_r[<span class="number">9</span>]) &amp;&amp; (end_cnt_baud)  ;</span><br><span class="line"><span class="keyword">assign</span> rd_data2stop     =           (state_c == RD_DATA) &amp;&amp; (cnt_bit == <span class="number">8</span>      ) &amp;&amp; (end_cnt_baud)  ;  </span><br><span class="line"><span class="keyword">assign</span> stop2idle        =           (state_c == STOP)    &amp;&amp; (end_cnt_bit       )                    ;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        state_c &lt;= IDLE ;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> </span><br><span class="line">        state_c &lt;= state_n;</span><br><span class="line"><span class="keyword">end</span>                                                      <span class="comment">//时序逻辑</span></span><br><span class="line">   </span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span> (state_c)</span><br><span class="line">      IDLE   :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (idle2start) <span class="keyword">begin</span></span><br><span class="line">             state_n =  START  ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> state_n =  IDLE   ;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      START  :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (start2rd_data) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  RD_DATA;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  IDLE   ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  START  ;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      RD_DATA:<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rd_data2stop) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  STOP   ;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  RD_DATA;</span><br><span class="line">      <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">      STOP   :<span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (stop2idle) <span class="keyword">begin</span></span><br><span class="line">            state_n  =  IDLE   ; </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            state_n  =  STOP   ;</span><br><span class="line">      <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">default</span>: state_n  =  IDLE   ; </span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span>                                                  <span class="comment">//次态的组合逻辑</span></span><br><span class="line"></span><br><span class="line"> </span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            rx_r &lt;= <span class="number">3&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            rx_r[<span class="number">0</span>] &lt;= rx;</span><br><span class="line">            rx_r[<span class="number">1</span>] &lt;= rx_r[<span class="number">0</span>];</span><br><span class="line">            rx_r[<span class="number">2</span>] &lt;= rx_r[<span class="number">1</span>];                               <span class="comment">//打拍检测下降沿</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">//  reg add_cnt_baud_flag;</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"> <span class="comment">//  always @(posedge sys_clk or negedge rst_n ) begin</span></span><br><span class="line"> <span class="comment">//      if (!rst_n) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (idle2start) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d1;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (start2idle) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;                          //当idle2start开始计数，start2idle，stop2idle计数停止</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//      else if (stop2idle) begin</span></span><br><span class="line"> <span class="comment">//          add_cnt_baud_flag &lt;= 1&#x27;d0;</span></span><br><span class="line"> <span class="comment">//      end</span></span><br><span class="line"> <span class="comment">//  end                                                        //计数标志信号</span></span><br><span class="line">                                                                <span class="comment">//state_c !=IDLE代替了add_cnt_baud_flag</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> BAUD_MAX   =  <span class="number">16&#x27;d5208</span>                                        ;</span><br><span class="line">    <span class="keyword">assign</span> add_cnt_baud  =  (state_c !=IDLE)                                ;</span><br><span class="line">    <span class="keyword">assign</span> end_cnt_baud  =  add_cnt_baud &amp;&amp; (cnt_baud == BAUD_MAX - <span class="number">16&#x27;d1</span>)  ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_baud) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (end_cnt_baud) <span class="keyword">begin</span></span><br><span class="line">            cnt_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> cnt_baud &lt;= cnt_baud + <span class="number">16&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">                                                                <span class="comment">//baud计数</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> BIT_MAX  = <span class="number">4&#x27;d9</span>                               ;</span><br><span class="line">    <span class="keyword">assign</span> add_cnt_bit = end_cnt_baud                       ;</span><br><span class="line">    <span class="keyword">assign</span> end_cnt_bit = add_cnt_bit &amp;&amp; (cnt_bit == BIT_MAX);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (add_cnt_bit) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (end_cnt_bit) <span class="keyword">begin</span></span><br><span class="line">            cnt_bit &lt;= <span class="number">4&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">else</span> cnt_bit &lt;= cnt_bit + <span class="number">4&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span>                                                    <span class="comment">//bit计数</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> uart_rx_data = uart_rx_data_r[<span class="number">8</span>:<span class="number">1</span>];</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////  </span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= <span class="number">10&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (start2idle) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= <span class="number">10&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (cnt_baud == BAUD_MAX&gt;&gt;<span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_data_r &lt;= &#123;rx,uart_rx_data_r[<span class="number">9</span>:<span class="number">1</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">           </span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//把每个baud中间的值寄存在uart_rx_data_r</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> uart_rx_lvd_r                       ;</span><br><span class="line">    <span class="keyword">assign</span> uart_rx_lvd  =  uart_rx_lvd_r    ;</span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n ) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_lvd_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (stop2idle) <span class="keyword">begin</span></span><br><span class="line">            uart_rx_lvd_r &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> uart_rx_lvd_r &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                      <span class="comment">//有效标志拉高</span></span><br><span class="line"></span><br><span class="line">                                                             <span class="comment">//输出逻辑</span></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>



<h3 id="控制模块程序"><a href="#控制模块程序" class="headerlink" title="控制模块程序  "></a><font color= Cyan size=4>控制模块程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> crtl (</span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> busy,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]rx_data,</span><br><span class="line">    <span class="keyword">input</span> uart_rx_lvd,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>]fifo_data,</span><br><span class="line">    <span class="keyword">output</span> tx_data_lvd</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>     [<span class="number">7</span>:<span class="number">0</span>]data_sig  			;</span><br><span class="line"><span class="keyword">wire</span>     rdreq_sig					;</span><br><span class="line"><span class="keyword">wire</span>     wrreq_sig					;</span><br><span class="line"><span class="keyword">wire</span>     empty_sig					;</span><br><span class="line"><span class="keyword">wire</span>     full_sig 					;</span><br><span class="line"><span class="keyword">wire</span>	 [<span class="number">7</span>:<span class="number">0</span>]q_sig					;</span><br><span class="line"><span class="keyword">wire</span>	 [<span class="number">7</span>:<span class="number">0</span>]usedw_sig 			;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line">fifo_1	fifo_1_inst (</span><br><span class="line">	<span class="variable">.aclr</span> ( !rst_n ),</span><br><span class="line">	<span class="variable">.clock</span> ( sys_clk ),</span><br><span class="line">	<span class="variable">.data</span> ( data_sig ),</span><br><span class="line">	<span class="variable">.rdreq</span> ( rdreq_sig ),</span><br><span class="line">	<span class="variable">.wrreq</span> ( wrreq_sig ),</span><br><span class="line">	<span class="variable">.empty</span> ( empty_sig ),</span><br><span class="line">	<span class="variable">.full</span> ( full_sig ),</span><br><span class="line">	<span class="variable">.q</span> ( q_sig ),</span><br><span class="line">	<span class="variable">.usedw</span> ( usedw_sig )</span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> data_sig  =  rx_data									;</span><br><span class="line"><span class="keyword">assign</span> wrreq_sig =  (uart_rx_lvd) &amp;&amp; (!full_sig)			;</span><br><span class="line"><span class="keyword">assign</span> rdreq_sig =   (!busy) &amp;&amp; (!empty_sig)				;</span><br><span class="line"><span class="keyword">assign</span> fifo_data =  q_sig                                   ;</span><br><span class="line"><span class="keyword">assign</span> tx_data_lvd = rdreq_sig 								;	</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="发送模块程序"><a href="#发送模块程序" class="headerlink" title="发送模块程序  "></a><font color= Cyan size=4>发送模块程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> uart_tx (</span><br><span class="line">    <span class="keyword">input</span> sys_clk,</span><br><span class="line">    <span class="keyword">input</span> rst_n,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>]fifo_data_i,</span><br><span class="line">    <span class="keyword">input</span> tx_data_lvd_i,</span><br><span class="line">    <span class="keyword">output</span> busy,</span><br><span class="line">    <span class="keyword">output</span> tx_data</span><br><span class="line">);</span><br><span class="line">    </span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line">    </span><br><span class="line">    <span class="keyword">parameter</span> TX_BAUD_MAX = <span class="number">16&#x27;d5208</span>;</span><br><span class="line">    <span class="keyword">parameter</span> TX_BIT_MAX = <span class="number">4&#x27;d9</span>     ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>]tx_baud               ;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">3</span>:<span class="number">0</span>]  tx_bit               ;</span><br><span class="line">    <span class="keyword">reg</span> tx_data_flag                ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> add_tx_baud                ;</span><br><span class="line">    <span class="keyword">wire</span> end_tx_baud                ;</span><br><span class="line">    <span class="keyword">wire</span> add_tx_bit                 ;</span><br><span class="line">    <span class="keyword">wire</span> end_tx_bit                 ;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> add_tx_baud = tx_data_flag                                       ;  </span><br><span class="line">    <span class="keyword">assign</span> end_tx_baud = add_tx_baud &amp;&amp; ( tx_baud == TX_BAUD_MAX - <span class="number">16&#x27;d1</span> )  ;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">assign</span> add_tx_bit = end_tx_baud                                         ;</span><br><span class="line">    <span class="keyword">assign</span> end_tx_bit = add_tx_bit &amp;&amp; (tx_bit == TX_BIT_MAX)           ;</span><br><span class="line">    <span class="keyword">assign</span> busy = tx_data_flag                                              ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (add_tx_baud) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (end_tx_baud) <span class="keyword">begin</span></span><br><span class="line">            tx_baud &lt;= <span class="number">16&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> tx_baud &lt;= tx_baud + <span class="number">16&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//baud计数</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (add_tx_bit) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (end_tx_bit) <span class="keyword">begin</span></span><br><span class="line">            tx_bit &lt;= <span class="number">4&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> tx_bit &lt;= tx_bit + <span class="number">4&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//bit计数</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (tx_data_lvd_i) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (end_tx_bit) <span class="keyword">begin</span></span><br><span class="line">        tx_data_flag &lt;= <span class="number">1&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">end</span>                                                       <span class="comment">//baud加数标志</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">9</span>:<span class="number">0</span>]tx_data_r;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_r &lt;= <span class="number">10&#x27;h3ff</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> ( tx_data_lvd_i ) <span class="keyword">begin</span></span><br><span class="line">        tx_data_r &lt;= &#123;<span class="number">1&#x27;b1</span>,fifo_data_i,<span class="number">1&#x27;b0</span>&#125;;                       <span class="comment">//先进先出</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span>                                                                 <span class="comment">//把有效的8位数据转换为标准10位数据</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span> tx_data_o               ;</span><br><span class="line">    <span class="keyword">assign</span> tx_data = tx_data_o  ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="comment">///////////////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sys_clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!rst_n) <span class="keyword">begin</span></span><br><span class="line">        tx_data_o &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (tx_baud == <span class="number">16&#x27;d1</span>) <span class="keyword">begin</span></span><br><span class="line">        tx_data_o &lt;= tx_data_r[tx_bit];</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="仿真模块程序"><a href="#仿真模块程序" class="headerlink" title="仿真模块程序  "></a><font color= Cyan size=4>仿真模块程序  </font ></h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ps</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> rs232_tb ();</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="keyword">reg</span>  sys_clk         ;</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="keyword">reg</span>  rst_n           ;</span><br><span class="line">    <span class="comment">/*input [7:0]*/</span><span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]fifo_data_i;</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="keyword">reg</span>  tx_data_lvd_i   ;    </span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="keyword">wire</span> rx              ;</span><br><span class="line">    <span class="comment">/*output*/</span>     <span class="keyword">wire</span> tx              ;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">defparam</span> u_rs232<span class="variable">.u_uart_rx_fsm</span><span class="variable">.BAUD_MAX</span>=<span class="number">100</span>,</span><br><span class="line">         u_rs232<span class="variable">.u_uart_tx</span><span class="variable">.TX_BAUD_MAX</span>=<span class="number">100</span>;</span><br><span class="line"><span class="keyword">defparam</span> u1<span class="variable">.TX_BAUD_MAX</span>=<span class="number">100</span>;   </span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">rs232 u_rs232(</span><br><span class="line">    <span class="comment">/* input   */</span>         <span class="variable">.sys_clk</span>      (sys_clk  ),</span><br><span class="line">    <span class="comment">/* input   */</span>         <span class="variable">.rst_n</span>    (rst_n),</span><br><span class="line">    <span class="comment">/* input   */</span>         <span class="variable">.rx</span>       (rx   ),</span><br><span class="line">    <span class="comment">/* output  */</span>         <span class="variable">.tx</span>       (tx   )</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">uart_tx u1 (</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="variable">.sys_clk</span>(sys_clk),</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="variable">.rst_n</span>(rst_n),</span><br><span class="line">    <span class="comment">/*input [7:0]*/</span><span class="variable">.fifo_data_i</span>(fifo_data_i),</span><br><span class="line">    <span class="comment">/*input*/</span>      <span class="variable">.tx_data_lvd_i</span>(tx_data_lvd_i),</span><br><span class="line">    <span class="comment">/*output*/</span>     <span class="variable">.busy</span>(),</span><br><span class="line">    <span class="comment">/*output*/</span>     <span class="variable">.tx_data</span>(rx)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//产生时钟</span></span><br><span class="line"><span class="keyword">localparam</span> CLK_PERIOD = <span class="number">20</span>;</span><br><span class="line"><span class="keyword">initial</span> sys_clk=<span class="number">1&#x27;b0</span>;</span><br><span class="line"><span class="keyword">always</span> <span class="variable">#(CLK_PERIOD/2)</span> sys_clk=~sys_clk;</span><br><span class="line"><span class="comment">//复位3个周期</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst_n=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="variable">#(CLK_PERIOD*3)</span>;</span><br><span class="line">    rst_n=<span class="number">1&#x27;b1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//激励</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">   <span class="comment">/*  rx=1;</span></span><br><span class="line"><span class="comment">    #3;</span></span><br><span class="line"><span class="comment">    #(CLK_PERIOD*5);</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">    //发送5帧数据</span></span><br><span class="line"><span class="comment">    repeat(5)   begin</span></span><br><span class="line"><span class="comment">        //发开始位</span></span><br><span class="line"><span class="comment">        rx=0;</span></span><br><span class="line"><span class="comment">        #(CLK_PERIOD*100);</span></span><br><span class="line"><span class="comment">        //发数据位</span></span><br><span class="line"><span class="comment">        repeat(8)   begin</span></span><br><span class="line"><span class="comment">            rx=&#123;$random&#125;;//rx=&#123;$random&#125;%2;</span></span><br><span class="line"><span class="comment">            #(CLK_PERIOD*100);</span></span><br><span class="line"><span class="comment">        end</span></span><br><span class="line"><span class="comment">        //发停止位</span></span><br><span class="line"><span class="comment">        rx=1;</span></span><br><span class="line"><span class="comment">        #(CLK_PERIOD*100);</span></span><br><span class="line"><span class="comment">        //空闲状态200个CLK_PERIOD</span></span><br><span class="line"><span class="comment">        #(CLK_PERIOD*200);</span></span><br><span class="line"><span class="comment">    end</span></span><br><span class="line"><span class="comment">    //干扰信号</span></span><br><span class="line"><span class="comment">    rx=0;</span></span><br><span class="line"><span class="comment">    #(CLK_PERIOD*30);</span></span><br><span class="line"><span class="comment">    rx=1;</span></span><br><span class="line"><span class="comment">    #(CLK_PERIOD*3000);</span></span><br><span class="line"><span class="comment">    $stop; */</span></span><br><span class="line">    fifo_data_i=<span class="number">8&#x27;d0</span>;</span><br><span class="line">    tx_data_lvd_i=<span class="number">1&#x27;b0</span>;</span><br><span class="line">    <span class="variable">#(CLK_PERIOD*10)</span>;</span><br><span class="line">    <span class="keyword">repeat</span>(<span class="number">7</span>)   <span class="keyword">begin</span></span><br><span class="line">        fifo_data_i=&#123;<span class="built_in">$random</span>&#125;%<span class="number">256</span>;</span><br><span class="line">        tx_data_lvd_i=<span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="variable">#(CLK_PERIOD*1)</span>;</span><br><span class="line">        tx_data_lvd_i=<span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="variable">#(CLK_PERIOD*1500)</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="variable">#(CLK_PERIOD*1500)</span>;</span><br><span class="line">   <span class="built_in">$stop</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">Author: </span><span class="post-copyright-info"><a target="_blank" rel="noopener" href="https://violet-evergarden.top">Violet</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">Link: </span><span class="post-copyright-info"><a target="_blank" rel="noopener" href="https://violet-evergarden.top">https://violet-evergarden.top</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">Copyright Notice: </span><span class="post-copyright-info">此文章版权归Violet所有，如有转载，请注明来自原作者</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/%E4%B8%B2%E5%8F%A3%E9%80%9A%E4%BF%A1/">串口通信</a><a class="post-meta__tags" href="/tags/UART/">UART</a></div><div class="post_share"><div class="social-share" data-image="/img/hs.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2023/06/03/SPI%E5%8D%8F%E8%AE%AE/" title="SPI协议"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Previous Post</div><div class="prev_info">SPI协议</div></div></a></div><div class="next-post pull-right"><a href="/2023/05/24/FPGA%E5%BC%80%E5%8F%91%E6%B5%81%E7%A8%8B/" title="FPGA开发流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="pagination-info"><div class="label">Next Post</div><div class="next_info">FPGA开发流程</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>Related Articles</span></div><div class="relatedPosts-list"><div><a href="/2023/06/03/SPI%E5%8D%8F%E8%AE%AE/" title="SPI协议"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-06-03</div><div class="title">SPI协议</div></div></a></div><div><a href="/2023/05/22/FPGA%E5%86%85%E9%83%A8%E7%BB%93%E6%9E%84/" title="FPGA内部结构"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-22</div><div class="title">FPGA内部结构</div></div></a></div><div><a href="/2023/05/24/FPGA%E5%BC%80%E5%8F%91%E6%B5%81%E7%A8%8B/" title="FPGA开发流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-24</div><div class="title">FPGA开发流程</div></div></a></div><div><a href="/2023/05/24/%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%92%8C%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E5%8C%BA%E5%88%AB/" title="同步复位和异步复位的区别"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-24</div><div class="title">同步复位和异步复位的区别</div></div></a></div><div><a href="/2023/05/23/%E5%9F%BA%E4%BA%8EAvalon_MM%E6%8E%A5%E5%8F%A3%E7%9A%84SDRAM%E8%AF%BB%E5%86%99/" title="基于Avalon_MM接口的SDRAM读写"><div class="cover" style="background: var(--default-bg-color)"></div><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2023-05-23</div><div class="title">基于Avalon_MM接口的SDRAM读写</div></div></a></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/hs.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Violet</div><div class="author-info__description">O ever youthful,O ever weeping</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">Articles</div><div class="length-num">7</div></a><a href="/tags/"><div class="headline">Tags</div><div class="length-num">10</div></a><a href="/categories/"><div class="headline">Categories</div><div class="length-num">6</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://twitter.com/ic_icarus"><i class="fab fa-twitter"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/Starduster-Icarus" target="_blank" title="Github"><i class="fab fa-github"></i></a><a class="social-icon" href="https://weibo.com/u/2485293852" target="_blank" title="Weibo"><i class="fa-brands fa-weibo"></i></a><a class="social-icon" href="tencent://AddContact/?fromId=45&amp;fromSubId=1&amp;subcmd=all&amp;uin=200765797&amp;website=www.oicqzone.com" target="_blank" title="QQ"><i class="fab fa-qq"></i></a><a class="social-icon" href="mailto:200765797@qq.com" target="_blank" title="Email"><i class="fas fa-envelope-open-text"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>Announcement</span></div><div class="announcement_content">FPGA Learning Content</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>Catalog</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#UART%E9%80%9A%E4%BF%A1%E5%8E%9F%E7%90%86"><span class="toc-number">1.</span> <span class="toc-text">UART通信原理</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BC%98%E7%BC%BA%E7%82%B9"><span class="toc-number">1.1.</span> <span class="toc-text">优缺点</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#1-%E5%8D%8F%E8%AE%AE%E5%B1%82%EF%BC%9A%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE%EF%BC%88%E5%8C%85%E6%8B%AC%E6%95%B0%E6%8D%AE%E6%A0%BC%E5%BC%8F%E3%80%81%E4%BC%A0%E8%BE%93%E9%80%9F%E7%8E%87%E7%AD%89%EF%BC%89"><span class="toc-number">1.2.</span> <span class="toc-text">1. 协议层：通信协议（包括数据格式、传输速率等）</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-%E7%89%A9%E7%90%86%E5%B1%82%EF%BC%9A%E6%8E%A5%E5%8F%A3%E7%B1%BB%E5%9E%8B%E3%80%81%E7%94%B5%E5%B9%B3%E6%A0%87%E5%87%86%E7%AD%89%E3%80%82"><span class="toc-number">1.3.</span> <span class="toc-text">2. 物理层：接口类型、电平标准等。</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#UART%E9%80%9A%E4%BF%A1%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C"><span class="toc-number">2.</span> <span class="toc-text">UART通信奇偶校验</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#1-UART%E9%80%9A%E4%BF%A1%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C-%E8%BE%93%E5%85%A5%E6%95%B0%E6%8D%AE%E7%9A%84%E6%A0%A1%E9%AA%8C%E6%96%B9%E6%B3%95"><span class="toc-number">2.1.</span> <span class="toc-text">1.UART通信奇偶校验-输入数据的校验方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BE%93%E5%85%A5%E6%95%B0%E6%8D%AE%E7%9A%84%E6%A0%A1%E9%AA%8C%E6%96%B9%E6%B3%95%E7%A8%8B%E5%BA%8F"><span class="toc-number">2.1.1.</span> <span class="toc-text">输入数据的校验方法程序  </span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#2-UART%E9%80%9A%E4%BF%A1%E5%A5%87%E5%81%B6%E6%A0%A1%E9%AA%8C-%E8%BE%93%E5%87%BA%E6%95%B0%E6%8D%AE%E7%9A%84%E6%A0%A1%E9%AA%8C%E6%96%B9%E6%B3%95"><span class="toc-number">2.2.</span> <span class="toc-text">2.UART通信奇偶校验-输出数据的校验方法</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E8%BE%93%E5%87%BA%E6%95%B0%E6%8D%AE%E7%9A%84%E6%A0%A1%E9%AA%8C%E6%96%B9%E6%B3%95%E7%A8%8B%E5%BA%8F"><span class="toc-number">2.2.1.</span> <span class="toc-text">输出数据的校验方法程序  </span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#RS232%E9%80%9A%E4%BF%A1%E5%8D%8F%E8%AE%AE"><span class="toc-number">3.</span> <span class="toc-text">RS232通信协议</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#RS232%E8%AE%BE%E8%AE%A1%E6%80%9D%E8%B7%AF"><span class="toc-number">3.1.</span> <span class="toc-text">RS232设计思路</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A5%E6%94%B6%E6%A8%A1%E5%9D%97%E7%A8%8B%E5%BA%8F"><span class="toc-number">3.1.1.</span> <span class="toc-text">接收模块程序  </span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E6%8E%A7%E5%88%B6%E6%A8%A1%E5%9D%97%E7%A8%8B%E5%BA%8F"><span class="toc-number">3.1.2.</span> <span class="toc-text">控制模块程序  </span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8F%91%E9%80%81%E6%A8%A1%E5%9D%97%E7%A8%8B%E5%BA%8F"><span class="toc-number">3.1.3.</span> <span class="toc-text">发送模块程序  </span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BB%BF%E7%9C%9F%E6%A8%A1%E5%9D%97%E7%A8%8B%E5%BA%8F"><span class="toc-number">3.1.4.</span> <span class="toc-text">仿真模块程序  </span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>Recent Post</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/06/03/SPI%E5%8D%8F%E8%AE%AE/" title="SPI协议">SPI协议</a><time datetime="2023-06-02T16:00:00.000Z" title="Created 2023-06-03 00:00:00">2023-06-03</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/06/02/UART%E4%B8%B2%E5%8F%A3%E9%80%9A%E4%BF%A1/" title="UART串口通信">UART串口通信</a><time datetime="2023-06-01T16:00:00.000Z" title="Created 2023-06-02 00:00:00">2023-06-02</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/24/FPGA%E5%BC%80%E5%8F%91%E6%B5%81%E7%A8%8B/" title="FPGA开发流程">FPGA开发流程</a><time datetime="2023-05-23T16:00:00.000Z" title="Created 2023-05-24 00:00:00">2023-05-24</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/24/%E5%90%8C%E6%AD%A5%E5%A4%8D%E4%BD%8D%E5%92%8C%E5%BC%82%E6%AD%A5%E5%A4%8D%E4%BD%8D%E7%9A%84%E5%8C%BA%E5%88%AB/" title="同步复位和异步复位的区别">同步复位和异步复位的区别</a><time datetime="2023-05-23T16:00:00.000Z" title="Created 2023-05-24 00:00:00">2023-05-24</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2023/05/23/%E5%9F%BA%E4%BA%8EAvalon_MM%E6%8E%A5%E5%8F%A3%E7%9A%84SDRAM%E8%AF%BB%E5%86%99/" title="基于Avalon_MM接口的SDRAM读写">基于Avalon_MM接口的SDRAM读写</a><time datetime="2023-05-22T16:00:00.000Z" title="Created 2023-05-23 00:00:00">2023-05-23</time></div></div></div></div></div></div></main><footer id="footer" style="background-image: url('/img/1.png')"><div id="footer-wrap"><div class="copyright">&copy;2023 By Violet</div><div class="framework-info"><span>Framework </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>Theme </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">Welcome to my world</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="Read Mode"><i class="fas fa-book-open"></i></button><button id="translateLink" type="button" title="Switch Between Traditional Chinese And Simplified Chinese">繁</button><button id="darkmode" type="button" title="Switch Between Light And Dark Mode"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="Toggle between single-column and double-column"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="Setting"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="Table Of Contents"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="Back To Top"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/node-snackbar/dist/snackbar.min.js"></script><div class="js-pjax"></div><script id="canvas_nest" defer="defer" color="0,0,255" opacity="0.7" zIndex="-1" count="99" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-nest.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">Search</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  Loading the Database</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="Search for Posts" type="text"/></div></div><hr/><div class="no-result" id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>