
ir_remote_decode_nec.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002fbc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  0800315c  0800315c  0001315c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003218  08003218  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  08003218  08003218  00013218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003220  08003220  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003220  08003220  00013220  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003224  08003224  00013224  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08003228  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000204  2000006c  08003294  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000270  08003294  00020270  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fc28  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001db6  00000000  00000000  0002fd07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00008384  00000000  00000000  00031abd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000be8  00000000  00000000  00039e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000960  00000000  00000000  0003aa30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00016f78  00000000  00000000  0003b390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00011c91  00000000  00000000  00052308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0008f6fa  00000000  00000000  00063f99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002790  00000000  00000000  000f3694  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  000f5e24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08003144 	.word	0x08003144

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08003144 	.word	0x08003144

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800057c:	b082      	sub	sp, #8
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800057e:	2100      	movs	r1, #0
 8000580:	9100      	str	r1, [sp, #0]
 8000582:	4b0b      	ldr	r3, [pc, #44]	; (80005b0 <MX_GPIO_Init+0x34>)
 8000584:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000586:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800058a:	631a      	str	r2, [r3, #48]	; 0x30
 800058c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800058e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000592:	9200      	str	r2, [sp, #0]
 8000594:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000596:	9101      	str	r1, [sp, #4]
 8000598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800059a:	f042 0201 	orr.w	r2, r2, #1
 800059e:	631a      	str	r2, [r3, #48]	; 0x30
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	9301      	str	r3, [sp, #4]
 80005a8:	9b01      	ldr	r3, [sp, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005aa:	b002      	add	sp, #8
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop
 80005b0:	40023800 	.word	0x40023800

080005b4 <_write>:
  if (fd == 1 || fd == 2) {
 80005b4:	3801      	subs	r0, #1
 80005b6:	2801      	cmp	r0, #1
 80005b8:	d80a      	bhi.n	80005d0 <_write+0x1c>
int _write(int fd, char* ptr, int len) {
 80005ba:	b510      	push	{r4, lr}
 80005bc:	4614      	mov	r4, r2
    hstatus = HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80005be:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005c2:	b292      	uxth	r2, r2
 80005c4:	4805      	ldr	r0, [pc, #20]	; (80005dc <_write+0x28>)
 80005c6:	f001 fdf0 	bl	80021aa <HAL_UART_Transmit>
    if (hstatus == HAL_OK)
 80005ca:	b920      	cbnz	r0, 80005d6 <_write+0x22>
      return len;
 80005cc:	4620      	mov	r0, r4
}
 80005ce:	bd10      	pop	{r4, pc}
  return -1;
 80005d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
 80005d4:	4770      	bx	lr
      return -1;
 80005d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80005da:	e7f8      	b.n	80005ce <_write+0x1a>
 80005dc:	200000d0 	.word	0x200000d0

080005e0 <handle_data>:
void handle_data(uint16_t address, uint8_t data) {
 80005e0:	b508      	push	{r3, lr}
 80005e2:	460a      	mov	r2, r1
    DBG("Addr = 0x%04ld Data = 0x%02ld", address, data);
 80005e4:	4601      	mov	r1, r0
 80005e6:	4803      	ldr	r0, [pc, #12]	; (80005f4 <handle_data+0x14>)
 80005e8:	f001 fefc 	bl	80023e4 <iprintf>
 80005ec:	200a      	movs	r0, #10
 80005ee:	f001 ff0b 	bl	8002408 <putchar>
}
 80005f2:	bd08      	pop	{r3, pc}
 80005f4:	0800315c 	.word	0x0800315c

080005f8 <HAL_TIM_IC_CaptureCallback>:
    if (htim->Instance == TIM1) {
 80005f8:	6802      	ldr	r2, [r0, #0]
 80005fa:	4b44      	ldr	r3, [pc, #272]	; (800070c <HAL_TIM_IC_CaptureCallback+0x114>)
 80005fc:	429a      	cmp	r2, r3
 80005fe:	d000      	beq.n	8000602 <HAL_TIM_IC_CaptureCallback+0xa>
 8000600:	4770      	bx	lr
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000602:	b530      	push	{r4, r5, lr}
 8000604:	b083      	sub	sp, #12
 8000606:	4604      	mov	r4, r0
        uint32_t c2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8000608:	2104      	movs	r1, #4
 800060a:	f001 f81c 	bl	8001646 <HAL_TIM_ReadCapturedValue>
 800060e:	4605      	mov	r5, r0
        uint32_t c1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1) - c2;
 8000610:	2100      	movs	r1, #0
 8000612:	4620      	mov	r0, r4
 8000614:	f001 f817 	bl	8001646 <HAL_TIM_ReadCapturedValue>
 8000618:	1b40      	subs	r0, r0, r5
        if (state == 0 && c1 > 3000 && c1 < 5000) { // Initial break
 800061a:	4b3d      	ldr	r3, [pc, #244]	; (8000710 <HAL_TIM_IC_CaptureCallback+0x118>)
 800061c:	7819      	ldrb	r1, [r3, #0]
 800061e:	b939      	cbnz	r1, 8000630 <HAL_TIM_IC_CaptureCallback+0x38>
 8000620:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8000624:	4298      	cmp	r0, r3
 8000626:	d903      	bls.n	8000630 <HAL_TIM_IC_CaptureCallback+0x38>
 8000628:	f241 3387 	movw	r3, #4999	; 0x1387
 800062c:	4298      	cmp	r0, r3
 800062e:	d90e      	bls.n	800064e <HAL_TIM_IC_CaptureCallback+0x56>
        } else if (state == 1 && c1 > 1600 && c1 < 1800) {
 8000630:	2901      	cmp	r1, #1
 8000632:	d01c      	beq.n	800066e <HAL_TIM_IC_CaptureCallback+0x76>
        } else if (state == 1 && c1 > 500 && c1 < 700) {
 8000634:	2901      	cmp	r1, #1
 8000636:	d12b      	bne.n	8000690 <HAL_TIM_IC_CaptureCallback+0x98>
 8000638:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 800063c:	d928      	bls.n	8000690 <HAL_TIM_IC_CaptureCallback+0x98>
 800063e:	f5b0 7f2f 	cmp.w	r0, #700	; 0x2bc
 8000642:	d225      	bcs.n	8000690 <HAL_TIM_IC_CaptureCallback+0x98>
            --bit;
 8000644:	4a33      	ldr	r2, [pc, #204]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000646:	7813      	ldrb	r3, [r2, #0]
 8000648:	3b01      	subs	r3, #1
 800064a:	7013      	strb	r3, [r2, #0]
 800064c:	e02b      	b.n	80006a6 <HAL_TIM_IC_CaptureCallback+0xae>
            DBG("Receive start");
 800064e:	4832      	ldr	r0, [pc, #200]	; (8000718 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000650:	f001 fec8 	bl	80023e4 <iprintf>
 8000654:	200a      	movs	r0, #10
 8000656:	f001 fed7 	bl	8002408 <putchar>
            state = 1;
 800065a:	4b2d      	ldr	r3, [pc, #180]	; (8000710 <HAL_TIM_IC_CaptureCallback+0x118>)
 800065c:	2201      	movs	r2, #1
 800065e:	701a      	strb	r2, [r3, #0]
            bit = 32;
 8000660:	4b2c      	ldr	r3, [pc, #176]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000662:	2220      	movs	r2, #32
 8000664:	701a      	strb	r2, [r3, #0]
            received = 0;
 8000666:	4b2d      	ldr	r3, [pc, #180]	; (800071c <HAL_TIM_IC_CaptureCallback+0x124>)
 8000668:	2200      	movs	r2, #0
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	e01b      	b.n	80006a6 <HAL_TIM_IC_CaptureCallback+0xae>
        } else if (state == 1 && c1 > 1600 && c1 < 1800) {
 800066e:	f5b0 6fc8 	cmp.w	r0, #1600	; 0x640
 8000672:	d9df      	bls.n	8000634 <HAL_TIM_IC_CaptureCallback+0x3c>
 8000674:	f5b0 6fe1 	cmp.w	r0, #1800	; 0x708
 8000678:	d2dc      	bcs.n	8000634 <HAL_TIM_IC_CaptureCallback+0x3c>
            received = received + ((uint32_t)1 << (bit - 1));
 800067a:	4926      	ldr	r1, [pc, #152]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 800067c:	780a      	ldrb	r2, [r1, #0]
 800067e:	3a01      	subs	r2, #1
 8000680:	2301      	movs	r3, #1
 8000682:	4093      	lsls	r3, r2
 8000684:	4825      	ldr	r0, [pc, #148]	; (800071c <HAL_TIM_IC_CaptureCallback+0x124>)
 8000686:	6804      	ldr	r4, [r0, #0]
 8000688:	4423      	add	r3, r4
 800068a:	6003      	str	r3, [r0, #0]
            --bit;
 800068c:	700a      	strb	r2, [r1, #0]
 800068e:	e00a      	b.n	80006a6 <HAL_TIM_IC_CaptureCallback+0xae>
            DBG("Odd state = %d bit = %d received = %lu c1 = %lu", state, bit, received, c1);
 8000690:	9000      	str	r0, [sp, #0]
 8000692:	4b22      	ldr	r3, [pc, #136]	; (800071c <HAL_TIM_IC_CaptureCallback+0x124>)
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	4a1f      	ldr	r2, [pc, #124]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 8000698:	7812      	ldrb	r2, [r2, #0]
 800069a:	4821      	ldr	r0, [pc, #132]	; (8000720 <HAL_TIM_IC_CaptureCallback+0x128>)
 800069c:	f001 fea2 	bl	80023e4 <iprintf>
 80006a0:	200a      	movs	r0, #10
 80006a2:	f001 feb1 	bl	8002408 <putchar>
        if (bit == 0) {
 80006a6:	4b1b      	ldr	r3, [pc, #108]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	b10b      	cbz	r3, 80006b0 <HAL_TIM_IC_CaptureCallback+0xb8>
}
 80006ac:	b003      	add	sp, #12
 80006ae:	bd30      	pop	{r4, r5, pc}
            DBG("Got 0x%08lx", received);
 80006b0:	4c1a      	ldr	r4, [pc, #104]	; (800071c <HAL_TIM_IC_CaptureCallback+0x124>)
 80006b2:	6821      	ldr	r1, [r4, #0]
 80006b4:	481b      	ldr	r0, [pc, #108]	; (8000724 <HAL_TIM_IC_CaptureCallback+0x12c>)
 80006b6:	f001 fe95 	bl	80023e4 <iprintf>
 80006ba:	200a      	movs	r0, #10
 80006bc:	f001 fea4 	bl	8002408 <putchar>
            uint8_t address_lo = (received & 0xff000000) >> 24;
 80006c0:	6822      	ldr	r2, [r4, #0]
 80006c2:	0e10      	lsrs	r0, r2, #24
            uint8_t address_hi = (received & 0x00ff0000) >> 16;
 80006c4:	f3c2 4407 	ubfx	r4, r2, #16, #8
            uint8_t data = (received & 0x0000ff00) >> 8;
 80006c8:	f3c2 2107 	ubfx	r1, r2, #8, #8
            uint8_t data_inv = (received & 0x000000ff);
 80006cc:	b2d3      	uxtb	r3, r2
            uint16_t address = address_lo == ~address_hi ? address_lo : (address_hi << 8) + address_lo;
 80006ce:	43e5      	mvns	r5, r4
 80006d0:	ebb5 6f12 	cmp.w	r5, r2, lsr #24
 80006d4:	d015      	beq.n	8000702 <HAL_TIM_IC_CaptureCallback+0x10a>
 80006d6:	eb00 2004 	add.w	r0, r0, r4, lsl #8
 80006da:	b280      	uxth	r0, r0
            if (data == (uint8_t)~data_inv) {
 80006dc:	43db      	mvns	r3, r3
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	428b      	cmp	r3, r1
 80006e2:	d010      	beq.n	8000706 <HAL_TIM_IC_CaptureCallback+0x10e>
                DBG("ERR");
 80006e4:	4810      	ldr	r0, [pc, #64]	; (8000728 <HAL_TIM_IC_CaptureCallback+0x130>)
 80006e6:	f001 fe7d 	bl	80023e4 <iprintf>
 80006ea:	200a      	movs	r0, #10
 80006ec:	f001 fe8c 	bl	8002408 <putchar>
            state = 0;
 80006f0:	2300      	movs	r3, #0
 80006f2:	4a07      	ldr	r2, [pc, #28]	; (8000710 <HAL_TIM_IC_CaptureCallback+0x118>)
 80006f4:	7013      	strb	r3, [r2, #0]
            bit = 32;
 80006f6:	4a07      	ldr	r2, [pc, #28]	; (8000714 <HAL_TIM_IC_CaptureCallback+0x11c>)
 80006f8:	2120      	movs	r1, #32
 80006fa:	7011      	strb	r1, [r2, #0]
            received = 0;
 80006fc:	4a07      	ldr	r2, [pc, #28]	; (800071c <HAL_TIM_IC_CaptureCallback+0x124>)
 80006fe:	6013      	str	r3, [r2, #0]
}
 8000700:	e7d4      	b.n	80006ac <HAL_TIM_IC_CaptureCallback+0xb4>
            uint16_t address = address_lo == ~address_hi ? address_lo : (address_hi << 8) + address_lo;
 8000702:	b280      	uxth	r0, r0
 8000704:	e7ea      	b.n	80006dc <HAL_TIM_IC_CaptureCallback+0xe4>
                handle_data(address, data);
 8000706:	f7ff ff6b 	bl	80005e0 <handle_data>
 800070a:	e7f1      	b.n	80006f0 <HAL_TIM_IC_CaptureCallback+0xf8>
 800070c:	40010000 	.word	0x40010000
 8000710:	20000118 	.word	0x20000118
 8000714:	20000000 	.word	0x20000000
 8000718:	0800317c 	.word	0x0800317c
 800071c:	20000114 	.word	0x20000114
 8000720:	0800318c 	.word	0x0800318c
 8000724:	080031bc 	.word	0x080031bc
 8000728:	080031c8 	.word	0x080031c8

0800072c <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800072e:	e7fe      	b.n	800072e <Error_Handler+0x2>

08000730 <MX_TIM1_Init>:
{
 8000730:	b500      	push	{lr}
 8000732:	b091      	sub	sp, #68	; 0x44
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000734:	2300      	movs	r3, #0
 8000736:	930c      	str	r3, [sp, #48]	; 0x30
 8000738:	930d      	str	r3, [sp, #52]	; 0x34
 800073a:	930e      	str	r3, [sp, #56]	; 0x38
 800073c:	930f      	str	r3, [sp, #60]	; 0x3c
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800073e:	9307      	str	r3, [sp, #28]
 8000740:	9308      	str	r3, [sp, #32]
 8000742:	9309      	str	r3, [sp, #36]	; 0x24
 8000744:	930a      	str	r3, [sp, #40]	; 0x28
 8000746:	930b      	str	r3, [sp, #44]	; 0x2c
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000748:	9303      	str	r3, [sp, #12]
 800074a:	9304      	str	r3, [sp, #16]
 800074c:	9305      	str	r3, [sp, #20]
 800074e:	9306      	str	r3, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000750:	9301      	str	r3, [sp, #4]
 8000752:	9302      	str	r3, [sp, #8]
  htim1.Instance = TIM1;
 8000754:	482d      	ldr	r0, [pc, #180]	; (800080c <MX_TIM1_Init+0xdc>)
 8000756:	4a2e      	ldr	r2, [pc, #184]	; (8000810 <MX_TIM1_Init+0xe0>)
 8000758:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 99;
 800075a:	2263      	movs	r2, #99	; 0x63
 800075c:	6042      	str	r2, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800075e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8000760:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000764:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000766:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000768:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800076a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800076c:	f001 f894 	bl	8001898 <HAL_TIM_Base_Init>
 8000770:	2800      	cmp	r0, #0
 8000772:	d13c      	bne.n	80007ee <MX_TIM1_Init+0xbe>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000774:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000778:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800077a:	a90c      	add	r1, sp, #48	; 0x30
 800077c:	4823      	ldr	r0, [pc, #140]	; (800080c <MX_TIM1_Init+0xdc>)
 800077e:	f001 f988 	bl	8001a92 <HAL_TIM_ConfigClockSource>
 8000782:	2800      	cmp	r0, #0
 8000784:	d135      	bne.n	80007f2 <MX_TIM1_Init+0xc2>
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8000786:	4821      	ldr	r0, [pc, #132]	; (800080c <MX_TIM1_Init+0xdc>)
 8000788:	f001 f8b2 	bl	80018f0 <HAL_TIM_IC_Init>
 800078c:	2800      	cmp	r0, #0
 800078e:	d132      	bne.n	80007f6 <MX_TIM1_Init+0xc6>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000790:	2304      	movs	r3, #4
 8000792:	9307      	str	r3, [sp, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000794:	2350      	movs	r3, #80	; 0x50
 8000796:	9308      	str	r3, [sp, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000798:	2302      	movs	r3, #2
 800079a:	9309      	str	r3, [sp, #36]	; 0x24
  sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 800079c:	2300      	movs	r3, #0
 800079e:	930a      	str	r3, [sp, #40]	; 0x28
  sSlaveConfig.TriggerFilter = 0;
 80007a0:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80007a2:	a907      	add	r1, sp, #28
 80007a4:	4819      	ldr	r0, [pc, #100]	; (800080c <MX_TIM1_Init+0xdc>)
 80007a6:	f001 fa4f 	bl	8001c48 <HAL_TIM_SlaveConfigSynchro>
 80007aa:	bb30      	cbnz	r0, 80007fa <MX_TIM1_Init+0xca>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80007ac:	2302      	movs	r3, #2
 80007ae:	9303      	str	r3, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80007b0:	2301      	movs	r3, #1
 80007b2:	9304      	str	r3, [sp, #16]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80007b4:	2200      	movs	r2, #0
 80007b6:	9205      	str	r2, [sp, #20]
  sConfigIC.ICFilter = 0;
 80007b8:	9206      	str	r2, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80007ba:	a903      	add	r1, sp, #12
 80007bc:	4813      	ldr	r0, [pc, #76]	; (800080c <MX_TIM1_Init+0xdc>)
 80007be:	f001 f8f9 	bl	80019b4 <HAL_TIM_IC_ConfigChannel>
 80007c2:	b9e0      	cbnz	r0, 80007fe <MX_TIM1_Init+0xce>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80007c4:	2300      	movs	r3, #0
 80007c6:	9303      	str	r3, [sp, #12]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80007c8:	2302      	movs	r3, #2
 80007ca:	9304      	str	r3, [sp, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80007cc:	2204      	movs	r2, #4
 80007ce:	a903      	add	r1, sp, #12
 80007d0:	480e      	ldr	r0, [pc, #56]	; (800080c <MX_TIM1_Init+0xdc>)
 80007d2:	f001 f8ef 	bl	80019b4 <HAL_TIM_IC_ConfigChannel>
 80007d6:	b9a0      	cbnz	r0, 8000802 <MX_TIM1_Init+0xd2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007d8:	2300      	movs	r3, #0
 80007da:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007dc:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007de:	a901      	add	r1, sp, #4
 80007e0:	480a      	ldr	r0, [pc, #40]	; (800080c <MX_TIM1_Init+0xdc>)
 80007e2:	f001 fba9 	bl	8001f38 <HAL_TIMEx_MasterConfigSynchronization>
 80007e6:	b970      	cbnz	r0, 8000806 <MX_TIM1_Init+0xd6>
}
 80007e8:	b011      	add	sp, #68	; 0x44
 80007ea:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80007ee:	f7ff ff9d 	bl	800072c <Error_Handler>
    Error_Handler();
 80007f2:	f7ff ff9b 	bl	800072c <Error_Handler>
    Error_Handler();
 80007f6:	f7ff ff99 	bl	800072c <Error_Handler>
    Error_Handler();
 80007fa:	f7ff ff97 	bl	800072c <Error_Handler>
    Error_Handler();
 80007fe:	f7ff ff95 	bl	800072c <Error_Handler>
    Error_Handler();
 8000802:	f7ff ff93 	bl	800072c <Error_Handler>
    Error_Handler();
 8000806:	f7ff ff91 	bl	800072c <Error_Handler>
 800080a:	bf00      	nop
 800080c:	20000088 	.word	0x20000088
 8000810:	40010000 	.word	0x40010000

08000814 <MX_USART1_UART_Init>:
{
 8000814:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000816:	480a      	ldr	r0, [pc, #40]	; (8000840 <MX_USART1_UART_Init+0x2c>)
 8000818:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <MX_USART1_UART_Init+0x30>)
 800081a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 921600;
 800081c:	f44f 2361 	mov.w	r3, #921600	; 0xe1000
 8000820:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000822:	2300      	movs	r3, #0
 8000824:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000826:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000828:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800082a:	220c      	movs	r2, #12
 800082c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000830:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000832:	f001 fc8b 	bl	800214c <HAL_UART_Init>
 8000836:	b900      	cbnz	r0, 800083a <MX_USART1_UART_Init+0x26>
}
 8000838:	bd08      	pop	{r3, pc}
    Error_Handler();
 800083a:	f7ff ff77 	bl	800072c <Error_Handler>
 800083e:	bf00      	nop
 8000840:	200000d0 	.word	0x200000d0
 8000844:	40011000 	.word	0x40011000

08000848 <SystemClock_Config>:
{
 8000848:	b500      	push	{lr}
 800084a:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800084c:	2230      	movs	r2, #48	; 0x30
 800084e:	2100      	movs	r1, #0
 8000850:	a808      	add	r0, sp, #32
 8000852:	f001 fe24 	bl	800249e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000856:	2300      	movs	r3, #0
 8000858:	9303      	str	r3, [sp, #12]
 800085a:	9304      	str	r3, [sp, #16]
 800085c:	9305      	str	r3, [sp, #20]
 800085e:	9306      	str	r3, [sp, #24]
 8000860:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	9301      	str	r3, [sp, #4]
 8000864:	4a1f      	ldr	r2, [pc, #124]	; (80008e4 <SystemClock_Config+0x9c>)
 8000866:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000868:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800086c:	6411      	str	r1, [r2, #64]	; 0x40
 800086e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8000870:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 8000874:	9201      	str	r2, [sp, #4]
 8000876:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000878:	9302      	str	r3, [sp, #8]
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <SystemClock_Config+0xa0>)
 800087c:	681a      	ldr	r2, [r3, #0]
 800087e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8000882:	601a      	str	r2, [r3, #0]
 8000884:	681b      	ldr	r3, [r3, #0]
 8000886:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800088a:	9302      	str	r3, [sp, #8]
 800088c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800088e:	2301      	movs	r3, #1
 8000890:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000892:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000896:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000898:	2302      	movs	r3, #2
 800089a:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800089c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80008a0:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 80008a2:	220c      	movs	r2, #12
 80008a4:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80008a6:	2260      	movs	r2, #96	; 0x60
 80008a8:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008aa:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008ac:	2304      	movs	r3, #4
 80008ae:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008b0:	a808      	add	r0, sp, #32
 80008b2:	f000 fb21 	bl	8000ef8 <HAL_RCC_OscConfig>
 80008b6:	b988      	cbnz	r0, 80008dc <SystemClock_Config+0x94>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b8:	230f      	movs	r3, #15
 80008ba:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008bc:	2302      	movs	r3, #2
 80008be:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008c8:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008ca:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008cc:	2103      	movs	r1, #3
 80008ce:	a803      	add	r0, sp, #12
 80008d0:	f000 fd62 	bl	8001398 <HAL_RCC_ClockConfig>
 80008d4:	b920      	cbnz	r0, 80008e0 <SystemClock_Config+0x98>
}
 80008d6:	b015      	add	sp, #84	; 0x54
 80008d8:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80008dc:	f7ff ff26 	bl	800072c <Error_Handler>
    Error_Handler();
 80008e0:	f7ff ff24 	bl	800072c <Error_Handler>
 80008e4:	40023800 	.word	0x40023800
 80008e8:	40007000 	.word	0x40007000

080008ec <main>:
{
 80008ec:	b508      	push	{r3, lr}
  HAL_Init();
 80008ee:	f000 f987 	bl	8000c00 <HAL_Init>
  SystemClock_Config();
 80008f2:	f7ff ffa9 	bl	8000848 <SystemClock_Config>
  MX_GPIO_Init();
 80008f6:	f7ff fe41 	bl	800057c <MX_GPIO_Init>
  MX_TIM1_Init();
 80008fa:	f7ff ff19 	bl	8000730 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80008fe:	f7ff ff89 	bl	8000814 <MX_USART1_UART_Init>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1); // Primary channel - rising edge
 8000902:	4c05      	ldr	r4, [pc, #20]	; (8000918 <main+0x2c>)
 8000904:	2100      	movs	r1, #0
 8000906:	4620      	mov	r0, r4
 8000908:	f001 fa64 	bl	8001dd4 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start(&htim1, TIM_CHANNEL_2);    // Secondary channel - falling edge
 800090c:	2104      	movs	r1, #4
 800090e:	4620      	mov	r0, r4
 8000910:	f001 f9d2 	bl	8001cb8 <HAL_TIM_IC_Start>
  while (1)
 8000914:	e7fe      	b.n	8000914 <main+0x28>
 8000916:	bf00      	nop
 8000918:	20000088 	.word	0x20000088

0800091c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800091c:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800091e:	2100      	movs	r1, #0
 8000920:	9100      	str	r1, [sp, #0]
 8000922:	4b0b      	ldr	r3, [pc, #44]	; (8000950 <HAL_MspInit+0x34>)
 8000924:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000926:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800092a:	645a      	str	r2, [r3, #68]	; 0x44
 800092c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800092e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000932:	9200      	str	r2, [sp, #0]
 8000934:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000936:	9101      	str	r1, [sp, #4]
 8000938:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800093a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800093e:	641a      	str	r2, [r3, #64]	; 0x40
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000946:	9301      	str	r3, [sp, #4]
 8000948:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800094a:	b002      	add	sp, #8
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	40023800 	.word	0x40023800

08000954 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000954:	b510      	push	{r4, lr}
 8000956:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	2300      	movs	r3, #0
 800095a:	9303      	str	r3, [sp, #12]
 800095c:	9304      	str	r3, [sp, #16]
 800095e:	9305      	str	r3, [sp, #20]
 8000960:	9306      	str	r3, [sp, #24]
 8000962:	9307      	str	r3, [sp, #28]
  if(htim_base->Instance==TIM1)
 8000964:	6802      	ldr	r2, [r0, #0]
 8000966:	4b24      	ldr	r3, [pc, #144]	; (80009f8 <HAL_TIM_Base_MspInit+0xa4>)
 8000968:	429a      	cmp	r2, r3
 800096a:	d001      	beq.n	8000970 <HAL_TIM_Base_MspInit+0x1c>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800096c:	b008      	add	sp, #32
 800096e:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000970:	2400      	movs	r4, #0
 8000972:	9401      	str	r4, [sp, #4]
 8000974:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8000978:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800097a:	f042 0201 	orr.w	r2, r2, #1
 800097e:	645a      	str	r2, [r3, #68]	; 0x44
 8000980:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000982:	f002 0201 	and.w	r2, r2, #1
 8000986:	9201      	str	r2, [sp, #4]
 8000988:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800098a:	9402      	str	r4, [sp, #8]
 800098c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800098e:	f042 0201 	orr.w	r2, r2, #1
 8000992:	631a      	str	r2, [r3, #48]	; 0x30
 8000994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000996:	f003 0301 	and.w	r3, r3, #1
 800099a:	9302      	str	r3, [sp, #8]
 800099c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800099e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80009a2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a4:	2302      	movs	r3, #2
 80009a6:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80009a8:	2301      	movs	r3, #1
 80009aa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ac:	a903      	add	r1, sp, #12
 80009ae:	4813      	ldr	r0, [pc, #76]	; (80009fc <HAL_TIM_Base_MspInit+0xa8>)
 80009b0:	f000 f9be 	bl	8000d30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80009b4:	4622      	mov	r2, r4
 80009b6:	4621      	mov	r1, r4
 80009b8:	2018      	movs	r0, #24
 80009ba:	f000 f95f 	bl	8000c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80009be:	2018      	movs	r0, #24
 80009c0:	f000 f994 	bl	8000cec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80009c4:	4622      	mov	r2, r4
 80009c6:	4621      	mov	r1, r4
 80009c8:	2019      	movs	r0, #25
 80009ca:	f000 f957 	bl	8000c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80009ce:	2019      	movs	r0, #25
 80009d0:	f000 f98c 	bl	8000cec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80009d4:	4622      	mov	r2, r4
 80009d6:	4621      	mov	r1, r4
 80009d8:	201a      	movs	r0, #26
 80009da:	f000 f94f 	bl	8000c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80009de:	201a      	movs	r0, #26
 80009e0:	f000 f984 	bl	8000cec <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 80009e4:	4622      	mov	r2, r4
 80009e6:	4621      	mov	r1, r4
 80009e8:	201b      	movs	r0, #27
 80009ea:	f000 f947 	bl	8000c7c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80009ee:	201b      	movs	r0, #27
 80009f0:	f000 f97c 	bl	8000cec <HAL_NVIC_EnableIRQ>
}
 80009f4:	e7ba      	b.n	800096c <HAL_TIM_Base_MspInit+0x18>
 80009f6:	bf00      	nop
 80009f8:	40010000 	.word	0x40010000
 80009fc:	40020000 	.word	0x40020000

08000a00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a00:	b500      	push	{lr}
 8000a02:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a04:	2300      	movs	r3, #0
 8000a06:	9303      	str	r3, [sp, #12]
 8000a08:	9304      	str	r3, [sp, #16]
 8000a0a:	9305      	str	r3, [sp, #20]
 8000a0c:	9306      	str	r3, [sp, #24]
 8000a0e:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8000a10:	6802      	ldr	r2, [r0, #0]
 8000a12:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8000a16:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d002      	beq.n	8000a24 <HAL_UART_MspInit+0x24>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a1e:	b009      	add	sp, #36	; 0x24
 8000a20:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a24:	2100      	movs	r1, #0
 8000a26:	9101      	str	r1, [sp, #4]
 8000a28:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 8000a2c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000a2e:	f042 0210 	orr.w	r2, r2, #16
 8000a32:	645a      	str	r2, [r3, #68]	; 0x44
 8000a34:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000a36:	f002 0210 	and.w	r2, r2, #16
 8000a3a:	9201      	str	r2, [sp, #4]
 8000a3c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	9102      	str	r1, [sp, #8]
 8000a40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a42:	f042 0201 	orr.w	r2, r2, #1
 8000a46:	631a      	str	r2, [r3, #48]	; 0x30
 8000a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a4a:	f003 0301 	and.w	r3, r3, #1
 8000a4e:	9302      	str	r3, [sp, #8]
 8000a50:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a52:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a56:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a58:	2302      	movs	r3, #2
 8000a5a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a5c:	2303      	movs	r3, #3
 8000a5e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000a60:	2307      	movs	r3, #7
 8000a62:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a64:	a903      	add	r1, sp, #12
 8000a66:	4802      	ldr	r0, [pc, #8]	; (8000a70 <HAL_UART_MspInit+0x70>)
 8000a68:	f000 f962 	bl	8000d30 <HAL_GPIO_Init>
}
 8000a6c:	e7d7      	b.n	8000a1e <HAL_UART_MspInit+0x1e>
 8000a6e:	bf00      	nop
 8000a70:	40020000 	.word	0x40020000

08000a74 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a74:	e7fe      	b.n	8000a74 <NMI_Handler>

08000a76 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a76:	e7fe      	b.n	8000a76 <HardFault_Handler>

08000a78 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <MemManage_Handler>

08000a7a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a7a:	e7fe      	b.n	8000a7a <BusFault_Handler>

08000a7c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a7c:	e7fe      	b.n	8000a7c <UsageFault_Handler>

08000a7e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a7e:	4770      	bx	lr

08000a80 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a80:	4770      	bx	lr

08000a82 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a82:	4770      	bx	lr

08000a84 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a86:	f000 f8d5 	bl	8000c34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a8a:	bd08      	pop	{r3, pc}

08000a8c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8000a8c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a8e:	4802      	ldr	r0, [pc, #8]	; (8000a98 <TIM1_BRK_TIM9_IRQHandler+0xc>)
 8000a90:	f000 fdf6 	bl	8001680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8000a94:	bd08      	pop	{r3, pc}
 8000a96:	bf00      	nop
 8000a98:	20000088 	.word	0x20000088

08000a9c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000a9c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000a9e:	4802      	ldr	r0, [pc, #8]	; (8000aa8 <TIM1_UP_TIM10_IRQHandler+0xc>)
 8000aa0:	f000 fdee 	bl	8001680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aa4:	bd08      	pop	{r3, pc}
 8000aa6:	bf00      	nop
 8000aa8:	20000088 	.word	0x20000088

08000aac <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000aac:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000aae:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <TIM1_TRG_COM_TIM11_IRQHandler+0xc>)
 8000ab0:	f000 fde6 	bl	8001680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000ab4:	bd08      	pop	{r3, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000088 	.word	0x20000088

08000abc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8000abc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000abe:	4802      	ldr	r0, [pc, #8]	; (8000ac8 <TIM1_CC_IRQHandler+0xc>)
 8000ac0:	f000 fdde 	bl	8001680 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8000ac4:	bd08      	pop	{r3, pc}
 8000ac6:	bf00      	nop
 8000ac8:	20000088 	.word	0x20000088

08000acc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000acc:	b570      	push	{r4, r5, r6, lr}
 8000ace:	460c      	mov	r4, r1
 8000ad0:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad2:	2500      	movs	r5, #0
 8000ad4:	e006      	b.n	8000ae4 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000ad6:	f3af 8000 	nop.w
 8000ada:	4621      	mov	r1, r4
 8000adc:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae0:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000ae2:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae4:	42b5      	cmp	r5, r6
 8000ae6:	dbf6      	blt.n	8000ad6 <_read+0xa>
  }

  return len;
}
 8000ae8:	4630      	mov	r0, r6
 8000aea:	bd70      	pop	{r4, r5, r6, pc}

08000aec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000af0:	4770      	bx	lr

08000af2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000af2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000af6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000af8:	2000      	movs	r0, #0
 8000afa:	4770      	bx	lr

08000afc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000afc:	2001      	movs	r0, #1
 8000afe:	4770      	bx	lr

08000b00 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000b00:	2000      	movs	r0, #0
 8000b02:	4770      	bx	lr

08000b04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b04:	b510      	push	{r4, lr}
 8000b06:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b08:	4a0c      	ldr	r2, [pc, #48]	; (8000b3c <_sbrk+0x38>)
 8000b0a:	490d      	ldr	r1, [pc, #52]	; (8000b40 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b0c:	480d      	ldr	r0, [pc, #52]	; (8000b44 <_sbrk+0x40>)
 8000b0e:	6800      	ldr	r0, [r0, #0]
 8000b10:	b140      	cbz	r0, 8000b24 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b12:	480c      	ldr	r0, [pc, #48]	; (8000b44 <_sbrk+0x40>)
 8000b14:	6800      	ldr	r0, [r0, #0]
 8000b16:	4403      	add	r3, r0
 8000b18:	1a52      	subs	r2, r2, r1
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	d806      	bhi.n	8000b2c <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000b1e:	4a09      	ldr	r2, [pc, #36]	; (8000b44 <_sbrk+0x40>)
 8000b20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000b22:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000b24:	4807      	ldr	r0, [pc, #28]	; (8000b44 <_sbrk+0x40>)
 8000b26:	4c08      	ldr	r4, [pc, #32]	; (8000b48 <_sbrk+0x44>)
 8000b28:	6004      	str	r4, [r0, #0]
 8000b2a:	e7f2      	b.n	8000b12 <_sbrk+0xe>
    errno = ENOMEM;
 8000b2c:	f001 fd06 	bl	800253c <__errno>
 8000b30:	230c      	movs	r3, #12
 8000b32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b38:	e7f3      	b.n	8000b22 <_sbrk+0x1e>
 8000b3a:	bf00      	nop
 8000b3c:	20020000 	.word	0x20020000
 8000b40:	00000400 	.word	0x00000400
 8000b44:	2000011c 	.word	0x2000011c
 8000b48:	20000270 	.word	0x20000270

08000b4c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b4c:	4a03      	ldr	r2, [pc, #12]	; (8000b5c <SystemInit+0x10>)
 8000b4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8000b52:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b56:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b5a:	4770      	bx	lr
 8000b5c:	e000ed00 	.word	0xe000ed00

08000b60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b98 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b64:	480d      	ldr	r0, [pc, #52]	; (8000b9c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000b66:	490e      	ldr	r1, [pc, #56]	; (8000ba0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000b68:	4a0e      	ldr	r2, [pc, #56]	; (8000ba4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000b6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b6c:	e002      	b.n	8000b74 <LoopCopyDataInit>

08000b6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b72:	3304      	adds	r3, #4

08000b74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b78:	d3f9      	bcc.n	8000b6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ba8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b7c:	4c0b      	ldr	r4, [pc, #44]	; (8000bac <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b80:	e001      	b.n	8000b86 <LoopFillZerobss>

08000b82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b84:	3204      	adds	r2, #4

08000b86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b88:	d3fb      	bcc.n	8000b82 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b8a:	f7ff ffdf 	bl	8000b4c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b8e:	f001 fcdb 	bl	8002548 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b92:	f7ff feab 	bl	80008ec <main>
  bx  lr    
 8000b96:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b98:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ba0:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ba4:	08003228 	.word	0x08003228
  ldr r2, =_sbss
 8000ba8:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000bac:	20000270 	.word	0x20000270

08000bb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bb0:	e7fe      	b.n	8000bb0 <ADC_IRQHandler>
	...

08000bb4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bb4:	b510      	push	{r4, lr}
 8000bb6:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <HAL_InitTick+0x40>)
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8000bc4:	4a0c      	ldr	r2, [pc, #48]	; (8000bf8 <HAL_InitTick+0x44>)
 8000bc6:	6810      	ldr	r0, [r2, #0]
 8000bc8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000bcc:	f000 f89c 	bl	8000d08 <HAL_SYSTICK_Config>
 8000bd0:	b968      	cbnz	r0, 8000bee <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bd2:	2c0f      	cmp	r4, #15
 8000bd4:	d901      	bls.n	8000bda <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000bd6:	2001      	movs	r0, #1
 8000bd8:	e00a      	b.n	8000bf0 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	4621      	mov	r1, r4
 8000bde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be2:	f000 f84b 	bl	8000c7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000be6:	4b05      	ldr	r3, [pc, #20]	; (8000bfc <HAL_InitTick+0x48>)
 8000be8:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000bea:	2000      	movs	r0, #0
 8000bec:	e000      	b.n	8000bf0 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000bee:	2001      	movs	r0, #1
}
 8000bf0:	bd10      	pop	{r4, pc}
 8000bf2:	bf00      	nop
 8000bf4:	20000008 	.word	0x20000008
 8000bf8:	20000004 	.word	0x20000004
 8000bfc:	2000000c 	.word	0x2000000c

08000c00 <HAL_Init>:
{
 8000c00:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c02:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <HAL_Init+0x30>)
 8000c04:	681a      	ldr	r2, [r3, #0]
 8000c06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000c0a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c0c:	681a      	ldr	r2, [r3, #0]
 8000c0e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000c12:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c14:	681a      	ldr	r2, [r3, #0]
 8000c16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000c1a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c1c:	2003      	movs	r0, #3
 8000c1e:	f000 f81b 	bl	8000c58 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c22:	200f      	movs	r0, #15
 8000c24:	f7ff ffc6 	bl	8000bb4 <HAL_InitTick>
  HAL_MspInit();
 8000c28:	f7ff fe78 	bl	800091c <HAL_MspInit>
}
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	bd08      	pop	{r3, pc}
 8000c30:	40023c00 	.word	0x40023c00

08000c34 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c34:	4a03      	ldr	r2, [pc, #12]	; (8000c44 <HAL_IncTick+0x10>)
 8000c36:	6811      	ldr	r1, [r2, #0]
 8000c38:	4b03      	ldr	r3, [pc, #12]	; (8000c48 <HAL_IncTick+0x14>)
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	440b      	add	r3, r1
 8000c3e:	6013      	str	r3, [r2, #0]
}
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	20000120 	.word	0x20000120
 8000c48:	20000008 	.word	0x20000008

08000c4c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000c4c:	4b01      	ldr	r3, [pc, #4]	; (8000c54 <HAL_GetTick+0x8>)
 8000c4e:	6818      	ldr	r0, [r3, #0]
}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	20000120 	.word	0x20000120

08000c58 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c58:	4a07      	ldr	r2, [pc, #28]	; (8000c78 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000c5a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c5c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000c60:	041b      	lsls	r3, r3, #16
 8000c62:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c64:	0200      	lsls	r0, r0, #8
 8000c66:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c6a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000c6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8000c74:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000c76:	4770      	bx	lr
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c7c:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c7e:	4b19      	ldr	r3, [pc, #100]	; (8000ce4 <HAL_NVIC_SetPriority+0x68>)
 8000c80:	68db      	ldr	r3, [r3, #12]
 8000c82:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c86:	f1c3 0c07 	rsb	ip, r3, #7
 8000c8a:	f1bc 0f04 	cmp.w	ip, #4
 8000c8e:	bf28      	it	cs
 8000c90:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c94:	f103 0e04 	add.w	lr, r3, #4
 8000c98:	f1be 0f06 	cmp.w	lr, #6
 8000c9c:	d918      	bls.n	8000cd0 <HAL_NVIC_SetPriority+0x54>
 8000c9e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8000ca4:	fa0e fc0c 	lsl.w	ip, lr, ip
 8000ca8:	ea21 010c 	bic.w	r1, r1, ip
 8000cac:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cae:	fa0e fe03 	lsl.w	lr, lr, r3
 8000cb2:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb6:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8000cb8:	2800      	cmp	r0, #0
 8000cba:	db0b      	blt.n	8000cd4 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	0112      	lsls	r2, r2, #4
 8000cbe:	b2d2      	uxtb	r2, r2
 8000cc0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8000cc4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8000cc8:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8000ccc:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	e7e5      	b.n	8000ca0 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd4:	f000 000f 	and.w	r0, r0, #15
 8000cd8:	0112      	lsls	r2, r2, #4
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	4b02      	ldr	r3, [pc, #8]	; (8000ce8 <HAL_NVIC_SetPriority+0x6c>)
 8000cde:	541a      	strb	r2, [r3, r0]
 8000ce0:	e7f4      	b.n	8000ccc <HAL_NVIC_SetPriority+0x50>
 8000ce2:	bf00      	nop
 8000ce4:	e000ed00 	.word	0xe000ed00
 8000ce8:	e000ed14 	.word	0xe000ed14

08000cec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000cec:	2800      	cmp	r0, #0
 8000cee:	db07      	blt.n	8000d00 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cf0:	f000 021f 	and.w	r2, r0, #31
 8000cf4:	0940      	lsrs	r0, r0, #5
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	4093      	lsls	r3, r2
 8000cfa:	4a02      	ldr	r2, [pc, #8]	; (8000d04 <HAL_NVIC_EnableIRQ+0x18>)
 8000cfc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000e100 	.word	0xe000e100

08000d08 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d08:	3801      	subs	r0, #1
 8000d0a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000d0e:	d20b      	bcs.n	8000d28 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d10:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
 8000d14:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d16:	4a05      	ldr	r2, [pc, #20]	; (8000d2c <HAL_SYSTICK_Config+0x24>)
 8000d18:	21f0      	movs	r1, #240	; 0xf0
 8000d1a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d1e:	2000      	movs	r0, #0
 8000d20:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d22:	2207      	movs	r2, #7
 8000d24:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d26:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000d28:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000d2a:	4770      	bx	lr
 8000d2c:	e000ed00 	.word	0xe000ed00

08000d30 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d30:	2300      	movs	r3, #0
 8000d32:	2b0f      	cmp	r3, #15
 8000d34:	f200 80d7 	bhi.w	8000ee6 <HAL_GPIO_Init+0x1b6>
{
 8000d38:	b570      	push	{r4, r5, r6, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	e065      	b.n	8000e0a <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000d3e:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000d40:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000d44:	2403      	movs	r4, #3
 8000d46:	fa04 f40e 	lsl.w	r4, r4, lr
 8000d4a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d4e:	68cc      	ldr	r4, [r1, #12]
 8000d50:	fa04 f40e 	lsl.w	r4, r4, lr
 8000d54:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000d56:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d58:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000d5a:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d5e:	684a      	ldr	r2, [r1, #4]
 8000d60:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000d64:	409a      	lsls	r2, r3
 8000d66:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000d68:	6042      	str	r2, [r0, #4]
 8000d6a:	e05c      	b.n	8000e26 <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000d6c:	08dc      	lsrs	r4, r3, #3
 8000d6e:	3408      	adds	r4, #8
 8000d70:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000d74:	f003 0507 	and.w	r5, r3, #7
 8000d78:	00ad      	lsls	r5, r5, #2
 8000d7a:	f04f 0e0f 	mov.w	lr, #15
 8000d7e:	fa0e fe05 	lsl.w	lr, lr, r5
 8000d82:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000d86:	690a      	ldr	r2, [r1, #16]
 8000d88:	40aa      	lsls	r2, r5
 8000d8a:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000d8e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000d92:	e05c      	b.n	8000e4e <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d94:	2204      	movs	r2, #4
 8000d96:	e000      	b.n	8000d9a <HAL_GPIO_Init+0x6a>
 8000d98:	2200      	movs	r2, #0
 8000d9a:	fa02 f20e 	lsl.w	r2, r2, lr
 8000d9e:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000da0:	3402      	adds	r4, #2
 8000da2:	4d51      	ldr	r5, [pc, #324]	; (8000ee8 <HAL_GPIO_Init+0x1b8>)
 8000da4:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000da8:	4a50      	ldr	r2, [pc, #320]	; (8000eec <HAL_GPIO_Init+0x1bc>)
 8000daa:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000dac:	ea6f 020c 	mvn.w	r2, ip
 8000db0:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000db4:	684e      	ldr	r6, [r1, #4]
 8000db6:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
 8000dba:	d001      	beq.n	8000dc0 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000dbc:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000dc0:	4c4a      	ldr	r4, [pc, #296]	; (8000eec <HAL_GPIO_Init+0x1bc>)
 8000dc2:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000dc4:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000dc6:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000dca:	684e      	ldr	r6, [r1, #4]
 8000dcc:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8000dd0:	d001      	beq.n	8000dd6 <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000dd2:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000dd6:	4c45      	ldr	r4, [pc, #276]	; (8000eec <HAL_GPIO_Init+0x1bc>)
 8000dd8:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000dda:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000ddc:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000de0:	684e      	ldr	r6, [r1, #4]
 8000de2:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8000de6:	d001      	beq.n	8000dec <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000de8:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000dec:	4c3f      	ldr	r4, [pc, #252]	; (8000eec <HAL_GPIO_Init+0x1bc>)
 8000dee:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000df0:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000df2:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000df4:	684d      	ldr	r5, [r1, #4]
 8000df6:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 8000dfa:	d001      	beq.n	8000e00 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000dfc:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000e00:	4c3a      	ldr	r4, [pc, #232]	; (8000eec <HAL_GPIO_Init+0x1bc>)
 8000e02:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e04:	3301      	adds	r3, #1
 8000e06:	2b0f      	cmp	r3, #15
 8000e08:	d86b      	bhi.n	8000ee2 <HAL_GPIO_Init+0x1b2>
    ioposition = 0x01U << position;
 8000e0a:	2201      	movs	r2, #1
 8000e0c:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0e:	680c      	ldr	r4, [r1, #0]
 8000e10:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000e14:	ea32 0404 	bics.w	r4, r2, r4
 8000e18:	d1f4      	bne.n	8000e04 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1a:	684c      	ldr	r4, [r1, #4]
 8000e1c:	f004 0403 	and.w	r4, r4, #3
 8000e20:	3c01      	subs	r4, #1
 8000e22:	2c01      	cmp	r4, #1
 8000e24:	d98b      	bls.n	8000d3e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e26:	684a      	ldr	r2, [r1, #4]
 8000e28:	f002 0203 	and.w	r2, r2, #3
 8000e2c:	2a03      	cmp	r2, #3
 8000e2e:	d009      	beq.n	8000e44 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000e30:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e32:	005d      	lsls	r5, r3, #1
 8000e34:	2203      	movs	r2, #3
 8000e36:	40aa      	lsls	r2, r5
 8000e38:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e3c:	688a      	ldr	r2, [r1, #8]
 8000e3e:	40aa      	lsls	r2, r5
 8000e40:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000e42:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e44:	684a      	ldr	r2, [r1, #4]
 8000e46:	f002 0203 	and.w	r2, r2, #3
 8000e4a:	2a02      	cmp	r2, #2
 8000e4c:	d08e      	beq.n	8000d6c <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000e4e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000e50:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000e54:	2203      	movs	r2, #3
 8000e56:	fa02 f20e 	lsl.w	r2, r2, lr
 8000e5a:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e5e:	684a      	ldr	r2, [r1, #4]
 8000e60:	f002 0203 	and.w	r2, r2, #3
 8000e64:	fa02 f20e 	lsl.w	r2, r2, lr
 8000e68:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000e6a:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000e6c:	684a      	ldr	r2, [r1, #4]
 8000e6e:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8000e72:	d0c7      	beq.n	8000e04 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e74:	2200      	movs	r2, #0
 8000e76:	9201      	str	r2, [sp, #4]
 8000e78:	4a1d      	ldr	r2, [pc, #116]	; (8000ef0 <HAL_GPIO_Init+0x1c0>)
 8000e7a:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8000e7c:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8000e80:	6454      	str	r4, [r2, #68]	; 0x44
 8000e82:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8000e84:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8000e88:	9201      	str	r2, [sp, #4]
 8000e8a:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000e8c:	089c      	lsrs	r4, r3, #2
 8000e8e:	1ca5      	adds	r5, r4, #2
 8000e90:	4a15      	ldr	r2, [pc, #84]	; (8000ee8 <HAL_GPIO_Init+0x1b8>)
 8000e92:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000e96:	f003 0e03 	and.w	lr, r3, #3
 8000e9a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000e9e:	220f      	movs	r2, #15
 8000ea0:	fa02 f20e 	lsl.w	r2, r2, lr
 8000ea4:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ea8:	4a12      	ldr	r2, [pc, #72]	; (8000ef4 <HAL_GPIO_Init+0x1c4>)
 8000eaa:	4290      	cmp	r0, r2
 8000eac:	f43f af74 	beq.w	8000d98 <HAL_GPIO_Init+0x68>
 8000eb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000eb4:	4290      	cmp	r0, r2
 8000eb6:	d00e      	beq.n	8000ed6 <HAL_GPIO_Init+0x1a6>
 8000eb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ebc:	4290      	cmp	r0, r2
 8000ebe:	d00c      	beq.n	8000eda <HAL_GPIO_Init+0x1aa>
 8000ec0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ec4:	4290      	cmp	r0, r2
 8000ec6:	d00a      	beq.n	8000ede <HAL_GPIO_Init+0x1ae>
 8000ec8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000ecc:	4290      	cmp	r0, r2
 8000ece:	f43f af61 	beq.w	8000d94 <HAL_GPIO_Init+0x64>
 8000ed2:	2207      	movs	r2, #7
 8000ed4:	e761      	b.n	8000d9a <HAL_GPIO_Init+0x6a>
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	e75f      	b.n	8000d9a <HAL_GPIO_Init+0x6a>
 8000eda:	2202      	movs	r2, #2
 8000edc:	e75d      	b.n	8000d9a <HAL_GPIO_Init+0x6a>
 8000ede:	2203      	movs	r2, #3
 8000ee0:	e75b      	b.n	8000d9a <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd70      	pop	{r4, r5, r6, pc}
 8000ee6:	4770      	bx	lr
 8000ee8:	40013800 	.word	0x40013800
 8000eec:	40013c00 	.word	0x40013c00
 8000ef0:	40023800 	.word	0x40023800
 8000ef4:	40020000 	.word	0x40020000

08000ef8 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	f000 81e0 	beq.w	80012be <HAL_RCC_OscConfig+0x3c6>
{
 8000efe:	b570      	push	{r4, r5, r6, lr}
 8000f00:	b082      	sub	sp, #8
 8000f02:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f04:	6803      	ldr	r3, [r0, #0]
 8000f06:	f013 0f01 	tst.w	r3, #1
 8000f0a:	d03b      	beq.n	8000f84 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f0c:	4b9f      	ldr	r3, [pc, #636]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f003 030c 	and.w	r3, r3, #12
 8000f14:	2b04      	cmp	r3, #4
 8000f16:	d02c      	beq.n	8000f72 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f18:	4b9c      	ldr	r3, [pc, #624]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000f20:	2b08      	cmp	r3, #8
 8000f22:	d021      	beq.n	8000f68 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f24:	6863      	ldr	r3, [r4, #4]
 8000f26:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f2a:	d04f      	beq.n	8000fcc <HAL_RCC_OscConfig+0xd4>
 8000f2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f30:	d052      	beq.n	8000fd8 <HAL_RCC_OscConfig+0xe0>
 8000f32:	4b96      	ldr	r3, [pc, #600]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	681a      	ldr	r2, [r3, #0]
 8000f3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000f42:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000f44:	6863      	ldr	r3, [r4, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d050      	beq.n	8000fec <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f4a:	f7ff fe7f 	bl	8000c4c <HAL_GetTick>
 8000f4e:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000f50:	4b8e      	ldr	r3, [pc, #568]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f58:	d114      	bne.n	8000f84 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000f5a:	f7ff fe77 	bl	8000c4c <HAL_GetTick>
 8000f5e:	1b40      	subs	r0, r0, r5
 8000f60:	2864      	cmp	r0, #100	; 0x64
 8000f62:	d9f5      	bls.n	8000f50 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000f64:	2003      	movs	r0, #3
 8000f66:	e1b1      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000f68:	4b88      	ldr	r3, [pc, #544]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8000f70:	d0d8      	beq.n	8000f24 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f72:	4b86      	ldr	r3, [pc, #536]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000f7a:	d003      	beq.n	8000f84 <HAL_RCC_OscConfig+0x8c>
 8000f7c:	6863      	ldr	r3, [r4, #4]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f000 819f 	beq.w	80012c2 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f84:	6823      	ldr	r3, [r4, #0]
 8000f86:	f013 0f02 	tst.w	r3, #2
 8000f8a:	d054      	beq.n	8001036 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f8c:	4b7f      	ldr	r3, [pc, #508]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f8e:	689b      	ldr	r3, [r3, #8]
 8000f90:	f013 0f0c 	tst.w	r3, #12
 8000f94:	d03e      	beq.n	8001014 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000f96:	4b7d      	ldr	r3, [pc, #500]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000f9e:	2b08      	cmp	r3, #8
 8000fa0:	d033      	beq.n	800100a <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000fa2:	68e3      	ldr	r3, [r4, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d068      	beq.n	800107a <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000fa8:	4b79      	ldr	r3, [pc, #484]	; (8001190 <HAL_RCC_OscConfig+0x298>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fae:	f7ff fe4d 	bl	8000c4c <HAL_GetTick>
 8000fb2:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fb4:	4b75      	ldr	r3, [pc, #468]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f013 0f02 	tst.w	r3, #2
 8000fbc:	d154      	bne.n	8001068 <HAL_RCC_OscConfig+0x170>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fe45 	bl	8000c4c <HAL_GetTick>
 8000fc2:	1b40      	subs	r0, r0, r5
 8000fc4:	2802      	cmp	r0, #2
 8000fc6:	d9f5      	bls.n	8000fb4 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000fc8:	2003      	movs	r0, #3
 8000fca:	e17f      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fcc:	4a6f      	ldr	r2, [pc, #444]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000fce:	6813      	ldr	r3, [r2, #0]
 8000fd0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fd4:	6013      	str	r3, [r2, #0]
 8000fd6:	e7b5      	b.n	8000f44 <HAL_RCC_OscConfig+0x4c>
 8000fd8:	4b6c      	ldr	r3, [pc, #432]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000fda:	681a      	ldr	r2, [r3, #0]
 8000fdc:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8000fe8:	601a      	str	r2, [r3, #0]
 8000fea:	e7ab      	b.n	8000f44 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000fec:	f7ff fe2e 	bl	8000c4c <HAL_GetTick>
 8000ff0:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ff2:	4b66      	ldr	r3, [pc, #408]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8000ffa:	d0c3      	beq.n	8000f84 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ffc:	f7ff fe26 	bl	8000c4c <HAL_GetTick>
 8001000:	1b40      	subs	r0, r0, r5
 8001002:	2864      	cmp	r0, #100	; 0x64
 8001004:	d9f5      	bls.n	8000ff2 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8001006:	2003      	movs	r0, #3
 8001008:	e160      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800100a:	4b60      	ldr	r3, [pc, #384]	; (800118c <HAL_RCC_OscConfig+0x294>)
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001012:	d1c6      	bne.n	8000fa2 <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001014:	4b5d      	ldr	r3, [pc, #372]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f013 0f02 	tst.w	r3, #2
 800101c:	d003      	beq.n	8001026 <HAL_RCC_OscConfig+0x12e>
 800101e:	68e3      	ldr	r3, [r4, #12]
 8001020:	2b01      	cmp	r3, #1
 8001022:	f040 8150 	bne.w	80012c6 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001026:	4a59      	ldr	r2, [pc, #356]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001028:	6813      	ldr	r3, [r2, #0]
 800102a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800102e:	6921      	ldr	r1, [r4, #16]
 8001030:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001034:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001036:	6823      	ldr	r3, [r4, #0]
 8001038:	f013 0f08 	tst.w	r3, #8
 800103c:	d042      	beq.n	80010c4 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800103e:	6963      	ldr	r3, [r4, #20]
 8001040:	b36b      	cbz	r3, 800109e <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001042:	4b53      	ldr	r3, [pc, #332]	; (8001190 <HAL_RCC_OscConfig+0x298>)
 8001044:	2201      	movs	r2, #1
 8001046:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800104a:	f7ff fdff 	bl	8000c4c <HAL_GetTick>
 800104e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001050:	4b4e      	ldr	r3, [pc, #312]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001052:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001054:	f013 0f02 	tst.w	r3, #2
 8001058:	d134      	bne.n	80010c4 <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800105a:	f7ff fdf7 	bl	8000c4c <HAL_GetTick>
 800105e:	1b40      	subs	r0, r0, r5
 8001060:	2802      	cmp	r0, #2
 8001062:	d9f5      	bls.n	8001050 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8001064:	2003      	movs	r0, #3
 8001066:	e131      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001068:	4a48      	ldr	r2, [pc, #288]	; (800118c <HAL_RCC_OscConfig+0x294>)
 800106a:	6813      	ldr	r3, [r2, #0]
 800106c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001070:	6921      	ldr	r1, [r4, #16]
 8001072:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001076:	6013      	str	r3, [r2, #0]
 8001078:	e7dd      	b.n	8001036 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 800107a:	4b45      	ldr	r3, [pc, #276]	; (8001190 <HAL_RCC_OscConfig+0x298>)
 800107c:	2200      	movs	r2, #0
 800107e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001080:	f7ff fde4 	bl	8000c4c <HAL_GetTick>
 8001084:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001086:	4b41      	ldr	r3, [pc, #260]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f013 0f02 	tst.w	r3, #2
 800108e:	d0d2      	beq.n	8001036 <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001090:	f7ff fddc 	bl	8000c4c <HAL_GetTick>
 8001094:	1b40      	subs	r0, r0, r5
 8001096:	2802      	cmp	r0, #2
 8001098:	d9f5      	bls.n	8001086 <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 800109a:	2003      	movs	r0, #3
 800109c:	e116      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800109e:	4b3c      	ldr	r3, [pc, #240]	; (8001190 <HAL_RCC_OscConfig+0x298>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	f8c3 2e80 	str.w	r2, [r3, #3712]	; 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010a6:	f7ff fdd1 	bl	8000c4c <HAL_GetTick>
 80010aa:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80010ac:	4b37      	ldr	r3, [pc, #220]	; (800118c <HAL_RCC_OscConfig+0x294>)
 80010ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80010b0:	f013 0f02 	tst.w	r3, #2
 80010b4:	d006      	beq.n	80010c4 <HAL_RCC_OscConfig+0x1cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010b6:	f7ff fdc9 	bl	8000c4c <HAL_GetTick>
 80010ba:	1b40      	subs	r0, r0, r5
 80010bc:	2802      	cmp	r0, #2
 80010be:	d9f5      	bls.n	80010ac <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 80010c0:	2003      	movs	r0, #3
 80010c2:	e103      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010c4:	6823      	ldr	r3, [r4, #0]
 80010c6:	f013 0f04 	tst.w	r3, #4
 80010ca:	d077      	beq.n	80011bc <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010cc:	4b2f      	ldr	r3, [pc, #188]	; (800118c <HAL_RCC_OscConfig+0x294>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80010d4:	d133      	bne.n	800113e <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	9301      	str	r3, [sp, #4]
 80010da:	4b2c      	ldr	r3, [pc, #176]	; (800118c <HAL_RCC_OscConfig+0x294>)
 80010dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80010de:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80010e2:	641a      	str	r2, [r3, #64]	; 0x40
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	9301      	str	r3, [sp, #4]
 80010ec:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80010ee:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010f0:	4b28      	ldr	r3, [pc, #160]	; (8001194 <HAL_RCC_OscConfig+0x29c>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	f413 7f80 	tst.w	r3, #256	; 0x100
 80010f8:	d023      	beq.n	8001142 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010fa:	68a3      	ldr	r3, [r4, #8]
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d034      	beq.n	800116a <HAL_RCC_OscConfig+0x272>
 8001100:	2b05      	cmp	r3, #5
 8001102:	d038      	beq.n	8001176 <HAL_RCC_OscConfig+0x27e>
 8001104:	4b21      	ldr	r3, [pc, #132]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001106:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001108:	f022 0201 	bic.w	r2, r2, #1
 800110c:	671a      	str	r2, [r3, #112]	; 0x70
 800110e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001110:	f022 0204 	bic.w	r2, r2, #4
 8001114:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001116:	68a3      	ldr	r3, [r4, #8]
 8001118:	2b00      	cmp	r3, #0
 800111a:	d03d      	beq.n	8001198 <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800111c:	f7ff fd96 	bl	8000c4c <HAL_GetTick>
 8001120:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001122:	4b1a      	ldr	r3, [pc, #104]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001126:	f013 0f02 	tst.w	r3, #2
 800112a:	d146      	bne.n	80011ba <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800112c:	f7ff fd8e 	bl	8000c4c <HAL_GetTick>
 8001130:	1b80      	subs	r0, r0, r6
 8001132:	f241 3388 	movw	r3, #5000	; 0x1388
 8001136:	4298      	cmp	r0, r3
 8001138:	d9f3      	bls.n	8001122 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 800113a:	2003      	movs	r0, #3
 800113c:	e0c6      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 800113e:	2500      	movs	r5, #0
 8001140:	e7d6      	b.n	80010f0 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001142:	4a14      	ldr	r2, [pc, #80]	; (8001194 <HAL_RCC_OscConfig+0x29c>)
 8001144:	6813      	ldr	r3, [r2, #0]
 8001146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800114a:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800114c:	f7ff fd7e 	bl	8000c4c <HAL_GetTick>
 8001150:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001152:	4b10      	ldr	r3, [pc, #64]	; (8001194 <HAL_RCC_OscConfig+0x29c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f413 7f80 	tst.w	r3, #256	; 0x100
 800115a:	d1ce      	bne.n	80010fa <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800115c:	f7ff fd76 	bl	8000c4c <HAL_GetTick>
 8001160:	1b80      	subs	r0, r0, r6
 8001162:	2802      	cmp	r0, #2
 8001164:	d9f5      	bls.n	8001152 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8001166:	2003      	movs	r0, #3
 8001168:	e0b0      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800116a:	4a08      	ldr	r2, [pc, #32]	; (800118c <HAL_RCC_OscConfig+0x294>)
 800116c:	6f13      	ldr	r3, [r2, #112]	; 0x70
 800116e:	f043 0301 	orr.w	r3, r3, #1
 8001172:	6713      	str	r3, [r2, #112]	; 0x70
 8001174:	e7cf      	b.n	8001116 <HAL_RCC_OscConfig+0x21e>
 8001176:	4b05      	ldr	r3, [pc, #20]	; (800118c <HAL_RCC_OscConfig+0x294>)
 8001178:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800117a:	f042 0204 	orr.w	r2, r2, #4
 800117e:	671a      	str	r2, [r3, #112]	; 0x70
 8001180:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001182:	f042 0201 	orr.w	r2, r2, #1
 8001186:	671a      	str	r2, [r3, #112]	; 0x70
 8001188:	e7c5      	b.n	8001116 <HAL_RCC_OscConfig+0x21e>
 800118a:	bf00      	nop
 800118c:	40023800 	.word	0x40023800
 8001190:	42470000 	.word	0x42470000
 8001194:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001198:	f7ff fd58 	bl	8000c4c <HAL_GetTick>
 800119c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800119e:	4b52      	ldr	r3, [pc, #328]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 80011a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80011a2:	f013 0f02 	tst.w	r3, #2
 80011a6:	d008      	beq.n	80011ba <HAL_RCC_OscConfig+0x2c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80011a8:	f7ff fd50 	bl	8000c4c <HAL_GetTick>
 80011ac:	1b80      	subs	r0, r0, r6
 80011ae:	f241 3388 	movw	r3, #5000	; 0x1388
 80011b2:	4298      	cmp	r0, r3
 80011b4:	d9f3      	bls.n	800119e <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 80011b6:	2003      	movs	r0, #3
 80011b8:	e088      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011ba:	b9ed      	cbnz	r5, 80011f8 <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011bc:	69a3      	ldr	r3, [r4, #24]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	f000 8083 	beq.w	80012ca <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80011c4:	4a48      	ldr	r2, [pc, #288]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 80011c6:	6892      	ldr	r2, [r2, #8]
 80011c8:	f002 020c 	and.w	r2, r2, #12
 80011cc:	2a08      	cmp	r2, #8
 80011ce:	d051      	beq.n	8001274 <HAL_RCC_OscConfig+0x37c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80011d0:	2b02      	cmp	r3, #2
 80011d2:	d017      	beq.n	8001204 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011d4:	4b45      	ldr	r3, [pc, #276]	; (80012ec <HAL_RCC_OscConfig+0x3f4>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011da:	f7ff fd37 	bl	8000c4c <HAL_GetTick>
 80011de:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011e0:	4b41      	ldr	r3, [pc, #260]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80011e8:	d042      	beq.n	8001270 <HAL_RCC_OscConfig+0x378>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011ea:	f7ff fd2f 	bl	8000c4c <HAL_GetTick>
 80011ee:	1b00      	subs	r0, r0, r4
 80011f0:	2802      	cmp	r0, #2
 80011f2:	d9f5      	bls.n	80011e0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80011f4:	2003      	movs	r0, #3
 80011f6:	e069      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f8:	4a3b      	ldr	r2, [pc, #236]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 80011fa:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80011fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001200:	6413      	str	r3, [r2, #64]	; 0x40
 8001202:	e7db      	b.n	80011bc <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8001204:	4b39      	ldr	r3, [pc, #228]	; (80012ec <HAL_RCC_OscConfig+0x3f4>)
 8001206:	2200      	movs	r2, #0
 8001208:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800120a:	f7ff fd1f 	bl	8000c4c <HAL_GetTick>
 800120e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001210:	4b35      	ldr	r3, [pc, #212]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001218:	d006      	beq.n	8001228 <HAL_RCC_OscConfig+0x330>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800121a:	f7ff fd17 	bl	8000c4c <HAL_GetTick>
 800121e:	1b40      	subs	r0, r0, r5
 8001220:	2802      	cmp	r0, #2
 8001222:	d9f5      	bls.n	8001210 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8001224:	2003      	movs	r0, #3
 8001226:	e051      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001228:	69e3      	ldr	r3, [r4, #28]
 800122a:	6a22      	ldr	r2, [r4, #32]
 800122c:	4313      	orrs	r3, r2
 800122e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001230:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001234:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001236:	0852      	lsrs	r2, r2, #1
 8001238:	3a01      	subs	r2, #1
 800123a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800123e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001240:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001244:	4a28      	ldr	r2, [pc, #160]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 8001246:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 8001248:	4b28      	ldr	r3, [pc, #160]	; (80012ec <HAL_RCC_OscConfig+0x3f4>)
 800124a:	2201      	movs	r2, #1
 800124c:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 800124e:	f7ff fcfd 	bl	8000c4c <HAL_GetTick>
 8001252:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001254:	4b24      	ldr	r3, [pc, #144]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800125c:	d106      	bne.n	800126c <HAL_RCC_OscConfig+0x374>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800125e:	f7ff fcf5 	bl	8000c4c <HAL_GetTick>
 8001262:	1b00      	subs	r0, r0, r4
 8001264:	2802      	cmp	r0, #2
 8001266:	d9f5      	bls.n	8001254 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 8001268:	2003      	movs	r0, #3
 800126a:	e02f      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800126c:	2000      	movs	r0, #0
 800126e:	e02d      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 8001270:	2000      	movs	r0, #0
 8001272:	e02b      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001274:	2b01      	cmp	r3, #1
 8001276:	d02b      	beq.n	80012d0 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 8001278:	4b1b      	ldr	r3, [pc, #108]	; (80012e8 <HAL_RCC_OscConfig+0x3f0>)
 800127a:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800127c:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 8001280:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001282:	4291      	cmp	r1, r2
 8001284:	d126      	bne.n	80012d4 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001286:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800128a:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800128c:	428a      	cmp	r2, r1
 800128e:	d123      	bne.n	80012d8 <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001290:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001292:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8001296:	401a      	ands	r2, r3
 8001298:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 800129c:	d11e      	bne.n	80012dc <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800129e:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 80012a2:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80012a4:	0852      	lsrs	r2, r2, #1
 80012a6:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80012a8:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 80012ac:	d118      	bne.n	80012e0 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80012ae:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 80012b2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80012b4:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 80012b8:	d114      	bne.n	80012e4 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 80012ba:	2000      	movs	r0, #0
 80012bc:	e006      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 80012be:	2001      	movs	r0, #1
}
 80012c0:	4770      	bx	lr
        return HAL_ERROR;
 80012c2:	2001      	movs	r0, #1
 80012c4:	e002      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 80012c6:	2001      	movs	r0, #1
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 80012ca:	2000      	movs	r0, #0
}
 80012cc:	b002      	add	sp, #8
 80012ce:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
 80012d2:	e7fb      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 80012d4:	2001      	movs	r0, #1
 80012d6:	e7f9      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 80012d8:	2001      	movs	r0, #1
 80012da:	e7f7      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 80012dc:	2001      	movs	r0, #1
 80012de:	e7f5      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 80012e0:	2001      	movs	r0, #1
 80012e2:	e7f3      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 80012e4:	2001      	movs	r0, #1
 80012e6:	e7f1      	b.n	80012cc <HAL_RCC_OscConfig+0x3d4>
 80012e8:	40023800 	.word	0x40023800
 80012ec:	42470000 	.word	0x42470000

080012f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012f0:	b508      	push	{r3, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80012f2:	4b26      	ldr	r3, [pc, #152]	; (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f003 030c 	and.w	r3, r3, #12
 80012fa:	2b04      	cmp	r3, #4
 80012fc:	d041      	beq.n	8001382 <HAL_RCC_GetSysClockFreq+0x92>
 80012fe:	2b08      	cmp	r3, #8
 8001300:	d141      	bne.n	8001386 <HAL_RCC_GetSysClockFreq+0x96>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001302:	4b22      	ldr	r3, [pc, #136]	; (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001310:	d012      	beq.n	8001338 <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001312:	4b1e      	ldr	r3, [pc, #120]	; (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001314:	6859      	ldr	r1, [r3, #4]
 8001316:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800131a:	481d      	ldr	r0, [pc, #116]	; (8001390 <HAL_RCC_GetSysClockFreq+0xa0>)
 800131c:	2300      	movs	r3, #0
 800131e:	fba1 0100 	umull	r0, r1, r1, r0
 8001322:	f7fe ffad 	bl	8000280 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001326:	4b19      	ldr	r3, [pc, #100]	; (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	f3c3 4301 	ubfx	r3, r3, #16, #2
 800132e:	3301      	adds	r3, #1
 8001330:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001332:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001336:	e027      	b.n	8001388 <HAL_RCC_GetSysClockFreq+0x98>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001338:	4b14      	ldr	r3, [pc, #80]	; (800138c <HAL_RCC_GetSysClockFreq+0x9c>)
 800133a:	6858      	ldr	r0, [r3, #4]
 800133c:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001340:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 8001344:	ebbc 0c00 	subs.w	ip, ip, r0
 8001348:	eb6e 0e0e 	sbc.w	lr, lr, lr
 800134c:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001350:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001354:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001358:	ebb1 010c 	subs.w	r1, r1, ip
 800135c:	eb63 030e 	sbc.w	r3, r3, lr
 8001360:	00db      	lsls	r3, r3, #3
 8001362:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001366:	00c9      	lsls	r1, r1, #3
 8001368:	eb11 0c00 	adds.w	ip, r1, r0
 800136c:	f143 0300 	adc.w	r3, r3, #0
 8001370:	0299      	lsls	r1, r3, #10
 8001372:	2300      	movs	r3, #0
 8001374:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001378:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800137c:	f7fe ff80 	bl	8000280 <__aeabi_uldivmod>
 8001380:	e7d1      	b.n	8001326 <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 8001382:	4803      	ldr	r0, [pc, #12]	; (8001390 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001384:	e000      	b.n	8001388 <HAL_RCC_GetSysClockFreq+0x98>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001386:	4803      	ldr	r0, [pc, #12]	; (8001394 <HAL_RCC_GetSysClockFreq+0xa4>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001388:	bd08      	pop	{r3, pc}
 800138a:	bf00      	nop
 800138c:	40023800 	.word	0x40023800
 8001390:	017d7840 	.word	0x017d7840
 8001394:	00f42400 	.word	0x00f42400

08001398 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001398:	2800      	cmp	r0, #0
 800139a:	f000 809b 	beq.w	80014d4 <HAL_RCC_ClockConfig+0x13c>
{
 800139e:	b570      	push	{r4, r5, r6, lr}
 80013a0:	460d      	mov	r5, r1
 80013a2:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80013a4:	4b4f      	ldr	r3, [pc, #316]	; (80014e4 <HAL_RCC_ClockConfig+0x14c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	428b      	cmp	r3, r1
 80013ae:	d208      	bcs.n	80013c2 <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b0:	b2cb      	uxtb	r3, r1
 80013b2:	4a4c      	ldr	r2, [pc, #304]	; (80014e4 <HAL_RCC_ClockConfig+0x14c>)
 80013b4:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013b6:	6813      	ldr	r3, [r2, #0]
 80013b8:	f003 0307 	and.w	r3, r3, #7
 80013bc:	428b      	cmp	r3, r1
 80013be:	f040 808b 	bne.w	80014d8 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013c2:	6823      	ldr	r3, [r4, #0]
 80013c4:	f013 0f02 	tst.w	r3, #2
 80013c8:	d017      	beq.n	80013fa <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013ca:	f013 0f04 	tst.w	r3, #4
 80013ce:	d004      	beq.n	80013da <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80013d0:	4a45      	ldr	r2, [pc, #276]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 80013d2:	6893      	ldr	r3, [r2, #8]
 80013d4:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80013d8:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	f013 0f08 	tst.w	r3, #8
 80013e0:	d004      	beq.n	80013ec <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80013e2:	4a41      	ldr	r2, [pc, #260]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 80013e4:	6893      	ldr	r3, [r2, #8]
 80013e6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80013ea:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013ec:	4a3e      	ldr	r2, [pc, #248]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 80013ee:	6893      	ldr	r3, [r2, #8]
 80013f0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013f4:	68a1      	ldr	r1, [r4, #8]
 80013f6:	430b      	orrs	r3, r1
 80013f8:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013fa:	6823      	ldr	r3, [r4, #0]
 80013fc:	f013 0f01 	tst.w	r3, #1
 8001400:	d032      	beq.n	8001468 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001402:	6863      	ldr	r3, [r4, #4]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d021      	beq.n	800144c <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001408:	1e9a      	subs	r2, r3, #2
 800140a:	2a01      	cmp	r2, #1
 800140c:	d925      	bls.n	800145a <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140e:	4a36      	ldr	r2, [pc, #216]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	f012 0f02 	tst.w	r2, #2
 8001416:	d061      	beq.n	80014dc <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001418:	4933      	ldr	r1, [pc, #204]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 800141a:	688a      	ldr	r2, [r1, #8]
 800141c:	f022 0203 	bic.w	r2, r2, #3
 8001420:	4313      	orrs	r3, r2
 8001422:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001424:	f7ff fc12 	bl	8000c4c <HAL_GetTick>
 8001428:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800142a:	4b2f      	ldr	r3, [pc, #188]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 030c 	and.w	r3, r3, #12
 8001432:	6862      	ldr	r2, [r4, #4]
 8001434:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001438:	d016      	beq.n	8001468 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800143a:	f7ff fc07 	bl	8000c4c <HAL_GetTick>
 800143e:	1b80      	subs	r0, r0, r6
 8001440:	f241 3388 	movw	r3, #5000	; 0x1388
 8001444:	4298      	cmp	r0, r3
 8001446:	d9f0      	bls.n	800142a <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001448:	2003      	movs	r0, #3
 800144a:	e042      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144c:	4a26      	ldr	r2, [pc, #152]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 800144e:	6812      	ldr	r2, [r2, #0]
 8001450:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001454:	d1e0      	bne.n	8001418 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001456:	2001      	movs	r0, #1
 8001458:	e03b      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800145a:	4a23      	ldr	r2, [pc, #140]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 800145c:	6812      	ldr	r2, [r2, #0]
 800145e:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001462:	d1d9      	bne.n	8001418 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001464:	2001      	movs	r0, #1
 8001466:	e034      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001468:	4b1e      	ldr	r3, [pc, #120]	; (80014e4 <HAL_RCC_ClockConfig+0x14c>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	f003 0307 	and.w	r3, r3, #7
 8001470:	42ab      	cmp	r3, r5
 8001472:	d907      	bls.n	8001484 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001474:	b2ea      	uxtb	r2, r5
 8001476:	4b1b      	ldr	r3, [pc, #108]	; (80014e4 <HAL_RCC_ClockConfig+0x14c>)
 8001478:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 0307 	and.w	r3, r3, #7
 8001480:	42ab      	cmp	r3, r5
 8001482:	d12d      	bne.n	80014e0 <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001484:	6823      	ldr	r3, [r4, #0]
 8001486:	f013 0f04 	tst.w	r3, #4
 800148a:	d006      	beq.n	800149a <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800148c:	4a16      	ldr	r2, [pc, #88]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 800148e:	6893      	ldr	r3, [r2, #8]
 8001490:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001494:	68e1      	ldr	r1, [r4, #12]
 8001496:	430b      	orrs	r3, r1
 8001498:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800149a:	6823      	ldr	r3, [r4, #0]
 800149c:	f013 0f08 	tst.w	r3, #8
 80014a0:	d007      	beq.n	80014b2 <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014a2:	4a11      	ldr	r2, [pc, #68]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 80014a4:	6893      	ldr	r3, [r2, #8]
 80014a6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 80014aa:	6921      	ldr	r1, [r4, #16]
 80014ac:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80014b0:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80014b2:	f7ff ff1d 	bl	80012f0 <HAL_RCC_GetSysClockFreq>
 80014b6:	4b0c      	ldr	r3, [pc, #48]	; (80014e8 <HAL_RCC_ClockConfig+0x150>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80014be:	4a0b      	ldr	r2, [pc, #44]	; (80014ec <HAL_RCC_ClockConfig+0x154>)
 80014c0:	5cd3      	ldrb	r3, [r2, r3]
 80014c2:	40d8      	lsrs	r0, r3
 80014c4:	4b0a      	ldr	r3, [pc, #40]	; (80014f0 <HAL_RCC_ClockConfig+0x158>)
 80014c6:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 80014c8:	4b0a      	ldr	r3, [pc, #40]	; (80014f4 <HAL_RCC_ClockConfig+0x15c>)
 80014ca:	6818      	ldr	r0, [r3, #0]
 80014cc:	f7ff fb72 	bl	8000bb4 <HAL_InitTick>
  return HAL_OK;
 80014d0:	2000      	movs	r0, #0
}
 80014d2:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80014d4:	2001      	movs	r0, #1
}
 80014d6:	4770      	bx	lr
      return HAL_ERROR;
 80014d8:	2001      	movs	r0, #1
 80014da:	e7fa      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80014dc:	2001      	movs	r0, #1
 80014de:	e7f8      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 80014e0:	2001      	movs	r0, #1
 80014e2:	e7f6      	b.n	80014d2 <HAL_RCC_ClockConfig+0x13a>
 80014e4:	40023c00 	.word	0x40023c00
 80014e8:	40023800 	.word	0x40023800
 80014ec:	080031cc 	.word	0x080031cc
 80014f0:	20000004 	.word	0x20000004
 80014f4:	2000000c 	.word	0x2000000c

080014f8 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80014f8:	4b01      	ldr	r3, [pc, #4]	; (8001500 <HAL_RCC_GetHCLKFreq+0x8>)
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	20000004 	.word	0x20000004

08001504 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001504:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001506:	f7ff fff7 	bl	80014f8 <HAL_RCC_GetHCLKFreq>
 800150a:	4b04      	ldr	r3, [pc, #16]	; (800151c <HAL_RCC_GetPCLK1Freq+0x18>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001512:	4a03      	ldr	r2, [pc, #12]	; (8001520 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001514:	5cd3      	ldrb	r3, [r2, r3]
}
 8001516:	40d8      	lsrs	r0, r3
 8001518:	bd08      	pop	{r3, pc}
 800151a:	bf00      	nop
 800151c:	40023800 	.word	0x40023800
 8001520:	080031dc 	.word	0x080031dc

08001524 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001524:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001526:	f7ff ffe7 	bl	80014f8 <HAL_RCC_GetHCLKFreq>
 800152a:	4b04      	ldr	r3, [pc, #16]	; (800153c <HAL_RCC_GetPCLK2Freq+0x18>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001532:	4a03      	ldr	r2, [pc, #12]	; (8001540 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001534:	5cd3      	ldrb	r3, [r2, r3]
}
 8001536:	40d8      	lsrs	r0, r3
 8001538:	bd08      	pop	{r3, pc}
 800153a:	bf00      	nop
 800153c:	40023800 	.word	0x40023800
 8001540:	080031dc 	.word	0x080031dc

08001544 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001544:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001546:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001548:	6a04      	ldr	r4, [r0, #32]
 800154a:	f024 0401 	bic.w	r4, r4, #1
 800154e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001550:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001552:	f024 0cf0 	bic.w	ip, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001556:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800155a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 800155e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001560:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001562:	6203      	str	r3, [r0, #32]
}
 8001564:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001568:	4770      	bx	lr

0800156a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800156a:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800156c:	6a04      	ldr	r4, [r0, #32]
 800156e:	f024 0410 	bic.w	r4, r4, #16
 8001572:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001574:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001576:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8001578:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800157c:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001580:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8001584:	031b      	lsls	r3, r3, #12
 8001586:	b29b      	uxth	r3, r3
 8001588:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800158c:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8001590:	0109      	lsls	r1, r1, #4
 8001592:	f001 01a0 	and.w	r1, r1, #160	; 0xa0
 8001596:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001598:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800159a:	6201      	str	r1, [r0, #32]
}
 800159c:	bc30      	pop	{r4, r5}
 800159e:	4770      	bx	lr

080015a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80015a0:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80015a2:	6a03      	ldr	r3, [r0, #32]
 80015a4:	f023 0310 	bic.w	r3, r3, #16
 80015a8:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80015aa:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 80015ac:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80015ae:	f424 4c70 	bic.w	ip, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80015b2:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80015b6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80015ba:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80015be:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80015c0:	6203      	str	r3, [r0, #32]
}
 80015c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80015c6:	4770      	bx	lr

080015c8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80015c8:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80015ca:	6a04      	ldr	r4, [r0, #32]
 80015cc:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 80015d0:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80015d2:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 80015d4:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80015d6:	f024 0c03 	bic.w	ip, r4, #3
  tmpccmr2 |= TIM_ICSelection;
 80015da:	ea4c 0c02 	orr.w	ip, ip, r2

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80015de:	f02c 0cf0 	bic.w	ip, ip, #240	; 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80015ea:	f425 6520 	bic.w	r5, r5, #2560	; 0xa00
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80015ee:	0209      	lsls	r1, r1, #8
 80015f0:	f401 6120 	and.w	r1, r1, #2560	; 0xa00
 80015f4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80015f6:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer;
 80015f8:	6201      	str	r1, [r0, #32]
}
 80015fa:	bc30      	pop	{r4, r5}
 80015fc:	4770      	bx	lr

080015fe <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80015fe:	b430      	push	{r4, r5}
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001600:	6a04      	ldr	r4, [r0, #32]
 8001602:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001606:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8001608:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 800160a:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800160c:	f424 7c40 	bic.w	ip, r4, #768	; 0x300
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8001610:	ea4c 2c02 	orr.w	ip, ip, r2, lsl #8

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8001614:	f42c 4c70 	bic.w	ip, ip, #61440	; 0xf000
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8001618:	031b      	lsls	r3, r3, #12
 800161a:	b29b      	uxth	r3, r3
 800161c:	ea43 030c 	orr.w	r3, r3, ip

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8001620:	f425 4520 	bic.w	r5, r5, #40960	; 0xa000
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8001624:	0309      	lsls	r1, r1, #12
 8001626:	f401 4120 	and.w	r1, r1, #40960	; 0xa000
 800162a:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800162c:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 800162e:	6201      	str	r1, [r0, #32]
}
 8001630:	bc30      	pop	{r4, r5}
 8001632:	4770      	bx	lr

08001634 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001634:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001636:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800163a:	430b      	orrs	r3, r1
 800163c:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001640:	6083      	str	r3, [r0, #8]
}
 8001642:	4770      	bx	lr

08001644 <HAL_TIM_IC_MspInit>:
}
 8001644:	4770      	bx	lr

08001646 <HAL_TIM_ReadCapturedValue>:
  switch (Channel)
 8001646:	290c      	cmp	r1, #12
 8001648:	d814      	bhi.n	8001674 <HAL_TIM_ReadCapturedValue+0x2e>
 800164a:	e8df f001 	tbb	[pc, r1]
 800164e:	1307      	.short	0x1307
 8001650:	130a1313 	.word	0x130a1313
 8001654:	130d1313 	.word	0x130d1313
 8001658:	1313      	.short	0x1313
 800165a:	10          	.byte	0x10
 800165b:	00          	.byte	0x00
      tmpreg =  htim->Instance->CCR1;
 800165c:	6803      	ldr	r3, [r0, #0]
 800165e:	6b58      	ldr	r0, [r3, #52]	; 0x34
      break;
 8001660:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR2;
 8001662:	6803      	ldr	r3, [r0, #0]
 8001664:	6b98      	ldr	r0, [r3, #56]	; 0x38
      break;
 8001666:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR3;
 8001668:	6803      	ldr	r3, [r0, #0]
 800166a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
      break;
 800166c:	4770      	bx	lr
      tmpreg =   htim->Instance->CCR4;
 800166e:	6803      	ldr	r3, [r0, #0]
 8001670:	6c18      	ldr	r0, [r3, #64]	; 0x40
      break;
 8001672:	4770      	bx	lr
  switch (Channel)
 8001674:	2000      	movs	r0, #0
}
 8001676:	4770      	bx	lr

08001678 <HAL_TIM_PeriodElapsedCallback>:
}
 8001678:	4770      	bx	lr

0800167a <HAL_TIM_OC_DelayElapsedCallback>:
}
 800167a:	4770      	bx	lr

0800167c <HAL_TIM_PWM_PulseFinishedCallback>:
}
 800167c:	4770      	bx	lr

0800167e <HAL_TIM_TriggerCallback>:
}
 800167e:	4770      	bx	lr

08001680 <HAL_TIM_IRQHandler>:
{
 8001680:	b510      	push	{r4, lr}
 8001682:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	691a      	ldr	r2, [r3, #16]
 8001688:	f012 0f02 	tst.w	r2, #2
 800168c:	d011      	beq.n	80016b2 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800168e:	68da      	ldr	r2, [r3, #12]
 8001690:	f012 0f02 	tst.w	r2, #2
 8001694:	d00d      	beq.n	80016b2 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001696:	f06f 0202 	mvn.w	r2, #2
 800169a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800169c:	2301      	movs	r3, #1
 800169e:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80016a0:	6803      	ldr	r3, [r0, #0]
 80016a2:	699b      	ldr	r3, [r3, #24]
 80016a4:	f013 0f03 	tst.w	r3, #3
 80016a8:	d070      	beq.n	800178c <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80016aa:	f7fe ffa5 	bl	80005f8 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016ae:	2300      	movs	r3, #0
 80016b0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80016b2:	6823      	ldr	r3, [r4, #0]
 80016b4:	691a      	ldr	r2, [r3, #16]
 80016b6:	f012 0f04 	tst.w	r2, #4
 80016ba:	d012      	beq.n	80016e2 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80016bc:	68da      	ldr	r2, [r3, #12]
 80016be:	f012 0f04 	tst.w	r2, #4
 80016c2:	d00e      	beq.n	80016e2 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80016c4:	f06f 0204 	mvn.w	r2, #4
 80016c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80016ca:	2302      	movs	r3, #2
 80016cc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80016ce:	6823      	ldr	r3, [r4, #0]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	f413 7f40 	tst.w	r3, #768	; 0x300
 80016d6:	d05f      	beq.n	8001798 <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 80016d8:	4620      	mov	r0, r4
 80016da:	f7fe ff8d 	bl	80005f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80016de:	2300      	movs	r3, #0
 80016e0:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80016e2:	6823      	ldr	r3, [r4, #0]
 80016e4:	691a      	ldr	r2, [r3, #16]
 80016e6:	f012 0f08 	tst.w	r2, #8
 80016ea:	d012      	beq.n	8001712 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	f012 0f08 	tst.w	r2, #8
 80016f2:	d00e      	beq.n	8001712 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80016f4:	f06f 0208 	mvn.w	r2, #8
 80016f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80016fa:	2304      	movs	r3, #4
 80016fc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	69db      	ldr	r3, [r3, #28]
 8001702:	f013 0f03 	tst.w	r3, #3
 8001706:	d04e      	beq.n	80017a6 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8001708:	4620      	mov	r0, r4
 800170a:	f7fe ff75 	bl	80005f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800170e:	2300      	movs	r3, #0
 8001710:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001712:	6823      	ldr	r3, [r4, #0]
 8001714:	691a      	ldr	r2, [r3, #16]
 8001716:	f012 0f10 	tst.w	r2, #16
 800171a:	d012      	beq.n	8001742 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	f012 0f10 	tst.w	r2, #16
 8001722:	d00e      	beq.n	8001742 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001724:	f06f 0210 	mvn.w	r2, #16
 8001728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800172a:	2308      	movs	r3, #8
 800172c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800172e:	6823      	ldr	r3, [r4, #0]
 8001730:	69db      	ldr	r3, [r3, #28]
 8001732:	f413 7f40 	tst.w	r3, #768	; 0x300
 8001736:	d03d      	beq.n	80017b4 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8001738:	4620      	mov	r0, r4
 800173a:	f7fe ff5d 	bl	80005f8 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800173e:	2300      	movs	r3, #0
 8001740:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001742:	6823      	ldr	r3, [r4, #0]
 8001744:	691a      	ldr	r2, [r3, #16]
 8001746:	f012 0f01 	tst.w	r2, #1
 800174a:	d003      	beq.n	8001754 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800174c:	68da      	ldr	r2, [r3, #12]
 800174e:	f012 0f01 	tst.w	r2, #1
 8001752:	d136      	bne.n	80017c2 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001754:	6823      	ldr	r3, [r4, #0]
 8001756:	691a      	ldr	r2, [r3, #16]
 8001758:	f012 0f80 	tst.w	r2, #128	; 0x80
 800175c:	d003      	beq.n	8001766 <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800175e:	68da      	ldr	r2, [r3, #12]
 8001760:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001764:	d134      	bne.n	80017d0 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001766:	6823      	ldr	r3, [r4, #0]
 8001768:	691a      	ldr	r2, [r3, #16]
 800176a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800176e:	d003      	beq.n	8001778 <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	f012 0f40 	tst.w	r2, #64	; 0x40
 8001776:	d132      	bne.n	80017de <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001778:	6823      	ldr	r3, [r4, #0]
 800177a:	691a      	ldr	r2, [r3, #16]
 800177c:	f012 0f20 	tst.w	r2, #32
 8001780:	d003      	beq.n	800178a <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001782:	68da      	ldr	r2, [r3, #12]
 8001784:	f012 0f20 	tst.w	r2, #32
 8001788:	d130      	bne.n	80017ec <HAL_TIM_IRQHandler+0x16c>
}
 800178a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800178c:	f7ff ff75 	bl	800167a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001790:	4620      	mov	r0, r4
 8001792:	f7ff ff73 	bl	800167c <HAL_TIM_PWM_PulseFinishedCallback>
 8001796:	e78a      	b.n	80016ae <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001798:	4620      	mov	r0, r4
 800179a:	f7ff ff6e 	bl	800167a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800179e:	4620      	mov	r0, r4
 80017a0:	f7ff ff6c 	bl	800167c <HAL_TIM_PWM_PulseFinishedCallback>
 80017a4:	e79b      	b.n	80016de <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017a6:	4620      	mov	r0, r4
 80017a8:	f7ff ff67 	bl	800167a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ac:	4620      	mov	r0, r4
 80017ae:	f7ff ff65 	bl	800167c <HAL_TIM_PWM_PulseFinishedCallback>
 80017b2:	e7ac      	b.n	800170e <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80017b4:	4620      	mov	r0, r4
 80017b6:	f7ff ff60 	bl	800167a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80017ba:	4620      	mov	r0, r4
 80017bc:	f7ff ff5e 	bl	800167c <HAL_TIM_PWM_PulseFinishedCallback>
 80017c0:	e7bd      	b.n	800173e <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80017c2:	f06f 0201 	mvn.w	r2, #1
 80017c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80017c8:	4620      	mov	r0, r4
 80017ca:	f7ff ff55 	bl	8001678 <HAL_TIM_PeriodElapsedCallback>
 80017ce:	e7c1      	b.n	8001754 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80017d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80017d4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80017d6:	4620      	mov	r0, r4
 80017d8:	f000 fbed 	bl	8001fb6 <HAL_TIMEx_BreakCallback>
 80017dc:	e7c3      	b.n	8001766 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80017de:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80017e2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80017e4:	4620      	mov	r0, r4
 80017e6:	f7ff ff4a 	bl	800167e <HAL_TIM_TriggerCallback>
 80017ea:	e7c5      	b.n	8001778 <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80017ec:	f06f 0220 	mvn.w	r2, #32
 80017f0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80017f2:	4620      	mov	r0, r4
 80017f4:	f000 fbde 	bl	8001fb4 <HAL_TIMEx_CommutCallback>
}
 80017f8:	e7c7      	b.n	800178a <HAL_TIM_IRQHandler+0x10a>
	...

080017fc <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80017fc:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80017fe:	4a25      	ldr	r2, [pc, #148]	; (8001894 <TIM_Base_SetConfig+0x98>)
 8001800:	4290      	cmp	r0, r2
 8001802:	d00e      	beq.n	8001822 <TIM_Base_SetConfig+0x26>
 8001804:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001808:	d00b      	beq.n	8001822 <TIM_Base_SetConfig+0x26>
 800180a:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800180e:	4290      	cmp	r0, r2
 8001810:	d007      	beq.n	8001822 <TIM_Base_SetConfig+0x26>
 8001812:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001816:	4290      	cmp	r0, r2
 8001818:	d003      	beq.n	8001822 <TIM_Base_SetConfig+0x26>
 800181a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800181e:	4290      	cmp	r0, r2
 8001820:	d103      	bne.n	800182a <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001822:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001826:	684a      	ldr	r2, [r1, #4]
 8001828:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800182a:	4a1a      	ldr	r2, [pc, #104]	; (8001894 <TIM_Base_SetConfig+0x98>)
 800182c:	4290      	cmp	r0, r2
 800182e:	d01a      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 8001830:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001834:	d017      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 8001836:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800183a:	4290      	cmp	r0, r2
 800183c:	d013      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 800183e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001842:	4290      	cmp	r0, r2
 8001844:	d00f      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 8001846:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800184a:	4290      	cmp	r0, r2
 800184c:	d00b      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 800184e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8001852:	4290      	cmp	r0, r2
 8001854:	d007      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 8001856:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800185a:	4290      	cmp	r0, r2
 800185c:	d003      	beq.n	8001866 <TIM_Base_SetConfig+0x6a>
 800185e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001862:	4290      	cmp	r0, r2
 8001864:	d103      	bne.n	800186e <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8001866:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800186a:	68ca      	ldr	r2, [r1, #12]
 800186c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800186e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001872:	694a      	ldr	r2, [r1, #20]
 8001874:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001876:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001878:	688b      	ldr	r3, [r1, #8]
 800187a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800187c:	680b      	ldr	r3, [r1, #0]
 800187e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001880:	4b04      	ldr	r3, [pc, #16]	; (8001894 <TIM_Base_SetConfig+0x98>)
 8001882:	4298      	cmp	r0, r3
 8001884:	d002      	beq.n	800188c <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 8001886:	2301      	movs	r3, #1
 8001888:	6143      	str	r3, [r0, #20]
}
 800188a:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800188c:	690b      	ldr	r3, [r1, #16]
 800188e:	6303      	str	r3, [r0, #48]	; 0x30
 8001890:	e7f9      	b.n	8001886 <TIM_Base_SetConfig+0x8a>
 8001892:	bf00      	nop
 8001894:	40010000 	.word	0x40010000

08001898 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8001898:	b340      	cbz	r0, 80018ec <HAL_TIM_Base_Init+0x54>
{
 800189a:	b510      	push	{r4, lr}
 800189c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800189e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018a2:	b1f3      	cbz	r3, 80018e2 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80018a4:	2302      	movs	r3, #2
 80018a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80018aa:	4621      	mov	r1, r4
 80018ac:	f851 0b04 	ldr.w	r0, [r1], #4
 80018b0:	f7ff ffa4 	bl	80017fc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80018b4:	2301      	movs	r3, #1
 80018b6:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80018be:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80018c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80018c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80018ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80018ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80018d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80018d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80018da:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80018de:	2000      	movs	r0, #0
}
 80018e0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80018e2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80018e6:	f7ff f835 	bl	8000954 <HAL_TIM_Base_MspInit>
 80018ea:	e7db      	b.n	80018a4 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80018ec:	2001      	movs	r0, #1
}
 80018ee:	4770      	bx	lr

080018f0 <HAL_TIM_IC_Init>:
  if (htim == NULL)
 80018f0:	b340      	cbz	r0, 8001944 <HAL_TIM_IC_Init+0x54>
{
 80018f2:	b510      	push	{r4, lr}
 80018f4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80018f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80018fa:	b1f3      	cbz	r3, 800193a <HAL_TIM_IC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80018fc:	2302      	movs	r3, #2
 80018fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001902:	4621      	mov	r1, r4
 8001904:	f851 0b04 	ldr.w	r0, [r1], #4
 8001908:	f7ff ff78 	bl	80017fc <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800190c:	2301      	movs	r3, #1
 800190e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001912:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001916:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800191a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800191e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001922:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001926:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800192a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800192e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8001932:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001936:	2000      	movs	r0, #0
}
 8001938:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800193a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 800193e:	f7ff fe81 	bl	8001644 <HAL_TIM_IC_MspInit>
 8001942:	e7db      	b.n	80018fc <HAL_TIM_IC_Init+0xc>
    return HAL_ERROR;
 8001944:	2001      	movs	r0, #1
}
 8001946:	4770      	bx	lr

08001948 <TIM_TI1_SetConfig>:
{
 8001948:	b470      	push	{r4, r5, r6}
 800194a:	4694      	mov	ip, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800194c:	6a04      	ldr	r4, [r0, #32]
 800194e:	f024 0401 	bic.w	r4, r4, #1
 8001952:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001954:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001956:	6a06      	ldr	r6, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8001958:	4d14      	ldr	r5, [pc, #80]	; (80019ac <TIM_TI1_SetConfig+0x64>)
 800195a:	42a8      	cmp	r0, r5
 800195c:	d014      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
 800195e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001962:	d011      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
 8001964:	4a12      	ldr	r2, [pc, #72]	; (80019b0 <TIM_TI1_SetConfig+0x68>)
 8001966:	4290      	cmp	r0, r2
 8001968:	d00e      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
 800196a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800196e:	4290      	cmp	r0, r2
 8001970:	d00a      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
 8001972:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001976:	4290      	cmp	r0, r2
 8001978:	d006      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
 800197a:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800197e:	4290      	cmp	r0, r2
 8001980:	d002      	beq.n	8001988 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8001982:	f044 0201 	orr.w	r2, r4, #1
 8001986:	e003      	b.n	8001990 <TIM_TI1_SetConfig+0x48>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8001988:	f024 0203 	bic.w	r2, r4, #3
    tmpccmr1 |= TIM_ICSelection;
 800198c:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001990:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	b2db      	uxtb	r3, r3
 8001998:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800199a:	f026 020a 	bic.w	r2, r6, #10
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800199e:	f001 010a 	and.w	r1, r1, #10
 80019a2:	4311      	orrs	r1, r2
  TIMx->CCMR1 = tmpccmr1;
 80019a4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80019a6:	6201      	str	r1, [r0, #32]
}
 80019a8:	bc70      	pop	{r4, r5, r6}
 80019aa:	4770      	bx	lr
 80019ac:	40010000 	.word	0x40010000
 80019b0:	40000400 	.word	0x40000400

080019b4 <HAL_TIM_IC_ConfigChannel>:
{
 80019b4:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80019b6:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d05a      	beq.n	8001a74 <HAL_TIM_IC_ConfigChannel+0xc0>
 80019be:	4604      	mov	r4, r0
 80019c0:	460d      	mov	r5, r1
 80019c2:	2301      	movs	r3, #1
 80019c4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (Channel == TIM_CHANNEL_1)
 80019c8:	b152      	cbz	r2, 80019e0 <HAL_TIM_IC_ConfigChannel+0x2c>
  else if (Channel == TIM_CHANNEL_2)
 80019ca:	2a04      	cmp	r2, #4
 80019cc:	d01a      	beq.n	8001a04 <HAL_TIM_IC_ConfigChannel+0x50>
  else if (Channel == TIM_CHANNEL_3)
 80019ce:	2a08      	cmp	r2, #8
 80019d0:	d02b      	beq.n	8001a2a <HAL_TIM_IC_ConfigChannel+0x76>
  else if (Channel == TIM_CHANNEL_4)
 80019d2:	2a0c      	cmp	r2, #12
 80019d4:	d03b      	beq.n	8001a4e <HAL_TIM_IC_ConfigChannel+0x9a>
    status = HAL_ERROR;
 80019d6:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 80019d8:	2300      	movs	r3, #0
 80019da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 80019de:	bd38      	pop	{r3, r4, r5, pc}
    TIM_TI1_SetConfig(htim->Instance,
 80019e0:	68cb      	ldr	r3, [r1, #12]
 80019e2:	684a      	ldr	r2, [r1, #4]
 80019e4:	6809      	ldr	r1, [r1, #0]
 80019e6:	6800      	ldr	r0, [r0, #0]
 80019e8:	f7ff ffae 	bl	8001948 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80019ec:	6822      	ldr	r2, [r4, #0]
 80019ee:	6993      	ldr	r3, [r2, #24]
 80019f0:	f023 030c 	bic.w	r3, r3, #12
 80019f4:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80019f6:	6822      	ldr	r2, [r4, #0]
 80019f8:	6993      	ldr	r3, [r2, #24]
 80019fa:	68a9      	ldr	r1, [r5, #8]
 80019fc:	430b      	orrs	r3, r1
 80019fe:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001a00:	2000      	movs	r0, #0
 8001a02:	e7e9      	b.n	80019d8 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI2_SetConfig(htim->Instance,
 8001a04:	68cb      	ldr	r3, [r1, #12]
 8001a06:	684a      	ldr	r2, [r1, #4]
 8001a08:	6809      	ldr	r1, [r1, #0]
 8001a0a:	6800      	ldr	r0, [r0, #0]
 8001a0c:	f7ff fdad 	bl	800156a <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8001a10:	6822      	ldr	r2, [r4, #0]
 8001a12:	6993      	ldr	r3, [r2, #24]
 8001a14:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001a18:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8001a1a:	6822      	ldr	r2, [r4, #0]
 8001a1c:	6993      	ldr	r3, [r2, #24]
 8001a1e:	68a9      	ldr	r1, [r5, #8]
 8001a20:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a24:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001a26:	2000      	movs	r0, #0
 8001a28:	e7d6      	b.n	80019d8 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI3_SetConfig(htim->Instance,
 8001a2a:	68cb      	ldr	r3, [r1, #12]
 8001a2c:	684a      	ldr	r2, [r1, #4]
 8001a2e:	6809      	ldr	r1, [r1, #0]
 8001a30:	6800      	ldr	r0, [r0, #0]
 8001a32:	f7ff fdc9 	bl	80015c8 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8001a36:	6822      	ldr	r2, [r4, #0]
 8001a38:	69d3      	ldr	r3, [r2, #28]
 8001a3a:	f023 030c 	bic.w	r3, r3, #12
 8001a3e:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8001a40:	6822      	ldr	r2, [r4, #0]
 8001a42:	69d3      	ldr	r3, [r2, #28]
 8001a44:	68a9      	ldr	r1, [r5, #8]
 8001a46:	430b      	orrs	r3, r1
 8001a48:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001a4a:	2000      	movs	r0, #0
 8001a4c:	e7c4      	b.n	80019d8 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8001a4e:	68cb      	ldr	r3, [r1, #12]
 8001a50:	684a      	ldr	r2, [r1, #4]
 8001a52:	6809      	ldr	r1, [r1, #0]
 8001a54:	6800      	ldr	r0, [r0, #0]
 8001a56:	f7ff fdd2 	bl	80015fe <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8001a5a:	6822      	ldr	r2, [r4, #0]
 8001a5c:	69d3      	ldr	r3, [r2, #28]
 8001a5e:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001a62:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8001a64:	6822      	ldr	r2, [r4, #0]
 8001a66:	69d3      	ldr	r3, [r2, #28]
 8001a68:	68a9      	ldr	r1, [r5, #8]
 8001a6a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001a6e:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8001a70:	2000      	movs	r0, #0
 8001a72:	e7b1      	b.n	80019d8 <HAL_TIM_IC_ConfigChannel+0x24>
  __HAL_LOCK(htim);
 8001a74:	2002      	movs	r0, #2
 8001a76:	e7b2      	b.n	80019de <HAL_TIM_IC_ConfigChannel+0x2a>

08001a78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001a78:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001a7a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a7c:	f424 4c7f 	bic.w	ip, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001a80:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001a84:	430a      	orrs	r2, r1
 8001a86:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001a8a:	6082      	str	r2, [r0, #8]
}
 8001a8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001a92:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d078      	beq.n	8001b8c <HAL_TIM_ConfigClockSource+0xfa>
{
 8001a9a:	b510      	push	{r4, lr}
 8001a9c:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001aaa:	6802      	ldr	r2, [r0, #0]
 8001aac:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001aae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001ab2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001ab6:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001ab8:	680b      	ldr	r3, [r1, #0]
 8001aba:	2b60      	cmp	r3, #96	; 0x60
 8001abc:	d04c      	beq.n	8001b58 <HAL_TIM_ConfigClockSource+0xc6>
 8001abe:	d829      	bhi.n	8001b14 <HAL_TIM_ConfigClockSource+0x82>
 8001ac0:	2b40      	cmp	r3, #64	; 0x40
 8001ac2:	d054      	beq.n	8001b6e <HAL_TIM_ConfigClockSource+0xdc>
 8001ac4:	d90c      	bls.n	8001ae0 <HAL_TIM_ConfigClockSource+0x4e>
 8001ac6:	2b50      	cmp	r3, #80	; 0x50
 8001ac8:	d122      	bne.n	8001b10 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001aca:	68ca      	ldr	r2, [r1, #12]
 8001acc:	6849      	ldr	r1, [r1, #4]
 8001ace:	6800      	ldr	r0, [r0, #0]
 8001ad0:	f7ff fd38 	bl	8001544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ad4:	2150      	movs	r1, #80	; 0x50
 8001ad6:	6820      	ldr	r0, [r4, #0]
 8001ad8:	f7ff fdac 	bl	8001634 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001adc:	2000      	movs	r0, #0
      break;
 8001ade:	e005      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001ae0:	2b20      	cmp	r3, #32
 8001ae2:	d00d      	beq.n	8001b00 <HAL_TIM_ConfigClockSource+0x6e>
 8001ae4:	d909      	bls.n	8001afa <HAL_TIM_ConfigClockSource+0x68>
 8001ae6:	2b30      	cmp	r3, #48	; 0x30
 8001ae8:	d00a      	beq.n	8001b00 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8001aea:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8001aec:	2301      	movs	r3, #1
 8001aee:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001af2:	2300      	movs	r3, #0
 8001af4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001af8:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8001afa:	b10b      	cbz	r3, 8001b00 <HAL_TIM_ConfigClockSource+0x6e>
 8001afc:	2b10      	cmp	r3, #16
 8001afe:	d105      	bne.n	8001b0c <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b00:	4619      	mov	r1, r3
 8001b02:	6820      	ldr	r0, [r4, #0]
 8001b04:	f7ff fd96 	bl	8001634 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001b08:	2000      	movs	r0, #0
      break;
 8001b0a:	e7ef      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8001b0c:	2001      	movs	r0, #1
 8001b0e:	e7ed      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
 8001b10:	2001      	movs	r0, #1
 8001b12:	e7eb      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b18:	d034      	beq.n	8001b84 <HAL_TIM_ConfigClockSource+0xf2>
 8001b1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b1e:	d10c      	bne.n	8001b3a <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8001b20:	68cb      	ldr	r3, [r1, #12]
 8001b22:	684a      	ldr	r2, [r1, #4]
 8001b24:	6889      	ldr	r1, [r1, #8]
 8001b26:	6800      	ldr	r0, [r0, #0]
 8001b28:	f7ff ffa6 	bl	8001a78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001b2c:	6822      	ldr	r2, [r4, #0]
 8001b2e:	6893      	ldr	r3, [r2, #8]
 8001b30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b34:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001b36:	2000      	movs	r0, #0
      break;
 8001b38:	e7d8      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001b3a:	2b70      	cmp	r3, #112	; 0x70
 8001b3c:	d124      	bne.n	8001b88 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8001b3e:	68cb      	ldr	r3, [r1, #12]
 8001b40:	684a      	ldr	r2, [r1, #4]
 8001b42:	6889      	ldr	r1, [r1, #8]
 8001b44:	6800      	ldr	r0, [r0, #0]
 8001b46:	f7ff ff97 	bl	8001a78 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001b4a:	6822      	ldr	r2, [r4, #0]
 8001b4c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001b4e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001b52:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8001b54:	2000      	movs	r0, #0
      break;
 8001b56:	e7c9      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001b58:	68ca      	ldr	r2, [r1, #12]
 8001b5a:	6849      	ldr	r1, [r1, #4]
 8001b5c:	6800      	ldr	r0, [r0, #0]
 8001b5e:	f7ff fd1f 	bl	80015a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001b62:	2160      	movs	r1, #96	; 0x60
 8001b64:	6820      	ldr	r0, [r4, #0]
 8001b66:	f7ff fd65 	bl	8001634 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001b6a:	2000      	movs	r0, #0
      break;
 8001b6c:	e7be      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b6e:	68ca      	ldr	r2, [r1, #12]
 8001b70:	6849      	ldr	r1, [r1, #4]
 8001b72:	6800      	ldr	r0, [r0, #0]
 8001b74:	f7ff fce6 	bl	8001544 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b78:	2140      	movs	r1, #64	; 0x40
 8001b7a:	6820      	ldr	r0, [r4, #0]
 8001b7c:	f7ff fd5a 	bl	8001634 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001b80:	2000      	movs	r0, #0
      break;
 8001b82:	e7b3      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8001b84:	2000      	movs	r0, #0
 8001b86:	e7b1      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8001b88:	2001      	movs	r0, #1
 8001b8a:	e7af      	b.n	8001aec <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8001b8c:	2002      	movs	r0, #2
}
 8001b8e:	4770      	bx	lr

08001b90 <TIM_SlaveTimer_SetConfig>:
{
 8001b90:	b510      	push	{r4, lr}
  tmpsmcr = htim->Instance->SMCR;
 8001b92:	6804      	ldr	r4, [r0, #0]
 8001b94:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8001b96:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001b9a:	684b      	ldr	r3, [r1, #4]
 8001b9c:	4313      	orrs	r3, r2
  tmpsmcr &= ~TIM_SMCR_SMS;
 8001b9e:	f023 0307 	bic.w	r3, r3, #7
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001ba2:	680a      	ldr	r2, [r1, #0]
 8001ba4:	431a      	orrs	r2, r3
  htim->Instance->SMCR = tmpsmcr;
 8001ba6:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 8001ba8:	684b      	ldr	r3, [r1, #4]
 8001baa:	2b50      	cmp	r3, #80	; 0x50
 8001bac:	d032      	beq.n	8001c14 <TIM_SlaveTimer_SetConfig+0x84>
 8001bae:	d90b      	bls.n	8001bc8 <TIM_SlaveTimer_SetConfig+0x38>
 8001bb0:	2b60      	cmp	r3, #96	; 0x60
 8001bb2:	d036      	beq.n	8001c22 <TIM_SlaveTimer_SetConfig+0x92>
 8001bb4:	2b70      	cmp	r3, #112	; 0x70
 8001bb6:	d143      	bne.n	8001c40 <TIM_SlaveTimer_SetConfig+0xb0>
      TIM_ETR_SetConfig(htim->Instance,
 8001bb8:	690b      	ldr	r3, [r1, #16]
 8001bba:	688a      	ldr	r2, [r1, #8]
 8001bbc:	68c9      	ldr	r1, [r1, #12]
 8001bbe:	6800      	ldr	r0, [r0, #0]
 8001bc0:	f7ff ff5a 	bl	8001a78 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8001bc4:	2000      	movs	r0, #0
      break;
 8001bc6:	e00f      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 8001bc8:	2b40      	cmp	r3, #64	; 0x40
 8001bca:	d00e      	beq.n	8001bea <TIM_SlaveTimer_SetConfig+0x5a>
 8001bcc:	d901      	bls.n	8001bd2 <TIM_SlaveTimer_SetConfig+0x42>
      status = HAL_ERROR;
 8001bce:	2001      	movs	r0, #1
 8001bd0:	e00a      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 8001bd2:	2b20      	cmp	r3, #32
 8001bd4:	d02c      	beq.n	8001c30 <TIM_SlaveTimer_SetConfig+0xa0>
 8001bd6:	d903      	bls.n	8001be0 <TIM_SlaveTimer_SetConfig+0x50>
 8001bd8:	2b30      	cmp	r3, #48	; 0x30
 8001bda:	d12f      	bne.n	8001c3c <TIM_SlaveTimer_SetConfig+0xac>
 8001bdc:	2000      	movs	r0, #0
 8001bde:	e003      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
 8001be0:	b343      	cbz	r3, 8001c34 <TIM_SlaveTimer_SetConfig+0xa4>
 8001be2:	2b10      	cmp	r3, #16
 8001be4:	d128      	bne.n	8001c38 <TIM_SlaveTimer_SetConfig+0xa8>
 8001be6:	2000      	movs	r0, #0
}
 8001be8:	bd10      	pop	{r4, pc}
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8001bea:	680b      	ldr	r3, [r1, #0]
 8001bec:	2b05      	cmp	r3, #5
 8001bee:	d029      	beq.n	8001c44 <TIM_SlaveTimer_SetConfig+0xb4>
      tmpccer = htim->Instance->CCER;
 8001bf0:	6803      	ldr	r3, [r0, #0]
 8001bf2:	6a1c      	ldr	r4, [r3, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8001bf4:	6a1a      	ldr	r2, [r3, #32]
 8001bf6:	f022 0201 	bic.w	r2, r2, #1
 8001bfa:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8001bfc:	6802      	ldr	r2, [r0, #0]
 8001bfe:	6993      	ldr	r3, [r2, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001c00:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8001c04:	6909      	ldr	r1, [r1, #16]
 8001c06:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
      htim->Instance->CCMR1 = tmpccmr1;
 8001c0a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCER = tmpccer;
 8001c0c:	6803      	ldr	r3, [r0, #0]
 8001c0e:	621c      	str	r4, [r3, #32]
  HAL_StatusTypeDef status = HAL_OK;
 8001c10:	2000      	movs	r0, #0
      break;
 8001c12:	e7e9      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c14:	690a      	ldr	r2, [r1, #16]
 8001c16:	6889      	ldr	r1, [r1, #8]
 8001c18:	6800      	ldr	r0, [r0, #0]
 8001c1a:	f7ff fc93 	bl	8001544 <TIM_TI1_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8001c1e:	2000      	movs	r0, #0
      break;
 8001c20:	e7e2      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c22:	690a      	ldr	r2, [r1, #16]
 8001c24:	6889      	ldr	r1, [r1, #8]
 8001c26:	6800      	ldr	r0, [r0, #0]
 8001c28:	f7ff fcba 	bl	80015a0 <TIM_TI2_ConfigInputStage>
  HAL_StatusTypeDef status = HAL_OK;
 8001c2c:	2000      	movs	r0, #0
      break;
 8001c2e:	e7db      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
  switch (sSlaveConfig->InputTrigger)
 8001c30:	2000      	movs	r0, #0
 8001c32:	e7d9      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
 8001c34:	2000      	movs	r0, #0
 8001c36:	e7d7      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
      status = HAL_ERROR;
 8001c38:	2001      	movs	r0, #1
 8001c3a:	e7d5      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
 8001c3c:	2001      	movs	r0, #1
 8001c3e:	e7d3      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
 8001c40:	2001      	movs	r0, #1
 8001c42:	e7d1      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>
        return HAL_ERROR;
 8001c44:	2001      	movs	r0, #1
 8001c46:	e7cf      	b.n	8001be8 <TIM_SlaveTimer_SetConfig+0x58>

08001c48 <HAL_TIM_SlaveConfigSynchro>:
  __HAL_LOCK(htim);
 8001c48:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001c4c:	2b01      	cmp	r3, #1
 8001c4e:	d022      	beq.n	8001c96 <HAL_TIM_SlaveConfigSynchro+0x4e>
{
 8001c50:	b510      	push	{r4, lr}
 8001c52:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001c54:	2301      	movs	r3, #1
 8001c56:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8001c60:	f7ff ff96 	bl	8001b90 <TIM_SlaveTimer_SetConfig>
 8001c64:	b980      	cbnz	r0, 8001c88 <HAL_TIM_SlaveConfigSynchro+0x40>
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8001c66:	6822      	ldr	r2, [r4, #0]
 8001c68:	68d3      	ldr	r3, [r2, #12]
 8001c6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001c6e:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8001c70:	6822      	ldr	r2, [r4, #0]
 8001c72:	68d3      	ldr	r3, [r2, #12]
 8001c74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001c78:	60d3      	str	r3, [r2, #12]
  htim->State = HAL_TIM_STATE_READY;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001c80:	2300      	movs	r3, #0
 8001c82:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001c86:	bd10      	pop	{r4, pc}
    htim->State = HAL_TIM_STATE_READY;
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8001c8e:	2300      	movs	r3, #0
 8001c90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8001c94:	e7f7      	b.n	8001c86 <HAL_TIM_SlaveConfigSynchro+0x3e>
  __HAL_LOCK(htim);
 8001c96:	2002      	movs	r0, #2
}
 8001c98:	4770      	bx	lr

08001c9a <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001c9a:	f001 011f 	and.w	r1, r1, #31
 8001c9e:	f04f 0c01 	mov.w	ip, #1
 8001ca2:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8001ca6:	6a03      	ldr	r3, [r0, #32]
 8001ca8:	ea23 030c 	bic.w	r3, r3, ip
 8001cac:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001cae:	6a03      	ldr	r3, [r0, #32]
 8001cb0:	408a      	lsls	r2, r1
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	6203      	str	r3, [r0, #32]
}
 8001cb6:	4770      	bx	lr

08001cb8 <HAL_TIM_IC_Start>:
{
 8001cb8:	b510      	push	{r4, lr}
 8001cba:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	2900      	cmp	r1, #0
 8001cc0:	d137      	bne.n	8001d32 <HAL_TIM_IC_Start+0x7a>
 8001cc2:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8001cc6:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d142      	bne.n	8001d52 <HAL_TIM_IC_Start+0x9a>
 8001ccc:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8001cd0:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001cd2:	2801      	cmp	r0, #1
 8001cd4:	d178      	bne.n	8001dc8 <HAL_TIM_IC_Start+0x110>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001cd6:	2a01      	cmp	r2, #1
 8001cd8:	d177      	bne.n	8001dca <HAL_TIM_IC_Start+0x112>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d149      	bne.n	8001d72 <HAL_TIM_IC_Start+0xba>
 8001cde:	2202      	movs	r2, #2
 8001ce0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d154      	bne.n	8001d92 <HAL_TIM_IC_Start+0xda>
 8001ce8:	2202      	movs	r2, #2
 8001cea:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001cee:	2201      	movs	r2, #1
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	6820      	ldr	r0, [r4, #0]
 8001cf4:	f7ff ffd1 	bl	8001c9a <TIM_CCxChannelCmd>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cf8:	6823      	ldr	r3, [r4, #0]
 8001cfa:	4a35      	ldr	r2, [pc, #212]	; (8001dd0 <HAL_TIM_IC_Start+0x118>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d058      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
 8001d00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d04:	d055      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
 8001d06:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d051      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
 8001d0e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d04d      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
 8001d16:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d049      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
 8001d1e:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8001d22:	4293      	cmp	r3, r2
 8001d24:	d045      	beq.n	8001db2 <HAL_TIM_IC_Start+0xfa>
    __HAL_TIM_ENABLE(htim);
 8001d26:	681a      	ldr	r2, [r3, #0]
 8001d28:	f042 0201 	orr.w	r2, r2, #1
 8001d2c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001d2e:	2000      	movs	r0, #0
 8001d30:	e04b      	b.n	8001dca <HAL_TIM_IC_Start+0x112>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001d32:	2904      	cmp	r1, #4
 8001d34:	d005      	beq.n	8001d42 <HAL_TIM_IC_Start+0x8a>
 8001d36:	2908      	cmp	r1, #8
 8001d38:	d007      	beq.n	8001d4a <HAL_TIM_IC_Start+0x92>
 8001d3a:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8001d3e:	b2c0      	uxtb	r0, r0
 8001d40:	e7c2      	b.n	8001cc8 <HAL_TIM_IC_Start+0x10>
 8001d42:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8001d46:	b2c0      	uxtb	r0, r0
 8001d48:	e7be      	b.n	8001cc8 <HAL_TIM_IC_Start+0x10>
 8001d4a:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8001d4e:	b2c0      	uxtb	r0, r0
 8001d50:	e7ba      	b.n	8001cc8 <HAL_TIM_IC_Start+0x10>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001d52:	2b04      	cmp	r3, #4
 8001d54:	d005      	beq.n	8001d62 <HAL_TIM_IC_Start+0xaa>
 8001d56:	2b08      	cmp	r3, #8
 8001d58:	d007      	beq.n	8001d6a <HAL_TIM_IC_Start+0xb2>
 8001d5a:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8001d5e:	b2d2      	uxtb	r2, r2
 8001d60:	e7b7      	b.n	8001cd2 <HAL_TIM_IC_Start+0x1a>
 8001d62:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	e7b3      	b.n	8001cd2 <HAL_TIM_IC_Start+0x1a>
 8001d6a:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	e7af      	b.n	8001cd2 <HAL_TIM_IC_Start+0x1a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d72:	2b04      	cmp	r3, #4
 8001d74:	d005      	beq.n	8001d82 <HAL_TIM_IC_Start+0xca>
 8001d76:	2b08      	cmp	r3, #8
 8001d78:	d007      	beq.n	8001d8a <HAL_TIM_IC_Start+0xd2>
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
 8001d80:	e7b0      	b.n	8001ce4 <HAL_TIM_IC_Start+0x2c>
 8001d82:	2202      	movs	r2, #2
 8001d84:	f884 203f 	strb.w	r2, [r4, #63]	; 0x3f
 8001d88:	e7ac      	b.n	8001ce4 <HAL_TIM_IC_Start+0x2c>
 8001d8a:	2202      	movs	r2, #2
 8001d8c:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 8001d90:	e7a8      	b.n	8001ce4 <HAL_TIM_IC_Start+0x2c>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d92:	2b04      	cmp	r3, #4
 8001d94:	d005      	beq.n	8001da2 <HAL_TIM_IC_Start+0xea>
 8001d96:	2b08      	cmp	r3, #8
 8001d98:	d007      	beq.n	8001daa <HAL_TIM_IC_Start+0xf2>
 8001d9a:	2202      	movs	r2, #2
 8001d9c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001da0:	e7a5      	b.n	8001cee <HAL_TIM_IC_Start+0x36>
 8001da2:	2202      	movs	r2, #2
 8001da4:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001da8:	e7a1      	b.n	8001cee <HAL_TIM_IC_Start+0x36>
 8001daa:	2202      	movs	r2, #2
 8001dac:	f884 2044 	strb.w	r2, [r4, #68]	; 0x44
 8001db0:	e79d      	b.n	8001cee <HAL_TIM_IC_Start+0x36>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001db2:	689a      	ldr	r2, [r3, #8]
 8001db4:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db8:	2a06      	cmp	r2, #6
 8001dba:	d007      	beq.n	8001dcc <HAL_TIM_IC_Start+0x114>
      __HAL_TIM_ENABLE(htim);
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8001dc4:	2000      	movs	r0, #0
 8001dc6:	e000      	b.n	8001dca <HAL_TIM_IC_Start+0x112>
    return HAL_ERROR;
 8001dc8:	2001      	movs	r0, #1
}
 8001dca:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8001dcc:	2000      	movs	r0, #0
 8001dce:	e7fc      	b.n	8001dca <HAL_TIM_IC_Start+0x112>
 8001dd0:	40010000 	.word	0x40010000

08001dd4 <HAL_TIM_IC_Start_IT>:
{
 8001dd4:	b510      	push	{r4, lr}
 8001dd6:	4604      	mov	r4, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001dd8:	460b      	mov	r3, r1
 8001dda:	bb09      	cbnz	r1, 8001e20 <HAL_TIM_IC_Start_IT+0x4c>
 8001ddc:	f890 003e 	ldrb.w	r0, [r0, #62]	; 0x3e
 8001de0:	b2c0      	uxtb	r0, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001de2:	bb6b      	cbnz	r3, 8001e40 <HAL_TIM_IC_Start_IT+0x6c>
 8001de4:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
 8001de8:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8001dea:	2801      	cmp	r0, #1
 8001dec:	f040 809c 	bne.w	8001f28 <HAL_TIM_IC_Start_IT+0x154>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8001df0:	2a01      	cmp	r2, #1
 8001df2:	f040 809a 	bne.w	8001f2a <HAL_TIM_IC_Start_IT+0x156>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001df6:	bb9b      	cbnz	r3, 8001e60 <HAL_TIM_IC_Start_IT+0x8c>
 8001df8:	2102      	movs	r1, #2
 8001dfa:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d13e      	bne.n	8001e80 <HAL_TIM_IC_Start_IT+0xac>
 8001e02:	2102      	movs	r1, #2
 8001e04:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
  switch (Channel)
 8001e08:	2b0c      	cmp	r3, #12
 8001e0a:	f200 808f 	bhi.w	8001f2c <HAL_TIM_IC_Start_IT+0x158>
 8001e0e:	e8df f003 	tbb	[pc, r3]
 8001e12:	8d47      	.short	0x8d47
 8001e14:	8d6e8d8d 	.word	0x8d6e8d8d
 8001e18:	8d748d8d 	.word	0x8d748d8d
 8001e1c:	8d8d      	.short	0x8d8d
 8001e1e:	7a          	.byte	0x7a
 8001e1f:	00          	.byte	0x00
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8001e20:	2904      	cmp	r1, #4
 8001e22:	d005      	beq.n	8001e30 <HAL_TIM_IC_Start_IT+0x5c>
 8001e24:	2908      	cmp	r1, #8
 8001e26:	d007      	beq.n	8001e38 <HAL_TIM_IC_Start_IT+0x64>
 8001e28:	f890 0041 	ldrb.w	r0, [r0, #65]	; 0x41
 8001e2c:	b2c0      	uxtb	r0, r0
 8001e2e:	e7d8      	b.n	8001de2 <HAL_TIM_IC_Start_IT+0xe>
 8001e30:	f890 003f 	ldrb.w	r0, [r0, #63]	; 0x3f
 8001e34:	b2c0      	uxtb	r0, r0
 8001e36:	e7d4      	b.n	8001de2 <HAL_TIM_IC_Start_IT+0xe>
 8001e38:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8001e3c:	b2c0      	uxtb	r0, r0
 8001e3e:	e7d0      	b.n	8001de2 <HAL_TIM_IC_Start_IT+0xe>
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8001e40:	2b04      	cmp	r3, #4
 8001e42:	d005      	beq.n	8001e50 <HAL_TIM_IC_Start_IT+0x7c>
 8001e44:	2b08      	cmp	r3, #8
 8001e46:	d007      	beq.n	8001e58 <HAL_TIM_IC_Start_IT+0x84>
 8001e48:	f894 2045 	ldrb.w	r2, [r4, #69]	; 0x45
 8001e4c:	b2d2      	uxtb	r2, r2
 8001e4e:	e7cc      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x16>
 8001e50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001e54:	b2d2      	uxtb	r2, r2
 8001e56:	e7c8      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x16>
 8001e58:	f894 2044 	ldrb.w	r2, [r4, #68]	; 0x44
 8001e5c:	b2d2      	uxtb	r2, r2
 8001e5e:	e7c4      	b.n	8001dea <HAL_TIM_IC_Start_IT+0x16>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e60:	2b04      	cmp	r3, #4
 8001e62:	d005      	beq.n	8001e70 <HAL_TIM_IC_Start_IT+0x9c>
 8001e64:	2b08      	cmp	r3, #8
 8001e66:	d007      	beq.n	8001e78 <HAL_TIM_IC_Start_IT+0xa4>
 8001e68:	2102      	movs	r1, #2
 8001e6a:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
 8001e6e:	e7c6      	b.n	8001dfe <HAL_TIM_IC_Start_IT+0x2a>
 8001e70:	2102      	movs	r1, #2
 8001e72:	f884 103f 	strb.w	r1, [r4, #63]	; 0x3f
 8001e76:	e7c2      	b.n	8001dfe <HAL_TIM_IC_Start_IT+0x2a>
 8001e78:	2102      	movs	r1, #2
 8001e7a:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
 8001e7e:	e7be      	b.n	8001dfe <HAL_TIM_IC_Start_IT+0x2a>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001e80:	2b04      	cmp	r3, #4
 8001e82:	d005      	beq.n	8001e90 <HAL_TIM_IC_Start_IT+0xbc>
 8001e84:	2b08      	cmp	r3, #8
 8001e86:	d007      	beq.n	8001e98 <HAL_TIM_IC_Start_IT+0xc4>
 8001e88:	2102      	movs	r1, #2
 8001e8a:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001e8e:	e7bb      	b.n	8001e08 <HAL_TIM_IC_Start_IT+0x34>
 8001e90:	2102      	movs	r1, #2
 8001e92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001e96:	e7b7      	b.n	8001e08 <HAL_TIM_IC_Start_IT+0x34>
 8001e98:	2102      	movs	r1, #2
 8001e9a:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
 8001e9e:	e7b3      	b.n	8001e08 <HAL_TIM_IC_Start_IT+0x34>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8001ea0:	6821      	ldr	r1, [r4, #0]
 8001ea2:	68ca      	ldr	r2, [r1, #12]
 8001ea4:	f042 0202 	orr.w	r2, r2, #2
 8001ea8:	60ca      	str	r2, [r1, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001eaa:	2201      	movs	r2, #1
 8001eac:	4619      	mov	r1, r3
 8001eae:	6820      	ldr	r0, [r4, #0]
 8001eb0:	f7ff fef3 	bl	8001c9a <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001eb4:	6823      	ldr	r3, [r4, #0]
 8001eb6:	4a1f      	ldr	r2, [pc, #124]	; (8001f34 <HAL_TIM_IC_Start_IT+0x160>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d02a      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
 8001ebc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ec0:	d027      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
 8001ec2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d023      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
 8001eca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d01f      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
 8001ed2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d01b      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
 8001eda:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d017      	beq.n	8001f12 <HAL_TIM_IC_Start_IT+0x13e>
      __HAL_TIM_ENABLE(htim);
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	f042 0201 	orr.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	2000      	movs	r0, #0
 8001eec:	e01d      	b.n	8001f2a <HAL_TIM_IC_Start_IT+0x156>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001eee:	6821      	ldr	r1, [r4, #0]
 8001ef0:	68ca      	ldr	r2, [r1, #12]
 8001ef2:	f042 0204 	orr.w	r2, r2, #4
 8001ef6:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8001ef8:	e7d7      	b.n	8001eaa <HAL_TIM_IC_Start_IT+0xd6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8001efa:	6821      	ldr	r1, [r4, #0]
 8001efc:	68ca      	ldr	r2, [r1, #12]
 8001efe:	f042 0208 	orr.w	r2, r2, #8
 8001f02:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8001f04:	e7d1      	b.n	8001eaa <HAL_TIM_IC_Start_IT+0xd6>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001f06:	6821      	ldr	r1, [r4, #0]
 8001f08:	68ca      	ldr	r2, [r1, #12]
 8001f0a:	f042 0210 	orr.w	r2, r2, #16
 8001f0e:	60ca      	str	r2, [r1, #12]
  if (status == HAL_OK)
 8001f10:	e7cb      	b.n	8001eaa <HAL_TIM_IC_Start_IT+0xd6>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f12:	689a      	ldr	r2, [r3, #8]
 8001f14:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f18:	2a06      	cmp	r2, #6
 8001f1a:	d009      	beq.n	8001f30 <HAL_TIM_IC_Start_IT+0x15c>
        __HAL_TIM_ENABLE(htim);
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	f042 0201 	orr.w	r2, r2, #1
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	2000      	movs	r0, #0
 8001f26:	e000      	b.n	8001f2a <HAL_TIM_IC_Start_IT+0x156>
    return HAL_ERROR;
 8001f28:	2001      	movs	r0, #1
}
 8001f2a:	bd10      	pop	{r4, pc}
  switch (Channel)
 8001f2c:	4610      	mov	r0, r2
 8001f2e:	e7fc      	b.n	8001f2a <HAL_TIM_IC_Start_IT+0x156>
 8001f30:	2000      	movs	r0, #0
 8001f32:	e7fa      	b.n	8001f2a <HAL_TIM_IC_Start_IT+0x156>
 8001f34:	40010000 	.word	0x40010000

08001f38 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f38:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 8001f3c:	2a01      	cmp	r2, #1
 8001f3e:	d035      	beq.n	8001fac <HAL_TIMEx_MasterConfigSynchronization+0x74>
{
 8001f40:	b410      	push	{r4}
 8001f42:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8001f44:	2201      	movs	r2, #1
 8001f46:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4a:	2202      	movs	r2, #2
 8001f4c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f50:	6802      	ldr	r2, [r0, #0]
 8001f52:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f54:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001f56:	f020 0c70 	bic.w	ip, r0, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001f5a:	6808      	ldr	r0, [r1, #0]
 8001f5c:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001f60:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f62:	681a      	ldr	r2, [r3, #0]
 8001f64:	4812      	ldr	r0, [pc, #72]	; (8001fb0 <HAL_TIMEx_MasterConfigSynchronization+0x78>)
 8001f66:	4282      	cmp	r2, r0
 8001f68:	d012      	beq.n	8001f90 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001f6a:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8001f6e:	d00f      	beq.n	8001f90 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001f70:	f5a0 407c 	sub.w	r0, r0, #64512	; 0xfc00
 8001f74:	4282      	cmp	r2, r0
 8001f76:	d00b      	beq.n	8001f90 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001f78:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001f7c:	4282      	cmp	r2, r0
 8001f7e:	d007      	beq.n	8001f90 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001f80:	f500 6080 	add.w	r0, r0, #1024	; 0x400
 8001f84:	4282      	cmp	r2, r0
 8001f86:	d003      	beq.n	8001f90 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 8001f88:	f500 309a 	add.w	r0, r0, #78848	; 0x13400
 8001f8c:	4282      	cmp	r2, r0
 8001f8e:	d104      	bne.n	8001f9a <HAL_TIMEx_MasterConfigSynchronization+0x62>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001f90:	f024 0480 	bic.w	r4, r4, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001f94:	6849      	ldr	r1, [r1, #4]
 8001f96:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001f98:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f883 003c 	strb.w	r0, [r3, #60]	; 0x3c

  return HAL_OK;
}
 8001fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001faa:	4770      	bx	lr
  __HAL_LOCK(htim);
 8001fac:	2002      	movs	r0, #2
}
 8001fae:	4770      	bx	lr
 8001fb0:	40010000 	.word	0x40010000

08001fb4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001fb4:	4770      	bx	lr

08001fb6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001fb6:	4770      	bx	lr

08001fb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fb8:	b510      	push	{r4, lr}
 8001fba:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fbc:	6802      	ldr	r2, [r0, #0]
 8001fbe:	6913      	ldr	r3, [r2, #16]
 8001fc0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001fc4:	68c1      	ldr	r1, [r0, #12]
 8001fc6:	430b      	orrs	r3, r1
 8001fc8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001fca:	6883      	ldr	r3, [r0, #8]
 8001fcc:	6902      	ldr	r2, [r0, #16]
 8001fce:	431a      	orrs	r2, r3
 8001fd0:	6943      	ldr	r3, [r0, #20]
 8001fd2:	431a      	orrs	r2, r3
 8001fd4:	69c3      	ldr	r3, [r0, #28]
 8001fd6:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8001fd8:	6801      	ldr	r1, [r0, #0]
 8001fda:	68cb      	ldr	r3, [r1, #12]
 8001fdc:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001fe0:	f023 030c 	bic.w	r3, r3, #12
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fe8:	6802      	ldr	r2, [r0, #0]
 8001fea:	6953      	ldr	r3, [r2, #20]
 8001fec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ff0:	6981      	ldr	r1, [r0, #24]
 8001ff2:	430b      	orrs	r3, r1
 8001ff4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ff6:	6803      	ldr	r3, [r0, #0]
 8001ff8:	4a31      	ldr	r2, [pc, #196]	; (80020c0 <UART_SetConfig+0x108>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d006      	beq.n	800200c <UART_SetConfig+0x54>
 8001ffe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002002:	4293      	cmp	r3, r2
 8002004:	d002      	beq.n	800200c <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002006:	f7ff fa7d 	bl	8001504 <HAL_RCC_GetPCLK1Freq>
 800200a:	e001      	b.n	8002010 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 800200c:	f7ff fa8a 	bl	8001524 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002010:	69e3      	ldr	r3, [r4, #28]
 8002012:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002016:	d029      	beq.n	800206c <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002018:	2100      	movs	r1, #0
 800201a:	1803      	adds	r3, r0, r0
 800201c:	4149      	adcs	r1, r1
 800201e:	181b      	adds	r3, r3, r0
 8002020:	f141 0100 	adc.w	r1, r1, #0
 8002024:	00c9      	lsls	r1, r1, #3
 8002026:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	1818      	adds	r0, r3, r0
 800202e:	6863      	ldr	r3, [r4, #4]
 8002030:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002034:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002038:	f141 0100 	adc.w	r1, r1, #0
 800203c:	f7fe f920 	bl	8000280 <__aeabi_uldivmod>
 8002040:	4a20      	ldr	r2, [pc, #128]	; (80020c4 <UART_SetConfig+0x10c>)
 8002042:	fba2 3100 	umull	r3, r1, r2, r0
 8002046:	0949      	lsrs	r1, r1, #5
 8002048:	2364      	movs	r3, #100	; 0x64
 800204a:	fb03 0311 	mls	r3, r3, r1, r0
 800204e:	011b      	lsls	r3, r3, #4
 8002050:	3332      	adds	r3, #50	; 0x32
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	095b      	lsrs	r3, r3, #5
 8002058:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800205c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002060:	f003 030f 	and.w	r3, r3, #15
 8002064:	6821      	ldr	r1, [r4, #0]
 8002066:	4413      	add	r3, r2
 8002068:	608b      	str	r3, [r1, #8]
  }
}
 800206a:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800206c:	2300      	movs	r3, #0
 800206e:	1802      	adds	r2, r0, r0
 8002070:	eb43 0103 	adc.w	r1, r3, r3
 8002074:	1812      	adds	r2, r2, r0
 8002076:	f141 0100 	adc.w	r1, r1, #0
 800207a:	00c9      	lsls	r1, r1, #3
 800207c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002080:	00d2      	lsls	r2, r2, #3
 8002082:	1810      	adds	r0, r2, r0
 8002084:	f141 0100 	adc.w	r1, r1, #0
 8002088:	6862      	ldr	r2, [r4, #4]
 800208a:	1892      	adds	r2, r2, r2
 800208c:	415b      	adcs	r3, r3
 800208e:	f7fe f8f7 	bl	8000280 <__aeabi_uldivmod>
 8002092:	4a0c      	ldr	r2, [pc, #48]	; (80020c4 <UART_SetConfig+0x10c>)
 8002094:	fba2 3100 	umull	r3, r1, r2, r0
 8002098:	0949      	lsrs	r1, r1, #5
 800209a:	2364      	movs	r3, #100	; 0x64
 800209c:	fb03 0311 	mls	r3, r3, r1, r0
 80020a0:	00db      	lsls	r3, r3, #3
 80020a2:	3332      	adds	r3, #50	; 0x32
 80020a4:	fba2 2303 	umull	r2, r3, r2, r3
 80020a8:	095b      	lsrs	r3, r3, #5
 80020aa:	005a      	lsls	r2, r3, #1
 80020ac:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 80020b0:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80020b4:	f003 0307 	and.w	r3, r3, #7
 80020b8:	6821      	ldr	r1, [r4, #0]
 80020ba:	4413      	add	r3, r2
 80020bc:	608b      	str	r3, [r1, #8]
 80020be:	e7d4      	b.n	800206a <UART_SetConfig+0xb2>
 80020c0:	40011000 	.word	0x40011000
 80020c4:	51eb851f 	.word	0x51eb851f

080020c8 <UART_WaitOnFlagUntilTimeout>:
{
 80020c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020cc:	4605      	mov	r5, r0
 80020ce:	460f      	mov	r7, r1
 80020d0:	4616      	mov	r6, r2
 80020d2:	4699      	mov	r9, r3
 80020d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020d8:	682b      	ldr	r3, [r5, #0]
 80020da:	681c      	ldr	r4, [r3, #0]
 80020dc:	ea37 0404 	bics.w	r4, r7, r4
 80020e0:	bf0c      	ite	eq
 80020e2:	2401      	moveq	r4, #1
 80020e4:	2400      	movne	r4, #0
 80020e6:	42b4      	cmp	r4, r6
 80020e8:	d12d      	bne.n	8002146 <UART_WaitOnFlagUntilTimeout+0x7e>
    if (Timeout != HAL_MAX_DELAY)
 80020ea:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80020ee:	d0f3      	beq.n	80020d8 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020f0:	f1b8 0f00 	cmp.w	r8, #0
 80020f4:	d005      	beq.n	8002102 <UART_WaitOnFlagUntilTimeout+0x3a>
 80020f6:	f7fe fda9 	bl	8000c4c <HAL_GetTick>
 80020fa:	eba0 0009 	sub.w	r0, r0, r9
 80020fe:	4540      	cmp	r0, r8
 8002100:	d9ea      	bls.n	80020d8 <UART_WaitOnFlagUntilTimeout+0x10>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002102:	682a      	ldr	r2, [r5, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002104:	f102 030c 	add.w	r3, r2, #12
 8002108:	e853 3f00 	ldrex	r3, [r3]
 800210c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002110:	320c      	adds	r2, #12
 8002112:	e842 3100 	strex	r1, r3, [r2]
 8002116:	2900      	cmp	r1, #0
 8002118:	d1f3      	bne.n	8002102 <UART_WaitOnFlagUntilTimeout+0x3a>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800211a:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800211c:	f102 0314 	add.w	r3, r2, #20
 8002120:	e853 3f00 	ldrex	r3, [r3]
 8002124:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002128:	3214      	adds	r2, #20
 800212a:	e842 3100 	strex	r1, r3, [r2]
 800212e:	2900      	cmp	r1, #0
 8002130:	d1f3      	bne.n	800211a <UART_WaitOnFlagUntilTimeout+0x52>
        huart->gState  = HAL_UART_STATE_READY;
 8002132:	2320      	movs	r3, #32
 8002134:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002138:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        __HAL_UNLOCK(huart);
 800213c:	2300      	movs	r3, #0
 800213e:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_TIMEOUT;
 8002142:	2003      	movs	r0, #3
 8002144:	e000      	b.n	8002148 <UART_WaitOnFlagUntilTimeout+0x80>
  return HAL_OK;
 8002146:	2000      	movs	r0, #0
}
 8002148:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800214c <HAL_UART_Init>:
  if (huart == NULL)
 800214c:	b358      	cbz	r0, 80021a6 <HAL_UART_Init+0x5a>
{
 800214e:	b510      	push	{r4, lr}
 8002150:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002152:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002156:	b30b      	cbz	r3, 800219c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002158:	2324      	movs	r3, #36	; 0x24
 800215a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800215e:	6822      	ldr	r2, [r4, #0]
 8002160:	68d3      	ldr	r3, [r2, #12]
 8002162:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002166:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002168:	4620      	mov	r0, r4
 800216a:	f7ff ff25 	bl	8001fb8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800216e:	6822      	ldr	r2, [r4, #0]
 8002170:	6913      	ldr	r3, [r2, #16]
 8002172:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002176:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002178:	6822      	ldr	r2, [r4, #0]
 800217a:	6953      	ldr	r3, [r2, #20]
 800217c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002180:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002182:	6822      	ldr	r2, [r4, #0]
 8002184:	68d3      	ldr	r3, [r2, #12]
 8002186:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800218a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800218c:	2000      	movs	r0, #0
 800218e:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002190:	2320      	movs	r3, #32
 8002192:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002196:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800219a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800219c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 80021a0:	f7fe fc2e 	bl	8000a00 <HAL_UART_MspInit>
 80021a4:	e7d8      	b.n	8002158 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 80021a6:	2001      	movs	r0, #1
}
 80021a8:	4770      	bx	lr

080021aa <HAL_UART_Transmit>:
{
 80021aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ae:	b082      	sub	sp, #8
 80021b0:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80021b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	2b20      	cmp	r3, #32
 80021ba:	d154      	bne.n	8002266 <HAL_UART_Transmit+0xbc>
 80021bc:	4604      	mov	r4, r0
 80021be:	460d      	mov	r5, r1
 80021c0:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80021c2:	2900      	cmp	r1, #0
 80021c4:	d053      	beq.n	800226e <HAL_UART_Transmit+0xc4>
 80021c6:	2a00      	cmp	r2, #0
 80021c8:	d053      	beq.n	8002272 <HAL_UART_Transmit+0xc8>
    __HAL_LOCK(huart);
 80021ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d051      	beq.n	8002276 <HAL_UART_Transmit+0xcc>
 80021d2:	2301      	movs	r3, #1
 80021d4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021d8:	2300      	movs	r3, #0
 80021da:	6403      	str	r3, [r0, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021dc:	2321      	movs	r3, #33	; 0x21
 80021de:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    tickstart = HAL_GetTick();
 80021e2:	f7fe fd33 	bl	8000c4c <HAL_GetTick>
 80021e6:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80021e8:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80021ec:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021f0:	68a3      	ldr	r3, [r4, #8]
 80021f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021f6:	d005      	beq.n	8002204 <HAL_UART_Transmit+0x5a>
      pdata16bits = NULL;
 80021f8:	f04f 0800 	mov.w	r8, #0
    __HAL_UNLOCK(huart);
 80021fc:	2300      	movs	r3, #0
 80021fe:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    while (huart->TxXferCount > 0U)
 8002202:	e012      	b.n	800222a <HAL_UART_Transmit+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002204:	6923      	ldr	r3, [r4, #16]
 8002206:	b113      	cbz	r3, 800220e <HAL_UART_Transmit+0x64>
      pdata16bits = NULL;
 8002208:	f04f 0800 	mov.w	r8, #0
 800220c:	e7f6      	b.n	80021fc <HAL_UART_Transmit+0x52>
      pdata16bits = (const uint16_t *) pData;
 800220e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002210:	2500      	movs	r5, #0
 8002212:	e7f3      	b.n	80021fc <HAL_UART_Transmit+0x52>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002214:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002218:	6822      	ldr	r2, [r4, #0]
 800221a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800221e:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8002220:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002222:	b292      	uxth	r2, r2
 8002224:	3a01      	subs	r2, #1
 8002226:	b292      	uxth	r2, r2
 8002228:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800222a:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800222c:	b29b      	uxth	r3, r3
 800222e:	b173      	cbz	r3, 800224e <HAL_UART_Transmit+0xa4>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002230:	9600      	str	r6, [sp, #0]
 8002232:	463b      	mov	r3, r7
 8002234:	2200      	movs	r2, #0
 8002236:	2180      	movs	r1, #128	; 0x80
 8002238:	4620      	mov	r0, r4
 800223a:	f7ff ff45 	bl	80020c8 <UART_WaitOnFlagUntilTimeout>
 800223e:	b9e0      	cbnz	r0, 800227a <HAL_UART_Transmit+0xd0>
      if (pdata8bits == NULL)
 8002240:	2d00      	cmp	r5, #0
 8002242:	d0e7      	beq.n	8002214 <HAL_UART_Transmit+0x6a>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002244:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002248:	6823      	ldr	r3, [r4, #0]
 800224a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800224c:	e7e8      	b.n	8002220 <HAL_UART_Transmit+0x76>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800224e:	9600      	str	r6, [sp, #0]
 8002250:	463b      	mov	r3, r7
 8002252:	2200      	movs	r2, #0
 8002254:	2140      	movs	r1, #64	; 0x40
 8002256:	4620      	mov	r0, r4
 8002258:	f7ff ff36 	bl	80020c8 <UART_WaitOnFlagUntilTimeout>
 800225c:	b978      	cbnz	r0, 800227e <HAL_UART_Transmit+0xd4>
    huart->gState = HAL_UART_STATE_READY;
 800225e:	2320      	movs	r3, #32
 8002260:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    return HAL_OK;
 8002264:	e000      	b.n	8002268 <HAL_UART_Transmit+0xbe>
    return HAL_BUSY;
 8002266:	2002      	movs	r0, #2
}
 8002268:	b002      	add	sp, #8
 800226a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800226e:	2001      	movs	r0, #1
 8002270:	e7fa      	b.n	8002268 <HAL_UART_Transmit+0xbe>
 8002272:	2001      	movs	r0, #1
 8002274:	e7f8      	b.n	8002268 <HAL_UART_Transmit+0xbe>
    __HAL_LOCK(huart);
 8002276:	2002      	movs	r0, #2
 8002278:	e7f6      	b.n	8002268 <HAL_UART_Transmit+0xbe>
        return HAL_TIMEOUT;
 800227a:	2003      	movs	r0, #3
 800227c:	e7f4      	b.n	8002268 <HAL_UART_Transmit+0xbe>
      return HAL_TIMEOUT;
 800227e:	2003      	movs	r0, #3
 8002280:	e7f2      	b.n	8002268 <HAL_UART_Transmit+0xbe>
	...

08002284 <std>:
 8002284:	2300      	movs	r3, #0
 8002286:	b510      	push	{r4, lr}
 8002288:	4604      	mov	r4, r0
 800228a:	e9c0 3300 	strd	r3, r3, [r0]
 800228e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002292:	6083      	str	r3, [r0, #8]
 8002294:	8181      	strh	r1, [r0, #12]
 8002296:	6643      	str	r3, [r0, #100]	; 0x64
 8002298:	81c2      	strh	r2, [r0, #14]
 800229a:	6183      	str	r3, [r0, #24]
 800229c:	4619      	mov	r1, r3
 800229e:	2208      	movs	r2, #8
 80022a0:	305c      	adds	r0, #92	; 0x5c
 80022a2:	f000 f8fc 	bl	800249e <memset>
 80022a6:	4b05      	ldr	r3, [pc, #20]	; (80022bc <std+0x38>)
 80022a8:	6263      	str	r3, [r4, #36]	; 0x24
 80022aa:	4b05      	ldr	r3, [pc, #20]	; (80022c0 <std+0x3c>)
 80022ac:	62a3      	str	r3, [r4, #40]	; 0x28
 80022ae:	4b05      	ldr	r3, [pc, #20]	; (80022c4 <std+0x40>)
 80022b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80022b2:	4b05      	ldr	r3, [pc, #20]	; (80022c8 <std+0x44>)
 80022b4:	6224      	str	r4, [r4, #32]
 80022b6:	6323      	str	r3, [r4, #48]	; 0x30
 80022b8:	bd10      	pop	{r4, pc}
 80022ba:	bf00      	nop
 80022bc:	08002419 	.word	0x08002419
 80022c0:	0800243b 	.word	0x0800243b
 80022c4:	08002473 	.word	0x08002473
 80022c8:	08002497 	.word	0x08002497

080022cc <stdio_exit_handler>:
 80022cc:	4a02      	ldr	r2, [pc, #8]	; (80022d8 <stdio_exit_handler+0xc>)
 80022ce:	4903      	ldr	r1, [pc, #12]	; (80022dc <stdio_exit_handler+0x10>)
 80022d0:	4803      	ldr	r0, [pc, #12]	; (80022e0 <stdio_exit_handler+0x14>)
 80022d2:	f000 b869 	b.w	80023a8 <_fwalk_sglue>
 80022d6:	bf00      	nop
 80022d8:	20000010 	.word	0x20000010
 80022dc:	08002e39 	.word	0x08002e39
 80022e0:	2000001c 	.word	0x2000001c

080022e4 <cleanup_stdio>:
 80022e4:	6841      	ldr	r1, [r0, #4]
 80022e6:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <cleanup_stdio+0x34>)
 80022e8:	4299      	cmp	r1, r3
 80022ea:	b510      	push	{r4, lr}
 80022ec:	4604      	mov	r4, r0
 80022ee:	d001      	beq.n	80022f4 <cleanup_stdio+0x10>
 80022f0:	f000 fda2 	bl	8002e38 <_fflush_r>
 80022f4:	68a1      	ldr	r1, [r4, #8]
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <cleanup_stdio+0x38>)
 80022f8:	4299      	cmp	r1, r3
 80022fa:	d002      	beq.n	8002302 <cleanup_stdio+0x1e>
 80022fc:	4620      	mov	r0, r4
 80022fe:	f000 fd9b 	bl	8002e38 <_fflush_r>
 8002302:	68e1      	ldr	r1, [r4, #12]
 8002304:	4b06      	ldr	r3, [pc, #24]	; (8002320 <cleanup_stdio+0x3c>)
 8002306:	4299      	cmp	r1, r3
 8002308:	d004      	beq.n	8002314 <cleanup_stdio+0x30>
 800230a:	4620      	mov	r0, r4
 800230c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002310:	f000 bd92 	b.w	8002e38 <_fflush_r>
 8002314:	bd10      	pop	{r4, pc}
 8002316:	bf00      	nop
 8002318:	20000124 	.word	0x20000124
 800231c:	2000018c 	.word	0x2000018c
 8002320:	200001f4 	.word	0x200001f4

08002324 <global_stdio_init.part.0>:
 8002324:	b510      	push	{r4, lr}
 8002326:	4b0b      	ldr	r3, [pc, #44]	; (8002354 <global_stdio_init.part.0+0x30>)
 8002328:	4c0b      	ldr	r4, [pc, #44]	; (8002358 <global_stdio_init.part.0+0x34>)
 800232a:	4a0c      	ldr	r2, [pc, #48]	; (800235c <global_stdio_init.part.0+0x38>)
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	4620      	mov	r0, r4
 8002330:	2200      	movs	r2, #0
 8002332:	2104      	movs	r1, #4
 8002334:	f7ff ffa6 	bl	8002284 <std>
 8002338:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800233c:	2201      	movs	r2, #1
 800233e:	2109      	movs	r1, #9
 8002340:	f7ff ffa0 	bl	8002284 <std>
 8002344:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8002348:	2202      	movs	r2, #2
 800234a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800234e:	2112      	movs	r1, #18
 8002350:	f7ff bf98 	b.w	8002284 <std>
 8002354:	2000025c 	.word	0x2000025c
 8002358:	20000124 	.word	0x20000124
 800235c:	080022cd 	.word	0x080022cd

08002360 <__sfp_lock_acquire>:
 8002360:	4801      	ldr	r0, [pc, #4]	; (8002368 <__sfp_lock_acquire+0x8>)
 8002362:	f000 b915 	b.w	8002590 <__retarget_lock_acquire_recursive>
 8002366:	bf00      	nop
 8002368:	20000265 	.word	0x20000265

0800236c <__sfp_lock_release>:
 800236c:	4801      	ldr	r0, [pc, #4]	; (8002374 <__sfp_lock_release+0x8>)
 800236e:	f000 b910 	b.w	8002592 <__retarget_lock_release_recursive>
 8002372:	bf00      	nop
 8002374:	20000265 	.word	0x20000265

08002378 <__sinit>:
 8002378:	b510      	push	{r4, lr}
 800237a:	4604      	mov	r4, r0
 800237c:	f7ff fff0 	bl	8002360 <__sfp_lock_acquire>
 8002380:	6a23      	ldr	r3, [r4, #32]
 8002382:	b11b      	cbz	r3, 800238c <__sinit+0x14>
 8002384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002388:	f7ff bff0 	b.w	800236c <__sfp_lock_release>
 800238c:	4b04      	ldr	r3, [pc, #16]	; (80023a0 <__sinit+0x28>)
 800238e:	6223      	str	r3, [r4, #32]
 8002390:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <__sinit+0x2c>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d1f5      	bne.n	8002384 <__sinit+0xc>
 8002398:	f7ff ffc4 	bl	8002324 <global_stdio_init.part.0>
 800239c:	e7f2      	b.n	8002384 <__sinit+0xc>
 800239e:	bf00      	nop
 80023a0:	080022e5 	.word	0x080022e5
 80023a4:	2000025c 	.word	0x2000025c

080023a8 <_fwalk_sglue>:
 80023a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80023ac:	4607      	mov	r7, r0
 80023ae:	4688      	mov	r8, r1
 80023b0:	4614      	mov	r4, r2
 80023b2:	2600      	movs	r6, #0
 80023b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80023b8:	f1b9 0901 	subs.w	r9, r9, #1
 80023bc:	d505      	bpl.n	80023ca <_fwalk_sglue+0x22>
 80023be:	6824      	ldr	r4, [r4, #0]
 80023c0:	2c00      	cmp	r4, #0
 80023c2:	d1f7      	bne.n	80023b4 <_fwalk_sglue+0xc>
 80023c4:	4630      	mov	r0, r6
 80023c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80023ca:	89ab      	ldrh	r3, [r5, #12]
 80023cc:	2b01      	cmp	r3, #1
 80023ce:	d907      	bls.n	80023e0 <_fwalk_sglue+0x38>
 80023d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80023d4:	3301      	adds	r3, #1
 80023d6:	d003      	beq.n	80023e0 <_fwalk_sglue+0x38>
 80023d8:	4629      	mov	r1, r5
 80023da:	4638      	mov	r0, r7
 80023dc:	47c0      	blx	r8
 80023de:	4306      	orrs	r6, r0
 80023e0:	3568      	adds	r5, #104	; 0x68
 80023e2:	e7e9      	b.n	80023b8 <_fwalk_sglue+0x10>

080023e4 <iprintf>:
 80023e4:	b40f      	push	{r0, r1, r2, r3}
 80023e6:	b507      	push	{r0, r1, r2, lr}
 80023e8:	4906      	ldr	r1, [pc, #24]	; (8002404 <iprintf+0x20>)
 80023ea:	ab04      	add	r3, sp, #16
 80023ec:	6808      	ldr	r0, [r1, #0]
 80023ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80023f2:	6881      	ldr	r1, [r0, #8]
 80023f4:	9301      	str	r3, [sp, #4]
 80023f6:	f000 f9ef 	bl	80027d8 <_vfiprintf_r>
 80023fa:	b003      	add	sp, #12
 80023fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002400:	b004      	add	sp, #16
 8002402:	4770      	bx	lr
 8002404:	20000068 	.word	0x20000068

08002408 <putchar>:
 8002408:	4b02      	ldr	r3, [pc, #8]	; (8002414 <putchar+0xc>)
 800240a:	4601      	mov	r1, r0
 800240c:	6818      	ldr	r0, [r3, #0]
 800240e:	6882      	ldr	r2, [r0, #8]
 8002410:	f000 bd3a 	b.w	8002e88 <_putc_r>
 8002414:	20000068 	.word	0x20000068

08002418 <__sread>:
 8002418:	b510      	push	{r4, lr}
 800241a:	460c      	mov	r4, r1
 800241c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002420:	f000 f868 	bl	80024f4 <_read_r>
 8002424:	2800      	cmp	r0, #0
 8002426:	bfab      	itete	ge
 8002428:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800242a:	89a3      	ldrhlt	r3, [r4, #12]
 800242c:	181b      	addge	r3, r3, r0
 800242e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002432:	bfac      	ite	ge
 8002434:	6563      	strge	r3, [r4, #84]	; 0x54
 8002436:	81a3      	strhlt	r3, [r4, #12]
 8002438:	bd10      	pop	{r4, pc}

0800243a <__swrite>:
 800243a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800243e:	461f      	mov	r7, r3
 8002440:	898b      	ldrh	r3, [r1, #12]
 8002442:	05db      	lsls	r3, r3, #23
 8002444:	4605      	mov	r5, r0
 8002446:	460c      	mov	r4, r1
 8002448:	4616      	mov	r6, r2
 800244a:	d505      	bpl.n	8002458 <__swrite+0x1e>
 800244c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002450:	2302      	movs	r3, #2
 8002452:	2200      	movs	r2, #0
 8002454:	f000 f83c 	bl	80024d0 <_lseek_r>
 8002458:	89a3      	ldrh	r3, [r4, #12]
 800245a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800245e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002462:	81a3      	strh	r3, [r4, #12]
 8002464:	4632      	mov	r2, r6
 8002466:	463b      	mov	r3, r7
 8002468:	4628      	mov	r0, r5
 800246a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800246e:	f000 b853 	b.w	8002518 <_write_r>

08002472 <__sseek>:
 8002472:	b510      	push	{r4, lr}
 8002474:	460c      	mov	r4, r1
 8002476:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800247a:	f000 f829 	bl	80024d0 <_lseek_r>
 800247e:	1c43      	adds	r3, r0, #1
 8002480:	89a3      	ldrh	r3, [r4, #12]
 8002482:	bf15      	itete	ne
 8002484:	6560      	strne	r0, [r4, #84]	; 0x54
 8002486:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800248a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800248e:	81a3      	strheq	r3, [r4, #12]
 8002490:	bf18      	it	ne
 8002492:	81a3      	strhne	r3, [r4, #12]
 8002494:	bd10      	pop	{r4, pc}

08002496 <__sclose>:
 8002496:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800249a:	f000 b809 	b.w	80024b0 <_close_r>

0800249e <memset>:
 800249e:	4402      	add	r2, r0
 80024a0:	4603      	mov	r3, r0
 80024a2:	4293      	cmp	r3, r2
 80024a4:	d100      	bne.n	80024a8 <memset+0xa>
 80024a6:	4770      	bx	lr
 80024a8:	f803 1b01 	strb.w	r1, [r3], #1
 80024ac:	e7f9      	b.n	80024a2 <memset+0x4>
	...

080024b0 <_close_r>:
 80024b0:	b538      	push	{r3, r4, r5, lr}
 80024b2:	4d06      	ldr	r5, [pc, #24]	; (80024cc <_close_r+0x1c>)
 80024b4:	2300      	movs	r3, #0
 80024b6:	4604      	mov	r4, r0
 80024b8:	4608      	mov	r0, r1
 80024ba:	602b      	str	r3, [r5, #0]
 80024bc:	f7fe fb16 	bl	8000aec <_close>
 80024c0:	1c43      	adds	r3, r0, #1
 80024c2:	d102      	bne.n	80024ca <_close_r+0x1a>
 80024c4:	682b      	ldr	r3, [r5, #0]
 80024c6:	b103      	cbz	r3, 80024ca <_close_r+0x1a>
 80024c8:	6023      	str	r3, [r4, #0]
 80024ca:	bd38      	pop	{r3, r4, r5, pc}
 80024cc:	20000260 	.word	0x20000260

080024d0 <_lseek_r>:
 80024d0:	b538      	push	{r3, r4, r5, lr}
 80024d2:	4d07      	ldr	r5, [pc, #28]	; (80024f0 <_lseek_r+0x20>)
 80024d4:	4604      	mov	r4, r0
 80024d6:	4608      	mov	r0, r1
 80024d8:	4611      	mov	r1, r2
 80024da:	2200      	movs	r2, #0
 80024dc:	602a      	str	r2, [r5, #0]
 80024de:	461a      	mov	r2, r3
 80024e0:	f7fe fb0e 	bl	8000b00 <_lseek>
 80024e4:	1c43      	adds	r3, r0, #1
 80024e6:	d102      	bne.n	80024ee <_lseek_r+0x1e>
 80024e8:	682b      	ldr	r3, [r5, #0]
 80024ea:	b103      	cbz	r3, 80024ee <_lseek_r+0x1e>
 80024ec:	6023      	str	r3, [r4, #0]
 80024ee:	bd38      	pop	{r3, r4, r5, pc}
 80024f0:	20000260 	.word	0x20000260

080024f4 <_read_r>:
 80024f4:	b538      	push	{r3, r4, r5, lr}
 80024f6:	4d07      	ldr	r5, [pc, #28]	; (8002514 <_read_r+0x20>)
 80024f8:	4604      	mov	r4, r0
 80024fa:	4608      	mov	r0, r1
 80024fc:	4611      	mov	r1, r2
 80024fe:	2200      	movs	r2, #0
 8002500:	602a      	str	r2, [r5, #0]
 8002502:	461a      	mov	r2, r3
 8002504:	f7fe fae2 	bl	8000acc <_read>
 8002508:	1c43      	adds	r3, r0, #1
 800250a:	d102      	bne.n	8002512 <_read_r+0x1e>
 800250c:	682b      	ldr	r3, [r5, #0]
 800250e:	b103      	cbz	r3, 8002512 <_read_r+0x1e>
 8002510:	6023      	str	r3, [r4, #0]
 8002512:	bd38      	pop	{r3, r4, r5, pc}
 8002514:	20000260 	.word	0x20000260

08002518 <_write_r>:
 8002518:	b538      	push	{r3, r4, r5, lr}
 800251a:	4d07      	ldr	r5, [pc, #28]	; (8002538 <_write_r+0x20>)
 800251c:	4604      	mov	r4, r0
 800251e:	4608      	mov	r0, r1
 8002520:	4611      	mov	r1, r2
 8002522:	2200      	movs	r2, #0
 8002524:	602a      	str	r2, [r5, #0]
 8002526:	461a      	mov	r2, r3
 8002528:	f7fe f844 	bl	80005b4 <_write>
 800252c:	1c43      	adds	r3, r0, #1
 800252e:	d102      	bne.n	8002536 <_write_r+0x1e>
 8002530:	682b      	ldr	r3, [r5, #0]
 8002532:	b103      	cbz	r3, 8002536 <_write_r+0x1e>
 8002534:	6023      	str	r3, [r4, #0]
 8002536:	bd38      	pop	{r3, r4, r5, pc}
 8002538:	20000260 	.word	0x20000260

0800253c <__errno>:
 800253c:	4b01      	ldr	r3, [pc, #4]	; (8002544 <__errno+0x8>)
 800253e:	6818      	ldr	r0, [r3, #0]
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	20000068 	.word	0x20000068

08002548 <__libc_init_array>:
 8002548:	b570      	push	{r4, r5, r6, lr}
 800254a:	4d0d      	ldr	r5, [pc, #52]	; (8002580 <__libc_init_array+0x38>)
 800254c:	4c0d      	ldr	r4, [pc, #52]	; (8002584 <__libc_init_array+0x3c>)
 800254e:	1b64      	subs	r4, r4, r5
 8002550:	10a4      	asrs	r4, r4, #2
 8002552:	2600      	movs	r6, #0
 8002554:	42a6      	cmp	r6, r4
 8002556:	d109      	bne.n	800256c <__libc_init_array+0x24>
 8002558:	4d0b      	ldr	r5, [pc, #44]	; (8002588 <__libc_init_array+0x40>)
 800255a:	4c0c      	ldr	r4, [pc, #48]	; (800258c <__libc_init_array+0x44>)
 800255c:	f000 fdf2 	bl	8003144 <_init>
 8002560:	1b64      	subs	r4, r4, r5
 8002562:	10a4      	asrs	r4, r4, #2
 8002564:	2600      	movs	r6, #0
 8002566:	42a6      	cmp	r6, r4
 8002568:	d105      	bne.n	8002576 <__libc_init_array+0x2e>
 800256a:	bd70      	pop	{r4, r5, r6, pc}
 800256c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002570:	4798      	blx	r3
 8002572:	3601      	adds	r6, #1
 8002574:	e7ee      	b.n	8002554 <__libc_init_array+0xc>
 8002576:	f855 3b04 	ldr.w	r3, [r5], #4
 800257a:	4798      	blx	r3
 800257c:	3601      	adds	r6, #1
 800257e:	e7f2      	b.n	8002566 <__libc_init_array+0x1e>
 8002580:	08003220 	.word	0x08003220
 8002584:	08003220 	.word	0x08003220
 8002588:	08003220 	.word	0x08003220
 800258c:	08003224 	.word	0x08003224

08002590 <__retarget_lock_acquire_recursive>:
 8002590:	4770      	bx	lr

08002592 <__retarget_lock_release_recursive>:
 8002592:	4770      	bx	lr

08002594 <_free_r>:
 8002594:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002596:	2900      	cmp	r1, #0
 8002598:	d044      	beq.n	8002624 <_free_r+0x90>
 800259a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800259e:	9001      	str	r0, [sp, #4]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	f1a1 0404 	sub.w	r4, r1, #4
 80025a6:	bfb8      	it	lt
 80025a8:	18e4      	addlt	r4, r4, r3
 80025aa:	f000 f8df 	bl	800276c <__malloc_lock>
 80025ae:	4a1e      	ldr	r2, [pc, #120]	; (8002628 <_free_r+0x94>)
 80025b0:	9801      	ldr	r0, [sp, #4]
 80025b2:	6813      	ldr	r3, [r2, #0]
 80025b4:	b933      	cbnz	r3, 80025c4 <_free_r+0x30>
 80025b6:	6063      	str	r3, [r4, #4]
 80025b8:	6014      	str	r4, [r2, #0]
 80025ba:	b003      	add	sp, #12
 80025bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80025c0:	f000 b8da 	b.w	8002778 <__malloc_unlock>
 80025c4:	42a3      	cmp	r3, r4
 80025c6:	d908      	bls.n	80025da <_free_r+0x46>
 80025c8:	6825      	ldr	r5, [r4, #0]
 80025ca:	1961      	adds	r1, r4, r5
 80025cc:	428b      	cmp	r3, r1
 80025ce:	bf01      	itttt	eq
 80025d0:	6819      	ldreq	r1, [r3, #0]
 80025d2:	685b      	ldreq	r3, [r3, #4]
 80025d4:	1949      	addeq	r1, r1, r5
 80025d6:	6021      	streq	r1, [r4, #0]
 80025d8:	e7ed      	b.n	80025b6 <_free_r+0x22>
 80025da:	461a      	mov	r2, r3
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	b10b      	cbz	r3, 80025e4 <_free_r+0x50>
 80025e0:	42a3      	cmp	r3, r4
 80025e2:	d9fa      	bls.n	80025da <_free_r+0x46>
 80025e4:	6811      	ldr	r1, [r2, #0]
 80025e6:	1855      	adds	r5, r2, r1
 80025e8:	42a5      	cmp	r5, r4
 80025ea:	d10b      	bne.n	8002604 <_free_r+0x70>
 80025ec:	6824      	ldr	r4, [r4, #0]
 80025ee:	4421      	add	r1, r4
 80025f0:	1854      	adds	r4, r2, r1
 80025f2:	42a3      	cmp	r3, r4
 80025f4:	6011      	str	r1, [r2, #0]
 80025f6:	d1e0      	bne.n	80025ba <_free_r+0x26>
 80025f8:	681c      	ldr	r4, [r3, #0]
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	6053      	str	r3, [r2, #4]
 80025fe:	440c      	add	r4, r1
 8002600:	6014      	str	r4, [r2, #0]
 8002602:	e7da      	b.n	80025ba <_free_r+0x26>
 8002604:	d902      	bls.n	800260c <_free_r+0x78>
 8002606:	230c      	movs	r3, #12
 8002608:	6003      	str	r3, [r0, #0]
 800260a:	e7d6      	b.n	80025ba <_free_r+0x26>
 800260c:	6825      	ldr	r5, [r4, #0]
 800260e:	1961      	adds	r1, r4, r5
 8002610:	428b      	cmp	r3, r1
 8002612:	bf04      	itt	eq
 8002614:	6819      	ldreq	r1, [r3, #0]
 8002616:	685b      	ldreq	r3, [r3, #4]
 8002618:	6063      	str	r3, [r4, #4]
 800261a:	bf04      	itt	eq
 800261c:	1949      	addeq	r1, r1, r5
 800261e:	6021      	streq	r1, [r4, #0]
 8002620:	6054      	str	r4, [r2, #4]
 8002622:	e7ca      	b.n	80025ba <_free_r+0x26>
 8002624:	b003      	add	sp, #12
 8002626:	bd30      	pop	{r4, r5, pc}
 8002628:	20000268 	.word	0x20000268

0800262c <sbrk_aligned>:
 800262c:	b570      	push	{r4, r5, r6, lr}
 800262e:	4e0e      	ldr	r6, [pc, #56]	; (8002668 <sbrk_aligned+0x3c>)
 8002630:	460c      	mov	r4, r1
 8002632:	6831      	ldr	r1, [r6, #0]
 8002634:	4605      	mov	r5, r0
 8002636:	b911      	cbnz	r1, 800263e <sbrk_aligned+0x12>
 8002638:	f000 fcf0 	bl	800301c <_sbrk_r>
 800263c:	6030      	str	r0, [r6, #0]
 800263e:	4621      	mov	r1, r4
 8002640:	4628      	mov	r0, r5
 8002642:	f000 fceb 	bl	800301c <_sbrk_r>
 8002646:	1c43      	adds	r3, r0, #1
 8002648:	d00a      	beq.n	8002660 <sbrk_aligned+0x34>
 800264a:	1cc4      	adds	r4, r0, #3
 800264c:	f024 0403 	bic.w	r4, r4, #3
 8002650:	42a0      	cmp	r0, r4
 8002652:	d007      	beq.n	8002664 <sbrk_aligned+0x38>
 8002654:	1a21      	subs	r1, r4, r0
 8002656:	4628      	mov	r0, r5
 8002658:	f000 fce0 	bl	800301c <_sbrk_r>
 800265c:	3001      	adds	r0, #1
 800265e:	d101      	bne.n	8002664 <sbrk_aligned+0x38>
 8002660:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002664:	4620      	mov	r0, r4
 8002666:	bd70      	pop	{r4, r5, r6, pc}
 8002668:	2000026c 	.word	0x2000026c

0800266c <_malloc_r>:
 800266c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002670:	1ccd      	adds	r5, r1, #3
 8002672:	f025 0503 	bic.w	r5, r5, #3
 8002676:	3508      	adds	r5, #8
 8002678:	2d0c      	cmp	r5, #12
 800267a:	bf38      	it	cc
 800267c:	250c      	movcc	r5, #12
 800267e:	2d00      	cmp	r5, #0
 8002680:	4607      	mov	r7, r0
 8002682:	db01      	blt.n	8002688 <_malloc_r+0x1c>
 8002684:	42a9      	cmp	r1, r5
 8002686:	d905      	bls.n	8002694 <_malloc_r+0x28>
 8002688:	230c      	movs	r3, #12
 800268a:	603b      	str	r3, [r7, #0]
 800268c:	2600      	movs	r6, #0
 800268e:	4630      	mov	r0, r6
 8002690:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002694:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8002768 <_malloc_r+0xfc>
 8002698:	f000 f868 	bl	800276c <__malloc_lock>
 800269c:	f8d8 3000 	ldr.w	r3, [r8]
 80026a0:	461c      	mov	r4, r3
 80026a2:	bb5c      	cbnz	r4, 80026fc <_malloc_r+0x90>
 80026a4:	4629      	mov	r1, r5
 80026a6:	4638      	mov	r0, r7
 80026a8:	f7ff ffc0 	bl	800262c <sbrk_aligned>
 80026ac:	1c43      	adds	r3, r0, #1
 80026ae:	4604      	mov	r4, r0
 80026b0:	d155      	bne.n	800275e <_malloc_r+0xf2>
 80026b2:	f8d8 4000 	ldr.w	r4, [r8]
 80026b6:	4626      	mov	r6, r4
 80026b8:	2e00      	cmp	r6, #0
 80026ba:	d145      	bne.n	8002748 <_malloc_r+0xdc>
 80026bc:	2c00      	cmp	r4, #0
 80026be:	d048      	beq.n	8002752 <_malloc_r+0xe6>
 80026c0:	6823      	ldr	r3, [r4, #0]
 80026c2:	4631      	mov	r1, r6
 80026c4:	4638      	mov	r0, r7
 80026c6:	eb04 0903 	add.w	r9, r4, r3
 80026ca:	f000 fca7 	bl	800301c <_sbrk_r>
 80026ce:	4581      	cmp	r9, r0
 80026d0:	d13f      	bne.n	8002752 <_malloc_r+0xe6>
 80026d2:	6821      	ldr	r1, [r4, #0]
 80026d4:	1a6d      	subs	r5, r5, r1
 80026d6:	4629      	mov	r1, r5
 80026d8:	4638      	mov	r0, r7
 80026da:	f7ff ffa7 	bl	800262c <sbrk_aligned>
 80026de:	3001      	adds	r0, #1
 80026e0:	d037      	beq.n	8002752 <_malloc_r+0xe6>
 80026e2:	6823      	ldr	r3, [r4, #0]
 80026e4:	442b      	add	r3, r5
 80026e6:	6023      	str	r3, [r4, #0]
 80026e8:	f8d8 3000 	ldr.w	r3, [r8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d038      	beq.n	8002762 <_malloc_r+0xf6>
 80026f0:	685a      	ldr	r2, [r3, #4]
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d12b      	bne.n	800274e <_malloc_r+0xe2>
 80026f6:	2200      	movs	r2, #0
 80026f8:	605a      	str	r2, [r3, #4]
 80026fa:	e00f      	b.n	800271c <_malloc_r+0xb0>
 80026fc:	6822      	ldr	r2, [r4, #0]
 80026fe:	1b52      	subs	r2, r2, r5
 8002700:	d41f      	bmi.n	8002742 <_malloc_r+0xd6>
 8002702:	2a0b      	cmp	r2, #11
 8002704:	d917      	bls.n	8002736 <_malloc_r+0xca>
 8002706:	1961      	adds	r1, r4, r5
 8002708:	42a3      	cmp	r3, r4
 800270a:	6025      	str	r5, [r4, #0]
 800270c:	bf18      	it	ne
 800270e:	6059      	strne	r1, [r3, #4]
 8002710:	6863      	ldr	r3, [r4, #4]
 8002712:	bf08      	it	eq
 8002714:	f8c8 1000 	streq.w	r1, [r8]
 8002718:	5162      	str	r2, [r4, r5]
 800271a:	604b      	str	r3, [r1, #4]
 800271c:	4638      	mov	r0, r7
 800271e:	f104 060b 	add.w	r6, r4, #11
 8002722:	f000 f829 	bl	8002778 <__malloc_unlock>
 8002726:	f026 0607 	bic.w	r6, r6, #7
 800272a:	1d23      	adds	r3, r4, #4
 800272c:	1af2      	subs	r2, r6, r3
 800272e:	d0ae      	beq.n	800268e <_malloc_r+0x22>
 8002730:	1b9b      	subs	r3, r3, r6
 8002732:	50a3      	str	r3, [r4, r2]
 8002734:	e7ab      	b.n	800268e <_malloc_r+0x22>
 8002736:	42a3      	cmp	r3, r4
 8002738:	6862      	ldr	r2, [r4, #4]
 800273a:	d1dd      	bne.n	80026f8 <_malloc_r+0x8c>
 800273c:	f8c8 2000 	str.w	r2, [r8]
 8002740:	e7ec      	b.n	800271c <_malloc_r+0xb0>
 8002742:	4623      	mov	r3, r4
 8002744:	6864      	ldr	r4, [r4, #4]
 8002746:	e7ac      	b.n	80026a2 <_malloc_r+0x36>
 8002748:	4634      	mov	r4, r6
 800274a:	6876      	ldr	r6, [r6, #4]
 800274c:	e7b4      	b.n	80026b8 <_malloc_r+0x4c>
 800274e:	4613      	mov	r3, r2
 8002750:	e7cc      	b.n	80026ec <_malloc_r+0x80>
 8002752:	230c      	movs	r3, #12
 8002754:	603b      	str	r3, [r7, #0]
 8002756:	4638      	mov	r0, r7
 8002758:	f000 f80e 	bl	8002778 <__malloc_unlock>
 800275c:	e797      	b.n	800268e <_malloc_r+0x22>
 800275e:	6025      	str	r5, [r4, #0]
 8002760:	e7dc      	b.n	800271c <_malloc_r+0xb0>
 8002762:	605b      	str	r3, [r3, #4]
 8002764:	deff      	udf	#255	; 0xff
 8002766:	bf00      	nop
 8002768:	20000268 	.word	0x20000268

0800276c <__malloc_lock>:
 800276c:	4801      	ldr	r0, [pc, #4]	; (8002774 <__malloc_lock+0x8>)
 800276e:	f7ff bf0f 	b.w	8002590 <__retarget_lock_acquire_recursive>
 8002772:	bf00      	nop
 8002774:	20000264 	.word	0x20000264

08002778 <__malloc_unlock>:
 8002778:	4801      	ldr	r0, [pc, #4]	; (8002780 <__malloc_unlock+0x8>)
 800277a:	f7ff bf0a 	b.w	8002592 <__retarget_lock_release_recursive>
 800277e:	bf00      	nop
 8002780:	20000264 	.word	0x20000264

08002784 <__sfputc_r>:
 8002784:	6893      	ldr	r3, [r2, #8]
 8002786:	3b01      	subs	r3, #1
 8002788:	2b00      	cmp	r3, #0
 800278a:	b410      	push	{r4}
 800278c:	6093      	str	r3, [r2, #8]
 800278e:	da08      	bge.n	80027a2 <__sfputc_r+0x1e>
 8002790:	6994      	ldr	r4, [r2, #24]
 8002792:	42a3      	cmp	r3, r4
 8002794:	db01      	blt.n	800279a <__sfputc_r+0x16>
 8002796:	290a      	cmp	r1, #10
 8002798:	d103      	bne.n	80027a2 <__sfputc_r+0x1e>
 800279a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800279e:	f000 bba7 	b.w	8002ef0 <__swbuf_r>
 80027a2:	6813      	ldr	r3, [r2, #0]
 80027a4:	1c58      	adds	r0, r3, #1
 80027a6:	6010      	str	r0, [r2, #0]
 80027a8:	7019      	strb	r1, [r3, #0]
 80027aa:	4608      	mov	r0, r1
 80027ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027b0:	4770      	bx	lr

080027b2 <__sfputs_r>:
 80027b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027b4:	4606      	mov	r6, r0
 80027b6:	460f      	mov	r7, r1
 80027b8:	4614      	mov	r4, r2
 80027ba:	18d5      	adds	r5, r2, r3
 80027bc:	42ac      	cmp	r4, r5
 80027be:	d101      	bne.n	80027c4 <__sfputs_r+0x12>
 80027c0:	2000      	movs	r0, #0
 80027c2:	e007      	b.n	80027d4 <__sfputs_r+0x22>
 80027c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80027c8:	463a      	mov	r2, r7
 80027ca:	4630      	mov	r0, r6
 80027cc:	f7ff ffda 	bl	8002784 <__sfputc_r>
 80027d0:	1c43      	adds	r3, r0, #1
 80027d2:	d1f3      	bne.n	80027bc <__sfputs_r+0xa>
 80027d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080027d8 <_vfiprintf_r>:
 80027d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027dc:	460d      	mov	r5, r1
 80027de:	b09d      	sub	sp, #116	; 0x74
 80027e0:	4614      	mov	r4, r2
 80027e2:	4698      	mov	r8, r3
 80027e4:	4606      	mov	r6, r0
 80027e6:	b118      	cbz	r0, 80027f0 <_vfiprintf_r+0x18>
 80027e8:	6a03      	ldr	r3, [r0, #32]
 80027ea:	b90b      	cbnz	r3, 80027f0 <_vfiprintf_r+0x18>
 80027ec:	f7ff fdc4 	bl	8002378 <__sinit>
 80027f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80027f2:	07d9      	lsls	r1, r3, #31
 80027f4:	d405      	bmi.n	8002802 <_vfiprintf_r+0x2a>
 80027f6:	89ab      	ldrh	r3, [r5, #12]
 80027f8:	059a      	lsls	r2, r3, #22
 80027fa:	d402      	bmi.n	8002802 <_vfiprintf_r+0x2a>
 80027fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80027fe:	f7ff fec7 	bl	8002590 <__retarget_lock_acquire_recursive>
 8002802:	89ab      	ldrh	r3, [r5, #12]
 8002804:	071b      	lsls	r3, r3, #28
 8002806:	d501      	bpl.n	800280c <_vfiprintf_r+0x34>
 8002808:	692b      	ldr	r3, [r5, #16]
 800280a:	b99b      	cbnz	r3, 8002834 <_vfiprintf_r+0x5c>
 800280c:	4629      	mov	r1, r5
 800280e:	4630      	mov	r0, r6
 8002810:	f000 fbac 	bl	8002f6c <__swsetup_r>
 8002814:	b170      	cbz	r0, 8002834 <_vfiprintf_r+0x5c>
 8002816:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002818:	07dc      	lsls	r4, r3, #31
 800281a:	d504      	bpl.n	8002826 <_vfiprintf_r+0x4e>
 800281c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002820:	b01d      	add	sp, #116	; 0x74
 8002822:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002826:	89ab      	ldrh	r3, [r5, #12]
 8002828:	0598      	lsls	r0, r3, #22
 800282a:	d4f7      	bmi.n	800281c <_vfiprintf_r+0x44>
 800282c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800282e:	f7ff feb0 	bl	8002592 <__retarget_lock_release_recursive>
 8002832:	e7f3      	b.n	800281c <_vfiprintf_r+0x44>
 8002834:	2300      	movs	r3, #0
 8002836:	9309      	str	r3, [sp, #36]	; 0x24
 8002838:	2320      	movs	r3, #32
 800283a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800283e:	f8cd 800c 	str.w	r8, [sp, #12]
 8002842:	2330      	movs	r3, #48	; 0x30
 8002844:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80029f8 <_vfiprintf_r+0x220>
 8002848:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800284c:	f04f 0901 	mov.w	r9, #1
 8002850:	4623      	mov	r3, r4
 8002852:	469a      	mov	sl, r3
 8002854:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002858:	b10a      	cbz	r2, 800285e <_vfiprintf_r+0x86>
 800285a:	2a25      	cmp	r2, #37	; 0x25
 800285c:	d1f9      	bne.n	8002852 <_vfiprintf_r+0x7a>
 800285e:	ebba 0b04 	subs.w	fp, sl, r4
 8002862:	d00b      	beq.n	800287c <_vfiprintf_r+0xa4>
 8002864:	465b      	mov	r3, fp
 8002866:	4622      	mov	r2, r4
 8002868:	4629      	mov	r1, r5
 800286a:	4630      	mov	r0, r6
 800286c:	f7ff ffa1 	bl	80027b2 <__sfputs_r>
 8002870:	3001      	adds	r0, #1
 8002872:	f000 80a9 	beq.w	80029c8 <_vfiprintf_r+0x1f0>
 8002876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002878:	445a      	add	r2, fp
 800287a:	9209      	str	r2, [sp, #36]	; 0x24
 800287c:	f89a 3000 	ldrb.w	r3, [sl]
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 80a1 	beq.w	80029c8 <_vfiprintf_r+0x1f0>
 8002886:	2300      	movs	r3, #0
 8002888:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800288c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002890:	f10a 0a01 	add.w	sl, sl, #1
 8002894:	9304      	str	r3, [sp, #16]
 8002896:	9307      	str	r3, [sp, #28]
 8002898:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800289c:	931a      	str	r3, [sp, #104]	; 0x68
 800289e:	4654      	mov	r4, sl
 80028a0:	2205      	movs	r2, #5
 80028a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80028a6:	4854      	ldr	r0, [pc, #336]	; (80029f8 <_vfiprintf_r+0x220>)
 80028a8:	f7fd fc9a 	bl	80001e0 <memchr>
 80028ac:	9a04      	ldr	r2, [sp, #16]
 80028ae:	b9d8      	cbnz	r0, 80028e8 <_vfiprintf_r+0x110>
 80028b0:	06d1      	lsls	r1, r2, #27
 80028b2:	bf44      	itt	mi
 80028b4:	2320      	movmi	r3, #32
 80028b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028ba:	0713      	lsls	r3, r2, #28
 80028bc:	bf44      	itt	mi
 80028be:	232b      	movmi	r3, #43	; 0x2b
 80028c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80028c4:	f89a 3000 	ldrb.w	r3, [sl]
 80028c8:	2b2a      	cmp	r3, #42	; 0x2a
 80028ca:	d015      	beq.n	80028f8 <_vfiprintf_r+0x120>
 80028cc:	9a07      	ldr	r2, [sp, #28]
 80028ce:	4654      	mov	r4, sl
 80028d0:	2000      	movs	r0, #0
 80028d2:	f04f 0c0a 	mov.w	ip, #10
 80028d6:	4621      	mov	r1, r4
 80028d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80028dc:	3b30      	subs	r3, #48	; 0x30
 80028de:	2b09      	cmp	r3, #9
 80028e0:	d94d      	bls.n	800297e <_vfiprintf_r+0x1a6>
 80028e2:	b1b0      	cbz	r0, 8002912 <_vfiprintf_r+0x13a>
 80028e4:	9207      	str	r2, [sp, #28]
 80028e6:	e014      	b.n	8002912 <_vfiprintf_r+0x13a>
 80028e8:	eba0 0308 	sub.w	r3, r0, r8
 80028ec:	fa09 f303 	lsl.w	r3, r9, r3
 80028f0:	4313      	orrs	r3, r2
 80028f2:	9304      	str	r3, [sp, #16]
 80028f4:	46a2      	mov	sl, r4
 80028f6:	e7d2      	b.n	800289e <_vfiprintf_r+0xc6>
 80028f8:	9b03      	ldr	r3, [sp, #12]
 80028fa:	1d19      	adds	r1, r3, #4
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	9103      	str	r1, [sp, #12]
 8002900:	2b00      	cmp	r3, #0
 8002902:	bfbb      	ittet	lt
 8002904:	425b      	neglt	r3, r3
 8002906:	f042 0202 	orrlt.w	r2, r2, #2
 800290a:	9307      	strge	r3, [sp, #28]
 800290c:	9307      	strlt	r3, [sp, #28]
 800290e:	bfb8      	it	lt
 8002910:	9204      	strlt	r2, [sp, #16]
 8002912:	7823      	ldrb	r3, [r4, #0]
 8002914:	2b2e      	cmp	r3, #46	; 0x2e
 8002916:	d10c      	bne.n	8002932 <_vfiprintf_r+0x15a>
 8002918:	7863      	ldrb	r3, [r4, #1]
 800291a:	2b2a      	cmp	r3, #42	; 0x2a
 800291c:	d134      	bne.n	8002988 <_vfiprintf_r+0x1b0>
 800291e:	9b03      	ldr	r3, [sp, #12]
 8002920:	1d1a      	adds	r2, r3, #4
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	9203      	str	r2, [sp, #12]
 8002926:	2b00      	cmp	r3, #0
 8002928:	bfb8      	it	lt
 800292a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800292e:	3402      	adds	r4, #2
 8002930:	9305      	str	r3, [sp, #20]
 8002932:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8002a08 <_vfiprintf_r+0x230>
 8002936:	7821      	ldrb	r1, [r4, #0]
 8002938:	2203      	movs	r2, #3
 800293a:	4650      	mov	r0, sl
 800293c:	f7fd fc50 	bl	80001e0 <memchr>
 8002940:	b138      	cbz	r0, 8002952 <_vfiprintf_r+0x17a>
 8002942:	9b04      	ldr	r3, [sp, #16]
 8002944:	eba0 000a 	sub.w	r0, r0, sl
 8002948:	2240      	movs	r2, #64	; 0x40
 800294a:	4082      	lsls	r2, r0
 800294c:	4313      	orrs	r3, r2
 800294e:	3401      	adds	r4, #1
 8002950:	9304      	str	r3, [sp, #16]
 8002952:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002956:	4829      	ldr	r0, [pc, #164]	; (80029fc <_vfiprintf_r+0x224>)
 8002958:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800295c:	2206      	movs	r2, #6
 800295e:	f7fd fc3f 	bl	80001e0 <memchr>
 8002962:	2800      	cmp	r0, #0
 8002964:	d03f      	beq.n	80029e6 <_vfiprintf_r+0x20e>
 8002966:	4b26      	ldr	r3, [pc, #152]	; (8002a00 <_vfiprintf_r+0x228>)
 8002968:	bb1b      	cbnz	r3, 80029b2 <_vfiprintf_r+0x1da>
 800296a:	9b03      	ldr	r3, [sp, #12]
 800296c:	3307      	adds	r3, #7
 800296e:	f023 0307 	bic.w	r3, r3, #7
 8002972:	3308      	adds	r3, #8
 8002974:	9303      	str	r3, [sp, #12]
 8002976:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002978:	443b      	add	r3, r7
 800297a:	9309      	str	r3, [sp, #36]	; 0x24
 800297c:	e768      	b.n	8002850 <_vfiprintf_r+0x78>
 800297e:	fb0c 3202 	mla	r2, ip, r2, r3
 8002982:	460c      	mov	r4, r1
 8002984:	2001      	movs	r0, #1
 8002986:	e7a6      	b.n	80028d6 <_vfiprintf_r+0xfe>
 8002988:	2300      	movs	r3, #0
 800298a:	3401      	adds	r4, #1
 800298c:	9305      	str	r3, [sp, #20]
 800298e:	4619      	mov	r1, r3
 8002990:	f04f 0c0a 	mov.w	ip, #10
 8002994:	4620      	mov	r0, r4
 8002996:	f810 2b01 	ldrb.w	r2, [r0], #1
 800299a:	3a30      	subs	r2, #48	; 0x30
 800299c:	2a09      	cmp	r2, #9
 800299e:	d903      	bls.n	80029a8 <_vfiprintf_r+0x1d0>
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d0c6      	beq.n	8002932 <_vfiprintf_r+0x15a>
 80029a4:	9105      	str	r1, [sp, #20]
 80029a6:	e7c4      	b.n	8002932 <_vfiprintf_r+0x15a>
 80029a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80029ac:	4604      	mov	r4, r0
 80029ae:	2301      	movs	r3, #1
 80029b0:	e7f0      	b.n	8002994 <_vfiprintf_r+0x1bc>
 80029b2:	ab03      	add	r3, sp, #12
 80029b4:	9300      	str	r3, [sp, #0]
 80029b6:	462a      	mov	r2, r5
 80029b8:	4b12      	ldr	r3, [pc, #72]	; (8002a04 <_vfiprintf_r+0x22c>)
 80029ba:	a904      	add	r1, sp, #16
 80029bc:	4630      	mov	r0, r6
 80029be:	f3af 8000 	nop.w
 80029c2:	4607      	mov	r7, r0
 80029c4:	1c78      	adds	r0, r7, #1
 80029c6:	d1d6      	bne.n	8002976 <_vfiprintf_r+0x19e>
 80029c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80029ca:	07d9      	lsls	r1, r3, #31
 80029cc:	d405      	bmi.n	80029da <_vfiprintf_r+0x202>
 80029ce:	89ab      	ldrh	r3, [r5, #12]
 80029d0:	059a      	lsls	r2, r3, #22
 80029d2:	d402      	bmi.n	80029da <_vfiprintf_r+0x202>
 80029d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80029d6:	f7ff fddc 	bl	8002592 <__retarget_lock_release_recursive>
 80029da:	89ab      	ldrh	r3, [r5, #12]
 80029dc:	065b      	lsls	r3, r3, #25
 80029de:	f53f af1d 	bmi.w	800281c <_vfiprintf_r+0x44>
 80029e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80029e4:	e71c      	b.n	8002820 <_vfiprintf_r+0x48>
 80029e6:	ab03      	add	r3, sp, #12
 80029e8:	9300      	str	r3, [sp, #0]
 80029ea:	462a      	mov	r2, r5
 80029ec:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <_vfiprintf_r+0x22c>)
 80029ee:	a904      	add	r1, sp, #16
 80029f0:	4630      	mov	r0, r6
 80029f2:	f000 f879 	bl	8002ae8 <_printf_i>
 80029f6:	e7e4      	b.n	80029c2 <_vfiprintf_r+0x1ea>
 80029f8:	080031e4 	.word	0x080031e4
 80029fc:	080031ee 	.word	0x080031ee
 8002a00:	00000000 	.word	0x00000000
 8002a04:	080027b3 	.word	0x080027b3
 8002a08:	080031ea 	.word	0x080031ea

08002a0c <_printf_common>:
 8002a0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002a10:	4616      	mov	r6, r2
 8002a12:	4699      	mov	r9, r3
 8002a14:	688a      	ldr	r2, [r1, #8]
 8002a16:	690b      	ldr	r3, [r1, #16]
 8002a18:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	bfb8      	it	lt
 8002a20:	4613      	movlt	r3, r2
 8002a22:	6033      	str	r3, [r6, #0]
 8002a24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002a28:	4607      	mov	r7, r0
 8002a2a:	460c      	mov	r4, r1
 8002a2c:	b10a      	cbz	r2, 8002a32 <_printf_common+0x26>
 8002a2e:	3301      	adds	r3, #1
 8002a30:	6033      	str	r3, [r6, #0]
 8002a32:	6823      	ldr	r3, [r4, #0]
 8002a34:	0699      	lsls	r1, r3, #26
 8002a36:	bf42      	ittt	mi
 8002a38:	6833      	ldrmi	r3, [r6, #0]
 8002a3a:	3302      	addmi	r3, #2
 8002a3c:	6033      	strmi	r3, [r6, #0]
 8002a3e:	6825      	ldr	r5, [r4, #0]
 8002a40:	f015 0506 	ands.w	r5, r5, #6
 8002a44:	d106      	bne.n	8002a54 <_printf_common+0x48>
 8002a46:	f104 0a19 	add.w	sl, r4, #25
 8002a4a:	68e3      	ldr	r3, [r4, #12]
 8002a4c:	6832      	ldr	r2, [r6, #0]
 8002a4e:	1a9b      	subs	r3, r3, r2
 8002a50:	42ab      	cmp	r3, r5
 8002a52:	dc26      	bgt.n	8002aa2 <_printf_common+0x96>
 8002a54:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002a58:	1e13      	subs	r3, r2, #0
 8002a5a:	6822      	ldr	r2, [r4, #0]
 8002a5c:	bf18      	it	ne
 8002a5e:	2301      	movne	r3, #1
 8002a60:	0692      	lsls	r2, r2, #26
 8002a62:	d42b      	bmi.n	8002abc <_printf_common+0xb0>
 8002a64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002a68:	4649      	mov	r1, r9
 8002a6a:	4638      	mov	r0, r7
 8002a6c:	47c0      	blx	r8
 8002a6e:	3001      	adds	r0, #1
 8002a70:	d01e      	beq.n	8002ab0 <_printf_common+0xa4>
 8002a72:	6823      	ldr	r3, [r4, #0]
 8002a74:	6922      	ldr	r2, [r4, #16]
 8002a76:	f003 0306 	and.w	r3, r3, #6
 8002a7a:	2b04      	cmp	r3, #4
 8002a7c:	bf02      	ittt	eq
 8002a7e:	68e5      	ldreq	r5, [r4, #12]
 8002a80:	6833      	ldreq	r3, [r6, #0]
 8002a82:	1aed      	subeq	r5, r5, r3
 8002a84:	68a3      	ldr	r3, [r4, #8]
 8002a86:	bf0c      	ite	eq
 8002a88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002a8c:	2500      	movne	r5, #0
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	bfc4      	itt	gt
 8002a92:	1a9b      	subgt	r3, r3, r2
 8002a94:	18ed      	addgt	r5, r5, r3
 8002a96:	2600      	movs	r6, #0
 8002a98:	341a      	adds	r4, #26
 8002a9a:	42b5      	cmp	r5, r6
 8002a9c:	d11a      	bne.n	8002ad4 <_printf_common+0xc8>
 8002a9e:	2000      	movs	r0, #0
 8002aa0:	e008      	b.n	8002ab4 <_printf_common+0xa8>
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	4652      	mov	r2, sl
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	4638      	mov	r0, r7
 8002aaa:	47c0      	blx	r8
 8002aac:	3001      	adds	r0, #1
 8002aae:	d103      	bne.n	8002ab8 <_printf_common+0xac>
 8002ab0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002ab4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ab8:	3501      	adds	r5, #1
 8002aba:	e7c6      	b.n	8002a4a <_printf_common+0x3e>
 8002abc:	18e1      	adds	r1, r4, r3
 8002abe:	1c5a      	adds	r2, r3, #1
 8002ac0:	2030      	movs	r0, #48	; 0x30
 8002ac2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ac6:	4422      	add	r2, r4
 8002ac8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002acc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002ad0:	3302      	adds	r3, #2
 8002ad2:	e7c7      	b.n	8002a64 <_printf_common+0x58>
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	4622      	mov	r2, r4
 8002ad8:	4649      	mov	r1, r9
 8002ada:	4638      	mov	r0, r7
 8002adc:	47c0      	blx	r8
 8002ade:	3001      	adds	r0, #1
 8002ae0:	d0e6      	beq.n	8002ab0 <_printf_common+0xa4>
 8002ae2:	3601      	adds	r6, #1
 8002ae4:	e7d9      	b.n	8002a9a <_printf_common+0x8e>
	...

08002ae8 <_printf_i>:
 8002ae8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002aec:	7e0f      	ldrb	r7, [r1, #24]
 8002aee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002af0:	2f78      	cmp	r7, #120	; 0x78
 8002af2:	4691      	mov	r9, r2
 8002af4:	4680      	mov	r8, r0
 8002af6:	460c      	mov	r4, r1
 8002af8:	469a      	mov	sl, r3
 8002afa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002afe:	d807      	bhi.n	8002b10 <_printf_i+0x28>
 8002b00:	2f62      	cmp	r7, #98	; 0x62
 8002b02:	d80a      	bhi.n	8002b1a <_printf_i+0x32>
 8002b04:	2f00      	cmp	r7, #0
 8002b06:	f000 80d4 	beq.w	8002cb2 <_printf_i+0x1ca>
 8002b0a:	2f58      	cmp	r7, #88	; 0x58
 8002b0c:	f000 80c0 	beq.w	8002c90 <_printf_i+0x1a8>
 8002b10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002b18:	e03a      	b.n	8002b90 <_printf_i+0xa8>
 8002b1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002b1e:	2b15      	cmp	r3, #21
 8002b20:	d8f6      	bhi.n	8002b10 <_printf_i+0x28>
 8002b22:	a101      	add	r1, pc, #4	; (adr r1, 8002b28 <_printf_i+0x40>)
 8002b24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002b28:	08002b81 	.word	0x08002b81
 8002b2c:	08002b95 	.word	0x08002b95
 8002b30:	08002b11 	.word	0x08002b11
 8002b34:	08002b11 	.word	0x08002b11
 8002b38:	08002b11 	.word	0x08002b11
 8002b3c:	08002b11 	.word	0x08002b11
 8002b40:	08002b95 	.word	0x08002b95
 8002b44:	08002b11 	.word	0x08002b11
 8002b48:	08002b11 	.word	0x08002b11
 8002b4c:	08002b11 	.word	0x08002b11
 8002b50:	08002b11 	.word	0x08002b11
 8002b54:	08002c99 	.word	0x08002c99
 8002b58:	08002bc1 	.word	0x08002bc1
 8002b5c:	08002c53 	.word	0x08002c53
 8002b60:	08002b11 	.word	0x08002b11
 8002b64:	08002b11 	.word	0x08002b11
 8002b68:	08002cbb 	.word	0x08002cbb
 8002b6c:	08002b11 	.word	0x08002b11
 8002b70:	08002bc1 	.word	0x08002bc1
 8002b74:	08002b11 	.word	0x08002b11
 8002b78:	08002b11 	.word	0x08002b11
 8002b7c:	08002c5b 	.word	0x08002c5b
 8002b80:	682b      	ldr	r3, [r5, #0]
 8002b82:	1d1a      	adds	r2, r3, #4
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	602a      	str	r2, [r5, #0]
 8002b88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b90:	2301      	movs	r3, #1
 8002b92:	e09f      	b.n	8002cd4 <_printf_i+0x1ec>
 8002b94:	6820      	ldr	r0, [r4, #0]
 8002b96:	682b      	ldr	r3, [r5, #0]
 8002b98:	0607      	lsls	r7, r0, #24
 8002b9a:	f103 0104 	add.w	r1, r3, #4
 8002b9e:	6029      	str	r1, [r5, #0]
 8002ba0:	d501      	bpl.n	8002ba6 <_printf_i+0xbe>
 8002ba2:	681e      	ldr	r6, [r3, #0]
 8002ba4:	e003      	b.n	8002bae <_printf_i+0xc6>
 8002ba6:	0646      	lsls	r6, r0, #25
 8002ba8:	d5fb      	bpl.n	8002ba2 <_printf_i+0xba>
 8002baa:	f9b3 6000 	ldrsh.w	r6, [r3]
 8002bae:	2e00      	cmp	r6, #0
 8002bb0:	da03      	bge.n	8002bba <_printf_i+0xd2>
 8002bb2:	232d      	movs	r3, #45	; 0x2d
 8002bb4:	4276      	negs	r6, r6
 8002bb6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002bba:	485a      	ldr	r0, [pc, #360]	; (8002d24 <_printf_i+0x23c>)
 8002bbc:	230a      	movs	r3, #10
 8002bbe:	e012      	b.n	8002be6 <_printf_i+0xfe>
 8002bc0:	682b      	ldr	r3, [r5, #0]
 8002bc2:	6820      	ldr	r0, [r4, #0]
 8002bc4:	1d19      	adds	r1, r3, #4
 8002bc6:	6029      	str	r1, [r5, #0]
 8002bc8:	0605      	lsls	r5, r0, #24
 8002bca:	d501      	bpl.n	8002bd0 <_printf_i+0xe8>
 8002bcc:	681e      	ldr	r6, [r3, #0]
 8002bce:	e002      	b.n	8002bd6 <_printf_i+0xee>
 8002bd0:	0641      	lsls	r1, r0, #25
 8002bd2:	d5fb      	bpl.n	8002bcc <_printf_i+0xe4>
 8002bd4:	881e      	ldrh	r6, [r3, #0]
 8002bd6:	4853      	ldr	r0, [pc, #332]	; (8002d24 <_printf_i+0x23c>)
 8002bd8:	2f6f      	cmp	r7, #111	; 0x6f
 8002bda:	bf0c      	ite	eq
 8002bdc:	2308      	moveq	r3, #8
 8002bde:	230a      	movne	r3, #10
 8002be0:	2100      	movs	r1, #0
 8002be2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002be6:	6865      	ldr	r5, [r4, #4]
 8002be8:	60a5      	str	r5, [r4, #8]
 8002bea:	2d00      	cmp	r5, #0
 8002bec:	bfa2      	ittt	ge
 8002bee:	6821      	ldrge	r1, [r4, #0]
 8002bf0:	f021 0104 	bicge.w	r1, r1, #4
 8002bf4:	6021      	strge	r1, [r4, #0]
 8002bf6:	b90e      	cbnz	r6, 8002bfc <_printf_i+0x114>
 8002bf8:	2d00      	cmp	r5, #0
 8002bfa:	d04b      	beq.n	8002c94 <_printf_i+0x1ac>
 8002bfc:	4615      	mov	r5, r2
 8002bfe:	fbb6 f1f3 	udiv	r1, r6, r3
 8002c02:	fb03 6711 	mls	r7, r3, r1, r6
 8002c06:	5dc7      	ldrb	r7, [r0, r7]
 8002c08:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002c0c:	4637      	mov	r7, r6
 8002c0e:	42bb      	cmp	r3, r7
 8002c10:	460e      	mov	r6, r1
 8002c12:	d9f4      	bls.n	8002bfe <_printf_i+0x116>
 8002c14:	2b08      	cmp	r3, #8
 8002c16:	d10b      	bne.n	8002c30 <_printf_i+0x148>
 8002c18:	6823      	ldr	r3, [r4, #0]
 8002c1a:	07de      	lsls	r6, r3, #31
 8002c1c:	d508      	bpl.n	8002c30 <_printf_i+0x148>
 8002c1e:	6923      	ldr	r3, [r4, #16]
 8002c20:	6861      	ldr	r1, [r4, #4]
 8002c22:	4299      	cmp	r1, r3
 8002c24:	bfde      	ittt	le
 8002c26:	2330      	movle	r3, #48	; 0x30
 8002c28:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002c2c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8002c30:	1b52      	subs	r2, r2, r5
 8002c32:	6122      	str	r2, [r4, #16]
 8002c34:	f8cd a000 	str.w	sl, [sp]
 8002c38:	464b      	mov	r3, r9
 8002c3a:	aa03      	add	r2, sp, #12
 8002c3c:	4621      	mov	r1, r4
 8002c3e:	4640      	mov	r0, r8
 8002c40:	f7ff fee4 	bl	8002a0c <_printf_common>
 8002c44:	3001      	adds	r0, #1
 8002c46:	d14a      	bne.n	8002cde <_printf_i+0x1f6>
 8002c48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c4c:	b004      	add	sp, #16
 8002c4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c52:	6823      	ldr	r3, [r4, #0]
 8002c54:	f043 0320 	orr.w	r3, r3, #32
 8002c58:	6023      	str	r3, [r4, #0]
 8002c5a:	4833      	ldr	r0, [pc, #204]	; (8002d28 <_printf_i+0x240>)
 8002c5c:	2778      	movs	r7, #120	; 0x78
 8002c5e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8002c62:	6823      	ldr	r3, [r4, #0]
 8002c64:	6829      	ldr	r1, [r5, #0]
 8002c66:	061f      	lsls	r7, r3, #24
 8002c68:	f851 6b04 	ldr.w	r6, [r1], #4
 8002c6c:	d402      	bmi.n	8002c74 <_printf_i+0x18c>
 8002c6e:	065f      	lsls	r7, r3, #25
 8002c70:	bf48      	it	mi
 8002c72:	b2b6      	uxthmi	r6, r6
 8002c74:	07df      	lsls	r7, r3, #31
 8002c76:	bf48      	it	mi
 8002c78:	f043 0320 	orrmi.w	r3, r3, #32
 8002c7c:	6029      	str	r1, [r5, #0]
 8002c7e:	bf48      	it	mi
 8002c80:	6023      	strmi	r3, [r4, #0]
 8002c82:	b91e      	cbnz	r6, 8002c8c <_printf_i+0x1a4>
 8002c84:	6823      	ldr	r3, [r4, #0]
 8002c86:	f023 0320 	bic.w	r3, r3, #32
 8002c8a:	6023      	str	r3, [r4, #0]
 8002c8c:	2310      	movs	r3, #16
 8002c8e:	e7a7      	b.n	8002be0 <_printf_i+0xf8>
 8002c90:	4824      	ldr	r0, [pc, #144]	; (8002d24 <_printf_i+0x23c>)
 8002c92:	e7e4      	b.n	8002c5e <_printf_i+0x176>
 8002c94:	4615      	mov	r5, r2
 8002c96:	e7bd      	b.n	8002c14 <_printf_i+0x12c>
 8002c98:	682b      	ldr	r3, [r5, #0]
 8002c9a:	6826      	ldr	r6, [r4, #0]
 8002c9c:	6961      	ldr	r1, [r4, #20]
 8002c9e:	1d18      	adds	r0, r3, #4
 8002ca0:	6028      	str	r0, [r5, #0]
 8002ca2:	0635      	lsls	r5, r6, #24
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	d501      	bpl.n	8002cac <_printf_i+0x1c4>
 8002ca8:	6019      	str	r1, [r3, #0]
 8002caa:	e002      	b.n	8002cb2 <_printf_i+0x1ca>
 8002cac:	0670      	lsls	r0, r6, #25
 8002cae:	d5fb      	bpl.n	8002ca8 <_printf_i+0x1c0>
 8002cb0:	8019      	strh	r1, [r3, #0]
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	6123      	str	r3, [r4, #16]
 8002cb6:	4615      	mov	r5, r2
 8002cb8:	e7bc      	b.n	8002c34 <_printf_i+0x14c>
 8002cba:	682b      	ldr	r3, [r5, #0]
 8002cbc:	1d1a      	adds	r2, r3, #4
 8002cbe:	602a      	str	r2, [r5, #0]
 8002cc0:	681d      	ldr	r5, [r3, #0]
 8002cc2:	6862      	ldr	r2, [r4, #4]
 8002cc4:	2100      	movs	r1, #0
 8002cc6:	4628      	mov	r0, r5
 8002cc8:	f7fd fa8a 	bl	80001e0 <memchr>
 8002ccc:	b108      	cbz	r0, 8002cd2 <_printf_i+0x1ea>
 8002cce:	1b40      	subs	r0, r0, r5
 8002cd0:	6060      	str	r0, [r4, #4]
 8002cd2:	6863      	ldr	r3, [r4, #4]
 8002cd4:	6123      	str	r3, [r4, #16]
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cdc:	e7aa      	b.n	8002c34 <_printf_i+0x14c>
 8002cde:	6923      	ldr	r3, [r4, #16]
 8002ce0:	462a      	mov	r2, r5
 8002ce2:	4649      	mov	r1, r9
 8002ce4:	4640      	mov	r0, r8
 8002ce6:	47d0      	blx	sl
 8002ce8:	3001      	adds	r0, #1
 8002cea:	d0ad      	beq.n	8002c48 <_printf_i+0x160>
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	079b      	lsls	r3, r3, #30
 8002cf0:	d413      	bmi.n	8002d1a <_printf_i+0x232>
 8002cf2:	68e0      	ldr	r0, [r4, #12]
 8002cf4:	9b03      	ldr	r3, [sp, #12]
 8002cf6:	4298      	cmp	r0, r3
 8002cf8:	bfb8      	it	lt
 8002cfa:	4618      	movlt	r0, r3
 8002cfc:	e7a6      	b.n	8002c4c <_printf_i+0x164>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	4632      	mov	r2, r6
 8002d02:	4649      	mov	r1, r9
 8002d04:	4640      	mov	r0, r8
 8002d06:	47d0      	blx	sl
 8002d08:	3001      	adds	r0, #1
 8002d0a:	d09d      	beq.n	8002c48 <_printf_i+0x160>
 8002d0c:	3501      	adds	r5, #1
 8002d0e:	68e3      	ldr	r3, [r4, #12]
 8002d10:	9903      	ldr	r1, [sp, #12]
 8002d12:	1a5b      	subs	r3, r3, r1
 8002d14:	42ab      	cmp	r3, r5
 8002d16:	dcf2      	bgt.n	8002cfe <_printf_i+0x216>
 8002d18:	e7eb      	b.n	8002cf2 <_printf_i+0x20a>
 8002d1a:	2500      	movs	r5, #0
 8002d1c:	f104 0619 	add.w	r6, r4, #25
 8002d20:	e7f5      	b.n	8002d0e <_printf_i+0x226>
 8002d22:	bf00      	nop
 8002d24:	080031f5 	.word	0x080031f5
 8002d28:	08003206 	.word	0x08003206

08002d2c <__sflush_r>:
 8002d2c:	898a      	ldrh	r2, [r1, #12]
 8002d2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d32:	4605      	mov	r5, r0
 8002d34:	0710      	lsls	r0, r2, #28
 8002d36:	460c      	mov	r4, r1
 8002d38:	d458      	bmi.n	8002dec <__sflush_r+0xc0>
 8002d3a:	684b      	ldr	r3, [r1, #4]
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	dc05      	bgt.n	8002d4c <__sflush_r+0x20>
 8002d40:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	dc02      	bgt.n	8002d4c <__sflush_r+0x20>
 8002d46:	2000      	movs	r0, #0
 8002d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d4c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d4e:	2e00      	cmp	r6, #0
 8002d50:	d0f9      	beq.n	8002d46 <__sflush_r+0x1a>
 8002d52:	2300      	movs	r3, #0
 8002d54:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002d58:	682f      	ldr	r7, [r5, #0]
 8002d5a:	6a21      	ldr	r1, [r4, #32]
 8002d5c:	602b      	str	r3, [r5, #0]
 8002d5e:	d032      	beq.n	8002dc6 <__sflush_r+0x9a>
 8002d60:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d62:	89a3      	ldrh	r3, [r4, #12]
 8002d64:	075a      	lsls	r2, r3, #29
 8002d66:	d505      	bpl.n	8002d74 <__sflush_r+0x48>
 8002d68:	6863      	ldr	r3, [r4, #4]
 8002d6a:	1ac0      	subs	r0, r0, r3
 8002d6c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d6e:	b10b      	cbz	r3, 8002d74 <__sflush_r+0x48>
 8002d70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d72:	1ac0      	subs	r0, r0, r3
 8002d74:	2300      	movs	r3, #0
 8002d76:	4602      	mov	r2, r0
 8002d78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d7a:	6a21      	ldr	r1, [r4, #32]
 8002d7c:	4628      	mov	r0, r5
 8002d7e:	47b0      	blx	r6
 8002d80:	1c43      	adds	r3, r0, #1
 8002d82:	89a3      	ldrh	r3, [r4, #12]
 8002d84:	d106      	bne.n	8002d94 <__sflush_r+0x68>
 8002d86:	6829      	ldr	r1, [r5, #0]
 8002d88:	291d      	cmp	r1, #29
 8002d8a:	d82b      	bhi.n	8002de4 <__sflush_r+0xb8>
 8002d8c:	4a29      	ldr	r2, [pc, #164]	; (8002e34 <__sflush_r+0x108>)
 8002d8e:	410a      	asrs	r2, r1
 8002d90:	07d6      	lsls	r6, r2, #31
 8002d92:	d427      	bmi.n	8002de4 <__sflush_r+0xb8>
 8002d94:	2200      	movs	r2, #0
 8002d96:	6062      	str	r2, [r4, #4]
 8002d98:	04d9      	lsls	r1, r3, #19
 8002d9a:	6922      	ldr	r2, [r4, #16]
 8002d9c:	6022      	str	r2, [r4, #0]
 8002d9e:	d504      	bpl.n	8002daa <__sflush_r+0x7e>
 8002da0:	1c42      	adds	r2, r0, #1
 8002da2:	d101      	bne.n	8002da8 <__sflush_r+0x7c>
 8002da4:	682b      	ldr	r3, [r5, #0]
 8002da6:	b903      	cbnz	r3, 8002daa <__sflush_r+0x7e>
 8002da8:	6560      	str	r0, [r4, #84]	; 0x54
 8002daa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002dac:	602f      	str	r7, [r5, #0]
 8002dae:	2900      	cmp	r1, #0
 8002db0:	d0c9      	beq.n	8002d46 <__sflush_r+0x1a>
 8002db2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002db6:	4299      	cmp	r1, r3
 8002db8:	d002      	beq.n	8002dc0 <__sflush_r+0x94>
 8002dba:	4628      	mov	r0, r5
 8002dbc:	f7ff fbea 	bl	8002594 <_free_r>
 8002dc0:	2000      	movs	r0, #0
 8002dc2:	6360      	str	r0, [r4, #52]	; 0x34
 8002dc4:	e7c0      	b.n	8002d48 <__sflush_r+0x1c>
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	4628      	mov	r0, r5
 8002dca:	47b0      	blx	r6
 8002dcc:	1c41      	adds	r1, r0, #1
 8002dce:	d1c8      	bne.n	8002d62 <__sflush_r+0x36>
 8002dd0:	682b      	ldr	r3, [r5, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d0c5      	beq.n	8002d62 <__sflush_r+0x36>
 8002dd6:	2b1d      	cmp	r3, #29
 8002dd8:	d001      	beq.n	8002dde <__sflush_r+0xb2>
 8002dda:	2b16      	cmp	r3, #22
 8002ddc:	d101      	bne.n	8002de2 <__sflush_r+0xb6>
 8002dde:	602f      	str	r7, [r5, #0]
 8002de0:	e7b1      	b.n	8002d46 <__sflush_r+0x1a>
 8002de2:	89a3      	ldrh	r3, [r4, #12]
 8002de4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002de8:	81a3      	strh	r3, [r4, #12]
 8002dea:	e7ad      	b.n	8002d48 <__sflush_r+0x1c>
 8002dec:	690f      	ldr	r7, [r1, #16]
 8002dee:	2f00      	cmp	r7, #0
 8002df0:	d0a9      	beq.n	8002d46 <__sflush_r+0x1a>
 8002df2:	0793      	lsls	r3, r2, #30
 8002df4:	680e      	ldr	r6, [r1, #0]
 8002df6:	bf08      	it	eq
 8002df8:	694b      	ldreq	r3, [r1, #20]
 8002dfa:	600f      	str	r7, [r1, #0]
 8002dfc:	bf18      	it	ne
 8002dfe:	2300      	movne	r3, #0
 8002e00:	eba6 0807 	sub.w	r8, r6, r7
 8002e04:	608b      	str	r3, [r1, #8]
 8002e06:	f1b8 0f00 	cmp.w	r8, #0
 8002e0a:	dd9c      	ble.n	8002d46 <__sflush_r+0x1a>
 8002e0c:	6a21      	ldr	r1, [r4, #32]
 8002e0e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e10:	4643      	mov	r3, r8
 8002e12:	463a      	mov	r2, r7
 8002e14:	4628      	mov	r0, r5
 8002e16:	47b0      	blx	r6
 8002e18:	2800      	cmp	r0, #0
 8002e1a:	dc06      	bgt.n	8002e2a <__sflush_r+0xfe>
 8002e1c:	89a3      	ldrh	r3, [r4, #12]
 8002e1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e22:	81a3      	strh	r3, [r4, #12]
 8002e24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002e28:	e78e      	b.n	8002d48 <__sflush_r+0x1c>
 8002e2a:	4407      	add	r7, r0
 8002e2c:	eba8 0800 	sub.w	r8, r8, r0
 8002e30:	e7e9      	b.n	8002e06 <__sflush_r+0xda>
 8002e32:	bf00      	nop
 8002e34:	dfbffffe 	.word	0xdfbffffe

08002e38 <_fflush_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	690b      	ldr	r3, [r1, #16]
 8002e3c:	4605      	mov	r5, r0
 8002e3e:	460c      	mov	r4, r1
 8002e40:	b913      	cbnz	r3, 8002e48 <_fflush_r+0x10>
 8002e42:	2500      	movs	r5, #0
 8002e44:	4628      	mov	r0, r5
 8002e46:	bd38      	pop	{r3, r4, r5, pc}
 8002e48:	b118      	cbz	r0, 8002e52 <_fflush_r+0x1a>
 8002e4a:	6a03      	ldr	r3, [r0, #32]
 8002e4c:	b90b      	cbnz	r3, 8002e52 <_fflush_r+0x1a>
 8002e4e:	f7ff fa93 	bl	8002378 <__sinit>
 8002e52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f3      	beq.n	8002e42 <_fflush_r+0xa>
 8002e5a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002e5c:	07d0      	lsls	r0, r2, #31
 8002e5e:	d404      	bmi.n	8002e6a <_fflush_r+0x32>
 8002e60:	0599      	lsls	r1, r3, #22
 8002e62:	d402      	bmi.n	8002e6a <_fflush_r+0x32>
 8002e64:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e66:	f7ff fb93 	bl	8002590 <__retarget_lock_acquire_recursive>
 8002e6a:	4628      	mov	r0, r5
 8002e6c:	4621      	mov	r1, r4
 8002e6e:	f7ff ff5d 	bl	8002d2c <__sflush_r>
 8002e72:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e74:	07da      	lsls	r2, r3, #31
 8002e76:	4605      	mov	r5, r0
 8002e78:	d4e4      	bmi.n	8002e44 <_fflush_r+0xc>
 8002e7a:	89a3      	ldrh	r3, [r4, #12]
 8002e7c:	059b      	lsls	r3, r3, #22
 8002e7e:	d4e1      	bmi.n	8002e44 <_fflush_r+0xc>
 8002e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e82:	f7ff fb86 	bl	8002592 <__retarget_lock_release_recursive>
 8002e86:	e7dd      	b.n	8002e44 <_fflush_r+0xc>

08002e88 <_putc_r>:
 8002e88:	b570      	push	{r4, r5, r6, lr}
 8002e8a:	460d      	mov	r5, r1
 8002e8c:	4614      	mov	r4, r2
 8002e8e:	4606      	mov	r6, r0
 8002e90:	b118      	cbz	r0, 8002e9a <_putc_r+0x12>
 8002e92:	6a03      	ldr	r3, [r0, #32]
 8002e94:	b90b      	cbnz	r3, 8002e9a <_putc_r+0x12>
 8002e96:	f7ff fa6f 	bl	8002378 <__sinit>
 8002e9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e9c:	07d8      	lsls	r0, r3, #31
 8002e9e:	d405      	bmi.n	8002eac <_putc_r+0x24>
 8002ea0:	89a3      	ldrh	r3, [r4, #12]
 8002ea2:	0599      	lsls	r1, r3, #22
 8002ea4:	d402      	bmi.n	8002eac <_putc_r+0x24>
 8002ea6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ea8:	f7ff fb72 	bl	8002590 <__retarget_lock_acquire_recursive>
 8002eac:	68a3      	ldr	r3, [r4, #8]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	60a3      	str	r3, [r4, #8]
 8002eb4:	da05      	bge.n	8002ec2 <_putc_r+0x3a>
 8002eb6:	69a2      	ldr	r2, [r4, #24]
 8002eb8:	4293      	cmp	r3, r2
 8002eba:	db12      	blt.n	8002ee2 <_putc_r+0x5a>
 8002ebc:	b2eb      	uxtb	r3, r5
 8002ebe:	2b0a      	cmp	r3, #10
 8002ec0:	d00f      	beq.n	8002ee2 <_putc_r+0x5a>
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	1c5a      	adds	r2, r3, #1
 8002ec6:	6022      	str	r2, [r4, #0]
 8002ec8:	701d      	strb	r5, [r3, #0]
 8002eca:	b2ed      	uxtb	r5, r5
 8002ecc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002ece:	07da      	lsls	r2, r3, #31
 8002ed0:	d405      	bmi.n	8002ede <_putc_r+0x56>
 8002ed2:	89a3      	ldrh	r3, [r4, #12]
 8002ed4:	059b      	lsls	r3, r3, #22
 8002ed6:	d402      	bmi.n	8002ede <_putc_r+0x56>
 8002ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002eda:	f7ff fb5a 	bl	8002592 <__retarget_lock_release_recursive>
 8002ede:	4628      	mov	r0, r5
 8002ee0:	bd70      	pop	{r4, r5, r6, pc}
 8002ee2:	4629      	mov	r1, r5
 8002ee4:	4622      	mov	r2, r4
 8002ee6:	4630      	mov	r0, r6
 8002ee8:	f000 f802 	bl	8002ef0 <__swbuf_r>
 8002eec:	4605      	mov	r5, r0
 8002eee:	e7ed      	b.n	8002ecc <_putc_r+0x44>

08002ef0 <__swbuf_r>:
 8002ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ef2:	460e      	mov	r6, r1
 8002ef4:	4614      	mov	r4, r2
 8002ef6:	4605      	mov	r5, r0
 8002ef8:	b118      	cbz	r0, 8002f02 <__swbuf_r+0x12>
 8002efa:	6a03      	ldr	r3, [r0, #32]
 8002efc:	b90b      	cbnz	r3, 8002f02 <__swbuf_r+0x12>
 8002efe:	f7ff fa3b 	bl	8002378 <__sinit>
 8002f02:	69a3      	ldr	r3, [r4, #24]
 8002f04:	60a3      	str	r3, [r4, #8]
 8002f06:	89a3      	ldrh	r3, [r4, #12]
 8002f08:	071a      	lsls	r2, r3, #28
 8002f0a:	d525      	bpl.n	8002f58 <__swbuf_r+0x68>
 8002f0c:	6923      	ldr	r3, [r4, #16]
 8002f0e:	b31b      	cbz	r3, 8002f58 <__swbuf_r+0x68>
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	6922      	ldr	r2, [r4, #16]
 8002f14:	1a98      	subs	r0, r3, r2
 8002f16:	6963      	ldr	r3, [r4, #20]
 8002f18:	b2f6      	uxtb	r6, r6
 8002f1a:	4283      	cmp	r3, r0
 8002f1c:	4637      	mov	r7, r6
 8002f1e:	dc04      	bgt.n	8002f2a <__swbuf_r+0x3a>
 8002f20:	4621      	mov	r1, r4
 8002f22:	4628      	mov	r0, r5
 8002f24:	f7ff ff88 	bl	8002e38 <_fflush_r>
 8002f28:	b9e0      	cbnz	r0, 8002f64 <__swbuf_r+0x74>
 8002f2a:	68a3      	ldr	r3, [r4, #8]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	60a3      	str	r3, [r4, #8]
 8002f30:	6823      	ldr	r3, [r4, #0]
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	6022      	str	r2, [r4, #0]
 8002f36:	701e      	strb	r6, [r3, #0]
 8002f38:	6962      	ldr	r2, [r4, #20]
 8002f3a:	1c43      	adds	r3, r0, #1
 8002f3c:	429a      	cmp	r2, r3
 8002f3e:	d004      	beq.n	8002f4a <__swbuf_r+0x5a>
 8002f40:	89a3      	ldrh	r3, [r4, #12]
 8002f42:	07db      	lsls	r3, r3, #31
 8002f44:	d506      	bpl.n	8002f54 <__swbuf_r+0x64>
 8002f46:	2e0a      	cmp	r6, #10
 8002f48:	d104      	bne.n	8002f54 <__swbuf_r+0x64>
 8002f4a:	4621      	mov	r1, r4
 8002f4c:	4628      	mov	r0, r5
 8002f4e:	f7ff ff73 	bl	8002e38 <_fflush_r>
 8002f52:	b938      	cbnz	r0, 8002f64 <__swbuf_r+0x74>
 8002f54:	4638      	mov	r0, r7
 8002f56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f58:	4621      	mov	r1, r4
 8002f5a:	4628      	mov	r0, r5
 8002f5c:	f000 f806 	bl	8002f6c <__swsetup_r>
 8002f60:	2800      	cmp	r0, #0
 8002f62:	d0d5      	beq.n	8002f10 <__swbuf_r+0x20>
 8002f64:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8002f68:	e7f4      	b.n	8002f54 <__swbuf_r+0x64>
	...

08002f6c <__swsetup_r>:
 8002f6c:	b538      	push	{r3, r4, r5, lr}
 8002f6e:	4b2a      	ldr	r3, [pc, #168]	; (8003018 <__swsetup_r+0xac>)
 8002f70:	4605      	mov	r5, r0
 8002f72:	6818      	ldr	r0, [r3, #0]
 8002f74:	460c      	mov	r4, r1
 8002f76:	b118      	cbz	r0, 8002f80 <__swsetup_r+0x14>
 8002f78:	6a03      	ldr	r3, [r0, #32]
 8002f7a:	b90b      	cbnz	r3, 8002f80 <__swsetup_r+0x14>
 8002f7c:	f7ff f9fc 	bl	8002378 <__sinit>
 8002f80:	89a3      	ldrh	r3, [r4, #12]
 8002f82:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002f86:	0718      	lsls	r0, r3, #28
 8002f88:	d422      	bmi.n	8002fd0 <__swsetup_r+0x64>
 8002f8a:	06d9      	lsls	r1, r3, #27
 8002f8c:	d407      	bmi.n	8002f9e <__swsetup_r+0x32>
 8002f8e:	2309      	movs	r3, #9
 8002f90:	602b      	str	r3, [r5, #0]
 8002f92:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002f96:	81a3      	strh	r3, [r4, #12]
 8002f98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f9c:	e034      	b.n	8003008 <__swsetup_r+0x9c>
 8002f9e:	0758      	lsls	r0, r3, #29
 8002fa0:	d512      	bpl.n	8002fc8 <__swsetup_r+0x5c>
 8002fa2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002fa4:	b141      	cbz	r1, 8002fb8 <__swsetup_r+0x4c>
 8002fa6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002faa:	4299      	cmp	r1, r3
 8002fac:	d002      	beq.n	8002fb4 <__swsetup_r+0x48>
 8002fae:	4628      	mov	r0, r5
 8002fb0:	f7ff faf0 	bl	8002594 <_free_r>
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	6363      	str	r3, [r4, #52]	; 0x34
 8002fb8:	89a3      	ldrh	r3, [r4, #12]
 8002fba:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002fbe:	81a3      	strh	r3, [r4, #12]
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	6063      	str	r3, [r4, #4]
 8002fc4:	6923      	ldr	r3, [r4, #16]
 8002fc6:	6023      	str	r3, [r4, #0]
 8002fc8:	89a3      	ldrh	r3, [r4, #12]
 8002fca:	f043 0308 	orr.w	r3, r3, #8
 8002fce:	81a3      	strh	r3, [r4, #12]
 8002fd0:	6923      	ldr	r3, [r4, #16]
 8002fd2:	b94b      	cbnz	r3, 8002fe8 <__swsetup_r+0x7c>
 8002fd4:	89a3      	ldrh	r3, [r4, #12]
 8002fd6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002fda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002fde:	d003      	beq.n	8002fe8 <__swsetup_r+0x7c>
 8002fe0:	4621      	mov	r1, r4
 8002fe2:	4628      	mov	r0, r5
 8002fe4:	f000 f850 	bl	8003088 <__smakebuf_r>
 8002fe8:	89a0      	ldrh	r0, [r4, #12]
 8002fea:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002fee:	f010 0301 	ands.w	r3, r0, #1
 8002ff2:	d00a      	beq.n	800300a <__swsetup_r+0x9e>
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60a3      	str	r3, [r4, #8]
 8002ff8:	6963      	ldr	r3, [r4, #20]
 8002ffa:	425b      	negs	r3, r3
 8002ffc:	61a3      	str	r3, [r4, #24]
 8002ffe:	6923      	ldr	r3, [r4, #16]
 8003000:	b943      	cbnz	r3, 8003014 <__swsetup_r+0xa8>
 8003002:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003006:	d1c4      	bne.n	8002f92 <__swsetup_r+0x26>
 8003008:	bd38      	pop	{r3, r4, r5, pc}
 800300a:	0781      	lsls	r1, r0, #30
 800300c:	bf58      	it	pl
 800300e:	6963      	ldrpl	r3, [r4, #20]
 8003010:	60a3      	str	r3, [r4, #8]
 8003012:	e7f4      	b.n	8002ffe <__swsetup_r+0x92>
 8003014:	2000      	movs	r0, #0
 8003016:	e7f7      	b.n	8003008 <__swsetup_r+0x9c>
 8003018:	20000068 	.word	0x20000068

0800301c <_sbrk_r>:
 800301c:	b538      	push	{r3, r4, r5, lr}
 800301e:	4d06      	ldr	r5, [pc, #24]	; (8003038 <_sbrk_r+0x1c>)
 8003020:	2300      	movs	r3, #0
 8003022:	4604      	mov	r4, r0
 8003024:	4608      	mov	r0, r1
 8003026:	602b      	str	r3, [r5, #0]
 8003028:	f7fd fd6c 	bl	8000b04 <_sbrk>
 800302c:	1c43      	adds	r3, r0, #1
 800302e:	d102      	bne.n	8003036 <_sbrk_r+0x1a>
 8003030:	682b      	ldr	r3, [r5, #0]
 8003032:	b103      	cbz	r3, 8003036 <_sbrk_r+0x1a>
 8003034:	6023      	str	r3, [r4, #0]
 8003036:	bd38      	pop	{r3, r4, r5, pc}
 8003038:	20000260 	.word	0x20000260

0800303c <__swhatbuf_r>:
 800303c:	b570      	push	{r4, r5, r6, lr}
 800303e:	460c      	mov	r4, r1
 8003040:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003044:	2900      	cmp	r1, #0
 8003046:	b096      	sub	sp, #88	; 0x58
 8003048:	4615      	mov	r5, r2
 800304a:	461e      	mov	r6, r3
 800304c:	da0d      	bge.n	800306a <__swhatbuf_r+0x2e>
 800304e:	89a3      	ldrh	r3, [r4, #12]
 8003050:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003054:	f04f 0100 	mov.w	r1, #0
 8003058:	bf0c      	ite	eq
 800305a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800305e:	2340      	movne	r3, #64	; 0x40
 8003060:	2000      	movs	r0, #0
 8003062:	6031      	str	r1, [r6, #0]
 8003064:	602b      	str	r3, [r5, #0]
 8003066:	b016      	add	sp, #88	; 0x58
 8003068:	bd70      	pop	{r4, r5, r6, pc}
 800306a:	466a      	mov	r2, sp
 800306c:	f000 f848 	bl	8003100 <_fstat_r>
 8003070:	2800      	cmp	r0, #0
 8003072:	dbec      	blt.n	800304e <__swhatbuf_r+0x12>
 8003074:	9901      	ldr	r1, [sp, #4]
 8003076:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800307a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800307e:	4259      	negs	r1, r3
 8003080:	4159      	adcs	r1, r3
 8003082:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003086:	e7eb      	b.n	8003060 <__swhatbuf_r+0x24>

08003088 <__smakebuf_r>:
 8003088:	898b      	ldrh	r3, [r1, #12]
 800308a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800308c:	079d      	lsls	r5, r3, #30
 800308e:	4606      	mov	r6, r0
 8003090:	460c      	mov	r4, r1
 8003092:	d507      	bpl.n	80030a4 <__smakebuf_r+0x1c>
 8003094:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003098:	6023      	str	r3, [r4, #0]
 800309a:	6123      	str	r3, [r4, #16]
 800309c:	2301      	movs	r3, #1
 800309e:	6163      	str	r3, [r4, #20]
 80030a0:	b002      	add	sp, #8
 80030a2:	bd70      	pop	{r4, r5, r6, pc}
 80030a4:	ab01      	add	r3, sp, #4
 80030a6:	466a      	mov	r2, sp
 80030a8:	f7ff ffc8 	bl	800303c <__swhatbuf_r>
 80030ac:	9900      	ldr	r1, [sp, #0]
 80030ae:	4605      	mov	r5, r0
 80030b0:	4630      	mov	r0, r6
 80030b2:	f7ff fadb 	bl	800266c <_malloc_r>
 80030b6:	b948      	cbnz	r0, 80030cc <__smakebuf_r+0x44>
 80030b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80030bc:	059a      	lsls	r2, r3, #22
 80030be:	d4ef      	bmi.n	80030a0 <__smakebuf_r+0x18>
 80030c0:	f023 0303 	bic.w	r3, r3, #3
 80030c4:	f043 0302 	orr.w	r3, r3, #2
 80030c8:	81a3      	strh	r3, [r4, #12]
 80030ca:	e7e3      	b.n	8003094 <__smakebuf_r+0xc>
 80030cc:	89a3      	ldrh	r3, [r4, #12]
 80030ce:	6020      	str	r0, [r4, #0]
 80030d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030d4:	81a3      	strh	r3, [r4, #12]
 80030d6:	9b00      	ldr	r3, [sp, #0]
 80030d8:	6163      	str	r3, [r4, #20]
 80030da:	9b01      	ldr	r3, [sp, #4]
 80030dc:	6120      	str	r0, [r4, #16]
 80030de:	b15b      	cbz	r3, 80030f8 <__smakebuf_r+0x70>
 80030e0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80030e4:	4630      	mov	r0, r6
 80030e6:	f000 f81d 	bl	8003124 <_isatty_r>
 80030ea:	b128      	cbz	r0, 80030f8 <__smakebuf_r+0x70>
 80030ec:	89a3      	ldrh	r3, [r4, #12]
 80030ee:	f023 0303 	bic.w	r3, r3, #3
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	81a3      	strh	r3, [r4, #12]
 80030f8:	89a3      	ldrh	r3, [r4, #12]
 80030fa:	431d      	orrs	r5, r3
 80030fc:	81a5      	strh	r5, [r4, #12]
 80030fe:	e7cf      	b.n	80030a0 <__smakebuf_r+0x18>

08003100 <_fstat_r>:
 8003100:	b538      	push	{r3, r4, r5, lr}
 8003102:	4d07      	ldr	r5, [pc, #28]	; (8003120 <_fstat_r+0x20>)
 8003104:	2300      	movs	r3, #0
 8003106:	4604      	mov	r4, r0
 8003108:	4608      	mov	r0, r1
 800310a:	4611      	mov	r1, r2
 800310c:	602b      	str	r3, [r5, #0]
 800310e:	f7fd fcf0 	bl	8000af2 <_fstat>
 8003112:	1c43      	adds	r3, r0, #1
 8003114:	d102      	bne.n	800311c <_fstat_r+0x1c>
 8003116:	682b      	ldr	r3, [r5, #0]
 8003118:	b103      	cbz	r3, 800311c <_fstat_r+0x1c>
 800311a:	6023      	str	r3, [r4, #0]
 800311c:	bd38      	pop	{r3, r4, r5, pc}
 800311e:	bf00      	nop
 8003120:	20000260 	.word	0x20000260

08003124 <_isatty_r>:
 8003124:	b538      	push	{r3, r4, r5, lr}
 8003126:	4d06      	ldr	r5, [pc, #24]	; (8003140 <_isatty_r+0x1c>)
 8003128:	2300      	movs	r3, #0
 800312a:	4604      	mov	r4, r0
 800312c:	4608      	mov	r0, r1
 800312e:	602b      	str	r3, [r5, #0]
 8003130:	f7fd fce4 	bl	8000afc <_isatty>
 8003134:	1c43      	adds	r3, r0, #1
 8003136:	d102      	bne.n	800313e <_isatty_r+0x1a>
 8003138:	682b      	ldr	r3, [r5, #0]
 800313a:	b103      	cbz	r3, 800313e <_isatty_r+0x1a>
 800313c:	6023      	str	r3, [r4, #0]
 800313e:	bd38      	pop	{r3, r4, r5, pc}
 8003140:	20000260 	.word	0x20000260

08003144 <_init>:
 8003144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003146:	bf00      	nop
 8003148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800314a:	bc08      	pop	{r3}
 800314c:	469e      	mov	lr, r3
 800314e:	4770      	bx	lr

08003150 <_fini>:
 8003150:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003152:	bf00      	nop
 8003154:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003156:	bc08      	pop	{r3}
 8003158:	469e      	mov	lr, r3
 800315a:	4770      	bx	lr
