<profile>
    <ReportVersion>
        <Version>2024.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu250-figd2104-2L-e</Part>
        <TopModelName>MatrixMultiplicationKernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../kernel/Top.cpp:27</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>579</BRAM_18K>
            <DSP>1323</DSP>
            <FF>180051</FF>
            <LUT>267845</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>5376</BRAM_18K>
            <DSP>12288</DSP>
            <FF>3456000</FF>
            <LUT>1728000</LUT>
            <URAM>1280</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>MatrixMultiplicationKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>MatrixMultiplicationKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>MatrixMultiplicationKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>MatrixMultiplicationKernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1004</ID>
                </Instance>
                <Instance>
                    <InstName>ReadA_U0</InstName>
                    <ModuleName>ReadA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1011</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2_fu_152</InstName>
                            <ModuleName>ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>icmp_ln115_fu_449_p2 add_ln115_fu_463_p2 icmp_ln117_fu_469_p2 xor_ln115_fu_474_p2 icmp_ln99_fu_614_p2 icmp_ln121_fu_480_p2 and_ln115_1_fu_486_p2 icmp_ln119_fu_492_p2 icmp_ln119_1_fu_497_p2 select_ln115_fu_502_p3 add_ln115_1_fu_620_p2 select_ln115_1_fu_626_p3 or_ln117_fu_510_p2 select_ln117_fu_633_p3 xor_ln117_fu_516_p2 and_ln115_fu_640_p2 and_ln117_1_fu_522_p2 k0_2_fu_644_p2 empty_fu_528_p2 empty_154_fu_534_p2 n1_mid26_fu_650_p3 exitcond_flatten_not_fu_657_p2 exitcond_flatten_mid262_not_fu_662_p2 not_exitcond_flatten_mid234_fu_667_p2 and_ln117_fu_672_p2 icmp_ln99_mid211_fu_678_p2 select_ln119_fu_684_p3 add_ln121_fu_691_p2 empty_155_fu_697_p2 empty_156_fu_702_p2 n2_mid2_fu_707_p3 select_ln121_fu_715_p3 mul_32s_28ns_32_1_1_U3 add_ln16_fu_750_p2 add_ln64_fu_768_p2 add_ln99_fu_783_p2 add_ln121_1_fu_540_p2 select_ln121_1_fu_546_p3 add_ln119_1_fu_554_p2 select_ln119_1_fu_560_p3 add_ln117_fu_568_p2 select_ln117_1_fu_574_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_fu_208_p2 add_ln116_fu_228_p2 mul_24ns_37ns_60_1_1_U28 mul_24ns_60ns_83_1_1_U29</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ReadB_U0</InstName>
                    <ModuleName>ReadB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1044</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1_fu_122</InstName>
                            <ModuleName>ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>122</ID>
                            <BindInstances>icmp_ln273_fu_251_p2 add_ln273_fu_256_p2 icmp_ln275_fu_262_p2 select_ln273_fu_419_p3 or_ln273_fu_267_p2 xor_ln273_fu_273_p2 icmp_ln279_fu_279_p2 and_ln273_fu_285_p2 icmp_ln277_fu_291_p2 icmp_ln277_1_fu_296_p2 select_ln273_1_fu_301_p3 add_ln275_fu_426_p2 or_ln275_fu_309_p2 select_ln275_fu_432_p3 or_ln275_1_fu_315_p2 xor_ln275_fu_321_p2 and_ln275_fu_327_p2 select_ln275_1_fu_439_p3 add_ln277_fu_446_p2 first_iter_0_mid2_fu_333_p2 select_ln277_fu_452_p3 mul_32s_28ns_32_1_1_U101 empty_152_fu_476_p2 empty_153_fu_494_p2 add_ln279_fu_339_p2 or_ln279_fu_345_p2 or_ln279_1_fu_351_p2 select_ln279_fu_357_p3 add_ln277_1_fu_365_p2 select_ln277_1_fu_371_p3 add_ln275_1_fu_379_p2 select_ln275_2_fu_385_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_fu_148_p2 add_ln116_fu_168_p2 mul_24ns_37ns_60_1_1_U110 mul_24ns_60ns_83_1_1_U111</BindInstances>
                </Instance>
                <Instance>
                    <InstName>TransposeA_U0</InstName>
                    <ModuleName>TransposeA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1_fu_96</InstName>
                            <ModuleName>TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>96</ID>
                            <BindInstances>icmp_ln172_fu_368_p2 add_ln172_fu_376_p2 icmp_ln174_fu_382_p2 xor_ln172_fu_387_p2 icmp_ln153_fu_393_p2 icmp_ln176_fu_399_p2 icmp_ln176_1_fu_404_p2 select_ln172_fu_409_p3 or_ln174_fu_417_p2 select_ln174_fu_423_p3 xor_ln174_fu_431_p2 and_ln172_fu_437_p2 and_ln174_fu_443_p2 k_fu_449_p2 select_ln176_fu_455_p3 add_ln153_fu_467_p2 or_ln153_fu_473_p2 or_ln153_1_fu_479_p2 n1_3_fu_485_p3 add_ln176_1_fu_493_p2 select_ln176_1_fu_499_p3 add_ln174_fu_507_p2 select_ln174_1_fu_513_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_fu_151_p2 add_ln116_fu_171_p2 mul_24ns_41ns_64_1_1_U77 mul_24ns_64ns_87_1_1_U78</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ConvertWidthB_U0</InstName>
                    <ModuleName>ConvertWidthB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1086</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory_fu_98</InstName>
                            <ModuleName>ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <BindInstances>icmp_ln303_fu_111_p2 add_ln303_fu_119_p2 icmp_ln306_fu_125_p2 select_ln302_fu_168_p3 select_ln302_1_fu_131_p3 icmp_ln309_fu_139_p2 lshr_ln170_fu_199_p2 lshr_ln170_1_fu_220_p2 lshr_ln170_2_fu_241_p2 lshr_ln170_3_fu_262_p2 lshr_ln170_4_fu_283_p2 lshr_ln170_5_fu_304_p2 lshr_ln170_6_fu_325_p2 lshr_ln170_7_fu_346_p2 j_fu_149_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln111_fu_119_p2 add_ln116_fu_139_p2 mul_24ns_32ns_55_1_1_U124 mul_55s_24ns_55_1_1_U125</BindInstances>
                </Instance>
                <Instance>
                    <InstName>FeedB_U0</InstName>
                    <ModuleName>FeedB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1098</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_FeedB_Pipeline_1_fu_118</InstName>
                            <ModuleName>FeedB_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>118</ID>
                            <BindInstances>add_ln417_fu_57_p2 icmp_ln417_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123</InstName>
                            <ModuleName>FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>123</ID>
                            <BindInstances>icmp_ln420_fu_131_p2 add_ln420_fu_137_p2 icmp_ln422_fu_149_p2 select_ln420_fu_155_p3 add_ln420_1_fu_163_p2 select_ln420_1_fu_169_p3 cmp31_fu_177_p2 add_ln422_fu_188_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>buffer_U add_ln111_fu_136_p2 add_ln116_fu_156_p2 icmp_ln412_fu_180_p2 n0_34_fu_185_p2 icmp_ln414_fu_191_p2 m0_1_fu_196_p2 icmp_ln416_fu_206_p2 k_fu_211_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_1_U0</InstName>
                    <ModuleName>ProcessingElement_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1107</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_1_Pipeline_1_fu_168</InstName>
                            <ModuleName>ProcessingElement_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>168</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_1_Pipeline_2_fu_174</InstName>
                            <ModuleName>ProcessingElement_1_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_180</InstName>
                            <ModuleName>ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>180</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_20_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189</InstName>
                            <ModuleName>ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>189</ID>
                            <BindInstances>icmp_ln64_fu_363_p2 add_ln64_fu_369_p2 icmp_ln67_fu_378_p2 select_ln64_fu_384_p3 add_ln64_20_fu_439_p2 select_ln64_20_fu_445_p3 first_iter_1_fu_392_p2 add91_fu_456_p2 add106_fu_461_p2 add_fu_474_p2 inBoundsN_fu_484_p2 icmp_ln83_fu_408_p2 and_ln80_fu_414_p2 add115_fu_508_p2 cPrev_2_fu_760_p3 inBoundsM_fu_531_p2 inBounds_fu_873_p2 fmul_32ns_32ns_32_2_max_dsp_1_U159 fadd_32ns_32ns_32_3_full_dsp_1_U151 select_ln296_fu_877_p3 inBoundsM_148_fu_566_p2 inBounds_148_fu_884_p2 fmul_32ns_32ns_32_2_max_dsp_1_U160 fadd_32ns_32ns_32_3_full_dsp_1_U152 select_ln296_134_fu_888_p3 inBoundsM_149_fu_595_p2 inBounds_149_fu_895_p2 fmul_32ns_32ns_32_2_max_dsp_1_U161 fadd_32ns_32ns_32_3_full_dsp_1_U153 select_ln296_135_fu_899_p3 inBoundsM_150_fu_624_p2 inBounds_150_fu_906_p2 fmul_32ns_32ns_32_2_max_dsp_1_U162 fadd_32ns_32ns_32_3_full_dsp_1_U154 select_ln296_136_fu_910_p3 inBoundsM_151_fu_653_p2 inBounds_151_fu_917_p2 fmul_32ns_32ns_32_2_max_dsp_1_U163 fadd_32ns_32ns_32_3_full_dsp_1_U155 select_ln296_137_fu_921_p3 inBoundsM_152_fu_682_p2 inBounds_152_fu_928_p2 fmul_32ns_32ns_32_2_max_dsp_1_U164 fadd_32ns_32ns_32_3_full_dsp_1_U156 select_ln296_138_fu_932_p3 inBoundsM_153_fu_711_p2 inBounds_153_fu_939_p2 fmul_32ns_32ns_32_2_max_dsp_1_U165 fadd_32ns_32ns_32_3_full_dsp_1_U157 select_ln296_139_fu_943_p3 inBoundsM_154_fu_740_p2 inBounds_154_fu_950_p2 fmul_32ns_32ns_32_2_max_dsp_1_U166 fadd_32ns_32ns_32_3_full_dsp_1_U158 select_ln296_140_fu_954_p3 add_ln67_fu_420_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211</InstName>
                            <ModuleName>ProcessingElement_1_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>211</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_44_fu_136_p2 icmp_ln170_fu_152_p2 m1_22_fu_177_p2 icmp_ln187_fu_191_p2 n1_44_fu_197_p2 inner_65_fu_203_p2 n1_45_fu_209_p3 inner_66_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_228_p2 sub_i103_fu_247_p2 sub60_fu_263_p2 sub63_fu_269_p2 sub66_fu_275_p2 icmp_ln54_fu_283_p2 add_ln54_fu_288_p2 cmp61_fu_294_p2 icmp_ln56_fu_311_p2 add_ln56_fu_316_p2 cmp64_fu_326_p2 icmp_ln60_fu_335_p2 k_31_fu_340_p2 cond90_fu_350_p3 cmp111_fu_359_p2 cmp67_fu_366_p2 cond_fu_371_p3 tmp1_fu_380_p2 brmerge282_fu_385_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_2_U0</InstName>
                    <ModuleName>ProcessingElement_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1122</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_2_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_2_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_2_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_9_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_363_p2 add_ln64_fu_369_p2 icmp_ln67_fu_378_p2 select_ln64_fu_384_p3 add_ln64_9_fu_451_p2 select_ln64_9_fu_457_p3 add91_fu_468_p2 add106_fu_473_p2 add_fu_486_p2 inBoundsN_fu_496_p2 icmp_ln82_fu_392_p2 icmp_ln83_fu_408_p2 and_ln80_fu_414_p2 and_ln80_9_fu_420_p2 icmp_ln85_fu_426_p2 add115_fu_520_p2 cPrev_2_fu_772_p3 inBoundsM_fu_543_p2 inBounds_fu_885_p2 fmul_32ns_32ns_32_2_max_dsp_1_U212 fadd_32ns_32ns_32_3_full_dsp_1_U204 select_ln296_fu_889_p3 inBoundsM_71_fu_578_p2 inBounds_71_fu_896_p2 fmul_32ns_32ns_32_2_max_dsp_1_U213 fadd_32ns_32ns_32_3_full_dsp_1_U205 select_ln296_57_fu_900_p3 inBoundsM_72_fu_607_p2 inBounds_72_fu_907_p2 fmul_32ns_32ns_32_2_max_dsp_1_U214 fadd_32ns_32ns_32_3_full_dsp_1_U206 select_ln296_58_fu_911_p3 inBoundsM_73_fu_636_p2 inBounds_73_fu_918_p2 fmul_32ns_32ns_32_2_max_dsp_1_U215 fadd_32ns_32ns_32_3_full_dsp_1_U207 select_ln296_59_fu_922_p3 inBoundsM_74_fu_665_p2 inBounds_74_fu_929_p2 fmul_32ns_32ns_32_2_max_dsp_1_U216 fadd_32ns_32ns_32_3_full_dsp_1_U208 select_ln296_60_fu_933_p3 inBoundsM_75_fu_694_p2 inBounds_75_fu_940_p2 fmul_32ns_32ns_32_2_max_dsp_1_U217 fadd_32ns_32ns_32_3_full_dsp_1_U209 select_ln296_61_fu_944_p3 inBoundsM_76_fu_723_p2 inBounds_76_fu_951_p2 fmul_32ns_32ns_32_2_max_dsp_1_U218 fadd_32ns_32ns_32_3_full_dsp_1_U210 select_ln296_62_fu_955_p3 inBoundsM_77_fu_752_p2 inBounds_77_fu_962_p2 fmul_32ns_32ns_32_2_max_dsp_1_U219 fadd_32ns_32ns_32_3_full_dsp_1_U211 select_ln296_63_fu_966_p3 add_ln67_fu_432_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_2_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_22_fu_136_p2 icmp_ln170_fu_152_p2 m1_11_fu_177_p2 icmp_ln187_fu_191_p2 n1_22_fu_197_p2 inner_32_fu_203_p2 n1_23_fu_209_p3 inner_33_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_20_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ConvertWidthC_U0</InstName>
                    <ModuleName>ConvertWidthC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1135</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1_fu_84</InstName>
                            <ModuleName>ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <BindInstances>icmp_ln333_fu_175_p2 add_ln333_fu_183_p2 icmp_ln335_fu_189_p2 xor_ln333_fu_194_p2 icmp_ln339_fu_200_p2 and_ln333_fu_206_p2 or_ln335_fu_212_p2 select_ln335_fu_274_p3 select_ln335_1_fu_218_p3 shl_ln183_fu_296_p2 xor_ln183_fu_302_p2 and_ln183_fu_308_p2 shl_ln183_1_fu_318_p2 or_ln183_fu_324_p2 shl_ln183_2_fu_351_p2 xor_ln183_1_fu_357_p2 and_ln183_1_fu_363_p2 shl_ln183_3_fu_373_p2 or_ln183_7_fu_379_p2 shl_ln183_4_fu_406_p2 xor_ln183_2_fu_412_p2 and_ln183_2_fu_418_p2 shl_ln183_5_fu_428_p2 or_ln183_8_fu_434_p2 shl_ln183_6_fu_461_p2 xor_ln183_3_fu_467_p2 and_ln183_3_fu_473_p2 shl_ln183_7_fu_483_p2 or_ln183_9_fu_489_p2 shl_ln183_8_fu_516_p2 xor_ln183_4_fu_522_p2 and_ln183_4_fu_528_p2 shl_ln183_9_fu_538_p2 or_ln183_10_fu_544_p2 shl_ln183_10_fu_571_p2 xor_ln183_5_fu_577_p2 and_ln183_5_fu_583_p2 shl_ln183_11_fu_593_p2 or_ln183_11_fu_599_p2 shl_ln183_12_fu_626_p2 xor_ln183_6_fu_632_p2 and_ln183_6_fu_638_p2 shl_ln183_13_fu_648_p2 or_ln183_12_fu_654_p2 shl_ln183_14_fu_681_p2 xor_ln183_7_fu_687_p2 and_ln183_7_fu_693_p2 shl_ln183_15_fu_703_p2 or_ln183_13_fu_709_p2 icmp_ln348_fu_230_p2 j_1_fu_236_p2 add_ln335_fu_242_p2 select_ln335_2_fu_248_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_i_fu_103_p2 sub_i2_fu_123_p2 mul_33ns_30ns_63_1_1_U1718</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_3_U0</InstName>
                    <ModuleName>ProcessingElement_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1145</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_3_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_3_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_3_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_3_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_7_fu_158_p2 select_ln31_7_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_7_fu_465_p2 select_ln64_7_fu_471_p3 add91_fu_482_p2 add106_fu_487_p2 add_fu_500_p2 inBoundsN_fu_510_p2 icmp_ln82_fu_406_p2 icmp_ln83_fu_422_p2 and_ln80_fu_428_p2 and_ln80_7_fu_434_p2 icmp_ln85_fu_440_p2 add115_fu_534_p2 cPrev_2_fu_786_p3 inBoundsM_fu_557_p2 inBounds_fu_899_p2 fmul_32ns_32ns_32_2_max_dsp_1_U261 fadd_32ns_32ns_32_3_full_dsp_1_U253 select_ln296_fu_903_p3 inBoundsM_50_fu_592_p2 inBounds_50_fu_910_p2 fmul_32ns_32ns_32_2_max_dsp_1_U262 fadd_32ns_32ns_32_3_full_dsp_1_U254 select_ln296_43_fu_914_p3 inBoundsM_51_fu_621_p2 inBounds_51_fu_921_p2 fmul_32ns_32ns_32_2_max_dsp_1_U263 fadd_32ns_32ns_32_3_full_dsp_1_U255 select_ln296_44_fu_925_p3 inBoundsM_52_fu_650_p2 inBounds_52_fu_932_p2 fmul_32ns_32ns_32_2_max_dsp_1_U264 fadd_32ns_32ns_32_3_full_dsp_1_U256 select_ln296_45_fu_936_p3 inBoundsM_53_fu_679_p2 inBounds_53_fu_943_p2 fmul_32ns_32ns_32_2_max_dsp_1_U265 fadd_32ns_32ns_32_3_full_dsp_1_U257 select_ln296_46_fu_947_p3 inBoundsM_54_fu_708_p2 inBounds_54_fu_954_p2 fmul_32ns_32ns_32_2_max_dsp_1_U266 fadd_32ns_32ns_32_3_full_dsp_1_U258 select_ln296_47_fu_958_p3 inBoundsM_55_fu_737_p2 inBounds_55_fu_965_p2 fmul_32ns_32ns_32_2_max_dsp_1_U267 fadd_32ns_32ns_32_3_full_dsp_1_U259 select_ln296_48_fu_969_p3 inBoundsM_56_fu_766_p2 inBounds_56_fu_976_p2 fmul_32ns_32ns_32_2_max_dsp_1_U268 fadd_32ns_32ns_32_3_full_dsp_1_U260 select_ln296_49_fu_980_p3 add_ln67_fu_446_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_3_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_16_fu_136_p2 icmp_ln170_fu_152_p2 m1_8_fu_177_p2 icmp_ln187_fu_191_p2 n1_16_fu_197_p2 inner_23_fu_203_p2 n1_17_fu_209_p3 inner_24_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_9_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>WriteC_U0</InstName>
                    <ModuleName>WriteC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1_fu_82</InstName>
                            <ModuleName>WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>82</ID>
                            <BindInstances>icmp_ln368_fu_262_p2 add_ln368_fu_273_p2 icmp_ln370_fu_279_p2 select_ln368_fu_445_p3 xor_ln368_fu_284_p2 icmp_ln374_fu_290_p2 and_ln368_fu_296_p2 icmp_ln372_fu_302_p2 and_ln368_1_fu_308_p2 add_ln368_1_fu_452_p2 select_ln368_1_fu_458_p3 add_ln370_fu_465_p2 empty_143_fu_314_p2 n1_mid26_fu_320_p3 exitcond_flatten_not_fu_328_p2 not_exitcond_flatten_mid234_fu_334_p2 icmp_ln374_mid211_fu_340_p2 select_ln370_fu_471_p3 add_ln372_fu_346_p2 empty_144_fu_352_p2 empty_145_fu_358_p2 m1m_mid2_fu_364_p3 select_ln372_fu_372_p3 add_fu_505_p2 cmp18_fu_512_p2 mul_32s_28ns_32_1_1_U1726 add_ln379_fu_520_p2 icmp_ln379_fu_526_p2 add_ln50_fu_535_p2 add_ln150_fu_553_p2 add_ln374_fu_380_p2 add_ln372_1_fu_386_p2 select_ln372_1_fu_392_p3 add_ln370_1_fu_400_p2 select_ln370_1_fu_406_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>sub_i_fu_104_p2 sub_i3_fu_124_p2 mul_24ns_38ns_61_1_1_U1735</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_4_U0</InstName>
                    <ModuleName>ProcessingElement_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1168</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_4_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_4_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_4_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_4_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_6_fu_158_p2 select_ln31_6_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_6_fu_455_p2 select_ln64_6_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_6_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U310 fadd_32ns_32ns_32_3_full_dsp_1_U302 select_ln296_fu_893_p3 inBoundsM_43_fu_582_p2 inBounds_43_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U311 fadd_32ns_32ns_32_3_full_dsp_1_U303 select_ln296_36_fu_904_p3 inBoundsM_44_fu_611_p2 inBounds_44_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U312 fadd_32ns_32ns_32_3_full_dsp_1_U304 select_ln296_37_fu_915_p3 inBoundsM_45_fu_640_p2 inBounds_45_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U313 fadd_32ns_32ns_32_3_full_dsp_1_U305 select_ln296_38_fu_926_p3 inBoundsM_46_fu_669_p2 inBounds_46_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U314 fadd_32ns_32ns_32_3_full_dsp_1_U306 select_ln296_39_fu_937_p3 inBoundsM_47_fu_698_p2 inBounds_47_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U315 fadd_32ns_32ns_32_3_full_dsp_1_U307 select_ln296_40_fu_948_p3 inBoundsM_48_fu_727_p2 inBounds_48_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U316 fadd_32ns_32ns_32_3_full_dsp_1_U308 select_ln296_41_fu_959_p3 inBoundsM_49_fu_756_p2 inBounds_49_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U317 fadd_32ns_32ns_32_3_full_dsp_1_U309 select_ln296_42_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_4_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_14_fu_136_p2 icmp_ln170_fu_152_p2 m1_7_fu_177_p2 icmp_ln187_fu_191_p2 n1_14_fu_197_p2 inner_20_fu_203_p2 n1_15_fu_209_p3 inner_21_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_6_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_5_U0</InstName>
                    <ModuleName>ProcessingElement_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1181</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_5_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_5_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_5_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_5_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_5_fu_158_p2 select_ln31_5_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_369_p2 add_ln64_fu_375_p2 icmp_ln67_fu_384_p2 select_ln64_fu_390_p3 add_ln64_5_fu_467_p2 select_ln64_5_fu_473_p3 add91_fu_484_p2 add106_fu_489_p2 add_fu_502_p2 inBoundsN_fu_512_p2 icmp_ln82_fu_408_p2 icmp_ln83_fu_424_p2 and_ln80_fu_430_p2 and_ln80_5_fu_436_p2 icmp_ln85_fu_442_p2 add115_fu_536_p2 cPrev_2_fu_788_p3 inBoundsM_fu_559_p2 inBounds_fu_901_p2 fmul_32ns_32ns_32_2_max_dsp_1_U359 fadd_32ns_32ns_32_3_full_dsp_1_U351 select_ln296_fu_905_p3 inBoundsM_36_fu_594_p2 inBounds_36_fu_912_p2 fmul_32ns_32ns_32_2_max_dsp_1_U360 fadd_32ns_32ns_32_3_full_dsp_1_U352 select_ln296_29_fu_916_p3 inBoundsM_37_fu_623_p2 inBounds_37_fu_923_p2 fmul_32ns_32ns_32_2_max_dsp_1_U361 fadd_32ns_32ns_32_3_full_dsp_1_U353 select_ln296_30_fu_927_p3 inBoundsM_38_fu_652_p2 inBounds_38_fu_934_p2 fmul_32ns_32ns_32_2_max_dsp_1_U362 fadd_32ns_32ns_32_3_full_dsp_1_U354 select_ln296_31_fu_938_p3 inBoundsM_39_fu_681_p2 inBounds_39_fu_945_p2 fmul_32ns_32ns_32_2_max_dsp_1_U363 fadd_32ns_32ns_32_3_full_dsp_1_U355 select_ln296_32_fu_949_p3 inBoundsM_40_fu_710_p2 inBounds_40_fu_956_p2 fmul_32ns_32ns_32_2_max_dsp_1_U364 fadd_32ns_32ns_32_3_full_dsp_1_U356 select_ln296_33_fu_960_p3 inBoundsM_41_fu_739_p2 inBounds_41_fu_967_p2 fmul_32ns_32ns_32_2_max_dsp_1_U365 fadd_32ns_32ns_32_3_full_dsp_1_U357 select_ln296_34_fu_971_p3 inBoundsM_42_fu_768_p2 inBounds_42_fu_978_p2 fmul_32ns_32ns_32_2_max_dsp_1_U366 fadd_32ns_32ns_32_3_full_dsp_1_U358 select_ln296_35_fu_982_p3 add_ln67_fu_448_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_5_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_12_fu_136_p2 icmp_ln170_fu_152_p2 m1_6_fu_177_p2 icmp_ln187_fu_191_p2 n1_12_fu_197_p2 inner_17_fu_203_p2 n1_13_fu_209_p3 inner_18_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_5_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_6_U0</InstName>
                    <ModuleName>ProcessingElement_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1194</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_6_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_6_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_6_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_6_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_4_fu_158_p2 select_ln31_4_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_4_fu_455_p2 select_ln64_4_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_4_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U408 fadd_32ns_32ns_32_3_full_dsp_1_U400 select_ln296_fu_893_p3 inBoundsM_29_fu_582_p2 inBounds_29_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U409 fadd_32ns_32ns_32_3_full_dsp_1_U401 select_ln296_22_fu_904_p3 inBoundsM_30_fu_611_p2 inBounds_30_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U410 fadd_32ns_32ns_32_3_full_dsp_1_U402 select_ln296_23_fu_915_p3 inBoundsM_31_fu_640_p2 inBounds_31_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U411 fadd_32ns_32ns_32_3_full_dsp_1_U403 select_ln296_24_fu_926_p3 inBoundsM_32_fu_669_p2 inBounds_32_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U412 fadd_32ns_32ns_32_3_full_dsp_1_U404 select_ln296_25_fu_937_p3 inBoundsM_33_fu_698_p2 inBounds_33_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U413 fadd_32ns_32ns_32_3_full_dsp_1_U405 select_ln296_26_fu_948_p3 inBoundsM_34_fu_727_p2 inBounds_34_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U414 fadd_32ns_32ns_32_3_full_dsp_1_U406 select_ln296_27_fu_959_p3 inBoundsM_35_fu_756_p2 inBounds_35_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U415 fadd_32ns_32ns_32_3_full_dsp_1_U407 select_ln296_28_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_6_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_10_fu_136_p2 icmp_ln170_fu_152_p2 m1_5_fu_177_p2 icmp_ln187_fu_191_p2 n1_10_fu_197_p2 inner_14_fu_203_p2 n1_11_fu_209_p3 inner_15_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_4_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_7_U0</InstName>
                    <ModuleName>ProcessingElement_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1207</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_7_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_7_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_7_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_7_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_3_fu_158_p2 select_ln31_3_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_3_fu_455_p2 select_ln64_3_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_3_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U457 fadd_32ns_32ns_32_3_full_dsp_1_U449 select_ln296_fu_893_p3 inBoundsM_22_fu_582_p2 inBounds_22_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U458 fadd_32ns_32ns_32_3_full_dsp_1_U450 select_ln296_15_fu_904_p3 inBoundsM_23_fu_611_p2 inBounds_23_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U459 fadd_32ns_32ns_32_3_full_dsp_1_U451 select_ln296_16_fu_915_p3 inBoundsM_24_fu_640_p2 inBounds_24_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U460 fadd_32ns_32ns_32_3_full_dsp_1_U452 select_ln296_17_fu_926_p3 inBoundsM_25_fu_669_p2 inBounds_25_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U461 fadd_32ns_32ns_32_3_full_dsp_1_U453 select_ln296_18_fu_937_p3 inBoundsM_26_fu_698_p2 inBounds_26_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U462 fadd_32ns_32ns_32_3_full_dsp_1_U454 select_ln296_19_fu_948_p3 inBoundsM_27_fu_727_p2 inBounds_27_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U463 fadd_32ns_32ns_32_3_full_dsp_1_U455 select_ln296_20_fu_959_p3 inBoundsM_28_fu_756_p2 inBounds_28_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U464 fadd_32ns_32ns_32_3_full_dsp_1_U456 select_ln296_21_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_7_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_8_fu_136_p2 icmp_ln170_fu_152_p2 m1_4_fu_177_p2 icmp_ln187_fu_191_p2 n1_8_fu_197_p2 inner_11_fu_203_p2 n1_9_fu_209_p3 inner_12_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_3_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_8_U0</InstName>
                    <ModuleName>ProcessingElement_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1220</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_8_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_8_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_8_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_8_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_2_fu_158_p2 select_ln31_2_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_2_fu_455_p2 select_ln64_2_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_2_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U506 fadd_32ns_32ns_32_3_full_dsp_1_U498 select_ln296_fu_893_p3 inBoundsM_15_fu_582_p2 inBounds_15_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U507 fadd_32ns_32ns_32_3_full_dsp_1_U499 select_ln296_8_fu_904_p3 inBoundsM_16_fu_611_p2 inBounds_16_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U508 fadd_32ns_32ns_32_3_full_dsp_1_U500 select_ln296_9_fu_915_p3 inBoundsM_17_fu_640_p2 inBounds_17_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U509 fadd_32ns_32ns_32_3_full_dsp_1_U501 select_ln296_10_fu_926_p3 inBoundsM_18_fu_669_p2 inBounds_18_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U510 fadd_32ns_32ns_32_3_full_dsp_1_U502 select_ln296_11_fu_937_p3 inBoundsM_19_fu_698_p2 inBounds_19_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U511 fadd_32ns_32ns_32_3_full_dsp_1_U503 select_ln296_12_fu_948_p3 inBoundsM_20_fu_727_p2 inBounds_20_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U512 fadd_32ns_32ns_32_3_full_dsp_1_U504 select_ln296_13_fu_959_p3 inBoundsM_21_fu_756_p2 inBounds_21_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U513 fadd_32ns_32ns_32_3_full_dsp_1_U505 select_ln296_14_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_8_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_6_fu_136_p2 icmp_ln170_fu_152_p2 m1_3_fu_177_p2 icmp_ln187_fu_191_p2 n1_fu_197_p2 inner_8_fu_203_p2 n1_7_fu_209_p3 inner_9_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_2_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_9_U0</InstName>
                    <ModuleName>ProcessingElement_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1233</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_9_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_9_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_9_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_9_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln31_1_fu_158_p2 select_ln31_1_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_371_p2 add_ln64_1_fu_377_p2 icmp_ln67_fu_386_p2 select_ln64_fu_392_p3 add_ln64_fu_469_p2 select_ln64_1_fu_475_p3 add91_fu_486_p2 add106_fu_491_p2 add_fu_504_p2 inBoundsN_fu_514_p2 icmp_ln82_fu_410_p2 icmp_ln83_fu_426_p2 and_ln80_fu_432_p2 and_ln80_1_fu_438_p2 icmp_ln85_fu_444_p2 add115_fu_538_p2 cPrev_1_fu_790_p3 inBoundsM_fu_561_p2 inBounds_fu_903_p2 fmul_32ns_32ns_32_2_max_dsp_1_U555 fadd_32ns_32ns_32_3_full_dsp_1_U547 select_ln296_fu_907_p3 inBoundsM_8_fu_596_p2 inBounds_8_fu_914_p2 fmul_32ns_32ns_32_2_max_dsp_1_U556 fadd_32ns_32ns_32_3_full_dsp_1_U548 select_ln296_1_fu_918_p3 inBoundsM_9_fu_625_p2 inBounds_9_fu_925_p2 fmul_32ns_32ns_32_2_max_dsp_1_U557 fadd_32ns_32ns_32_3_full_dsp_1_U549 select_ln296_2_fu_929_p3 inBoundsM_10_fu_654_p2 inBounds_10_fu_936_p2 fmul_32ns_32ns_32_2_max_dsp_1_U558 fadd_32ns_32ns_32_3_full_dsp_1_U550 select_ln296_3_fu_940_p3 inBoundsM_11_fu_683_p2 inBounds_11_fu_947_p2 fmul_32ns_32ns_32_2_max_dsp_1_U559 fadd_32ns_32ns_32_3_full_dsp_1_U551 select_ln296_4_fu_951_p3 inBoundsM_12_fu_712_p2 inBounds_12_fu_958_p2 fmul_32ns_32ns_32_2_max_dsp_1_U560 fadd_32ns_32ns_32_3_full_dsp_1_U552 select_ln296_5_fu_962_p3 inBoundsM_13_fu_741_p2 inBounds_13_fu_969_p2 fmul_32ns_32ns_32_2_max_dsp_1_U561 fadd_32ns_32ns_32_3_full_dsp_1_U553 select_ln296_6_fu_973_p3 inBoundsM_14_fu_770_p2 inBounds_14_fu_980_p2 fmul_32ns_32ns_32_2_max_dsp_1_U562 fadd_32ns_32ns_32_3_full_dsp_1_U554 select_ln296_7_fu_984_p3 add_ln67_fu_450_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_9_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_4_fu_136_p2 icmp_ln170_fu_152_p2 m1_2_fu_177_p2 icmp_ln187_fu_191_p2 n1_fu_197_p2 inner_5_fu_203_p2 n1_6_fu_209_p3 inner_6_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_1_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_10_U0</InstName>
                    <ModuleName>ProcessingElement_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1246</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_10_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_10_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_10_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_10_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_30_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_30_fu_455_p2 select_ln64_30_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_29_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U604 fadd_32ns_32ns_32_3_full_dsp_1_U596 select_ln296_fu_893_p3 inBoundsM_218_fu_582_p2 inBounds_218_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U605 fadd_32ns_32ns_32_3_full_dsp_1_U597 select_ln296_204_fu_904_p3 inBoundsM_219_fu_611_p2 inBounds_219_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U606 fadd_32ns_32ns_32_3_full_dsp_1_U598 select_ln296_205_fu_915_p3 inBoundsM_220_fu_640_p2 inBounds_220_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U607 fadd_32ns_32ns_32_3_full_dsp_1_U599 select_ln296_206_fu_926_p3 inBoundsM_221_fu_669_p2 inBounds_221_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U608 fadd_32ns_32ns_32_3_full_dsp_1_U600 select_ln296_207_fu_937_p3 inBoundsM_222_fu_698_p2 inBounds_222_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U609 fadd_32ns_32ns_32_3_full_dsp_1_U601 select_ln296_208_fu_948_p3 inBoundsM_223_fu_727_p2 inBounds_223_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U610 fadd_32ns_32ns_32_3_full_dsp_1_U602 select_ln296_209_fu_959_p3 inBoundsM_224_fu_756_p2 inBounds_224_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U611 fadd_32ns_32ns_32_3_full_dsp_1_U603 select_ln296_210_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_10_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_64_fu_136_p2 icmp_ln170_fu_152_p2 m1_32_fu_177_p2 icmp_ln187_fu_191_p2 n1_64_fu_197_p2 inner_95_fu_203_p2 n1_65_fu_209_p3 inner_96_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_30_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_11_U0</InstName>
                    <ModuleName>ProcessingElement_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1259</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_11_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_11_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_11_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_11_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_29_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_29_fu_455_p2 select_ln64_29_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_28_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U653 fadd_32ns_32ns_32_3_full_dsp_1_U645 select_ln296_fu_893_p3 inBoundsM_211_fu_582_p2 inBounds_211_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U654 fadd_32ns_32ns_32_3_full_dsp_1_U646 select_ln296_197_fu_904_p3 inBoundsM_212_fu_611_p2 inBounds_212_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U655 fadd_32ns_32ns_32_3_full_dsp_1_U647 select_ln296_198_fu_915_p3 inBoundsM_213_fu_640_p2 inBounds_213_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U656 fadd_32ns_32ns_32_3_full_dsp_1_U648 select_ln296_199_fu_926_p3 inBoundsM_214_fu_669_p2 inBounds_214_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U657 fadd_32ns_32ns_32_3_full_dsp_1_U649 select_ln296_200_fu_937_p3 inBoundsM_215_fu_698_p2 inBounds_215_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U658 fadd_32ns_32ns_32_3_full_dsp_1_U650 select_ln296_201_fu_948_p3 inBoundsM_216_fu_727_p2 inBounds_216_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U659 fadd_32ns_32ns_32_3_full_dsp_1_U651 select_ln296_202_fu_959_p3 inBoundsM_217_fu_756_p2 inBounds_217_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U660 fadd_32ns_32ns_32_3_full_dsp_1_U652 select_ln296_203_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_11_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_62_fu_136_p2 icmp_ln170_fu_152_p2 m1_31_fu_177_p2 icmp_ln187_fu_191_p2 n1_62_fu_197_p2 inner_92_fu_203_p2 n1_63_fu_209_p3 inner_93_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_29_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_12_U0</InstName>
                    <ModuleName>ProcessingElement_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1272</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_12_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_12_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_12_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_12_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_28_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_28_fu_455_p2 select_ln64_28_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_27_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U702 fadd_32ns_32ns_32_3_full_dsp_1_U694 select_ln296_fu_893_p3 inBoundsM_204_fu_582_p2 inBounds_204_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U703 fadd_32ns_32ns_32_3_full_dsp_1_U695 select_ln296_190_fu_904_p3 inBoundsM_205_fu_611_p2 inBounds_205_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U704 fadd_32ns_32ns_32_3_full_dsp_1_U696 select_ln296_191_fu_915_p3 inBoundsM_206_fu_640_p2 inBounds_206_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U705 fadd_32ns_32ns_32_3_full_dsp_1_U697 select_ln296_192_fu_926_p3 inBoundsM_207_fu_669_p2 inBounds_207_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U706 fadd_32ns_32ns_32_3_full_dsp_1_U698 select_ln296_193_fu_937_p3 inBoundsM_208_fu_698_p2 inBounds_208_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U707 fadd_32ns_32ns_32_3_full_dsp_1_U699 select_ln296_194_fu_948_p3 inBoundsM_209_fu_727_p2 inBounds_209_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U708 fadd_32ns_32ns_32_3_full_dsp_1_U700 select_ln296_195_fu_959_p3 inBoundsM_210_fu_756_p2 inBounds_210_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U709 fadd_32ns_32ns_32_3_full_dsp_1_U701 select_ln296_196_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_12_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_60_fu_136_p2 icmp_ln170_fu_152_p2 m1_30_fu_177_p2 icmp_ln187_fu_191_p2 n1_60_fu_197_p2 inner_89_fu_203_p2 n1_61_fu_209_p3 inner_90_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_28_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_13_U0</InstName>
                    <ModuleName>ProcessingElement_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1285</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_13_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_13_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_13_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_13_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_27_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_27_fu_455_p2 select_ln64_27_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_26_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U751 fadd_32ns_32ns_32_3_full_dsp_1_U743 select_ln296_fu_893_p3 inBoundsM_197_fu_582_p2 inBounds_197_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U752 fadd_32ns_32ns_32_3_full_dsp_1_U744 select_ln296_183_fu_904_p3 inBoundsM_198_fu_611_p2 inBounds_198_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U753 fadd_32ns_32ns_32_3_full_dsp_1_U745 select_ln296_184_fu_915_p3 inBoundsM_199_fu_640_p2 inBounds_199_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U754 fadd_32ns_32ns_32_3_full_dsp_1_U746 select_ln296_185_fu_926_p3 inBoundsM_200_fu_669_p2 inBounds_200_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U755 fadd_32ns_32ns_32_3_full_dsp_1_U747 select_ln296_186_fu_937_p3 inBoundsM_201_fu_698_p2 inBounds_201_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U756 fadd_32ns_32ns_32_3_full_dsp_1_U748 select_ln296_187_fu_948_p3 inBoundsM_202_fu_727_p2 inBounds_202_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U757 fadd_32ns_32ns_32_3_full_dsp_1_U749 select_ln296_188_fu_959_p3 inBoundsM_203_fu_756_p2 inBounds_203_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U758 fadd_32ns_32ns_32_3_full_dsp_1_U750 select_ln296_189_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_13_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_58_fu_136_p2 icmp_ln170_fu_152_p2 m1_29_fu_177_p2 icmp_ln187_fu_191_p2 n1_58_fu_197_p2 inner_86_fu_203_p2 n1_59_fu_209_p3 inner_87_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_27_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_14_U0</InstName>
                    <ModuleName>ProcessingElement_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1298</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_14_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_14_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_14_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_14_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_26_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_26_fu_455_p2 select_ln64_26_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_25_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U800 fadd_32ns_32ns_32_3_full_dsp_1_U792 select_ln296_fu_893_p3 inBoundsM_190_fu_582_p2 inBounds_190_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U801 fadd_32ns_32ns_32_3_full_dsp_1_U793 select_ln296_176_fu_904_p3 inBoundsM_191_fu_611_p2 inBounds_191_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U802 fadd_32ns_32ns_32_3_full_dsp_1_U794 select_ln296_177_fu_915_p3 inBoundsM_192_fu_640_p2 inBounds_192_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U803 fadd_32ns_32ns_32_3_full_dsp_1_U795 select_ln296_178_fu_926_p3 inBoundsM_193_fu_669_p2 inBounds_193_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U804 fadd_32ns_32ns_32_3_full_dsp_1_U796 select_ln296_179_fu_937_p3 inBoundsM_194_fu_698_p2 inBounds_194_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U805 fadd_32ns_32ns_32_3_full_dsp_1_U797 select_ln296_180_fu_948_p3 inBoundsM_195_fu_727_p2 inBounds_195_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U806 fadd_32ns_32ns_32_3_full_dsp_1_U798 select_ln296_181_fu_959_p3 inBoundsM_196_fu_756_p2 inBounds_196_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U807 fadd_32ns_32ns_32_3_full_dsp_1_U799 select_ln296_182_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_14_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_56_fu_136_p2 icmp_ln170_fu_152_p2 m1_28_fu_177_p2 icmp_ln187_fu_191_p2 n1_56_fu_197_p2 inner_83_fu_203_p2 n1_57_fu_209_p3 inner_84_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_26_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_15_U0</InstName>
                    <ModuleName>ProcessingElement_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1311</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_15_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_15_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_15_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_15_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_25_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_25_fu_455_p2 select_ln64_25_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_24_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U849 fadd_32ns_32ns_32_3_full_dsp_1_U841 select_ln296_fu_893_p3 inBoundsM_183_fu_582_p2 inBounds_183_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U850 fadd_32ns_32ns_32_3_full_dsp_1_U842 select_ln296_169_fu_904_p3 inBoundsM_184_fu_611_p2 inBounds_184_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U851 fadd_32ns_32ns_32_3_full_dsp_1_U843 select_ln296_170_fu_915_p3 inBoundsM_185_fu_640_p2 inBounds_185_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U852 fadd_32ns_32ns_32_3_full_dsp_1_U844 select_ln296_171_fu_926_p3 inBoundsM_186_fu_669_p2 inBounds_186_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U853 fadd_32ns_32ns_32_3_full_dsp_1_U845 select_ln296_172_fu_937_p3 inBoundsM_187_fu_698_p2 inBounds_187_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U854 fadd_32ns_32ns_32_3_full_dsp_1_U846 select_ln296_173_fu_948_p3 inBoundsM_188_fu_727_p2 inBounds_188_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U855 fadd_32ns_32ns_32_3_full_dsp_1_U847 select_ln296_174_fu_959_p3 inBoundsM_189_fu_756_p2 inBounds_189_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U856 fadd_32ns_32ns_32_3_full_dsp_1_U848 select_ln296_175_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_15_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_54_fu_136_p2 icmp_ln170_fu_152_p2 m1_27_fu_177_p2 icmp_ln187_fu_191_p2 n1_54_fu_197_p2 inner_80_fu_203_p2 n1_55_fu_209_p3 inner_81_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_25_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_16_U0</InstName>
                    <ModuleName>ProcessingElement_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1324</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_16_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_16_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_16_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_16_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_24_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_24_fu_455_p2 select_ln64_24_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_23_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U898 fadd_32ns_32ns_32_3_full_dsp_1_U890 select_ln296_fu_893_p3 inBoundsM_176_fu_582_p2 inBounds_176_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U899 fadd_32ns_32ns_32_3_full_dsp_1_U891 select_ln296_162_fu_904_p3 inBoundsM_177_fu_611_p2 inBounds_177_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U900 fadd_32ns_32ns_32_3_full_dsp_1_U892 select_ln296_163_fu_915_p3 inBoundsM_178_fu_640_p2 inBounds_178_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U901 fadd_32ns_32ns_32_3_full_dsp_1_U893 select_ln296_164_fu_926_p3 inBoundsM_179_fu_669_p2 inBounds_179_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U902 fadd_32ns_32ns_32_3_full_dsp_1_U894 select_ln296_165_fu_937_p3 inBoundsM_180_fu_698_p2 inBounds_180_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U903 fadd_32ns_32ns_32_3_full_dsp_1_U895 select_ln296_166_fu_948_p3 inBoundsM_181_fu_727_p2 inBounds_181_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U904 fadd_32ns_32ns_32_3_full_dsp_1_U896 select_ln296_167_fu_959_p3 inBoundsM_182_fu_756_p2 inBounds_182_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U905 fadd_32ns_32ns_32_3_full_dsp_1_U897 select_ln296_168_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_16_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_52_fu_136_p2 icmp_ln170_fu_152_p2 m1_26_fu_177_p2 icmp_ln187_fu_191_p2 n1_52_fu_197_p2 inner_77_fu_203_p2 n1_53_fu_209_p3 inner_78_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_24_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_17_U0</InstName>
                    <ModuleName>ProcessingElement_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1337</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_17_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_17_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_17_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_17_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_104_p2 add_ln31_fu_110_p2 icmp_ln35_fu_119_p2 select_ln31_fu_125_p3 add_ln3147_fu_158_p2 select_ln31_23_fu_164_p3 first_iter_0_fu_133_p2 add_ln35_fu_139_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_369_p2 add_ln64_fu_375_p2 icmp_ln67_fu_384_p2 select_ln64_fu_390_p3 add_ln64_23_fu_467_p2 select_ln64_23_fu_473_p3 add91_fu_484_p2 add106_fu_489_p2 add_fu_502_p2 inBoundsN_fu_512_p2 icmp_ln82_fu_408_p2 icmp_ln83_fu_424_p2 and_ln80_fu_430_p2 and_ln80_22_fu_436_p2 icmp_ln85_fu_442_p2 add115_fu_536_p2 cPrev_2_fu_788_p3 inBoundsM_fu_559_p2 inBounds_fu_901_p2 fmul_32ns_32ns_32_2_max_dsp_1_U947 fadd_32ns_32ns_32_3_full_dsp_1_U939 select_ln296_fu_905_p3 inBoundsM_169_fu_594_p2 inBounds_169_fu_912_p2 fmul_32ns_32ns_32_2_max_dsp_1_U948 fadd_32ns_32ns_32_3_full_dsp_1_U940 select_ln296_155_fu_916_p3 inBoundsM_170_fu_623_p2 inBounds_170_fu_923_p2 fmul_32ns_32ns_32_2_max_dsp_1_U949 fadd_32ns_32ns_32_3_full_dsp_1_U941 select_ln296_156_fu_927_p3 inBoundsM_171_fu_652_p2 inBounds_171_fu_934_p2 fmul_32ns_32ns_32_2_max_dsp_1_U950 fadd_32ns_32ns_32_3_full_dsp_1_U942 select_ln296_157_fu_938_p3 inBoundsM_172_fu_681_p2 inBounds_172_fu_945_p2 fmul_32ns_32ns_32_2_max_dsp_1_U951 fadd_32ns_32ns_32_3_full_dsp_1_U943 select_ln296_158_fu_949_p3 inBoundsM_173_fu_710_p2 inBounds_173_fu_956_p2 fmul_32ns_32ns_32_2_max_dsp_1_U952 fadd_32ns_32ns_32_3_full_dsp_1_U944 select_ln296_159_fu_960_p3 inBoundsM_174_fu_739_p2 inBounds_174_fu_967_p2 fmul_32ns_32ns_32_2_max_dsp_1_U953 fadd_32ns_32ns_32_3_full_dsp_1_U945 select_ln296_160_fu_971_p3 inBoundsM_175_fu_768_p2 inBounds_175_fu_978_p2 fmul_32ns_32ns_32_2_max_dsp_1_U954 fadd_32ns_32ns_32_3_full_dsp_1_U946 select_ln296_161_fu_982_p3 add_ln67_fu_448_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_17_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_50_fu_136_p2 icmp_ln170_fu_152_p2 m1_25_fu_177_p2 icmp_ln187_fu_191_p2 n1_50_fu_197_p2 inner_74_fu_203_p2 n1_51_fu_209_p3 inner_75_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_23_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_18_U0</InstName>
                    <ModuleName>ProcessingElement_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1350</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_18_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_18_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_18_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_18_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_22_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_22_fu_455_p2 select_ln64_22_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_21_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U996 fadd_32ns_32ns_32_3_full_dsp_1_U988 select_ln296_fu_893_p3 inBoundsM_162_fu_582_p2 inBounds_162_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U997 fadd_32ns_32ns_32_3_full_dsp_1_U989 select_ln296_148_fu_904_p3 inBoundsM_163_fu_611_p2 inBounds_163_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U998 fadd_32ns_32ns_32_3_full_dsp_1_U990 select_ln296_149_fu_915_p3 inBoundsM_164_fu_640_p2 inBounds_164_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U999 fadd_32ns_32ns_32_3_full_dsp_1_U991 select_ln296_150_fu_926_p3 inBoundsM_165_fu_669_p2 inBounds_165_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1000 fadd_32ns_32ns_32_3_full_dsp_1_U992 select_ln296_151_fu_937_p3 inBoundsM_166_fu_698_p2 inBounds_166_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1001 fadd_32ns_32ns_32_3_full_dsp_1_U993 select_ln296_152_fu_948_p3 inBoundsM_167_fu_727_p2 inBounds_167_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1002 fadd_32ns_32ns_32_3_full_dsp_1_U994 select_ln296_153_fu_959_p3 inBoundsM_168_fu_756_p2 inBounds_168_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1003 fadd_32ns_32ns_32_3_full_dsp_1_U995 select_ln296_154_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_18_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_48_fu_136_p2 icmp_ln170_fu_152_p2 m1_24_fu_177_p2 icmp_ln187_fu_191_p2 n1_48_fu_197_p2 inner_71_fu_203_p2 n1_49_fu_209_p3 inner_72_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_22_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_19_U0</InstName>
                    <ModuleName>ProcessingElement_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1363</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_19_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_19_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_19_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_19_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_21_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_21_fu_455_p2 select_ln64_21_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_20_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1045 fadd_32ns_32ns_32_3_full_dsp_1_U1037 select_ln296_fu_893_p3 inBoundsM_155_fu_582_p2 inBounds_155_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1046 fadd_32ns_32ns_32_3_full_dsp_1_U1038 select_ln296_141_fu_904_p3 inBoundsM_156_fu_611_p2 inBounds_156_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1047 fadd_32ns_32ns_32_3_full_dsp_1_U1039 select_ln296_142_fu_915_p3 inBoundsM_157_fu_640_p2 inBounds_157_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1048 fadd_32ns_32ns_32_3_full_dsp_1_U1040 select_ln296_143_fu_926_p3 inBoundsM_158_fu_669_p2 inBounds_158_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1049 fadd_32ns_32ns_32_3_full_dsp_1_U1041 select_ln296_144_fu_937_p3 inBoundsM_159_fu_698_p2 inBounds_159_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1050 fadd_32ns_32ns_32_3_full_dsp_1_U1042 select_ln296_145_fu_948_p3 inBoundsM_160_fu_727_p2 inBounds_160_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1051 fadd_32ns_32ns_32_3_full_dsp_1_U1043 select_ln296_146_fu_959_p3 inBoundsM_161_fu_756_p2 inBounds_161_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1052 fadd_32ns_32ns_32_3_full_dsp_1_U1044 select_ln296_147_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_19_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_46_fu_136_p2 icmp_ln170_fu_152_p2 m1_23_fu_177_p2 icmp_ln187_fu_191_p2 n1_46_fu_197_p2 inner_68_fu_203_p2 n1_47_fu_209_p3 inner_69_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_21_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_20_U0</InstName>
                    <ModuleName>ProcessingElement_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1376</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_20_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_20_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_20_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_20_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_19_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_19_fu_455_p2 select_ln64_19_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_19_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1094 fadd_32ns_32ns_32_3_full_dsp_1_U1086 select_ln296_fu_893_p3 inBoundsM_141_fu_582_p2 inBounds_141_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1095 fadd_32ns_32ns_32_3_full_dsp_1_U1087 select_ln296_127_fu_904_p3 inBoundsM_142_fu_611_p2 inBounds_142_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1096 fadd_32ns_32ns_32_3_full_dsp_1_U1088 select_ln296_128_fu_915_p3 inBoundsM_143_fu_640_p2 inBounds_143_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1097 fadd_32ns_32ns_32_3_full_dsp_1_U1089 select_ln296_129_fu_926_p3 inBoundsM_144_fu_669_p2 inBounds_144_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1098 fadd_32ns_32ns_32_3_full_dsp_1_U1090 select_ln296_130_fu_937_p3 inBoundsM_145_fu_698_p2 inBounds_145_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1099 fadd_32ns_32ns_32_3_full_dsp_1_U1091 select_ln296_131_fu_948_p3 inBoundsM_146_fu_727_p2 inBounds_146_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1100 fadd_32ns_32ns_32_3_full_dsp_1_U1092 select_ln296_132_fu_959_p3 inBoundsM_147_fu_756_p2 inBounds_147_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1101 fadd_32ns_32ns_32_3_full_dsp_1_U1093 select_ln296_133_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_20_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_42_fu_136_p2 icmp_ln170_fu_152_p2 m1_21_fu_177_p2 icmp_ln187_fu_191_p2 n1_42_fu_197_p2 inner_62_fu_203_p2 n1_43_fu_209_p3 inner_63_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_19_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_21_U0</InstName>
                    <ModuleName>ProcessingElement_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1389</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_21_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_21_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_21_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_21_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_18_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_18_fu_455_p2 select_ln64_18_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_18_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1143 fadd_32ns_32ns_32_3_full_dsp_1_U1135 select_ln296_fu_893_p3 inBoundsM_134_fu_582_p2 inBounds_134_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1144 fadd_32ns_32ns_32_3_full_dsp_1_U1136 select_ln296_120_fu_904_p3 inBoundsM_135_fu_611_p2 inBounds_135_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1145 fadd_32ns_32ns_32_3_full_dsp_1_U1137 select_ln296_121_fu_915_p3 inBoundsM_136_fu_640_p2 inBounds_136_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1146 fadd_32ns_32ns_32_3_full_dsp_1_U1138 select_ln296_122_fu_926_p3 inBoundsM_137_fu_669_p2 inBounds_137_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1147 fadd_32ns_32ns_32_3_full_dsp_1_U1139 select_ln296_123_fu_937_p3 inBoundsM_138_fu_698_p2 inBounds_138_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1148 fadd_32ns_32ns_32_3_full_dsp_1_U1140 select_ln296_124_fu_948_p3 inBoundsM_139_fu_727_p2 inBounds_139_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1149 fadd_32ns_32ns_32_3_full_dsp_1_U1141 select_ln296_125_fu_959_p3 inBoundsM_140_fu_756_p2 inBounds_140_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1150 fadd_32ns_32ns_32_3_full_dsp_1_U1142 select_ln296_126_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_21_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_40_fu_136_p2 icmp_ln170_fu_152_p2 m1_20_fu_177_p2 icmp_ln187_fu_191_p2 n1_40_fu_197_p2 inner_59_fu_203_p2 n1_41_fu_209_p3 inner_60_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_18_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_22_U0</InstName>
                    <ModuleName>ProcessingElement_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1402</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_22_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_22_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_22_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_22_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_17_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_17_fu_455_p2 select_ln64_17_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_17_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1192 fadd_32ns_32ns_32_3_full_dsp_1_U1184 select_ln296_fu_893_p3 inBoundsM_127_fu_582_p2 inBounds_127_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1193 fadd_32ns_32ns_32_3_full_dsp_1_U1185 select_ln296_113_fu_904_p3 inBoundsM_128_fu_611_p2 inBounds_128_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1194 fadd_32ns_32ns_32_3_full_dsp_1_U1186 select_ln296_114_fu_915_p3 inBoundsM_129_fu_640_p2 inBounds_129_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1195 fadd_32ns_32ns_32_3_full_dsp_1_U1187 select_ln296_115_fu_926_p3 inBoundsM_130_fu_669_p2 inBounds_130_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1196 fadd_32ns_32ns_32_3_full_dsp_1_U1188 select_ln296_116_fu_937_p3 inBoundsM_131_fu_698_p2 inBounds_131_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1197 fadd_32ns_32ns_32_3_full_dsp_1_U1189 select_ln296_117_fu_948_p3 inBoundsM_132_fu_727_p2 inBounds_132_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1198 fadd_32ns_32ns_32_3_full_dsp_1_U1190 select_ln296_118_fu_959_p3 inBoundsM_133_fu_756_p2 inBounds_133_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1199 fadd_32ns_32ns_32_3_full_dsp_1_U1191 select_ln296_119_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_22_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_38_fu_136_p2 icmp_ln170_fu_152_p2 m1_19_fu_177_p2 icmp_ln187_fu_191_p2 n1_38_fu_197_p2 inner_56_fu_203_p2 n1_39_fu_209_p3 inner_57_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_17_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_23_U0</InstName>
                    <ModuleName>ProcessingElement_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1415</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_23_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_23_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_23_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_23_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_16_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_16_fu_455_p2 select_ln64_16_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_16_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1241 fadd_32ns_32ns_32_3_full_dsp_1_U1233 select_ln296_fu_893_p3 inBoundsM_120_fu_582_p2 inBounds_120_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1242 fadd_32ns_32ns_32_3_full_dsp_1_U1234 select_ln296_106_fu_904_p3 inBoundsM_121_fu_611_p2 inBounds_121_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1243 fadd_32ns_32ns_32_3_full_dsp_1_U1235 select_ln296_107_fu_915_p3 inBoundsM_122_fu_640_p2 inBounds_122_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1244 fadd_32ns_32ns_32_3_full_dsp_1_U1236 select_ln296_108_fu_926_p3 inBoundsM_123_fu_669_p2 inBounds_123_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1245 fadd_32ns_32ns_32_3_full_dsp_1_U1237 select_ln296_109_fu_937_p3 inBoundsM_124_fu_698_p2 inBounds_124_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1246 fadd_32ns_32ns_32_3_full_dsp_1_U1238 select_ln296_110_fu_948_p3 inBoundsM_125_fu_727_p2 inBounds_125_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1247 fadd_32ns_32ns_32_3_full_dsp_1_U1239 select_ln296_111_fu_959_p3 inBoundsM_126_fu_756_p2 inBounds_126_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1248 fadd_32ns_32ns_32_3_full_dsp_1_U1240 select_ln296_112_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_23_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_36_fu_136_p2 icmp_ln170_fu_152_p2 m1_18_fu_177_p2 icmp_ln187_fu_191_p2 n1_36_fu_197_p2 inner_53_fu_203_p2 n1_37_fu_209_p3 inner_54_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_16_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_24_U0</InstName>
                    <ModuleName>ProcessingElement_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1428</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_24_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_24_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_24_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_24_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_15_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_15_fu_455_p2 select_ln64_15_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_15_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1290 fadd_32ns_32ns_32_3_full_dsp_1_U1282 select_ln296_fu_893_p3 inBoundsM_113_fu_582_p2 inBounds_113_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1291 fadd_32ns_32ns_32_3_full_dsp_1_U1283 select_ln296_99_fu_904_p3 inBoundsM_114_fu_611_p2 inBounds_114_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1292 fadd_32ns_32ns_32_3_full_dsp_1_U1284 select_ln296_100_fu_915_p3 inBoundsM_115_fu_640_p2 inBounds_115_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1293 fadd_32ns_32ns_32_3_full_dsp_1_U1285 select_ln296_101_fu_926_p3 inBoundsM_116_fu_669_p2 inBounds_116_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1294 fadd_32ns_32ns_32_3_full_dsp_1_U1286 select_ln296_102_fu_937_p3 inBoundsM_117_fu_698_p2 inBounds_117_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1295 fadd_32ns_32ns_32_3_full_dsp_1_U1287 select_ln296_103_fu_948_p3 inBoundsM_118_fu_727_p2 inBounds_118_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1296 fadd_32ns_32ns_32_3_full_dsp_1_U1288 select_ln296_104_fu_959_p3 inBoundsM_119_fu_756_p2 inBounds_119_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1297 fadd_32ns_32ns_32_3_full_dsp_1_U1289 select_ln296_105_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_24_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_34_fu_136_p2 icmp_ln170_fu_152_p2 m1_17_fu_177_p2 icmp_ln187_fu_191_p2 n1_34_fu_197_p2 inner_50_fu_203_p2 n1_35_fu_209_p3 inner_51_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_15_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_25_U0</InstName>
                    <ModuleName>ProcessingElement_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1441</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_25_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_25_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_25_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_25_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_14_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_14_fu_455_p2 select_ln64_14_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_14_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1339 fadd_32ns_32ns_32_3_full_dsp_1_U1331 select_ln296_fu_893_p3 inBoundsM_106_fu_582_p2 inBounds_106_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1340 fadd_32ns_32ns_32_3_full_dsp_1_U1332 select_ln296_92_fu_904_p3 inBoundsM_107_fu_611_p2 inBounds_107_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1341 fadd_32ns_32ns_32_3_full_dsp_1_U1333 select_ln296_93_fu_915_p3 inBoundsM_108_fu_640_p2 inBounds_108_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1342 fadd_32ns_32ns_32_3_full_dsp_1_U1334 select_ln296_94_fu_926_p3 inBoundsM_109_fu_669_p2 inBounds_109_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1343 fadd_32ns_32ns_32_3_full_dsp_1_U1335 select_ln296_95_fu_937_p3 inBoundsM_110_fu_698_p2 inBounds_110_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1344 fadd_32ns_32ns_32_3_full_dsp_1_U1336 select_ln296_96_fu_948_p3 inBoundsM_111_fu_727_p2 inBounds_111_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1345 fadd_32ns_32ns_32_3_full_dsp_1_U1337 select_ln296_97_fu_959_p3 inBoundsM_112_fu_756_p2 inBounds_112_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1346 fadd_32ns_32ns_32_3_full_dsp_1_U1338 select_ln296_98_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_25_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_32_fu_136_p2 icmp_ln170_fu_152_p2 m1_16_fu_177_p2 icmp_ln187_fu_191_p2 n1_32_fu_197_p2 inner_47_fu_203_p2 n1_33_fu_209_p3 inner_48_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_14_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_26_U0</InstName>
                    <ModuleName>ProcessingElement_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1454</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_26_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_26_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_26_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_26_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_13_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_13_fu_455_p2 select_ln64_13_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_13_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1388 fadd_32ns_32ns_32_3_full_dsp_1_U1380 select_ln296_fu_893_p3 inBoundsM_99_fu_582_p2 inBounds_99_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1389 fadd_32ns_32ns_32_3_full_dsp_1_U1381 select_ln296_85_fu_904_p3 inBoundsM_100_fu_611_p2 inBounds_100_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1390 fadd_32ns_32ns_32_3_full_dsp_1_U1382 select_ln296_86_fu_915_p3 inBoundsM_101_fu_640_p2 inBounds_101_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1391 fadd_32ns_32ns_32_3_full_dsp_1_U1383 select_ln296_87_fu_926_p3 inBoundsM_102_fu_669_p2 inBounds_102_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1392 fadd_32ns_32ns_32_3_full_dsp_1_U1384 select_ln296_88_fu_937_p3 inBoundsM_103_fu_698_p2 inBounds_103_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1393 fadd_32ns_32ns_32_3_full_dsp_1_U1385 select_ln296_89_fu_948_p3 inBoundsM_104_fu_727_p2 inBounds_104_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1394 fadd_32ns_32ns_32_3_full_dsp_1_U1386 select_ln296_90_fu_959_p3 inBoundsM_105_fu_756_p2 inBounds_105_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1395 fadd_32ns_32ns_32_3_full_dsp_1_U1387 select_ln296_91_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_26_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_30_fu_136_p2 icmp_ln170_fu_152_p2 m1_15_fu_177_p2 icmp_ln187_fu_191_p2 n1_30_fu_197_p2 inner_44_fu_203_p2 n1_31_fu_209_p3 inner_45_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_13_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_27_U0</InstName>
                    <ModuleName>ProcessingElement_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1467</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_27_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_27_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_27_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_27_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_12_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_12_fu_455_p2 select_ln64_12_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_12_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1437 fadd_32ns_32ns_32_3_full_dsp_1_U1429 select_ln296_fu_893_p3 inBoundsM_92_fu_582_p2 inBounds_92_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1438 fadd_32ns_32ns_32_3_full_dsp_1_U1430 select_ln296_78_fu_904_p3 inBoundsM_93_fu_611_p2 inBounds_93_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1439 fadd_32ns_32ns_32_3_full_dsp_1_U1431 select_ln296_79_fu_915_p3 inBoundsM_94_fu_640_p2 inBounds_94_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1440 fadd_32ns_32ns_32_3_full_dsp_1_U1432 select_ln296_80_fu_926_p3 inBoundsM_95_fu_669_p2 inBounds_95_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1441 fadd_32ns_32ns_32_3_full_dsp_1_U1433 select_ln296_81_fu_937_p3 inBoundsM_96_fu_698_p2 inBounds_96_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1442 fadd_32ns_32ns_32_3_full_dsp_1_U1434 select_ln296_82_fu_948_p3 inBoundsM_97_fu_727_p2 inBounds_97_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1443 fadd_32ns_32ns_32_3_full_dsp_1_U1435 select_ln296_83_fu_959_p3 inBoundsM_98_fu_756_p2 inBounds_98_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1444 fadd_32ns_32ns_32_3_full_dsp_1_U1436 select_ln296_84_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_27_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_28_fu_136_p2 icmp_ln170_fu_152_p2 m1_14_fu_177_p2 icmp_ln187_fu_191_p2 n1_28_fu_197_p2 inner_41_fu_203_p2 n1_29_fu_209_p3 inner_42_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_12_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_28_U0</InstName>
                    <ModuleName>ProcessingElement_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1480</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_28_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_28_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_28_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_28_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_11_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_11_fu_455_p2 select_ln64_11_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_11_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1486 fadd_32ns_32ns_32_3_full_dsp_1_U1478 select_ln296_fu_893_p3 inBoundsM_85_fu_582_p2 inBounds_85_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1487 fadd_32ns_32ns_32_3_full_dsp_1_U1479 select_ln296_71_fu_904_p3 inBoundsM_86_fu_611_p2 inBounds_86_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1488 fadd_32ns_32ns_32_3_full_dsp_1_U1480 select_ln296_72_fu_915_p3 inBoundsM_87_fu_640_p2 inBounds_87_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1489 fadd_32ns_32ns_32_3_full_dsp_1_U1481 select_ln296_73_fu_926_p3 inBoundsM_88_fu_669_p2 inBounds_88_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1490 fadd_32ns_32ns_32_3_full_dsp_1_U1482 select_ln296_74_fu_937_p3 inBoundsM_89_fu_698_p2 inBounds_89_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1491 fadd_32ns_32ns_32_3_full_dsp_1_U1483 select_ln296_75_fu_948_p3 inBoundsM_90_fu_727_p2 inBounds_90_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1492 fadd_32ns_32ns_32_3_full_dsp_1_U1484 select_ln296_76_fu_959_p3 inBoundsM_91_fu_756_p2 inBounds_91_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1493 fadd_32ns_32ns_32_3_full_dsp_1_U1485 select_ln296_77_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_28_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_26_fu_136_p2 icmp_ln170_fu_152_p2 m1_13_fu_177_p2 icmp_ln187_fu_191_p2 n1_26_fu_197_p2 inner_38_fu_203_p2 n1_27_fu_209_p3 inner_39_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_11_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_29_U0</InstName>
                    <ModuleName>ProcessingElement_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1493</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_29_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_29_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_29_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_29_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_10_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_10_fu_455_p2 select_ln64_10_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_10_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1535 fadd_32ns_32ns_32_3_full_dsp_1_U1527 select_ln296_fu_893_p3 inBoundsM_78_fu_582_p2 inBounds_78_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1536 fadd_32ns_32ns_32_3_full_dsp_1_U1528 select_ln296_64_fu_904_p3 inBoundsM_79_fu_611_p2 inBounds_79_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1537 fadd_32ns_32ns_32_3_full_dsp_1_U1529 select_ln296_65_fu_915_p3 inBoundsM_80_fu_640_p2 inBounds_80_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1538 fadd_32ns_32ns_32_3_full_dsp_1_U1530 select_ln296_66_fu_926_p3 inBoundsM_81_fu_669_p2 inBounds_81_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1539 fadd_32ns_32ns_32_3_full_dsp_1_U1531 select_ln296_67_fu_937_p3 inBoundsM_82_fu_698_p2 inBounds_82_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1540 fadd_32ns_32ns_32_3_full_dsp_1_U1532 select_ln296_68_fu_948_p3 inBoundsM_83_fu_727_p2 inBounds_83_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1541 fadd_32ns_32ns_32_3_full_dsp_1_U1533 select_ln296_69_fu_959_p3 inBoundsM_84_fu_756_p2 inBounds_84_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1542 fadd_32ns_32ns_32_3_full_dsp_1_U1534 select_ln296_70_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_29_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_24_fu_136_p2 icmp_ln170_fu_152_p2 m1_12_fu_177_p2 icmp_ln187_fu_191_p2 n1_24_fu_197_p2 inner_35_fu_203_p2 n1_25_fu_209_p3 inner_36_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_10_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_30_U0</InstName>
                    <ModuleName>ProcessingElement_30</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1506</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_30_Pipeline_1_fu_136</InstName>
                            <ModuleName>ProcessingElement_30_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>136</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_30_Pipeline_2_fu_142</InstName>
                            <ModuleName>ProcessingElement_30_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>142</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_148</InstName>
                            <ModuleName>ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>148</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_8_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157</InstName>
                            <ModuleName>ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>157</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_8_fu_455_p2 select_ln64_8_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_8_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1584 fadd_32ns_32ns_32_3_full_dsp_1_U1576 select_ln296_fu_893_p3 inBoundsM_64_fu_582_p2 inBounds_64_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1585 fadd_32ns_32ns_32_3_full_dsp_1_U1577 select_ln296_50_fu_904_p3 inBoundsM_65_fu_611_p2 inBounds_65_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1586 fadd_32ns_32ns_32_3_full_dsp_1_U1578 select_ln296_51_fu_915_p3 inBoundsM_66_fu_640_p2 inBounds_66_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1587 fadd_32ns_32ns_32_3_full_dsp_1_U1579 select_ln296_52_fu_926_p3 inBoundsM_67_fu_669_p2 inBounds_67_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1588 fadd_32ns_32ns_32_3_full_dsp_1_U1580 select_ln296_53_fu_937_p3 inBoundsM_68_fu_698_p2 inBounds_68_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1589 fadd_32ns_32ns_32_3_full_dsp_1_U1581 select_ln296_54_fu_948_p3 inBoundsM_69_fu_727_p2 inBounds_69_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1590 fadd_32ns_32ns_32_3_full_dsp_1_U1582 select_ln296_55_fu_959_p3 inBoundsM_70_fu_756_p2 inBounds_70_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1591 fadd_32ns_32ns_32_3_full_dsp_1_U1583 select_ln296_56_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179</InstName>
                            <ModuleName>ProcessingElement_30_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>179</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_20_fu_136_p2 icmp_ln170_fu_152_p2 m1_10_fu_177_p2 icmp_ln187_fu_191_p2 n1_20_fu_197_p2 inner_29_fu_203_p2 n1_21_fu_209_p3 inner_30_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_196_p2 sub_i103_fu_215_p2 sub60_fu_231_p2 sub63_fu_237_p2 sub66_fu_243_p2 icmp_ln54_fu_251_p2 add_ln54_fu_256_p2 cmp61_fu_262_p2 icmp_ln56_fu_279_p2 add_ln56_fu_284_p2 cmp64_fu_294_p2 icmp_ln60_fu_303_p2 k_8_fu_308_p2 cond90_fu_318_p3 cmp111_fu_327_p2 cmp67_fu_334_p2 cond_fu_339_p3 tmp1_fu_348_p2 brmerge282_fu_353_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_31_U0</InstName>
                    <ModuleName>ProcessingElement_31</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1519</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_31_Pipeline_1_fu_178</InstName>
                            <ModuleName>ProcessingElement_31_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>178</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_31_Pipeline_2_fu_184</InstName>
                            <ModuleName>ProcessingElement_31_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>184</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer_fu_190</InstName>
                            <ModuleName>ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>190</ID>
                            <BindInstances>icmp_ln31_fu_108_p2 add_ln31_7_fu_114_p2 icmp_ln35_fu_123_p2 select_ln31_fu_129_p3 add_ln3147_fu_162_p2 select_ln31_7_fu_168_p3 first_iter_0_fu_137_p2 add_ln35_fu_143_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199</InstName>
                            <ModuleName>ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>199</ID>
                            <BindInstances>icmp_ln64_fu_367_p2 add_ln64_7_fu_373_p2 icmp_ln67_fu_382_p2 select_ln64_fu_388_p3 add_ln64_fu_455_p2 select_ln64_7_fu_461_p3 add91_fu_472_p2 add106_fu_477_p2 add_fu_490_p2 inBoundsN_fu_500_p2 icmp_ln82_fu_396_p2 icmp_ln83_fu_412_p2 and_ln80_fu_418_p2 and_ln80_7_fu_424_p2 icmp_ln85_fu_430_p2 add115_fu_524_p2 cPrev_2_fu_776_p3 inBoundsM_fu_547_p2 inBounds_fu_889_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1633 fadd_32ns_32ns_32_3_full_dsp_1_U1625 select_ln296_fu_893_p3 inBoundsM_57_fu_582_p2 inBounds_57_fu_900_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1634 fadd_32ns_32ns_32_3_full_dsp_1_U1626 select_ln296_43_fu_904_p3 inBoundsM_58_fu_611_p2 inBounds_58_fu_911_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1635 fadd_32ns_32ns_32_3_full_dsp_1_U1627 select_ln296_44_fu_915_p3 inBoundsM_59_fu_640_p2 inBounds_59_fu_922_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1636 fadd_32ns_32ns_32_3_full_dsp_1_U1628 select_ln296_45_fu_926_p3 inBoundsM_60_fu_669_p2 inBounds_60_fu_933_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1637 fadd_32ns_32ns_32_3_full_dsp_1_U1629 select_ln296_46_fu_937_p3 inBoundsM_61_fu_698_p2 inBounds_61_fu_944_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1638 fadd_32ns_32ns_32_3_full_dsp_1_U1630 select_ln296_47_fu_948_p3 inBoundsM_62_fu_727_p2 inBounds_62_fu_955_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1639 fadd_32ns_32ns_32_3_full_dsp_1_U1631 select_ln296_48_fu_959_p3 inBoundsM_63_fu_756_p2 inBounds_63_fu_966_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1640 fadd_32ns_32ns_32_3_full_dsp_1_U1632 select_ln296_49_fu_970_p3 add_ln67_fu_436_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221</InstName>
                            <ModuleName>ProcessingElement_31_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>221</ID>
                            <BindInstances>icmp_ln168_fu_130_p2 i_18_fu_136_p2 icmp_ln170_fu_152_p2 m1_9_fu_177_p2 icmp_ln187_fu_191_p2 n1_18_fu_197_p2 inner_26_fu_203_p2 n1_19_fu_209_p3 inner_27_fu_217_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_238_p2 sub_i103_fu_257_p2 sub60_fu_273_p2 sub63_fu_279_p2 sub66_fu_285_p2 icmp_ln54_fu_293_p2 add_ln54_fu_298_p2 cmp61_fu_304_p2 icmp_ln56_fu_321_p2 add_ln56_fu_326_p2 cmp64_fu_336_p2 icmp_ln60_fu_345_p2 k_7_fu_350_p2 cond90_fu_360_p3 cmp111_fu_369_p2 cmp67_fu_376_p2 cond_fu_381_p3 tmp1_fu_390_p2 brmerge282_fu_395_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ProcessingElement_U0</InstName>
                    <ModuleName>ProcessingElement</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1535</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ProcessingElement_Pipeline_1_fu_140</InstName>
                            <ModuleName>ProcessingElement_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>140</ID>
                            <BindInstances>add_ln23_fu_55_p2 icmp_ln23_fu_61_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_Pipeline_2_fu_146</InstName>
                            <ModuleName>ProcessingElement_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>146</ID>
                            <BindInstances>add_ln26_fu_57_p2 icmp_ln26_fu_63_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_Pipeline_InitializeABuffer_Inner_fu_152</InstName>
                            <ModuleName>ProcessingElement_Pipeline_InitializeABuffer_Inner</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>152</ID>
                            <BindInstances>icmp_ln31_fu_68_p2 add_ln31_fu_74_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159</InstName>
                            <ModuleName>ProcessingElement_Pipeline_Pipeline_N_Pipeline_M</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>159</ID>
                            <BindInstances>icmp_ln64_fu_341_p2 add_ln64_fu_347_p2 icmp_ln67_fu_356_p2 select_ln64_fu_362_p3 add_ln64_1_fu_423_p2 select_ln64_1_fu_429_p3 add91_fu_440_p2 add106_fu_445_p2 add_fu_458_p2 inBoundsN_fu_468_p2 icmp_ln82_fu_370_p2 icmp_ln83_fu_386_p2 and_ln80_fu_392_p2 and_ln80_1_fu_398_p2 add115_fu_492_p2 cPrev_1_fu_744_p3 inBoundsM_fu_515_p2 inBounds_fu_857_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1684 fadd_32ns_32ns_32_3_full_dsp_1_U1676 select_ln296_fu_861_p3 inBoundsM_1_fu_550_p2 inBounds_1_fu_868_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1685 fadd_32ns_32ns_32_3_full_dsp_1_U1677 select_ln296_1_fu_872_p3 inBoundsM_2_fu_579_p2 inBounds_2_fu_879_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1686 fadd_32ns_32ns_32_3_full_dsp_1_U1678 select_ln296_2_fu_883_p3 inBoundsM_3_fu_608_p2 inBounds_3_fu_890_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1687 fadd_32ns_32ns_32_3_full_dsp_1_U1679 select_ln296_3_fu_894_p3 inBoundsM_4_fu_637_p2 inBounds_4_fu_901_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1688 fadd_32ns_32ns_32_3_full_dsp_1_U1680 select_ln296_4_fu_905_p3 inBoundsM_5_fu_666_p2 inBounds_5_fu_912_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1689 fadd_32ns_32ns_32_3_full_dsp_1_U1681 select_ln296_5_fu_916_p3 inBoundsM_6_fu_695_p2 inBounds_6_fu_923_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1690 fadd_32ns_32ns_32_3_full_dsp_1_U1682 select_ln296_6_fu_927_p3 inBoundsM_7_fu_724_p2 inBounds_7_fu_934_p2 fmul_32ns_32ns_32_2_max_dsp_1_U1691 fadd_32ns_32ns_32_3_full_dsp_1_U1683 select_ln296_7_fu_938_p3 add_ln67_fu_404_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177</InstName>
                            <ModuleName>ProcessingElement_Pipeline_WriteC_Flattened</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>177</ID>
                            <BindInstances>icmp_ln168_fu_119_p2 i_2_fu_125_p2 icmp_ln170_fu_141_p2 m1_1_fu_166_p2 icmp_ln187_fu_180_p2 n1_4_fu_186_p2 inner_2_fu_192_p2 n1_5_fu_198_p3 inner_3_fu_206_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>aBuffer_U cBuffer_U sub_i_fu_192_p2 sub_i103_fu_211_p2 sub60_fu_227_p2 sub63_fu_233_p2 sub66_fu_239_p2 icmp_ln54_fu_247_p2 add_ln54_fu_252_p2 cmp61_fu_258_p2 icmp_ln56_fu_275_p2 add_ln56_fu_280_p2 cmp64_fu_290_p2 icmp_ln60_fu_299_p2 k_32_fu_304_p2 cond90_fu_314_p3 cmp111_fu_323_p2 cmp67_fu_330_p2 cond_fu_335_p3 tmp1_fu_344_p2 brmerge282_fu_349_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>c_c_U aSplit_0_U aSplit_1_U aSplit_2_U aSplit_3_U aSplit_4_U aSplit_5_U aSplit_6_U aSplit_7_U aSplit_8_U aSplit_9_U aSplit_10_U aSplit_11_U aSplit_12_U aSplit_13_U aSplit_14_U aSplit_15_U size_n_c5_U size_k_c8_U size_m_c13_U aPipes_0_U bMemory_U size_n_c4_U size_k_c7_U size_m_c12_U bFeed_U size_n_c3_U size_k_c6_U size_m_c11_U bPipes_0_U aPipes_1_U bPipes_1_U cPipes_0_U cPipes_1_U size_n_c1_U size_m_c9_U aPipes_2_U bPipes_2_U cPipes_2_U aPipes_3_U bPipes_3_U cPipes_3_U aPipes_4_U bPipes_4_U cPipes_4_U aPipes_5_U bPipes_5_U cPipes_5_U aPipes_6_U bPipes_6_U cPipes_6_U aPipes_7_U bPipes_7_U cPipes_7_U aPipes_8_U bPipes_8_U cPipes_8_U aPipes_9_U bPipes_9_U cPipes_9_U aPipes_10_U bPipes_10_U cPipes_10_U aPipes_11_U bPipes_11_U cPipes_11_U aPipes_12_U bPipes_12_U cPipes_12_U aPipes_13_U bPipes_13_U cPipes_13_U aPipes_14_U bPipes_14_U cPipes_14_U aPipes_15_U bPipes_15_U cPipes_15_U aPipes_16_U bPipes_16_U cPipes_16_U aPipes_17_U bPipes_17_U cPipes_17_U aPipes_18_U bPipes_18_U cPipes_18_U aPipes_19_U bPipes_19_U cPipes_19_U aPipes_20_U bPipes_20_U cPipes_20_U aPipes_21_U bPipes_21_U cPipes_21_U aPipes_22_U bPipes_22_U cPipes_22_U aPipes_23_U bPipes_23_U cPipes_23_U aPipes_24_U bPipes_24_U cPipes_24_U aPipes_25_U bPipes_25_U cPipes_25_U aPipes_26_U bPipes_26_U cPipes_26_U aPipes_27_U bPipes_27_U cPipes_27_U aPipes_28_U bPipes_28_U cPipes_28_U aPipes_29_U bPipes_29_U cPipes_29_U aPipes_30_U bPipes_30_U cPipes_30_U aPipes_31_U bPipes_31_U cPipes_31_U size_n_c2_U size_k_c_U size_m_c10_U cMemory_U size_n_c_U size_m_c_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.409</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ReadA_Pipeline_ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2</Name>
            <Loops>
                <ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2>
                        <Name>ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:99~../kernel/Memory.cpp:122</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2>
                            <Name>ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:115</SourceLocation>
                        </ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1110</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1255</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln115_fu_449_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_463_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_fu_469_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln115_fu_474_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln99_fu_614_p2" SOURCE="../kernel/Memory.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_480_p2" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_1_fu_486_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_fu_492_p2" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln119_1_fu_497_p2" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_fu_502_p3" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_620_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln115_1_fu_626_p3" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln115_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="or_ln117_fu_510_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_633_p3" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln117_fu_516_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln115_fu_640_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_1_fu_522_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="k0_2_fu_644_p2" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="k0_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_528_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="empty_154_fu_534_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="n1_mid26_fu_650_p3" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_657_p2" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="exitcond_flatten_mid262_not_fu_662_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid262_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_667_p2" SOURCE="../kernel/Memory.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln117_fu_672_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln99_mid211_fu_678_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln99_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_fu_684_p3" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_691_p2" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="empty_155_fu_697_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="or" PRAGMA="" RTLNAME="empty_156_fu_702_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="n2_mid2_fu_707_p3" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="n2_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln121_fu_715_p3" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_32_1_1_U3" SOURCE="../kernel/Memory.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_750_p2" SOURCE="../kernel/Memory.cpp:16" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_768_p2" SOURCE="../kernel/Memory.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_783_p2" SOURCE="../kernel/Memory.cpp:99" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_540_p2" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln121_1_fu_546_p3" SOURCE="../kernel/Memory.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln121_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_1_fu_554_p2" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln119_1_fu_560_p3" SOURCE="../kernel/Memory.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln119_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_568_p2" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadA_N0_ReadA_M0_ReadA_K0_ReadA_N1_ReadA_N2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_1_fu_574_p3" SOURCE="../kernel/Memory.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadA</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/minghe/gemm_hls/include/MatrixMultiplication.h:111~../kernel/Memory.cpp:109</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1364</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1632</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_208_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_228_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_37ns_60_1_1_U28" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="bound17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_60ns_83_1_1_U29" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="bound40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TransposeA_Pipeline_TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1</Name>
            <Loops>
                <TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.567</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1>
                        <Name>TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:153~../kernel/Memory.cpp:177</SourceLocation>
                    <SummaryOfLoopViolations>
                        <TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1>
                            <Name>TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:153~../kernel/Memory.cpp:177</SourceLocation>
                        </TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>351</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1111</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln172_fu_368_p2" SOURCE="../kernel/Memory.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_376_p2" SOURCE="../kernel/Memory.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln174_fu_382_p2" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln172_fu_387_p2" SOURCE="../kernel/Memory.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln153_fu_393_p2" SOURCE="../kernel/Memory.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_fu_399_p2" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln176_1_fu_404_p2" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln172_fu_409_p3" SOURCE="../kernel/Memory.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln174_fu_417_p2" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_fu_423_p3" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln174_fu_431_p2" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln172_fu_437_p2" SOURCE="../kernel/Memory.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln174_fu_443_p2" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_449_p2" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_fu_455_p3" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_467_p2" SOURCE="../kernel/Memory.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln153_fu_473_p2" SOURCE="../kernel/Memory.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln153_1_fu_479_p2" SOURCE="../kernel/Memory.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln153_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="n1_3_fu_485_p3" SOURCE="../kernel/Memory.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_493_p2" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln176_1_fu_499_p3" SOURCE="../kernel/Memory.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln176_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_507_p2" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="TransposeA_N0_TransposeA_M0_TransposeA_K_VITIS_LOOP_153_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_1_fu_513_p3" SOURCE="../kernel/Memory.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln174_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>TransposeA</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.734</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/minghe/gemm_hls/include/MatrixMultiplication.h:111~../kernel/Memory.cpp:167</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>7</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>595</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1472</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_151_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_171_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_41ns_64_1_1_U77" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:119" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_64ns_87_1_1_U78" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="bound16" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadB_Pipeline_ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1</Name>
            <Loops>
                <ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1>
                        <Name>ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>75</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:279</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1>
                            <Name>ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:279</SourceLocation>
                        </ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1225</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1140</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln273_fu_251_p2" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_256_p2" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln275_fu_262_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln273_fu_419_p3" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln273_fu_267_p2" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln273_fu_273_p2" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln279_fu_279_p2" SOURCE="../kernel/Memory.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln273_fu_285_p2" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln273" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln277_fu_291_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln277_1_fu_296_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln277_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln273_1_fu_301_p3" SOURCE="../kernel/Memory.cpp:273" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln273_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_fu_426_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln275_fu_309_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln275_fu_432_p3" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln275_1_fu_315_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln275_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln275_fu_321_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln275_fu_327_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln275" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln275_1_fu_439_p3" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln275_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_fu_446_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln277" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_0_mid2_fu_333_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln277_fu_452_p3" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln277" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_32_1_1_U101" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_476_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_494_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln279_fu_339_p2" SOURCE="../kernel/Memory.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln279_fu_345_p2" SOURCE="../kernel/Memory.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln279_1_fu_351_p2" SOURCE="../kernel/Memory.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln279_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln279_fu_357_p3" SOURCE="../kernel/Memory.cpp:279" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln277_1_fu_365_p2" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln277_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln277_1_fu_371_p3" SOURCE="../kernel/Memory.cpp:277" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln277_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln275_1_fu_379_p2" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln275_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ReadB_OuterTile_N_ReadB_OuterTile_M_ReadB_K_ReadB_BufferB_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln275_2_fu_385_p3" SOURCE="../kernel/Memory.cpp:275" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln275_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ReadB</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/minghe/gemm_hls/include/MatrixMultiplication.h:111~../kernel/Memory.cpp:268</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1483</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1382</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_148_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_168_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_37ns_60_1_1_U110" SOURCE="../kernel/Memory.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_60ns_83_1_1_U111" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:114" STORAGESUBTYPE="" URAM="0" VARIABLE="bound18" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory</Name>
            <Loops>
                <ConvertWidthB_Outer_ConvertWidthB_Memory/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.871</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ConvertWidthB_Outer_ConvertWidthB_Memory>
                        <Name>ConvertWidthB_Outer_ConvertWidthB_Memory</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ConvertWidthB_Outer_ConvertWidthB_Memory>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:306</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ConvertWidthB_Outer_ConvertWidthB_Memory>
                            <Name>ConvertWidthB_Outer_ConvertWidthB_Memory</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:303</SourceLocation>
                        </ConvertWidthB_Outer_ConvertWidthB_Memory>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>585</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>18045</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln303_fu_111_p2" SOURCE="../kernel/Memory.cpp:303" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln303" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="add" PRAGMA="" RTLNAME="add_ln303_fu_119_p2" SOURCE="../kernel/Memory.cpp:303" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln303" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln306_fu_125_p2" SOURCE="../kernel/Memory.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="select" PRAGMA="" RTLNAME="select_ln302_fu_168_p3" SOURCE="../kernel/Memory.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln302" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="select" PRAGMA="" RTLNAME="select_ln302_1_fu_131_p3" SOURCE="../kernel/Memory.cpp:302" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln302_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln309_fu_139_p2" SOURCE="../kernel/Memory.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_fu_199_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_1_fu_220_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_2_fu_241_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_3_fu_262_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_4_fu_283_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_5_fu_304_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_6_fu_325_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln170_7_fu_346_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:170" STORAGESUBTYPE="" URAM="0" VARIABLE="lshr_ln170_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ConvertWidthB_Outer_ConvertWidthB_Memory" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_149_p2" SOURCE="../kernel/Memory.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWidthB</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.448</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>/home/minghe/gemm_hls/include/MatrixMultiplication.h:111~/home/minghe/gemm_hls/include/MatrixMultiplication.h:131~../kernel/Memory.cpp:294</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>725</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>18283</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_119_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_139_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_32ns_55_1_1_U124" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_55s_24ns_55_1_1_U125" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:132" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln132_1" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FeedB_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>64</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>63</Latency>
                        <AbsoluteTimeLatency>0.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:417</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:417</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln417_fu_57_p2" SOURCE="../kernel/Memory.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln417" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln417_fu_63_p2" SOURCE="../kernel/Memory.cpp:417" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln417" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M</Name>
            <Loops>
                <FeedB_Pipeline_N_FeedB_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.803</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FeedB_Pipeline_N_FeedB_Pipeline_M>
                        <Name>FeedB_Pipeline_N_FeedB_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </FeedB_Pipeline_N_FeedB_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:422</SourceLocation>
                    <SummaryOfLoopViolations>
                        <FeedB_Pipeline_N_FeedB_Pipeline_M>
                            <Name>FeedB_Pipeline_N_FeedB_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:420</SourceLocation>
                        </FeedB_Pipeline_N_FeedB_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>35</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln420_fu_131_p2" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln420" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_fu_137_p2" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln420" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln422_fu_149_p2" SOURCE="../kernel/Memory.cpp:422" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln422" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln420_fu_155_p3" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln420" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln420_1_fu_163_p2" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln420_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln420_1_fu_169_p3" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln420_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp31_fu_177_p2" SOURCE="../kernel/Memory.cpp:420" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_Pipeline_N_FeedB_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_188_p2" SOURCE="../kernel/Memory.cpp:422" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln422" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>FeedB</Name>
            <Loops>
                <FeedB_OuterTile_N>
                    <FeedB_OuterTile_M>
                        <FeedB_K/>
                    </FeedB_OuterTile_M>
                </FeedB_OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.803</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <FeedB_OuterTile_N>
                        <Name>FeedB_OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <FeedB_OuterTile_M>
                            <Name>FeedB_OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <FeedB_K>
                                <Name>FeedB_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1095</IterationLatency>
                                <PipelineDepth>1095</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_FeedB_Pipeline_1_fu_118</Instance>
                                    <Instance>grp_FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M_fu_123</Instance>
                                </InstanceList>
                            </FeedB_K>
                        </FeedB_OuterTile_M>
                    </FeedB_OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:412</SourceLocation>
                    <SummaryOfLoopViolations>
                        <FeedB_OuterTile_N>
                            <Name>FeedB_OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:412</SourceLocation>
                            <FeedB_OuterTile_M>
                                <Name>FeedB_OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Memory.cpp:414</SourceLocation>
                                <FeedB_K>
                                    <Name>FeedB_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Memory.cpp:416</SourceLocation>
                                </FeedB_K>
                            </FeedB_OuterTile_M>
                        </FeedB_OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>293</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>740</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buffer_U" SOURCE="../kernel/Memory.cpp:417" STORAGESIZE="256 64 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="buffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln111_fu_136_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:111" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_156_p2" SOURCE="/home/minghe/gemm_hls/include/MatrixMultiplication.h:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln412_fu_180_p2" SOURCE="../kernel/Memory.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln412" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="n0_34_fu_185_p2" SOURCE="../kernel/Memory.cpp:412" STORAGESUBTYPE="" URAM="0" VARIABLE="n0_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln414_fu_191_p2" SOURCE="../kernel/Memory.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln414" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="m0_1_fu_196_p2" SOURCE="../kernel/Memory.cpp:414" STORAGESUBTYPE="" URAM="0" VARIABLE="m0_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="FeedB_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln416_fu_206_p2" SOURCE="../kernel/Memory.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln416" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="FeedB_K" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_211_p2" SOURCE="../kernel/Memory.cpp:416" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>514</Best-caseLatency>
                    <Average-caseLatency>514</Average-caseLatency>
                    <Worst-caseLatency>514</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>513</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <Latency>512</Latency>
                        <AbsoluteTimeLatency>5.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>26</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>185</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_20_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3929</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_363_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_369_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_378_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_384_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_20_fu_439_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_20_fu_445_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_fu_392_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_456_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_461_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_474_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_484_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_408_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_414_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_508_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_760_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_531_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_873_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U159" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_499" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U151" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_877_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_148_fu_566_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_148_fu_884_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U160" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_500" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U152" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_486" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_134_fu_888_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_149_fu_595_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_149_fu_895_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U161" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_501" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U153" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_488" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_135_fu_899_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_150_fu_624_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_150_fu_906_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U162" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_502" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U154" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_490" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_136_fu_910_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_151_fu_653_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_151_fu_917_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U163" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_503" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U155" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_492" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_137_fu_921_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_152_fu_682_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_152_fu_928_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U164" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_504" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U156" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_494" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_138_fu_932_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_153_fu_711_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_153_fu_939_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U165" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_505" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U157" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_496" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_139_fu_943_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_154_fu_740_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_154_fu_950_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U166" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_506" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U158" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_498" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_140_fu_954_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_420_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32770</Best-caseLatency>
                    <Average-caseLatency>32770</Average-caseLatency>
                    <Worst-caseLatency>32770</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.328 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.328 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.328 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32769</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32768</TripCount>
                        <Latency>32768</Latency>
                        <AbsoluteTimeLatency>0.328 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>63</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>322</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_44_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_22_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_44_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_65_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_45_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_66_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_66" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_1</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_1_Pipeline_WriteC_Flattened_fu_211</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_1_Pipeline_Pipeline_N_Pipeline_M_fu_189</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5003</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5485</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_228_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_247_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_263_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_269_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_275_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_283_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_288_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_294_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_311_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_316_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_326_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_335_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_31_fu_340_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_350_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_359_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_366_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_371_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_380_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_385_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>498</Best-caseLatency>
                    <Average-caseLatency>498</Average-caseLatency>
                    <Worst-caseLatency>498</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>497</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>496</TripCount>
                        <Latency>496</Latency>
                        <AbsoluteTimeLatency>4.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_9_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_363_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_369_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_378_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_384_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_9_fu_451_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_9_fu_457_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_468_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_473_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_486_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_496_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln82_fu_392_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_408_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_414_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_9_fu_420_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_426_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_520_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_772_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_543_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_885_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U212" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_246" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U204" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_889_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_71_fu_578_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_71_fu_896_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U213" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U205" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_57_fu_900_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_72_fu_607_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_72_fu_907_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U214" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U206" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_235" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_58_fu_911_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_73_fu_636_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_73_fu_918_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U215" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_249" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U207" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_237" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_59_fu_922_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_74_fu_665_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_74_fu_929_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U216" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U208" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_239" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_60_fu_933_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_75_fu_694_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_75_fu_940_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U217" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U209" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_61_fu_944_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_76_fu_723_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_76_fu_951_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U218" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U210" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_243" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_62_fu_955_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_77_fu_752_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_77_fu_962_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U219" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U211" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_245" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_63_fu_966_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_432_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31746</Best-caseLatency>
                    <Average-caseLatency>31746</Average-caseLatency>
                    <Worst-caseLatency>31746</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.317 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.317 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.317 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31745</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>31744</TripCount>
                        <Latency>31744</Latency>
                        <AbsoluteTimeLatency>0.317 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_11_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_22_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_32_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_23_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_33_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_33" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_2</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_2_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_2_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_20_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>482</Best-caseLatency>
                    <Average-caseLatency>482</Average-caseLatency>
                    <Worst-caseLatency>482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>481</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>480</TripCount>
                        <Latency>480</Latency>
                        <AbsoluteTimeLatency>4.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_7_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3944</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_465_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_7_fu_471_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_482_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_487_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_510_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln82_fu_406_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_422_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_428_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_7_fu_434_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_440_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_534_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_786_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_557_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_899_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U261" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U253" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_903_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_50_fu_592_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_50_fu_910_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U262" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U254" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_43_fu_914_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_51_fu_621_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_51_fu_921_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U263" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U255" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_166" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_44_fu_925_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_52_fu_650_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_52_fu_932_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U264" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_180" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U256" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_168" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_45_fu_936_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_53_fu_679_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_53_fu_943_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U265" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U257" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_46_fu_947_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_54_fu_708_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_54_fu_954_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U266" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_182" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U258" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_47_fu_958_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_55_fu_737_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_55_fu_965_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U267" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_183" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U259" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_48_fu_969_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_56_fu_766_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_56_fu_976_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U268" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U260" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_49_fu_980_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_446_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>30722</Best-caseLatency>
                    <Average-caseLatency>30722</Average-caseLatency>
                    <Worst-caseLatency>30722</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.307 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.307 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.307 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>30721</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>30720</TripCount>
                        <Latency>30720</Latency>
                        <AbsoluteTimeLatency>0.307 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_8_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_16_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_23_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_17_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_24_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_24" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_3</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_3_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_3_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5462</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_9_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>466</Best-caseLatency>
                    <Average-caseLatency>466</Average-caseLatency>
                    <Worst-caseLatency>466</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>465</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>464</TripCount>
                        <Latency>464</Latency>
                        <AbsoluteTimeLatency>4.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_6_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_6_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_6_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_6_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_6_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U310" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_154" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U302" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_43_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_43_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U311" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U303" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_36_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_44_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_44_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U312" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U304" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_37_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_45_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_45_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U313" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U305" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_38_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_46_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_46_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U314" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U306" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_39_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_47_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_47_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U315" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U307" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_40_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_48_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_48_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U316" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_160" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U308" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_41_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_49_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_49_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U317" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_161" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U309" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_153" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_42_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>29698</Best-caseLatency>
                    <Average-caseLatency>29698</Average-caseLatency>
                    <Worst-caseLatency>29698</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.297 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.297 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.297 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>29697</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>29696</TripCount>
                        <Latency>29696</Latency>
                        <AbsoluteTimeLatency>0.297 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_7_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_14_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_20_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_15_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_21_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_21" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_4</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_4_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_4_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_6_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>450</Best-caseLatency>
                    <Average-caseLatency>450</Average-caseLatency>
                    <Worst-caseLatency>450</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>449</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>448</TripCount>
                        <Latency>448</Latency>
                        <AbsoluteTimeLatency>4.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_5_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_5_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3943</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_369_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_375_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_384_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_390_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_5_fu_467_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_5_fu_473_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_484_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_489_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_502_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_512_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln82_fu_408_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_424_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_430_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_5_fu_436_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_442_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_536_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_788_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_559_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_901_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U359" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_131" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U351" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_905_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_36_fu_594_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_36_fu_912_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U360" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U352" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_29_fu_916_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_37_fu_623_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_37_fu_923_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U361" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U353" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_30_fu_927_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_38_fu_652_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_38_fu_934_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U362" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_134" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U354" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_31_fu_938_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_39_fu_681_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_39_fu_945_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U363" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U355" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_32_fu_949_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_40_fu_710_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_40_fu_956_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U364" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U356" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_126" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_33_fu_960_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_41_fu_739_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_41_fu_967_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U365" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U357" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_34_fu_971_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_42_fu_768_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_42_fu_978_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U366" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U358" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_130" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_35_fu_982_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_448_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28674</Best-caseLatency>
                    <Average-caseLatency>28674</Average-caseLatency>
                    <Worst-caseLatency>28674</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.287 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.287 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.287 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28673</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>28672</TripCount>
                        <Latency>28672</Latency>
                        <AbsoluteTimeLatency>0.287 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_6_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_12_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_17_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_13_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_18_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_18" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_5</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_5_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_5_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5461</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_5_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>434</Best-caseLatency>
                    <Average-caseLatency>434</Average-caseLatency>
                    <Worst-caseLatency>434</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>433</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>432</TripCount>
                        <Latency>432</Latency>
                        <AbsoluteTimeLatency>4.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_4_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_4_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_4_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_4_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_4_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U408" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U400" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_29_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_29_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U409" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U401" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_22_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_30_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_30_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U410" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_110" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U402" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_97" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_23_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_31_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_31_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U411" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_111" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U403" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_99" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_24_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_32_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_32_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U412" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_112" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U404" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_25_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_33_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_33_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U413" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_113" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U405" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_26_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_34_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_34_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U414" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U406" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_27_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_35_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_35_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U415" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U407" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_28_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27650</Best-caseLatency>
                    <Average-caseLatency>27650</Average-caseLatency>
                    <Worst-caseLatency>27650</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27649</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>27648</TripCount>
                        <Latency>27648</Latency>
                        <AbsoluteTimeLatency>0.276 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_5_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_10_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_14_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_11_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_15_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_15" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_6</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_6_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_6_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_4_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>418</Best-caseLatency>
                    <Average-caseLatency>418</Average-caseLatency>
                    <Worst-caseLatency>418</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>417</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>416</TripCount>
                        <Latency>416</Latency>
                        <AbsoluteTimeLatency>4.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_3_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_3_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_3_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_3_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_3_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U457" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U449" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_22_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_22_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U458" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U450" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_15_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_23_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_23_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U459" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U451" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_16_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_24_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_24_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U460" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U452" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_17_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_25_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_25_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U461" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U453" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_18_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_26_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_26_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U462" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U454" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_19_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_27_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_27_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U463" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U455" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_20_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_28_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_28_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U464" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U456" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_21_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>26626</Best-caseLatency>
                    <Average-caseLatency>26626</Average-caseLatency>
                    <Worst-caseLatency>26626</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.266 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.266 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.266 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>26625</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>26624</TripCount>
                        <Latency>26624</Latency>
                        <AbsoluteTimeLatency>0.266 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_4_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_8_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_11_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_9_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_12_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_12" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_7</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_7_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_7_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_3_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>402</Best-caseLatency>
                    <Average-caseLatency>402</Average-caseLatency>
                    <Worst-caseLatency>402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400</TripCount>
                        <Latency>400</Latency>
                        <AbsoluteTimeLatency>4.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_2_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_2_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_2_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_2_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_2_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U506" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U498" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_15_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_15_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U507" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U499" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_8_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_16_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_16_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U508" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U500" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_9_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_17_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_17_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U509" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U501" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_10_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_18_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_18_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U510" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U502" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_11_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_19_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_19_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U511" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U503" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_12_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_20_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_20_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U512" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U504" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_13_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_21_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_21_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U513" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U505" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_14_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25602</Best-caseLatency>
                    <Average-caseLatency>25602</Average-caseLatency>
                    <Worst-caseLatency>25602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.256 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.256 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.256 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>25601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>25600</TripCount>
                        <Latency>25600</Latency>
                        <AbsoluteTimeLatency>0.256 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_3_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_8_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_7_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_9_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_9" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_8</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_8_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_8_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>386</Best-caseLatency>
                    <Average-caseLatency>386</Average-caseLatency>
                    <Worst-caseLatency>386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.860 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>384</TripCount>
                        <Latency>384</Latency>
                        <AbsoluteTimeLatency>3.840 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_1_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3943</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_371_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_377_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_386_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_392_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_469_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_1_fu_475_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_486_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_491_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_504_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_514_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln82_fu_410_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_426_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_432_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_1_fu_438_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_444_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_538_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_1_fu_790_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_561_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_903_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U555" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U547" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_907_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_8_fu_596_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_8_fu_914_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U556" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U548" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_1_fu_918_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_9_fu_625_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_9_fu_925_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U557" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U549" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_2_fu_929_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_10_fu_654_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_10_fu_936_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U558" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U550" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_3_fu_940_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_11_fu_683_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_11_fu_947_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U559" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U551" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_4_fu_951_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_12_fu_712_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_12_fu_958_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U560" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U552" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_5_fu_962_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_13_fu_741_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_13_fu_969_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U561" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U553" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_6_fu_973_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_14_fu_770_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_14_fu_980_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U562" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U554" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_7_fu_984_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_450_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24578</Best-caseLatency>
                    <Average-caseLatency>24578</Average-caseLatency>
                    <Worst-caseLatency>24578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24577</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>24576</TripCount>
                        <Latency>24576</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_2_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_5_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_6_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_6_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_6" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_9</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_9_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_9_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5461</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_1_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>370</Best-caseLatency>
                    <Average-caseLatency>370</Average-caseLatency>
                    <Worst-caseLatency>370</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>369</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>368</TripCount>
                        <Latency>368</Latency>
                        <AbsoluteTimeLatency>3.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_30_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_30_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_30_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_29_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U604" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_729" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U596" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_218_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_218_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U605" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_730" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U597" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_716" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_204_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_219_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_219_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_219" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U606" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_731" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U598" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_718" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_205_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_220_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_220_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_220" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U607" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_732" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U599" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_720" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_206_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_221_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_221_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U608" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_733" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U600" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_722" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_207_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_222_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_222_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U609" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_734" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U601" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_724" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_208_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_223_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_223_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U610" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_735" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U602" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_726" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_209_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_224_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_224_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U611" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_736" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U603" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_728" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_210_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23554</Best-caseLatency>
                    <Average-caseLatency>23554</Average-caseLatency>
                    <Worst-caseLatency>23554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.236 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.236 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23553</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>23552</TripCount>
                        <Latency>23552</Latency>
                        <AbsoluteTimeLatency>0.236 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_64_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_32_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_64_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_95_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_95" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_65_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_96_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_96" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_10</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_10_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_10_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_30_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>354</Best-caseLatency>
                    <Average-caseLatency>354</Average-caseLatency>
                    <Worst-caseLatency>354</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>353</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>352</TripCount>
                        <Latency>352</Latency>
                        <AbsoluteTimeLatency>3.520 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_29_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_29_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_29_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_28_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U653" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_706" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U645" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_211_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_211_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U654" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_707" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U646" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_693" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_197_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_212_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_212_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_212" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U655" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_708" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U647" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_695" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_198_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_213_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_213_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_213" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U656" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_709" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U648" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_697" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_199_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_214_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_214_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U657" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_710" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U649" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_699" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_200_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_215_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_215_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U658" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_711" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U650" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_701" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_201_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_216_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_216_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U659" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_712" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U651" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_703" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_202_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_217_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_217_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U660" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_713" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U652" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_705" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_203_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22530</Best-caseLatency>
                    <Average-caseLatency>22530</Average-caseLatency>
                    <Worst-caseLatency>22530</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.225 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.225 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.225 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>22529</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>22528</TripCount>
                        <Latency>22528</Latency>
                        <AbsoluteTimeLatency>0.225 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_62_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_31_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_62_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_92_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_63_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_93_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_93" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_11</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_11_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_11_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_29_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>338</Best-caseLatency>
                    <Average-caseLatency>338</Average-caseLatency>
                    <Worst-caseLatency>338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>337</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>336</TripCount>
                        <Latency>336</Latency>
                        <AbsoluteTimeLatency>3.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_28_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_28_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_28_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_27_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U702" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_683" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U694" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_204_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_204_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U703" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_684" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U695" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_670" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_190_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_205_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_205_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_205" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U704" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_685" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U696" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_672" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_191_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_206_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_206_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_206" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U705" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_686" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U697" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_674" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_192_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_207_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_207_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U706" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_687" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U698" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_676" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_193_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_208_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_208_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U707" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_688" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U699" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_678" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_194_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_209_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_209_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U708" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_689" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U700" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_680" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_195_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_210_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_210_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U709" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_690" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U701" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_682" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_196_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21506</Best-caseLatency>
                    <Average-caseLatency>21506</Average-caseLatency>
                    <Worst-caseLatency>21506</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.215 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.215 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.215 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21505</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>21504</TripCount>
                        <Latency>21504</Latency>
                        <AbsoluteTimeLatency>0.215 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_60_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_30_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_60_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_89_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_61_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_90_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_90" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_12</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_12_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_12_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_28_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>322</Best-caseLatency>
                    <Average-caseLatency>322</Average-caseLatency>
                    <Worst-caseLatency>322</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>321</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>320</TripCount>
                        <Latency>320</Latency>
                        <AbsoluteTimeLatency>3.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_27_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_27_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_27_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_26_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U751" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_660" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U743" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_197_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_197_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U752" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_661" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U744" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_647" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_183_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_198_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_198_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_198" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U753" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_662" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U745" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_649" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_184_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_199_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_199_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_199" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U754" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_663" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U746" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_651" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_185_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_200_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_200_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U755" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_664" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U747" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_653" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_186_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_201_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_201_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U756" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_665" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U748" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_655" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_187_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_202_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_202_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U757" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_666" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U749" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_657" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_188_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_203_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_203_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U758" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_667" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U750" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_659" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_189_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20482</Best-caseLatency>
                    <Average-caseLatency>20482</Average-caseLatency>
                    <Worst-caseLatency>20482</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.205 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.205 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.205 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20481</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>20480</TripCount>
                        <Latency>20480</Latency>
                        <AbsoluteTimeLatency>0.205 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_58_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_29_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_58_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_86_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_59_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_87_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_87" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_13</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_13_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_13_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_27_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>306</Best-caseLatency>
                    <Average-caseLatency>306</Average-caseLatency>
                    <Worst-caseLatency>306</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>305</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>304</TripCount>
                        <Latency>304</Latency>
                        <AbsoluteTimeLatency>3.040 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_26_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_26_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_26_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_25_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U800" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_637" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U792" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_190_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_190_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U801" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_638" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U793" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_624" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_176_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_191_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_191_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U802" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_639" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U794" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_626" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_177_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_192_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_192_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U803" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_640" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U795" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_628" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_178_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_193_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_193_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U804" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_641" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U796" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_630" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_179_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_194_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_194_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U805" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_642" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U797" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_632" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_180_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_195_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_195_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U806" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_643" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U798" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_634" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_181_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_196_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_196_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U807" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_644" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U799" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_636" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_182_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>19458</Best-caseLatency>
                    <Average-caseLatency>19458</Average-caseLatency>
                    <Worst-caseLatency>19458</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.195 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.195 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.195 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>19457</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>19456</TripCount>
                        <Latency>19456</Latency>
                        <AbsoluteTimeLatency>0.195 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_56_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_28_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_56_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_83_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_57_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_84_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_84" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_14</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_14_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_14_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_26_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>290</Best-caseLatency>
                    <Average-caseLatency>290</Average-caseLatency>
                    <Worst-caseLatency>290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.900 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.900 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.900 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>289</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <Latency>288</Latency>
                        <AbsoluteTimeLatency>2.880 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_25_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_25_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_25_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_24_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U849" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_614" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U841" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_183_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_183_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U850" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_615" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U842" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_601" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_169_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_184_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_184_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_184" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U851" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_616" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U843" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_603" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_170_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_185_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_185_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_185" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U852" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_617" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U844" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_605" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_171_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_186_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_186_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U853" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_618" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U845" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_607" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_172_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_187_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_187_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U854" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_619" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U846" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_609" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_173_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_188_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_188_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U855" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_620" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U847" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_611" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_174_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_189_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_189_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U856" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_621" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U848" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_613" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_175_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18434</Best-caseLatency>
                    <Average-caseLatency>18434</Average-caseLatency>
                    <Worst-caseLatency>18434</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.184 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.184 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.184 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18433</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>18432</TripCount>
                        <Latency>18432</Latency>
                        <AbsoluteTimeLatency>0.184 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_54_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_27_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_54_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_80_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_55_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_81_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_81" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_15</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_15_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_15_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_25_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>274</Best-caseLatency>
                    <Average-caseLatency>274</Average-caseLatency>
                    <Worst-caseLatency>274</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>273</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>272</TripCount>
                        <Latency>272</Latency>
                        <AbsoluteTimeLatency>2.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>177</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_24_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_24_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_24_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_23_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U898" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_591" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U890" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_176_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_176_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U899" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_592" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U891" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_578" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_162_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_177_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_177_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U900" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_593" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U892" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_580" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_163_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_178_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_178_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_178" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U901" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_594" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U893" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_582" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_164_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_179_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_179_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U902" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_595" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U894" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_584" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_165_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_180_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_180_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U903" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_596" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U895" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_586" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_166_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_181_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_181_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U904" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_597" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U896" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_588" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_167_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_182_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_182_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U905" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_598" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U897" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_590" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_168_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17410</Best-caseLatency>
                    <Average-caseLatency>17410</Average-caseLatency>
                    <Worst-caseLatency>17410</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.174 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.174 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.174 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17409</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>17408</TripCount>
                        <Latency>17408</Latency>
                        <AbsoluteTimeLatency>0.174 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_52_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_26_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_52_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_77_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_53_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_78_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_78" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_16</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_16_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_16_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5463</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_24_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>258</Best-caseLatency>
                    <Average-caseLatency>258</Average-caseLatency>
                    <Worst-caseLatency>258</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <Latency>256</Latency>
                        <AbsoluteTimeLatency>2.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>24</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_104_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_110_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_119_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_125_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_158_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_23_fu_164_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_133_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_139_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3941</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_369_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_375_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_384_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_390_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_23_fu_467_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_23_fu_473_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_484_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_489_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_502_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_512_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln82_fu_408_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_424_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_430_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_22_fu_436_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_442_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_536_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_788_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_559_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_901_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U947" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_568" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U939" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_905_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_169_fu_594_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_169_fu_912_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U948" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_569" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U940" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_555" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_155_fu_916_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_170_fu_623_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_170_fu_923_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U949" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_570" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U941" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_557" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_156_fu_927_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_171_fu_652_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_171_fu_934_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U950" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_571" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U942" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_559" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_157_fu_938_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_172_fu_681_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_172_fu_945_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U951" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_572" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U943" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_561" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_158_fu_949_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_173_fu_710_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_173_fu_956_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U952" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_573" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U944" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_563" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_159_fu_960_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_174_fu_739_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_174_fu_967_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U953" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_574" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U945" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_565" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_160_fu_971_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_175_fu_768_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_175_fu_978_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U954" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_575" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U946" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_567" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_161_fu_982_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_448_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>62</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>320</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_25_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_50_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_74_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_74" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_51_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_75_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_75" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_17</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_17_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_17_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4999</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5462</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_23_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>242</Best-caseLatency>
                    <Average-caseLatency>242</Average-caseLatency>
                    <Worst-caseLatency>242</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>241</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>240</TripCount>
                        <Latency>240</Latency>
                        <AbsoluteTimeLatency>2.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_22_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_22_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_22_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_21_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U996" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_545" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U988" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_162_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_162_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U997" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_546" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U989" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_532" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_148_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_163_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_163_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U998" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_547" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U990" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_534" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_149_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_164_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_164_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U999" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_548" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U991" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_536" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_150_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_165_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_165_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1000" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_549" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U992" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_538" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_151_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_166_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_166_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1001" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_550" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U993" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_540" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_152_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_167_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_167_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1002" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_551" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U994" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_542" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_153_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_168_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_168_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1003" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_552" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U995" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_544" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_154_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15362</Best-caseLatency>
                    <Average-caseLatency>15362</Average-caseLatency>
                    <Worst-caseLatency>15362</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.154 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.154 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.154 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15361</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>15360</TripCount>
                        <Latency>15360</Latency>
                        <AbsoluteTimeLatency>0.154 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_48_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_24_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_48_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_48" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_71_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_49_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_72_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_72" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_18</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_18_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_18_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_22_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>226</Best-caseLatency>
                    <Average-caseLatency>226</Average-caseLatency>
                    <Worst-caseLatency>226</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>225</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>224</TripCount>
                        <Latency>224</Latency>
                        <AbsoluteTimeLatency>2.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_21_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_21_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_21_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_20_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1045" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_522" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1037" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_155_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_155_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1046" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1038" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_509" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_141_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_156_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_156_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_156" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1047" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1039" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_511" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_142_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_157_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_157_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1048" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1040" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_513" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_143_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_158_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_158_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1049" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1041" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_515" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_144_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_159_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_159_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1050" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_527" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1042" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_517" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_145_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_160_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_160_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1051" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_528" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1043" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_519" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_146_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_161_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_161_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1052" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_529" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1044" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_521" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_147_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14338</Best-caseLatency>
                    <Average-caseLatency>14338</Average-caseLatency>
                    <Worst-caseLatency>14338</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.143 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.143 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.143 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14337</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>14336</TripCount>
                        <Latency>14336</Latency>
                        <AbsoluteTimeLatency>0.143 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_23_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_46_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_68_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_47_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_69_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_69" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_19</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_19_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_19_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_21_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>210</Best-caseLatency>
                    <Average-caseLatency>210</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>209</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>208</TripCount>
                        <Latency>208</Latency>
                        <AbsoluteTimeLatency>2.080 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_19_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_19_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_19_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_19_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1094" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_476" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1086" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_141_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_141_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1095" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_477" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1087" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_463" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_127_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_142_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_142_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1096" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_478" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1088" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_465" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_128_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_143_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_143_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1097" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_479" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1089" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_467" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_129_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_144_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_144_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1098" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_480" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1090" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_469" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_130_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_145_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_145_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1099" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_481" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1091" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_471" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_131_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_146_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_146_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1100" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_482" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1092" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_473" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_132_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_147_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_147_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1101" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_483" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1093" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_475" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_133_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13314</Best-caseLatency>
                    <Average-caseLatency>13314</Average-caseLatency>
                    <Worst-caseLatency>13314</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.133 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.133 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.133 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13313</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>13312</TripCount>
                        <Latency>13312</Latency>
                        <AbsoluteTimeLatency>0.133 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_21_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_42_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_62_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_43_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_63_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_63" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_20</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_20_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_20_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_19_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>194</Best-caseLatency>
                    <Average-caseLatency>194</Average-caseLatency>
                    <Worst-caseLatency>194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>192</TripCount>
                        <Latency>192</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_18_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_18_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_18_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_18_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1143" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_453" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1135" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_134_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_134_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1144" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_454" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1136" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_440" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_120_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_135_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_135_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1145" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_455" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1137" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_442" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_121_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_136_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_136_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1146" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_456" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1138" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_444" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_122_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_137_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_137_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1147" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_457" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1139" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_446" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_123_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_138_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_138_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1148" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_458" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1140" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_448" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_124_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_139_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_139_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1149" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_459" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1141" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_450" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_125_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_140_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_140_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1150" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_460" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1142" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_452" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_126_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12290</Best-caseLatency>
                    <Average-caseLatency>12290</Average-caseLatency>
                    <Worst-caseLatency>12290</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.123 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.123 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.123 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12289</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>12288</TripCount>
                        <Latency>12288</Latency>
                        <AbsoluteTimeLatency>0.123 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_20_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_40_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_40" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_59_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_41_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_60_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_60" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_21</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_21_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_21_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_18_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>178</Best-caseLatency>
                    <Average-caseLatency>178</Average-caseLatency>
                    <Worst-caseLatency>178</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.780 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.780 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.780 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>177</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>176</TripCount>
                        <Latency>176</Latency>
                        <AbsoluteTimeLatency>1.760 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_17_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_17_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_17_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_17_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1192" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_430" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1184" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_127_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_127_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1193" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_431" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1185" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_417" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_113_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_128_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_128_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1194" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_432" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1186" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_419" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_114_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_129_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_129_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1195" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_433" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1187" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_421" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_115_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_130_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_130_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1196" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_434" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1188" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_423" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_116_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_131_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_131_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1197" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_435" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1189" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_425" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_117_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_132_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_132_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1198" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_436" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1190" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_427" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_118_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_133_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_133_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1199" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_437" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1191" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_429" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_119_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11266</Best-caseLatency>
                    <Average-caseLatency>11266</Average-caseLatency>
                    <Worst-caseLatency>11266</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.113 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.113 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.113 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>11265</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11264</TripCount>
                        <Latency>11264</Latency>
                        <AbsoluteTimeLatency>0.113 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_19_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_38_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_56_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_39_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_57_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_57" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_22</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_22_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_22_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_17_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>162</Best-caseLatency>
                    <Average-caseLatency>162</Average-caseLatency>
                    <Worst-caseLatency>162</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>161</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>160</TripCount>
                        <Latency>160</Latency>
                        <AbsoluteTimeLatency>1.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_16_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_16_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_16_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_16_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1241" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_407" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1233" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_120_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_120_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1242" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_408" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1234" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_394" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_106_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_121_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_121_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1243" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_409" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1235" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_396" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_107_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_122_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_122_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1244" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_410" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1236" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_398" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_108_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_123_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_123_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1245" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_411" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1237" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_400" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_109_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_124_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_124_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1246" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_412" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1238" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_402" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_110_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_125_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_125_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1247" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_413" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1239" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_404" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_111_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_126_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_126_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1248" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_414" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1240" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_406" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_112_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10242</Best-caseLatency>
                    <Average-caseLatency>10242</Average-caseLatency>
                    <Worst-caseLatency>10242</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.102 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.102 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.102 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10241</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10240</TripCount>
                        <Latency>10240</Latency>
                        <AbsoluteTimeLatency>0.102 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_18_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_36_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_36" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_53_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_37_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_54_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_54" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_23</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_23_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_23_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_16_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>146</Best-caseLatency>
                    <Average-caseLatency>146</Average-caseLatency>
                    <Worst-caseLatency>146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>144</TripCount>
                        <Latency>144</Latency>
                        <AbsoluteTimeLatency>1.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>174</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_15_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_15_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_15_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_15_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1290" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_384" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1282" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_113_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_113_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1291" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_385" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1283" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_371" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_99_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_114_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_114_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1292" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_386" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1284" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_373" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_100_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_115_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_115_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1293" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_387" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1285" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_375" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_101_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_116_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_116_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1294" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_388" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1286" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_377" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_102_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_117_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_117_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1295" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_389" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1287" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_103_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_118_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_118_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1296" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_390" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1288" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_381" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_104_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_119_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_119_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1297" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_391" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1289" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_383" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_105_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9218</Best-caseLatency>
                    <Average-caseLatency>9218</Average-caseLatency>
                    <Worst-caseLatency>9218</Worst-caseLatency>
                    <Best-caseRealTimeLatency>92.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>92.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>92.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9217</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <Latency>9216</Latency>
                        <AbsoluteTimeLatency>92.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>317</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_17_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_34_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_50_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_35_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_51_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_51" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_24</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_24_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_24_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5458</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_15_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>130</Best-caseLatency>
                    <Average-caseLatency>130</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.300 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.300 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>129</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>128</TripCount>
                        <Latency>128</Latency>
                        <AbsoluteTimeLatency>1.280 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>22</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>175</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_14_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_14_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_14_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_14_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1339" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_361" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1331" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_106_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_106_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1340" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_362" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1332" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_348" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_92_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_107_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_107_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1341" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_363" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1333" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_350" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_93_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_108_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_108_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1342" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_364" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1334" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_352" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_94_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_109_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_109_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1343" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_365" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1335" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_354" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_95_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_110_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_110_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1344" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_366" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1336" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_356" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_96_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_111_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_111_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1345" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_367" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1337" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_358" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_97_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_112_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_112_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1346" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_368" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1338" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_360" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_98_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8194</Best-caseLatency>
                    <Average-caseLatency>8194</Average-caseLatency>
                    <Worst-caseLatency>8194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <Latency>8192</Latency>
                        <AbsoluteTimeLatency>81.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>61</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>318</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_16_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_32_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_47_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_33_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_48_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_48" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_25</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_25_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_25_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4996</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5460</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_14_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>114</Best-caseLatency>
                    <Average-caseLatency>114</Average-caseLatency>
                    <Worst-caseLatency>114</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.140 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.140 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>113</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>112</TripCount>
                        <Latency>112</Latency>
                        <AbsoluteTimeLatency>1.120 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_13_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_13_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_13_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_13_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1388" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_338" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1380" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_99_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_99_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1389" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_339" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1381" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_325" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_85_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_100_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_100_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1390" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_340" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1382" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_327" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_86_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_101_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_101_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1391" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_341" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1383" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_329" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_87_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_102_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_102_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1392" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_342" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1384" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_331" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_88_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_103_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_103_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1393" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_343" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1385" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_333" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_89_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_104_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_104_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1394" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_344" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1386" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_90_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_105_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_105_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1395" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_345" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1387" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_337" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_91_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7170</Best-caseLatency>
                    <Average-caseLatency>7170</Average-caseLatency>
                    <Worst-caseLatency>7170</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7169</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>7168</TripCount>
                        <Latency>7168</Latency>
                        <AbsoluteTimeLatency>71.680 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_15_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_30_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_44_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_44" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_31_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_45_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_45" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_26</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_26_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_26_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4993</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5447</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_13_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>96</TripCount>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_12_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_12_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_12_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_12_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1437" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_315" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1429" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_92_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_92_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1438" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_316" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1430" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_302" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_78_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_93_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_93_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1439" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_317" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1431" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_79_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_94_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_94_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1440" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_318" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1432" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_306" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_80_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_95_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_95_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1441" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_319" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1433" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_308" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_81_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_96_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_96_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1442" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_320" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1434" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_310" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_82_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_97_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_97_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1443" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_321" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1435" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_312" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_83_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_98_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_98_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1444" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_322" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1436" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_314" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_84_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6146</Best-caseLatency>
                    <Average-caseLatency>6146</Average-caseLatency>
                    <Worst-caseLatency>6146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6145</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>6144</TripCount>
                        <Latency>6144</Latency>
                        <AbsoluteTimeLatency>61.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_14_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_28_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_41_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_29_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_42_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_42" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_27</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_27_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_27_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4993</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5447</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_12_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.820 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.820 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>80</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>165</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_11_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_11_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_11_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_11_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1486" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_292" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1478" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_85_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_85_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1487" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_293" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1479" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_279" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_71_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_86_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_86_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1488" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_294" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1480" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_281" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_72_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_87_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_87_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1489" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_295" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1481" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_283" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_73_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_88_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_88_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1490" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_296" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1482" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_285" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_74_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_89_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_89_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1491" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_297" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1483" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_287" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_75_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_90_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_90_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1492" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_298" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1484" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_289" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_76_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_91_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_91_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1493" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_299" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1485" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_291" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_77_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5122</Best-caseLatency>
                    <Average-caseLatency>5122</Average-caseLatency>
                    <Worst-caseLatency>5122</Worst-caseLatency>
                    <Best-caseRealTimeLatency>51.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>51.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>51.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5121</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5120</TripCount>
                        <Latency>5120</Latency>
                        <AbsoluteTimeLatency>51.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>315</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_13_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_26_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_38_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_27_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_39_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_39" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_28</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_28_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_28_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4993</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5447</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_11_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>20</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>168</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_10_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_10_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_10_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_10_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1535" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1527" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_78_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_78_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1536" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1528" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_256" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_64_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_79_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_79_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1537" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1529" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_258" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_65_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_80_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_80_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1538" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_272" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1530" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_260" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_66_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_81_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_81_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1539" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_273" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1531" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_67_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_82_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_82_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1540" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1532" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_264" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_68_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_83_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_83_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1541" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_275" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1533" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_69_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_84_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_84_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1542" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1534" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_70_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>316</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_12_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_24_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_35_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_25_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_36_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_36" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_29</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_29_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_29_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4993</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5451</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_10_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>50</Average-caseLatency>
                    <Worst-caseLatency>50</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>48</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_8_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_8_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_8_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_8_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1584" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1576" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_64_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_64_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1585" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1577" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_210" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_50_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_65_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_65_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1586" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_225" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1578" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_51_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_66_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_66_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1587" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1579" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_52_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_67_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_67_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1588" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1580" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_216" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_53_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_68_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_68_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1589" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_228" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1581" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_218" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_54_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_69_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_69_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1590" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_229" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1582" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_55_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_70_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_70_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1591" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_230" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1583" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_222" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_56_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3074</Best-caseLatency>
                    <Average-caseLatency>3074</Average-caseLatency>
                    <Worst-caseLatency>3074</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.740 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.740 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.740 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3073</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3072</TripCount>
                        <Latency>3072</Latency>
                        <AbsoluteTimeLatency>30.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_10_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_20_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_29_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_21_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_30_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_30" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_30</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_30_Pipeline_WriteC_Flattened_fu_179</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_30_Pipeline_Pipeline_N_Pipeline_M_fu_157</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4990</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5439</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_196_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_215_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_231_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_237_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_243_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_251_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_256_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_262_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_279_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_284_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_294_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_303_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_8_fu_308_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_318_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_327_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_334_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_339_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_348_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_353_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31_Pipeline_InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
            <Loops>
                <InitializeABuffer_Inner_InitializeABuffer_Outer/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.930</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner_InitializeABuffer_Outer>
                        <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner_InitializeABuffer_Outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:35</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner_InitializeABuffer_Outer>
                            <Name>InitializeABuffer_Inner_InitializeABuffer_Outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner_InitializeABuffer_Outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>161</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_108_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_7_fu_114_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln35_fu_123_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_fu_129_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3147_fu_162_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln3147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="select" PRAGMA="" RTLNAME="select_ln31_7_fu_168_p3" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln31_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_0_fu_137_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_0" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner_InitializeABuffer_Outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln35_fu_143_p2" SOURCE="../kernel/Compute.cpp:35" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln35" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4506</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3945</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_367_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_7_fu_373_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_382_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_388_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_455_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_7_fu_461_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_472_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_477_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_490_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_500_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_396_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_412_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_418_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_7_fu_424_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_430_p2" SOURCE="../kernel/Compute.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_524_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_2_fu_776_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_547_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_889_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1633" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_200" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1625" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_893_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_57_fu_582_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_57_fu_900_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1634" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_201" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1626" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_187" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_43_fu_904_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_58_fu_611_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_58_fu_911_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1635" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_202" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1627" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_189" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_44_fu_915_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_59_fu_640_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_59_fu_922_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1636" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_203" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1628" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_45_fu_926_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_60_fu_669_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_60_fu_933_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1637" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_204" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1629" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_193" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_46_fu_937_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_61_fu_698_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_61_fu_944_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1638" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1630" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_195" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_47_fu_948_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_62_fu_727_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_62_fu_955_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1639" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1631" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_197" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_48_fu_959_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_63_fu_756_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_63_fu_966_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1640" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_207" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1632" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_49_fu_970_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_436_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>59</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>314</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_130_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_136_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_152_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_9_fu_177_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_191_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_18_fu_197_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_26_fu_203_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_19_fu_209_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_27_fu_217_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_27" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_31</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_31_Pipeline_WriteC_Flattened_fu_221</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_31_Pipeline_Pipeline_N_Pipeline_M_fu_199</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4991</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5478</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_238_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_257_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_273_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_279_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_285_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_293_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_298_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_304_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_321_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_326_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_336_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_345_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_7_fu_350_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_360_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_369_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_376_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_381_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_390_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_395_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.481</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>31</Latency>
                        <AbsoluteTimeLatency>0.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:23</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln23_fu_55_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln23_fu_61_p2" SOURCE="../kernel/Compute.cpp:23" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln23" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.587</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1025</Best-caseLatency>
                    <Average-caseLatency>1025</Average-caseLatency>
                    <Worst-caseLatency>1025</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1023</Latency>
                        <AbsoluteTimeLatency>10.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Loop1>
                            <Name>Loop 1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:26</SourceLocation>
                        </Loop1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_57_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Loop 1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_63_p2" SOURCE="../kernel/Compute.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_Pipeline_InitializeABuffer_Inner</Name>
            <Loops>
                <InitializeABuffer_Inner/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.164</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <InitializeABuffer_Inner>
                        <Name>InitializeABuffer_Inner</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </InitializeABuffer_Inner>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <InitializeABuffer_Inner>
                            <Name>InitializeABuffer_Inner</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:31</SourceLocation>
                        </InitializeABuffer_Inner>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>74</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="InitializeABuffer_Inner" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_68_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="InitializeABuffer_Inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_74_p2" SOURCE="../kernel/Compute.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_Pipeline_Pipeline_N_Pipeline_M</Name>
            <Loops>
                <Pipeline_N_Pipeline_M/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1033</Best-caseLatency>
                    <Average-caseLatency>1033</Average-caseLatency>
                    <Worst-caseLatency>1033</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Pipeline_N_Pipeline_M>
                        <Name>Pipeline_N_Pipeline_M</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1031</Latency>
                        <AbsoluteTimeLatency>10.310 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Pipeline_N_Pipeline_M>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:67</SourceLocation>
                    <SummaryOfLoopViolations>
                        <Pipeline_N_Pipeline_M>
                            <Name>Pipeline_N_Pipeline_M</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:64</SourceLocation>
                        </Pipeline_N_Pipeline_M>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4505</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3907</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln64_fu_341_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_347_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln67_fu_356_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_fu_362_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_1_fu_423_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln64_1_fu_429_p3" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln64_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add91_fu_440_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add106_fu_445_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_458_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsN_fu_468_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsN" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln82_fu_370_p2" SOURCE="../kernel/Compute.cpp:82" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln83_fu_386_p2" SOURCE="../kernel/Compute.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_fu_392_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="and_ln80_1_fu_398_p2" SOURCE="../kernel/Compute.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln80_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add115_fu_492_p2" SOURCE="../kernel/Compute.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="cPrev_1_fu_744_p3" SOURCE="../kernel/Compute.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="cPrev_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_fu_515_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_fu_857_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1684" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1676" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_fu_861_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_1_fu_550_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_1_fu_868_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1685" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1677" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_1_fu_872_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_2_fu_579_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_2_fu_879_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1686" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1678" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_2_fu_883_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_3_fu_608_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_3_fu_890_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1687" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1679" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_3_fu_894_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_4_fu_637_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_4_fu_901_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1688" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1680" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_4_fu_905_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_5_fu_666_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_5_fu_912_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1689" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1681" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_5_fu_916_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_6_fu_695_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_6_fu_923_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1690" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1682" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_6_fu_927_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="setlt" PRAGMA="" RTLNAME="inBoundsM_7_fu_724_p2" SOURCE="../kernel/Compute.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="inBoundsM_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="and" PRAGMA="" RTLNAME="inBounds_7_fu_934_p2" SOURCE="../kernel/Compute.cpp:127" STORAGESUBTYPE="" URAM="0" VARIABLE="inBounds_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="1" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U1691" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:50" STORAGESUBTYPE="" URAM="0" VARIABLE="res_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="2" LOOP="Pipeline_N_Pipeline_M" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U1683" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Operators.h:25" STORAGESUBTYPE="" URAM="0" VARIABLE="res_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="select" PRAGMA="" RTLNAME="select_ln296_7_fu_938_p3" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:296" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln296_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Pipeline_N_Pipeline_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln67_fu_404_p2" SOURCE="../kernel/Compute.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln67" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement_Pipeline_WriteC_Flattened</Name>
            <Loops>
                <WriteC_Flattened/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.188</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1026</Best-caseLatency>
                    <Average-caseLatency>1026</Average-caseLatency>
                    <Worst-caseLatency>1026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.260 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.260 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.260 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1025</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_Flattened>
                        <Name>WriteC_Flattened</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1024</TripCount>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_Flattened>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:161</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_Flattened>
                            <Name>WriteC_Flattened</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:191</SourceLocation>
                        </WriteC_Flattened>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>289</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln168_fu_119_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_125_p2" SOURCE="../kernel/Compute.cpp:168" STORAGESUBTYPE="" URAM="0" VARIABLE="i_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln170_fu_141_p2" SOURCE="../kernel/Compute.cpp:170" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln170" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="m1_1_fu_166_p2" SOURCE="../kernel/Compute.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="m1_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln187_fu_180_p2" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="n1_4_fu_186_p2" SOURCE="../kernel/Compute.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="add" PRAGMA="" RTLNAME="inner_2_fu_192_p2" SOURCE="../kernel/Compute.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="n1_5_fu_198_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_Flattened" OPTYPE="select" PRAGMA="" RTLNAME="inner_3_fu_206_p3" SOURCE="../kernel/Compute.cpp:187" STORAGESUBTYPE="" URAM="0" VARIABLE="inner_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ProcessingElement</Name>
            <Loops>
                <OuterTile_N>
                    <OuterTile_M>
                        <Collapse_K/>
                    </OuterTile_M>
                </OuterTile_N>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.376</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OuterTile_N>
                        <Name>OuterTile_N</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>8388608</max>
                            </range>
                        </TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <OuterTile_M>
                            <Name>OuterTile_M</Name>
                            <Slack>7.30</Slack>
                            <TripCount>
                                <range>
                                    <min>0</min>
                                    <max>8388608</max>
                                </range>
                            </TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_ProcessingElement_Pipeline_WriteC_Flattened_fu_177</Instance>
                            </InstanceList>
                            <Collapse_K>
                                <Name>Collapse_K</Name>
                                <Slack>7.30</Slack>
                                <TripCount>undef</TripCount>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>1035</IterationLatency>
                                <PipelineDepth>1035</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList>
                                    <Instance>grp_ProcessingElement_Pipeline_Pipeline_N_Pipeline_M_fu_159</Instance>
                                </InstanceList>
                            </Collapse_K>
                        </OuterTile_M>
                    </OuterTile_N>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                    <SummaryOfLoopViolations>
                        <OuterTile_N>
                            <Name>OuterTile_N</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Compute.cpp:54</SourceLocation>
                            <OuterTile_M>
                                <Name>OuterTile_M</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../kernel/Compute.cpp:56</SourceLocation>
                                <Collapse_K>
                                    <Name>Collapse_K</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../kernel/Compute.cpp:60</SourceLocation>
                                </Collapse_K>
                            </OuterTile_M>
                        </OuterTile_N>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5079</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5278</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="aBuffer_U" SOURCE="../kernel/Compute.cpp:23" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="aBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="cBuffer_U" SOURCE="../kernel/Compute.cpp:26" STORAGESIZE="256 1024 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="cBuffer" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_192_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i103_fu_211_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub60_fu_227_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub63_fu_233_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub66_fu_239_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln54_fu_247_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_N" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_252_p2" SOURCE="../kernel/Compute.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_N" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp61_fu_258_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln56_fu_275_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OuterTile_M" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_280_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln56" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="OuterTile_M" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp64_fu_290_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_299_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Collapse_K" OPTYPE="add" PRAGMA="" RTLNAME="k_32_fu_304_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="k_32" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond90_fu_314_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp111_fu_323_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp67_fu_330_p2" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="Collapse_K" OPTYPE="select" PRAGMA="" RTLNAME="cond_fu_335_p3" SOURCE="../kernel/Compute.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="cond" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="tmp1_fu_344_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="Collapse_K" OPTYPE="or" PRAGMA="" RTLNAME="brmerge282_fu_349_p2" SOURCE="../kernel/Compute.cpp:56" STORAGESUBTYPE="" URAM="0" VARIABLE="brmerge282" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWidthC_Pipeline_ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1</Name>
            <Loops>
                <ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1>
                        <Name>ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:339</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1>
                            <Name>ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:335</SourceLocation>
                        </ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>645</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47798</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln333_fu_175_p2" SOURCE="../kernel/Memory.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln333" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln333_fu_183_p2" SOURCE="../kernel/Memory.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln333" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln335_fu_189_p2" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln333_fu_194_p2" SOURCE="../kernel/Memory.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln333" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln339_fu_200_p2" SOURCE="../kernel/Memory.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln339" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln333_fu_206_p2" SOURCE="../kernel/Memory.cpp:333" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln333" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln335_fu_212_p2" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln335_fu_274_p3" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln335" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln335_1_fu_218_p3" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln335_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_fu_296_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_fu_302_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_fu_308_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_1_fu_318_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_fu_324_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_2_fu_351_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_1_fu_357_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_1_fu_363_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_3_fu_373_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_7_fu_379_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_4_fu_406_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_2_fu_412_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_2_fu_418_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_5_fu_428_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_8_fu_434_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_6_fu_461_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_3_fu_467_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_3_fu_473_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_7_fu_483_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_9_fu_489_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_8_fu_516_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_4_fu_522_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_4_fu_528_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_9_fu_538_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_10_fu_544_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_10_fu_571_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_5_fu_577_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_5_fu_583_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_11_fu_593_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_11_fu_599_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_12_fu_626_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_6_fu_632_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_6_fu_638_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_13_fu_648_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_12_fu_654_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_14_fu_681_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln183_7_fu_687_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln183_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln183_7_fu_693_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln183_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln183_15_fu_703_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln183_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln183_13_fu_709_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:183" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln183_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln348_fu_230_p2" SOURCE="../kernel/Memory.cpp:348" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln348" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_236_p2" SOURCE="../kernel/Memory.cpp:339" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln335_fu_242_p2" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln335" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ConvertWidthC_N_ConvertWidthC_M_VITIS_LOOP_339_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln335_2_fu_248_p3" SOURCE="../kernel/Memory.cpp:335" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln335_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertWidthC</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.681</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:359</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>785</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47984</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_103_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i2_fu_123_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_33ns_30ns_63_1_1_U1718" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound4" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>WriteC_Pipeline_WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1</Name>
            <Loops>
                <WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>288230376151711808</Average-caseLatency>
                    <Worst-caseLatency>1152921504606846976</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.9e+09 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.2e+10 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 1152921504606846977</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1>
                        <Name>WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1152921504606846976</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 1152921504606847046</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.2e+10 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>72</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:374</SourceLocation>
                    <SummaryOfLoopViolations>
                        <WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1>
                            <Name>WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../kernel/Memory.cpp:372</SourceLocation>
                        </WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1108</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1037</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln368_fu_262_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_fu_273_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln370_fu_279_p2" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln370" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln368_fu_445_p3" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln368_fu_284_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln374_fu_290_p2" SOURCE="../kernel/Memory.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln368_fu_296_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln368" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln372_fu_302_p2" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln372" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln368_1_fu_308_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln368_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln368_1_fu_452_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln368_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln368_1_fu_458_p3" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln368_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_fu_465_p2" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="or" PRAGMA="" RTLNAME="empty_143_fu_314_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="n1_mid26_fu_320_p3" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="n1_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_328_p2" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_334_p2" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln374_mid211_fu_340_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln374_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln370_fu_471_p3" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln370" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_fu_346_p2" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln372" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="or" PRAGMA="" RTLNAME="empty_144_fu_352_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="or" PRAGMA="" RTLNAME="empty_145_fu_358_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="m1m_mid2_fu_364_p3" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="m1m_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln372_fu_372_p3" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln372" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_fu_505_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="add" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="setlt" PRAGMA="" RTLNAME="cmp18_fu_512_p2" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_28ns_32_1_1_U1726" SOURCE="../kernel/Memory.cpp:368" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln379_fu_520_p2" SOURCE="../kernel/Memory.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln379" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln379_fu_526_p2" SOURCE="../kernel/Memory.cpp:379" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln379" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_535_p2" SOURCE="../kernel/Memory.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln50" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_553_p2" SOURCE="/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln374_fu_380_p2" SOURCE="../kernel/Memory.cpp:374" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln374" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln372_1_fu_386_p2" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln372_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln372_1_fu_392_p3" SOURCE="../kernel/Memory.cpp:372" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln372_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln370_1_fu_400_p2" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln370_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="WriteC_OuterTile_N_WriteC_OuterTile_M_WriteC_N1_WriteC_M1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln370_1_fu_406_p3" SOURCE="../kernel/Memory.cpp:370" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln370_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>WriteC</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>288230376151711808</Average-caseLatency>
                    <Worst-caseLatency>1152921504606846976</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.9e+09 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.2e+10 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 1152921504606847050</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Memory.cpp:392</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>6</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1322</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1237</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_fu_104_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i3_fu_124_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24ns_38ns_61_1_1_U1735" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="bound17" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatrixMultiplicationKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../kernel/Top.cpp:27</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>579</BRAM_18K>
                    <AVAIL_BRAM>5376</AVAIL_BRAM>
                    <UTIL_BRAM>10</UTIL_BRAM>
                    <DSP>1323</DSP>
                    <AVAIL_DSP>12288</AVAIL_DSP>
                    <UTIL_DSP>10</UTIL_DSP>
                    <FF>180051</FF>
                    <AVAIL_FF>3456000</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>267845</LUT>
                    <AVAIL_LUT>1728000</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>1280</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="c_c_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="64 7 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="c_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_0_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_1_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_2_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_3_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_4_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_5_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_6_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_7_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_8_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_9_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_10_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_11_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_12_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_13_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_14_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aSplit_15_U" SOURCE=":0" STORAGESIZE="32 1024 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aSplit_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c5_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_k_c8_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_k_c8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c13_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_0_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bMemory_U" SOURCE="../kernel/Top.cpp:48" STORAGESIZE="512 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bMemory" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c4_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_k_c7_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_k_c7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c12_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bFeed_U" SOURCE="../kernel/Top.cpp:86" STORAGESIZE="256 2 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bFeed" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c3_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_k_c6_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_k_c6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c11_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_0_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_1_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_1_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_0_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_1_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c1_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c9_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_2_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_2_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_2_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_3_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_3_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_3_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_4_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_4_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_4_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_5_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_5_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_5_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_6_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_6_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_6_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_7_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_7_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_7_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_8_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_8_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_8_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_9_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_9_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_9_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_10_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_10_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_10_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_11_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_11_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_11_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_12_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_12_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_12_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_13_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_13_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_13_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_14_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_14_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_14_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_15_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_15_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_15_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_16_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_16_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_16_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_17_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_17_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_17_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_18_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_18_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_18_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_19_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_19_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_19_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_20_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_20_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_20_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_21_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_21_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_21_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_22_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_22_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_22_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_23_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_23_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_23_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_24_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_24_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_24_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_25_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_25_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_25_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_26_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_26_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_26_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_27_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_27_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_27_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_28_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_28_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_28_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_29_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_29_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_29_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_30_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_30_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_30_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="aPipes_31_U" SOURCE=":0" STORAGESIZE="32 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="aPipes_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="bPipes_31_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="bPipes_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cPipes_31_U" SOURCE=":0" STORAGESIZE="256 4 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cPipes_31" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c2_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_k_c_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_k_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c10_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="15" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cMemory_U" SOURCE="../kernel/Top.cpp:109" STORAGESIZE="512 64 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cMemory" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_n_c_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_n_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="size_m_c_U" SOURCE="../kernel/Top.cpp:27" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="size_m_c" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="15" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>aSplit_0_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_1_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_2_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_3_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_4_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_5_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_6_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_7_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_8_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_9_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_10_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_11_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_12_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_13_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_14_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aSplit_15_U</Name>
            <ParentInst/>
            <StaticDepth>1024</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_0_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bMemory_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bFeed_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_0_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_1_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_1_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_0_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_1_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_2_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_2_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_2_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_3_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_3_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_3_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_4_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_4_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_4_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_5_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_5_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_5_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_6_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_6_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_6_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_7_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_7_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_7_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_8_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_8_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_8_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_9_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_9_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_9_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_10_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_10_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_10_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_11_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_11_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_11_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_12_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_12_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_12_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_13_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_13_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_13_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_14_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_14_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_14_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_15_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_15_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_15_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_16_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_16_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_16_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_17_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_17_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_17_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_18_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_18_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_18_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_19_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_19_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_19_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_20_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_20_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_20_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_21_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_21_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_21_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_22_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_22_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_22_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_23_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_23_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_23_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_24_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_24_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_24_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_25_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_25_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_25_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_26_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_26_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_26_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_27_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_27_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_27_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_28_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_28_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_28_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_29_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_29_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_29_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_30_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_30_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_30_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>aPipes_31_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>bPipes_31_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cPipes_31_U</Name>
            <ParentInst/>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>cMemory_U</Name>
            <ParentInst/>
            <StaticDepth>64</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="DataPack&lt;float, 16&gt; const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="DataPack&lt;float, 16&gt; const *" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="out" srcType="DataPack&lt;float, 16&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="c_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size_n" index="3" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size_n" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size_k" index="4" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size_k" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size_m" index="5" direction="in" srcType="unsigned int const " srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size_m" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="a_1" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 31 to 0 of a"/>
                    </fields>
                </register>
                <register offset="0x14" name="a_2" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 63 to 32 of a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="b_1" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 31 to 0 of b"/>
                    </fields>
                </register>
                <register offset="0x20" name="b_2" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 63 to 32 of b"/>
                    </fields>
                </register>
                <register offset="0x28" name="c_1" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 31 to 0 of c"/>
                    </fields>
                </register>
                <register offset="0x2c" name="c_2" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 63 to 32 of c"/>
                    </fields>
                </register>
                <register offset="0x34" name="size_n" access="W" description="Data signal of size_n" range="32">
                    <fields>
                        <field offset="0" width="32" name="size_n" access="W" description="Bit 31 to 0 of size_n"/>
                    </fields>
                </register>
                <register offset="0x3c" name="size_k" access="W" description="Data signal of size_k" range="32">
                    <fields>
                        <field offset="0" width="32" name="size_k" access="W" description="Bit 31 to 0 of size_k"/>
                    </fields>
                </register>
                <register offset="0x44" name="size_m" access="W" description="Data signal of size_m" range="32">
                    <fields>
                        <field offset="0" width="32" name="size_m" access="W" description="Bit 31 to 0 of size_m"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="c"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="size_n"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="size_k"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="size_m"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="c"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="c"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=15</column>
                    <column name="m_axi_gmem1">READ_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=15</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=15</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">a_1, 0x10, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">a_2, 0x14, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">b_1, 0x1c, 32, W, Data signal of b, </column>
                    <column name="s_axi_control">b_2, 0x20, 32, W, Data signal of b, </column>
                    <column name="s_axi_control">c_1, 0x28, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">c_2, 0x2c, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">size_n, 0x34, 32, W, Data signal of size_n, </column>
                    <column name="s_axi_control">size_k, 0x3c, 32, W, Data signal of size_k, </column>
                    <column name="s_axi_control">size_m, 0x44, 32, W, Data signal of size_m, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, DataPack&lt;float 16&gt; const *</column>
                    <column name="b">in, DataPack&lt;float 16&gt; const *</column>
                    <column name="c">out, DataPack&lt;float 16&gt;*</column>
                    <column name="size_n">in, unsigned int const </column>
                    <column name="size_k">in, unsigned int const </column>
                    <column name="size_m">in, unsigned int const </column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="a">m_axi_gmem0, interface, , channel=0</column>
                    <column name="a">s_axi_control, register, offset, name=a_1 offset=0x10 range=32</column>
                    <column name="a">s_axi_control, register, offset, name=a_2 offset=0x14 range=32</column>
                    <column name="b">m_axi_gmem1, interface, , channel=0</column>
                    <column name="b">s_axi_control, register, offset, name=b_1 offset=0x1c range=32</column>
                    <column name="b">s_axi_control, register, offset, name=b_2 offset=0x20 range=32</column>
                    <column name="c">m_axi_gmem2, interface, , channel=0</column>
                    <column name="c">s_axi_control, register, offset, name=c_1 offset=0x28 range=32</column>
                    <column name="c">s_axi_control, register, offset, name=c_2 offset=0x2c range=32</column>
                    <column name="size_n">s_axi_control, register, , name=size_n offset=0x34 range=32</column>
                    <column name="size_k">s_axi_control, register, , name=size_k offset=0x3c range=32</column>
                    <column name="size_m">s_axi_control, register, , name=size_m offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem1">read, 32, 512, ReadB_BufferB_M1, ../kernel/Memory.cpp:279:9</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">a, ../kernel/Memory.cpp:64:14, read, Fail, , ReadA_N2, ../kernel/Memory.cpp:99:3, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem1">memory, /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406:10, read, Widen Fail, , ReadB_BufferB_M1, ../kernel/Memory.cpp:279:9, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem1">memory, /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406:10, read, Fail, , ReadB_K, ../kernel/Memory.cpp:277:7, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem1">memory, /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406:10, read, Inferred, 32, ReadB_BufferB_M1, ../kernel/Memory.cpp:279:9, , </column>
                    <column name="m_axi_gmem2">memory, /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150:8, write, Fail, , WriteC_M1, ../kernel/Memory.cpp:374:9, 214-232, Access store is in the conditional branch</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:133" status="valid" parentFunction="datapack&lt;t, width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:138" status="valid" parentFunction="datapack&lt;t, width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:143" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:149" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:157" status="valid" parentFunction="operator type-parameter-0-0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:162" status="valid" parentFunction="get" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:175" status="valid" parentFunction="set" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:189" status="valid" parentFunction="fill" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:192" status="valid" parentFunction="fill" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:198" status="valid" parentFunction="pack" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:201" status="valid" parentFunction="pack" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:207" status="valid" parentFunction="unpack" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:210" status="valid" parentFunction="unpack" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:217" status="valid" parentFunction="range" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:221" status="valid" parentFunction="range" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:228" status="valid" parentFunction="operator&lt;&lt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:233" status="valid" parentFunction="operator&gt;&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:238" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:252" status="valid" parentFunction="shiftto" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:257" status="valid" parentFunction="shiftto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:285" status="valid" parentFunction="datapackproxy&lt;t, width&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:295" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:300" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:305" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:310" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:315" status="valid" parentFunction="operator type-parameter-0-0" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/DataPack.h:330" status="valid" parentFunction="operator[]" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:414" status="valid" parentFunction="operator+=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:415" status="valid" parentFunction="operator*=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:416" status="valid" parentFunction="operator-=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:417" status="valid" parentFunction="operator/=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:418" status="valid" parentFunction="operator^=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:419" status="valid" parentFunction="operator|=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/DataPack.h:420" status="valid" parentFunction="operator&amp;=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:24" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:49" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:67" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:80" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:93" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:108" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/Operators.h:111" status="valid" parentFunction="apply" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Operators.h:117" status="valid" parentFunction="identity" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../hlslib/include/hlslib/xilinx/Operators.h:120" status="valid" parentFunction="identity" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:84" status="valid" parentFunction="stream&lt;type-parameter-0-0, 0, hlslib::storage::unspecified&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:92" status="valid" parentFunction="stream&lt;type-parameter-0-0, 0, hlslib::storage::unspecified&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:114" status="valid" parentFunction="stream&lt;type-parameter-0-0, 0, hlslib::storage::unspecified&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:145" status="valid" parentFunction="push" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:152" status="valid" parentFunction="pop" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:162" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:168" status="valid" parentFunction="read" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:174" status="valid" parentFunction="write" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:180" status="valid" parentFunction="empty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:186" status="valid" parentFunction="full" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:198" status="valid" parentFunction="readblocking" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:236" status="valid" parentFunction="readnonblocking" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:256" status="valid" parentFunction="readoptimistic" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:276" status="valid" parentFunction="writeblocking" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:292" status="valid" parentFunction="writeoptimistic" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:303" status="valid" parentFunction="writeoptimistic" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:323" status="valid" parentFunction="isempty" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:342" status="valid" parentFunction="size" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:405" status="valid" parentFunction="writeblocking" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:442" status="valid" parentFunction="writenonblocking" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:460" status="valid" parentFunction="isfull" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:494" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../hlslib/include/hlslib/xilinx/Stream.h:498" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="../hlslib/include/hlslib/xilinx/Stream.h:500" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="this-&gt;stream_" isDirective="0" options="variable=this-&gt;stream_ depth=depth"/>
        <Pragma type="bind_storage" location="../hlslib/include/hlslib/xilinx/Stream.h:502" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="this-&gt;stream_" isDirective="0" options="variable=this-&gt;stream_ type=FIFO impl=BRAM"/>
        <Pragma type="bind_storage" location="../hlslib/include/hlslib/xilinx/Stream.h:504" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="this-&gt;stream_" isDirective="0" options="variable=this-&gt;stream_ type=FIFO impl=LUTRAM"/>
        <Pragma type="bind_storage" location="../hlslib/include/hlslib/xilinx/Stream.h:506" status="valid" parentFunction="stream&lt;t, depth, &gt;" variable="this-&gt;stream_" isDirective="0" options="variable=this-&gt;stream_ type=FIFO impl=SRL"/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:100" status="valid" parentFunction="sizekmemory" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:105" status="valid" parentFunction="sizemmemory" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:110" status="valid" parentFunction="outertilesn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:115" status="valid" parentFunction="outertilesm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:122" status="valid" parentFunction="totalreadsfroma" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../include/MatrixMultiplication.h:130" status="valid" parentFunction="totalreadsfromb" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../kernel/Compute.cpp:27" status="valid" parentFunction="processingelement" variable="cBuffer" isDirective="0" options="variable=cBuffer complete dim=2"/>
        <Pragma type="pipeline" location="../kernel/Compute.cpp:36" status="valid" parentFunction="processingelement" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Compute.cpp:37" status="valid" parentFunction="processingelement" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Compute.cpp:48" status="warning" parentFunction="processingelement" variable="" isDirective="0" options="II=1">
            <Msg msg_id="207-5575" msg_severity="WARNING" msg_body="Only for/while/do loop or function body support the pipeline pragma"/>
        </Pragma>
        <Pragma type="pipeline" location="../kernel/Compute.cpp:70" status="valid" parentFunction="processingelement" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Compute.cpp:71" status="valid" parentFunction="processingelement" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../kernel/Compute.cpp:88" status="valid" parentFunction="processingelement" variable="aBuffer" isDirective="0" options="variable=aBuffer false"/>
        <Pragma type="dependence" location="../kernel/Compute.cpp:102" status="valid" parentFunction="processingelement" variable="aBuffer" isDirective="0" options="variable=aBuffer false"/>
        <Pragma type="unroll" location="../kernel/Compute.cpp:110" status="valid" parentFunction="processingelement" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../kernel/Compute.cpp:122" status="valid" parentFunction="processingelement" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../kernel/Compute.cpp:138" status="warning" parentFunction="processingelement" variable="cBuffer" isDirective="0" options="variable=cBuffer false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'Unroll_M' (../kernel/Compute.cpp:121:15) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="pipeline" location="../kernel/Compute.cpp:169" status="valid" parentFunction="processingelement" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="../kernel/Memory.cpp:14" status="valid" parentFunction="indexa" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:39" status="valid" parentFunction="indexb" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:49" status="valid" parentFunction="indexc" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:63" status="valid" parentFunction="_readainner" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../kernel/Memory.cpp:67" status="valid" parentFunction="_readainner" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:77" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:82" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:83" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:97" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:100" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:101" status="valid" parentFunction="_readainnerloop" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:133" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:138" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:139" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../kernel/Memory.cpp:152" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:154" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:155" status="valid" parentFunction="_transposeainner" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:280" status="valid" parentFunction="readb" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:281" status="valid" parentFunction="readb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:307" status="valid" parentFunction="convertwidthb" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:308" status="valid" parentFunction="convertwidthb" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../kernel/Memory.cpp:315" status="valid" parentFunction="convertwidthb" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:340" status="valid" parentFunction="convertwidthc" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:341" status="valid" parentFunction="convertwidthc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../kernel/Memory.cpp:345" status="valid" parentFunction="convertwidthc" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:375" status="valid" parentFunction="writec" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:376" status="valid" parentFunction="writec" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../kernel/Memory.cpp:423" status="valid" parentFunction="feedb" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../kernel/Memory.cpp:424" status="valid" parentFunction="feedb" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../kernel/Top.cpp:20" status="valid" parentFunction="matrixmultiplicationkernel" variable="a" isDirective="0" options="m_axi port=a offset=slave bundle=gmem0 max_read_burst_length=16"/>
        <Pragma type="interface" location="../kernel/Top.cpp:21" status="valid" parentFunction="matrixmultiplicationkernel" variable="b" isDirective="0" options="m_axi port=b offset=slave bundle=gmem1 max_read_burst_length=16"/>
        <Pragma type="interface" location="../kernel/Top.cpp:22" status="valid" parentFunction="matrixmultiplicationkernel" variable="c" isDirective="0" options="m_axi port=c offset=slave bundle=gmem2 max_write_burst_length=16"/>
        <Pragma type="interface" location="../kernel/Top.cpp:23" status="valid" parentFunction="matrixmultiplicationkernel" variable="size_n" isDirective="0" options="s_axilite port=size_n"/>
        <Pragma type="interface" location="../kernel/Top.cpp:24" status="valid" parentFunction="matrixmultiplicationkernel" variable="size_k" isDirective="0" options="s_axilite port=size_k"/>
        <Pragma type="interface" location="../kernel/Top.cpp:25" status="valid" parentFunction="matrixmultiplicationkernel" variable="size_m" isDirective="0" options="s_axilite port=size_m"/>
        <Pragma type="interface" location="../kernel/Top.cpp:26" status="valid" parentFunction="matrixmultiplicationkernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="../kernel/Top.cpp:27" status="warning" parentFunction="matrixmultiplicationkernel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="../kernel/Top.cpp:38" status="valid" parentFunction="matrixmultiplicationkernel" variable="aSplit" isDirective="0" options="variable=aSplit complete dim=1"/>
        <Pragma type="stream" location="../kernel/Top.cpp:39" status="valid" parentFunction="matrixmultiplicationkernel" variable="aSplit" isDirective="0" options="variable=aSplit depth=2*kOuterTileSizeN"/>
        <Pragma type="stream" location="../kernel/Top.cpp:41" status="valid" parentFunction="matrixmultiplicationkernel" variable="aConvert" isDirective="0" options="variable=aConvert depth=2"/>
        <Pragma type="stream" location="../kernel/Top.cpp:49" status="valid" parentFunction="matrixmultiplicationkernel" variable="bMemory" isDirective="0" options="variable=bMemory depth=2*kOuterTileSizeMMemory"/>
        <Pragma type="array_partition" location="../kernel/Top.cpp:52" status="valid" parentFunction="matrixmultiplicationkernel" variable="aPipes" isDirective="0" options="variable=aPipes complete dim=1"/>
        <Pragma type="stream" location="../kernel/Top.cpp:53" status="valid" parentFunction="matrixmultiplicationkernel" variable="aPipes" isDirective="0" options="variable=aPipes depth=kPipeDepth"/>
        <Pragma type="array_partition" location="../kernel/Top.cpp:56" status="valid" parentFunction="matrixmultiplicationkernel" variable="bPipes" isDirective="0" options="variable=bPipes complete dim=1"/>
        <Pragma type="stream" location="../kernel/Top.cpp:57" status="valid" parentFunction="matrixmultiplicationkernel" variable="bPipes" isDirective="0" options="variable=bPipes depth=kPipeDepth"/>
        <Pragma type="array_partition" location="../kernel/Top.cpp:60" status="valid" parentFunction="matrixmultiplicationkernel" variable="cPipes" isDirective="0" options="variable=cPipes complete dim=1"/>
        <Pragma type="stream" location="../kernel/Top.cpp:61" status="valid" parentFunction="matrixmultiplicationkernel" variable="cPipes" isDirective="0" options="variable=cPipes depth=kPipeDepth"/>
        <Pragma type="stream" location="../kernel/Top.cpp:87" status="valid" parentFunction="matrixmultiplicationkernel" variable="bFeed" isDirective="0" options="variable=bFeed depth=2"/>
        <Pragma type="unroll" location="../kernel/Top.cpp:96" status="valid" parentFunction="matrixmultiplicationkernel" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../kernel/Top.cpp:97" status="warning" parentFunction="matrixmultiplicationkernel" variable="aPipes" isDirective="0" options="variable=aPipes inter false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="dependence" location="../kernel/Top.cpp:98" status="warning" parentFunction="matrixmultiplicationkernel" variable="bPipes" isDirective="0" options="variable=bPipes inter false">
            <Msg msg_id="214-327" msg_severity="WARNING" msg_body="Dependence pragma in loop 'VITIS_LOOP_95_1' (../kernel/Top.cpp:95:20) is removed because the loop is unrolled completely"/>
        </Pragma>
        <Pragma type="stream" location="../kernel/Top.cpp:110" status="valid" parentFunction="matrixmultiplicationkernel" variable="cMemory" isDirective="0" options="variable=cMemory depth=2*kOuterTileSizeMMemory"/>
    </PragmaReport>
</profile>

