{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1623487976372 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1623487976372 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 12 16:52:56 2021 " "Processing started: Sat Jun 12 16:52:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1623487976372 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1623487976372 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buzzer_test -c buzzer_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off buzzer_test -c buzzer_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1623487976372 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1623487976869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buzzer_test-buzzer " "Found design unit 1: buzzer_test-buzzer" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623487977331 ""} { "Info" "ISGN_ENTITY_NAME" "1 buzzer_test " "Found entity 1: buzzer_test" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1623487977331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1623487977331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer_test " "Elaborating entity \"buzzer_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1623487977365 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BeatS buzzer_test.vhd(34) " "VHDL Process Statement warning at buzzer_test.vhd(34): signal \"BeatS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623487977371 "|buzzer_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ToneS buzzer_test.vhd(36) " "VHDL Process Statement warning at buzzer_test.vhd(36): signal \"ToneS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623487977371 "|buzzer_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S_P_N buzzer_test.vhd(37) " "VHDL Process Statement warning at buzzer_test.vhd(37): signal \"S_P_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1623487977371 "|buzzer_test"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Do_Re_Mi Do_Re_Mi~_emulated Do_Re_Mi~1 " "Register \"Do_Re_Mi\" is converted into an equivalent circuit using register \"Do_Re_Mi~_emulated\" and latch \"Do_Re_Mi~1\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|Do_Re_Mi"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[9\] BeatN\[9\]~_emulated BeatN\[9\]~1 " "Register \"BeatN\[9\]\" is converted into an equivalent circuit using register \"BeatN\[9\]~_emulated\" and latch \"BeatN\[9\]~1\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[8\] BeatN\[8\]~_emulated BeatN\[8\]~5 " "Register \"BeatN\[8\]\" is converted into an equivalent circuit using register \"BeatN\[8\]~_emulated\" and latch \"BeatN\[8\]~5\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[7\] BeatN\[7\]~_emulated BeatN\[7\]~9 " "Register \"BeatN\[7\]\" is converted into an equivalent circuit using register \"BeatN\[7\]~_emulated\" and latch \"BeatN\[7\]~9\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[6\] BeatN\[6\]~_emulated BeatN\[6\]~13 " "Register \"BeatN\[6\]\" is converted into an equivalent circuit using register \"BeatN\[6\]~_emulated\" and latch \"BeatN\[6\]~13\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[5\] BeatN\[5\]~_emulated BeatN\[5\]~17 " "Register \"BeatN\[5\]\" is converted into an equivalent circuit using register \"BeatN\[5\]~_emulated\" and latch \"BeatN\[5\]~17\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[4\] BeatN\[4\]~_emulated BeatN\[4\]~21 " "Register \"BeatN\[4\]\" is converted into an equivalent circuit using register \"BeatN\[4\]~_emulated\" and latch \"BeatN\[4\]~21\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[3\] BeatN\[3\]~_emulated BeatN\[3\]~25 " "Register \"BeatN\[3\]\" is converted into an equivalent circuit using register \"BeatN\[3\]~_emulated\" and latch \"BeatN\[3\]~25\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[2\] BeatN\[2\]~_emulated BeatN\[2\]~29 " "Register \"BeatN\[2\]\" is converted into an equivalent circuit using register \"BeatN\[2\]~_emulated\" and latch \"BeatN\[2\]~29\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[1\] BeatN\[1\]~_emulated BeatN\[1\]~33 " "Register \"BeatN\[1\]\" is converted into an equivalent circuit using register \"BeatN\[1\]~_emulated\" and latch \"BeatN\[1\]~33\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BeatN\[0\] BeatN\[0\]~_emulated BeatN\[0\]~37 " "Register \"BeatN\[0\]\" is converted into an equivalent circuit using register \"BeatN\[0\]~_emulated\" and latch \"BeatN\[0\]~37\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|BeatN[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[9\] DoReMi\[9\]~_emulated DoReMi\[9\]~1 " "Register \"DoReMi\[9\]\" is converted into an equivalent circuit using register \"DoReMi\[9\]~_emulated\" and latch \"DoReMi\[9\]~1\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[8\] DoReMi\[8\]~_emulated DoReMi\[8\]~5 " "Register \"DoReMi\[8\]\" is converted into an equivalent circuit using register \"DoReMi\[8\]~_emulated\" and latch \"DoReMi\[8\]~5\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[7\] DoReMi\[7\]~_emulated DoReMi\[7\]~9 " "Register \"DoReMi\[7\]\" is converted into an equivalent circuit using register \"DoReMi\[7\]~_emulated\" and latch \"DoReMi\[7\]~9\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[6\] DoReMi\[6\]~_emulated DoReMi\[6\]~13 " "Register \"DoReMi\[6\]\" is converted into an equivalent circuit using register \"DoReMi\[6\]~_emulated\" and latch \"DoReMi\[6\]~13\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[5\] DoReMi\[5\]~_emulated DoReMi\[5\]~17 " "Register \"DoReMi\[5\]\" is converted into an equivalent circuit using register \"DoReMi\[5\]~_emulated\" and latch \"DoReMi\[5\]~17\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[4\] DoReMi\[4\]~_emulated DoReMi\[4\]~21 " "Register \"DoReMi\[4\]\" is converted into an equivalent circuit using register \"DoReMi\[4\]~_emulated\" and latch \"DoReMi\[4\]~21\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[3\] DoReMi\[3\]~_emulated DoReMi\[3\]~25 " "Register \"DoReMi\[3\]\" is converted into an equivalent circuit using register \"DoReMi\[3\]~_emulated\" and latch \"DoReMi\[3\]~25\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[2\] DoReMi\[2\]~_emulated DoReMi\[2\]~29 " "Register \"DoReMi\[2\]\" is converted into an equivalent circuit using register \"DoReMi\[2\]~_emulated\" and latch \"DoReMi\[2\]~29\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[1\] DoReMi\[1\]~_emulated DoReMi\[1\]~33 " "Register \"DoReMi\[1\]\" is converted into an equivalent circuit using register \"DoReMi\[1\]~_emulated\" and latch \"DoReMi\[1\]~33\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "DoReMi\[0\] DoReMi\[0\]~_emulated DoReMi\[0\]~37 " "Register \"DoReMi\[0\]\" is converted into an equivalent circuit using register \"DoReMi\[0\]~_emulated\" and latch \"DoReMi\[0\]~37\"" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1623487977807 "|buzzer_test|DoReMi[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1623487977807 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1623487977916 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[17\] High " "Register F250F\[17\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[16\] High " "Register F250F\[16\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[15\] High " "Register F250F\[15\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[14\] High " "Register F250F\[14\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[12\] High " "Register F250F\[12\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[7\] High " "Register F250F\[7\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F250F\[4\] High " "Register F250F\[4\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F50F\[5\] High " "Register F50F\[5\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F50F\[4\] High " "Register F50F\[4\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "F50F\[1\] High " "Register F50F\[1\] will power up to High" {  } { { "buzzer_test.vhd" "" { Text "C:/altera/14.0/buzzer_test/buzzer_test.vhd" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1623487978034 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1623487978034 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1623487978244 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1623487978244 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1623487978342 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1623487978342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1623487978342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1623487978342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4799 " "Peak virtual memory: 4799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1623487979019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 12 16:52:59 2021 " "Processing ended: Sat Jun 12 16:52:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1623487979019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1623487979019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1623487979019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1623487979019 ""}
